Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: xilinx_pcie_2_1_ep_7x.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xilinx_pcie_2_1_ep_7x.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "xilinx_pcie_2_1_ep_7x"
Output Format                      : NGC
Target Device                      : xc7k70t-1-fbg676

---- Source Options
Top Module Name                    : xilinx_pcie_2_1_ep_7x
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_rxeq_scan.v" into library work
Parsing module <pcie_7x_v1_11_rxeq_scan>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_wrapper.v" into library work
Parsing module <pcie_7x_v1_11_qpll_wrapper>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v" into library work
Parsing module <pcie_7x_v1_11_qpll_reset>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_drp.v" into library work
Parsing module <pcie_7x_v1_11_qpll_drp>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_user.v" into library work
Parsing module <pcie_7x_v1_11_pipe_user>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_sync.v" into library work
Parsing module <pcie_7x_v1_11_pipe_sync>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_reset.v" into library work
Parsing module <pcie_7x_v1_11_pipe_reset>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" into library work
Parsing module <pcie_7x_v1_11_pipe_rate>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_eq.v" into library work
Parsing module <pcie_7x_v1_11_pipe_eq>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_drp.v" into library work
Parsing module <pcie_7x_v1_11_pipe_drp>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_clock.v" into library work
Parsing module <pcie_7x_v1_11_pipe_clock>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_wrapper.v" into library work
Parsing module <pcie_7x_v1_11_gt_wrapper>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gtp_pipe_reset.v" into library work
Parsing module <pcie_7x_v1_11_gtp_pipe_reset>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gtp_pipe_rate.v" into library work
Parsing module <pcie_7x_v1_11_gtp_pipe_rate>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gtp_pipe_drp.v" into library work
Parsing module <pcie_7x_v1_11_gtp_pipe_drp>.
Analyzing Verilog file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" into library work
Parsing module <pcie_7x_v1_11_pipe_wrapper>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\ipcore_dir\ICON.vhd" into library work
Parsing entity <ICON>.
Parsing architecture <ICON_a> of entity <icon>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\ipcore_dir\ILA.vhd" into library work
Parsing entity <ILA>.
Parsing architecture <ILA_a> of entity <ila>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_bram_7x.vhd" into library work
Parsing entity <pcie_7x_v1_11_pcie_bram_7x>.
Parsing architecture <v7_pcie> of entity <pcie_7x_v1_11_pcie_bram_7x>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_brams_7x.vhd" into library work
Parsing entity <pcie_7x_v1_11_pcie_brams_7x>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_11_pcie_brams_7x>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_tx_thrtl_ctl.vhd" into library work
Parsing entity <pcie_7x_v1_11_axi_basic_tx_thrtl_ctl>.
Parsing architecture <trans> of entity <pcie_7x_v1_11_axi_basic_tx_thrtl_ctl>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_tx_pipeline.vhd" into library work
Parsing entity <pcie_7x_v1_11_axi_basic_tx_pipeline>.
Parsing architecture <trans> of entity <pcie_7x_v1_11_axi_basic_tx_pipeline>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_rx_pipeline.vhd" into library work
Parsing entity <pcie_7x_v1_11_axi_basic_rx_pipeline>.
Parsing architecture <trans> of entity <pcie_7x_v1_11_axi_basic_rx_pipeline>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_rx_null_gen.vhd" into library work
Parsing entity <pcie_7x_v1_11_axi_basic_rx_null_gen>.
Parsing architecture <TRANS> of entity <pcie_7x_v1_11_axi_basic_rx_null_gen>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_pipe_misc.vhd" into library work
Parsing entity <pcie_7x_v1_11_pcie_pipe_misc>.
Parsing architecture <rtl> of entity <pcie_7x_v1_11_pcie_pipe_misc>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_pipe_lane.vhd" into library work
Parsing entity <pcie_7x_v1_11_pcie_pipe_lane>.
Parsing architecture <rtl> of entity <pcie_7x_v1_11_pcie_pipe_lane>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_bram_top_7x.vhd" into library work
Parsing entity <pcie_7x_v1_11_pcie_bram_top_7x>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_11_pcie_bram_top_7x>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_tx.vhd" into library work
Parsing entity <pcie_7x_v1_11_axi_basic_tx>.
Parsing architecture <trans> of entity <pcie_7x_v1_11_axi_basic_tx>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_rx.vhd" into library work
Parsing entity <pcie_7x_v1_11_axi_basic_rx>.
Parsing architecture <TRANS> of entity <pcie_7x_v1_11_axi_basic_rx>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_pipe_pipeline.vhd" into library work
Parsing entity <pcie_7x_v1_11_pcie_pipe_pipeline>.
Parsing architecture <rtl> of entity <pcie_7x_v1_11_pcie_pipe_pipeline>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_7x.vhd" into library work
Parsing entity <pcie_7x_v1_11_pcie_7x>.
Parsing architecture <rtl> of entity <pcie_7x_v1_11_pcie_7x>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_rx_valid_filter_7x.vhd" into library work
Parsing entity <pcie_7x_v1_11_gt_rx_valid_filter_7x>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_11_gt_rx_valid_filter_7x>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_top.vhd" into library work
Parsing entity <pcie_7x_v1_11_axi_basic_top>.
Parsing architecture <trans> of entity <pcie_7x_v1_11_axi_basic_top>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" into library work
Parsing entity <pcie_7x_v1_11_pcie_top>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_11_pcie_top>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" into library work
Parsing entity <pcie_7x_v1_11_gt_top>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_11_gt_top>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\par_trigger.vhd" into library work
Parsing entity <par_trigger>.
Parsing architecture <rtl> of entity <par_trigger>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\PAR_Controller.vhd" into library work
Parsing entity <PAR_Controller>.
Parsing architecture <Behavioral> of entity <par_controller>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pack_pcie.vhd" into library work
Parsing package <Pack_pcie>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\clk_div.vhd" into library work
Parsing entity <clk_div>.
Parsing architecture <Behavioral> of entity <clk_div>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" into library work
Parsing entity <pcie_7x_v1_11>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_11>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" into library work
Parsing entity <pcie_app_7x>.
Parsing architecture <pcie_app> of entity <pcie_app_7x>.
Parsing VHDL file "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" into library work
Parsing entity <xilinx_pcie_2_1_ep_7x>.
Parsing architecture <rtl> of entity <xilinx_pcie_2_1_ep_7x>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <xilinx_pcie_2_1_ep_7x> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" Line 500: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" Line 518: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:871 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" Line 673: Using initial value '1' for pipe_mmcm_rst_n since it is never assigned
Going to verilog side to elaborate module pcie_7x_v1_11_pipe_clock

Elaborating module <pcie_7x_v1_11_pipe_clock(PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_LANE=8,PCIE_LINK_SPEED=3,PCIE_REFCLK_FREQ=0,PCIE_USERCLK1_FREQ=4,PCIE_USERCLK2_FREQ=4,PCIE_OOBCLK_MODE=1,PCIE_DEBUG_MODE=0)>.

Elaborating module <BUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=10,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=8,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=4,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=4,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKOUT4_DIVIDE=20,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10,REF_JITTER1=0.01)>.

Elaborating module <BUFGCTRL>.
Back to vhdl to continue elaboration

Elaborating entity <pcie_7x_v1_11> (architecture <pcie_7x>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_pcie_top> (architecture <pcie_7x>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_axi_basic_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_axi_basic_rx> (architecture <TRANS>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_axi_basic_rx_pipeline> (architecture <trans>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_axi_basic_rx_null_gen> (architecture <TRANS>) with generics from library <work>.
INFO:HDLCompiler:679 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_rx_null_gen.vhd" Line 245. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_rx_null_gen.vhd" Line 332. Case statement is complete. others clause is never selected

Elaborating entity <pcie_7x_v1_11_axi_basic_tx> (architecture <trans>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_axi_basic_tx_pipeline> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_tx_pipeline.vhd" Line 427: Assignment to reg_tdst_rdy ignored, since the identifier is never used

Elaborating entity <pcie_7x_v1_11_pcie_7x> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_pcie_bram_top_7x> (architecture <pcie_7x>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_pcie_brams_7x> (architecture <pcie_7x>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_pcie_bram_7x> (architecture <v7_pcie>) with generics from library <work>.

Elaborating entity <BRAM_TDP_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 878: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 904: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 926: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 234: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 303: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 374: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 376: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 465: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 467: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 553: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 628: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 651: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1111: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1238: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 740: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 741: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 763: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 792: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 821: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1430: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1431: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1432: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1433: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1434: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1455: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1570: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1588: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 2262: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1409: Net <dia_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1410: Net <dib_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1411: Net <dipa_pattern[3]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1412: Net <dipb_pattern[3]> does not have a driver.

Elaborating entity <pcie_7x_v1_11_pcie_pipe_pipeline> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_pcie_pipe_misc> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_pcie_pipe_lane> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_11_gt_top> (architecture <pcie_7x>) with generics from library <work>.
WARNING:HDLCompiler:321 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" Line 438: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" Line 456: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" Line 480: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" Line 468: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" Line 492: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" Line 565: Assignment to plm_in_rl ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" Line 566: Assignment to plm_in_dt ignored, since the identifier is never used

Elaborating entity <pcie_7x_v1_11_gt_rx_valid_filter_7x> (architecture <pcie_7x>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_rx_valid_filter_7x.vhd" Line 135: Assignment to gt_rx_is_skp0_q ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_rx_valid_filter_7x.vhd" Line 250: Assignment to eios_detected ignored, since the identifier is never used
Going to verilog side to elaborate module pcie_7x_v1_11_pipe_wrapper

Elaborating module <pcie_7x_v1_11_pipe_wrapper(PCIE_SIM_MODE="FALSE",PCIE_SIM_SPEEDUP="FALSE",PCIE_SIM_TX_EIDLE_DRIVE_LEVEL="1",PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_AUX_CDR_GEN3_EN="TRUE",PCIE_LPM_DFE="LPM",PCIE_LPM_DFE_GEN3="DFE",PCIE_EXT_CLK="TRUE",PCIE_POWER_SAVING="TRUE",PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_RXBUF_EN="TRUE",PCIE_TXSYNC_MODE=0,PCIE_RXSYNC_MODE=0,PCIE_CHAN_BOND=1,PCIE_CHAN_BOND_EN="TRUE",PCIE_LANE=8,PCIE_LINK_SPEED=3,PCIE_REFCLK_FREQ=0,PCIE_USERCLK1_FREQ=4,PCIE_USERCLK2_FREQ=4,PCIE_TX_EIDLE_ASSERT_DELAY=2,PCIE_RXEQ_MODE_GEN3=1,PCIE_OOBCLK_MODE=1,PCIE_JTAG_MODE=0,PCIE_DEBUG_MODE=0)>.

Elaborating module <pcie_7x_v1_11_pipe_reset(PCIE_SIM_SPEEDUP="FALSE",PCIE_GT_DEVICE="GTX",PCIE_PLL_SEL="CPLL",PCIE_POWER_SAVING="TRUE",PCIE_TXBUF_EN="FALSE",PCIE_LANE=8)>.

Elaborating module <pcie_7x_v1_11_qpll_reset(PCIE_PLL_SEL="CPLL",PCIE_POWER_SAVING="TRUE",PCIE_LANE=8)>.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v" Line 225: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v" Line 235: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v" Line 245: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v" Line 255: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v" Line 265: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v" Line 275: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v" Line 305: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v" Line 315: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <pcie_7x_v1_11_pipe_user(PCIE_USE_MODE="3.0",PCIE_OOBCLK_MODE=1)>.
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_user.v" Line 556: Assignment to gen3_rdy ignored, since the identifier is never used

Elaborating module <pcie_7x_v1_11_pipe_rate(PCIE_SIM_SPEEDUP="FALSE",PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_POWER_SAVING="TRUE",PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_RXBUF_EN="TRUE")>.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 436: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 518: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 539: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 560: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 631: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 652: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 673: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 715: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 736: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 782: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 803: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 845: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 866: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 887: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 936: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 957: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 1020: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 1041: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 1083: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v" Line 1104: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <pcie_7x_v1_11_pipe_sync(PCIE_GT_DEVICE="GTX",PCIE_TXBUF_EN="FALSE",PCIE_RXBUF_EN="TRUE",PCIE_TXSYNC_MODE=0,PCIE_RXSYNC_MODE=0,PCIE_LANE=8,PCIE_LINK_SPEED=3)>.
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_sync.v" Line 208: Assignment to rxsyncdone_reg2 ignored, since the identifier is never used

Elaborating module <pcie_7x_v1_11_pipe_drp(PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_AUX_CDR_GEN3_EN="TRUE",PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_RXBUF_EN="TRUE",PCIE_TXSYNC_MODE=0,PCIE_RXSYNC_MODE=0)>.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_drp.v" Line 687: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_drp.v" Line 707: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_drp.v" Line 728: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <pcie_7x_v1_11_pipe_eq(PCIE_SIM_MODE="FALSE",PCIE_GT_DEVICE="GTX",PCIE_RXEQ_MODE_GEN3=1)>.

Elaborating module <pcie_7x_v1_11_rxeq_scan(PCIE_SIM_MODE="FALSE",PCIE_GT_DEVICE="GTX",PCIE_RXEQ_MODE_GEN3=1)>.
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_rxeq_scan.v" Line 145: Assignment to preset_reg2 ignored, since the identifier is never used

Elaborating module <pcie_7x_v1_11_qpll_drp(PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_REFCLK_FREQ=0)>.

Elaborating module <pcie_7x_v1_11_qpll_wrapper(PCIE_SIM_MODE="FALSE",PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_REFCLK_FREQ=0)>.

Elaborating module <GTXE2_COMMON(SIM_QPLLREFCLK_SEL=3'b01,SIM_RESET_SPEEDUP="FALSE",SIM_VERSION="3.0",QPLL_CFG=27'b011010000000000111000001,QPLL_COARSE_FREQ_OVRD=6'b010000,QPLL_COARSE_FREQ_OVRD_EN=1'b0,QPLL_CP=10'b011111,QPLL_CP_MONITOR_EN=1'b0,QPLL_DMONITOR_SEL=1'b0,QPLL_FBDIV=10'b0100100000,QPLL_FBDIV_MONITOR_EN=1'b0,QPLL_FBDIV_RATIO=1'b1,QPLL_LOCK_CFG=16'b010000111101000,QPLL_LPF=4'b1101,QPLL_REFCLK_DIV=1,BIAS_CFG=64'b01000000000000000000000000000001000000000000)>.

Elaborating module <pcie_7x_v1_11_gt_wrapper(PCIE_SIM_MODE="FALSE",PCIE_SIM_SPEEDUP="FALSE",PCIE_SIM_TX_EIDLE_DRIVE_LEVEL="1",PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_LPM_DFE="LPM",PCIE_LPM_DFE_GEN3="DFE",PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_TXSYNC_MODE=0,PCIE_RXSYNC_MODE=0,PCIE_CHAN_BOND=1,PCIE_CHAN_BOND_EN="TRUE",PCIE_LANE=8,PCIE_REFCLK_FREQ=0,PCIE_TX_EIDLE_ASSERT_DELAY=2,PCIE_OOBCLK_MODE=1,PCIE_DEBUG_MODE=0)>.

Elaborating module
<GTXE2_CHANNEL(SIM_CPLLREFCLK_SEL=3'b01,SIM_RESET_SPEEDUP="FALSE",SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_EIDLE_DRIVE_LEVEL="1",SIM_VERSION="3.0",CPLL_REFCLK_DIV=1,CPLL_FBDIV_45=5,CPLL_FBDIV=5,TXOUT_DIV=2,RXOUT_DIV=2,TX_CLK25_DIV=4,RX_CLK25_DIV=4,TX_CLKMUX_PD=1'b1,RX_CLKMUX_PD=1'b1,TX_XCLK_SEL="TXUSR",RX_XCLK_SEL="RXREC",OUTREFCLK_SEL_INV=2'b11,CPLL_CFG=24'b101001000000011111001100,TXPCSRESET_TIME=5'b01,RXPCSRESET_TIME=5'b01,TXPMARESET_TIME=5'b011,RXPMARESET_TIME=5'b011,TX_DATA_WIDTH=20,TX_INT_DATAWIDTH=0,RX_DATA_WIDTH=20,RX_INT_DATAWIDTH=0,TX_RXDETECT_CFG=14'b01100100,TX_RXDETECT_REF=3'b011,RX_CM_SEL=2'b11,RX_CM_TRIM=3'b010,TX_EIDLE_ASSERT_DELAY=2,TX_EIDLE_DEASSERT_DELAY=3'b100,PD_TRANS_TIME_NONE_P2=8'b01001,TX_DRIVE_MODE="PIPE",TX_DEEMPH0=5'b10100,TX_DEEMPH1=5'b01011,TX_MARGIN_FULL_0=7'b1001111,TX_MARGIN_FULL_1=7'b1001110,TX_MARGIN_FULL_2=7'b1001101,TX_MARGIN_FULL_3=7'b1001100,TX_MARGIN_FULL_4=7'b1000011,TX_MARGIN_LOW_0=7'b1000101,TX_MARGIN_LOW_1=7'b1000110,TX_MARGIN_LOW_2=7'b1000011,TX_MARGIN_LOW_3=7'b10000
10,TX_MARGIN_LOW_4=7'b1000000,TX_MAINCURSOR_SEL=1'b0,TX_PREDRIVER_MODE=1'b0,TX_QPI_STATUS_EN=1'b0,RX_SIG_VALID_DLY=4,PCS_PCIE_EN="TRUE",PCS_RSVD_ATTR=48'b0111001111,PMA_RSV=32'b011000010010000000,PMA_RSV2=16'b010000001110000,RX_BIAS_CFG=12'b0100,RXCDR_CFG=72'b0110000000000000000001000111111111100010000001000000000000000100000,RXCDR_LOCK_CFG=6'b010101,RXCDR_HOLD_DURING_EIDLE=1'b1,RXCDR_FR_RESET_ON_EIDLE=1'b0,RXCDR_PH_RESET_ON_EIDLE=1'b0,RXLPM_HF_CFG=14'b011110000,RXLPM_LF_CFG=14'b011110000,RX_DFE_GAIN_CFG=23'b0100000111111101010,RX_DFE_H2_CFG=12'b0,RX_DFE_H3_CFG=12'b01000000,RX_DFE_H4_CFG=11'b011110000,RX_DFE_H5_CFG=11'b011100000,RX_DFE_KL_CFG=13'b011111110,RX_DFE_KL_CFG2=32'b0110010100100001101100001101100,RX_DFE_LPM_CFG=16'b0100101010100,RX_DFE_LPM_HOLD_DURING_EIDLE=1'b1,RX_DFE_UT_CFG=17'b10001111000000000,RX_DFE_VP_CFG=17'b011111100000011,RX_DFE_XYD_CFG=13'b0,RX_OS_CFG=13'b010000000,ES_EYE_SCAN_EN="TRUE",ES_HORZ_OFFSET=12'b0,TXBUF_EN="FALSE",TXBUF_RESET_ON_RATE_CHANGE="TRUE",RXBUF_EN="TRUE",RX_DEFER_RESET_B
UF_EN="TRUE",RXBUF_ADDR_MODE="FULL",RXBUF_EIDLE_HI_CNT=4'b0100,RXBUF_EIDLE_LO_CNT=4'b0,RXBUF_RESET_ON_CB_CHANGE="TRUE",RXBUF_RESET_ON_COMMAALIGN="FALSE",RXBUF_RESET_ON_EIDLE="TRUE",RXBUF_RESET_ON_RATE_CHANGE="TRUE",RXBUF_THRESH_OVRD="FALSE",RXBUF_THRESH_OVFLW=61,RXBUF_THRESH_UNDFLW=4,TXPH_MONITOR_SEL=5'b0,RXPH_MONITOR_SEL=5'b0,RXPHDLY_CFG=24'b0100000000100000,RX_DDI_SEL=6'b0,ALIGN_COMMA_DOUBLE="FALSE",ALIGN_COMMA_ENABLE=10'b1111111111,ALIGN_COMMA_WORD=1,ALIGN_MCOMMA_DET="TRUE",ALIGN_MCOMMA_VALUE=10'b1010000011,ALIGN_PCOMMA_DET="TRUE",ALIGN_PCOMMA_VALUE=10'b0101111100,DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="FALSE",SHOW_REALIGN_COMMA="FALSE",RXSLIDE_AUTO_WAIT=7,RXSLIDE_MODE="PMA",CHAN_BOND_KEEP_ALIGN="TRUE",CHAN_BOND_MAX_SKEW=7,CHAN_BOND_SEQ_LEN=4,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_1_1=10'b01001010,CHAN_BOND_SEQ_1_2=10'b01001010,CHAN_BOND_SEQ_1_3=10'b01001010,CHAN_BOND_SEQ_1_4=10'b0110111100,CHAN_BOND_SEQ_2_USE="TRUE",CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'
b01000101,CHAN_BOND_SEQ_2_2=10'b01000101,CHAN_BOND_SEQ_2_3=10'b01000101,CHAN_BOND_SEQ_2_4=10'b0110111100,FTS_DESKEW_SEQ_ENABLE=4'b1111,FTS_LANE_DESKEW_EN="TRUE",FTS_LANE_DESKEW_CFG=4'b1111,CBCC_DATA_SOURCE_SEL="DECODED",CLK_CORRECT_USE="TRUE",CLK_COR_KEEP_IDLE="TRUE",CLK_COR_MAX_LAT=29,CLK_COR_MIN_LAT=27,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_LEN=1,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b0,CLK_COR_SEQ_2_USE="FALSE",CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,RX_DISPERR_SEQ_MATCH="TRUE",GEARBOX_MODE=3'b0,TXGEARBOX_EN="FALSE",RXGEARBOX_EN="FALSE",RXPRBS_ERR_LOOPBACK=1'b0,TX_LOOPBACK_DRIVE_HIZ="FALSE",DMONITOR_CFG=24'b0101100000001,RX_DEBUG_CFG=12'b0)>.
WARNING:HDLCompiler:413 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" Line 1805: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" Line 1805: Assignment to PIPE_RXEQ_CONVERGE ignored, since the identifier is never used
Back to vhdl to continue elaboration
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" Line 1001: reg_clock_locked should be on the sensitivity list of the process

Elaborating entity <pcie_app_7x> (architecture <pcie_app>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 538: Assignment to cfg_bus_mstr_enable ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 542: user_reset should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 540: Assignment to s_axis_tx_tready_i ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 551: user_reset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 580: address_req_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 596: qw1_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 599: address_req_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 601: ctl_regs_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 612: packet_size_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 615: dw1_data_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 619: address_gen_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 628: m_axis_rx_tdata should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 634: m_axis_rx_tdata should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 636: req_type should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 640: m_axis_rx_tdata should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 641: m_axis_rx_tdata should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 642: m_axis_rx_tdata should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 643: m_axis_rx_tdata should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 655: qw1_rd_comp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 662: qw2_rd_comp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 663: ctl_regs_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 664: ctl_regs_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 665: ctl_regs_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 666: ctl_regs_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 576: Assignment to wr_cnt_b_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 729: Assignment to qw2_dma_comp ignored, since the identifier is never used
WARNING:HDLCompiler:89 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 407: <rm> remains a black-box since it has no binding entity.

Elaborating entity <par_trigger> (architecture <rtl>) from library <work>.

Elaborating entity <PAR_Controller> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\PAR_Controller.vhd" Line 83: Using initial value '0' for icap_rst since it is never assigned
WARNING:HDLCompiler:89 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\PAR_Controller.vhd" Line 59: <icape2> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\PAR_Controller.vhd" Line 171: done_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\PAR_Controller.vhd" Line 195: start_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\PAR_Controller.vhd" Line 217: start_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\PAR_Controller.vhd" Line 226: start_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\PAR_Controller.vhd" Line 233: start_addr should be on the sensitivity list of the process

Elaborating entity <clk_div> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ICON> (architecture <ICON_a>) from library <work>.

Elaborating entity <ILA> (architecture <ILA_a>) from library <work>.
WARNING:HDLCompiler:634 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 232: Net <wr_cnt_a_reg[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 233: Net <wr_cnt_b_reg[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 267: Net <tag_gen_reg[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 285: Net <debug_data[1499]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 286: Net <debug_trig[49]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 289: Net <s_axis_tx_tuser[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 301: Net <ctl_regs_next[31][31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 319: Net <reset_pcie> does not have a driver.
WARNING:HDLCompiler:634 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" Line 342: Net <addr_gen_mid[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xilinx_pcie_2_1_ep_7x>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd".
        PCIE_EXT_CLK = "TRUE"
        PL_FAST_TRAIN = "FALSE"
        C_DATA_WIDTH = 64
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_mgmt_do> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_pmcsr_powerstate> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_data> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <pl_tx_pm_state> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <pl_rx_pm_state> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_vc_tcvc_map> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_mgmt_rd_wr_done> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_pmcsr_pme_en> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_pmcsr_pme_status> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_received_func_lvl_rst> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_bridge_serr_en> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_slot_control_electromech_il_ctl_pulse> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_root_control_syserr_corr_err_en> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_root_control_syserr_non_fatal_err_en> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_root_control_syserr_fatal_err_en> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_root_control_pme_int_en> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_aer_rooterr_corr_err_reporting_en> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_aer_rooterr_non_fatal_err_reporting_en> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_aer_rooterr_fatal_err_reporting_en> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_aer_rooterr_corr_err_received> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_aer_rooterr_non_fatal_err_received> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_aer_rooterr_fatal_err_received> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_err_cor> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_err_non_fatal> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_err_fatal> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_pm_as_nak> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_pm_pme> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_pme_to_ack> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_assert_int_a> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_assert_int_b> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_assert_int_c> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_assert_int_d> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_deassert_int_a> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_deassert_int_b> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_deassert_int_c> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_deassert_int_d> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <cfg_msg_received_setslotpowerlimit> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <pl_phy_lnk_up> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\xilinx_pcie_2_1_ep_7x.vhd" line 775: Output port <pl_directed_change_done> of the instance <pcie_7x_v1_11_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <user_lnk_up_q>.
    Found 1-bit register for signal <user_reset_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <xilinx_pcie_2_1_ep_7x> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pipe_clock>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_clock.v".
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_LANE = 8
        PCIE_LINK_SPEED = 3
        PCIE_REFCLK_FREQ = 0
        PCIE_USERCLK1_FREQ = 4
        PCIE_USERCLK2_FREQ = 4
        PCIE_OOBCLK_MODE = 1
        PCIE_DEBUG_MODE = 0
    Set property "ASYNC_REG = TRUE" for signal <pclk_sel_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <pclk_sel_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <pclk_sel_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <pclk_sel_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg2>.
WARNING:Xst:647 - Input <CLK_RXOUTCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen3_reg1>.
    Found 8-bit register for signal <pclk_sel_reg2>.
    Found 1-bit register for signal <gen3_reg2>.
    Found 1-bit register for signal <pclk_sel>.
    Found 8-bit register for signal <pclk_sel_reg1>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal CLK_GEN3 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG, KEEP properties attached to signal pclk_sel_reg1 may hinder XST clustering optimizations.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <pcie_7x_v1_11_pipe_clock> synthesized.

Synthesizing Unit <pcie_7x_v1_11>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd".
        CFG_VEND_ID = "0001001000110100"
        CFG_DEV_ID = "0101011001111000"
        CFG_REV_ID = "00000000"
        CFG_SUBSYS_VEND_ID = "0001001000110100"
        CFG_SUBSYS_ID = "0101011001111000"
        ALLOW_X8_GEN2 = "FALSE"
        PIPE_PIPELINE_STAGES = 1
        AER_BASE_PTR = "000000000000"
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_MULTIHEADER = "FALSE"
        AER_CAP_NEXTPTR = "000000000000"
        AER_CAP_OPTIONAL_ERR_SUPPORT = "000000000000000000000000"
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "FALSE"
        BAR0 = "11111111111111100000000000000000"
        BAR1 = "00000000000000000000000000000000"
        BAR2 = "00000000000000000000000000000000"
        BAR3 = "00000000000000000000000000000000"
        BAR4 = "00000000000000000000000000000000"
        BAR5 = "00000000000000000000000000000000"
        C_DATA_WIDTH = 64
        CARDBUS_CIS_POINTER = "00000000000000000000000000000000"
        CLASS_CODE = "000100011000000000000000"
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = "0010"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 7
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP2_ARI_FORWARDING_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = "FALSE"
        DEV_CAP2_CAS128_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_TPH_COMPLETER_SUPPORTED = "00000000"
        DEV_CONTROL_EXT_TAG_DEFAULT = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_RX_POISONED_RESP = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = "000100000000"
        DSN_CAP_NEXTPTR = "000000000000"
        DSN_CAP_ON = "TRUE"
        ENABLE_MSG_ROUTE = "00000000000"
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        EXPANSION_ROM = "00000000000000000000000000000000"
        EXT_CFG_CAP_PTR = "00111111"
        EXT_CFG_XP_CAP_PTR = "001111111111"
        HEADER_TYPE = "00000000"
        INTERRUPT_PIN = "0000"
        LAST_CONFIG_DWORD = "001111111111"
        LINK_CAP_ASPM_OPTIONALITY = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = "0001"
        LINK_CAP_MAX_LINK_SPEED_int = 1
        LINK_CAP_MAX_LINK_WIDTH = "00001000"
        LINK_CAP_MAX_LINK_WIDTH_int = 8
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = "0000"
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = "0000000000000000"
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = "0000000000000000"
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = "00001000"
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "FALSE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = "0000"
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = "0000"
        MSIX_CAP_TABLE_SIZE = "0000"
        PCIE_CAP_DEVICE_PORT_TYPE = "0000"
        PCIE_CAP_NEXTPTR = "00000000"
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = "01001000"
        PM_CAP_PMESUPPORT = "00001111"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = "0000"
        PM_DATA_SCALE1 = "0000"
        PM_DATA_SCALE2 = "0000"
        PM_DATA_SCALE3 = "0000"
        PM_DATA_SCALE4 = "0000"
        PM_DATA_SCALE5 = "0000"
        PM_DATA_SCALE6 = "0000"
        PM_DATA_SCALE7 = "0000"
        PM_DATA0 = "00000000"
        PM_DATA1 = "00000000"
        PM_DATA2 = "00000000"
        PM_DATA3 = "00000000"
        PM_DATA4 = "00000000"
        PM_DATA5 = "00000000"
        PM_DATA6 = "00000000"
        PM_DATA7 = "00000000"
        RBAR_BASE_PTR = "000000000000"
        RBAR_CAP_CONTROL_ENCODEDBAR0 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR1 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR2 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR3 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR4 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR5 = "00000000"
        RBAR_CAP_INDEX0 = "0000"
        RBAR_CAP_INDEX1 = "0000"
        RBAR_CAP_INDEX2 = "0000"
        RBAR_CAP_INDEX3 = "0000"
        RBAR_CAP_INDEX4 = "0000"
        RBAR_CAP_INDEX5 = "0000"
        RBAR_CAP_ON = "FALSE"
        RBAR_CAP_SUP0 = "00000000000000000001"
        RBAR_CAP_SUP1 = "00000000000000000001"
        RBAR_CAP_SUP2 = "00000000000000000001"
        RBAR_CAP_SUP3 = "00000000000000000001"
        RBAR_CAP_SUP4 = "00000000000000000001"
        RBAR_CAP_SUP5 = "00000000000000000001"
        RBAR_NUM = "0000"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        REF_CLK_FREQ = 0
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        TRN_NP_FC = "TRUE"
        TRN_DW = "FALSE"
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_ATOMIC = "FALSE"
        UR_INV_REQ = "TRUE"
        UR_PRS_RESPONSE = "TRUE"
        USER_CLK_FREQ = 3
        USER_CLK2_DIV2 = "FALSE"
        VC_BASE_PTR = "000000000000"
        VC_CAP_NEXTPTR = "000000000000"
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = "111111111111"
        VC0_TOTAL_CREDITS_CD = 973
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_NPD = 24
        VC0_TOTAL_CREDITS_PD = 949
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 30
        VSEC_BASE_PTR = "000000000000"
        VSEC_CAP_NEXTPTR = "000000000000"
        VSEC_CAP_ON = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = "00000000"
        DSN_CAP_ID = "0000000000000011"
        DSN_CAP_VERSION = "0001"
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = "00000000"
        IS_SWITCH = "FALSE"
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = "01001000"
        MSI_CAP_ID = "00000101"
        MSI_CAP_NEXTPTR = "01100000"
        MSIX_BASE_PTR = "10011100"
        MSIX_CAP_ID = "00010001"
        MSIX_CAP_NEXTPTR = "00000000"
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 255
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = "01100000"
        PCIE_CAP_CAPABILITY_ID = "00010000"
        PCIE_CAP_CAPABILITY_VERSION = "0010"
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PCIE_EXT_CLK = "TRUE"
        PM_BASE_PTR = "01000000"
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = "00000001"
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = "0000000000000000"
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = "00000000"
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = "00000000"
        SPARE_BYTE1 = "00000000"
        SPARE_BYTE2 = "00000000"
        SPARE_BYTE3 = "00000000"
        SPARE_WORD0 = "00000000000000000000000000000000"
        SPARE_WORD1 = "00000000000000000000000000000000"
        SPARE_WORD2 = "00000000000000000000000000000000"
        SPARE_WORD3 = "00000000000000000000000000000000"
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        CFG_ECRC_ERR_CPLSTAT = 0
        CAPABILITIES_PTR = "01000000"
        CRM_MODULE_RSTS = "00000000"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        VC_CAP_ID = "0000000000000010"
        VC_CAP_VERSION = "0001"
        VSEC_CAP_HDR_ID = "0001001000110100"
        VSEC_CAP_HDR_LENGTH = "000000011000"
        VSEC_CAP_HDR_REVISION = "0001"
        VSEC_CAP_ID = "0000000000001011"
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = "0001"
        DISABLE_ERR_MSG = "FALSE"
        DISABLE_LOCKED_FILTER = "FALSE"
        DISABLE_PPM_FILTER = "FALSE"
        ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = "FALSE"
        INTERRUPT_STAT_AUTO = "TRUE"
        MPS_FORCE = "FALSE"
        PM_ASPML0S_TIMEOUT = "0000000000000000"
        PM_ASPML0S_TIMEOUT_EN = "FALSE"
        PM_ASPML0S_TIMEOUT_FUNC = 0
        PM_ASPM_FASTEXIT = "FALSE"
        PM_MF = "FALSE"
        RP_AUTO_SPD = "0001"
        RP_AUTO_SPD_LOOPCNT = "00011111"
        SIM_VERSION = "1.0"
        SSL_MESSAGE_AUTO = "FALSE"
        TECRC_EP_INV = "FALSE"
        UR_CFG1 = "TRUE"
        USE_RID_PINS = "FALSE"
        DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = "FALSE"
        DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = "FALSE"
        DEV_CAP2_LTR_MECHANISM_SUPPORTED = "FALSE"
        DEV_CAP2_MAX_ENDEND_TLP_PREFIXES = "0000"
        DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = "FALSE"
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        AER_CAP_ID = "0000000000000001"
        AER_CAP_VERSION = "0001"
        RBAR_CAP_ID = "0000000000010101"
        RBAR_CAP_NEXTPTR = "000000000000"
        RBAR_CAP_VERSION = "0001"
        PCIE_USE_MODE = "3.0"
        PCIE_GT_DEVICE = "GTX"
        PCIE_CHAN_BOND = 1
        PCIE_PLL_SEL = "CPLL"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
WARNING:Xst:647 - Input <cfg_err_acs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pm_send_pme_to> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <drp_do> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_transaction_addr> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_max_payload> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_max_read_req> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_status_current_speed> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_status_negotiated_width> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_aspm_control> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control2_cpl_timeout_val> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_vec_a> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_vec_b> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_vec_c> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <trn_rdllp_data> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <trn_rdllp_src_rdy> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <pl_dbg_vec> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <drp_rdy> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <lnk_clk_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_msg_received_pme_to> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_msg_received_unlock> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_pm_rcv_as_req_l1_n> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_pm_rcv_enter_l1_n> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_pm_rcv_enter_l23_n> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_pm_rcv_req_ack_n> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_transaction> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_transaction_type> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_command_io_enable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_command_mem_enable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_command_bus_master_enable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_command_interrupt_disable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_command_serr_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_status_corr_err_detected> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_status_non_fatal_err_detected> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_status_fatal_err_detected> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_status_ur_detected> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_corr_err_reporting_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_non_fatal_reporting_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_fatal_err_reporting_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_ur_err_reporting_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_enable_ro> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_ext_tag_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_phantom_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_aux_power_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control_no_snoop_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_status_link_training> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_status_dll_active> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_status_bandwidth_status> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_status_auto_bandwidth_status> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_rcb> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_link_disable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_retrain_link> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_common_clock> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_extended_sync> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_clock_pm_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_hw_auto_width_dis> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_bandwidth_int_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_link_control_auto_bandwidth_int_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control2_cpl_timeout_dis> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control2_ari_forward_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control2_atomic_requester_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control2_atomic_egress_block> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control2_ido_req_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control2_ido_cpl_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control2_ltr_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <cfg_dev_control2_tlp_prefix_block> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_a> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_b> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_c> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_d> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_e> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_f> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_g> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_h> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_i> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_j> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11.vhd" line 1856: Output port <dbg_sclr_k> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pl_received_hot_rst_q>.
    Found 1-bit register for signal <user_lnk_up_int>.
    Found 1-bit register for signal <user_lnk_up_d>.
    Found 1-bit register for signal <user_reset_out>.
    Found 1-bit register for signal <bridge_reset_int>.
    Found 1-bit register for signal <bridge_reset_d>.
    Found 1-bit register for signal <pl_phy_lnk_up_q>.
    Found 1-bit register for signal <user_reset_int>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pcie_7x_v1_11> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pcie_top>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd".
        C_DATA_WIDTH = 64
        C_REM_WIDTH = 1
        PIPE_PIPELINE_STAGES = 1
        AER_BASE_PTR = "000000000000"
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = "0000000000000001"
        AER_CAP_MULTIHEADER = "FALSE"
        AER_CAP_NEXTPTR = "000000000000"
        AER_CAP_ON = "FALSE"
        AER_CAP_OPTIONAL_ERR_SUPPORT = "000000000000000000000000"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "FALSE"
        AER_CAP_VERSION = "0001"
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = "11111111111111100000000000000000"
        BAR1 = "00000000000000000000000000000000"
        BAR2 = "00000000000000000000000000000000"
        BAR3 = "00000000000000000000000000000000"
        BAR4 = "00000000000000000000000000000000"
        BAR5 = "00000000000000000000000000000000"
        CAPABILITIES_PTR = "01000000"
        CARDBUS_CIS_POINTER = "00000000000000000000000000000000"
        CFG_ECRC_ERR_CPLSTAT = 0
        CLASS_CODE = "000100011000000000000000"
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = "0010"
        CRM_MODULE_RSTS = "00000000"
        DEV_CAP2_ARI_FORWARDING_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = "FALSE"
        DEV_CAP2_CAS128_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = "FALSE"
        DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = "FALSE"
        DEV_CAP2_LTR_MECHANISM_SUPPORTED = "FALSE"
        DEV_CAP2_MAX_ENDEND_TLP_PREFIXES = "0000"
        DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = "FALSE"
        DEV_CAP2_TPH_COMPLETER_SUPPORTED = "00000000"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 7
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEV_CONTROL_EXT_TAG_DEFAULT = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ERR_MSG = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_LOCKED_FILTER = "FALSE"
        DISABLE_PPM_FILTER = "FALSE"
        DISABLE_RX_POISONED_RESP = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = "00000000"
        DSN_BASE_PTR = "000100000000"
        DSN_CAP_ID = "0000000000000011"
        DSN_CAP_NEXTPTR = "000000000000"
        DSN_CAP_ON = "TRUE"
        DSN_CAP_VERSION = "0001"
        ENABLE_MSG_ROUTE = "00000000000"
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = "FALSE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        EXPANSION_ROM = "00000000000000000000000000000000"
        EXT_CFG_CAP_PTR = "00111111"
        EXT_CFG_XP_CAP_PTR = "001111111111"
        HEADER_TYPE = "00000000"
        INFER_EI = "00000000"
        INTERRUPT_PIN = "00000000"
        INTERRUPT_STAT_AUTO = "TRUE"
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = "001111111111"
        LINK_CAP_ASPM_OPTIONALITY = "FALSE"
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = "0001"
        LINK_CAP_MAX_LINK_SPEED_int = 1
        LINK_CAP_MAX_LINK_WIDTH = "00001000"
        LINK_CAP_MAX_LINK_WIDTH_int = 8
        LINK_CAP_RSVD_23 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = "0000"
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = "0000000000000000"
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = "0000000000000000"
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = "00001000"
        MPS_FORCE = "FALSE"
        MSIX_BASE_PTR = "10011100"
        MSIX_CAP_ID = "00010001"
        MSIX_CAP_NEXTPTR = "00000000"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = "00000000000000000000000000000"
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = "00000000000000000000000000000"
        MSIX_CAP_TABLE_SIZE = "00000000000"
        MSI_BASE_PTR = "01001000"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "FALSE"
        MSI_CAP_ID = "00000101"
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = "01100000"
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 255
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = "01100000"
        PCIE_CAP_CAPABILITY_ID = "00010000"
        PCIE_CAP_CAPABILITY_VERSION = "0010"
        PCIE_CAP_DEVICE_PORT_TYPE = "0000"
        PCIE_CAP_NEXTPTR = "00000000"
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_ASPML0S_TIMEOUT = "0000000000000000"
        PM_ASPML0S_TIMEOUT_EN = "FALSE"
        PM_ASPML0S_TIMEOUT_FUNC = 0
        PM_ASPM_FASTEXIT = "FALSE"
        PM_BASE_PTR = "01000000"
        PM_CAP_AUXCURRENT = 0
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_DSI = "FALSE"
        PM_CAP_ID = "00000001"
        PM_CAP_NEXTPTR = "01001000"
        PM_CAP_ON = "TRUE"
        PM_CAP_PMESUPPORT = "00001111"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA0 = "00000000"
        PM_DATA1 = "00000000"
        PM_DATA2 = "00000000"
        PM_DATA3 = "00000000"
        PM_DATA4 = "00000000"
        PM_DATA5 = "00000000"
        PM_DATA6 = "00000000"
        PM_DATA7 = "00000000"
        PM_DATA_SCALE0 = "0000"
        PM_DATA_SCALE1 = "0000"
        PM_DATA_SCALE2 = "0000"
        PM_DATA_SCALE3 = "0000"
        PM_DATA_SCALE4 = "0000"
        PM_DATA_SCALE5 = "0000"
        PM_DATA_SCALE6 = "0000"
        PM_DATA_SCALE7 = "0000"
        PM_MF = "FALSE"
        RBAR_BASE_PTR = "000000000000"
        RBAR_CAP_CONTROL_ENCODEDBAR0 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR1 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR2 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR3 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR4 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR5 = "00000000"
        RBAR_CAP_ID = "0000000000010101"
        RBAR_CAP_INDEX0 = "0000"
        RBAR_CAP_INDEX1 = "0000"
        RBAR_CAP_INDEX2 = "0000"
        RBAR_CAP_INDEX3 = "0000"
        RBAR_CAP_INDEX4 = "0000"
        RBAR_CAP_INDEX5 = "0000"
        RBAR_CAP_NEXTPTR = "000000000000"
        RBAR_CAP_ON = "FALSE"
        RBAR_CAP_SUP0 = "00000000000000000000000000000001"
        RBAR_CAP_SUP1 = "00000000000000000000000000000001"
        RBAR_CAP_SUP2 = "00000000000000000000000000000001"
        RBAR_CAP_SUP3 = "00000000000000000000000000000001"
        RBAR_CAP_SUP4 = "00000000000000000000000000000001"
        RBAR_CAP_SUP5 = "00000000000000000000000000000001"
        RBAR_CAP_VERSION = "0001"
        RBAR_NUM = "0000"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        RP_AUTO_SPD = "0001"
        RP_AUTO_SPD_LOOPCNT = "00011111"
        SELECT_DLL_IF = "FALSE"
        SIM_VERSION = "1.0"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = "0000000000000000"
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = "00000000"
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = "00000000"
        SPARE_BYTE1 = "00000000"
        SPARE_BYTE2 = "00000000"
        SPARE_BYTE3 = "00000000"
        SPARE_WORD0 = "00000000000000000000000000000000"
        SPARE_WORD1 = "00000000000000000000000000000000"
        SPARE_WORD2 = "00000000000000000000000000000000"
        SPARE_WORD3 = "00000000000000000000000000000000"
        SSL_MESSAGE_AUTO = "FALSE"
        TECRC_EP_INV = "FALSE"
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        TRN_DW = "FALSE"
        TRN_NP_FC = "TRUE"
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_ATOMIC = "FALSE"
        UR_CFG1 = "TRUE"
        UR_INV_REQ = "TRUE"
        UR_PRS_RESPONSE = "TRUE"
        USER_CLK2_DIV2 = "FALSE"
        USER_CLK_FREQ = 3
        USE_RID_PINS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = "0111111111111"
        VC0_TOTAL_CREDITS_CD = 973
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPD = 24
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 949
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 30
        VC_BASE_PTR = "000000000000"
        VC_CAP_ID = "0000000000000010"
        VC_CAP_NEXTPTR = "000000000000"
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = "0001"
        VSEC_BASE_PTR = "000000000000"
        VSEC_CAP_HDR_ID = "0001001000110100"
        VSEC_CAP_HDR_LENGTH = "000000011000"
        VSEC_CAP_HDR_REVISION = "0001"
        VSEC_CAP_ID = "0000000000001011"
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = "000000000000"
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = "0001"
WARNING:Xst:647 - Input <cfg_err_acs_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2248: Output port <np_counter> of the instance <axi_basic_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <pl2_rx_pm_state> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_link_status> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <tl2_err_hdr> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <xil_unconn_out> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <trn_tdllp_dst_rdy> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_tfc_init1_seq> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_tfc_init2_seq> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <pl2_suspend_ok> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <pl2_recovery> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <pl2_rx_elec_idle> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <pl2_l0_req> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_suspend_ok> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_tx_idle> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <tl2_ppm_suspend_ok> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <tl2_aspm_suspend_req> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <tl2_aspm_suspend_credit_check_ok> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <pl2_link_up> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <pl2_receiver_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_receiver_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_protocol_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_bad_tlp_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_bad_dllp_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_replay_ro_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <ll2_replay_to_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <tl2_err_malformed> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <tl2_err_rxoverflow> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <tl2_err_fcpe> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <pipe_tx_reset> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 2352: Output port <pmv_out> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 3088: Output port <pipe_tx_reset_o> of the instance <pcie_pipe_pipeline_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_top.vhd" line 3088: Output port <pipe_tx_swing_o> of the instance <pcie_pipe_pipeline_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cfg_device_number_d>.
    Found 3-bit register for signal <cfg_function_number_d>.
    Found 8-bit register for signal <cfg_bus_number_d>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <pcie_7x_v1_11_pcie_top> synthesized.

Synthesizing Unit <pcie_7x_v1_11_axi_basic_top>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_top.vhd".
        C_DATA_WIDTH = 64
        C_FAMILY = "X7"
        C_ROOT_PORT = false
        C_PM_PRIORITY = true
        TCQ = 1
        C_REM_WIDTH = 1
    Summary:
	no macro.
Unit <pcie_7x_v1_11_axi_basic_top> synthesized.

Synthesizing Unit <pcie_7x_v1_11_axi_basic_rx>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_rx.vhd".
        C_DATA_WIDTH = 64
        C_FAMILY = "X7"
        C_ROOT_PORT = false
        C_PM_PRIORITY = false
        TCQ = 1
        C_REM_WIDTH = 1
    Summary:
	no macro.
Unit <pcie_7x_v1_11_axi_basic_rx> synthesized.

Synthesizing Unit <pcie_7x_v1_11_axi_basic_rx_pipeline>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_rx_pipeline.vhd".
        C_DATA_WIDTH = 64
        C_FAMILY = "X7"
        TCQ = 1
        C_REM_WIDTH = 1
    Found 1-bit register for signal <trn_rsof_prev>.
    Found 1-bit register for signal <trn_rrem_prev>.
    Found 1-bit register for signal <trn_rsrc_rdy_prev>.
    Found 7-bit register for signal <trn_rbar_hit_prev>.
    Found 1-bit register for signal <trn_rerrfwd_prev>.
    Found 1-bit register for signal <trn_recrc_err_prev>.
    Found 1-bit register for signal <trn_reof_prev>.
    Found 1-bit register for signal <trn_rsrc_dsc_prev>.
    Found 64-bit register for signal <m_axis_rx_tdata_xhdl0>.
    Found 1-bit register for signal <data_prev>.
    Found 1-bit register for signal <m_axis_rx_tvalid_xhdl2>.
    Found 1-bit register for signal <reg_tlast>.
    Found 8-bit register for signal <reg_tkeep>.
    Found 22-bit register for signal <m_axis_rx_tuser_xhdl1>.
    Found 1-bit register for signal <trn_rdst_rdy_xhdl4>.
    Found 1-bit register for signal <null_mux_sel>.
    Found 1-bit register for signal <trn_in_packet>.
    Found 1-bit register for signal <reg_dsc_detect>.
    Found 1-bit register for signal <trn_rsrc_dsc_d>.
    Found 64-bit register for signal <trn_rd_prev>.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <pcie_7x_v1_11_axi_basic_rx_pipeline> synthesized.

Synthesizing Unit <pcie_7x_v1_11_axi_basic_rx_null_gen>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_rx_null_gen.vhd".
        C_DATA_WIDTH = 64
        TCQ = 1
WARNING:Xst:647 - Input <M_AXIS_RX_TDATA<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_RX_TDATA<28:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_RX_TDATA<63:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_RX_TUSER<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_RX_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <reg_pkt_len_counter>.
    Found 1-bit register for signal <cur_state>.
    Found 12-bit adder for signal <new_pkt_len> created at line 279.
    Found 12-bit subtractor for signal <pkt_len_counter_dec> created at line 132.
    Found 12-bit comparator lessequal for signal <n0010> created at line 287
    Found 12-bit comparator lessequal for signal <n0033> created at line 412
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <pcie_7x_v1_11_axi_basic_rx_null_gen> synthesized.

Synthesizing Unit <pcie_7x_v1_11_axi_basic_tx>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_tx.vhd".
        C_DATA_WIDTH = 64
        C_FAMILY = "X7"
        C_ROOT_PORT = false
        C_PM_PRIORITY = true
        TCQ = 1
        C_REM_WIDTH = 1
WARNING:Xst:647 - Input <TRN_TBUF_AV> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CFG_PCIE_LINK_STATE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CFG_PMCSR_POWERSTATE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TRN_RDLLP_DATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TRN_TCFG_REQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CFG_PM_SEND_PME_TO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TRN_RDLLP_SRC_RDY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CFG_TO_TURNOFF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_7x_v1_11_axi_basic_tx> synthesized.

Synthesizing Unit <pcie_7x_v1_11_axi_basic_tx_pipeline>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_axi_basic_tx_pipeline.vhd".
        C_DATA_WIDTH = 64
        C_PM_PRIORITY = true
        TCQ = 1
        C_REM_WIDTH = 1
WARNING:Xst:647 - Input <TREADY_THRTL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <axi_in_packet>.
    Found 64-bit register for signal <tdata_prev>.
    Found 1-bit register for signal <tvalid_prev>.
    Found 8-bit register for signal <tkeep_prev>.
    Found 1-bit register for signal <tlast_prev>.
    Found 4-bit register for signal <tuser_prev>.
    Found 64-bit register for signal <reg_tdata>.
    Found 1-bit register for signal <reg_tvalid>.
    Found 8-bit register for signal <reg_tkeep>.
    Found 1-bit register for signal <reg_tlast>.
    Found 4-bit register for signal <reg_tuser>.
    Found 1-bit register for signal <data_prev>.
    Found 1-bit register for signal <reg_tready>.
    Found 1-bit register for signal <flush_axi>.
    Found 1-bit register for signal <trn_in_packet>.
    Summary:
	inferred 161 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <pcie_7x_v1_11_axi_basic_tx_pipeline> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pcie_7x>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_7x.vhd".
        C_DATA_WIDTH = 64
        C_REM_WIDTH = 1
        AER_BASE_PTR = "000000000000"
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = "0000000000000001"
        AER_CAP_MULTIHEADER = "FALSE"
        AER_CAP_NEXTPTR = "000000000000"
        AER_CAP_ON = "FALSE"
        AER_CAP_OPTIONAL_ERR_SUPPORT = "000000000000000000000000"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "FALSE"
        AER_CAP_VERSION = "0001"
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = "11111111111111100000000000000000"
        BAR1 = "00000000000000000000000000000000"
        BAR2 = "00000000000000000000000000000000"
        BAR3 = "00000000000000000000000000000000"
        BAR4 = "00000000000000000000000000000000"
        BAR5 = "00000000000000000000000000000000"
        CAPABILITIES_PTR = "01000000"
        CARDBUS_CIS_POINTER = "00000000000000000000000000000000"
        CFG_ECRC_ERR_CPLSTAT = 0
        CLASS_CODE = "000100011000000000000000"
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = "0010"
        CRM_MODULE_RSTS = "00000000"
        DEV_CAP2_ARI_FORWARDING_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = "FALSE"
        DEV_CAP2_CAS128_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = "FALSE"
        DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = "FALSE"
        DEV_CAP2_LTR_MECHANISM_SUPPORTED = "FALSE"
        DEV_CAP2_MAX_ENDEND_TLP_PREFIXES = "0000"
        DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = "FALSE"
        DEV_CAP2_TPH_COMPLETER_SUPPORTED = "00000000"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 7
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEV_CONTROL_EXT_TAG_DEFAULT = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ERR_MSG = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_LOCKED_FILTER = "FALSE"
        DISABLE_PPM_FILTER = "FALSE"
        DISABLE_RX_POISONED_RESP = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = "00000000"
        DSN_BASE_PTR = "000100000000"
        DSN_CAP_ID = "0000000000000011"
        DSN_CAP_NEXTPTR = "000000000000"
        DSN_CAP_ON = "TRUE"
        DSN_CAP_VERSION = "0001"
        ENABLE_MSG_ROUTE = "00000000000"
        ENABLE_RX_TD_ECRC_TRIM = "FALSE"
        ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = "FALSE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        EXPANSION_ROM = "00000000000000000000000000000000"
        EXT_CFG_CAP_PTR = "00111111"
        EXT_CFG_XP_CAP_PTR = "001111111111"
        HEADER_TYPE = "00000000"
        INFER_EI = "00000000"
        INTERRUPT_PIN = "00000000"
        INTERRUPT_STAT_AUTO = "TRUE"
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = "001111111111"
        LINK_CAP_ASPM_OPTIONALITY = "FALSE"
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = "0001"
        LINK_CAP_MAX_LINK_SPEED_int = 1
        LINK_CAP_MAX_LINK_WIDTH = "00001000"
        LINK_CAP_MAX_LINK_WIDTH_int = 8
        LINK_CAP_RSVD_23 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = "0000"
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = "0000000000000000"
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = "0000000000000000"
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = "00001000"
        MPS_FORCE = "FALSE"
        MSIX_BASE_PTR = "10011100"
        MSIX_CAP_ID = "00010001"
        MSIX_CAP_NEXTPTR = "00000000"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = "00000000000000000000000000000"
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = "00000000000000000000000000000"
        MSIX_CAP_TABLE_SIZE = "00000000000"
        MSI_BASE_PTR = "01001000"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "FALSE"
        MSI_CAP_ID = "00000101"
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = "01100000"
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 255
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = "01100000"
        PCIE_CAP_CAPABILITY_ID = "00010000"
        PCIE_CAP_CAPABILITY_VERSION = "0010"
        PCIE_CAP_DEVICE_PORT_TYPE = "0000"
        PCIE_CAP_NEXTPTR = "00000000"
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_ASPML0S_TIMEOUT = "0000000000000000"
        PM_ASPML0S_TIMEOUT_EN = "FALSE"
        PM_ASPML0S_TIMEOUT_FUNC = 0
        PM_ASPM_FASTEXIT = "FALSE"
        PM_BASE_PTR = "01000000"
        PM_CAP_AUXCURRENT = 0
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_DSI = "FALSE"
        PM_CAP_ID = "00000001"
        PM_CAP_NEXTPTR = "01001000"
        PM_CAP_ON = "TRUE"
        PM_CAP_PMESUPPORT = "00001111"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA0 = "00000000"
        PM_DATA1 = "00000000"
        PM_DATA2 = "00000000"
        PM_DATA3 = "00000000"
        PM_DATA4 = "00000000"
        PM_DATA5 = "00000000"
        PM_DATA6 = "00000000"
        PM_DATA7 = "00000000"
        PM_DATA_SCALE0 = "0000"
        PM_DATA_SCALE1 = "0000"
        PM_DATA_SCALE2 = "0000"
        PM_DATA_SCALE3 = "0000"
        PM_DATA_SCALE4 = "0000"
        PM_DATA_SCALE5 = "0000"
        PM_DATA_SCALE6 = "0000"
        PM_DATA_SCALE7 = "0000"
        PM_MF = "FALSE"
        RBAR_BASE_PTR = "000000000000"
        RBAR_CAP_CONTROL_ENCODEDBAR0 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR1 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR2 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR3 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR4 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR5 = "00000000"
        RBAR_CAP_ID = "0000000000010101"
        RBAR_CAP_INDEX0 = "0000"
        RBAR_CAP_INDEX1 = "0000"
        RBAR_CAP_INDEX2 = "0000"
        RBAR_CAP_INDEX3 = "0000"
        RBAR_CAP_INDEX4 = "0000"
        RBAR_CAP_INDEX5 = "0000"
        RBAR_CAP_NEXTPTR = "000000000000"
        RBAR_CAP_ON = "FALSE"
        RBAR_CAP_SUP0 = "00000000000000000000000000000001"
        RBAR_CAP_SUP1 = "00000000000000000000000000000001"
        RBAR_CAP_SUP2 = "00000000000000000000000000000001"
        RBAR_CAP_SUP3 = "00000000000000000000000000000001"
        RBAR_CAP_SUP4 = "00000000000000000000000000000001"
        RBAR_CAP_SUP5 = "00000000000000000000000000000001"
        RBAR_CAP_VERSION = "0001"
        RBAR_NUM = "0000"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        RP_AUTO_SPD = "0001"
        RP_AUTO_SPD_LOOPCNT = "00011111"
        SELECT_DLL_IF = "FALSE"
        SIM_VERSION = "1.0"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = "0000000000000000"
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = "00000000"
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = "00000000"
        SPARE_BYTE1 = "00000000"
        SPARE_BYTE2 = "00000000"
        SPARE_BYTE3 = "00000000"
        SPARE_WORD0 = "00000000000000000000000000000000"
        SPARE_WORD1 = "00000000000000000000000000000000"
        SPARE_WORD2 = "00000000000000000000000000000000"
        SPARE_WORD3 = "00000000000000000000000000000000"
        SSL_MESSAGE_AUTO = "FALSE"
        TECRC_EP_INV = "FALSE"
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        TRN_DW = "FALSE"
        TRN_NP_FC = "TRUE"
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_ATOMIC = "FALSE"
        UR_CFG1 = "TRUE"
        UR_INV_REQ = "TRUE"
        UR_PRS_RESPONSE = "TRUE"
        USER_CLK2_DIV2 = "FALSE"
        USER_CLK_FREQ = 3
        USE_RID_PINS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = "0111111111111"
        VC0_TOTAL_CREDITS_CD = 973
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPD = 24
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 949
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 30
        VC_BASE_PTR = "000000000000"
        VC_CAP_ID = "0000000000000010"
        VC_CAP_NEXTPTR = "000000000000"
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = "0001"
        VSEC_BASE_PTR = "000000000000"
        VSEC_CAP_HDR_ID = "0001001000110100"
        VSEC_CAP_HDR_LENGTH = "000000011000"
        VSEC_CAP_HDR_REVISION = "0001"
        VSEC_CAP_ID = "0000000000001011"
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = "000000000000"
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = "0001"
WARNING:Xst:647 - Input <pmv_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pmv_divide> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_di> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_clk_prebuf> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_clk_prebuf_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scanmode_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scanenable_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_bypass> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_configuration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_single_bypass_chain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pmv_enable_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gwe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <grestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ghigh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'drp_do', unconnected in block 'pcie_7x_v1_11_pcie_7x', is tied to its initial value (0000000000000000).
WARNING:Xst:653 - Signal <xil_unconn_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2935 - Signal 'drp_rdy', unconnected in block 'pcie_7x_v1_11_pcie_7x', is tied to its initial value (0).
WARNING:Xst:653 - Signal <pmv_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pcie_7x_v1_11_pcie_7x> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pcie_bram_top_7x>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_bram_top_7x.vhd".
        IMPL_TARGET = "HARD"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        LINK_CAP_MAX_LINK_SPEED = 1
        LINK_CAP_MAX_LINK_WIDTH = 8
        VC0_TX_LASTPACKET = 30
        TLM_TX_OVERHEAD = 24
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        VC0_RX_RAM_LIMIT = "0111111111111"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_7x_v1_11_pcie_bram_top_7x> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pcie_brams_7x>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_brams_7x.vhd".
        LINK_CAP_MAX_LINK_SPEED = 1
        LINK_CAP_MAX_LINK_WIDTH = 8
        IMPL_TARGET = "HARD"
        NUM_BRAMS = 8
        RAM_RADDR_LATENCY = 0
        RAM_RDATA_LATENCY = 2
        RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_7x_v1_11_pcie_brams_7x> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pcie_bram_7x>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_bram_7x.vhd".
        LINK_CAP_MAX_LINK_SPEED = 1
        LINK_CAP_MAX_LINK_WIDTH = 8
        IMPL_TARGET = "HARD"
        DOB_REG = 1
        WIDTH = 9
WARNING:Xst:647 - Input <waddr_i<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_bram_7x.vhd" line 325: Output port <DOA> of the instance <use_tdp.ramb36> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcie_7x_v1_11_pcie_bram_7x> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO>.
    Related source file is "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd".
        BRAM_SIZE = "36Kb"
        DEVICE = "7SERIES"
        DOA_REG = 0
        DOB_REG = 1
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_A = "000000000000000000000000000000000000"
        INIT_B = "000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH_A = 9
        READ_WIDTH_B = 9
        SIM_COLLISION_CHECK = "ALL"
        SIM_MODE = "SAFE"
        SRVAL_A = "000000000000000000000000000000000000"
        SRVAL_B = "000000000000000000000000000000000000"
        WRITE_MODE_A = "NO_CHANGE"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 9
        WRITE_WIDTH_B = 9
WARNING:Xst:2935 - Signal 'dia_pattern<31:8>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'dib_pattern<31:8>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'dipa_pattern<3:1>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dipb_pattern<3:1>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000).
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pcie_pipe_pipeline>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_pipe_pipeline.vhd".
        LINK_CAP_MAX_LINK_WIDTH_int = 8
        PIPE_PIPELINE_STAGES = 1
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_7x_v1_11_pcie_pipe_pipeline> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pcie_pipe_misc>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_pipe_misc.vhd".
        PIPE_PIPELINE_STAGES = 1
    Found 1-bit register for signal <pipe_tx_reset_q>.
    Found 1-bit register for signal <pipe_tx_rate_q>.
    Found 1-bit register for signal <pipe_tx_deemph_q>.
    Found 3-bit register for signal <pipe_tx_margin_q>.
    Found 1-bit register for signal <pipe_tx_rcvr_det_q>.
    WARNING:Xst:2404 -  FFs/Latches <pipe_tx_swing_q<0:0>> (without init value) have a constant value of 0 in block <pcie_7x_v1_11_pcie_pipe_misc>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <pcie_7x_v1_11_pcie_pipe_misc> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pcie_pipe_lane>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pcie_pipe_lane.vhd".
        PIPE_PIPELINE_STAGES = 1
    Found 16-bit register for signal <pipe_rx_data_q>.
    Found 1-bit register for signal <pipe_rx_valid_q>.
    Found 1-bit register for signal <pipe_rx_chanisaligned_q>.
    Found 3-bit register for signal <pipe_rx_status_q>.
    Found 1-bit register for signal <pipe_rx_phy_status_q>.
    Found 1-bit register for signal <pipe_rx_elec_idle_q>.
    Found 1-bit register for signal <pipe_rx_polarity_q>.
    Found 1-bit register for signal <pipe_tx_compliance_q>.
    Found 2-bit register for signal <pipe_tx_char_is_k_q>.
    Found 16-bit register for signal <pipe_tx_data_q>.
    Found 1-bit register for signal <pipe_tx_elec_idle_q>.
    Found 2-bit register for signal <pipe_tx_powerdown_q>.
    Found 2-bit register for signal <pipe_rx_char_is_k_q>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <pcie_7x_v1_11_pcie_pipe_lane> synthesized.

Synthesizing Unit <pcie_7x_v1_11_gt_top>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd".
        LINK_CAP_MAX_LINK_WIDTH_int = 8
        REF_CLK_FREQ = 0
        USER_CLK2_DIV2 = "FALSE"
        USER_CLK_FREQ = 3
        PL_FAST_TRAIN = "FALSE"
        PCIE_EXT_CLK = "TRUE"
        PCIE_USE_MODE = "3.0"
        PCIE_GT_DEVICE = "GTX"
        PCIE_PLL_SEL = "CPLL"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_CHAN_BOND = 1
WARNING:Xst:647 - Input <pipe_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_TXEQ_FS> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_TXEQ_LF> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_TXEQ_COEFF> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_TXEQ_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXEQ_NEW_TXCOEFF> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXEQ_LFFS_SEL> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXEQ_ADAPT_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXEQ_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXBUFSTATUS> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_CPLL_LOCK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_QPLL_LOCK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXCDRLOCK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXOUTCLK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_TXSYNC_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXSYNC_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_GEN3_RDY> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_ACTIVE_LANE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXPRBSERR> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RST_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_QRST_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RATE_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_SYNC_FSM_TX> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_SYNC_FSM_RX> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DRP_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_TXEQ_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXEQ_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_QDRP_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_JTAG_RDY> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_0> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_1> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_2> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_3> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_4> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_5> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_6> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_7> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_8> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG_9> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DEBUG> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_DMONITOROUT> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RXUSRCLK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RST_IDLE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_QRST_IDLE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_top.vhd" line 624: Output port <PIPE_RATE_IDLE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <reg_clock_locked>.
    Found 6-bit register for signal <pl_ltssm_state_q>.
    Found 1-bit register for signal <phy_rdy_n_int>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pcie_7x_v1_11_gt_top> synthesized.

Synthesizing Unit <pcie_7x_v1_11_gt_rx_valid_filter_7x>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_rx_valid_filter_7x.vhd".
        CLK_COR_MIN_LAT = 28
        TCQ = 1
WARNING:Xst:647 - Input <PLM_IN_RS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <reg_state_eios_det>.
    Found 1-bit register for signal <reg_symbol_after_eios>.
    Found 2-bit register for signal <gt_rxcharisk_q>.
    Found 16-bit register for signal <USER_RXDATA>.
    Found 1-bit register for signal <gt_rxvalid_q>.
    Found 1-bit register for signal <gt_rxelecidle_q>.
    Found 3-bit register for signal <gt_rx_status_q>.
    Found 1-bit register for signal <gt_rx_phy_status_q>.
    Found finite state machine <FSM_0> for signal <reg_state_eios_det>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00000                                          |
    | Recovery State     | 00000                                          |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_11_gt_rx_valid_filter_7x> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pipe_wrapper>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_SIM_SPEEDUP = "FALSE"
        PCIE_SIM_TX_EIDLE_DRIVE_LEVEL = "1"
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_AUX_CDR_GEN3_EN = "TRUE"
        PCIE_LPM_DFE = "LPM"
        PCIE_LPM_DFE_GEN3 = "DFE"
        PCIE_EXT_CLK = "TRUE"
        PCIE_POWER_SAVING = "TRUE"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_RXBUF_EN = "TRUE"
        PCIE_TXSYNC_MODE = 0
        PCIE_RXSYNC_MODE = 0
        PCIE_CHAN_BOND = 1
        PCIE_CHAN_BOND_EN = "TRUE"
        PCIE_LANE = 8
        PCIE_LINK_SPEED = 3
        PCIE_REFCLK_FREQ = 0
        PCIE_USERCLK1_FREQ = 4
        PCIE_USERCLK2_FREQ = 4
        PCIE_TX_EIDLE_ASSERT_DELAY = 2
        PCIE_RXEQ_MODE_GEN3 = 1
        PCIE_OOBCLK_MODE = 1
        PCIE_JTAG_MODE = 0
        PCIE_DEBUG_MODE = 0
    Set property "syn_keep = 1" for signal <user_resetdone<7>>.
    Set property "syn_keep = 1" for signal <user_resetdone<6>>.
    Set property "syn_keep = 1" for signal <user_resetdone<5>>.
    Set property "syn_keep = 1" for signal <user_resetdone<4>>.
    Set property "syn_keep = 1" for signal <user_resetdone<3>>.
    Set property "syn_keep = 1" for signal <user_resetdone<2>>.
    Set property "syn_keep = 1" for signal <user_resetdone<1>>.
    Set property "syn_keep = 1" for signal <user_resetdone<0>>.
    Set property "ASYNC_REG = TRUE" for signal <reset_n_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <reset_n_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <reset_n_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <reset_n_reg2>.
WARNING:Xst:647 - Input <PIPE_RXOUTCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIPE_MMCM_RST_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 716: Output port <RST_FSM> of the instance <pipe_reset.pipe_reset_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 776: Output port <QRST_FSM> of the instance <qpll_reset.qpll_reset_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[0].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[0].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[0].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[0].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1375: Output port <DRP_CRSCODE> of the instance <pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1375: Output port <DRP_FSM> of the instance <pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[1].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[1].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[1].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[1].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[1].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[2].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[2].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[2].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[2].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[2].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[3].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[3].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[3].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[3].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[3].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[4].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[4].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[4].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[4].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[4].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1375: Output port <DRP_CRSCODE> of the instance <pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1375: Output port <DRP_FSM> of the instance <pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[4].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[4].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[4].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[4].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[4].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[4].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[4].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[4].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[5].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[5].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[5].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[5].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[5].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[5].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[5].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[5].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[5].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[5].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[5].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[5].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[5].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[6].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[6].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[6].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[6].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[6].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[6].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[6].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[6].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[6].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[6].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[6].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[6].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[6].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[7].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[7].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[7].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[7].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[7].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[7].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[7].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCHBONDO> of the instance <pipe_lane[7].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[7].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[7].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[7].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[7].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[7].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[7].gt_wrapper_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <reset_n_reg2>.
    Found 1-bit register for signal <reset_n_reg1>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal reset_n_reg1 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal user_resetdone<7> may hinder XST clustering optimizations.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pcie_7x_v1_11_pipe_wrapper> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pipe_reset>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_reset.v".
        PCIE_SIM_SPEEDUP = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_PLL_SEL = "CPLL"
        PCIE_POWER_SAVING = "TRUE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_LANE = 8
        CFG_WAIT_MAX = 6'b111111
        BYPASS_RXCDRLOCK = 1
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxpmaresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxpmaresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <resetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <phystatus_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <phystatus_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxpmaresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxpmaresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <resetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <phystatus_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <phystatus_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qpll_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpll_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qpll_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpll_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxusrclk_rst_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxusrclk_rst_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxusrclk_rst_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxusrclk_rst_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <dclk_rst_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <dclk_rst_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <dclk_rst_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <dclk_rst_reg2>.
    Found 8-bit register for signal <rxpmaresetdone_reg1>.
    Found 8-bit register for signal <cplllock_reg1>.
    Found 1-bit register for signal <qpll_idle_reg1>.
    Found 8-bit register for signal <rate_idle_reg1>.
    Found 8-bit register for signal <rxcdrlock_reg1>.
    Found 1-bit register for signal <mmcm_lock_reg1>.
    Found 8-bit register for signal <resetdone_reg1>.
    Found 8-bit register for signal <phystatus_reg1>.
    Found 8-bit register for signal <txsync_done_reg1>.
    Found 8-bit register for signal <drp_done_reg2>.
    Found 8-bit register for signal <rxpmaresetdone_reg2>.
    Found 8-bit register for signal <cplllock_reg2>.
    Found 1-bit register for signal <qpll_idle_reg2>.
    Found 8-bit register for signal <rate_idle_reg2>.
    Found 8-bit register for signal <rxcdrlock_reg2>.
    Found 1-bit register for signal <mmcm_lock_reg2>.
    Found 8-bit register for signal <resetdone_reg2>.
    Found 8-bit register for signal <phystatus_reg2>.
    Found 8-bit register for signal <txsync_done_reg2>.
    Found 6-bit register for signal <cfg_wait_cnt>.
    Found 5-bit register for signal <fsm>.
    Found 1-bit register for signal <cpllreset>.
    Found 1-bit register for signal <cpllpd>.
    Found 1-bit register for signal <gtreset>.
    Found 1-bit register for signal <userrdy>.
    Found 1-bit register for signal <rxusrclk_rst_reg1>.
    Found 1-bit register for signal <rxusrclk_rst_reg2>.
    Found 1-bit register for signal <dclk_rst_reg1>.
    Found 1-bit register for signal <dclk_rst_reg2>.
    Found 1-bit register for signal <RST_DRP_START>.
    Found 1-bit register for signal <RST_DRP_X16X20_MODE>.
    Found 1-bit register for signal <RST_DRP_X16>.
    Found 8-bit register for signal <drp_done_reg1>.
INFO:Xst:1799 - State 00011 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 00100 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 01000 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 01001 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 01010 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 01011 is never reached in FSM <fsm>.
    Found finite state machine <FSM_1> for signal <fsm>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 32                                             |
    | Inputs             | 15                                             |
    | Outputs            | 10                                             |
    | Clock              | RST_CLK (rising_edge)                          |
    | Reset              | RST_RST_N (negative)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00010                                          |
    | Recovery State     | 00010                                          |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <cfg_wait_cnt[5]_GND_232_o_add_36_OUT> created at line 243.
    Found 6-bit comparator greater for signal <cfg_wait_cnt[5]_PWR_49_o_LessThan_36_o> created at line 242
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 145 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_11_pipe_reset> synthesized.

Synthesizing Unit <pcie_7x_v1_11_qpll_reset>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_reset.v".
        PCIE_PLL_SEL = "CPLL"
        PCIE_POWER_SAVING = "TRUE"
        PCIE_LANE = 8
        BYPASS_COARSE_OVRD = 1
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qpllreset_in_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpllreset_in_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qpllpd_in_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpllpd_in_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qpllreset_in_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpllreset_in_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qpllpd_in_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpllpd_in_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg2>.
    Found 8-bit register for signal <cplllock_reg1>.
    Found 2-bit register for signal <drp_done_reg1>.
    Found 2-bit register for signal <qplllock_reg1>.
    Found 2-bit register for signal <rate_reg1>.
    Found 8-bit register for signal <qpllreset_in_reg1>.
    Found 8-bit register for signal <qpllpd_in_reg1>.
    Found 1-bit register for signal <mmcm_lock_reg2>.
    Found 8-bit register for signal <cplllock_reg2>.
    Found 2-bit register for signal <drp_done_reg2>.
    Found 2-bit register for signal <qplllock_reg2>.
    Found 2-bit register for signal <rate_reg2>.
    Found 8-bit register for signal <qpllreset_in_reg2>.
    Found 8-bit register for signal <qpllpd_in_reg2>.
    Found 4-bit register for signal <fsm>.
    Found 1-bit register for signal <ovrd>.
    Found 1-bit register for signal <qpllreset>.
    Found 1-bit register for signal <qpllpd>.
    Found 1-bit register for signal <mmcm_lock_reg1>.
    Found 4-bit 15-to-1 multiplexer for signal <fsm[3]_GND_233_o_wide_mux_55_OUT> created at line 199.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal QRST_CPLLLOCK[7]_PWR_50_o_mux_1_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal QRST_DRP_DONE[1]_GND_233_o_mux_2_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal QRST_QPLLLOCK[1]_GND_233_o_mux_3_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal QRST_RATE[1]_GND_233_o_mux_4_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal mmcm_lock_reg1_GND_233_o_MUX_336_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal qplllock_reg1[1]_GND_233_o_mux_9_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rate_reg1[1]_GND_233_o_mux_10_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal rate_reg2 may hinder XST clustering optimizations.
    Summary:
	inferred  69 D-type flip-flop(s).
	inferred  30 Multiplexer(s).
Unit <pcie_7x_v1_11_qpll_reset> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pipe_user>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_user.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_USE_MODE = "3.0"
        PCIE_OOBCLK_MODE = 1
        RXCDRLOCK_MAX = 4'b1111
        RXVALID_MAX = 4'b1111
        CONVERGE_MAX = 22'b1011111010111100001000
    Set property "ASYNC_REG = TRUE" for signal <pclk_sel_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <pclk_sel_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <resetovrd_start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetovrd_start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txelecidle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txelecidle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txcompliance_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txcompliance_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxvalid_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxvalid_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxstatus_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxstatus_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rst_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rst_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_rxsync_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_rxsync_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_adapt_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_adapt_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <pclk_sel_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <pclk_sel_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <resetovrd_start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetovrd_start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txelecidle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txelecidle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txcompliance_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txcompliance_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxvalid_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxvalid_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxstatus_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxstatus_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rst_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rst_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_rxsync_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_rxsync_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_gen3_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_adapt_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_adapt_done_reg2>.
    Found 1-bit register for signal <resetovrd_start_reg1>.
    Found 1-bit register for signal <txresetdone_reg1>.
    Found 1-bit register for signal <rxresetdone_reg1>.
    Found 1-bit register for signal <txelecidle_reg1>.
    Found 1-bit register for signal <txcompliance_reg1>.
    Found 1-bit register for signal <rxcdrlock_reg1>.
    Found 1-bit register for signal <rxeq_adapt_done_reg1>.
    Found 1-bit register for signal <pclk_sel_reg2>.
    Found 1-bit register for signal <resetovrd_start_reg2>.
    Found 1-bit register for signal <txresetdone_reg2>.
    Found 1-bit register for signal <rxresetdone_reg2>.
    Found 1-bit register for signal <txelecidle_reg2>.
    Found 1-bit register for signal <txcompliance_reg2>.
    Found 1-bit register for signal <rxcdrlock_reg2>.
    Found 1-bit register for signal <rxeq_adapt_done_reg2>.
    Found 1-bit register for signal <rxvalid_reg1>.
    Found 1-bit register for signal <rxstatus_reg1>.
    Found 1-bit register for signal <rst_idle_reg1>.
    Found 1-bit register for signal <rate_done_reg1>.
    Found 1-bit register for signal <rate_rxsync_reg1>.
    Found 1-bit register for signal <rate_idle_reg1>.
    Found 1-bit register for signal <rate_gen3_reg1>.
    Found 1-bit register for signal <rxvalid_reg2>.
    Found 1-bit register for signal <rxstatus_reg2>.
    Found 1-bit register for signal <rst_idle_reg2>.
    Found 1-bit register for signal <rate_done_reg2>.
    Found 1-bit register for signal <rate_rxsync_reg2>.
    Found 1-bit register for signal <rate_idle_reg2>.
    Found 1-bit register for signal <rate_gen3_reg2>.
    Found 2-bit register for signal <oobclk_cnt>.
    Found 1-bit register for signal <oobclk>.
    Found 4-bit register for signal <rxcdrlock_cnt>.
    Found 4-bit register for signal <rxvalid_cnt>.
    Found 22-bit register for signal <converge_cnt>.
    Found 1-bit register for signal <converge_gen3>.
    Found 1-bit register for signal <pclk_sel_reg1>.
    Found 2-bit adder for signal <oobclk_cnt[1]_GND_234_o_add_7_OUT> created at line 418.
    Found 4-bit adder for signal <rxcdrlock_cnt[3]_GND_234_o_add_12_OUT> created at line 461.
    Found 4-bit adder for signal <rxvalid_cnt[3]_GND_234_o_add_20_OUT> created at line 485.
    Found 22-bit adder for signal <converge_cnt[21]_GND_234_o_add_28_OUT> created at line 513.
    Found 22-bit comparator lessequal for signal <converge_cnt[21]_PWR_51_o_LessThan_28_o> created at line 512
    WARNING:Xst:2404 -  FFs/Latches <reset<1:7>> (without init value) have a constant value of 0 in block <pcie_7x_v1_11_pipe_user>.
    WARNING:Xst:2404 -  FFs/Latches <fsm<1:2>> (without init value) have a constant value of 0 in block <pcie_7x_v1_11_pipe_user>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <pcie_7x_v1_11_pipe_user> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pipe_rate>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_rate.v".
        PCIE_SIM_SPEEDUP = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_POWER_SAVING = "TRUE"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_RXBUF_EN = "TRUE"
        TXDATA_WAIT_MAX = 4'b1111
    Set property "ASYNC_REG = TRUE" for signal <rate_in_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_in_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_in_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_in_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rst_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rst_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxpmaresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxpmaresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txratedone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txratedone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxratedone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxratedone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <phystatus_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <phystatus_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <resetovrd_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetovrd_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rst_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rst_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxpmaresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxpmaresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txratedone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txratedone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxratedone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxratedone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <phystatus_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <phystatus_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <resetovrd_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetovrd_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_done_reg2>.
    Found 2-bit register for signal <rate_in_reg1>.
    Found 1-bit register for signal <cplllock_reg1>.
    Found 1-bit register for signal <qplllock_reg1>.
    Found 1-bit register for signal <mmcm_lock_reg1>.
    Found 1-bit register for signal <drp_done_reg1>.
    Found 1-bit register for signal <rxpmaresetdone_reg1>.
    Found 1-bit register for signal <txresetdone_reg1>.
    Found 1-bit register for signal <rxresetdone_reg1>.
    Found 1-bit register for signal <txratedone_reg1>.
    Found 1-bit register for signal <rxratedone_reg1>.
    Found 1-bit register for signal <phystatus_reg1>.
    Found 1-bit register for signal <resetovrd_done_reg1>.
    Found 1-bit register for signal <txsync_done_reg1>.
    Found 1-bit register for signal <rxsync_done_reg1>.
    Found 1-bit register for signal <rst_idle_reg2>.
    Found 2-bit register for signal <rate_in_reg2>.
    Found 1-bit register for signal <cplllock_reg2>.
    Found 1-bit register for signal <qplllock_reg2>.
    Found 1-bit register for signal <mmcm_lock_reg2>.
    Found 1-bit register for signal <drp_done_reg2>.
    Found 1-bit register for signal <rxpmaresetdone_reg2>.
    Found 1-bit register for signal <txresetdone_reg2>.
    Found 1-bit register for signal <rxresetdone_reg2>.
    Found 1-bit register for signal <txratedone_reg2>.
    Found 1-bit register for signal <rxratedone_reg2>.
    Found 1-bit register for signal <phystatus_reg2>.
    Found 1-bit register for signal <resetovrd_done_reg2>.
    Found 1-bit register for signal <txsync_done_reg2>.
    Found 1-bit register for signal <rxsync_done_reg2>.
    Found 4-bit register for signal <txdata_wait_cnt>.
    Found 1-bit register for signal <txratedone>.
    Found 1-bit register for signal <rxratedone>.
    Found 1-bit register for signal <phystatus>.
    Found 1-bit register for signal <ratedone>.
    Found 5-bit register for signal <fsm>.
    Found 1-bit register for signal <gen3_exit>.
    Found 1-bit register for signal <cpllpd>.
    Found 1-bit register for signal <qpllpd>.
    Found 1-bit register for signal <cpllreset>.
    Found 1-bit register for signal <qpllreset>.
    Found 1-bit register for signal <txpmareset>.
    Found 1-bit register for signal <rxpmareset>.
    Found 2-bit register for signal <sysclksel>.
    Found 1-bit register for signal <pclk_sel>.
    Found 1-bit register for signal <gen3>.
    Found 3-bit register for signal <rate_out>.
    Found 1-bit register for signal <drp_start>.
    Found 1-bit register for signal <drp_x16x20_mode>.
    Found 1-bit register for signal <drp_x16>.
    Found 1-bit register for signal <rst_idle_reg1>.
    Found 4-bit adder for signal <txdata_wait_cnt[3]_GND_235_o_add_12_OUT> created at line 329.
    Found 32x3-bit Read Only RAM for signal <_n0783>
    Found 5-bit 32-to-1 multiplexer for signal <fsm[4]_GND_235_o_wide_mux_75_OUT> created at line 427.
    Found 4-bit comparator greater for signal <txdata_wait_cnt[3]_PWR_52_o_LessThan_12_o> created at line 328
    Found 2-bit comparator equal for signal <n0092> created at line 434
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  55 Multiplexer(s).
Unit <pcie_7x_v1_11_pipe_rate> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pipe_sync>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_sync.v".
        PCIE_GT_DEVICE = "GTX"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_RXBUF_EN = "TRUE"
        PCIE_TXSYNC_MODE = 0
        PCIE_RXSYNC_MODE = 0
        PCIE_LANE = 8
        PCIE_LINK_SPEED = 3
        BYPASS_TXDELAY_ALIGN = 0
        BYPASS_RXDELAY_ALIGN = 0
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxelecidle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxelecidle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxelecidle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxelecidle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txphinitdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphinitdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txdlysresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txdlysresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txphaligndone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphaligndone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txsyncdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsyncdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txphinitdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphinitdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txdlysresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txdlysresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txphaligndone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphaligndone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsyncdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsyncdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_start_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_start_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <txphinitdone_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphinitdone_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <txdlysresetdone_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txdlysresetdone_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <txphaligndone_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphaligndone_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <txsyncdone_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsyncdone_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxdlysresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxdlysresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxphaligndone_m_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxphaligndone_m_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxphaligndone_s_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxphaligndone_s_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_donem_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_donem_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxsyncdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsyncdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxdlysresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxdlysresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxphaligndone_m_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxphaligndone_m_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxphaligndone_s_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxphaligndone_s_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_donem_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_donem_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxsyncdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsyncdone_reg2>.
    Found 1-bit register for signal <rate_idle_reg1>.
    Found 1-bit register for signal <mmcm_lock_reg1>.
    Found 1-bit register for signal <rxelecidle_reg1>.
    Found 1-bit register for signal <rxcdrlock_reg1>.
    Found 1-bit register for signal <txsync_start_reg1>.
    Found 1-bit register for signal <txphinitdone_reg1>.
    Found 1-bit register for signal <txdlysresetdone_reg1>.
    Found 1-bit register for signal <txphaligndone_reg1>.
    Found 1-bit register for signal <txsyncdone_reg1>.
    Found 1-bit register for signal <rxsync_start_reg1>.
    Found 1-bit register for signal <rxdlysresetdone_reg1>.
    Found 1-bit register for signal <rxphaligndone_m_reg1>.
    Found 1-bit register for signal <rxphaligndone_s_reg1>.
    Found 1-bit register for signal <rxsync_donem_reg1>.
    Found 1-bit register for signal <rxsyncdone_reg1>.
    Found 1-bit register for signal <gen3_reg2>.
    Found 1-bit register for signal <rate_idle_reg2>.
    Found 1-bit register for signal <mmcm_lock_reg2>.
    Found 1-bit register for signal <rxelecidle_reg2>.
    Found 1-bit register for signal <rxcdrlock_reg2>.
    Found 1-bit register for signal <txsync_start_reg2>.
    Found 1-bit register for signal <txphinitdone_reg2>.
    Found 1-bit register for signal <txdlysresetdone_reg2>.
    Found 1-bit register for signal <txphaligndone_reg2>.
    Found 1-bit register for signal <txsyncdone_reg2>.
    Found 1-bit register for signal <rxsync_start_reg2>.
    Found 1-bit register for signal <rxdlysresetdone_reg2>.
    Found 1-bit register for signal <rxphaligndone_m_reg2>.
    Found 1-bit register for signal <rxphaligndone_s_reg2>.
    Found 1-bit register for signal <rxsync_donem_reg2>.
    Found 1-bit register for signal <txphinitdone_reg3>.
    Found 1-bit register for signal <txdlysresetdone_reg3>.
    Found 1-bit register for signal <txphaligndone_reg3>.
    Found 1-bit register for signal <txsyncdone_reg3>.
    Found 6-bit register for signal <fsm_tx>.
    Found 1-bit register for signal <txdlyen>.
    Found 1-bit register for signal <txsync_done>.
    Found 1-bit register for signal <gen3_reg1>.
    Found 1-bit register for signal <fsm_rx>.
    Found finite state machine <FSM_2> for signal <fsm_tx>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 12                                             |
    | Clock              | SYNC_CLK (rising_edge)                         |
    | Reset              | SYNC_RST_N (negative)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000000                                         |
    | Recovery State     | 000000                                         |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <fsm_rx<1:6>> (without init value) have a constant value of 0 in block <pcie_7x_v1_11_pipe_sync>.
    WARNING:Xst:2404 -  FFs/Latches <rxdlyen<0:0>> (without init value) have a constant value of 0 in block <pcie_7x_v1_11_pipe_sync>.
    WARNING:Xst:2404 -  FFs/Latches <rxsync_done<0:0>> (without init value) have a constant value of 0 in block <pcie_7x_v1_11_pipe_sync>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_11_pipe_sync> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pipe_drp>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_drp.v".
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_PLL_SEL = "CPLL"
        PCIE_AUX_CDR_GEN3_EN = "TRUE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_RXBUF_EN = "TRUE"
        PCIE_TXSYNC_MODE = 0
        PCIE_RXSYNC_MODE = 0
        LOAD_CNT_MAX = 2'b01
        INDEX_MAX = 5'b10101
    Set property "ASYNC_REG = TRUE" for signal <rate_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <do_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <do_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <do_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <do_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <gtxreset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gtxreset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <x16x20_mode_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <x16x20_mode_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <x16_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <x16_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rdy_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rdy_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gtxreset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gtxreset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <x16x20_mode_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <x16x20_mode_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <x16_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <x16_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rdy_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rdy_reg2>.
    Found 2-bit register for signal <rate_reg1>.
    Found 1-bit register for signal <x16x20_mode_reg1>.
    Found 1-bit register for signal <x16_reg1>.
    Found 16-bit register for signal <do_reg1>.
    Found 1-bit register for signal <rdy_reg1>.
    Found 1-bit register for signal <start_reg1>.
    Found 1-bit register for signal <gtxreset_reg2>.
    Found 2-bit register for signal <rate_reg2>.
    Found 1-bit register for signal <x16x20_mode_reg2>.
    Found 1-bit register for signal <x16_reg2>.
    Found 16-bit register for signal <do_reg2>.
    Found 1-bit register for signal <rdy_reg2>.
    Found 1-bit register for signal <start_reg2>.
    Found 2-bit register for signal <load_cnt>.
    Found 9-bit register for signal <addr_reg>.
    Found 16-bit register for signal <di_reg>.
    Found 3-bit register for signal <fsm>.
    Found 5-bit register for signal <index>.
    Found 1-bit register for signal <mode>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <gtxreset_reg1>.
    Found 2-bit adder for signal <load_cnt[1]_GND_237_o_add_61_OUT> created at line 436.
    Found 5-bit adder for signal <index[4]_GND_237_o_add_140_OUT> created at line 748.
    Found 16-bit 24-to-1 multiplexer for signal <index[4]_GND_237_o_wide_mux_126_OUT> created at line 462.
    Found 3-bit 8-to-1 multiplexer for signal <fsm[2]_GND_237_o_wide_mux_143_OUT> created at line 651.
    Found 2-bit comparator greater for signal <load_cnt[1]_GND_237_o_LessThan_61_o> created at line 435
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <pcie_7x_v1_11_pipe_drp> synthesized.

Synthesizing Unit <pcie_7x_v1_11_pipe_eq>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_pipe_eq.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_RXEQ_MODE_GEN3 = 1
    Set property "ASYNC_REG = TRUE" for signal <txeq_control_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_control_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_preset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_preset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_deemph_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_deemph_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_control_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_control_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_preset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_preset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_deemph_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_deemph_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_control_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_control_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_preset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_preset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_lffs_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_lffs_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_txpreset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_txpreset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_txcoeff_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_txcoeff_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_control_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_control_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_preset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_preset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_lffs_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_lffs_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_txpreset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_txpreset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_txcoeff_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_txcoeff_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_en_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_en_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_mode_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_mode_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_en_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_en_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_mode_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_mode_reg2>.
    Found 2-bit register for signal <txeq_control_reg1>.
    Found 4-bit register for signal <txeq_preset_reg1>.
    Found 6-bit register for signal <txeq_deemph_reg1>.
    Found 2-bit register for signal <rxeq_control_reg1>.
    Found 3-bit register for signal <rxeq_preset_reg1>.
    Found 6-bit register for signal <rxeq_lffs_reg1>.
    Found 4-bit register for signal <rxeq_txpreset_reg1>.
    Found 1-bit register for signal <rxeq_user_en_reg1>.
    Found 18-bit register for signal <rxeq_user_txcoeff_reg1>.
    Found 1-bit register for signal <rxeq_user_mode_reg1>.
    Found 1-bit register for signal <gen3_reg2>.
    Found 2-bit register for signal <txeq_control_reg2>.
    Found 4-bit register for signal <txeq_preset_reg2>.
    Found 6-bit register for signal <txeq_deemph_reg2>.
    Found 2-bit register for signal <rxeq_control_reg2>.
    Found 3-bit register for signal <rxeq_preset_reg2>.
    Found 6-bit register for signal <rxeq_lffs_reg2>.
    Found 4-bit register for signal <rxeq_txpreset_reg2>.
    Found 1-bit register for signal <rxeq_user_en_reg2>.
    Found 18-bit register for signal <rxeq_user_txcoeff_reg2>.
    Found 1-bit register for signal <rxeq_user_mode_reg2>.
    Found 19-bit register for signal <txeq_preset>.
    Found 1-bit register for signal <txeq_preset_done>.
    Found 6-bit register for signal <fsm_tx>.
    Found 19-bit register for signal <txeq_txcoeff>.
    Found 2-bit register for signal <txeq_txcoeff_cnt>.
    Found 1-bit register for signal <txeq_done>.
    Found 6-bit register for signal <fsm_rx>.
    Found 3-bit register for signal <rxeq_preset>.
    Found 1-bit register for signal <rxeq_preset_valid>.
    Found 4-bit register for signal <rxeq_txpreset>.
    Found 18-bit register for signal <rxeq_txcoeff>.
    Found 3-bit register for signal <rxeq_cnt>.
    Found 6-bit register for signal <rxeq_fs>.
    Found 6-bit register for signal <rxeq_lf>.
    Found 1-bit register for signal <rxeq_new_txcoeff_req>.
    Found 18-bit register for signal <rxeq_new_txcoeff>.
    Found 1-bit register for signal <rxeq_lffs_sel>.
    Found 1-bit register for signal <rxeq_adapt_done_reg>.
    Found 1-bit register for signal <rxeq_adapt_done>.
    Found 1-bit register for signal <rxeq_done>.
    Found 1-bit register for signal <gen3_reg1>.
    Found finite state machine <FSM_3> for signal <fsm_tx>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 12                                             |
    | Clock              | EQ_CLK (rising_edge)                           |
    | Reset              | EQ_RST_N (negative)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000000                                         |
    | Recovery State     | 000000                                         |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <fsm_rx>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 12                                             |
    | Clock              | EQ_CLK (rising_edge)                           |
    | Reset              | EQ_RST_N (negative)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000000                                         |
    | Recovery State     | 000000                                         |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <txeq_txcoeff_cnt[1]_GND_238_o_add_49_OUT> created at line 473.
    Found 3-bit adder for signal <rxeq_cnt[2]_GND_238_o_add_80_OUT> created at line 666.
    Found 16x19-bit Read Only RAM for signal <txeq_preset_reg2[3]_GND_238_o_wide_mux_36_OUT>
    Found 4x2-bit Read Only RAM for signal <txeq_control_reg2[1]_GND_238_o_wide_mux_43_OUT>
    Found 4x3-bit Read Only RAM for signal <rxeq_control_reg2[1]_GND_238_o_wide_mux_74_OUT>
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 202 D-type flip-flop(s).
	inferred  55 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <pcie_7x_v1_11_pipe_eq> synthesized.

Synthesizing Unit <pcie_7x_v1_11_rxeq_scan>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_rxeq_scan.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_RXEQ_MODE_GEN3 = 1
        CONVERGE_MAX = 22'b1011111010111100001000
        CONVERGE_MAX_BYPASS = 22'b0111111100101000000101
    Set property "ASYNC_REG = TRUE" for signal <preset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <preset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txpreset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txpreset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txcoeff_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txcoeff_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <fs_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <fs_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <lf_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <lf_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <preset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <preset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txpreset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txpreset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txcoeff_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txcoeff_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <fs_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <fs_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <lf_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <lf_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <preset_valid_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <preset_valid_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <new_txcoeff_req_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <new_txcoeff_req_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <preset_valid_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <preset_valid_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <new_txcoeff_req_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <new_txcoeff_req_reg2>.
    Found 1-bit register for signal <preset_valid_reg1>.
    Found 4-bit register for signal <txpreset_reg1>.
    Found 18-bit register for signal <txcoeff_reg1>.
    Found 1-bit register for signal <new_txcoeff_req_reg1>.
    Found 6-bit register for signal <fs_reg1>.
    Found 6-bit register for signal <lf_reg1>.
    Found 1-bit register for signal <preset_valid_reg2>.
    Found 18-bit register for signal <txcoeff_reg2>.
    Found 1-bit register for signal <new_txcoeff_req_reg2>.
    Found 4-bit register for signal <fsm>.
    Found 1-bit register for signal <preset_done>.
    Found 22-bit register for signal <converge_cnt>.
    Found 18-bit register for signal <new_txcoeff>.
    Found 1-bit register for signal <new_txcoeff_done>.
    Found 1-bit register for signal <lffs_sel>.
    Found 1-bit register for signal <adapt_done>.
    Found 1-bit register for signal <adapt_done_cnt>.
    Found 3-bit register for signal <preset_reg1>.
    Found finite state machine <FSM_5> for signal <fsm>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | RXEQSCAN_CLK (rising_edge)                     |
    | Reset              | RXEQSCAN_RST_N (negative)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Power Up State     | 0000                                           |
    | Recovery State     | 0000                                           |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <converge_cnt[21]_GND_239_o_add_35_OUT> created at line 297.
    Found 1-bit adder for signal <adapt_done_cnt_PWR_56_o_add_39_OUT<0>> created at line 319.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal RXEQSCAN_PRESET_VALID_GND_239_o_MUX_653_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal RXEQSCAN_TXPRESET[3]_GND_239_o_mux_2_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal preset_valid_reg1_GND_239_o_MUX_655_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal txcoeff_reg1[17]_GND_239_o_mux_8_OUT may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 104 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_11_rxeq_scan> synthesized.

Synthesizing Unit <pcie_7x_v1_11_qpll_drp>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_drp.v".
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_REFCLK_FREQ = 0
        LOAD_CNT_MAX = 2'b11
        INDEX_MAX = 3'b110
    Set property "ASYNC_REG = TRUE" for signal <do_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <do_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <do_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <do_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <ovrd_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <ovrd_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rdy_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rdy_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <ovrd_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <ovrd_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rdy_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rdy_reg2>.
    Found 1-bit register for signal <gen3_reg1>.
    Found 1-bit register for signal <qplllock_reg1>.
    Found 1-bit register for signal <start_reg1>.
    Found 16-bit register for signal <do_reg1>.
    Found 1-bit register for signal <rdy_reg1>.
    Found 1-bit register for signal <ovrd_reg2>.
    Found 1-bit register for signal <gen3_reg2>.
    Found 1-bit register for signal <qplllock_reg2>.
    Found 1-bit register for signal <start_reg2>.
    Found 16-bit register for signal <do_reg2>.
    Found 1-bit register for signal <rdy_reg2>.
    Found 2-bit register for signal <load_cnt>.
    Found 8-bit register for signal <addr>.
    Found 16-bit register for signal <di>.
    Found 6-bit register for signal <crscode>.
    Found 9-bit register for signal <fsm>.
    Found 3-bit register for signal <index>.
    Found 1-bit register for signal <mode>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <ovrd_reg1>.
    Found finite state machine <FSM_6> for signal <fsm>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 26                                             |
    | Inputs             | 8                                              |
    | Outputs            | 18                                             |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | DRP_RST_N (negative)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000001                                      |
    | Power Up State     | 000000001                                      |
    | Recovery State     | 000000001                                      |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <crscode[5]_GND_240_o_sub_32_OUT> created at line 350.
    Found 2-bit adder for signal <load_cnt[1]_GND_240_o_add_14_OUT> created at line 274.
    Found 3-bit adder for signal <index[2]_GND_240_o_add_56_OUT> created at line 493.
    Found 8x8-bit Read Only RAM for signal <index[2]_GND_240_o_wide_mux_37_OUT>
    Found 16-bit 8-to-1 multiplexer for signal <index[2]_GND_240_o_wide_mux_38_OUT> created at line 301.
    Found 2-bit comparator greater for signal <load_cnt[1]_PWR_57_o_LessThan_14_o> created at line 273
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_11_qpll_drp> synthesized.

Synthesizing Unit <pcie_7x_v1_11_qpll_wrapper>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_qpll_wrapper.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_REFCLK_FREQ = 0
    Summary:
	no macro.
Unit <pcie_7x_v1_11_qpll_wrapper> synthesized.

Synthesizing Unit <pcie_7x_v1_11_gt_wrapper>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\source\pcie_7x_v1_11_gt_wrapper.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_SIM_SPEEDUP = "FALSE"
        PCIE_SIM_TX_EIDLE_DRIVE_LEVEL = "1"
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_LPM_DFE = "LPM"
        PCIE_LPM_DFE_GEN3 = "DFE"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_TXSYNC_MODE = 0
        PCIE_RXSYNC_MODE = 0
        PCIE_CHAN_BOND = 1
        PCIE_CHAN_BOND_EN = "TRUE"
        PCIE_LANE = 8
        PCIE_REFCLK_FREQ = 0
        PCIE_TX_EIDLE_ASSERT_DELAY = 2
        PCIE_OOBCLK_MODE = 1
        PCIE_DEBUG_MODE = 0
WARNING:Xst:647 - Input <GT_TXPHDLYRESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_TXSYNCMODE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_TXSYNCIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_TXSYNCALLIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_RXSYNCMODE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_RXSYNCIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_RXSYNCALLIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_7x_v1_11_gt_wrapper> synthesized.

Synthesizing Unit <pcie_app_7x>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd".
        C_DATA_WIDTH = 64
WARNING:Xst:647 - Input <fc_cpld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_cplh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_npd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_nph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_pd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fc_ph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_mmenable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dstatus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pcie_link_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_lnk_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_initial_link_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_lane_reversal_mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_err_cpl_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixfm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_to_turnoff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_lnk_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_gen2_cap> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_partner_gen2_supported> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_upcfg_cap> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_received_hot_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_err_aer_headerlog_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_aer_ecrc_check_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_aer_ecrc_gen_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" line 789: Output port <dct_op_lev> of the instance <par_trigger_uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" line 789: Output port <idct_op> of the instance <par_trigger_uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" line 789: Output port <idct_op_lev> of the instance <par_trigger_uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" line 802: Output port <icap_state_debug> of the instance <PAR_Controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" line 802: Output port <icap_output_debug> of the instance <PAR_Controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" line 802: Output port <icap_cnt_reg_debug> of the instance <PAR_Controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" line 802: Output port <done> of the instance <PAR_Controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" line 802: Output port <trig_pos_edge_debug> of the instance <PAR_Controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\pcie_7x_v1_11\example_design\pcie_app_7x.vhd" line 802: Output port <db_detect_debug> of the instance <PAR_Controller_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wr_cnt_a_reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_cnt_b_reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tag_gen_reg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_data<1499:1180>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_data<986:984>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_data<919>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_data<598:567>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_data<436:413>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_trig<49:47>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_trig<44>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s_axis_tx_tuser<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctl_regs_next<31>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctl_regs_next<30>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctl_regs_next<29>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctl_regs_next<28>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctl_regs_next<27>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctl_regs_next<26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctl_regs_next<25>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ctl_regs_next<24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addr_gen_mid> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg_turnoff_ok> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reset_pcie> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <pcie_state_reg>.
    Found 64-bit register for signal <qw1_reg>.
    Found 32-bit register for signal <address_req_reg>.
    Found 32-bit register for signal <ctl_regs_reg<23>>.
    Found 32-bit register for signal <ctl_regs_reg<22>>.
    Found 32-bit register for signal <ctl_regs_reg<21>>.
    Found 32-bit register for signal <ctl_regs_reg<20>>.
    Found 32-bit register for signal <ctl_regs_reg<19>>.
    Found 32-bit register for signal <ctl_regs_reg<18>>.
    Found 32-bit register for signal <ctl_regs_reg<17>>.
    Found 32-bit register for signal <ctl_regs_reg<16>>.
    Found 32-bit register for signal <ctl_regs_reg<15>>.
    Found 32-bit register for signal <ctl_regs_reg<14>>.
    Found 32-bit register for signal <ctl_regs_reg<13>>.
    Found 32-bit register for signal <ctl_regs_reg<12>>.
    Found 32-bit register for signal <ctl_regs_reg<11>>.
    Found 32-bit register for signal <ctl_regs_reg<10>>.
    Found 32-bit register for signal <ctl_regs_reg<9>>.
    Found 32-bit register for signal <ctl_regs_reg<8>>.
    Found 32-bit register for signal <ctl_regs_reg<7>>.
    Found 32-bit register for signal <ctl_regs_reg<6>>.
    Found 32-bit register for signal <ctl_regs_reg<5>>.
    Found 32-bit register for signal <ctl_regs_reg<4>>.
    Found 32-bit register for signal <ctl_regs_reg<3>>.
    Found 32-bit register for signal <ctl_regs_reg<2>>.
    Found 32-bit register for signal <ctl_regs_reg<1>>.
    Found 32-bit register for signal <ctl_regs_reg<0>>.
    Found 32-bit register for signal <packet_size_reg>.
    Found 32-bit register for signal <address_gen_reg>.
    Found 1-bit register for signal <trn_rsof>.
    Found 32-bit 25-to-1 multiplexer for signal <debug_data<566:535>> created at line 663.
    Found 3-bit 5-to-1 multiplexer for signal <pcie_state_next> created at line 621.
    Found 3-bit comparator lessequal for signal <n0000> created at line 444
    Found 3-bit comparator lessequal for signal <n0002> created at line 445
    Found 3-bit comparator lessequal for signal <n0004> created at line 446
    Found 3-bit comparator lessequal for signal <n0006> created at line 447
    Found 3-bit comparator lessequal for signal <n0008> created at line 448
    Found 3-bit comparator lessequal for signal <n0015> created at line 450
    Found 3-bit comparator lessequal for signal <n0017> created at line 451
    Found 3-bit comparator lessequal for signal <n0019> created at line 452
    Found 3-bit comparator lessequal for signal <n0021> created at line 453
    Found 3-bit comparator lessequal for signal <n0023> created at line 454
    WARNING:Xst:2404 -  FFs/Latches <ctl_regs_reg<31><31:0>> (without init value) have a constant value of 0 in block <pcie_app_7x>.
    WARNING:Xst:2404 -  FFs/Latches <ctl_regs_reg<30><31:0>> (without init value) have a constant value of 0 in block <pcie_app_7x>.
    WARNING:Xst:2404 -  FFs/Latches <ctl_regs_reg<29><31:0>> (without init value) have a constant value of 0 in block <pcie_app_7x>.
    WARNING:Xst:2404 -  FFs/Latches <ctl_regs_reg<28><31:0>> (without init value) have a constant value of 0 in block <pcie_app_7x>.
    WARNING:Xst:2404 -  FFs/Latches <ctl_regs_reg<27><31:0>> (without init value) have a constant value of 0 in block <pcie_app_7x>.
    WARNING:Xst:2404 -  FFs/Latches <ctl_regs_reg<26><31:0>> (without init value) have a constant value of 0 in block <pcie_app_7x>.
    WARNING:Xst:2404 -  FFs/Latches <ctl_regs_reg<25><31:0>> (without init value) have a constant value of 0 in block <pcie_app_7x>.
    WARNING:Xst:2404 -  FFs/Latches <ctl_regs_reg<24><31:0>> (without init value) have a constant value of 0 in block <pcie_app_7x>.
    Summary:
	inferred 932 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <pcie_app_7x> synthesized.

Synthesizing Unit <par_trigger>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\par_trigger.vhd".
    Found 1-bit register for signal <idct_d1>.
    Found 1-bit register for signal <dct_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <par_trigger> synthesized.

Synthesizing Unit <PAR_Controller>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\PAR_Controller.vhd".
        ADDR1 = "00000000000000000000000000000000"
        ADDR2 = "00000000000000010000000000000000"
        ADDR3 = "00000000000100000000000000000000"
        ADDR4 = "00000001000000000000000000000000"
WARNING:Xst:647 - Input <input_addr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <icap_state_reg>.
    Found 1-bit register for signal <done_reg>.
    Found 1-bit register for signal <db_detect_reg>.
    Found 27-bit register for signal <icap_cnt_reg>.
    Found 4-bit register for signal <page_cnt_reg>.
    Found 1-bit register for signal <trig_d>.
    Found finite state machine <FSM_7> for signal <icap_state_reg>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | s0                                             |
    | Recovery State     | s0                                             |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <icap_cnt_reg[25]_start_addr[25]_add_30_OUT> created at line 233.
    Found 27-bit adder for signal <icap_cnt_next> created at line 1241.
    Found 4-bit adder for signal <page_cnt_next> created at line 1241.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bpi_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred  26 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <PAR_Controller> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\MUTProject\KC705\DMA_Pardanic_Version\DAM_PCIe\PCIEDCTiDCT\clk_div.vhd".
        DIV = 4
    Found 4-bit register for signal <cnt_reg>.
    Found 4-bit adder for signal <cnt_next> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 34
 16x19-bit single-port Read Only RAM                   : 8
 32x3-bit single-port Read Only RAM                    : 8
 4x2-bit single-port Read Only RAM                     : 8
 4x3-bit single-port Read Only RAM                     : 8
 8x8-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 101
 1-bit adder                                           : 8
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 2-bit adder                                           : 26
 22-bit adder                                          : 16
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 3-bit adder                                           : 10
 4-bit adder                                           : 26
 5-bit adder                                           : 8
 6-bit adder                                           : 1
 6-bit subtractor                                      : 2
# Registers                                            : 1937
 1-bit register                                        : 1338
 12-bit register                                       : 1
 16-bit register                                       : 54
 18-bit register                                       : 56
 19-bit register                                       : 16
 2-bit register                                        : 136
 22-bit register                                       : 17
 27-bit register                                       : 1
 3-bit register                                        : 85
 32-bit register                                       : 27
 4-bit register                                        : 77
 5-bit register                                        : 17
 6-bit register                                        : 68
 64-bit register                                       : 5
 7-bit register                                        : 1
 8-bit register                                        : 30
 9-bit register                                        : 8
# Latches                                              : 26
 1-bit latch                                           : 26
# Comparators                                          : 47
 12-bit comparator lessequal                           : 2
 2-bit comparator equal                                : 8
 2-bit comparator greater                              : 10
 22-bit comparator lessequal                           : 8
 3-bit comparator lessequal                            : 10
 4-bit comparator greater                              : 8
 6-bit comparator greater                              : 1
# Multiplexers                                         : 2011
 1-bit 2-to-1 multiplexer                              : 1404
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 28
 16-bit 24-to-1 multiplexer                            : 8
 16-bit 8-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 72
 19-bit 2-to-1 multiplexer                             : 24
 2-bit 2-to-1 multiplexer                              : 88
 22-bit 2-to-1 multiplexer                             : 26
 3-bit 2-to-1 multiplexer                              : 74
 3-bit 5-to-1 multiplexer                              : 1
 3-bit 8-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 25-to-1 multiplexer                            : 1
 4-bit 15-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 82
 5-bit 2-to-1 multiplexer                              : 56
 5-bit 32-to-1 multiplexer                             : 8
 6-bit 2-to-1 multiplexer                              : 67
 64-bit 2-to-1 multiplexer                             : 7
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 26
# FSMs                                                 : 44

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:453 - Model 'ICAPE2' has different characteristics in destination library, some ports are missing:
   O31 O30 O29 O28 O27 O26 O25 O24 O23 O22 O21 O20 O19 O18 O17 O16 I31 I30 I29 I28 I27 I26 I25 I24 I23 I22 I21 I20 I19 I18 I17 I16 
Reading core <ipcore_dir/ILA.ngc>.
Reading core <ipcore_dir/ICON.ngc>.
Loading core <ILA> for timing and area information for instance <debug_ila>.
Loading core <ICON> for timing and area information for instance <debug_icon>.
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:2261 - The FF/Latch <bridge_reset_int> in Unit <pcie_7x_v1_11_i> is equivalent to the following FF/Latch, which will be removed : <user_reset_int> 
INFO:Xst:2261 - The FF/Latch <user_reset_out> in Unit <pcie_7x_v1_11_i> is equivalent to the following FF/Latch, which will be removed : <bridge_reset_d> 
WARNING:Xst:1710 - FF/Latch <packet_size_reg_12> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_11> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_10> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_9> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_8> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_7> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_6> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_5> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_4> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_3> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_2> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_1> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_0> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_31> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_30> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_29> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_28> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_27> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_26> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_31> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_30> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_29> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_28> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_27> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_26> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_25> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_24> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_23> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_22> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_21> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_20> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_19> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_18> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_17> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_16> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_15> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_14> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_reg_13> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_6> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_5> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_4> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_3> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_2> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_1> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_0> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tuser_prev_3> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tuser_prev_2> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tuser_prev_1> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tuser_prev_0> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[7].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[6].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[5].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[4].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[3].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[2].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[1].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[0].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_25> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_24> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_23> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_22> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_21> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_20> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_19> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_18> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_17> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_16> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_15> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_14> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_13> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_12> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_11> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_10> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_9> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_8> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_7> (without init value) has a constant value of 0 in block <app>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_tkeep_0> of sequential type is unconnected in block <tx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_1> of sequential type is unconnected in block <tx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_2> of sequential type is unconnected in block <tx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_3> of sequential type is unconnected in block <tx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_4> of sequential type is unconnected in block <tx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_5> of sequential type is unconnected in block <tx_pipeline_inst>.
WARNING:Xst:2677 - Node <reg_tkeep_6> of sequential type is unconnected in block <tx_pipeline_inst>.
WARNING:Xst:2677 - Node <address_req_reg_7> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_8> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_9> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_10> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_11> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_12> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_13> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_14> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_15> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_16> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_17> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_18> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_19> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_20> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_21> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_22> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_23> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_24> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_25> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_26> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_27> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_28> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_29> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_30> of sequential type is unconnected in block <app>.
WARNING:Xst:2677 - Node <address_req_reg_31> of sequential type is unconnected in block <app>.

Synthesizing (advanced) Unit <PAR_Controller>.
The following registers are absorbed into counter <icap_cnt_reg>: 1 register on signal <icap_cnt_reg>.
The following registers are absorbed into counter <page_cnt_reg>: 1 register on signal <page_cnt_reg>.
Unit <PAR_Controller> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <cnt_reg>: 1 register on signal <cnt_reg>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_11_pipe_drp>.
The following registers are absorbed into counter <load_cnt>: 1 register on signal <load_cnt>.
Unit <pcie_7x_v1_11_pipe_drp> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_11_pipe_eq>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_txeq_control_reg2[1]_GND_238_o_wide_mux_43_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <txeq_control_reg2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_txeq_preset_reg2[3]_GND_238_o_wide_mux_36_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 19-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <txeq_preset_reg2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rxeq_control_reg2[1]_GND_238_o_wide_mux_74_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rxeq_control_reg2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pcie_7x_v1_11_pipe_eq> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_11_pipe_rate>.
The following registers are absorbed into counter <txdata_wait_cnt>: 1 register on signal <txdata_wait_cnt>.
INFO:Xst:3226 - The RAM <Mram__n0783> will be implemented as a BLOCK RAM, absorbing the following register(s): <drp_start_drp_x16x20_mode_drp_x16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 3-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <RATE_CLK>      | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fsm>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    |     dorstA         | connected to signal <RATE_RST_N>    | low      |
    | reset value        | 000                                            |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <pcie_7x_v1_11_pipe_rate> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_11_pipe_reset>.
The following registers are absorbed into counter <cfg_wait_cnt>: 1 register on signal <cfg_wait_cnt>.
Unit <pcie_7x_v1_11_pipe_reset> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_11_pipe_user>.
The following registers are absorbed into counter <rxcdrlock_cnt>: 1 register on signal <rxcdrlock_cnt>.
The following registers are absorbed into counter <converge_cnt>: 1 register on signal <converge_cnt>.
The following registers are absorbed into counter <rxvalid_cnt>: 1 register on signal <rxvalid_cnt>.
The following registers are absorbed into counter <oobclk_cnt>: 1 register on signal <oobclk_cnt>.
Unit <pcie_7x_v1_11_pipe_user> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_11_qpll_drp>.
The following registers are absorbed into counter <load_cnt>: 1 register on signal <load_cnt>.
INFO:Xst:3226 - The RAM <Mram_index[2]_GND_240_o_wide_mux_37_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <DRP_CLK>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <addr>          |          |
    |     dorstA         | connected to signal <DRP_RST_N>     | low      |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <pcie_7x_v1_11_qpll_drp> synthesized (advanced).
WARNING:Xst:2677 - Node <reg_tkeep_0> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <reg_tkeep_1> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <reg_tkeep_2> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <reg_tkeep_3> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <reg_tkeep_4> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <reg_tkeep_5> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <reg_tkeep_6> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <address_req_reg_7> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_8> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_9> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_10> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_11> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_12> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_13> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_14> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_15> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_16> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_17> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_18> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_19> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_20> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_21> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_22> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_23> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_24> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_25> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_26> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_27> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_28> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_29> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_30> of sequential type is unconnected in block <pcie_app_7x>.
WARNING:Xst:2677 - Node <address_req_reg_31> of sequential type is unconnected in block <pcie_app_7x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 34
 16x19-bit single-port distributed Read Only RAM       : 8
 32x3-bit single-port block Read Only RAM              : 8
 4x2-bit single-port distributed Read Only RAM         : 8
 4x3-bit single-port distributed Read Only RAM         : 8
 8x8-bit single-port block Read Only RAM               : 2
# Adders/Subtractors                                   : 47
 1-bit adder                                           : 8
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 2-bit adder                                           : 8
 22-bit adder                                          : 8
 26-bit adder                                          : 1
 3-bit adder                                           : 10
 5-bit adder                                           : 8
 6-bit subtractor                                      : 2
# Counters                                             : 54
 2-bit up counter                                      : 18
 22-bit up counter                                     : 8
 27-bit up counter                                     : 1
 4-bit up counter                                      : 26
 6-bit up counter                                      : 1
# Registers                                            : 6337
 Flip-Flops                                            : 6337
# Comparators                                          : 47
 12-bit comparator lessequal                           : 2
 2-bit comparator equal                                : 8
 2-bit comparator greater                              : 10
 22-bit comparator lessequal                           : 8
 3-bit comparator lessequal                            : 10
 4-bit comparator greater                              : 8
 6-bit comparator greater                              : 1
# Multiplexers                                         : 2108
 1-bit 2-to-1 multiplexer                              : 1546
 1-bit 25-to-1 multiplexer                             : 32
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 28
 16-bit 24-to-1 multiplexer                            : 8
 16-bit 8-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 72
 19-bit 2-to-1 multiplexer                             : 24
 2-bit 2-to-1 multiplexer                              : 78
 22-bit 2-to-1 multiplexer                             : 18
 3-bit 2-to-1 multiplexer                              : 66
 3-bit 5-to-1 multiplexer                              : 1
 3-bit 8-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 15-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 50
 5-bit 2-to-1 multiplexer                              : 56
 5-bit 32-to-1 multiplexer                             : 8
 6-bit 2-to-1 multiplexer                              : 50
 64-bit 2-to-1 multiplexer                             : 7
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 25
# FSMs                                                 : 44

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pcie_7x_v1_11_pipe_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch fsm_rx hinder the constant cleaning in the block pcie_7x_v1_11_pipe_sync.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <address_gen_reg_0> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_1> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_2> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_3> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_4> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_5> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_6> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_7> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_8> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_9> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_10> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_11> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_12> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_13> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_14> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_15> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_16> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_17> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_18> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_19> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_20> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_21> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_22> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_23> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_24> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_25> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_26> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_27> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_28> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_29> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_30> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_gen_reg_31> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_0> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_1> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_2> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_3> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_4> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_5> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_6> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_7> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_8> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_9> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_10> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_11> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_12> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_13> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_14> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_15> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_16> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_17> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_18> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_19> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_20> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_21> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_22> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_23> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_24> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_25> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_26> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_27> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_28> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_29> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_30> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <packet_size_reg_31> (without init value) has a constant value of 0 in block <pcie_app_7x>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <bridge_reset_int> in Unit <pcie_7x_v1_11> is equivalent to the following FF/Latch, which will be removed : <user_reset_int> 
INFO:Xst:2261 - The FF/Latch <bridge_reset_d> in Unit <pcie_7x_v1_11> is equivalent to the following FF/Latch, which will be removed : <user_reset_out> 
WARNING:Xst:2677 - Node <par_trigger_uut/idct_d1> of sequential type is unconnected in block <pcie_app_7x>.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_1> on signal <fsm[1:11]> with One-Hot encoding.
----------------------
 State | Encoding
----------------------
 00010 | 00000000001
 00000 | 00000000010
 00001 | 00000000100
 00101 | 00000001000
 00011 | unreached
 00100 | unreached
 00111 | 00000010000
 00110 | 00000100000
 01100 | 00001000000
 01000 | unreached
 01001 | unreached
 01010 | unreached
 01011 | unreached
 01101 | 00010000000
 01110 | 00100000000
 01111 | 01000000000
 10000 | 10000000000
----------------------
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_2> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_2> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/FSM_2> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_2> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/FSM_2> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/FSM_2> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/FSM_2> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/FSM_2> on signal <fsm_tx[1:7]> with One-Hot encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 0000001
 000001 | 0000010
 000010 | 0000100
 000100 | 0001000
 001000 | 0010000
 010000 | 0100000
 100000 | 1000000
--------------------
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:7]> with One-Hot encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 0000001
 000001 | 0000010
 000010 | 0000100
 000100 | 0001000
 001000 | 0010000
 010000 | 0100000
 100000 | 1000000
--------------------
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:7]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:7]> with One-Hot encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 0000001
 000001 | 0000010
 000010 | 0000100
 000100 | 0001000
 001000 | 0010000
 010000 | 0100000
 100000 | 1000000
--------------------
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:5]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:5]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:5]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:5]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:5]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:5]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:5]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:5]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00001
 0001  | 00010
 0010  | 00100
 0100  | 01000
 1000  | 10000
-------------------
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/FSM_6> on signal <fsm[1:9]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/FSM_6> on signal <fsm[1:9]> with One-Hot encoding.
------------------------
 State     | Encoding
------------------------
 000000001 | 000000001
 000000010 | 000000010
 000000100 | 000000100
 000001000 | 000001000
 000010000 | 000010000
 000100000 | 000100000
 001000000 | 001000000
 010000000 | 010000000
 100000000 | 100000000
------------------------
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:6]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:6]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:6]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:6]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:6]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:6]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:6]> with One-Hot encoding.
Optimizing FSM <pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:6]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000001
 00000 | 000010
 00100 | 000100
 00010 | 001000
 10000 | 010000
 01000 | 100000
-------------------
Optimizing FSM <app/PAR_Controller_inst/FSM_7> on signal <icap_state_reg[1:6]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000001
 s1    | 000010
 s2    | 000100
 s3    | 010000
 s4    | 100000
 s5    | 001000
-------------------
WARNING:Xst:2716 - In unit pcie_7x_v1_11_pipe_reset, both signals RST_RXPMARESETDONE[7]_GND_232_o_mux_2_OUT<0> and RST_RXPMARESETDONE[7]_GND_232_o_mux_2_OUT<1> have a KEEP attribute, signal RST_RXPMARESETDONE[7]_GND_232_o_mux_2_OUT<1> will be lost.
WARNING:Xst:1293 - FF/Latch <sysclksel_1> has a constant value of 0 in block <pcie_7x_v1_11_pipe_rate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rate_out_1> has a constant value of 0 in block <pcie_7x_v1_11_pipe_rate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rate_out_2> has a constant value of 0 in block <pcie_7x_v1_11_pipe_rate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <txeq_preset_4> has a constant value of 0 in block <pcie_7x_v1_11_pipe_eq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txeq_preset_5> has a constant value of 0 in block <pcie_7x_v1_11_pipe_eq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txeq_preset_6> has a constant value of 0 in block <pcie_7x_v1_11_pipe_eq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txeq_preset_18> has a constant value of 0 in block <pcie_7x_v1_11_pipe_eq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tkeep_prev_0> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <tkeep_prev_1> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <tkeep_prev_2> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <tkeep_prev_3> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <tkeep_prev_4> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <tkeep_prev_5> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:2677 - Node <tkeep_prev_6> of sequential type is unconnected in block <pcie_7x_v1_11_axi_basic_tx_pipeline>.
WARNING:Xst:1293 - FF/Latch <m_axis_rx_tuser_xhdl1_9> has a constant value of 0 in block <pcie_7x_v1_11_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_10> has a constant value of 0 in block <pcie_7x_v1_11_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_11> has a constant value of 0 in block <pcie_7x_v1_11_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_12> has a constant value of 0 in block <pcie_7x_v1_11_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_13> has a constant value of 0 in block <pcie_7x_v1_11_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_15> has a constant value of 0 in block <pcie_7x_v1_11_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_16> has a constant value of 0 in block <pcie_7x_v1_11_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rxpmareset> in Unit <pcie_7x_v1_11_pipe_rate> is equivalent to the following FF/Latch, which will be removed : <txpmareset> 

Optimizing unit <xilinx_pcie_2_1_ep_7x> ...

Optimizing unit <pcie_7x_v1_11_pcie_brams_7x> ...

Optimizing unit <pcie_7x_v1_11_pcie_pipe_pipeline> ...

Optimizing unit <pcie_7x_v1_11_pcie_pipe_lane> ...

Optimizing unit <pcie_7x_v1_11> ...

Optimizing unit <pcie_7x_v1_11_gt_top> ...

Optimizing unit <pcie_7x_v1_11_pipe_wrapper> ...

Optimizing unit <pcie_7x_v1_11_qpll_reset> ...

Optimizing unit <pcie_7x_v1_11_pipe_rate> ...

Optimizing unit <pcie_7x_v1_11_pipe_drp> ...
WARNING:Xst:1293 - FF/Latch <load_cnt_1> has a constant value of 0 in block <pcie_7x_v1_11_pipe_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <load_cnt_1> has a constant value of 0 in block <pcie_7x_v1_11_pipe_drp>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pcie_7x_v1_11_pipe_reset> ...

Optimizing unit <pcie_7x_v1_11_pipe_user> ...

Optimizing unit <pcie_7x_v1_11_pipe_sync> ...

Optimizing unit <pcie_7x_v1_11_pipe_eq> ...

Optimizing unit <pcie_7x_v1_11_rxeq_scan> ...
WARNING:Xst:1293 - FF/Latch <new_txcoeff_1> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_3> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_4> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_5> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_6> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_7> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_8> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_9> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_10> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_11> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_12> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_13> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_14> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_15> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_16> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_17> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <new_txcoeff_1> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_3> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_4> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_5> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_6> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_7> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_8> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_9> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_10> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_11> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_12> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_13> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_14> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_15> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_16> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_17> has a constant value of 0 in block <pcie_7x_v1_11_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pcie_7x_v1_11_qpll_drp> ...
WARNING:Xst:1293 - FF/Latch <fsm_FSM_FFd2> has a constant value of 0 in block <pcie_7x_v1_11_qpll_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fsm_FSM_FFd1> has a constant value of 0 in block <pcie_7x_v1_11_qpll_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit pcie_7x_v1_11_qpll_drp Conflict on KEEP property on signal fsm_FSM_FFd2 and fsm_FSM_FFd1 fsm_FSM_FFd1 signal will be lost.

Optimizing unit <pcie_7x_v1_11_gt_rx_valid_filter_7x> ...

Optimizing unit <pcie_7x_v1_11_pcie_top> ...

Optimizing unit <pcie_7x_v1_11_axi_basic_tx_pipeline> ...

Optimizing unit <pcie_7x_v1_11_axi_basic_rx_pipeline> ...

Optimizing unit <pcie_7x_v1_11_axi_basic_rx_null_gen> ...

Optimizing unit <pcie_7x_v1_11_pcie_pipe_misc> ...

Optimizing unit <pcie_app_7x> ...

Optimizing unit <PAR_Controller> ...

Optimizing unit <pcie_7x_v1_11_pipe_clock> ...
WARNING:Xst:1426 - The value init of the FF/Latch pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_3 hinder the constant cleaning in the block xilinx_pcie_2_1_ep_7x.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_2 hinder the constant cleaning in the block xilinx_pcie_2_1_ep_7x.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_1 hinder the constant cleaning in the block xilinx_pcie_2_1_ep_7x.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_0 hinder the constant cleaning in the block xilinx_pcie_2_1_ep_7x.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/txdlyen> has a constant value of 0 in block <xilinx_pcie_2_1_ep_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/txdlyen> has a constant value of 0 in block <xilinx_pcie_2_1_ep_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/txdlyen> has a constant value of 0 in block <xilinx_pcie_2_1_ep_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/txdlyen> has a constant value of 0 in block <xilinx_pcie_2_1_ep_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txdlyen> has a constant value of 0 in block <xilinx_pcie_2_1_ep_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/txdlyen> has a constant value of 0 in block <xilinx_pcie_2_1_ep_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txdlyen> has a constant value of 0 in block <xilinx_pcie_2_1_ep_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_20> has a constant value of 0 in block <xilinx_pcie_2_1_ep_7x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/fsm_rx> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/fsm_rx> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/fsm_rx> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/fsm_rx> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/fsm_rx> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/fsm_rx> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/fsm_rx> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_rx> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_17> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_16> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_15> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_14> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_13> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_12> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_11> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_10> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_9> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_8> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_7> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_6> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_5> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_4> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_3> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_1> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_17> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_16> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_15> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_14> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_13> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_12> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_11> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_10> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_9> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_8> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_7> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_6> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_5> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_4> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_3> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_1> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_17> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_16> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_15> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_14> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_13> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_12> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_11> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_10> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_9> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_8> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_7> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_6> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_5> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_4> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_3> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_1> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_17> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_16> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_15> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_14> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_13> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_12> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_11> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_10> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_9> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_8> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_7> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_6> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_5> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_4> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_3> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_1> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_17> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_16> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_15> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_14> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_13> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_12> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_11> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_10> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_9> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_8> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_7> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_6> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_5> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_4> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_3> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_1> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_17> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_16> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_15> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_14> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_13> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_12> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_11> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_10> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_9> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_8> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_7> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_6> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_5> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_4> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_3> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_1> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_17> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_16> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_15> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_14> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_13> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_12> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_11> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_10> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_9> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_8> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_7> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_6> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_5> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_4> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_3> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_1> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_done> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_17> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_16> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_15> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_14> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_13> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_12> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_11> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_10> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_9> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_8> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_7> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_6> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_5> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_4> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_3> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_1> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_2> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_0> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <pcie_7x_v1_11_i/pcie_top_i/pcie_pipe_pipeline_i/pipe_misc_i/pipe_tx_reset_q> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <app/PAR_Controller_inst/icap_cnt_reg_26> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:2677 - Node <app/PAR_Controller_inst/done_reg> of sequential type is unconnected in block <xilinx_pcie_2_1_ep_7x>.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_RXSYNC_DONE_GND_235_o_MUX_462_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_RXPMARESETDONE_GND_235_o_MUX_454_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_RATE_IN[1]_GND_235_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_RATE[1]_GND_237_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_RXSYNCDONE_GND_236_o_MUX_522_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_RXSYNC_DONEM_IN_GND_236_o_MUX_521_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXSYNCDONE_GND_236_o_MUX_516_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_EN_GND_238_o_MUX_585_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_MODE_GND_238_o_MUX_604_o signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_USER_TXCOEFF[17]_GND_238_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_TXPRESET[3]_GND_238_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_LFFS[5]_GND_238_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_PRESET[2]_GND_238_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_RXEQ_CONTROL[1]_GND_238_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_PRESET[3]_GND_238_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_CONTROL[1]_GND_238_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal N1 and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xilinx_pcie_2_1_ep_7x Conflict on KEEP property on signal pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> and pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_238_o_mux_3_OUT<0> signal will be lost.
WARNING:Xst:1293 - FF/Latch <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_11> has a constant value of 0 in block <xilinx_pcie_2_1_ep_7x>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tuser_3> in Unit <xilinx_pcie_2_1_ep_7x> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tuser_2> <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tuser_1> <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/reg_tuser_0> 
INFO:Xst:2261 - The FF/Latch <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_cnt_0> in Unit <xilinx_pcie_2_1_ep_7x> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/oobclk_cnt_0> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/oobclk_cnt_0> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/oobclk_cnt_0> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt_0> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_cnt_0> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_cnt_0> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt_0> 
INFO:Xst:2261 - The FF/Latch <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/oobclk_cnt_1> in Unit <xilinx_pcie_2_1_ep_7x> is equivalent to the following 7 FFs/Latches, which will be removed : <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/oobclk_cnt_1> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/oobclk_cnt_1> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/oobclk_cnt_1> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt_1> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/oobclk_cnt_1> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/oobclk_cnt_1> <pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_cnt_1> 
INFO:Xst:2261 - The FF/Latch <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_3> in Unit <xilinx_pcie_2_1_ep_7x> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_2> <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_1> <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_0> 
INFO:Xst:2261 - The FF/Latch <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_7> in Unit <xilinx_pcie_2_1_ep_7x> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_6> <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_5> <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tkeep_4> 
INFO:Xst:2261 - The FF/Latch <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tuser_prev_3> in Unit <xilinx_pcie_2_1_ep_7x> is equivalent to the following 3 FFs/Latches, which will be removed : <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tuser_prev_2> <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tuser_prev_1> <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/tuser_prev_0> 
INFO:Xst:2261 - The FF/Latch <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_21> in Unit <xilinx_pcie_2_1_ep_7x> is equivalent to the following FF/Latch, which will be removed : <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/reg_tlast> 
INFO:Xst:2261 - The FF/Latch <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_18> in Unit <xilinx_pcie_2_1_ep_7x> is equivalent to the following FF/Latch, which will be removed : <pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_xhdl1_17> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xilinx_pcie_2_1_ep_7x, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6444
 Flip-Flops                                            : 6444

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : xilinx_pcie_2_1_ep_7x.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8598
#      GND                         : 48
#      INV                         : 78
#      LUT1                        : 299
#      LUT2                        : 2515
#      LUT3                        : 556
#      LUT4                        : 729
#      LUT5                        : 941
#      LUT6                        : 2324
#      MUXCY                       : 406
#      MUXCY_L                     : 105
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 51
#      MUXF8                       : 2
#      VCC                         : 48
#      XORCY                       : 493
# FlipFlops/Latches                : 9833
#      FD                          : 5814
#      FDC                         : 278
#      FDCE                        : 629
#      FDE                         : 152
#      FDP                         : 104
#      FDR                         : 1988
#      FDRE                        : 767
#      FDS                         : 72
#      FDSE                        : 2
#      LD                          : 26
#      LDC                         : 1
# RAMS                             : 68
#      RAMB18E1                    : 10
#      RAMB36E1                    : 58
# Shift Registers                  : 1534
#      SRL16                       : 1500
#      SRL16E                      : 1
#      SRLC16E                     : 4
#      SRLC32E                     : 29
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGCTRL                    : 1
# IO Buffers                       : 82
#      IBUF                        : 35
#      IBUFDS_GTE2                 : 1
#      OBUF                        : 46
# GigabitIOs                       : 10
#      GTXE2_CHANNEL               : 8
#      GTXE2_COMMON                : 2
# Others                           : 33
#      BSCANE2                     : 1
#      CFGLUT5                     : 28
#      ICAPE2                      : 1
#      MMCME2_ADV                  : 1
#      PCIE_2_1                    : 1
#      rm                          : 1

Device utilization summary:
---------------------------

Selected Device : 7k70tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            9807  out of  82000    11%  
 Number of Slice LUTs:                 8976  out of  41000    21%  
    Number used as Logic:              7442  out of  41000    18%  
    Number used as Memory:             1534  out of  13400    11%  
       Number used as SRL:             1534

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11864
   Number with an unused Flip Flop:    2057  out of  11864    17%  
   Number with an unused LUT:          2888  out of  11864    24%  
   Number of fully used LUT-FF pairs:  6919  out of  11864    58%  
   Number of unique control sets:       161

IO Utilization: 
 Number of IOs:                          81
 Number of bonded IOBs:                  81  out of    300    27%  
    IOB Flip Flops/Latches:              26

Specific Feature Utilization:
 Number of Block RAM/FIFO:               63  out of    135    46%  
    Number using Block RAM only:         63
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                   | Clock buffer(FF name)                                                                                                                                                                                                                                                                                                                            | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
ext_clk.pipe_clock_i/userclk2                                                                                                                                                  | BUFG                                                                                                                                                                                                                                                                                                                                             | 5987  |
ext_clk.pipe_clock_i/clk_125mhz                                                                                                                                                | BUFGCTRL                                                                                                                                                                                                                                                                                                                                         | 5227  |
ext_clk.pipe_clock_i/userclk1                                                                                                                                                  | BUFG                                                                                                                                                                                                                                                                                                                                             | 16    |
app/inst_clk_div/cnt_reg_3                                                                                                                                                     | BUFG                                                                                                                                                                                                                                                                                                                                             | 39    |
app/PAR_Controller_inst/icap_state_reg[2]_PWR_70_o_Mux_46_o(app/PAR_Controller_inst/icap_state_reg__n0179<3>1:O)                                                               | BUFG(*)(app/PAR_Controller_inst/bpi_addr_0)                                                                                                                                                                                                                                                                                                      | 26    |
app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                          | BUFG                                                                                                                                                                                                                                                                                                                                             | 180   |
app/debug_icon/CONTROL0<13>(app/debug_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                     | NONE(*)(app/debug_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                       | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36)| 1     |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/N0| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36)| 1     |
app/debug_icon/U0/iUPDATE_OUT                                                                                                                                                  | NONE(app/debug_icon/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                                                                                                                                                       | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                  | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
app/debug_ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR_glue_set(app/debug_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                           | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 252   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36)| 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/XST_GND:G) | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36)| 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
N1(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                           | NONE(pcie_7x_v1_11_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/Mram_index[2]_GND_240_o_wide_mux_37_OUT)                                                                                                                                                                                                              | 52    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.067ns (Maximum Frequency: 197.359MHz)
   Minimum input arrival time before clock: 3.248ns
   Maximum output required time after clock: 2.384ns
   Maximum combinational path delay: 1.893ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ext_clk.pipe_clock_i/userclk2'
  Clock period: 4.368ns (frequency: 228.938MHz)
  Total number of paths / destination ports: 25349 / 8536
-------------------------------------------------------------------------
Delay:               4.368ns (Levels of Logic = 12)
  Source:            pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_0 (FF)
  Destination:       pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4 (FF)
  Source Clock:      ext_clk.pipe_clock_i/userclk2 rising
  Destination Clock: ext_clk.pipe_clock_i/userclk2 rising

  Data Path: pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_0 to pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.282   0.655  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_0 (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_xhdl0_0)
     LUT4:I0->O            1   0.053   0.000  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut<0> (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut<0>)
     MUXCY:S->O            1   0.291   0.000  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<0> (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<1> (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<2> (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<3> (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<4> (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<4>)
     XORCY:CI->O           1   0.320   0.485  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<5> (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/new_pkt_len<5>)
     LUT6:I4->O            2   0.053   0.608  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter81 (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/pkt_len_counter<5>)
     LUT3:I0->O            1   0.053   0.485  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF<1>22 (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF<1>22)
     LUT6:I4->O            5   0.053   0.440  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF<1>23 (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/NULL_IS_EOF<1>2)
     LUT3:I2->O            1   0.053   0.413  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_null_gen_inst/null_rx_tlast_xhdl011 (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/null_rdst_rdy)
     LUT6:I5->O            1   0.053   0.000  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4_glue_set (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4_glue_set)
     FDR:D                     0.011          pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/trn_rdst_rdy_xhdl4
    ----------------------------------------
    Total                      4.368ns (1.282ns logic, 3.086ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ext_clk.pipe_clock_i/clk_125mhz'
  Clock period: 3.800ns (frequency: 263.158MHz)
  Total number of paths / destination ports: 44762 / 7310
-------------------------------------------------------------------------
Delay:               3.800ns (Levels of Logic = 6)
  Source:            pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2 (FF)
  Destination:       pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6 (FF)
  Source Clock:      ext_clk.pipe_clock_i/clk_125mhz rising
  Destination Clock: ext_clk.pipe_clock_i/clk_125mhz rising

  Data Path: pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2 to pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.282   0.491  pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2 (pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_2)
     LUT2:I0->O            1   0.053   0.485  pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In11_SW0 (N624)
     LUT6:I4->O            5   0.053   0.440  pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In11 (pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In11)
     LUT6:I5->O            1   0.053   0.725  pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In12 (pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In1)
     LUT6:I1->O            1   0.053   0.413  pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In3 (pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In4)
     LUT6:I5->O            1   0.053   0.635  pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In4 (pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In5)
     LUT6:I2->O            1   0.053   0.000  pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In5 (pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6-In)
     FDS:D                     0.011          pcie_7x_v1_11_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_FSM_FFd6
    ----------------------------------------
    Total                      3.800ns (0.611ns logic, 3.189ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'app/inst_clk_div/cnt_reg_3'
  Clock period: 2.709ns (frequency: 369.140MHz)
  Total number of paths / destination ports: 818 / 98
-------------------------------------------------------------------------
Delay:               2.709ns (Levels of Logic = 2)
  Source:            app/PAR_Controller_inst/icap_state_reg_FSM_FFd1 (FF)
  Destination:       app/PAR_Controller_inst/page_cnt_reg_3 (FF)
  Source Clock:      app/inst_clk_div/cnt_reg_3 rising
  Destination Clock: app/inst_clk_div/cnt_reg_3 rising

  Data Path: app/PAR_Controller_inst/icap_state_reg_FSM_FFd1 to app/PAR_Controller_inst/page_cnt_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.282   0.819  app/PAR_Controller_inst/icap_state_reg_FSM_FFd1 (app/PAR_Controller_inst/icap_state_reg_FSM_FFd1)
     LUT6:I0->O            4   0.053   0.745  app/PAR_Controller_inst/icap_state_reg__n0179<1>41 (bpi_advn_OBUF)
     LUT5:I0->O            6   0.053   0.432  app/PAR_Controller_inst/icap_state_reg__n0179<1>2 (app/PAR_Controller_inst/icap_csib)
     FDCE:CLR                  0.325          app/PAR_Controller_inst/page_cnt_reg_0
    ----------------------------------------
    Total                      2.709ns (0.713ns logic, 1.996ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 5.067ns (frequency: 197.359MHz)
  Total number of paths / destination ports: 3353 / 295
-------------------------------------------------------------------------
Delay:               5.067ns (Levels of Logic = 8)
  Source:            app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:       app/debug_icon/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to app/debug_icon/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           189   0.282   0.926  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>)
     LUT6:I0->O            1   0.053   0.635  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2229 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_2229)
     LUT6:I2->O            1   0.053   0.635  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_178 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_178)
     LUT6:I2->O            1   0.053   0.635  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_122 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_122)
     LUT6:I2->O            1   0.053   0.602  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_7 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O_7)
     LUT5:I2->O            1   0.053   0.485  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<9>1 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.053   0.485  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'app/debug_ila:CONTROL<3>'
     begin scope: 'app/debug_icon:CONTROL0<3>'
     LUT6:I4->O            1   0.053   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.011          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      5.067ns (0.664ns logic, 4.403ns route)
                                       (13.1% logic, 86.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'app/debug_icon/U0/iUPDATE_OUT'
  Clock period: 1.172ns (frequency: 853.242MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.172ns (Levels of Logic = 1)
  Source:            app/debug_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       app/debug_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      app/debug_icon/U0/iUPDATE_OUT rising
  Destination Clock: app/debug_icon/U0/iUPDATE_OUT rising

  Data Path: app/debug_icon/U0/U_ICON/U_iDATA_CMD to app/debug_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.282   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.067   0.399  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.011          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.172ns (0.360ns logic, 0.812ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ext_clk.pipe_clock_i/userclk2'
  Total number of paths / destination ports: 800 / 728
-------------------------------------------------------------------------
Offset:              2.558ns (Levels of Logic = 4)
  Source:            app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       app/debug_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: ext_clk.pipe_clock_i/userclk2 rising

  Data Path: app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to app/debug_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.427  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.053   0.788  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.053   0.440  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE (CONTROL0<13>)
     end scope: 'app/debug_icon:CONTROL0<13>'
     begin scope: 'app/debug_ila:CONTROL<13>'
     LUT2:I1->O            4   0.053   0.419  U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.325          U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.558ns (0.484ns logic, 2.074ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ext_clk.pipe_clock_i/clk_125mhz'
  Total number of paths / destination ports: 223 / 223
-------------------------------------------------------------------------
Offset:              1.349ns (Levels of Logic = 1)
  Source:            ext_clk.pipe_clock_i/mmcm_i:LOCKED (PAD)
  Destination:       pcie_7x_v1_11_i/gt_top_i/reg_clock_locked (FF)
  Destination Clock: ext_clk.pipe_clock_i/clk_125mhz rising

  Data Path: ext_clk.pipe_clock_i/mmcm_i:LOCKED to pcie_7x_v1_11_i/gt_top_i/reg_clock_locked
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED     19   0.000   0.518  ext_clk.pipe_clock_i/mmcm_i (PIPE_MMCM_LOCK_IN)
     INV:I->O              7   0.067   0.439  pcie_7x_v1_11_i/gt_top_i/clock_locked_inv1_INV_0 (pcie_7x_v1_11_i/gt_top_i/clock_locked_inv)
     FDC:CLR                   0.325          pcie_7x_v1_11_i/gt_top_i/pl_ltssm_state_q_0
    ----------------------------------------
    Total                      1.349ns (0.392ns logic, 0.957ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ext_clk.pipe_clock_i/userclk1'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
Offset:              1.023ns (Levels of Logic = 0)
  Source:            pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i:MIMTXWDATA68 (PAD)
  Destination:       pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination Clock: ext_clk.pipe_clock_i/userclk1 rising

  Data Path: pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i:MIMTXWDATA68 to pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_2_1:MIMTXWDATA68    1   0.000   0.399  pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i (pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/mim_tx_wdata<68>)
     RAMB36E1:DIADI5           0.624          pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------
    Total                      1.023ns (0.624ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'app/inst_clk_div/cnt_reg_3'
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Offset:              2.799ns (Levels of Logic = 5)
  Source:            app/PAR_Controller_inst/ICAPE2_inst:O1 (PAD)
  Destination:       app/PAR_Controller_inst/icap_state_reg_FSM_FFd5 (FF)
  Destination Clock: app/inst_clk_div/cnt_reg_3 rising

  Data Path: app/PAR_Controller_inst/ICAPE2_inst:O1 to app/PAR_Controller_inst/icap_state_reg_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ICAPE2:O1              1   0.000   0.485  app/PAR_Controller_inst/ICAPE2_inst (app/PAR_Controller_inst/icap_output<1>)
     LUT2:I0->O            1   0.053   0.635  app/PAR_Controller_inst/icap_state_reg__n0168_inv1_SW0 (N666)
     LUT6:I2->O            3   0.053   0.499  app/PAR_Controller_inst/icap_state_reg__n0168_inv1 (app/PAR_Controller_inst/icap_state_reg__n0168_inv1)
     LUT3:I1->O            2   0.053   0.419  app/PAR_Controller_inst/icap_state_reg_FSM_FFd5-In11 (app/PAR_Controller_inst/icap_state_reg_FSM_FFd5-In1)
     LUT6:I5->O            1   0.053   0.485  app/PAR_Controller_inst/icap_state_reg_FSM_FFd5-In1 (app/PAR_Controller_inst/icap_state_reg_FSM_FFd5-In2)
     LUT4:I2->O            1   0.053   0.000  app/PAR_Controller_inst/icap_state_reg_FSM_FFd5-In3 (app/PAR_Controller_inst/icap_state_reg_FSM_FFd5-In)
     FD:D                      0.011          app/PAR_Controller_inst/icap_state_reg_FSM_FFd5
    ----------------------------------------
    Total                      2.799ns (0.276ns logic, 2.523ns route)
                                       (9.9% logic, 90.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 186 / 175
-------------------------------------------------------------------------
Offset:              3.248ns (Levels of Logic = 5)
  Source:            app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[9].U_FDRE (FF)
  Destination Clock: app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[9].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.427  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.053   0.788  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           23   0.053   0.625  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (CONTROL0<14>)
     end scope: 'app/debug_icon:CONTROL0<14>'
     begin scope: 'app/debug_ila:CONTROL<14>'
     LUT2:I0->O            1   0.053   0.413  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_OR_RST_RD_ROW_WIDE (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide_rst)
     LUT2:I1->O           10   0.053   0.458  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst)
     FDRE:R                    0.325          U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[9].U_FDRE
    ----------------------------------------
    Total                      3.248ns (0.537ns logic, 2.711ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'app/debug_icon/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.196ns (Levels of Logic = 1)
  Source:            app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       app/debug_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: app/debug_icon/U0/iUPDATE_OUT rising

  Data Path: app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to app/debug_icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SEL            2   0.000   0.405  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.067   0.399  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.325          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.196ns (0.392ns logic, 0.804ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'app/PAR_Controller_inst/icap_state_reg[2]_PWR_70_o_Mux_46_o'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              0.788ns (Levels of Logic = 1)
  Source:            app/PAR_Controller_inst/bpi_addr_25 (LATCH)
  Destination:       bpi_addr<25> (PAD)
  Source Clock:      app/PAR_Controller_inst/icap_state_reg[2]_PWR_70_o_Mux_46_o falling

  Data Path: app/PAR_Controller_inst/bpi_addr_25 to bpi_addr<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.389   0.399  app/PAR_Controller_inst/bpi_addr_25 (app/PAR_Controller_inst/bpi_addr_25)
     OBUF:I->O                 0.000          bpi_addr_25_OBUF (bpi_addr<25>)
    ----------------------------------------
    Total                      0.788ns (0.389ns logic, 0.399ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'app/inst_clk_div/cnt_reg_3'
  Total number of paths / destination ports: 42 / 5
-------------------------------------------------------------------------
Offset:              2.384ns (Levels of Logic = 2)
  Source:            app/PAR_Controller_inst/icap_state_reg_FSM_FFd1 (FF)
  Destination:       app/PAR_Controller_inst/ICAPE2_inst:RDWRB (PAD)
  Source Clock:      app/inst_clk_div/cnt_reg_3 rising

  Data Path: app/PAR_Controller_inst/icap_state_reg_FSM_FFd1 to app/PAR_Controller_inst/ICAPE2_inst:RDWRB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.282   0.819  app/PAR_Controller_inst/icap_state_reg_FSM_FFd1 (app/PAR_Controller_inst/icap_state_reg_FSM_FFd1)
     LUT6:I0->O            4   0.053   0.745  app/PAR_Controller_inst/icap_state_reg__n0179<1>41 (bpi_advn_OBUF)
     LUT5:I0->O            6   0.053   0.432  app/PAR_Controller_inst/icap_state_reg__n0179<1>2 (app/PAR_Controller_inst/icap_csib)
    ICAPE2:CSIB                0.000          app/PAR_Controller_inst/ICAPE2_inst
    ----------------------------------------
    Total                      2.384ns (0.388ns logic, 1.996ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ext_clk.pipe_clock_i/userclk2'
  Total number of paths / destination ports: 431 / 430
-------------------------------------------------------------------------
Offset:              1.225ns (Levels of Logic = 1)
  Source:            pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/trn_in_packet (FF)
  Destination:       pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i:TRNTSOF (PAD)
  Source Clock:      ext_clk.pipe_clock_i/userclk2 rising

  Data Path: pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/trn_in_packet to pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i:TRNTSOF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.282   0.491  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/trn_in_packet (pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/trn_in_packet)
     LUT2:I0->O            1   0.053   0.399  pcie_7x_v1_11_i/pcie_top_i/axi_basic_top_i/tx_inst/tx_pipeline_inst/trn_tsof_xhdl21 (pcie_7x_v1_11_i/pcie_top_i/trn_tsof)
    PCIE_2_1:TRNTSOF           0.000          pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------
    Total                      1.225ns (0.335ns logic, 0.890ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ext_clk.pipe_clock_i/clk_125mhz'
  Total number of paths / destination ports: 201 / 201
-------------------------------------------------------------------------
Offset:              1.009ns (Levels of Logic = 1)
  Source:            pcie_7x_v1_11_i/gt_top_i/phy_rdy_n_int (FF)
  Destination:       pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i:SYSRSTN (PAD)
  Source Clock:      ext_clk.pipe_clock_i/clk_125mhz rising

  Data Path: pcie_7x_v1_11_i/gt_top_i/phy_rdy_n_int to pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i:SYSRSTN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            639   0.282   0.660  pcie_7x_v1_11_i/gt_top_i/phy_rdy_n_int (pcie_7x_v1_11_i/gt_top_i/phy_rdy_n_int)
     INV:I->O              0   0.067   0.000  pcie_7x_v1_11_i/pcie_top_i/phy_rdy1_INV_0 (pcie_7x_v1_11_i/pcie_top_i/phy_rdy)
    PCIE_2_1:SYSRSTN           0.000          pcie_7x_v1_11_i/pcie_top_i/pcie_7x_i/pcie_block_i
    ----------------------------------------
    Total                      1.009ns (0.349ns logic, 0.660ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 310 / 30
-------------------------------------------------------------------------
Offset:              2.345ns (Levels of Logic = 3)
  Source:            app/debug_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       app/debug_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[6].I_NO_RPM.U_SRLA:CE (PAD)
  Source Clock:      app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: app/debug_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to app/debug_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[6].I_NO_RPM.U_SRLA:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.282   0.747  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.053   0.638  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O          128   0.053   0.573  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'app/debug_icon:CONTROL0<20>'
     begin scope: 'app/debug_ila:CONTROL<20>'
    CFGLUT5:CE                 0.000          U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLD
    ----------------------------------------
    Total                      2.345ns (0.388ns logic, 1.957ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Delay:               1.893ns (Levels of Logic = 3)
  Source:            app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       app/debug_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[6].I_NO_RPM.U_SRLA:CE (PAD)

  Data Path: app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to app/debug_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[6].I_NO_RPM.U_SRLA:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.427  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.053   0.788  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O          128   0.053   0.573  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'app/debug_icon:CONTROL0<20>'
     begin scope: 'app/debug_ila:CONTROL<20>'
    CFGLUT5:CE                 0.000          U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_VARX.U_match/I_SRL32.U_VARX_SRL32/U_G/I_TW_GTE16.F_TW[0].I_NO_RPM.U_SRLD
    ----------------------------------------
    Total                      1.893ns (0.106ns logic, 1.787ns route)
                                       (5.6% logic, 94.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock app/PAR_Controller_inst/icap_state_reg[2]_PWR_70_o_Mux_46_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
app/inst_clk_div/cnt_reg_3   |         |         |    1.947|         |
ext_clk.pipe_clock_i/userclk2|         |         |    1.943|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock app/debug_icon/CONTROL0<13>
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
ext_clk.pipe_clock_i/userclk2|         |         |    1.125|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
app/debug_icon/CONTROL0<13>                                                                                                                                                    |         |    3.417|         |         |
app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                          |    5.067|         |         |         |
app/debug_icon/U0/iUPDATE_OUT                                                                                                                                                  |    1.532|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 |    6.013|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0|    6.424|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0|    6.202|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0|    6.424|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0|    6.391|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0|    6.358|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0|    6.202|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0|    6.352|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N0|    6.319|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N0|    6.202|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N0|    6.274|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 |    6.085|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N0|    6.424|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N0|    6.358|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N0|    6.424|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N0|    6.574|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N0|    6.541|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N0|    6.319|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N0|    6.391|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N0|    6.541|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N0|    6.508|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N0|    6.013|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 |    6.235|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N0|    6.163|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N0|    6.130|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N0|    6.013|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N0|    6.085|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N0|    6.235|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N0|    6.202|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/N0|    6.235|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/N0|    6.385|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/N0|    6.352|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/N0|    6.286|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 |    6.202|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/N0|    6.202|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/N0|    6.352|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 |    6.157|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 |    6.307|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 |    6.274|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 |    6.235|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 |    6.307|         |         |         |
app/debug_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 |    6.457|         |         |         |
ext_clk.pipe_clock_i/userclk2                                                                                                                                                  |    3.017|         |         |         |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock app/debug_icon/U0/iUPDATE_OUT
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
app/debug_icon/U0/iUPDATE_OUT|    1.172|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock app/inst_clk_div/cnt_reg_3
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
app/inst_clk_div/cnt_reg_3   |    2.709|         |         |         |
ext_clk.pipe_clock_i/userclk2|    6.231|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ext_clk.pipe_clock_i/clk_125mhz
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
ext_clk.pipe_clock_i/clk_125mhz|    3.800|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ext_clk.pipe_clock_i/userclk2
-----------------------------------------------------+---------+---------+---------+---------+
                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------+---------+---------+---------+---------+
app/debug_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.010|         |         |         |
ext_clk.pipe_clock_i/userclk2                        |    4.368|         |         |         |
-----------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 66.00 secs
Total CPU time to Xst completion: 65.29 secs
 
--> 

Total memory usage is 367192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1207 (   0 filtered)
Number of infos    :  390 (   0 filtered)

