
../repos/sgerbino-table-2fdd8d0/bin/table_memtest:     file format elf32-littlearm


Disassembly of section .init:

00011ab8 <.init>:
   11ab8:	push	{r3, lr}
   11abc:	bl	11bc8 <_start@@Base+0x3c>
   11ac0:	pop	{r3, pc}

Disassembly of section .plt:

00011ac4 <raise@plt-0x14>:
   11ac4:	push	{lr}		; (str lr, [sp, #-4]!)
   11ac8:	ldr	lr, [pc, #4]	; 11ad4 <raise@plt-0x4>
   11acc:	add	lr, pc, lr
   11ad0:	ldr	pc, [lr, #8]!
   11ad4:	andeq	r4, r1, ip, lsr #10

00011ad8 <raise@plt>:
   11ad8:	add	ip, pc, #0, 12
   11adc:	add	ip, ip, #20, 20	; 0x14000
   11ae0:	ldr	pc, [ip, #1324]!	; 0x52c

00011ae4 <strcmp@plt>:
   11ae4:	add	ip, pc, #0, 12
   11ae8:	add	ip, ip, #20, 20	; 0x14000
   11aec:	ldr	pc, [ip, #1316]!	; 0x524

00011af0 <free@plt>:
   11af0:	add	ip, pc, #0, 12
   11af4:	add	ip, ip, #20, 20	; 0x14000
   11af8:	ldr	pc, [ip, #1308]!	; 0x51c

00011afc <time@plt>:
   11afc:	add	ip, pc, #0, 12
   11b00:	add	ip, ip, #20, 20	; 0x14000
   11b04:	ldr	pc, [ip, #1300]!	; 0x514

00011b08 <realloc@plt>:
   11b08:	add	ip, pc, #0, 12
   11b0c:	add	ip, ip, #20, 20	; 0x14000
   11b10:	ldr	pc, [ip, #1292]!	; 0x50c

00011b14 <strcpy@plt>:
   11b14:	add	ip, pc, #0, 12
   11b18:	add	ip, ip, #20, 20	; 0x14000
   11b1c:	ldr	pc, [ip, #1284]!	; 0x504

00011b20 <malloc@plt>:
   11b20:	add	ip, pc, #0, 12
   11b24:	add	ip, ip, #20, 20	; 0x14000
   11b28:	ldr	pc, [ip, #1276]!	; 0x4fc

00011b2c <__libc_start_main@plt>:
   11b2c:	add	ip, pc, #0, 12
   11b30:	add	ip, ip, #20, 20	; 0x14000
   11b34:	ldr	pc, [ip, #1268]!	; 0x4f4

00011b38 <__gmon_start__@plt>:
   11b38:	add	ip, pc, #0, 12
   11b3c:	add	ip, ip, #20, 20	; 0x14000
   11b40:	ldr	pc, [ip, #1260]!	; 0x4ec

00011b44 <strlen@plt>:
   11b44:	add	ip, pc, #0, 12
   11b48:	add	ip, ip, #20, 20	; 0x14000
   11b4c:	ldr	pc, [ip, #1252]!	; 0x4e4

00011b50 <srand@plt>:
   11b50:	add	ip, pc, #0, 12
   11b54:	add	ip, ip, #20, 20	; 0x14000
   11b58:	ldr	pc, [ip, #1244]!	; 0x4dc

00011b5c <snprintf@plt>:
   11b5c:	add	ip, pc, #0, 12
   11b60:	add	ip, ip, #20, 20	; 0x14000
   11b64:	ldr	pc, [ip, #1236]!	; 0x4d4

00011b68 <__isoc99_sscanf@plt>:
   11b68:	add	ip, pc, #0, 12
   11b6c:	add	ip, ip, #20, 20	; 0x14000
   11b70:	ldr	pc, [ip, #1228]!	; 0x4cc

00011b74 <rand@plt>:
   11b74:	add	ip, pc, #0, 12
   11b78:	add	ip, ip, #20, 20	; 0x14000
   11b7c:	ldr	pc, [ip, #1220]!	; 0x4c4

00011b80 <abort@plt>:
   11b80:	add	ip, pc, #0, 12
   11b84:	add	ip, ip, #20, 20	; 0x14000
   11b88:	ldr	pc, [ip, #1212]!	; 0x4bc

Disassembly of section .text:

00011b8c <_start@@Base>:
   11b8c:	mov	fp, #0
   11b90:	mov	lr, #0
   11b94:	pop	{r1}		; (ldr r1, [sp], #4)
   11b98:	mov	r2, sp
   11b9c:	push	{r2}		; (str r2, [sp, #-4]!)
   11ba0:	push	{r0}		; (str r0, [sp, #-4]!)
   11ba4:	ldr	ip, [pc, #16]	; 11bbc <_start@@Base+0x30>
   11ba8:	push	{ip}		; (str ip, [sp, #-4]!)
   11bac:	ldr	r0, [pc, #12]	; 11bc0 <_start@@Base+0x34>
   11bb0:	ldr	r3, [pc, #12]	; 11bc4 <_start@@Base+0x38>
   11bb4:	bl	11b2c <__libc_start_main@plt>
   11bb8:	bl	11b80 <abort@plt>
   11bbc:	andeq	r4, r1, r8, lsl #30
   11bc0:	andeq	r1, r1, r8, asr #25
   11bc4:	andeq	r4, r1, r8, lsr #29
   11bc8:	ldr	r3, [pc, #20]	; 11be4 <_start@@Base+0x58>
   11bcc:	ldr	r2, [pc, #20]	; 11be8 <_start@@Base+0x5c>
   11bd0:	add	r3, pc, r3
   11bd4:	ldr	r2, [r3, r2]
   11bd8:	cmp	r2, #0
   11bdc:	bxeq	lr
   11be0:	b	11b38 <__gmon_start__@plt>
   11be4:	andeq	r4, r1, r8, lsr #8
   11be8:	andeq	r0, r0, r8, asr #32
   11bec:	ldr	r3, [pc, #28]	; 11c10 <_start@@Base+0x84>
   11bf0:	ldr	r0, [pc, #28]	; 11c14 <_start@@Base+0x88>
   11bf4:	sub	r3, r3, r0
   11bf8:	cmp	r3, #6
   11bfc:	bxls	lr
   11c00:	ldr	r3, [pc, #16]	; 11c18 <_start@@Base+0x8c>
   11c04:	cmp	r3, #0
   11c08:	bxeq	lr
   11c0c:	bx	r3
   11c10:	andeq	r6, r2, r7, asr r0
   11c14:	andeq	r6, r2, r4, asr r0
   11c18:	andeq	r0, r0, r0
   11c1c:	ldr	r1, [pc, #36]	; 11c48 <_start@@Base+0xbc>
   11c20:	ldr	r0, [pc, #36]	; 11c4c <_start@@Base+0xc0>
   11c24:	sub	r1, r1, r0
   11c28:	asr	r1, r1, #2
   11c2c:	add	r1, r1, r1, lsr #31
   11c30:	asrs	r1, r1, #1
   11c34:	bxeq	lr
   11c38:	ldr	r3, [pc, #16]	; 11c50 <_start@@Base+0xc4>
   11c3c:	cmp	r3, #0
   11c40:	bxeq	lr
   11c44:	bx	r3
   11c48:	andeq	r6, r2, r4, asr r0
   11c4c:	andeq	r6, r2, r4, asr r0
   11c50:	andeq	r0, r0, r0
   11c54:	push	{r4, lr}
   11c58:	ldr	r4, [pc, #24]	; 11c78 <_start@@Base+0xec>
   11c5c:	ldrb	r3, [r4]
   11c60:	cmp	r3, #0
   11c64:	popne	{r4, pc}
   11c68:	bl	11bec <_start@@Base+0x60>
   11c6c:	mov	r3, #1
   11c70:	strb	r3, [r4]
   11c74:	pop	{r4, pc}
   11c78:	andeq	r6, r2, r4, asr r0
   11c7c:	ldr	r0, [pc, #40]	; 11cac <_start@@Base+0x120>
   11c80:	ldr	r3, [r0]
   11c84:	cmp	r3, #0
   11c88:	bne	11c90 <_start@@Base+0x104>
   11c8c:	b	11c1c <_start@@Base+0x90>
   11c90:	ldr	r3, [pc, #24]	; 11cb0 <_start@@Base+0x124>
   11c94:	cmp	r3, #0
   11c98:	beq	11c8c <_start@@Base+0x100>
   11c9c:	push	{r4, lr}
   11ca0:	blx	r3
   11ca4:	pop	{r4, lr}
   11ca8:	b	11c1c <_start@@Base+0x90>
   11cac:	andeq	r5, r2, r4, lsl pc
   11cb0:	andeq	r0, r0, r0
   11cb4:	ldr	r1, [sp]
   11cb8:	ldr	r2, [r1]
   11cbc:	orr	r3, r2, r3
   11cc0:	str	r3, [r1]
   11cc4:	bx	lr

00011cc8 <main@@Base>:
   11cc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ccc:	sub	sp, sp, #28
   11cd0:	mov	r4, #0
   11cd4:	str	r4, [sp, #20]
   11cd8:	bl	11e3c <table_new@@Base>
   11cdc:	mov	r6, r0
   11ce0:	add	r0, sp, #16
   11ce4:	bl	11afc <time@plt>
   11ce8:	bl	11b50 <srand@plt>
   11cec:	mvn	r3, #0
   11cf0:	add	r2, sp, #20
   11cf4:	ldr	r1, [pc, #244]	; 11df0 <main@@Base+0x128>
   11cf8:	mov	r0, r6
   11cfc:	bl	1244c <table_register_callback@@Base>
   11d00:	mov	r5, r4
   11d04:	strh	r5, [sp, #12]
   11d08:	strb	r4, [sp, #12]
   11d0c:	mov	r2, r4
   11d10:	add	r1, sp, #12
   11d14:	mov	r0, r6
   11d18:	bl	127fc <table_add_column@@Base>
   11d1c:	add	r4, r4, #1
   11d20:	cmp	r4, #24
   11d24:	bne	11d04 <main@@Base+0x3c>
   11d28:	mov	r0, r6
   11d2c:	bl	12780 <table_get_column_length@@Base>
   11d30:	mov	r9, r0
   11d34:	mov	r8, #0
   11d38:	mov	sl, #64	; 0x40
   11d3c:	mov	fp, r8
   11d40:	b	11d58 <main@@Base+0x90>
   11d44:	mov	r0, r7
   11d48:	bl	11af0 <free@plt>
   11d4c:	add	r8, r8, #1
   11d50:	cmp	r8, #500	; 0x1f4
   11d54:	beq	11ddc <main@@Base+0x114>
   11d58:	mov	r0, sl
   11d5c:	bl	11b20 <malloc@plt>
   11d60:	mov	r7, r0
   11d64:	sub	r4, r0, #1
   11d68:	add	r5, r0, #62	; 0x3e
   11d6c:	bl	11b74 <rand@plt>
   11d70:	asr	r3, r0, #31
   11d74:	lsr	r3, r3, #25
   11d78:	add	r0, r0, r3
   11d7c:	and	r0, r0, #127	; 0x7f
   11d80:	sub	r0, r0, r3
   11d84:	strb	r0, [r4, #1]!
   11d88:	cmp	r4, r5
   11d8c:	bne	11d6c <main@@Base+0xa4>
   11d90:	strb	fp, [r7, #63]	; 0x3f
   11d94:	mov	r0, r6
   11d98:	bl	1355c <table_add_row@@Base>
   11d9c:	cmp	r9, #0
   11da0:	ble	11d44 <main@@Base+0x7c>
   11da4:	mov	r4, #0
   11da8:	mov	r1, r4
   11dac:	mov	r0, r6
   11db0:	bl	127e8 <table_get_column_data_type@@Base>
   11db4:	str	r0, [sp]
   11db8:	mov	r3, r7
   11dbc:	mov	r2, r4
   11dc0:	mov	r1, r8
   11dc4:	mov	r0, r6
   11dc8:	bl	13730 <table_set@@Base>
   11dcc:	add	r4, r4, #1
   11dd0:	cmp	r9, r4
   11dd4:	bne	11da8 <main@@Base+0xe0>
   11dd8:	b	11d44 <main@@Base+0x7c>
   11ddc:	mov	r0, r6
   11de0:	bl	11f24 <table_delete@@Base>
   11de4:	mov	r0, #0
   11de8:	add	sp, sp, #28
   11dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11df0:			; <UNDEFINED> instruction: 0x00011cb4

00011df4 <table_init@@Base>:
   11df4:	mov	r3, #0
   11df8:	str	r3, [r0]
   11dfc:	str	r3, [r0, #4]
   11e00:	str	r3, [r0, #12]
   11e04:	mov	r2, #10
   11e08:	str	r2, [r0, #8]
   11e0c:	str	r3, [r0, #16]
   11e10:	str	r3, [r0, #20]
   11e14:	str	r3, [r0, #28]
   11e18:	mov	r1, #20
   11e1c:	str	r1, [r0, #24]
   11e20:	str	r3, [r0, #36]	; 0x24
   11e24:	str	r3, [r0, #40]	; 0x28
   11e28:	str	r3, [r0, #44]	; 0x2c
   11e2c:	str	r3, [r0, #32]
   11e30:	str	r3, [r0, #52]	; 0x34
   11e34:	str	r2, [r0, #48]	; 0x30
   11e38:	bx	lr

00011e3c <table_new@@Base>:
   11e3c:	push	{r4, lr}
   11e40:	mov	r0, #56	; 0x38
   11e44:	bl	11b20 <malloc@plt>
   11e48:	mov	r4, r0
   11e4c:	bl	11df4 <table_init@@Base>
   11e50:	mov	r0, r4
   11e54:	pop	{r4, pc}

00011e58 <table_destroy@@Base>:
   11e58:	push	{r4, r5, r6, lr}
   11e5c:	subs	r5, r0, #0
   11e60:	popeq	{r4, r5, r6, pc}
   11e64:	mov	r3, #64	; 0x40
   11e68:	mvn	r2, #0
   11e6c:	mov	r1, r2
   11e70:	mov	r0, r5
   11e74:	bl	12690 <table_notify@@Base>
   11e78:	mov	r0, r5
   11e7c:	bl	13554 <table_get_row_length@@Base>
   11e80:	subs	r6, r0, #0
   11e84:	ble	11ea4 <table_destroy@@Base+0x4c>
   11e88:	mov	r4, #0
   11e8c:	mov	r1, r4
   11e90:	mov	r0, r5
   11e94:	bl	13504 <table_row_destroy@@Base>
   11e98:	add	r4, r4, #1
   11e9c:	cmp	r6, r4
   11ea0:	bne	11e8c <table_destroy@@Base+0x34>
   11ea4:	ldr	r0, [r5, #16]
   11ea8:	cmp	r0, #0
   11eac:	beq	11eb4 <table_destroy@@Base+0x5c>
   11eb0:	bl	11af0 <free@plt>
   11eb4:	mov	r0, r5
   11eb8:	bl	12780 <table_get_column_length@@Base>
   11ebc:	subs	r6, r0, #0
   11ec0:	ble	11ee0 <table_destroy@@Base+0x88>
   11ec4:	mov	r4, #0
   11ec8:	mov	r1, r4
   11ecc:	mov	r0, r5
   11ed0:	bl	12760 <table_column_destroy@@Base>
   11ed4:	add	r4, r4, #1
   11ed8:	cmp	r6, r4
   11edc:	bne	11ec8 <table_destroy@@Base+0x70>
   11ee0:	ldr	r0, [r5]
   11ee4:	cmp	r0, #0
   11ee8:	beq	11ef0 <table_destroy@@Base+0x98>
   11eec:	bl	11af0 <free@plt>
   11ef0:	ldr	r0, [r5, #36]	; 0x24
   11ef4:	cmp	r0, #0
   11ef8:	beq	11f00 <table_destroy@@Base+0xa8>
   11efc:	bl	11af0 <free@plt>
   11f00:	ldr	r0, [r5, #40]	; 0x28
   11f04:	cmp	r0, #0
   11f08:	beq	11f10 <table_destroy@@Base+0xb8>
   11f0c:	bl	11af0 <free@plt>
   11f10:	ldr	r0, [r5, #44]	; 0x2c
   11f14:	cmp	r0, #0
   11f18:	popeq	{r4, r5, r6, pc}
   11f1c:	bl	11af0 <free@plt>
   11f20:	pop	{r4, r5, r6, pc}

00011f24 <table_delete@@Base>:
   11f24:	push	{r4, lr}
   11f28:	mov	r4, r0
   11f2c:	bl	11e58 <table_destroy@@Base>
   11f30:	mov	r0, r4
   11f34:	bl	11af0 <free@plt>
   11f38:	pop	{r4, pc}

00011f3c <table_dupe@@Base>:
   11f3c:	push	{r4, r5, r6, r7, r8, r9, lr}
   11f40:	sub	sp, sp, #20
   11f44:	mov	r6, r0
   11f48:	bl	13554 <table_get_row_length@@Base>
   11f4c:	mov	r9, r0
   11f50:	mov	r0, r6
   11f54:	bl	12780 <table_get_column_length@@Base>
   11f58:	mov	r7, r0
   11f5c:	bl	11e3c <table_new@@Base>
   11f60:	mov	r8, r0
   11f64:	cmp	r7, #0
   11f68:	ble	11fa8 <table_dupe@@Base+0x6c>
   11f6c:	mov	r4, #0
   11f70:	mov	r1, r4
   11f74:	mov	r0, r6
   11f78:	bl	12a8c <table_get_column_name@@Base>
   11f7c:	mov	r5, r0
   11f80:	mov	r1, r4
   11f84:	mov	r0, r6
   11f88:	bl	127e8 <table_get_column_data_type@@Base>
   11f8c:	mov	r2, r0
   11f90:	mov	r1, r5
   11f94:	mov	r0, r8
   11f98:	bl	127fc <table_add_column@@Base>
   11f9c:	add	r4, r4, #1
   11fa0:	cmp	r7, r4
   11fa4:	bne	11f70 <table_dupe@@Base+0x34>
   11fa8:	cmp	r9, #0
   11fac:	ble	12414 <table_dupe@@Base+0x4d8>
   11fb0:	mov	r5, #0
   11fb4:	b	123fc <table_dupe@@Base+0x4c0>
   11fb8:	mov	r2, r4
   11fbc:	mov	r1, r5
   11fc0:	mov	r0, r6
   11fc4:	bl	1337c <table_get_int@@Base>
   11fc8:	mov	r3, r0
   11fcc:	mov	r2, r4
   11fd0:	mov	r1, r5
   11fd4:	mov	r0, r8
   11fd8:	bl	13db8 <table_set_int@@Base>
   11fdc:	add	r4, r4, #1
   11fe0:	cmp	r7, r4
   11fe4:	beq	123f0 <table_dupe@@Base+0x4b4>
   11fe8:	mov	r1, r4
   11fec:	mov	r0, r6
   11ff0:	bl	127e8 <table_get_column_data_type@@Base>
   11ff4:	cmp	r0, #23
   11ff8:	ldrls	pc, [pc, r0, lsl #2]
   11ffc:	b	11fdc <table_dupe@@Base+0xa0>
   12000:			; <UNDEFINED> instruction: 0x00011fb8
   12004:	andeq	r2, r1, r0, rrx
   12008:	andeq	r2, r1, r8, lsl #1
   1200c:	strheq	r2, [r1], -r0
   12010:	ldrdeq	r2, [r1], -r8
   12014:	andeq	r2, r1, r0, lsl #2
   12018:	andeq	r2, r1, r8, lsr #2
   1201c:	andeq	r2, r1, r0, asr r1
   12020:	andeq	r2, r1, r8, ror r1
   12024:	andeq	r2, r1, r0, lsr #3
   12028:	andeq	r2, r1, r8, asr #3
   1202c:	strdeq	r2, [r1], -r0
   12030:	andeq	r2, r1, r8, lsl r2
   12034:	andeq	r2, r1, r0, asr #4
   12038:	andeq	r2, r1, r8, ror #4
   1203c:	muleq	r1, r0, r2
   12040:	andeq	r2, r1, r0, ror #5
   12044:	andeq	r2, r1, r4, lsl #6
   12048:	andeq	r2, r1, r8, lsr #6
   1204c:	andeq	r2, r1, r4, ror r3
   12050:	muleq	r1, ip, r3
   12054:			; <UNDEFINED> instruction: 0x000122b8
   12058:	andeq	r2, r1, ip, asr #6
   1205c:	andeq	r2, r1, r4, asr #7
   12060:	mov	r2, r4
   12064:	mov	r1, r5
   12068:	mov	r0, r6
   1206c:	bl	1338c <table_get_uint@@Base>
   12070:	mov	r3, r0
   12074:	mov	r2, r4
   12078:	mov	r1, r5
   1207c:	mov	r0, r8
   12080:	bl	13de0 <table_set_uint@@Base>
   12084:	b	11fdc <table_dupe@@Base+0xa0>
   12088:	mov	r2, r4
   1208c:	mov	r1, r5
   12090:	mov	r0, r6
   12094:	bl	1339c <table_get_int8@@Base>
   12098:	mov	r3, r0
   1209c:	mov	r2, r4
   120a0:	mov	r1, r5
   120a4:	mov	r0, r8
   120a8:	bl	13e08 <table_set_int8@@Base>
   120ac:	b	11fdc <table_dupe@@Base+0xa0>
   120b0:	mov	r2, r4
   120b4:	mov	r1, r5
   120b8:	mov	r0, r6
   120bc:	bl	133ac <table_get_uint8@@Base>
   120c0:	mov	r3, r0
   120c4:	mov	r2, r4
   120c8:	mov	r1, r5
   120cc:	mov	r0, r8
   120d0:	bl	13e30 <table_set_uint8@@Base>
   120d4:	b	11fdc <table_dupe@@Base+0xa0>
   120d8:	mov	r2, r4
   120dc:	mov	r1, r5
   120e0:	mov	r0, r6
   120e4:	bl	133bc <table_get_int16@@Base>
   120e8:	mov	r3, r0
   120ec:	mov	r2, r4
   120f0:	mov	r1, r5
   120f4:	mov	r0, r8
   120f8:	bl	13e58 <table_set_int16@@Base>
   120fc:	b	11fdc <table_dupe@@Base+0xa0>
   12100:	mov	r2, r4
   12104:	mov	r1, r5
   12108:	mov	r0, r6
   1210c:	bl	133cc <table_get_uint16@@Base>
   12110:	mov	r3, r0
   12114:	mov	r2, r4
   12118:	mov	r1, r5
   1211c:	mov	r0, r8
   12120:	bl	13e80 <table_set_uint16@@Base>
   12124:	b	11fdc <table_dupe@@Base+0xa0>
   12128:	mov	r2, r4
   1212c:	mov	r1, r5
   12130:	mov	r0, r6
   12134:	bl	133dc <table_get_int32@@Base>
   12138:	mov	r3, r0
   1213c:	mov	r2, r4
   12140:	mov	r1, r5
   12144:	mov	r0, r8
   12148:	bl	13ea8 <table_set_int32@@Base>
   1214c:	b	11fdc <table_dupe@@Base+0xa0>
   12150:	mov	r2, r4
   12154:	mov	r1, r5
   12158:	mov	r0, r6
   1215c:	bl	133ec <table_get_uint32@@Base>
   12160:	mov	r3, r0
   12164:	mov	r2, r4
   12168:	mov	r1, r5
   1216c:	mov	r0, r8
   12170:	bl	13ed0 <table_set_uint32@@Base>
   12174:	b	11fdc <table_dupe@@Base+0xa0>
   12178:	mov	r2, r4
   1217c:	mov	r1, r5
   12180:	mov	r0, r6
   12184:	bl	133fc <table_get_int64@@Base>
   12188:	strd	r0, [sp]
   1218c:	mov	r2, r4
   12190:	mov	r1, r5
   12194:	mov	r0, r8
   12198:	bl	13ef8 <table_set_int64@@Base>
   1219c:	b	11fdc <table_dupe@@Base+0xa0>
   121a0:	mov	r2, r4
   121a4:	mov	r1, r5
   121a8:	mov	r0, r6
   121ac:	bl	1340c <table_get_uint64@@Base>
   121b0:	strd	r0, [sp]
   121b4:	mov	r2, r4
   121b8:	mov	r1, r5
   121bc:	mov	r0, r8
   121c0:	bl	13f18 <table_set_uint64@@Base>
   121c4:	b	11fdc <table_dupe@@Base+0xa0>
   121c8:	mov	r2, r4
   121cc:	mov	r1, r5
   121d0:	mov	r0, r6
   121d4:	bl	1341c <table_get_short@@Base>
   121d8:	mov	r3, r0
   121dc:	mov	r2, r4
   121e0:	mov	r1, r5
   121e4:	mov	r0, r8
   121e8:	bl	13f38 <table_set_short@@Base>
   121ec:	b	11fdc <table_dupe@@Base+0xa0>
   121f0:	mov	r2, r4
   121f4:	mov	r1, r5
   121f8:	mov	r0, r6
   121fc:	bl	1342c <table_get_ushort@@Base>
   12200:	mov	r3, r0
   12204:	mov	r2, r4
   12208:	mov	r1, r5
   1220c:	mov	r0, r8
   12210:	bl	13f60 <table_set_ushort@@Base>
   12214:	b	11fdc <table_dupe@@Base+0xa0>
   12218:	mov	r2, r4
   1221c:	mov	r1, r5
   12220:	mov	r0, r6
   12224:	bl	1343c <table_get_long@@Base>
   12228:	mov	r3, r0
   1222c:	mov	r2, r4
   12230:	mov	r1, r5
   12234:	mov	r0, r8
   12238:	bl	13f88 <table_set_long@@Base>
   1223c:	b	11fdc <table_dupe@@Base+0xa0>
   12240:	mov	r2, r4
   12244:	mov	r1, r5
   12248:	mov	r0, r6
   1224c:	bl	1344c <table_get_ulong@@Base>
   12250:	mov	r3, r0
   12254:	mov	r2, r4
   12258:	mov	r1, r5
   1225c:	mov	r0, r8
   12260:	bl	13fb0 <table_set_ulong@@Base>
   12264:	b	11fdc <table_dupe@@Base+0xa0>
   12268:	mov	r2, r4
   1226c:	mov	r1, r5
   12270:	mov	r0, r6
   12274:	bl	1345c <table_get_llong@@Base>
   12278:	strd	r0, [sp]
   1227c:	mov	r2, r4
   12280:	mov	r1, r5
   12284:	mov	r0, r8
   12288:	bl	13fd8 <table_set_llong@@Base>
   1228c:	b	11fdc <table_dupe@@Base+0xa0>
   12290:	mov	r2, r4
   12294:	mov	r1, r5
   12298:	mov	r0, r6
   1229c:	bl	1346c <table_get_ullong@@Base>
   122a0:	strd	r0, [sp]
   122a4:	mov	r2, r4
   122a8:	mov	r1, r5
   122ac:	mov	r0, r8
   122b0:	bl	13ff8 <table_set_ullong@@Base>
   122b4:	b	11fdc <table_dupe@@Base+0xa0>
   122b8:	mov	r2, r4
   122bc:	mov	r1, r5
   122c0:	mov	r0, r6
   122c4:	bl	134cc <table_get_string@@Base>
   122c8:	mov	r3, r0
   122cc:	mov	r2, r4
   122d0:	mov	r1, r5
   122d4:	mov	r0, r8
   122d8:	bl	14084 <table_set_string@@Base>
   122dc:	b	11fdc <table_dupe@@Base+0xa0>
   122e0:	mov	r2, r4
   122e4:	mov	r1, r5
   122e8:	mov	r0, r6
   122ec:	bl	1347c <table_get_float@@Base>
   122f0:	mov	r2, r4
   122f4:	mov	r1, r5
   122f8:	mov	r0, r8
   122fc:	bl	14018 <table_set_float@@Base>
   12300:	b	11fdc <table_dupe@@Base+0xa0>
   12304:	mov	r2, r4
   12308:	mov	r1, r5
   1230c:	mov	r0, r6
   12310:	bl	1348c <table_get_double@@Base>
   12314:	mov	r2, r4
   12318:	mov	r1, r5
   1231c:	mov	r0, r8
   12320:	bl	1403c <table_set_double@@Base>
   12324:	b	11fdc <table_dupe@@Base+0xa0>
   12328:	mov	r2, r4
   1232c:	mov	r1, r5
   12330:	mov	r0, r6
   12334:	bl	1349c <table_get_ldouble@@Base>
   12338:	mov	r2, r4
   1233c:	mov	r1, r5
   12340:	mov	r0, r8
   12344:	bl	14060 <table_set_ldouble@@Base>
   12348:	b	11fdc <table_dupe@@Base+0xa0>
   1234c:	mov	r2, r4
   12350:	mov	r1, r5
   12354:	mov	r0, r6
   12358:	bl	1336c <table_get_bool@@Base>
   1235c:	mov	r3, r0
   12360:	mov	r2, r4
   12364:	mov	r1, r5
   12368:	mov	r0, r8
   1236c:	bl	13d90 <table_set_bool@@Base>
   12370:	b	11fdc <table_dupe@@Base+0xa0>
   12374:	mov	r2, r4
   12378:	mov	r1, r5
   1237c:	mov	r0, r6
   12380:	bl	134ac <table_get_char@@Base>
   12384:	mov	r3, r0
   12388:	mov	r2, r4
   1238c:	mov	r1, r5
   12390:	mov	r0, r8
   12394:	bl	140a0 <table_set_char@@Base>
   12398:	b	11fdc <table_dupe@@Base+0xa0>
   1239c:	mov	r2, r4
   123a0:	mov	r1, r5
   123a4:	mov	r0, r6
   123a8:	bl	134bc <table_get_uchar@@Base>
   123ac:	mov	r3, r0
   123b0:	mov	r2, r4
   123b4:	mov	r1, r5
   123b8:	mov	r0, r8
   123bc:	bl	140c8 <table_set_uchar@@Base>
   123c0:	b	11fdc <table_dupe@@Base+0xa0>
   123c4:	mov	r2, r4
   123c8:	mov	r1, r5
   123cc:	mov	r0, r6
   123d0:	bl	134d8 <table_get_ptr@@Base>
   123d4:	str	r0, [sp, #12]
   123d8:	add	r3, sp, #12
   123dc:	mov	r2, r4
   123e0:	mov	r1, r5
   123e4:	mov	r0, r8
   123e8:	bl	140f0 <table_set_ptr@@Base>
   123ec:	b	11fdc <table_dupe@@Base+0xa0>
   123f0:	add	r5, r5, #1
   123f4:	cmp	r9, r5
   123f8:	beq	12414 <table_dupe@@Base+0x4d8>
   123fc:	mov	r0, r8
   12400:	bl	1355c <table_add_row@@Base>
   12404:	cmp	r7, #0
   12408:	ble	123f0 <table_dupe@@Base+0x4b4>
   1240c:	mov	r4, #0
   12410:	b	11fe8 <table_dupe@@Base+0xac>
   12414:	mov	r0, r8
   12418:	add	sp, sp, #20
   1241c:	pop	{r4, r5, r6, r7, r8, r9, pc}

00012420 <table_get_major_version@@Base>:
   12420:	mov	r0, #0
   12424:	bx	lr

00012428 <table_get_minor_version@@Base>:
   12428:	mov	r0, #0
   1242c:	bx	lr

00012430 <table_get_patch_version@@Base>:
   12430:	mov	r0, #0
   12434:	bx	lr

00012438 <table_get_version@@Base>:
   12438:	ldr	r0, [pc]	; 12440 <table_get_version@@Base+0x8>
   1243c:	bx	lr
   12440:	andeq	r4, r1, ip, asr pc

00012444 <table_get_callback_length@@Base>:
   12444:	ldr	r0, [r0, #32]
   12448:	bx	lr

0001244c <table_register_callback@@Base>:
   1244c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12450:	ldr	r5, [r0, #32]
   12454:	cmp	r5, #0
   12458:	ble	124b4 <table_register_callback@@Base+0x68>
   1245c:	ldr	lr, [r0, #36]	; 0x24
   12460:	sub	lr, lr, #4
   12464:	mov	ip, #0
   12468:	b	12478 <table_register_callback@@Base+0x2c>
   1246c:	add	ip, ip, #1
   12470:	cmp	ip, r5
   12474:	beq	124b4 <table_register_callback@@Base+0x68>
   12478:	lsl	r6, ip, #2
   1247c:	ldr	r4, [lr, #4]!
   12480:	cmp	r1, r4
   12484:	bne	1246c <table_register_callback@@Base+0x20>
   12488:	ldr	r4, [r0, #40]	; 0x28
   1248c:	ldr	r4, [r4, ip, lsl #2]
   12490:	cmp	r2, r4
   12494:	bne	1246c <table_register_callback@@Base+0x20>
   12498:	cmp	ip, #0
   1249c:	ble	124b4 <table_register_callback@@Base+0x68>
   124a0:	ldr	r1, [r0, #44]	; 0x2c
   124a4:	ldr	r2, [r1, r6]
   124a8:	orr	r3, r2, r3
   124ac:	str	r3, [r1, r6]
   124b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   124b4:	mov	r7, r3
   124b8:	mov	r4, r2
   124bc:	mov	r9, r1
   124c0:	mov	r6, r0
   124c4:	ldr	r8, [r0, #48]	; 0x30
   124c8:	mov	r1, r8
   124cc:	mov	r0, r5
   124d0:	bl	14e78 <table_cell_nullify@@Base+0x218>
   124d4:	cmp	r1, #0
   124d8:	beq	12508 <table_register_callback@@Base+0xbc>
   124dc:	ldr	r3, [r6, #32]
   124e0:	ldr	r2, [r6, #36]	; 0x24
   124e4:	str	r9, [r2, r3, lsl #2]
   124e8:	ldr	r2, [r6, #40]	; 0x28
   124ec:	str	r4, [r2, r3, lsl #2]
   124f0:	ldr	r2, [r6, #44]	; 0x2c
   124f4:	str	r7, [r2, r3, lsl #2]
   124f8:	ldr	r3, [r6, #32]
   124fc:	add	r3, r3, #1
   12500:	str	r3, [r6, #32]
   12504:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12508:	ldr	r1, [r6, #52]	; 0x34
   1250c:	add	r1, r8, r1
   12510:	str	r1, [r6, #52]	; 0x34
   12514:	lsl	r1, r1, #2
   12518:	ldr	r0, [r6, #36]	; 0x24
   1251c:	bl	11b08 <realloc@plt>
   12520:	str	r0, [r6, #36]	; 0x24
   12524:	ldr	r1, [r6, #52]	; 0x34
   12528:	lsl	r1, r1, #2
   1252c:	ldr	r0, [r6, #40]	; 0x28
   12530:	bl	11b08 <realloc@plt>
   12534:	str	r0, [r6, #40]	; 0x28
   12538:	ldr	r1, [r6, #52]	; 0x34
   1253c:	lsl	r1, r1, #2
   12540:	ldr	r0, [r6, #44]	; 0x2c
   12544:	bl	11b08 <realloc@plt>
   12548:	str	r0, [r6, #44]	; 0x2c
   1254c:	b	124dc <table_register_callback@@Base+0x90>

00012550 <table_unregister_callback@@Base>:
   12550:	push	{r4, r5, r6, lr}
   12554:	ldr	lr, [r0, #32]
   12558:	cmp	lr, #0
   1255c:	pople	{r4, r5, r6, pc}
   12560:	ldr	r4, [r0, #36]	; 0x24
   12564:	sub	r4, r4, #4
   12568:	mov	r3, #0
   1256c:	b	1257c <table_unregister_callback@@Base+0x2c>
   12570:	add	r3, r3, #1
   12574:	cmp	r3, lr
   12578:	beq	12650 <table_unregister_callback@@Base+0x100>
   1257c:	lsl	ip, r3, #2
   12580:	ldr	r5, [r4, #4]!
   12584:	cmp	r1, r5
   12588:	bne	12570 <table_unregister_callback@@Base+0x20>
   1258c:	ldr	r5, [r0, #40]	; 0x28
   12590:	ldr	r5, [r5, r3, lsl #2]
   12594:	cmp	r2, r5
   12598:	bne	12570 <table_unregister_callback@@Base+0x20>
   1259c:	cmn	r3, #1
   125a0:	popeq	{r4, r5, r6, pc}
   125a4:	sub	lr, lr, #1
   125a8:	cmp	lr, r3
   125ac:	ble	125f0 <table_unregister_callback@@Base+0xa0>
   125b0:	ldr	r1, [r0, #36]	; 0x24
   125b4:	add	r2, ip, #4
   125b8:	ldr	lr, [r1, r2]
   125bc:	str	lr, [r1, ip]
   125c0:	ldr	r1, [r0, #40]	; 0x28
   125c4:	ldr	lr, [r1, r2]
   125c8:	str	lr, [r1, ip]
   125cc:	ldr	r1, [r0, #44]	; 0x2c
   125d0:	ldr	lr, [r1, r2]
   125d4:	str	lr, [r1, ip]
   125d8:	add	r3, r3, #1
   125dc:	ldr	lr, [r0, #32]
   125e0:	sub	lr, lr, #1
   125e4:	mov	ip, r2
   125e8:	cmp	lr, r3
   125ec:	bgt	125b0 <table_unregister_callback@@Base+0x60>
   125f0:	mov	r4, r0
   125f4:	str	lr, [r0, #32]
   125f8:	ldr	r5, [r0, #48]	; 0x30
   125fc:	mov	r1, r5
   12600:	mov	r0, lr
   12604:	bl	14e78 <table_cell_nullify@@Base+0x218>
   12608:	cmp	r1, #0
   1260c:	popne	{r4, r5, r6, pc}
   12610:	ldr	r1, [r4, #52]	; 0x34
   12614:	sub	r1, r1, r5
   12618:	str	r1, [r4, #52]	; 0x34
   1261c:	cmp	r1, #0
   12620:	bne	12654 <table_unregister_callback@@Base+0x104>
   12624:	ldr	r0, [r4, #36]	; 0x24
   12628:	bl	11af0 <free@plt>
   1262c:	ldr	r0, [r4, #40]	; 0x28
   12630:	bl	11af0 <free@plt>
   12634:	ldr	r0, [r4, #44]	; 0x2c
   12638:	bl	11af0 <free@plt>
   1263c:	mov	r3, #0
   12640:	str	r3, [r4, #36]	; 0x24
   12644:	str	r3, [r4, #40]	; 0x28
   12648:	str	r3, [r4, #44]	; 0x2c
   1264c:	pop	{r4, r5, r6, pc}
   12650:	pop	{r4, r5, r6, pc}
   12654:	lsl	r1, r1, #2
   12658:	ldr	r0, [r4, #36]	; 0x24
   1265c:	bl	11b08 <realloc@plt>
   12660:	str	r0, [r4, #36]	; 0x24
   12664:	ldr	r1, [r4, #52]	; 0x34
   12668:	lsl	r1, r1, #2
   1266c:	ldr	r0, [r4, #40]	; 0x28
   12670:	bl	11b08 <realloc@plt>
   12674:	str	r0, [r4, #40]	; 0x28
   12678:	ldr	r1, [r4, #52]	; 0x34
   1267c:	lsl	r1, r1, #2
   12680:	ldr	r0, [r4, #44]	; 0x2c
   12684:	bl	11b08 <realloc@plt>
   12688:	str	r0, [r4, #44]	; 0x2c
   1268c:	pop	{r4, r5, r6, pc}

00012690 <table_notify@@Base>:
   12690:	ldr	ip, [r0, #32]
   12694:	cmp	ip, #0
   12698:	bxle	lr
   1269c:	push	{r4, r5, r6, r7, r8, r9, lr}
   126a0:	sub	sp, sp, #12
   126a4:	mov	r6, r3
   126a8:	mov	r8, r2
   126ac:	mov	r7, r1
   126b0:	mov	r5, r0
   126b4:	mov	r4, #0
   126b8:	b	126cc <table_notify@@Base+0x3c>
   126bc:	add	r4, r4, #1
   126c0:	ldr	r0, [r5, #32]
   126c4:	cmp	r0, r4
   126c8:	ble	12708 <table_notify@@Base+0x78>
   126cc:	ldr	r0, [r5, #44]	; 0x2c
   126d0:	ldr	r0, [r0, r4, lsl #2]
   126d4:	tst	r6, r0
   126d8:	beq	126bc <table_notify@@Base+0x2c>
   126dc:	ldr	r3, [r5, #36]	; 0x24
   126e0:	ldr	r2, [r5, #40]	; 0x28
   126e4:	ldr	r2, [r2, r4, lsl #2]
   126e8:	str	r2, [sp]
   126ec:	ldr	r9, [r3, r4, lsl #2]
   126f0:	mov	r3, r6
   126f4:	mov	r2, r8
   126f8:	mov	r1, r7
   126fc:	mov	r0, r5
   12700:	blx	r9
   12704:	b	126bc <table_notify@@Base+0x2c>
   12708:	add	sp, sp, #12
   1270c:	pop	{r4, r5, r6, r7, r8, r9, pc}

00012710 <table_column_init@@Base>:
   12710:	push	{r4, r5, r6, r7, r8, lr}
   12714:	mov	r7, r2
   12718:	mov	r8, r3
   1271c:	add	r1, r1, r1, lsl #1
   12720:	lsl	r4, r1, #2
   12724:	ldr	r6, [r0]
   12728:	add	r5, r6, r4
   1272c:	mov	r0, r2
   12730:	bl	11b44 <strlen@plt>
   12734:	add	r0, r0, #1
   12738:	bl	11b20 <malloc@plt>
   1273c:	str	r0, [r6, r4]
   12740:	cmp	r0, #0
   12744:	beq	12750 <table_column_init@@Base+0x40>
   12748:	mov	r1, r7
   1274c:	bl	11b14 <strcpy@plt>
   12750:	str	r8, [r5, #4]
   12754:	ldr	r3, [sp, #24]
   12758:	str	r3, [r5, #8]
   1275c:	pop	{r4, r5, r6, r7, r8, pc}

00012760 <table_column_destroy@@Base>:
   12760:	ldr	r3, [r0]
   12764:	add	r1, r1, r1, lsl #1
   12768:	ldr	r0, [r3, r1, lsl #2]
   1276c:	cmp	r0, #0
   12770:	bxeq	lr
   12774:	push	{r4, lr}
   12778:	bl	11af0 <free@plt>
   1277c:	pop	{r4, pc}

00012780 <table_get_column_length@@Base>:
   12780:	ldr	r0, [r0, #4]
   12784:	bx	lr

00012788 <table_get_column@@Base>:
   12788:	push	{r4, r5, r6, r7, r8, lr}
   1278c:	ldr	r7, [r0, #4]
   12790:	cmp	r7, #0
   12794:	ble	127d4 <table_get_column@@Base+0x4c>
   12798:	mov	r6, r1
   1279c:	ldr	r8, [r0]
   127a0:	mov	r5, #0
   127a4:	mov	r4, r5
   127a8:	mov	r1, r6
   127ac:	ldr	r0, [r8, r5]
   127b0:	bl	11ae4 <strcmp@plt>
   127b4:	cmp	r0, #0
   127b8:	beq	127d8 <table_get_column@@Base+0x50>
   127bc:	add	r4, r4, #1
   127c0:	add	r5, r5, #12
   127c4:	cmp	r4, r7
   127c8:	bne	127a8 <table_get_column@@Base+0x20>
   127cc:	mvn	r4, #0
   127d0:	b	127e0 <table_get_column@@Base+0x58>
   127d4:	mov	r4, #0
   127d8:	cmp	r7, r4
   127dc:	mvneq	r4, #0
   127e0:	mov	r0, r4
   127e4:	pop	{r4, r5, r6, r7, r8, pc}

000127e8 <table_get_column_data_type@@Base>:
   127e8:	ldr	r3, [r0]
   127ec:	add	r1, r1, r1, lsl #1
   127f0:	add	r3, r3, r1, lsl #2
   127f4:	ldr	r0, [r3, #4]
   127f8:	bx	lr

000127fc <table_add_column@@Base>:
   127fc:	push	{r4, r5, r6, r7, r8, r9, lr}
   12800:	sub	sp, sp, #12
   12804:	mov	r5, r0
   12808:	mov	r9, r1
   1280c:	mov	r8, r2
   12810:	ldr	r4, [r0, #8]
   12814:	mov	r1, r4
   12818:	ldr	r0, [r0, #4]
   1281c:	bl	14e78 <table_cell_nullify@@Base+0x218>
   12820:	cmp	r1, #0
   12824:	beq	128a8 <table_add_column@@Base+0xac>
   12828:	mov	r0, r5
   1282c:	bl	13554 <table_get_row_length@@Base>
   12830:	mov	r6, r0
   12834:	ldr	r7, [r5, #4]
   12838:	mov	r0, r8
   1283c:	bl	131c8 <table_get_default_compare_function_for_data_type@@Base>
   12840:	str	r0, [sp]
   12844:	mov	r3, r8
   12848:	mov	r2, r9
   1284c:	mov	r1, r7
   12850:	mov	r0, r5
   12854:	bl	12710 <table_column_init@@Base>
   12858:	cmp	r6, #0
   1285c:	ble	12880 <table_add_column@@Base+0x84>
   12860:	mov	r4, #0
   12864:	mov	r2, r7
   12868:	mov	r1, r4
   1286c:	mov	r0, r5
   12870:	bl	14c08 <table_cell_init@@Base>
   12874:	add	r4, r4, #1
   12878:	cmp	r6, r4
   1287c:	bne	12864 <table_add_column@@Base+0x68>
   12880:	mov	r3, #8
   12884:	ldr	r2, [r5, #4]
   12888:	mvn	r1, #0
   1288c:	mov	r0, r5
   12890:	bl	12690 <table_notify@@Base>
   12894:	ldr	r0, [r5, #4]
   12898:	add	r3, r0, #1
   1289c:	str	r3, [r5, #4]
   128a0:	add	sp, sp, #12
   128a4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   128a8:	ldr	r1, [r5, #12]
   128ac:	add	r4, r4, r1
   128b0:	str	r4, [r5, #12]
   128b4:	add	r4, r4, r4, lsl #1
   128b8:	lsl	r1, r4, #2
   128bc:	ldr	r0, [r5]
   128c0:	bl	11b08 <realloc@plt>
   128c4:	str	r0, [r5]
   128c8:	mov	r0, r5
   128cc:	bl	13554 <table_get_row_length@@Base>
   128d0:	subs	r7, r0, #0
   128d4:	ble	12828 <table_add_column@@Base+0x2c>
   128d8:	mov	r4, #0
   128dc:	mov	r1, r4
   128e0:	mov	r0, r5
   128e4:	bl	13714 <table_get_row_ptr@@Base>
   128e8:	mov	r6, r0
   128ec:	ldr	r1, [r5, #12]
   128f0:	lsl	r1, r1, #2
   128f4:	ldr	r0, [r0]
   128f8:	bl	11b08 <realloc@plt>
   128fc:	str	r0, [r6]
   12900:	add	r4, r4, #1
   12904:	cmp	r7, r4
   12908:	bne	128dc <table_add_column@@Base+0xe0>
   1290c:	b	12828 <table_add_column@@Base+0x2c>

00012910 <table_remove_column@@Base>:
   12910:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12914:	mov	r6, r0
   12918:	mov	r7, r1
   1291c:	bl	12760 <table_column_destroy@@Base>
   12920:	ldr	r4, [r6, #4]
   12924:	sub	r8, r4, #1
   12928:	cmp	r7, r8
   1292c:	bge	12974 <table_remove_column@@Base+0x64>
   12930:	add	r3, r7, r7, lsl #1
   12934:	lsl	r3, r3, #2
   12938:	mov	r0, r7
   1293c:	ldr	r2, [r6]
   12940:	add	ip, r3, #12
   12944:	add	lr, r2, r3
   12948:	add	r1, r2, ip
   1294c:	ldr	r9, [r1]
   12950:	ldr	r5, [r1, #4]
   12954:	ldr	r1, [r1, #8]
   12958:	str	r9, [r2, r3]
   1295c:	str	r5, [lr, #4]
   12960:	str	r1, [lr, #8]
   12964:	add	r0, r0, #1
   12968:	mov	r3, ip
   1296c:	cmp	r8, r0
   12970:	bgt	1293c <table_remove_column@@Base+0x2c>
   12974:	mov	r0, r6
   12978:	bl	13554 <table_get_row_length@@Base>
   1297c:	subs	r9, r0, #0
   12980:	ble	129e8 <table_remove_column@@Base+0xd8>
   12984:	lsl	sl, r7, #2
   12988:	mov	r5, #0
   1298c:	sub	r4, r4, #1
   12990:	mov	r2, r7
   12994:	mov	r1, r5
   12998:	mov	r0, r6
   1299c:	bl	14c1c <table_cell_destroy@@Base>
   129a0:	mov	r1, r5
   129a4:	mov	r0, r6
   129a8:	bl	13714 <table_get_row_ptr@@Base>
   129ac:	cmp	r7, r8
   129b0:	bge	129dc <table_remove_column@@Base+0xcc>
   129b4:	mov	r2, sl
   129b8:	mov	r3, r7
   129bc:	ldr	ip, [r0]
   129c0:	add	r1, r2, #4
   129c4:	ldr	lr, [ip, r1]
   129c8:	str	lr, [ip, r2]
   129cc:	add	r3, r3, #1
   129d0:	mov	r2, r1
   129d4:	cmp	r3, r4
   129d8:	bne	129bc <table_remove_column@@Base+0xac>
   129dc:	add	r5, r5, #1
   129e0:	cmp	r9, r5
   129e4:	bne	12990 <table_remove_column@@Base+0x80>
   129e8:	ldr	r0, [r6, #4]
   129ec:	sub	r0, r0, #1
   129f0:	str	r0, [r6, #4]
   129f4:	ldr	r4, [r6, #8]
   129f8:	mov	r1, r4
   129fc:	bl	14e78 <table_cell_nullify@@Base+0x218>
   12a00:	cmp	r1, #0
   12a04:	beq	12a24 <table_remove_column@@Base+0x114>
   12a08:	mov	r3, #16
   12a0c:	mov	r2, r7
   12a10:	mvn	r1, #0
   12a14:	mov	r0, r6
   12a18:	bl	12690 <table_notify@@Base>
   12a1c:	mov	r0, #0
   12a20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12a24:	ldr	r1, [r6, #12]
   12a28:	sub	r1, r1, r4
   12a2c:	str	r1, [r6, #12]
   12a30:	add	r1, r1, r1, lsl #1
   12a34:	lsl	r1, r1, #2
   12a38:	ldr	r0, [r6]
   12a3c:	bl	11b08 <realloc@plt>
   12a40:	str	r0, [r6]
   12a44:	mov	r0, r6
   12a48:	bl	13554 <table_get_row_length@@Base>
   12a4c:	subs	r8, r0, #0
   12a50:	ble	12a08 <table_remove_column@@Base+0xf8>
   12a54:	mov	r4, #0
   12a58:	mov	r1, r4
   12a5c:	mov	r0, r6
   12a60:	bl	13714 <table_get_row_ptr@@Base>
   12a64:	mov	r5, r0
   12a68:	ldr	r1, [r6, #12]
   12a6c:	lsl	r1, r1, #2
   12a70:	ldr	r0, [r0]
   12a74:	bl	11b08 <realloc@plt>
   12a78:	str	r0, [r5]
   12a7c:	add	r4, r4, #1
   12a80:	cmp	r8, r4
   12a84:	bne	12a58 <table_remove_column@@Base+0x148>
   12a88:	b	12a08 <table_remove_column@@Base+0xf8>

00012a8c <table_get_column_name@@Base>:
   12a8c:	ldr	r3, [r0]
   12a90:	add	r1, r1, r1, lsl #1
   12a94:	ldr	r0, [r3, r1, lsl #2]
   12a98:	bx	lr

00012a9c <table_get_col_ptr@@Base>:
   12a9c:	add	r1, r1, r1, lsl #1
   12aa0:	ldr	r0, [r0]
   12aa4:	add	r0, r0, r1, lsl #2
   12aa8:	bx	lr

00012aac <table_get_column_compare_function@@Base>:
   12aac:	ldr	r3, [r0]
   12ab0:	add	r1, r1, r1, lsl #1
   12ab4:	add	r3, r3, r1, lsl #2
   12ab8:	ldr	r0, [r3, #8]
   12abc:	bx	lr

00012ac0 <table_set_column_compare_function@@Base>:
   12ac0:	ldr	r3, [r0]
   12ac4:	add	r1, r1, r1, lsl #1
   12ac8:	add	r3, r3, r1, lsl #2
   12acc:	str	r2, [r3, #8]
   12ad0:	bx	lr

00012ad4 <table_compare_bool@@Base>:
   12ad4:	cmp	r0, #0
   12ad8:	beq	12b04 <table_compare_bool@@Base+0x30>
   12adc:	cmp	r1, #0
   12ae0:	beq	12b10 <table_compare_bool@@Base+0x3c>
   12ae4:	ldrb	r0, [r0]
   12ae8:	ldrb	r1, [r1]
   12aec:	cmp	r0, r1
   12af0:	bgt	12b18 <table_compare_bool@@Base+0x44>
   12af4:	cmp	r0, r1
   12af8:	movge	r0, #0
   12afc:	mvnlt	r0, #0
   12b00:	bx	lr
   12b04:	adds	r0, r1, #0
   12b08:	mvnne	r0, #0
   12b0c:	bx	lr
   12b10:	mov	r0, #1
   12b14:	bx	lr
   12b18:	mov	r0, #1
   12b1c:	bx	lr

00012b20 <table_compare_int@@Base>:
   12b20:	cmp	r0, #0
   12b24:	beq	12b50 <table_compare_int@@Base+0x30>
   12b28:	cmp	r1, #0
   12b2c:	beq	12b5c <table_compare_int@@Base+0x3c>
   12b30:	ldr	r0, [r0]
   12b34:	ldr	r1, [r1]
   12b38:	cmp	r0, r1
   12b3c:	bgt	12b64 <table_compare_int@@Base+0x44>
   12b40:	cmp	r0, r1
   12b44:	movge	r0, #0
   12b48:	mvnlt	r0, #0
   12b4c:	bx	lr
   12b50:	adds	r0, r1, #0
   12b54:	mvnne	r0, #0
   12b58:	bx	lr
   12b5c:	mov	r0, #1
   12b60:	bx	lr
   12b64:	mov	r0, #1
   12b68:	bx	lr

00012b6c <table_compare_uint@@Base>:
   12b6c:	cmp	r0, #0
   12b70:	beq	12b9c <table_compare_uint@@Base+0x30>
   12b74:	cmp	r1, #0
   12b78:	beq	12ba8 <table_compare_uint@@Base+0x3c>
   12b7c:	ldr	r0, [r0]
   12b80:	ldr	r1, [r1]
   12b84:	cmp	r0, r1
   12b88:	bhi	12bb0 <table_compare_uint@@Base+0x44>
   12b8c:	cmp	r0, r1
   12b90:	movcs	r0, #0
   12b94:	mvncc	r0, #0
   12b98:	bx	lr
   12b9c:	adds	r0, r1, #0
   12ba0:	mvnne	r0, #0
   12ba4:	bx	lr
   12ba8:	mov	r0, #1
   12bac:	bx	lr
   12bb0:	mov	r0, #1
   12bb4:	bx	lr

00012bb8 <table_compare_int8@@Base>:
   12bb8:	cmp	r0, #0
   12bbc:	beq	12be8 <table_compare_int8@@Base+0x30>
   12bc0:	cmp	r1, #0
   12bc4:	beq	12bf4 <table_compare_int8@@Base+0x3c>
   12bc8:	ldrsb	r0, [r0]
   12bcc:	ldrsb	r1, [r1]
   12bd0:	cmp	r0, r1
   12bd4:	bgt	12bfc <table_compare_int8@@Base+0x44>
   12bd8:	cmp	r0, r1
   12bdc:	movge	r0, #0
   12be0:	mvnlt	r0, #0
   12be4:	bx	lr
   12be8:	adds	r0, r1, #0
   12bec:	mvnne	r0, #0
   12bf0:	bx	lr
   12bf4:	mov	r0, #1
   12bf8:	bx	lr
   12bfc:	mov	r0, #1
   12c00:	bx	lr

00012c04 <table_compare_uint8@@Base>:
   12c04:	cmp	r0, #0
   12c08:	beq	12c34 <table_compare_uint8@@Base+0x30>
   12c0c:	cmp	r1, #0
   12c10:	beq	12c40 <table_compare_uint8@@Base+0x3c>
   12c14:	ldrb	r0, [r0]
   12c18:	ldrb	r1, [r1]
   12c1c:	cmp	r0, r1
   12c20:	bhi	12c48 <table_compare_uint8@@Base+0x44>
   12c24:	cmp	r0, r1
   12c28:	movcs	r0, #0
   12c2c:	mvncc	r0, #0
   12c30:	bx	lr
   12c34:	adds	r0, r1, #0
   12c38:	mvnne	r0, #0
   12c3c:	bx	lr
   12c40:	mov	r0, #1
   12c44:	bx	lr
   12c48:	mov	r0, #1
   12c4c:	bx	lr

00012c50 <table_compare_int16@@Base>:
   12c50:	cmp	r0, #0
   12c54:	beq	12c80 <table_compare_int16@@Base+0x30>
   12c58:	cmp	r1, #0
   12c5c:	beq	12c8c <table_compare_int16@@Base+0x3c>
   12c60:	ldrsh	r0, [r0]
   12c64:	ldrsh	r1, [r1]
   12c68:	cmp	r0, r1
   12c6c:	bgt	12c94 <table_compare_int16@@Base+0x44>
   12c70:	cmp	r0, r1
   12c74:	movge	r0, #0
   12c78:	mvnlt	r0, #0
   12c7c:	bx	lr
   12c80:	adds	r0, r1, #0
   12c84:	mvnne	r0, #0
   12c88:	bx	lr
   12c8c:	mov	r0, #1
   12c90:	bx	lr
   12c94:	mov	r0, #1
   12c98:	bx	lr

00012c9c <table_compare_uint16@@Base>:
   12c9c:	cmp	r0, #0
   12ca0:	beq	12ccc <table_compare_uint16@@Base+0x30>
   12ca4:	cmp	r1, #0
   12ca8:	beq	12cd8 <table_compare_uint16@@Base+0x3c>
   12cac:	ldrh	r0, [r0]
   12cb0:	ldrh	r1, [r1]
   12cb4:	cmp	r0, r1
   12cb8:	bhi	12ce0 <table_compare_uint16@@Base+0x44>
   12cbc:	cmp	r0, r1
   12cc0:	movcs	r0, #0
   12cc4:	mvncc	r0, #0
   12cc8:	bx	lr
   12ccc:	adds	r0, r1, #0
   12cd0:	mvnne	r0, #0
   12cd4:	bx	lr
   12cd8:	mov	r0, #1
   12cdc:	bx	lr
   12ce0:	mov	r0, #1
   12ce4:	bx	lr

00012ce8 <table_compare_int32@@Base>:
   12ce8:	cmp	r0, #0
   12cec:	beq	12d18 <table_compare_int32@@Base+0x30>
   12cf0:	cmp	r1, #0
   12cf4:	beq	12d24 <table_compare_int32@@Base+0x3c>
   12cf8:	ldr	r0, [r0]
   12cfc:	ldr	r1, [r1]
   12d00:	cmp	r0, r1
   12d04:	bgt	12d2c <table_compare_int32@@Base+0x44>
   12d08:	cmp	r0, r1
   12d0c:	movge	r0, #0
   12d10:	mvnlt	r0, #0
   12d14:	bx	lr
   12d18:	adds	r0, r1, #0
   12d1c:	mvnne	r0, #0
   12d20:	bx	lr
   12d24:	mov	r0, #1
   12d28:	bx	lr
   12d2c:	mov	r0, #1
   12d30:	bx	lr

00012d34 <table_compare_uint32@@Base>:
   12d34:	cmp	r0, #0
   12d38:	beq	12d64 <table_compare_uint32@@Base+0x30>
   12d3c:	cmp	r1, #0
   12d40:	beq	12d70 <table_compare_uint32@@Base+0x3c>
   12d44:	ldr	r0, [r0]
   12d48:	ldr	r1, [r1]
   12d4c:	cmp	r0, r1
   12d50:	bhi	12d78 <table_compare_uint32@@Base+0x44>
   12d54:	cmp	r0, r1
   12d58:	movcs	r0, #0
   12d5c:	mvncc	r0, #0
   12d60:	bx	lr
   12d64:	adds	r0, r1, #0
   12d68:	mvnne	r0, #0
   12d6c:	bx	lr
   12d70:	mov	r0, #1
   12d74:	bx	lr
   12d78:	mov	r0, #1
   12d7c:	bx	lr

00012d80 <table_compare_int64@@Base>:
   12d80:	cmp	r0, #0
   12d84:	beq	12dc4 <table_compare_int64@@Base+0x44>
   12d88:	cmp	r1, #0
   12d8c:	beq	12dd0 <table_compare_int64@@Base+0x50>
   12d90:	push	{r4, r5}
   12d94:	ldrd	r4, [r0]
   12d98:	ldrd	r2, [r1]
   12d9c:	cmp	r2, r4
   12da0:	sbcs	r1, r3, r5
   12da4:	movlt	r0, #1
   12da8:	blt	12dbc <table_compare_int64@@Base+0x3c>
   12dac:	cmp	r4, r2
   12db0:	sbcs	r3, r5, r3
   12db4:	mvnlt	r0, #0
   12db8:	movge	r0, #0
   12dbc:	pop	{r4, r5}
   12dc0:	bx	lr
   12dc4:	adds	r0, r1, #0
   12dc8:	mvnne	r0, #0
   12dcc:	bx	lr
   12dd0:	mov	r0, #1
   12dd4:	bx	lr

00012dd8 <table_compare_uint64@@Base>:
   12dd8:	cmp	r0, #0
   12ddc:	beq	12e14 <table_compare_uint64@@Base+0x3c>
   12de0:	cmp	r1, #0
   12de4:	beq	12e20 <table_compare_uint64@@Base+0x48>
   12de8:	push	{r4, r5}
   12dec:	ldrd	r4, [r0]
   12df0:	ldrd	r2, [r1]
   12df4:	cmp	r5, r3
   12df8:	cmpeq	r4, r2
   12dfc:	movhi	r0, #1
   12e00:	bhi	12e0c <table_compare_uint64@@Base+0x34>
   12e04:	mvncc	r0, #0
   12e08:	movcs	r0, #0
   12e0c:	pop	{r4, r5}
   12e10:	bx	lr
   12e14:	adds	r0, r1, #0
   12e18:	mvnne	r0, #0
   12e1c:	bx	lr
   12e20:	mov	r0, #1
   12e24:	bx	lr

00012e28 <table_compare_short@@Base>:
   12e28:	cmp	r0, #0
   12e2c:	beq	12e58 <table_compare_short@@Base+0x30>
   12e30:	cmp	r1, #0
   12e34:	beq	12e64 <table_compare_short@@Base+0x3c>
   12e38:	ldrsh	r0, [r0]
   12e3c:	ldrsh	r1, [r1]
   12e40:	cmp	r0, r1
   12e44:	bgt	12e6c <table_compare_short@@Base+0x44>
   12e48:	cmp	r0, r1
   12e4c:	movge	r0, #0
   12e50:	mvnlt	r0, #0
   12e54:	bx	lr
   12e58:	adds	r0, r1, #0
   12e5c:	mvnne	r0, #0
   12e60:	bx	lr
   12e64:	mov	r0, #1
   12e68:	bx	lr
   12e6c:	mov	r0, #1
   12e70:	bx	lr

00012e74 <table_compare_ushort@@Base>:
   12e74:	cmp	r0, #0
   12e78:	beq	12ea4 <table_compare_ushort@@Base+0x30>
   12e7c:	cmp	r1, #0
   12e80:	beq	12eb0 <table_compare_ushort@@Base+0x3c>
   12e84:	ldrh	r0, [r0]
   12e88:	ldrh	r1, [r1]
   12e8c:	cmp	r0, r1
   12e90:	bhi	12eb8 <table_compare_ushort@@Base+0x44>
   12e94:	cmp	r0, r1
   12e98:	movcs	r0, #0
   12e9c:	mvncc	r0, #0
   12ea0:	bx	lr
   12ea4:	adds	r0, r1, #0
   12ea8:	mvnne	r0, #0
   12eac:	bx	lr
   12eb0:	mov	r0, #1
   12eb4:	bx	lr
   12eb8:	mov	r0, #1
   12ebc:	bx	lr

00012ec0 <table_compare_long@@Base>:
   12ec0:	cmp	r0, #0
   12ec4:	beq	12ef0 <table_compare_long@@Base+0x30>
   12ec8:	cmp	r1, #0
   12ecc:	beq	12efc <table_compare_long@@Base+0x3c>
   12ed0:	ldr	r0, [r0]
   12ed4:	ldr	r1, [r1]
   12ed8:	cmp	r0, r1
   12edc:	bgt	12f04 <table_compare_long@@Base+0x44>
   12ee0:	cmp	r0, r1
   12ee4:	movge	r0, #0
   12ee8:	mvnlt	r0, #0
   12eec:	bx	lr
   12ef0:	adds	r0, r1, #0
   12ef4:	mvnne	r0, #0
   12ef8:	bx	lr
   12efc:	mov	r0, #1
   12f00:	bx	lr
   12f04:	mov	r0, #1
   12f08:	bx	lr

00012f0c <table_compare_ulong@@Base>:
   12f0c:	cmp	r0, #0
   12f10:	beq	12f3c <table_compare_ulong@@Base+0x30>
   12f14:	cmp	r1, #0
   12f18:	beq	12f48 <table_compare_ulong@@Base+0x3c>
   12f1c:	ldr	r0, [r0]
   12f20:	ldr	r1, [r1]
   12f24:	cmp	r0, r1
   12f28:	bhi	12f50 <table_compare_ulong@@Base+0x44>
   12f2c:	cmp	r0, r1
   12f30:	movcs	r0, #0
   12f34:	mvncc	r0, #0
   12f38:	bx	lr
   12f3c:	adds	r0, r1, #0
   12f40:	mvnne	r0, #0
   12f44:	bx	lr
   12f48:	mov	r0, #1
   12f4c:	bx	lr
   12f50:	mov	r0, #1
   12f54:	bx	lr

00012f58 <table_compare_llong@@Base>:
   12f58:	cmp	r0, #0
   12f5c:	beq	12f9c <table_compare_llong@@Base+0x44>
   12f60:	cmp	r1, #0
   12f64:	beq	12fa8 <table_compare_llong@@Base+0x50>
   12f68:	push	{r4, r5}
   12f6c:	ldrd	r4, [r0]
   12f70:	ldrd	r2, [r1]
   12f74:	cmp	r2, r4
   12f78:	sbcs	r1, r3, r5
   12f7c:	movlt	r0, #1
   12f80:	blt	12f94 <table_compare_llong@@Base+0x3c>
   12f84:	cmp	r4, r2
   12f88:	sbcs	r3, r5, r3
   12f8c:	mvnlt	r0, #0
   12f90:	movge	r0, #0
   12f94:	pop	{r4, r5}
   12f98:	bx	lr
   12f9c:	adds	r0, r1, #0
   12fa0:	mvnne	r0, #0
   12fa4:	bx	lr
   12fa8:	mov	r0, #1
   12fac:	bx	lr

00012fb0 <table_compare_ullong@@Base>:
   12fb0:	cmp	r0, #0
   12fb4:	beq	12fe0 <table_compare_ullong@@Base+0x30>
   12fb8:	cmp	r1, #0
   12fbc:	beq	12fec <table_compare_ullong@@Base+0x3c>
   12fc0:	ldr	r0, [r0]
   12fc4:	ldr	r1, [r1]
   12fc8:	cmp	r0, r1
   12fcc:	bhi	12ff4 <table_compare_ullong@@Base+0x44>
   12fd0:	cmp	r0, r1
   12fd4:	movcs	r0, #0
   12fd8:	mvncc	r0, #0
   12fdc:	bx	lr
   12fe0:	adds	r0, r1, #0
   12fe4:	mvnne	r0, #0
   12fe8:	bx	lr
   12fec:	mov	r0, #1
   12ff0:	bx	lr
   12ff4:	mov	r0, #1
   12ff8:	bx	lr

00012ffc <table_compare_float@@Base>:
   12ffc:	cmp	r0, #0
   13000:	beq	1302c <table_compare_float@@Base+0x30>
   13004:	cmp	r1, #0
   13008:	beq	13038 <table_compare_float@@Base+0x3c>
   1300c:	vldr	s14, [r0]
   13010:	vldr	s15, [r1]
   13014:	vcmpe.f32	s14, s15
   13018:	vmrs	APSR_nzcv, fpscr
   1301c:	bgt	13040 <table_compare_float@@Base+0x44>
   13020:	mvnmi	r0, #0
   13024:	movpl	r0, #0
   13028:	bx	lr
   1302c:	adds	r0, r1, #0
   13030:	mvnne	r0, #0
   13034:	bx	lr
   13038:	mov	r0, #1
   1303c:	bx	lr
   13040:	mov	r0, #1
   13044:	bx	lr

00013048 <table_compare_double@@Base>:
   13048:	cmp	r0, #0
   1304c:	beq	13078 <table_compare_double@@Base+0x30>
   13050:	cmp	r1, #0
   13054:	beq	13084 <table_compare_double@@Base+0x3c>
   13058:	vldr	d6, [r0]
   1305c:	vldr	d7, [r1]
   13060:	vcmpe.f64	d6, d7
   13064:	vmrs	APSR_nzcv, fpscr
   13068:	bgt	1308c <table_compare_double@@Base+0x44>
   1306c:	mvnmi	r0, #0
   13070:	movpl	r0, #0
   13074:	bx	lr
   13078:	adds	r0, r1, #0
   1307c:	mvnne	r0, #0
   13080:	bx	lr
   13084:	mov	r0, #1
   13088:	bx	lr
   1308c:	mov	r0, #1
   13090:	bx	lr

00013094 <table_compare_ldouble@@Base>:
   13094:	cmp	r0, #0
   13098:	beq	130c4 <table_compare_ldouble@@Base+0x30>
   1309c:	cmp	r1, #0
   130a0:	beq	130d0 <table_compare_ldouble@@Base+0x3c>
   130a4:	vldr	d6, [r0]
   130a8:	vldr	d7, [r1]
   130ac:	vcmpe.f64	d6, d7
   130b0:	vmrs	APSR_nzcv, fpscr
   130b4:	bgt	130d8 <table_compare_ldouble@@Base+0x44>
   130b8:	mvnmi	r0, #0
   130bc:	movpl	r0, #0
   130c0:	bx	lr
   130c4:	adds	r0, r1, #0
   130c8:	mvnne	r0, #0
   130cc:	bx	lr
   130d0:	mov	r0, #1
   130d4:	bx	lr
   130d8:	mov	r0, #1
   130dc:	bx	lr

000130e0 <table_compare_char@@Base>:
   130e0:	cmp	r0, #0
   130e4:	beq	13110 <table_compare_char@@Base+0x30>
   130e8:	cmp	r1, #0
   130ec:	beq	1311c <table_compare_char@@Base+0x3c>
   130f0:	ldrb	r0, [r0]
   130f4:	ldrb	r1, [r1]
   130f8:	cmp	r0, r1
   130fc:	bhi	13124 <table_compare_char@@Base+0x44>
   13100:	cmp	r0, r1
   13104:	movcs	r0, #0
   13108:	mvncc	r0, #0
   1310c:	bx	lr
   13110:	adds	r0, r1, #0
   13114:	mvnne	r0, #0
   13118:	bx	lr
   1311c:	mov	r0, #1
   13120:	bx	lr
   13124:	mov	r0, #1
   13128:	bx	lr

0001312c <table_compare_uchar@@Base>:
   1312c:	cmp	r0, #0
   13130:	beq	1315c <table_compare_uchar@@Base+0x30>
   13134:	cmp	r1, #0
   13138:	beq	13168 <table_compare_uchar@@Base+0x3c>
   1313c:	ldrb	r0, [r0]
   13140:	ldrb	r1, [r1]
   13144:	cmp	r0, r1
   13148:	bhi	13170 <table_compare_uchar@@Base+0x44>
   1314c:	cmp	r0, r1
   13150:	movcs	r0, #0
   13154:	mvncc	r0, #0
   13158:	bx	lr
   1315c:	adds	r0, r1, #0
   13160:	mvnne	r0, #0
   13164:	bx	lr
   13168:	mov	r0, #1
   1316c:	bx	lr
   13170:	mov	r0, #1
   13174:	bx	lr

00013178 <table_compare_ptr@@Base>:
   13178:	cmp	r0, r1
   1317c:	bhi	13190 <table_compare_ptr@@Base+0x18>
   13180:	cmp	r0, r1
   13184:	movcs	r0, #0
   13188:	mvncc	r0, #0
   1318c:	bx	lr
   13190:	mov	r0, #1
   13194:	bx	lr

00013198 <table_compare_string@@Base>:
   13198:	cmp	r0, #0
   1319c:	beq	131b4 <table_compare_string@@Base+0x1c>
   131a0:	cmp	r1, #0
   131a4:	beq	131c0 <table_compare_string@@Base+0x28>
   131a8:	push	{r4, lr}
   131ac:	bl	11ae4 <strcmp@plt>
   131b0:	pop	{r4, pc}
   131b4:	adds	r0, r1, #0
   131b8:	mvnne	r0, #0
   131bc:	bx	lr
   131c0:	mov	r0, #1
   131c4:	bx	lr

000131c8 <table_get_default_compare_function_for_data_type@@Base>:
   131c8:	cmp	r0, #23
   131cc:	ldrls	pc, [pc, r0, lsl #2]
   131d0:	b	132f4 <table_get_default_compare_function_for_data_type@@Base+0x12c>
   131d4:	andeq	r3, r1, r4, lsr r2
   131d8:	andeq	r3, r1, ip, lsr r2
   131dc:	andeq	r3, r1, r4, asr #4
   131e0:	andeq	r3, r1, ip, asr #4
   131e4:	andeq	r3, r1, r4, asr r2
   131e8:	andeq	r3, r1, ip, asr r2
   131ec:	andeq	r3, r1, r4, ror #4
   131f0:	andeq	r3, r1, ip, ror #4
   131f4:	andeq	r3, r1, r4, ror r2
   131f8:	andeq	r3, r1, ip, ror r2
   131fc:	andeq	r3, r1, r4, lsl #5
   13200:	andeq	r3, r1, ip, lsl #5
   13204:	muleq	r1, r4, r2
   13208:	muleq	r1, ip, r2
   1320c:	andeq	r3, r1, r4, lsr #5
   13210:	andeq	r3, r1, ip, lsr #5
   13214:			; <UNDEFINED> instruction: 0x000132bc
   13218:	andeq	r3, r1, r4, asr #5
   1321c:	andeq	r3, r1, ip, asr #5
   13220:	ldrdeq	r3, [r1], -ip
   13224:	andeq	r3, r1, r4, ror #5
   13228:			; <UNDEFINED> instruction: 0x000132b4
   1322c:	ldrdeq	r3, [r1], -r4
   13230:	andeq	r3, r1, ip, ror #5
   13234:	ldr	r0, [pc, #192]	; 132fc <table_get_default_compare_function_for_data_type@@Base+0x134>
   13238:	bx	lr
   1323c:	ldr	r0, [pc, #188]	; 13300 <table_get_default_compare_function_for_data_type@@Base+0x138>
   13240:	bx	lr
   13244:	ldr	r0, [pc, #184]	; 13304 <table_get_default_compare_function_for_data_type@@Base+0x13c>
   13248:	bx	lr
   1324c:	ldr	r0, [pc, #180]	; 13308 <table_get_default_compare_function_for_data_type@@Base+0x140>
   13250:	bx	lr
   13254:	ldr	r0, [pc, #176]	; 1330c <table_get_default_compare_function_for_data_type@@Base+0x144>
   13258:	bx	lr
   1325c:	ldr	r0, [pc, #172]	; 13310 <table_get_default_compare_function_for_data_type@@Base+0x148>
   13260:	bx	lr
   13264:	ldr	r0, [pc, #168]	; 13314 <table_get_default_compare_function_for_data_type@@Base+0x14c>
   13268:	bx	lr
   1326c:	ldr	r0, [pc, #164]	; 13318 <table_get_default_compare_function_for_data_type@@Base+0x150>
   13270:	bx	lr
   13274:	ldr	r0, [pc, #160]	; 1331c <table_get_default_compare_function_for_data_type@@Base+0x154>
   13278:	bx	lr
   1327c:	ldr	r0, [pc, #156]	; 13320 <table_get_default_compare_function_for_data_type@@Base+0x158>
   13280:	bx	lr
   13284:	ldr	r0, [pc, #152]	; 13324 <table_get_default_compare_function_for_data_type@@Base+0x15c>
   13288:	bx	lr
   1328c:	ldr	r0, [pc, #148]	; 13328 <table_get_default_compare_function_for_data_type@@Base+0x160>
   13290:	bx	lr
   13294:	ldr	r0, [pc, #144]	; 1332c <table_get_default_compare_function_for_data_type@@Base+0x164>
   13298:	bx	lr
   1329c:	ldr	r0, [pc, #140]	; 13330 <table_get_default_compare_function_for_data_type@@Base+0x168>
   132a0:	bx	lr
   132a4:	ldr	r0, [pc, #136]	; 13334 <table_get_default_compare_function_for_data_type@@Base+0x16c>
   132a8:	bx	lr
   132ac:	ldr	r0, [pc, #132]	; 13338 <table_get_default_compare_function_for_data_type@@Base+0x170>
   132b0:	bx	lr
   132b4:	ldr	r0, [pc, #128]	; 1333c <table_get_default_compare_function_for_data_type@@Base+0x174>
   132b8:	bx	lr
   132bc:	ldr	r0, [pc, #124]	; 13340 <table_get_default_compare_function_for_data_type@@Base+0x178>
   132c0:	bx	lr
   132c4:	ldr	r0, [pc, #120]	; 13344 <table_get_default_compare_function_for_data_type@@Base+0x17c>
   132c8:	bx	lr
   132cc:	ldr	r0, [pc, #116]	; 13348 <table_get_default_compare_function_for_data_type@@Base+0x180>
   132d0:	bx	lr
   132d4:	ldr	r0, [pc, #112]	; 1334c <table_get_default_compare_function_for_data_type@@Base+0x184>
   132d8:	bx	lr
   132dc:	ldr	r0, [pc, #108]	; 13350 <table_get_default_compare_function_for_data_type@@Base+0x188>
   132e0:	bx	lr
   132e4:	ldr	r0, [pc, #104]	; 13354 <table_get_default_compare_function_for_data_type@@Base+0x18c>
   132e8:	bx	lr
   132ec:	ldr	r0, [pc, #100]	; 13358 <table_get_default_compare_function_for_data_type@@Base+0x190>
   132f0:	bx	lr
   132f4:	mov	r0, #0
   132f8:	bx	lr
   132fc:	andeq	r2, r1, r0, lsr #22
   13300:	andeq	r2, r1, ip, ror #22
   13304:			; <UNDEFINED> instruction: 0x00012bb8
   13308:	andeq	r2, r1, r4, lsl #24
   1330c:	andeq	r2, r1, r0, asr ip
   13310:	muleq	r1, ip, ip
   13314:	andeq	r2, r1, r8, ror #25
   13318:	andeq	r2, r1, r4, lsr sp
   1331c:	andeq	r2, r1, r0, lsl #27
   13320:	ldrdeq	r2, [r1], -r8
   13324:	andeq	r2, r1, r8, lsr #28
   13328:	andeq	r2, r1, r4, ror lr
   1332c:	andeq	r2, r1, r0, asr #29
   13330:	andeq	r2, r1, ip, lsl #30
   13334:	andeq	r2, r1, r8, asr pc
   13338:			; <UNDEFINED> instruction: 0x00012fb0
   1333c:	muleq	r1, r8, r1
   13340:	strdeq	r2, [r1], -ip
   13344:	andeq	r3, r1, r8, asr #32
   13348:	muleq	r1, r4, r0
   1334c:	ldrdeq	r2, [r1], -r4
   13350:	andeq	r3, r1, r0, ror #1
   13354:	andeq	r3, r1, ip, lsr #2
   13358:	andeq	r3, r1, r8, ror r1

0001335c <table_get@@Base>:
   1335c:	push	{r4, lr}
   13360:	bl	14bf0 <table_get_cell_ptr@@Base>
   13364:	ldr	r0, [r0]
   13368:	pop	{r4, pc}

0001336c <table_get_bool@@Base>:
   1336c:	push	{r4, lr}
   13370:	bl	1335c <table_get@@Base>
   13374:	ldrb	r0, [r0]
   13378:	pop	{r4, pc}

0001337c <table_get_int@@Base>:
   1337c:	push	{r4, lr}
   13380:	bl	1335c <table_get@@Base>
   13384:	ldr	r0, [r0]
   13388:	pop	{r4, pc}

0001338c <table_get_uint@@Base>:
   1338c:	push	{r4, lr}
   13390:	bl	1335c <table_get@@Base>
   13394:	ldr	r0, [r0]
   13398:	pop	{r4, pc}

0001339c <table_get_int8@@Base>:
   1339c:	push	{r4, lr}
   133a0:	bl	1335c <table_get@@Base>
   133a4:	ldrsb	r0, [r0]
   133a8:	pop	{r4, pc}

000133ac <table_get_uint8@@Base>:
   133ac:	push	{r4, lr}
   133b0:	bl	1335c <table_get@@Base>
   133b4:	ldrb	r0, [r0]
   133b8:	pop	{r4, pc}

000133bc <table_get_int16@@Base>:
   133bc:	push	{r4, lr}
   133c0:	bl	1335c <table_get@@Base>
   133c4:	ldrsh	r0, [r0]
   133c8:	pop	{r4, pc}

000133cc <table_get_uint16@@Base>:
   133cc:	push	{r4, lr}
   133d0:	bl	1335c <table_get@@Base>
   133d4:	ldrh	r0, [r0]
   133d8:	pop	{r4, pc}

000133dc <table_get_int32@@Base>:
   133dc:	push	{r4, lr}
   133e0:	bl	1335c <table_get@@Base>
   133e4:	ldr	r0, [r0]
   133e8:	pop	{r4, pc}

000133ec <table_get_uint32@@Base>:
   133ec:	push	{r4, lr}
   133f0:	bl	1335c <table_get@@Base>
   133f4:	ldr	r0, [r0]
   133f8:	pop	{r4, pc}

000133fc <table_get_int64@@Base>:
   133fc:	push	{r4, lr}
   13400:	bl	1335c <table_get@@Base>
   13404:	ldrd	r0, [r0]
   13408:	pop	{r4, pc}

0001340c <table_get_uint64@@Base>:
   1340c:	push	{r4, lr}
   13410:	bl	1335c <table_get@@Base>
   13414:	ldrd	r0, [r0]
   13418:	pop	{r4, pc}

0001341c <table_get_short@@Base>:
   1341c:	push	{r4, lr}
   13420:	bl	1335c <table_get@@Base>
   13424:	ldrsh	r0, [r0]
   13428:	pop	{r4, pc}

0001342c <table_get_ushort@@Base>:
   1342c:	push	{r4, lr}
   13430:	bl	1335c <table_get@@Base>
   13434:	ldrh	r0, [r0]
   13438:	pop	{r4, pc}

0001343c <table_get_long@@Base>:
   1343c:	push	{r4, lr}
   13440:	bl	1335c <table_get@@Base>
   13444:	ldr	r0, [r0]
   13448:	pop	{r4, pc}

0001344c <table_get_ulong@@Base>:
   1344c:	push	{r4, lr}
   13450:	bl	1335c <table_get@@Base>
   13454:	ldr	r0, [r0]
   13458:	pop	{r4, pc}

0001345c <table_get_llong@@Base>:
   1345c:	push	{r4, lr}
   13460:	bl	1335c <table_get@@Base>
   13464:	ldrd	r0, [r0]
   13468:	pop	{r4, pc}

0001346c <table_get_ullong@@Base>:
   1346c:	push	{r4, lr}
   13470:	bl	1335c <table_get@@Base>
   13474:	ldrd	r0, [r0]
   13478:	pop	{r4, pc}

0001347c <table_get_float@@Base>:
   1347c:	push	{r4, lr}
   13480:	bl	1335c <table_get@@Base>
   13484:	vldr	s0, [r0]
   13488:	pop	{r4, pc}

0001348c <table_get_double@@Base>:
   1348c:	push	{r4, lr}
   13490:	bl	1335c <table_get@@Base>
   13494:	vldr	d0, [r0]
   13498:	pop	{r4, pc}

0001349c <table_get_ldouble@@Base>:
   1349c:	push	{r4, lr}
   134a0:	bl	1335c <table_get@@Base>
   134a4:	vldr	d0, [r0]
   134a8:	pop	{r4, pc}

000134ac <table_get_char@@Base>:
   134ac:	push	{r4, lr}
   134b0:	bl	1335c <table_get@@Base>
   134b4:	ldrb	r0, [r0]
   134b8:	pop	{r4, pc}

000134bc <table_get_uchar@@Base>:
   134bc:	push	{r4, lr}
   134c0:	bl	1335c <table_get@@Base>
   134c4:	ldrb	r0, [r0]
   134c8:	pop	{r4, pc}

000134cc <table_get_string@@Base>:
   134cc:	push	{r4, lr}
   134d0:	bl	1335c <table_get@@Base>
   134d4:	pop	{r4, pc}

000134d8 <table_get_ptr@@Base>:
   134d8:	push	{r4, lr}
   134dc:	bl	1335c <table_get@@Base>
   134e0:	pop	{r4, pc}

000134e4 <table_row_init@@Base>:
   134e4:	push	{r4, r5, r6, lr}
   134e8:	mov	r5, r1
   134ec:	ldr	r4, [r0, #16]
   134f0:	ldr	r0, [r0, #12]
   134f4:	lsl	r0, r0, #2
   134f8:	bl	11b20 <malloc@plt>
   134fc:	str	r0, [r4, r5, lsl #2]
   13500:	pop	{r4, r5, r6, pc}

00013504 <table_row_destroy@@Base>:
   13504:	push	{r4, r5, r6, r7, r8, lr}
   13508:	mov	r6, r0
   1350c:	mov	r5, r1
   13510:	bl	12780 <table_get_column_length@@Base>
   13514:	ldr	r8, [r6, #16]
   13518:	subs	r7, r0, #0
   1351c:	ble	13540 <table_row_destroy@@Base+0x3c>
   13520:	mov	r4, #0
   13524:	mov	r2, r4
   13528:	mov	r1, r5
   1352c:	mov	r0, r6
   13530:	bl	14c1c <table_cell_destroy@@Base>
   13534:	add	r4, r4, #1
   13538:	cmp	r7, r4
   1353c:	bne	13524 <table_row_destroy@@Base+0x20>
   13540:	ldr	r0, [r8, r5, lsl #2]
   13544:	cmp	r0, #0
   13548:	popeq	{r4, r5, r6, r7, r8, pc}
   1354c:	bl	11af0 <free@plt>
   13550:	pop	{r4, r5, r6, r7, r8, pc}

00013554 <table_get_row_length@@Base>:
   13554:	ldr	r0, [r0, #20]
   13558:	bx	lr

0001355c <table_add_row@@Base>:
   1355c:	push	{r4, r5, r6, r7, r8, lr}
   13560:	mov	r5, r0
   13564:	ldr	r4, [r0, #24]
   13568:	mov	r1, r4
   1356c:	ldr	r0, [r0, #20]
   13570:	bl	14e78 <table_cell_nullify@@Base+0x218>
   13574:	cmp	r1, #0
   13578:	beq	135e4 <table_add_row@@Base+0x88>
   1357c:	ldr	r7, [r5, #20]
   13580:	mov	r0, r5
   13584:	bl	12780 <table_get_column_length@@Base>
   13588:	mov	r6, r0
   1358c:	mov	r1, r7
   13590:	mov	r0, r5
   13594:	bl	134e4 <table_row_init@@Base>
   13598:	cmp	r6, #0
   1359c:	ble	135c0 <table_add_row@@Base+0x64>
   135a0:	mov	r4, #0
   135a4:	mov	r2, r4
   135a8:	mov	r1, r7
   135ac:	mov	r0, r5
   135b0:	bl	14c08 <table_cell_init@@Base>
   135b4:	add	r4, r4, #1
   135b8:	cmp	r6, r4
   135bc:	bne	135a4 <table_add_row@@Base+0x48>
   135c0:	mov	r3, #2
   135c4:	mvn	r2, #0
   135c8:	ldr	r1, [r5, #20]
   135cc:	mov	r0, r5
   135d0:	bl	12690 <table_notify@@Base>
   135d4:	ldr	r0, [r5, #20]
   135d8:	add	r3, r0, #1
   135dc:	str	r3, [r5, #20]
   135e0:	pop	{r4, r5, r6, r7, r8, pc}
   135e4:	ldr	r1, [r5, #28]
   135e8:	add	r1, r4, r1
   135ec:	str	r1, [r5, #28]
   135f0:	lsl	r1, r1, #2
   135f4:	ldr	r0, [r5, #16]
   135f8:	bl	11b08 <realloc@plt>
   135fc:	str	r0, [r5, #16]
   13600:	b	1357c <table_add_row@@Base+0x20>

00013604 <table_remove_row@@Base>:
   13604:	push	{r4, r5, r6, r7, r8, lr}
   13608:	mov	r5, r0
   1360c:	mov	r6, r1
   13610:	ldr	r7, [r0, #20]
   13614:	bl	12780 <table_get_column_length@@Base>
   13618:	subs	r8, r0, #0
   1361c:	ble	1366c <table_remove_row@@Base+0x68>
   13620:	mov	r4, #0
   13624:	b	13634 <table_remove_row@@Base+0x30>
   13628:	add	r4, r4, #1
   1362c:	cmp	r8, r4
   13630:	beq	1366c <table_remove_row@@Base+0x68>
   13634:	mov	r1, r4
   13638:	mov	r0, r5
   1363c:	bl	127e8 <table_get_column_data_type@@Base>
   13640:	cmp	r0, #23
   13644:	beq	13628 <table_remove_row@@Base+0x24>
   13648:	mov	r2, r4
   1364c:	mov	r1, r6
   13650:	mov	r0, r5
   13654:	bl	14bf0 <table_get_cell_ptr@@Base>
   13658:	ldr	r0, [r0]
   1365c:	cmp	r0, #0
   13660:	beq	13628 <table_remove_row@@Base+0x24>
   13664:	bl	11af0 <free@plt>
   13668:	b	13628 <table_remove_row@@Base+0x24>
   1366c:	lsl	r4, r6, #2
   13670:	ldr	r3, [r5, #16]
   13674:	ldr	r0, [r3, r6, lsl #2]
   13678:	cmp	r0, #0
   1367c:	beq	13684 <table_remove_row@@Base+0x80>
   13680:	bl	11af0 <free@plt>
   13684:	sub	r3, r7, #1
   13688:	cmp	r6, r3
   1368c:	bge	136b8 <table_remove_row@@Base+0xb4>
   13690:	mov	ip, r3
   13694:	mov	r3, r6
   13698:	ldr	r1, [r5, #16]
   1369c:	add	r2, r4, #4
   136a0:	ldr	r0, [r1, r2]
   136a4:	str	r0, [r1, r4]
   136a8:	add	r3, r3, #1
   136ac:	mov	r4, r2
   136b0:	cmp	ip, r3
   136b4:	bne	13698 <table_remove_row@@Base+0x94>
   136b8:	ldr	r0, [r5, #20]
   136bc:	sub	r0, r0, #1
   136c0:	str	r0, [r5, #20]
   136c4:	ldr	r4, [r5, #24]
   136c8:	mov	r1, r4
   136cc:	bl	14e78 <table_cell_nullify@@Base+0x218>
   136d0:	cmp	r1, #0
   136d4:	beq	136f4 <table_remove_row@@Base+0xf0>
   136d8:	mov	r3, #4
   136dc:	mvn	r2, #0
   136e0:	mov	r1, r6
   136e4:	mov	r0, r5
   136e8:	bl	12690 <table_notify@@Base>
   136ec:	mov	r0, #0
   136f0:	pop	{r4, r5, r6, r7, r8, pc}
   136f4:	ldr	r1, [r5, #28]
   136f8:	sub	r1, r1, r4
   136fc:	str	r1, [r5, #28]
   13700:	lsl	r1, r1, #2
   13704:	ldr	r0, [r5, #16]
   13708:	bl	11b08 <realloc@plt>
   1370c:	str	r0, [r5, #16]
   13710:	b	136d8 <table_remove_row@@Base+0xd4>

00013714 <table_get_row_ptr@@Base>:
   13714:	ldr	r0, [r0, #16]
   13718:	add	r0, r0, r1, lsl #2
   1371c:	bx	lr

00013720 <table_set_row_ptr@@Base>:
   13720:	ldr	r3, [r0, #16]
   13724:	ldr	r2, [r2]
   13728:	str	r2, [r3, r1, lsl #2]
   1372c:	bx	lr

00013730 <table_set@@Base>:
   13730:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13734:	mov	r5, r0
   13738:	mov	r9, r1
   1373c:	mov	r6, r2
   13740:	mov	r7, r3
   13744:	ldr	r4, [sp, #32]
   13748:	bl	14bf0 <table_get_cell_ptr@@Base>
   1374c:	mov	r8, r0
   13750:	mov	r1, r6
   13754:	mov	r0, r5
   13758:	bl	12a9c <table_get_col_ptr@@Base>
   1375c:	cmp	r4, #23
   13760:	ldrls	pc, [pc, r4, lsl #2]
   13764:	b	13d88 <table_set@@Base+0x658>
   13768:	andeq	r3, r1, r4, lsl #16
   1376c:	andeq	r3, r1, r0, asr #16
   13770:	andeq	r3, r1, ip, ror r8
   13774:			; <UNDEFINED> instruction: 0x000138b8
   13778:	strdeq	r3, [r1], -r4
   1377c:	andeq	r3, r1, r0, lsr r9
   13780:	andeq	r3, r1, ip, ror #18
   13784:	andeq	r3, r1, r8, lsr #19
   13788:	andeq	r3, r1, r4, ror #19
   1378c:	andeq	r3, r1, ip, lsr #20
   13790:	andeq	r3, r1, r0, ror sl
   13794:	andeq	r3, r1, ip, lsr #21
   13798:	andeq	r3, r1, r8, ror #21
   1379c:	andeq	r3, r1, r4, lsr #22
   137a0:	andeq	r3, r1, r0, ror #22
   137a4:	andeq	r3, r1, r4, lsr #23
   137a8:	andeq	r3, r1, r8, ror #23
   137ac:	andeq	r3, r1, r4, lsr #24
   137b0:	andeq	r3, r1, r8, ror #24
   137b4:	andeq	r3, r1, r4, ror #25
   137b8:	andeq	r3, r1, r0, lsr #26
   137bc:	andeq	r3, r1, ip, lsr #25
   137c0:	andeq	r3, r1, r8, asr #15
   137c4:	andeq	r3, r1, ip, asr sp
   137c8:	ldr	r3, [r0, #4]
   137cc:	cmp	r3, #22
   137d0:	bne	13a24 <table_set@@Base+0x2f4>
   137d4:	ldr	r0, [r8]
   137d8:	cmp	r0, #0
   137dc:	beq	137ec <table_set@@Base+0xbc>
   137e0:	ldrb	r3, [r7]
   137e4:	strb	r3, [r0]
   137e8:	b	13d6c <table_set@@Base+0x63c>
   137ec:	mov	r0, #1
   137f0:	bl	11b20 <malloc@plt>
   137f4:	str	r0, [r8]
   137f8:	cmp	r0, #0
   137fc:	bne	137e0 <table_set@@Base+0xb0>
   13800:	b	13a24 <table_set@@Base+0x2f4>
   13804:	ldr	r3, [r0, #4]
   13808:	cmp	r3, #0
   1380c:	bne	13a24 <table_set@@Base+0x2f4>
   13810:	ldr	r0, [r8]
   13814:	cmp	r0, #0
   13818:	beq	13828 <table_set@@Base+0xf8>
   1381c:	ldr	r3, [r7]
   13820:	str	r3, [r0]
   13824:	b	13d6c <table_set@@Base+0x63c>
   13828:	mov	r0, #4
   1382c:	bl	11b20 <malloc@plt>
   13830:	str	r0, [r8]
   13834:	cmp	r0, #0
   13838:	bne	1381c <table_set@@Base+0xec>
   1383c:	b	13a24 <table_set@@Base+0x2f4>
   13840:	ldr	r3, [r0, #4]
   13844:	cmp	r3, #1
   13848:	bne	13a24 <table_set@@Base+0x2f4>
   1384c:	ldr	r0, [r8]
   13850:	cmp	r0, #0
   13854:	beq	13864 <table_set@@Base+0x134>
   13858:	ldr	r3, [r7]
   1385c:	str	r3, [r0]
   13860:	b	13d6c <table_set@@Base+0x63c>
   13864:	mov	r0, #4
   13868:	bl	11b20 <malloc@plt>
   1386c:	str	r0, [r8]
   13870:	cmp	r0, #0
   13874:	bne	13858 <table_set@@Base+0x128>
   13878:	b	13a24 <table_set@@Base+0x2f4>
   1387c:	ldr	r3, [r0, #4]
   13880:	cmp	r3, #2
   13884:	bne	13a24 <table_set@@Base+0x2f4>
   13888:	ldr	r0, [r8]
   1388c:	cmp	r0, #0
   13890:	beq	138a0 <table_set@@Base+0x170>
   13894:	ldrb	r3, [r7]
   13898:	strb	r3, [r0]
   1389c:	b	13d6c <table_set@@Base+0x63c>
   138a0:	mov	r0, #1
   138a4:	bl	11b20 <malloc@plt>
   138a8:	str	r0, [r8]
   138ac:	cmp	r0, #0
   138b0:	bne	13894 <table_set@@Base+0x164>
   138b4:	b	13a24 <table_set@@Base+0x2f4>
   138b8:	ldr	r3, [r0, #4]
   138bc:	cmp	r3, #3
   138c0:	bne	13a24 <table_set@@Base+0x2f4>
   138c4:	ldr	r0, [r8]
   138c8:	cmp	r0, #0
   138cc:	beq	138dc <table_set@@Base+0x1ac>
   138d0:	ldrb	r3, [r7]
   138d4:	strb	r3, [r0]
   138d8:	b	13d6c <table_set@@Base+0x63c>
   138dc:	mov	r0, #1
   138e0:	bl	11b20 <malloc@plt>
   138e4:	str	r0, [r8]
   138e8:	cmp	r0, #0
   138ec:	bne	138d0 <table_set@@Base+0x1a0>
   138f0:	b	13a24 <table_set@@Base+0x2f4>
   138f4:	ldr	r3, [r0, #4]
   138f8:	cmp	r3, #4
   138fc:	bne	13a24 <table_set@@Base+0x2f4>
   13900:	ldr	r0, [r8]
   13904:	cmp	r0, #0
   13908:	beq	13918 <table_set@@Base+0x1e8>
   1390c:	ldrh	r3, [r7]
   13910:	strh	r3, [r0]
   13914:	b	13d6c <table_set@@Base+0x63c>
   13918:	mov	r0, #2
   1391c:	bl	11b20 <malloc@plt>
   13920:	str	r0, [r8]
   13924:	cmp	r0, #0
   13928:	bne	1390c <table_set@@Base+0x1dc>
   1392c:	b	13a24 <table_set@@Base+0x2f4>
   13930:	ldr	r3, [r0, #4]
   13934:	cmp	r3, #5
   13938:	bne	13a24 <table_set@@Base+0x2f4>
   1393c:	ldr	r0, [r8]
   13940:	cmp	r0, #0
   13944:	beq	13954 <table_set@@Base+0x224>
   13948:	ldrh	r3, [r7]
   1394c:	strh	r3, [r0]
   13950:	b	13d6c <table_set@@Base+0x63c>
   13954:	mov	r0, #2
   13958:	bl	11b20 <malloc@plt>
   1395c:	str	r0, [r8]
   13960:	cmp	r0, #0
   13964:	bne	13948 <table_set@@Base+0x218>
   13968:	b	13a24 <table_set@@Base+0x2f4>
   1396c:	ldr	r3, [r0, #4]
   13970:	cmp	r3, #6
   13974:	bne	13a24 <table_set@@Base+0x2f4>
   13978:	ldr	r0, [r8]
   1397c:	cmp	r0, #0
   13980:	beq	13990 <table_set@@Base+0x260>
   13984:	ldr	r3, [r7]
   13988:	str	r3, [r0]
   1398c:	b	13d6c <table_set@@Base+0x63c>
   13990:	mov	r0, #4
   13994:	bl	11b20 <malloc@plt>
   13998:	str	r0, [r8]
   1399c:	cmp	r0, #0
   139a0:	bne	13984 <table_set@@Base+0x254>
   139a4:	b	13a24 <table_set@@Base+0x2f4>
   139a8:	ldr	r3, [r0, #4]
   139ac:	cmp	r3, #7
   139b0:	bne	13a24 <table_set@@Base+0x2f4>
   139b4:	ldr	r0, [r8]
   139b8:	cmp	r0, #0
   139bc:	beq	139cc <table_set@@Base+0x29c>
   139c0:	ldr	r3, [r7]
   139c4:	str	r3, [r0]
   139c8:	b	13d6c <table_set@@Base+0x63c>
   139cc:	mov	r0, #4
   139d0:	bl	11b20 <malloc@plt>
   139d4:	str	r0, [r8]
   139d8:	cmp	r0, #0
   139dc:	bne	139c0 <table_set@@Base+0x290>
   139e0:	b	13a24 <table_set@@Base+0x2f4>
   139e4:	ldr	r3, [r0, #4]
   139e8:	cmp	r3, #8
   139ec:	bne	13a24 <table_set@@Base+0x2f4>
   139f0:	ldr	r0, [r8]
   139f4:	cmp	r0, #0
   139f8:	beq	13a10 <table_set@@Base+0x2e0>
   139fc:	ldr	r2, [r7]
   13a00:	ldr	r3, [r7, #4]
   13a04:	str	r2, [r0]
   13a08:	str	r3, [r0, #4]
   13a0c:	b	13d6c <table_set@@Base+0x63c>
   13a10:	mov	r0, #8
   13a14:	bl	11b20 <malloc@plt>
   13a18:	str	r0, [r8]
   13a1c:	cmp	r0, #0
   13a20:	bne	139fc <table_set@@Base+0x2cc>
   13a24:	mvn	r0, #0
   13a28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13a2c:	ldr	r3, [r0, #4]
   13a30:	cmp	r3, #9
   13a34:	bne	13a24 <table_set@@Base+0x2f4>
   13a38:	ldr	r0, [r8]
   13a3c:	cmp	r0, #0
   13a40:	beq	13a58 <table_set@@Base+0x328>
   13a44:	ldr	r2, [r7]
   13a48:	ldr	r3, [r7, #4]
   13a4c:	str	r2, [r0]
   13a50:	str	r3, [r0, #4]
   13a54:	b	13d6c <table_set@@Base+0x63c>
   13a58:	mov	r0, #8
   13a5c:	bl	11b20 <malloc@plt>
   13a60:	str	r0, [r8]
   13a64:	cmp	r0, #0
   13a68:	bne	13a44 <table_set@@Base+0x314>
   13a6c:	b	13a24 <table_set@@Base+0x2f4>
   13a70:	ldr	r3, [r0, #4]
   13a74:	cmp	r3, #10
   13a78:	bne	13a24 <table_set@@Base+0x2f4>
   13a7c:	ldr	r0, [r8]
   13a80:	cmp	r0, #0
   13a84:	beq	13a94 <table_set@@Base+0x364>
   13a88:	ldrh	r3, [r7]
   13a8c:	strh	r3, [r0]
   13a90:	b	13d6c <table_set@@Base+0x63c>
   13a94:	mov	r0, #2
   13a98:	bl	11b20 <malloc@plt>
   13a9c:	str	r0, [r8]
   13aa0:	cmp	r0, #0
   13aa4:	bne	13a88 <table_set@@Base+0x358>
   13aa8:	b	13a24 <table_set@@Base+0x2f4>
   13aac:	ldr	r3, [r0, #4]
   13ab0:	cmp	r3, #11
   13ab4:	bne	13a24 <table_set@@Base+0x2f4>
   13ab8:	ldr	r0, [r8]
   13abc:	cmp	r0, #0
   13ac0:	beq	13ad0 <table_set@@Base+0x3a0>
   13ac4:	ldrh	r3, [r7]
   13ac8:	strh	r3, [r0]
   13acc:	b	13d6c <table_set@@Base+0x63c>
   13ad0:	mov	r0, #2
   13ad4:	bl	11b20 <malloc@plt>
   13ad8:	str	r0, [r8]
   13adc:	cmp	r0, #0
   13ae0:	bne	13ac4 <table_set@@Base+0x394>
   13ae4:	b	13a24 <table_set@@Base+0x2f4>
   13ae8:	ldr	r3, [r0, #4]
   13aec:	cmp	r3, #12
   13af0:	bne	13a24 <table_set@@Base+0x2f4>
   13af4:	ldr	r0, [r8]
   13af8:	cmp	r0, #0
   13afc:	beq	13b0c <table_set@@Base+0x3dc>
   13b00:	ldr	r3, [r7]
   13b04:	str	r3, [r0]
   13b08:	b	13d6c <table_set@@Base+0x63c>
   13b0c:	mov	r0, #4
   13b10:	bl	11b20 <malloc@plt>
   13b14:	str	r0, [r8]
   13b18:	cmp	r0, #0
   13b1c:	bne	13b00 <table_set@@Base+0x3d0>
   13b20:	b	13a24 <table_set@@Base+0x2f4>
   13b24:	ldr	r3, [r0, #4]
   13b28:	cmp	r3, #13
   13b2c:	bne	13a24 <table_set@@Base+0x2f4>
   13b30:	ldr	r0, [r8]
   13b34:	cmp	r0, #0
   13b38:	beq	13b48 <table_set@@Base+0x418>
   13b3c:	ldr	r3, [r7]
   13b40:	str	r3, [r0]
   13b44:	b	13d6c <table_set@@Base+0x63c>
   13b48:	mov	r0, #4
   13b4c:	bl	11b20 <malloc@plt>
   13b50:	str	r0, [r8]
   13b54:	cmp	r0, #0
   13b58:	bne	13b3c <table_set@@Base+0x40c>
   13b5c:	b	13a24 <table_set@@Base+0x2f4>
   13b60:	ldr	r3, [r0, #4]
   13b64:	cmp	r3, #14
   13b68:	bne	13a24 <table_set@@Base+0x2f4>
   13b6c:	ldr	r0, [r8]
   13b70:	cmp	r0, #0
   13b74:	beq	13b8c <table_set@@Base+0x45c>
   13b78:	ldr	r2, [r7]
   13b7c:	ldr	r3, [r7, #4]
   13b80:	str	r2, [r0]
   13b84:	str	r3, [r0, #4]
   13b88:	b	13d6c <table_set@@Base+0x63c>
   13b8c:	mov	r0, #8
   13b90:	bl	11b20 <malloc@plt>
   13b94:	str	r0, [r8]
   13b98:	cmp	r0, #0
   13b9c:	bne	13b78 <table_set@@Base+0x448>
   13ba0:	b	13a24 <table_set@@Base+0x2f4>
   13ba4:	ldr	r3, [r0, #4]
   13ba8:	cmp	r3, #15
   13bac:	bne	13a24 <table_set@@Base+0x2f4>
   13bb0:	ldr	r0, [r8]
   13bb4:	cmp	r0, #0
   13bb8:	beq	13bd0 <table_set@@Base+0x4a0>
   13bbc:	ldr	r2, [r7]
   13bc0:	ldr	r3, [r7, #4]
   13bc4:	str	r2, [r0]
   13bc8:	str	r3, [r0, #4]
   13bcc:	b	13d6c <table_set@@Base+0x63c>
   13bd0:	mov	r0, #8
   13bd4:	bl	11b20 <malloc@plt>
   13bd8:	str	r0, [r8]
   13bdc:	cmp	r0, #0
   13be0:	bne	13bbc <table_set@@Base+0x48c>
   13be4:	b	13a24 <table_set@@Base+0x2f4>
   13be8:	ldr	r3, [r0, #4]
   13bec:	cmp	r3, #16
   13bf0:	bne	13a24 <table_set@@Base+0x2f4>
   13bf4:	ldr	r0, [r8]
   13bf8:	cmp	r0, #0
   13bfc:	beq	13c0c <table_set@@Base+0x4dc>
   13c00:	ldr	r3, [r7]
   13c04:	str	r3, [r0]
   13c08:	b	13d6c <table_set@@Base+0x63c>
   13c0c:	mov	r0, #4
   13c10:	bl	11b20 <malloc@plt>
   13c14:	str	r0, [r8]
   13c18:	cmp	r0, #0
   13c1c:	bne	13c00 <table_set@@Base+0x4d0>
   13c20:	b	13a24 <table_set@@Base+0x2f4>
   13c24:	ldr	r3, [r0, #4]
   13c28:	cmp	r3, #17
   13c2c:	bne	13a24 <table_set@@Base+0x2f4>
   13c30:	ldr	r0, [r8]
   13c34:	cmp	r0, #0
   13c38:	beq	13c50 <table_set@@Base+0x520>
   13c3c:	ldr	r2, [r7]
   13c40:	ldr	r3, [r7, #4]
   13c44:	str	r2, [r0]
   13c48:	str	r3, [r0, #4]
   13c4c:	b	13d6c <table_set@@Base+0x63c>
   13c50:	mov	r0, #8
   13c54:	bl	11b20 <malloc@plt>
   13c58:	str	r0, [r8]
   13c5c:	cmp	r0, #0
   13c60:	bne	13c3c <table_set@@Base+0x50c>
   13c64:	b	13a24 <table_set@@Base+0x2f4>
   13c68:	ldr	r3, [r0, #4]
   13c6c:	cmp	r3, #18
   13c70:	bne	13a24 <table_set@@Base+0x2f4>
   13c74:	ldr	r0, [r8]
   13c78:	cmp	r0, #0
   13c7c:	beq	13c94 <table_set@@Base+0x564>
   13c80:	ldr	r2, [r7]
   13c84:	ldr	r3, [r7, #4]
   13c88:	str	r2, [r0]
   13c8c:	str	r3, [r0, #4]
   13c90:	b	13d6c <table_set@@Base+0x63c>
   13c94:	mov	r0, #8
   13c98:	bl	11b20 <malloc@plt>
   13c9c:	str	r0, [r8]
   13ca0:	cmp	r0, #0
   13ca4:	bne	13c80 <table_set@@Base+0x550>
   13ca8:	b	13a24 <table_set@@Base+0x2f4>
   13cac:	ldr	r3, [r0, #4]
   13cb0:	cmp	r3, #21
   13cb4:	bne	13a24 <table_set@@Base+0x2f4>
   13cb8:	mov	r0, r7
   13cbc:	bl	11b44 <strlen@plt>
   13cc0:	add	r1, r0, #1
   13cc4:	ldr	r0, [r8]
   13cc8:	bl	11b08 <realloc@plt>
   13ccc:	str	r0, [r8]
   13cd0:	cmp	r0, #0
   13cd4:	beq	13a24 <table_set@@Base+0x2f4>
   13cd8:	mov	r1, r7
   13cdc:	bl	11b14 <strcpy@plt>
   13ce0:	b	13d6c <table_set@@Base+0x63c>
   13ce4:	ldr	r3, [r0, #4]
   13ce8:	cmp	r3, #19
   13cec:	bne	13a24 <table_set@@Base+0x2f4>
   13cf0:	ldr	r0, [r8]
   13cf4:	cmp	r0, #0
   13cf8:	beq	13d08 <table_set@@Base+0x5d8>
   13cfc:	ldrb	r3, [r7]
   13d00:	strb	r3, [r0]
   13d04:	b	13d6c <table_set@@Base+0x63c>
   13d08:	mov	r0, #1
   13d0c:	bl	11b20 <malloc@plt>
   13d10:	str	r0, [r8]
   13d14:	cmp	r0, #0
   13d18:	bne	13cfc <table_set@@Base+0x5cc>
   13d1c:	b	13a24 <table_set@@Base+0x2f4>
   13d20:	ldr	r3, [r0, #4]
   13d24:	cmp	r3, #20
   13d28:	bne	13a24 <table_set@@Base+0x2f4>
   13d2c:	ldr	r0, [r8]
   13d30:	cmp	r0, #0
   13d34:	beq	13d44 <table_set@@Base+0x614>
   13d38:	ldrb	r3, [r7]
   13d3c:	strb	r3, [r0]
   13d40:	b	13d6c <table_set@@Base+0x63c>
   13d44:	mov	r0, #1
   13d48:	bl	11b20 <malloc@plt>
   13d4c:	str	r0, [r8]
   13d50:	cmp	r0, #0
   13d54:	bne	13d38 <table_set@@Base+0x608>
   13d58:	b	13a24 <table_set@@Base+0x2f4>
   13d5c:	ldr	r3, [r0, #4]
   13d60:	cmp	r3, #23
   13d64:	bne	13a24 <table_set@@Base+0x2f4>
   13d68:	str	r7, [r8]
   13d6c:	mov	r3, #1
   13d70:	mov	r2, r6
   13d74:	mov	r1, r9
   13d78:	mov	r0, r5
   13d7c:	bl	12690 <table_notify@@Base>
   13d80:	mov	r0, #0
   13d84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d88:	mvn	r0, #0
   13d8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

00013d90 <table_set_bool@@Base>:
   13d90:	push	{lr}		; (str lr, [sp, #-4]!)
   13d94:	sub	sp, sp, #20
   13d98:	add	ip, sp, #16
   13d9c:	strb	r3, [ip, #-1]!
   13da0:	mov	r3, #22
   13da4:	str	r3, [sp]
   13da8:	mov	r3, ip
   13dac:	bl	13730 <table_set@@Base>
   13db0:	add	sp, sp, #20
   13db4:	pop	{pc}		; (ldr pc, [sp], #4)

00013db8 <table_set_int@@Base>:
   13db8:	push	{lr}		; (str lr, [sp, #-4]!)
   13dbc:	sub	sp, sp, #20
   13dc0:	add	ip, sp, #16
   13dc4:	str	r3, [ip, #-4]!
   13dc8:	mov	r3, #0
   13dcc:	str	r3, [sp]
   13dd0:	mov	r3, ip
   13dd4:	bl	13730 <table_set@@Base>
   13dd8:	add	sp, sp, #20
   13ddc:	pop	{pc}		; (ldr pc, [sp], #4)

00013de0 <table_set_uint@@Base>:
   13de0:	push	{lr}		; (str lr, [sp, #-4]!)
   13de4:	sub	sp, sp, #20
   13de8:	add	ip, sp, #16
   13dec:	str	r3, [ip, #-4]!
   13df0:	mov	r3, #1
   13df4:	str	r3, [sp]
   13df8:	mov	r3, ip
   13dfc:	bl	13730 <table_set@@Base>
   13e00:	add	sp, sp, #20
   13e04:	pop	{pc}		; (ldr pc, [sp], #4)

00013e08 <table_set_int8@@Base>:
   13e08:	push	{lr}		; (str lr, [sp, #-4]!)
   13e0c:	sub	sp, sp, #20
   13e10:	add	ip, sp, #16
   13e14:	strb	r3, [ip, #-1]!
   13e18:	mov	r3, #2
   13e1c:	str	r3, [sp]
   13e20:	mov	r3, ip
   13e24:	bl	13730 <table_set@@Base>
   13e28:	add	sp, sp, #20
   13e2c:	pop	{pc}		; (ldr pc, [sp], #4)

00013e30 <table_set_uint8@@Base>:
   13e30:	push	{lr}		; (str lr, [sp, #-4]!)
   13e34:	sub	sp, sp, #20
   13e38:	add	ip, sp, #16
   13e3c:	strb	r3, [ip, #-1]!
   13e40:	mov	r3, #3
   13e44:	str	r3, [sp]
   13e48:	mov	r3, ip
   13e4c:	bl	13730 <table_set@@Base>
   13e50:	add	sp, sp, #20
   13e54:	pop	{pc}		; (ldr pc, [sp], #4)

00013e58 <table_set_int16@@Base>:
   13e58:	push	{lr}		; (str lr, [sp, #-4]!)
   13e5c:	sub	sp, sp, #20
   13e60:	add	ip, sp, #16
   13e64:	strh	r3, [ip, #-2]!
   13e68:	mov	r3, #4
   13e6c:	str	r3, [sp]
   13e70:	mov	r3, ip
   13e74:	bl	13730 <table_set@@Base>
   13e78:	add	sp, sp, #20
   13e7c:	pop	{pc}		; (ldr pc, [sp], #4)

00013e80 <table_set_uint16@@Base>:
   13e80:	push	{lr}		; (str lr, [sp, #-4]!)
   13e84:	sub	sp, sp, #20
   13e88:	add	ip, sp, #16
   13e8c:	strh	r3, [ip, #-2]!
   13e90:	mov	r3, #5
   13e94:	str	r3, [sp]
   13e98:	mov	r3, ip
   13e9c:	bl	13730 <table_set@@Base>
   13ea0:	add	sp, sp, #20
   13ea4:	pop	{pc}		; (ldr pc, [sp], #4)

00013ea8 <table_set_int32@@Base>:
   13ea8:	push	{lr}		; (str lr, [sp, #-4]!)
   13eac:	sub	sp, sp, #20
   13eb0:	add	ip, sp, #16
   13eb4:	str	r3, [ip, #-4]!
   13eb8:	mov	r3, #6
   13ebc:	str	r3, [sp]
   13ec0:	mov	r3, ip
   13ec4:	bl	13730 <table_set@@Base>
   13ec8:	add	sp, sp, #20
   13ecc:	pop	{pc}		; (ldr pc, [sp], #4)

00013ed0 <table_set_uint32@@Base>:
   13ed0:	push	{lr}		; (str lr, [sp, #-4]!)
   13ed4:	sub	sp, sp, #20
   13ed8:	add	ip, sp, #16
   13edc:	str	r3, [ip, #-4]!
   13ee0:	mov	r3, #7
   13ee4:	str	r3, [sp]
   13ee8:	mov	r3, ip
   13eec:	bl	13730 <table_set@@Base>
   13ef0:	add	sp, sp, #20
   13ef4:	pop	{pc}		; (ldr pc, [sp], #4)

00013ef8 <table_set_int64@@Base>:
   13ef8:	push	{lr}		; (str lr, [sp, #-4]!)
   13efc:	sub	sp, sp, #12
   13f00:	mov	r3, #8
   13f04:	str	r3, [sp]
   13f08:	add	r3, sp, #16
   13f0c:	bl	13730 <table_set@@Base>
   13f10:	add	sp, sp, #12
   13f14:	pop	{pc}		; (ldr pc, [sp], #4)

00013f18 <table_set_uint64@@Base>:
   13f18:	push	{lr}		; (str lr, [sp, #-4]!)
   13f1c:	sub	sp, sp, #12
   13f20:	mov	r3, #9
   13f24:	str	r3, [sp]
   13f28:	add	r3, sp, #16
   13f2c:	bl	13730 <table_set@@Base>
   13f30:	add	sp, sp, #12
   13f34:	pop	{pc}		; (ldr pc, [sp], #4)

00013f38 <table_set_short@@Base>:
   13f38:	push	{lr}		; (str lr, [sp, #-4]!)
   13f3c:	sub	sp, sp, #20
   13f40:	add	ip, sp, #16
   13f44:	strh	r3, [ip, #-2]!
   13f48:	mov	r3, #10
   13f4c:	str	r3, [sp]
   13f50:	mov	r3, ip
   13f54:	bl	13730 <table_set@@Base>
   13f58:	add	sp, sp, #20
   13f5c:	pop	{pc}		; (ldr pc, [sp], #4)

00013f60 <table_set_ushort@@Base>:
   13f60:	push	{lr}		; (str lr, [sp, #-4]!)
   13f64:	sub	sp, sp, #20
   13f68:	add	ip, sp, #16
   13f6c:	strh	r3, [ip, #-2]!
   13f70:	mov	r3, #11
   13f74:	str	r3, [sp]
   13f78:	mov	r3, ip
   13f7c:	bl	13730 <table_set@@Base>
   13f80:	add	sp, sp, #20
   13f84:	pop	{pc}		; (ldr pc, [sp], #4)

00013f88 <table_set_long@@Base>:
   13f88:	push	{lr}		; (str lr, [sp, #-4]!)
   13f8c:	sub	sp, sp, #20
   13f90:	add	ip, sp, #16
   13f94:	str	r3, [ip, #-4]!
   13f98:	mov	r3, #12
   13f9c:	str	r3, [sp]
   13fa0:	mov	r3, ip
   13fa4:	bl	13730 <table_set@@Base>
   13fa8:	add	sp, sp, #20
   13fac:	pop	{pc}		; (ldr pc, [sp], #4)

00013fb0 <table_set_ulong@@Base>:
   13fb0:	push	{lr}		; (str lr, [sp, #-4]!)
   13fb4:	sub	sp, sp, #20
   13fb8:	add	ip, sp, #16
   13fbc:	str	r3, [ip, #-4]!
   13fc0:	mov	r3, #13
   13fc4:	str	r3, [sp]
   13fc8:	mov	r3, ip
   13fcc:	bl	13730 <table_set@@Base>
   13fd0:	add	sp, sp, #20
   13fd4:	pop	{pc}		; (ldr pc, [sp], #4)

00013fd8 <table_set_llong@@Base>:
   13fd8:	push	{lr}		; (str lr, [sp, #-4]!)
   13fdc:	sub	sp, sp, #12
   13fe0:	mov	r3, #14
   13fe4:	str	r3, [sp]
   13fe8:	add	r3, sp, #16
   13fec:	bl	13730 <table_set@@Base>
   13ff0:	add	sp, sp, #12
   13ff4:	pop	{pc}		; (ldr pc, [sp], #4)

00013ff8 <table_set_ullong@@Base>:
   13ff8:	push	{lr}		; (str lr, [sp, #-4]!)
   13ffc:	sub	sp, sp, #12
   14000:	mov	r3, #15
   14004:	str	r3, [sp]
   14008:	add	r3, sp, #16
   1400c:	bl	13730 <table_set@@Base>
   14010:	add	sp, sp, #12
   14014:	pop	{pc}		; (ldr pc, [sp], #4)

00014018 <table_set_float@@Base>:
   14018:	push	{lr}		; (str lr, [sp, #-4]!)
   1401c:	sub	sp, sp, #20
   14020:	add	r3, sp, #16
   14024:	vstmdb	r3!, {s0}
   14028:	mov	ip, #16
   1402c:	str	ip, [sp]
   14030:	bl	13730 <table_set@@Base>
   14034:	add	sp, sp, #20
   14038:	pop	{pc}		; (ldr pc, [sp], #4)

0001403c <table_set_double@@Base>:
   1403c:	push	{lr}		; (str lr, [sp, #-4]!)
   14040:	sub	sp, sp, #20
   14044:	add	r3, sp, #16
   14048:	vstmdb	r3!, {d0}
   1404c:	mov	ip, #17
   14050:	str	ip, [sp]
   14054:	bl	13730 <table_set@@Base>
   14058:	add	sp, sp, #20
   1405c:	pop	{pc}		; (ldr pc, [sp], #4)

00014060 <table_set_ldouble@@Base>:
   14060:	push	{lr}		; (str lr, [sp, #-4]!)
   14064:	sub	sp, sp, #20
   14068:	add	r3, sp, #16
   1406c:	vstmdb	r3!, {d0}
   14070:	mov	ip, #18
   14074:	str	ip, [sp]
   14078:	bl	13730 <table_set@@Base>
   1407c:	add	sp, sp, #20
   14080:	pop	{pc}		; (ldr pc, [sp], #4)

00014084 <table_set_string@@Base>:
   14084:	push	{lr}		; (str lr, [sp, #-4]!)
   14088:	sub	sp, sp, #12
   1408c:	mov	ip, #21
   14090:	str	ip, [sp]
   14094:	bl	13730 <table_set@@Base>
   14098:	add	sp, sp, #12
   1409c:	pop	{pc}		; (ldr pc, [sp], #4)

000140a0 <table_set_char@@Base>:
   140a0:	push	{lr}		; (str lr, [sp, #-4]!)
   140a4:	sub	sp, sp, #20
   140a8:	add	ip, sp, #16
   140ac:	strb	r3, [ip, #-1]!
   140b0:	mov	r3, #19
   140b4:	str	r3, [sp]
   140b8:	mov	r3, ip
   140bc:	bl	13730 <table_set@@Base>
   140c0:	add	sp, sp, #20
   140c4:	pop	{pc}		; (ldr pc, [sp], #4)

000140c8 <table_set_uchar@@Base>:
   140c8:	push	{lr}		; (str lr, [sp, #-4]!)
   140cc:	sub	sp, sp, #20
   140d0:	add	ip, sp, #16
   140d4:	strb	r3, [ip, #-1]!
   140d8:	mov	r3, #20
   140dc:	str	r3, [sp]
   140e0:	mov	r3, ip
   140e4:	bl	13730 <table_set@@Base>
   140e8:	add	sp, sp, #20
   140ec:	pop	{pc}		; (ldr pc, [sp], #4)

000140f0 <table_set_ptr@@Base>:
   140f0:	push	{lr}		; (str lr, [sp, #-4]!)
   140f4:	sub	sp, sp, #12
   140f8:	mov	ip, #23
   140fc:	str	ip, [sp]
   14100:	bl	13730 <table_set@@Base>
   14104:	add	sp, sp, #12
   14108:	pop	{pc}		; (ldr pc, [sp], #4)

0001410c <table_cell_to_buffer@@Base>:
   1410c:	push	{r4, r5, r6, r7, lr}
   14110:	sub	sp, sp, #12
   14114:	mov	r6, r0
   14118:	mov	r7, r1
   1411c:	mov	r4, r2
   14120:	mov	r5, r3
   14124:	mov	r1, r2
   14128:	bl	127e8 <table_get_column_data_type@@Base>
   1412c:	cmp	r0, #23
   14130:	ldrls	pc, [pc, r0, lsl #2]
   14134:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14138:	muleq	r1, r8, r1
   1413c:	andeq	r4, r1, r8, asr #3
   14140:	strdeq	r4, [r1], -r0
   14144:	andeq	r4, r1, r8, lsl r2
   14148:	andeq	r4, r1, r0, asr #4
   1414c:	andeq	r4, r1, r8, ror #4
   14150:	muleq	r1, r0, r2
   14154:			; <UNDEFINED> instruction: 0x000142b8
   14158:	andeq	r4, r1, r0, ror #5
   1415c:	andeq	r4, r1, r8, lsl #6
   14160:	andeq	r4, r1, r0, lsr r3
   14164:	andeq	r4, r1, r8, asr r3
   14168:	andeq	r4, r1, r0, lsl #7
   1416c:	andeq	r4, r1, r8, lsr #7
   14170:	ldrdeq	r4, [r1], -r0
   14174:	strdeq	r4, [r1], -r8
   14178:	andeq	r4, r1, r8, asr #8
   1417c:	andeq	r4, r1, r4, ror r4
   14180:	muleq	r1, ip, r4
   14184:	andeq	r4, r1, ip, ror #9
   14188:	andeq	r4, r1, r4, lsl r5
   1418c:	andeq	r4, r1, r0, lsr #8
   14190:	andeq	r4, r1, r4, asr #9
   14194:	andeq	r4, r1, ip, lsr r5
   14198:	mov	r2, r4
   1419c:	mov	r1, r7
   141a0:	mov	r0, r6
   141a4:	bl	1337c <table_get_int@@Base>
   141a8:	mov	r3, r0
   141ac:	ldr	r2, [pc, #944]	; 14564 <table_cell_to_buffer@@Base+0x458>
   141b0:	ldr	r1, [sp, #32]
   141b4:	mov	r0, r5
   141b8:	bl	11b5c <snprintf@plt>
   141bc:	mov	r0, #0
   141c0:	add	sp, sp, #12
   141c4:	pop	{r4, r5, r6, r7, pc}
   141c8:	mov	r2, r4
   141cc:	mov	r1, r7
   141d0:	mov	r0, r6
   141d4:	bl	1338c <table_get_uint@@Base>
   141d8:	mov	r3, r0
   141dc:	ldr	r2, [pc, #900]	; 14568 <table_cell_to_buffer@@Base+0x45c>
   141e0:	ldr	r1, [sp, #32]
   141e4:	mov	r0, r5
   141e8:	bl	11b5c <snprintf@plt>
   141ec:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   141f0:	mov	r2, r4
   141f4:	mov	r1, r7
   141f8:	mov	r0, r6
   141fc:	bl	1339c <table_get_int8@@Base>
   14200:	mov	r3, r0
   14204:	ldr	r2, [pc, #856]	; 14564 <table_cell_to_buffer@@Base+0x458>
   14208:	ldr	r1, [sp, #32]
   1420c:	mov	r0, r5
   14210:	bl	11b5c <snprintf@plt>
   14214:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14218:	mov	r2, r4
   1421c:	mov	r1, r7
   14220:	mov	r0, r6
   14224:	bl	133ac <table_get_uint8@@Base>
   14228:	mov	r3, r0
   1422c:	ldr	r2, [pc, #820]	; 14568 <table_cell_to_buffer@@Base+0x45c>
   14230:	ldr	r1, [sp, #32]
   14234:	mov	r0, r5
   14238:	bl	11b5c <snprintf@plt>
   1423c:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14240:	mov	r2, r4
   14244:	mov	r1, r7
   14248:	mov	r0, r6
   1424c:	bl	133bc <table_get_int16@@Base>
   14250:	mov	r3, r0
   14254:	ldr	r2, [pc, #776]	; 14564 <table_cell_to_buffer@@Base+0x458>
   14258:	ldr	r1, [sp, #32]
   1425c:	mov	r0, r5
   14260:	bl	11b5c <snprintf@plt>
   14264:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14268:	mov	r2, r4
   1426c:	mov	r1, r7
   14270:	mov	r0, r6
   14274:	bl	133cc <table_get_uint16@@Base>
   14278:	mov	r3, r0
   1427c:	ldr	r2, [pc, #740]	; 14568 <table_cell_to_buffer@@Base+0x45c>
   14280:	ldr	r1, [sp, #32]
   14284:	mov	r0, r5
   14288:	bl	11b5c <snprintf@plt>
   1428c:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14290:	mov	r2, r4
   14294:	mov	r1, r7
   14298:	mov	r0, r6
   1429c:	bl	133dc <table_get_int32@@Base>
   142a0:	mov	r3, r0
   142a4:	ldr	r2, [pc, #696]	; 14564 <table_cell_to_buffer@@Base+0x458>
   142a8:	ldr	r1, [sp, #32]
   142ac:	mov	r0, r5
   142b0:	bl	11b5c <snprintf@plt>
   142b4:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   142b8:	mov	r2, r4
   142bc:	mov	r1, r7
   142c0:	mov	r0, r6
   142c4:	bl	133ec <table_get_uint32@@Base>
   142c8:	mov	r3, r0
   142cc:	ldr	r2, [pc, #660]	; 14568 <table_cell_to_buffer@@Base+0x45c>
   142d0:	ldr	r1, [sp, #32]
   142d4:	mov	r0, r5
   142d8:	bl	11b5c <snprintf@plt>
   142dc:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   142e0:	mov	r2, r4
   142e4:	mov	r1, r7
   142e8:	mov	r0, r6
   142ec:	bl	133fc <table_get_int64@@Base>
   142f0:	strd	r0, [sp]
   142f4:	ldr	r2, [pc, #624]	; 1456c <table_cell_to_buffer@@Base+0x460>
   142f8:	ldr	r1, [sp, #32]
   142fc:	mov	r0, r5
   14300:	bl	11b5c <snprintf@plt>
   14304:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14308:	mov	r2, r4
   1430c:	mov	r1, r7
   14310:	mov	r0, r6
   14314:	bl	1340c <table_get_uint64@@Base>
   14318:	strd	r0, [sp]
   1431c:	ldr	r2, [pc, #588]	; 14570 <table_cell_to_buffer@@Base+0x464>
   14320:	ldr	r1, [sp, #32]
   14324:	mov	r0, r5
   14328:	bl	11b5c <snprintf@plt>
   1432c:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14330:	mov	r2, r4
   14334:	mov	r1, r7
   14338:	mov	r0, r6
   1433c:	bl	1341c <table_get_short@@Base>
   14340:	mov	r3, r0
   14344:	ldr	r2, [pc, #552]	; 14574 <table_cell_to_buffer@@Base+0x468>
   14348:	ldr	r1, [sp, #32]
   1434c:	mov	r0, r5
   14350:	bl	11b5c <snprintf@plt>
   14354:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14358:	mov	r2, r4
   1435c:	mov	r1, r7
   14360:	mov	r0, r6
   14364:	bl	1342c <table_get_ushort@@Base>
   14368:	mov	r3, r0
   1436c:	ldr	r2, [pc, #516]	; 14578 <table_cell_to_buffer@@Base+0x46c>
   14370:	ldr	r1, [sp, #32]
   14374:	mov	r0, r5
   14378:	bl	11b5c <snprintf@plt>
   1437c:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14380:	mov	r2, r4
   14384:	mov	r1, r7
   14388:	mov	r0, r6
   1438c:	bl	1343c <table_get_long@@Base>
   14390:	mov	r3, r0
   14394:	ldr	r2, [pc, #480]	; 1457c <table_cell_to_buffer@@Base+0x470>
   14398:	ldr	r1, [sp, #32]
   1439c:	mov	r0, r5
   143a0:	bl	11b5c <snprintf@plt>
   143a4:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   143a8:	mov	r2, r4
   143ac:	mov	r1, r7
   143b0:	mov	r0, r6
   143b4:	bl	1344c <table_get_ulong@@Base>
   143b8:	mov	r3, r0
   143bc:	ldr	r2, [pc, #444]	; 14580 <table_cell_to_buffer@@Base+0x474>
   143c0:	ldr	r1, [sp, #32]
   143c4:	mov	r0, r5
   143c8:	bl	11b5c <snprintf@plt>
   143cc:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   143d0:	mov	r2, r4
   143d4:	mov	r1, r7
   143d8:	mov	r0, r6
   143dc:	bl	1345c <table_get_llong@@Base>
   143e0:	strd	r0, [sp]
   143e4:	ldr	r2, [pc, #384]	; 1456c <table_cell_to_buffer@@Base+0x460>
   143e8:	ldr	r1, [sp, #32]
   143ec:	mov	r0, r5
   143f0:	bl	11b5c <snprintf@plt>
   143f4:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   143f8:	mov	r2, r4
   143fc:	mov	r1, r7
   14400:	mov	r0, r6
   14404:	bl	1346c <table_get_ullong@@Base>
   14408:	strd	r0, [sp]
   1440c:	ldr	r2, [pc, #348]	; 14570 <table_cell_to_buffer@@Base+0x464>
   14410:	ldr	r1, [sp, #32]
   14414:	mov	r0, r5
   14418:	bl	11b5c <snprintf@plt>
   1441c:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14420:	mov	r2, r4
   14424:	mov	r1, r7
   14428:	mov	r0, r6
   1442c:	bl	134cc <table_get_string@@Base>
   14430:	mov	r3, r0
   14434:	ldr	r2, [pc, #328]	; 14584 <table_cell_to_buffer@@Base+0x478>
   14438:	ldr	r1, [sp, #32]
   1443c:	mov	r0, r5
   14440:	bl	11b5c <snprintf@plt>
   14444:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14448:	mov	r2, r4
   1444c:	mov	r1, r7
   14450:	mov	r0, r6
   14454:	bl	1347c <table_get_float@@Base>
   14458:	vcvt.f64.f32	d0, s0
   1445c:	vstr	d0, [sp]
   14460:	ldr	r2, [pc, #288]	; 14588 <table_cell_to_buffer@@Base+0x47c>
   14464:	ldr	r1, [sp, #32]
   14468:	mov	r0, r5
   1446c:	bl	11b5c <snprintf@plt>
   14470:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14474:	mov	r2, r4
   14478:	mov	r1, r7
   1447c:	mov	r0, r6
   14480:	bl	1348c <table_get_double@@Base>
   14484:	vstr	d0, [sp]
   14488:	ldr	r2, [pc, #252]	; 1458c <table_cell_to_buffer@@Base+0x480>
   1448c:	ldr	r1, [sp, #32]
   14490:	mov	r0, r5
   14494:	bl	11b5c <snprintf@plt>
   14498:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   1449c:	mov	r2, r4
   144a0:	mov	r1, r7
   144a4:	mov	r0, r6
   144a8:	bl	1349c <table_get_ldouble@@Base>
   144ac:	vstr	d0, [sp]
   144b0:	ldr	r2, [pc, #216]	; 14590 <table_cell_to_buffer@@Base+0x484>
   144b4:	ldr	r1, [sp, #32]
   144b8:	mov	r0, r5
   144bc:	bl	11b5c <snprintf@plt>
   144c0:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   144c4:	mov	r2, r4
   144c8:	mov	r1, r7
   144cc:	mov	r0, r6
   144d0:	bl	1336c <table_get_bool@@Base>
   144d4:	mov	r3, r0
   144d8:	ldr	r2, [pc, #132]	; 14564 <table_cell_to_buffer@@Base+0x458>
   144dc:	ldr	r1, [sp, #32]
   144e0:	mov	r0, r5
   144e4:	bl	11b5c <snprintf@plt>
   144e8:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   144ec:	mov	r2, r4
   144f0:	mov	r1, r7
   144f4:	mov	r0, r6
   144f8:	bl	134ac <table_get_char@@Base>
   144fc:	mov	r3, r0
   14500:	ldr	r2, [pc, #140]	; 14594 <table_cell_to_buffer@@Base+0x488>
   14504:	ldr	r1, [sp, #32]
   14508:	mov	r0, r5
   1450c:	bl	11b5c <snprintf@plt>
   14510:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14514:	mov	r2, r4
   14518:	mov	r1, r7
   1451c:	mov	r0, r6
   14520:	bl	134bc <table_get_uchar@@Base>
   14524:	mov	r3, r0
   14528:	ldr	r2, [pc, #100]	; 14594 <table_cell_to_buffer@@Base+0x488>
   1452c:	ldr	r1, [sp, #32]
   14530:	mov	r0, r5
   14534:	bl	11b5c <snprintf@plt>
   14538:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   1453c:	mov	r2, r4
   14540:	mov	r1, r7
   14544:	mov	r0, r6
   14548:	bl	134d8 <table_get_ptr@@Base>
   1454c:	mov	r3, r0
   14550:	ldr	r2, [pc, #64]	; 14598 <table_cell_to_buffer@@Base+0x48c>
   14554:	ldr	r1, [sp, #32]
   14558:	mov	r0, r5
   1455c:	bl	11b5c <snprintf@plt>
   14560:	b	141bc <table_cell_to_buffer@@Base+0xb0>
   14564:	andeq	r4, r1, r8, lsl pc
   14568:	andeq	r4, r1, ip, lsl pc
   1456c:	andeq	r4, r1, r0, lsr #30
   14570:	andeq	r4, r1, r8, lsr #30
   14574:	andeq	r4, r1, r0, lsr pc
   14578:	andeq	r4, r1, r4, lsr pc
   1457c:	andeq	r4, r1, r8, lsr pc
   14580:	andeq	r4, r1, ip, lsr pc
   14584:	andeq	r4, r1, r0, asr #30
   14588:	andeq	r4, r1, r4, asr #30
   1458c:	andeq	r4, r1, r8, asr #30
   14590:	andeq	r4, r1, ip, asr #30
   14594:	andeq	r4, r1, r0, asr pc
   14598:	andeq	r4, r1, r4, asr pc

0001459c <table_cell_from_buffer@@Base>:
   1459c:	push	{r4, r5, r6, r7, lr}
   145a0:	sub	sp, sp, #268	; 0x10c
   145a4:	mov	r6, r0
   145a8:	mov	r7, r1
   145ac:	mov	r4, r2
   145b0:	mov	r5, r3
   145b4:	mov	r1, r2
   145b8:	bl	127e8 <table_get_column_data_type@@Base>
   145bc:	cmp	r0, #23
   145c0:	ldrls	pc, [pc, r0, lsl #2]
   145c4:	b	14ba8 <table_cell_from_buffer@@Base+0x60c>
   145c8:	andeq	r4, r1, r8, lsr #12
   145cc:	andeq	r4, r1, r0, ror #12
   145d0:	muleq	r1, r8, r6
   145d4:	ldrdeq	r4, [r1], -r0
   145d8:	andeq	r4, r1, r8, lsl #14
   145dc:	andeq	r4, r1, r0, asr #14
   145e0:	andeq	r4, r1, r8, ror r7
   145e4:			; <UNDEFINED> instruction: 0x000147b0
   145e8:	andeq	r4, r1, r8, ror #15
   145ec:	andeq	r4, r1, r4, lsr #16
   145f0:	andeq	r4, r1, r0, ror #16
   145f4:	muleq	r1, r8, r8
   145f8:	ldrdeq	r4, [r1], -r0
   145fc:	andeq	r4, r1, r8, lsl #18
   14600:	andeq	r4, r1, r0, asr #18
   14604:	andeq	r4, r1, ip, ror r9
   14608:	strdeq	r4, [r1], -r0
   1460c:	andeq	r4, r1, r8, lsr #20
   14610:	andeq	r4, r1, r0, ror #20
   14614:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14618:	andeq	r4, r1, ip, lsr #22
   1461c:			; <UNDEFINED> instruction: 0x000149b8
   14620:	muleq	r1, r8, sl
   14624:	andeq	r4, r1, r4, ror #22
   14628:	add	r2, sp, #8
   1462c:	ldr	r1, [pc, #1404]	; 14bb0 <table_cell_from_buffer@@Base+0x614>
   14630:	mov	r0, r5
   14634:	bl	11b68 <__isoc99_sscanf@plt>
   14638:	cmp	r0, #1
   1463c:	mvnne	r5, #0
   14640:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14644:	ldr	r3, [sp, #8]
   14648:	mov	r2, r4
   1464c:	mov	r1, r7
   14650:	mov	r0, r6
   14654:	bl	13db8 <table_set_int@@Base>
   14658:	mov	r5, #0
   1465c:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14660:	add	r2, sp, #8
   14664:	ldr	r1, [pc, #1352]	; 14bb4 <table_cell_from_buffer@@Base+0x618>
   14668:	mov	r0, r5
   1466c:	bl	11b68 <__isoc99_sscanf@plt>
   14670:	cmp	r0, #1
   14674:	mvnne	r5, #0
   14678:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   1467c:	ldr	r3, [sp, #8]
   14680:	mov	r2, r4
   14684:	mov	r1, r7
   14688:	mov	r0, r6
   1468c:	bl	13de0 <table_set_uint@@Base>
   14690:	mov	r5, #0
   14694:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14698:	add	r2, sp, #8
   1469c:	ldr	r1, [pc, #1300]	; 14bb8 <table_cell_from_buffer@@Base+0x61c>
   146a0:	mov	r0, r5
   146a4:	bl	11b68 <__isoc99_sscanf@plt>
   146a8:	cmp	r0, #1
   146ac:	mvnne	r5, #0
   146b0:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   146b4:	ldrsb	r3, [sp, #8]
   146b8:	mov	r2, r4
   146bc:	mov	r1, r7
   146c0:	mov	r0, r6
   146c4:	bl	13e08 <table_set_int8@@Base>
   146c8:	mov	r5, #0
   146cc:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   146d0:	add	r2, sp, #8
   146d4:	ldr	r1, [pc, #1248]	; 14bbc <table_cell_from_buffer@@Base+0x620>
   146d8:	mov	r0, r5
   146dc:	bl	11b68 <__isoc99_sscanf@plt>
   146e0:	cmp	r0, #1
   146e4:	mvnne	r5, #0
   146e8:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   146ec:	ldrb	r3, [sp, #8]
   146f0:	mov	r2, r4
   146f4:	mov	r1, r7
   146f8:	mov	r0, r6
   146fc:	bl	13e30 <table_set_uint8@@Base>
   14700:	mov	r5, #0
   14704:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14708:	add	r2, sp, #8
   1470c:	ldr	r1, [pc, #1196]	; 14bc0 <table_cell_from_buffer@@Base+0x624>
   14710:	mov	r0, r5
   14714:	bl	11b68 <__isoc99_sscanf@plt>
   14718:	cmp	r0, #1
   1471c:	mvnne	r5, #0
   14720:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14724:	ldrsh	r3, [sp, #8]
   14728:	mov	r2, r4
   1472c:	mov	r1, r7
   14730:	mov	r0, r6
   14734:	bl	13e58 <table_set_int16@@Base>
   14738:	mov	r5, #0
   1473c:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14740:	add	r2, sp, #8
   14744:	ldr	r1, [pc, #1144]	; 14bc4 <table_cell_from_buffer@@Base+0x628>
   14748:	mov	r0, r5
   1474c:	bl	11b68 <__isoc99_sscanf@plt>
   14750:	cmp	r0, #1
   14754:	mvnne	r5, #0
   14758:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   1475c:	ldrh	r3, [sp, #8]
   14760:	mov	r2, r4
   14764:	mov	r1, r7
   14768:	mov	r0, r6
   1476c:	bl	13e80 <table_set_uint16@@Base>
   14770:	mov	r5, #0
   14774:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14778:	add	r2, sp, #8
   1477c:	ldr	r1, [pc, #1068]	; 14bb0 <table_cell_from_buffer@@Base+0x614>
   14780:	mov	r0, r5
   14784:	bl	11b68 <__isoc99_sscanf@plt>
   14788:	cmp	r0, #1
   1478c:	mvnne	r5, #0
   14790:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14794:	ldr	r3, [sp, #8]
   14798:	mov	r2, r4
   1479c:	mov	r1, r7
   147a0:	mov	r0, r6
   147a4:	bl	13ea8 <table_set_int32@@Base>
   147a8:	mov	r5, #0
   147ac:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   147b0:	add	r2, sp, #8
   147b4:	ldr	r1, [pc, #1016]	; 14bb4 <table_cell_from_buffer@@Base+0x618>
   147b8:	mov	r0, r5
   147bc:	bl	11b68 <__isoc99_sscanf@plt>
   147c0:	cmp	r0, #1
   147c4:	mvnne	r5, #0
   147c8:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   147cc:	ldr	r3, [sp, #8]
   147d0:	mov	r2, r4
   147d4:	mov	r1, r7
   147d8:	mov	r0, r6
   147dc:	bl	13ed0 <table_set_uint32@@Base>
   147e0:	mov	r5, #0
   147e4:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   147e8:	add	r2, sp, #8
   147ec:	ldr	r1, [pc, #980]	; 14bc8 <table_cell_from_buffer@@Base+0x62c>
   147f0:	mov	r0, r5
   147f4:	bl	11b68 <__isoc99_sscanf@plt>
   147f8:	cmp	r0, #1
   147fc:	mvnne	r5, #0
   14800:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14804:	ldrd	r2, [sp, #8]
   14808:	strd	r2, [sp]
   1480c:	mov	r2, r4
   14810:	mov	r1, r7
   14814:	mov	r0, r6
   14818:	bl	13ef8 <table_set_int64@@Base>
   1481c:	mov	r5, #0
   14820:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14824:	add	r2, sp, #8
   14828:	ldr	r1, [pc, #924]	; 14bcc <table_cell_from_buffer@@Base+0x630>
   1482c:	mov	r0, r5
   14830:	bl	11b68 <__isoc99_sscanf@plt>
   14834:	cmp	r0, #1
   14838:	mvnne	r5, #0
   1483c:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14840:	ldrd	r2, [sp, #8]
   14844:	strd	r2, [sp]
   14848:	mov	r2, r4
   1484c:	mov	r1, r7
   14850:	mov	r0, r6
   14854:	bl	13f18 <table_set_uint64@@Base>
   14858:	mov	r5, #0
   1485c:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14860:	add	r2, sp, #8
   14864:	ldr	r1, [pc, #852]	; 14bc0 <table_cell_from_buffer@@Base+0x624>
   14868:	mov	r0, r5
   1486c:	bl	11b68 <__isoc99_sscanf@plt>
   14870:	cmp	r0, #1
   14874:	mvnne	r5, #0
   14878:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   1487c:	ldrsh	r3, [sp, #8]
   14880:	mov	r2, r4
   14884:	mov	r1, r7
   14888:	mov	r0, r6
   1488c:	bl	13f38 <table_set_short@@Base>
   14890:	mov	r5, #0
   14894:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14898:	add	r2, sp, #8
   1489c:	ldr	r1, [pc, #800]	; 14bc4 <table_cell_from_buffer@@Base+0x628>
   148a0:	mov	r0, r5
   148a4:	bl	11b68 <__isoc99_sscanf@plt>
   148a8:	cmp	r0, #1
   148ac:	mvnne	r5, #0
   148b0:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   148b4:	ldrh	r3, [sp, #8]
   148b8:	mov	r2, r4
   148bc:	mov	r1, r7
   148c0:	mov	r0, r6
   148c4:	bl	13f60 <table_set_ushort@@Base>
   148c8:	mov	r5, #0
   148cc:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   148d0:	add	r2, sp, #8
   148d4:	ldr	r1, [pc, #756]	; 14bd0 <table_cell_from_buffer@@Base+0x634>
   148d8:	mov	r0, r5
   148dc:	bl	11b68 <__isoc99_sscanf@plt>
   148e0:	cmp	r0, #1
   148e4:	mvnne	r5, #0
   148e8:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   148ec:	ldr	r3, [sp, #8]
   148f0:	mov	r2, r4
   148f4:	mov	r1, r7
   148f8:	mov	r0, r6
   148fc:	bl	13f88 <table_set_long@@Base>
   14900:	mov	r5, #0
   14904:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14908:	add	r2, sp, #8
   1490c:	ldr	r1, [pc, #704]	; 14bd4 <table_cell_from_buffer@@Base+0x638>
   14910:	mov	r0, r5
   14914:	bl	11b68 <__isoc99_sscanf@plt>
   14918:	cmp	r0, #1
   1491c:	mvnne	r5, #0
   14920:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14924:	ldr	r3, [sp, #8]
   14928:	mov	r2, r4
   1492c:	mov	r1, r7
   14930:	mov	r0, r6
   14934:	bl	13fb0 <table_set_ulong@@Base>
   14938:	mov	r5, #0
   1493c:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14940:	add	r2, sp, #8
   14944:	ldr	r1, [pc, #636]	; 14bc8 <table_cell_from_buffer@@Base+0x62c>
   14948:	mov	r0, r5
   1494c:	bl	11b68 <__isoc99_sscanf@plt>
   14950:	cmp	r0, #1
   14954:	mvnne	r5, #0
   14958:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   1495c:	ldrd	r2, [sp, #8]
   14960:	strd	r2, [sp]
   14964:	mov	r2, r4
   14968:	mov	r1, r7
   1496c:	mov	r0, r6
   14970:	bl	13fd8 <table_set_llong@@Base>
   14974:	mov	r5, #0
   14978:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   1497c:	add	r2, sp, #8
   14980:	ldr	r1, [pc, #580]	; 14bcc <table_cell_from_buffer@@Base+0x630>
   14984:	mov	r0, r5
   14988:	bl	11b68 <__isoc99_sscanf@plt>
   1498c:	cmp	r0, #1
   14990:	mvnne	r5, #0
   14994:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14998:	ldrd	r2, [sp, #8]
   1499c:	strd	r2, [sp]
   149a0:	mov	r2, r4
   149a4:	mov	r1, r7
   149a8:	mov	r0, r6
   149ac:	bl	13ff8 <table_set_ullong@@Base>
   149b0:	mov	r5, #0
   149b4:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   149b8:	add	r2, sp, #8
   149bc:	ldr	r1, [pc, #532]	; 14bd8 <table_cell_from_buffer@@Base+0x63c>
   149c0:	mov	r0, r5
   149c4:	bl	11b68 <__isoc99_sscanf@plt>
   149c8:	cmp	r0, #1
   149cc:	mvnne	r5, #0
   149d0:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   149d4:	add	r3, sp, #8
   149d8:	mov	r2, r4
   149dc:	mov	r1, r7
   149e0:	mov	r0, r6
   149e4:	bl	14084 <table_set_string@@Base>
   149e8:	mov	r5, #0
   149ec:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   149f0:	add	r2, sp, #8
   149f4:	ldr	r1, [pc, #480]	; 14bdc <table_cell_from_buffer@@Base+0x640>
   149f8:	mov	r0, r5
   149fc:	bl	11b68 <__isoc99_sscanf@plt>
   14a00:	cmp	r0, #1
   14a04:	mvnne	r5, #0
   14a08:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14a0c:	vldr	s0, [sp, #8]
   14a10:	mov	r2, r4
   14a14:	mov	r1, r7
   14a18:	mov	r0, r6
   14a1c:	bl	14018 <table_set_float@@Base>
   14a20:	mov	r5, #0
   14a24:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14a28:	add	r2, sp, #8
   14a2c:	ldr	r1, [pc, #428]	; 14be0 <table_cell_from_buffer@@Base+0x644>
   14a30:	mov	r0, r5
   14a34:	bl	11b68 <__isoc99_sscanf@plt>
   14a38:	cmp	r0, #1
   14a3c:	mvnne	r5, #0
   14a40:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14a44:	vldr	d0, [sp, #8]
   14a48:	mov	r2, r4
   14a4c:	mov	r1, r7
   14a50:	mov	r0, r6
   14a54:	bl	1403c <table_set_double@@Base>
   14a58:	mov	r5, #0
   14a5c:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14a60:	add	r2, sp, #8
   14a64:	ldr	r1, [pc, #376]	; 14be4 <table_cell_from_buffer@@Base+0x648>
   14a68:	mov	r0, r5
   14a6c:	bl	11b68 <__isoc99_sscanf@plt>
   14a70:	cmp	r0, #1
   14a74:	mvnne	r5, #0
   14a78:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14a7c:	vldr	d0, [sp, #8]
   14a80:	mov	r2, r4
   14a84:	mov	r1, r7
   14a88:	mov	r0, r6
   14a8c:	bl	14060 <table_set_ldouble@@Base>
   14a90:	mov	r5, #0
   14a94:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14a98:	add	r2, sp, #8
   14a9c:	ldr	r1, [pc, #268]	; 14bb0 <table_cell_from_buffer@@Base+0x614>
   14aa0:	mov	r0, r5
   14aa4:	bl	11b68 <__isoc99_sscanf@plt>
   14aa8:	cmp	r0, #1
   14aac:	mvnne	r5, #0
   14ab0:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14ab4:	ldr	r5, [sp, #8]
   14ab8:	cmp	r5, #0
   14abc:	beq	14adc <table_cell_from_buffer@@Base+0x540>
   14ac0:	mov	r3, #1
   14ac4:	mov	r2, r4
   14ac8:	mov	r1, r7
   14acc:	mov	r0, r6
   14ad0:	bl	13d90 <table_set_bool@@Base>
   14ad4:	mov	r5, #0
   14ad8:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14adc:	mov	r3, #0
   14ae0:	mov	r2, r4
   14ae4:	mov	r1, r7
   14ae8:	mov	r0, r6
   14aec:	bl	13d90 <table_set_bool@@Base>
   14af0:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14af4:	add	r2, sp, #8
   14af8:	ldr	r1, [pc, #232]	; 14be8 <table_cell_from_buffer@@Base+0x64c>
   14afc:	mov	r0, r5
   14b00:	bl	11b68 <__isoc99_sscanf@plt>
   14b04:	cmp	r0, #1
   14b08:	mvnne	r5, #0
   14b0c:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14b10:	ldrb	r3, [sp, #8]
   14b14:	mov	r2, r4
   14b18:	mov	r1, r7
   14b1c:	mov	r0, r6
   14b20:	bl	140a0 <table_set_char@@Base>
   14b24:	mov	r5, #0
   14b28:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14b2c:	add	r2, sp, #8
   14b30:	ldr	r1, [pc, #176]	; 14be8 <table_cell_from_buffer@@Base+0x64c>
   14b34:	mov	r0, r5
   14b38:	bl	11b68 <__isoc99_sscanf@plt>
   14b3c:	cmp	r0, #1
   14b40:	mvnne	r5, #0
   14b44:	bne	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14b48:	ldrb	r3, [sp, #8]
   14b4c:	mov	r2, r4
   14b50:	mov	r1, r7
   14b54:	mov	r0, r6
   14b58:	bl	140c8 <table_set_uchar@@Base>
   14b5c:	mov	r5, #0
   14b60:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14b64:	add	r2, sp, #8
   14b68:	ldr	r1, [pc, #124]	; 14bec <table_cell_from_buffer@@Base+0x650>
   14b6c:	mov	r0, r5
   14b70:	bl	11b68 <__isoc99_sscanf@plt>
   14b74:	cmp	r0, #1
   14b78:	mvnne	r5, #0
   14b7c:	beq	14b8c <table_cell_from_buffer@@Base+0x5f0>
   14b80:	mov	r0, r5
   14b84:	add	sp, sp, #268	; 0x10c
   14b88:	pop	{r4, r5, r6, r7, pc}
   14b8c:	ldr	r3, [sp, #8]
   14b90:	mov	r2, r4
   14b94:	mov	r1, r7
   14b98:	mov	r0, r6
   14b9c:	bl	140f0 <table_set_ptr@@Base>
   14ba0:	mov	r5, #0
   14ba4:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14ba8:	mov	r5, #0
   14bac:	b	14b80 <table_cell_from_buffer@@Base+0x5e4>
   14bb0:	andeq	r4, r1, r8, lsl pc
   14bb4:	andeq	r4, r1, ip, lsl pc
   14bb8:	andeq	r4, r1, r8, asr pc
   14bbc:	andeq	r4, r1, r0, ror #30
   14bc0:	andeq	r4, r1, r0, lsr pc
   14bc4:	andeq	r4, r1, r4, lsr pc
   14bc8:	andeq	r4, r1, r0, lsr #30
   14bcc:	andeq	r4, r1, r8, lsr #30
   14bd0:	andeq	r4, r1, r8, lsr pc
   14bd4:	andeq	r4, r1, ip, lsr pc
   14bd8:	andeq	r4, r1, r0, asr #30
   14bdc:	andeq	r4, r1, r4, asr #30
   14be0:	andeq	r4, r1, r8, asr #30
   14be4:	andeq	r4, r1, ip, asr #30
   14be8:	andeq	r4, r1, r0, asr pc
   14bec:	andeq	r4, r1, r4, asr pc

00014bf0 <table_get_cell_ptr@@Base>:
   14bf0:	push	{r4, lr}
   14bf4:	mov	r4, r2
   14bf8:	bl	13714 <table_get_row_ptr@@Base>
   14bfc:	ldr	r0, [r0]
   14c00:	add	r0, r0, r4, lsl #2
   14c04:	pop	{r4, pc}

00014c08 <table_cell_init@@Base>:
   14c08:	push	{r4, lr}
   14c0c:	bl	14bf0 <table_get_cell_ptr@@Base>
   14c10:	mov	r3, #0
   14c14:	str	r3, [r0]
   14c18:	pop	{r4, pc}

00014c1c <table_cell_destroy@@Base>:
   14c1c:	push	{r4, r5, r6, lr}
   14c20:	mov	r5, r0
   14c24:	mov	r6, r1
   14c28:	mov	r4, r2
   14c2c:	mov	r1, r2
   14c30:	bl	127e8 <table_get_column_data_type@@Base>
   14c34:	cmp	r0, #23
   14c38:	popeq	{r4, r5, r6, pc}
   14c3c:	mov	r2, r4
   14c40:	mov	r1, r6
   14c44:	mov	r0, r5
   14c48:	bl	14bf0 <table_get_cell_ptr@@Base>
   14c4c:	ldr	r0, [r0]
   14c50:	cmp	r0, #0
   14c54:	popeq	{r4, r5, r6, pc}
   14c58:	bl	11af0 <free@plt>
   14c5c:	pop	{r4, r5, r6, pc}

00014c60 <table_cell_nullify@@Base>:
   14c60:	push	{r4, lr}
   14c64:	bl	14bf0 <table_get_cell_ptr@@Base>
   14c68:	mov	r4, r0
   14c6c:	ldr	r0, [r0]
   14c70:	cmp	r0, #0
   14c74:	beq	14c84 <table_cell_nullify@@Base+0x24>
   14c78:	bl	11af0 <free@plt>
   14c7c:	mov	r3, #0
   14c80:	str	r3, [r4]
   14c84:	mov	r0, #0
   14c88:	pop	{r4, pc}
   14c8c:	subs	r2, r1, #1
   14c90:	bxeq	lr
   14c94:	bcc	14e6c <table_cell_nullify@@Base+0x20c>
   14c98:	cmp	r0, r1
   14c9c:	bls	14e50 <table_cell_nullify@@Base+0x1f0>
   14ca0:	tst	r1, r2
   14ca4:	beq	14e5c <table_cell_nullify@@Base+0x1fc>
   14ca8:	clz	r3, r0
   14cac:	clz	r2, r1
   14cb0:	sub	r3, r2, r3
   14cb4:	rsbs	r3, r3, #31
   14cb8:	addne	r3, r3, r3, lsl #1
   14cbc:	mov	r2, #0
   14cc0:	addne	pc, pc, r3, lsl #2
   14cc4:	nop			; (mov r0, r0)
   14cc8:	cmp	r0, r1, lsl #31
   14ccc:	adc	r2, r2, r2
   14cd0:	subcs	r0, r0, r1, lsl #31
   14cd4:	cmp	r0, r1, lsl #30
   14cd8:	adc	r2, r2, r2
   14cdc:	subcs	r0, r0, r1, lsl #30
   14ce0:	cmp	r0, r1, lsl #29
   14ce4:	adc	r2, r2, r2
   14ce8:	subcs	r0, r0, r1, lsl #29
   14cec:	cmp	r0, r1, lsl #28
   14cf0:	adc	r2, r2, r2
   14cf4:	subcs	r0, r0, r1, lsl #28
   14cf8:	cmp	r0, r1, lsl #27
   14cfc:	adc	r2, r2, r2
   14d00:	subcs	r0, r0, r1, lsl #27
   14d04:	cmp	r0, r1, lsl #26
   14d08:	adc	r2, r2, r2
   14d0c:	subcs	r0, r0, r1, lsl #26
   14d10:	cmp	r0, r1, lsl #25
   14d14:	adc	r2, r2, r2
   14d18:	subcs	r0, r0, r1, lsl #25
   14d1c:	cmp	r0, r1, lsl #24
   14d20:	adc	r2, r2, r2
   14d24:	subcs	r0, r0, r1, lsl #24
   14d28:	cmp	r0, r1, lsl #23
   14d2c:	adc	r2, r2, r2
   14d30:	subcs	r0, r0, r1, lsl #23
   14d34:	cmp	r0, r1, lsl #22
   14d38:	adc	r2, r2, r2
   14d3c:	subcs	r0, r0, r1, lsl #22
   14d40:	cmp	r0, r1, lsl #21
   14d44:	adc	r2, r2, r2
   14d48:	subcs	r0, r0, r1, lsl #21
   14d4c:	cmp	r0, r1, lsl #20
   14d50:	adc	r2, r2, r2
   14d54:	subcs	r0, r0, r1, lsl #20
   14d58:	cmp	r0, r1, lsl #19
   14d5c:	adc	r2, r2, r2
   14d60:	subcs	r0, r0, r1, lsl #19
   14d64:	cmp	r0, r1, lsl #18
   14d68:	adc	r2, r2, r2
   14d6c:	subcs	r0, r0, r1, lsl #18
   14d70:	cmp	r0, r1, lsl #17
   14d74:	adc	r2, r2, r2
   14d78:	subcs	r0, r0, r1, lsl #17
   14d7c:	cmp	r0, r1, lsl #16
   14d80:	adc	r2, r2, r2
   14d84:	subcs	r0, r0, r1, lsl #16
   14d88:	cmp	r0, r1, lsl #15
   14d8c:	adc	r2, r2, r2
   14d90:	subcs	r0, r0, r1, lsl #15
   14d94:	cmp	r0, r1, lsl #14
   14d98:	adc	r2, r2, r2
   14d9c:	subcs	r0, r0, r1, lsl #14
   14da0:	cmp	r0, r1, lsl #13
   14da4:	adc	r2, r2, r2
   14da8:	subcs	r0, r0, r1, lsl #13
   14dac:	cmp	r0, r1, lsl #12
   14db0:	adc	r2, r2, r2
   14db4:	subcs	r0, r0, r1, lsl #12
   14db8:	cmp	r0, r1, lsl #11
   14dbc:	adc	r2, r2, r2
   14dc0:	subcs	r0, r0, r1, lsl #11
   14dc4:	cmp	r0, r1, lsl #10
   14dc8:	adc	r2, r2, r2
   14dcc:	subcs	r0, r0, r1, lsl #10
   14dd0:	cmp	r0, r1, lsl #9
   14dd4:	adc	r2, r2, r2
   14dd8:	subcs	r0, r0, r1, lsl #9
   14ddc:	cmp	r0, r1, lsl #8
   14de0:	adc	r2, r2, r2
   14de4:	subcs	r0, r0, r1, lsl #8
   14de8:	cmp	r0, r1, lsl #7
   14dec:	adc	r2, r2, r2
   14df0:	subcs	r0, r0, r1, lsl #7
   14df4:	cmp	r0, r1, lsl #6
   14df8:	adc	r2, r2, r2
   14dfc:	subcs	r0, r0, r1, lsl #6
   14e00:	cmp	r0, r1, lsl #5
   14e04:	adc	r2, r2, r2
   14e08:	subcs	r0, r0, r1, lsl #5
   14e0c:	cmp	r0, r1, lsl #4
   14e10:	adc	r2, r2, r2
   14e14:	subcs	r0, r0, r1, lsl #4
   14e18:	cmp	r0, r1, lsl #3
   14e1c:	adc	r2, r2, r2
   14e20:	subcs	r0, r0, r1, lsl #3
   14e24:	cmp	r0, r1, lsl #2
   14e28:	adc	r2, r2, r2
   14e2c:	subcs	r0, r0, r1, lsl #2
   14e30:	cmp	r0, r1, lsl #1
   14e34:	adc	r2, r2, r2
   14e38:	subcs	r0, r0, r1, lsl #1
   14e3c:	cmp	r0, r1
   14e40:	adc	r2, r2, r2
   14e44:	subcs	r0, r0, r1
   14e48:	mov	r0, r2
   14e4c:	bx	lr
   14e50:	moveq	r0, #1
   14e54:	movne	r0, #0
   14e58:	bx	lr
   14e5c:	clz	r2, r1
   14e60:	rsb	r2, r2, #31
   14e64:	lsr	r0, r0, r2
   14e68:	bx	lr
   14e6c:	cmp	r0, #0
   14e70:	mvnne	r0, #0
   14e74:	b	14e98 <table_cell_nullify@@Base+0x238>
   14e78:	cmp	r1, #0
   14e7c:	beq	14e6c <table_cell_nullify@@Base+0x20c>
   14e80:	push	{r0, r1, lr}
   14e84:	bl	14c8c <table_cell_nullify@@Base+0x2c>
   14e88:	pop	{r1, r2, lr}
   14e8c:	mul	r3, r2, r0
   14e90:	sub	r1, r1, r3
   14e94:	bx	lr
   14e98:	push	{r1, lr}
   14e9c:	mov	r0, #8
   14ea0:	bl	11ad8 <raise@plt>
   14ea4:	pop	{r1, pc}

00014ea8 <__libc_csu_init@@Base>:
   14ea8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14eac:	mov	r7, r0
   14eb0:	ldr	r6, [pc, #72]	; 14f00 <__libc_csu_init@@Base+0x58>
   14eb4:	ldr	r5, [pc, #72]	; 14f04 <__libc_csu_init@@Base+0x5c>
   14eb8:	add	r6, pc, r6
   14ebc:	add	r5, pc, r5
   14ec0:	sub	r6, r6, r5
   14ec4:	mov	r8, r1
   14ec8:	mov	r9, r2
   14ecc:	bl	11ab8 <raise@plt-0x20>
   14ed0:	asrs	r6, r6, #2
   14ed4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14ed8:	mov	r4, #0
   14edc:	add	r4, r4, #1
   14ee0:	ldr	r3, [r5], #4
   14ee4:	mov	r2, r9
   14ee8:	mov	r1, r8
   14eec:	mov	r0, r7
   14ef0:	blx	r3
   14ef4:	cmp	r6, r4
   14ef8:	bne	14edc <__libc_csu_init@@Base+0x34>
   14efc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f00:	andeq	r1, r1, r0, asr r0
   14f04:	andeq	r1, r1, r8, asr #32

00014f08 <__libc_csu_fini@@Base>:
   14f08:	bx	lr

Disassembly of section .fini:

00014f0c <.fini>:
   14f0c:	push	{r3, lr}
   14f10:	pop	{r3, pc}
