Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 15:23:36 2022
| Host         : DESKTOP-B3TH0I6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    65          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (65)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (107)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (65)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (107)
--------------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.957        0.000                      0                   92        0.172        0.000                      0                   92        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.957        0.000                      0                   10        0.210        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0       10.842        0.000                      0                   82        0.172        0.000                      0                   82       11.969        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.957ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.704ns (34.962%)  route 1.310ns (65.038%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  count_reg[0]/Q
                         net (fo=7, routed)           0.716     6.476    count_reg_n_0_[0]
    SLICE_X0Y134         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  count[9]_i_2/O
                         net (fo=4, routed)           0.594     7.194    count[9]_i_2_n_0
    SLICE_X0Y135         LUT2 (Prop_lut2_I0_O)        0.124     7.318 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.318    plusOp__1[6]
    SLICE_X0Y135         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.584    15.006    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.029    15.275    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  7.957    

Slack (MET) :             7.970ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.704ns (35.158%)  route 1.298ns (64.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  count_reg[0]/Q
                         net (fo=7, routed)           0.716     6.476    count_reg_n_0_[0]
    SLICE_X0Y134         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  count[9]_i_2/O
                         net (fo=4, routed)           0.583     7.183    count[9]_i_2_n_0
    SLICE_X0Y135         LUT4 (Prop_lut4_I1_O)        0.124     7.307 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.307    plusOp__1[8]
    SLICE_X0Y135         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.584    15.006    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.031    15.277    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  7.970    

Slack (MET) :             7.977ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.730ns (35.791%)  route 1.310ns (64.209%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  count_reg[0]/Q
                         net (fo=7, routed)           0.716     6.476    count_reg_n_0_[0]
    SLICE_X0Y134         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  count[9]_i_2/O
                         net (fo=4, routed)           0.594     7.194    count[9]_i_2_n_0
    SLICE_X0Y135         LUT3 (Prop_lut3_I0_O)        0.150     7.344 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.344    plusOp__1[7]
    SLICE_X0Y135         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.584    15.006    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.075    15.321    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  7.977    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.730ns (35.989%)  route 1.298ns (64.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  count_reg[0]/Q
                         net (fo=7, routed)           0.716     6.476    count_reg_n_0_[0]
    SLICE_X0Y134         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  count[9]_i_2/O
                         net (fo=4, routed)           0.583     7.183    count[9]_i_2_n_0
    SLICE_X0Y135         LUT5 (Prop_lut5_I1_O)        0.150     7.333 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.333    plusOp__1[9]
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.584    15.006    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.075    15.321    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.718ns (43.829%)  route 0.920ns (56.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.419     5.723 r  count_reg[2]/Q
                         net (fo=5, routed)           0.920     6.643    count_reg_n_0_[2]
    SLICE_X0Y134         LUT4 (Prop_lut4_I2_O)        0.299     6.942 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.942    plusOp__1[3]
    SLICE_X0Y134         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.583    15.005    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.299    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.031    15.300    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  8.357    

Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.746ns (44.773%)  route 0.920ns (55.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.419     5.723 r  count_reg[2]/Q
                         net (fo=5, routed)           0.920     6.643    count_reg_n_0_[2]
    SLICE_X0Y134         LUT5 (Prop_lut5_I0_O)        0.327     6.970 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.970    plusOp__1[4]
    SLICE_X0Y134         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.583    15.005    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.299    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.075    15.344    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.746ns (45.635%)  route 0.889ns (54.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.419     5.723 r  count_reg[2]/Q
                         net (fo=5, routed)           0.889     6.612    count_reg_n_0_[2]
    SLICE_X0Y134         LUT3 (Prop_lut3_I2_O)        0.327     6.939 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.939    plusOp__1[2]
    SLICE_X0Y134         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.583    15.005    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.299    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.075    15.344    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  8.405    

Slack (MET) :             8.601ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.580ns (41.649%)  route 0.813ns (58.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  count_reg[1]/Q
                         net (fo=6, routed)           0.813     6.573    count_reg_n_0_[1]
    SLICE_X0Y134         LUT2 (Prop_lut2_I1_O)        0.124     6.697 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.697    plusOp__1[1]
    SLICE_X0Y134         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.583    15.005    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.299    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.029    15.298    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  8.601    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.580ns (44.815%)  route 0.714ns (55.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  count_reg[0]/Q
                         net (fo=7, routed)           0.714     6.475    count_reg_n_0_[0]
    SLICE_X0Y134         LUT6 (Prop_lut6_I2_O)        0.124     6.599 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.599    plusOp__1[5]
    SLICE_X0Y134         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.583    15.005    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.277    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.031    15.278    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.876ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.580ns (51.901%)  route 0.538ns (48.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.456     5.760 f  count_reg[0]/Q
                         net (fo=7, routed)           0.538     6.298    count_reg_n_0_[0]
    SLICE_X1Y134         LUT1 (Prop_lut1_I0_O)        0.124     6.422 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.422    plusOp__1[0]
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.583    15.005    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.299    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.029    15.298    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  8.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=7, routed)           0.141     1.796    count_reg_n_0_[0]
    SLICE_X0Y134         LUT3 (Prop_lut3_I0_O)        0.048     1.844 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    plusOp__1[2]
    SLICE_X0Y134         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.865     2.030    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.107     1.633    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=7, routed)           0.142     1.797    count_reg_n_0_[0]
    SLICE_X0Y134         LUT5 (Prop_lut5_I1_O)        0.049     1.846 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    plusOp__1[4]
    SLICE_X0Y134         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.865     2.030    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.107     1.633    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=7, routed)           0.141     1.796    count_reg_n_0_[0]
    SLICE_X0Y134         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    plusOp__1[1]
    SLICE_X0Y134         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.865     2.030    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.091     1.617    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=7, routed)           0.142     1.797    count_reg_n_0_[0]
    SLICE_X0Y134         LUT4 (Prop_lut4_I1_O)        0.045     1.842 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.842    plusOp__1[3]
    SLICE_X0Y134         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.865     2.030    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.092     1.618    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  count_reg[0]/Q
                         net (fo=7, routed)           0.201     1.855    count_reg_n_0_[0]
    SLICE_X1Y134         LUT1 (Prop_lut1_I0_O)        0.045     1.900 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    plusOp__1[0]
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.865     2.030    clk_in_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.091     1.604    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.814    count_reg_n_0_[7]
    SLICE_X0Y135         LUT5 (Prop_lut5_I0_O)        0.103     1.917 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.917    plusOp__1[9]
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.866     2.031    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.107     1.620    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.226ns (57.427%)  route 0.168ns (42.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  count_reg[4]/Q
                         net (fo=26, routed)          0.168     1.809    count_reg[4]
    SLICE_X0Y134         LUT6 (Prop_lut6_I4_O)        0.098     1.907 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.907    plusOp__1[5]
    SLICE_X0Y134         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.865     2.030    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.092     1.605    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.814    count_reg_n_0_[7]
    SLICE_X0Y135         LUT4 (Prop_lut4_I2_O)        0.099     1.913 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.913    plusOp__1[8]
    SLICE_X0Y135         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.866     2.031    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.092     1.605    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  count_reg[7]/Q
                         net (fo=3, routed)           0.294     1.936    count_reg_n_0_[7]
    SLICE_X0Y135         LUT3 (Prop_lut3_I2_O)        0.098     2.034 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.034    plusOp__1[7]
    SLICE_X0Y135         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.866     2.031    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.107     1.620    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.244%)  route 0.357ns (65.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[6]/Q
                         net (fo=4, routed)           0.357     2.012    count_reg_n_0_[6]
    SLICE_X0Y135         LUT2 (Prop_lut2_I1_O)        0.045     2.057 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.057    plusOp__1[6]
    SLICE_X0Y135         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.866     2.031    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.091     1.604    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.452    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X1Y134     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y134     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y134     count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y134     count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y134     count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y134     count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y135     count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y135     count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y134     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y134     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y134     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X1Y134     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y134     count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.842ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.046ns  (logic 9.250ns (65.854%)  route 4.796ns (34.146%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 29.871 - 24.938 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.629     5.233    vga_driver/CLK
    SLICE_X8Y138         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  vga_driver/pixel_col_reg[3]/Q
                         net (fo=6, routed)           1.028     6.780    vga_driver/Q[2]
    SLICE_X10Y137        LUT4 (Prop_lut4_I0_O)        0.124     6.904 r  vga_driver/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000     6.904    add_bb/leqOp_inferred__5/i__carry__0_0[1]
    SLICE_X10Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.437 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.437    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.594 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          0.899     8.493    vga_driver/multOp[0]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.360     8.853 r  vga_driver/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     8.853    add_bb/multOp_0[0]
    SLICE_X11Y137        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     9.336 r  add_bb/_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.336    add_bb/_inferred__8/i__carry_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.450 r  add_bb/_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.450    add_bb/_inferred__8/i__carry__0_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.784 r  add_bb/_inferred__8/i__carry__1/O[1]
                         net (fo=2, routed)           0.929    10.713    add_bb/_inferred__8/i__carry__1_n_6
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    14.928 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    14.930    add_bb/multOp_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    16.448 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    17.449    add_bb/plusOp_n_99
    SLICE_X11Y132        LUT2 (Prop_lut2_I0_O)        0.124    17.573 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    17.573    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.105 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.105    add_bb/ltOp_carry_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.219 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.937    19.156    add_bb/ltOp
    SLICE_X12Y138        LUT3 (Prop_lut3_I1_O)        0.124    19.280 r  add_bb/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    19.280    vga_driver/green_out_reg[3]_0
    SLICE_X12Y138        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.508    29.871    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.257    30.129    
                         clock uncertainty           -0.084    30.045    
    SLICE_X12Y138        FDRE (Setup_fdre_C_D)        0.077    30.122    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.122    
                         arrival time                         -19.280    
  -------------------------------------------------------------------
                         slack                                 10.842    

Slack (MET) :             19.470ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.597ns (29.907%)  route 3.743ns (70.093%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 29.870 - 24.938 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.707     5.311    vga_driver/CLK
    SLICE_X5Y138         FDRE                                         r  vga_driver/pixel_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  vga_driver/pixel_row_reg[4]/Q
                         net (fo=12, routed)          1.847     7.615    vga_driver/pixel_row_reg[10]_0[3]
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  vga_driver/i__carry_i_2__4/O
                         net (fo=1, routed)           0.402     8.141    add_bb/geqOp_inferred__4/i__carry__0_0[2]
    SLICE_X6Y133         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.545 r  add_bb/geqOp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.545    add_bb/geqOp_inferred__4/i__carry_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.702 f  add_bb/geqOp_inferred__4/i__carry__0/CO[1]
                         net (fo=1, routed)           1.041     9.743    vga_driver/blue_out_reg[3]_0[0]
    SLICE_X8Y137         LUT6 (Prop_lut6_I2_O)        0.332    10.075 r  vga_driver/blue_out[3]_i_2/O
                         net (fo=1, routed)           0.452    10.527    vga_driver/blue_out[3]_i_2_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I4_O)        0.124    10.651 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000    10.651    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.507    29.870    vga_driver/CLK
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.257    30.128    
                         clock uncertainty           -0.084    30.044    
    SLICE_X8Y137         FDRE (Setup_fdre_C_D)        0.077    30.121    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.121    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                 19.470    

Slack (MET) :             20.150ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.021ns (21.892%)  route 3.643ns (78.108%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 29.871 - 24.938 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.708     5.312    vga_driver/CLK
    SLICE_X6Y139         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.478     5.790 f  vga_driver/v_cnt_reg[4]/Q
                         net (fo=7, routed)           1.206     6.996    vga_driver/v_cnt_reg[4]
    SLICE_X6Y140         LUT6 (Prop_lut6_I1_O)        0.295     7.291 r  vga_driver/red_out[3]_i_5/O
                         net (fo=1, routed)           1.017     8.308    vga_driver/red_out[3]_i_5_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I1_O)        0.124     8.432 r  vga_driver/red_out[3]_i_2/O
                         net (fo=3, routed)           1.420     9.852    vga_driver/v_cnt_reg[9]_0
    SLICE_X12Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.976 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.976    vga_driver/red_out[3]_i_1_n_0
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.508    29.871    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.257    30.129    
                         clock uncertainty           -0.084    30.045    
    SLICE_X12Y138        FDRE (Setup_fdre_C_D)        0.081    30.126    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.126    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                 20.150    

Slack (MET) :             20.184ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.766ns (18.473%)  route 3.381ns (81.527%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 29.875 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.621     7.375    vga_driver/h_cnt_reg[4]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  vga_driver/h_cnt[10]_i_4/O
                         net (fo=5, routed)           0.886     8.384    vga_driver/h_cnt[10]_i_4_n_0
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.874     9.382    vga_driver/clear
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.512    29.875    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
                         clock pessimism              0.298    30.174    
                         clock uncertainty           -0.084    30.090    
    SLICE_X10Y139        FDRE (Setup_fdre_C_R)       -0.524    29.566    vga_driver/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.566    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 20.184    

Slack (MET) :             20.184ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.766ns (18.473%)  route 3.381ns (81.527%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 29.875 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.621     7.375    vga_driver/h_cnt_reg[4]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  vga_driver/h_cnt[10]_i_4/O
                         net (fo=5, routed)           0.886     8.384    vga_driver/h_cnt[10]_i_4_n_0
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.874     9.382    vga_driver/clear
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.512    29.875    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[3]/C
                         clock pessimism              0.298    30.174    
                         clock uncertainty           -0.084    30.090    
    SLICE_X10Y139        FDRE (Setup_fdre_C_R)       -0.524    29.566    vga_driver/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.566    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 20.184    

Slack (MET) :             20.184ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.766ns (18.473%)  route 3.381ns (81.527%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 29.875 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.621     7.375    vga_driver/h_cnt_reg[4]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  vga_driver/h_cnt[10]_i_4/O
                         net (fo=5, routed)           0.886     8.384    vga_driver/h_cnt[10]_i_4_n_0
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.874     9.382    vga_driver/clear
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.512    29.875    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
                         clock pessimism              0.298    30.174    
                         clock uncertainty           -0.084    30.090    
    SLICE_X10Y139        FDRE (Setup_fdre_C_R)       -0.524    29.566    vga_driver/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.566    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 20.184    

Slack (MET) :             20.184ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.766ns (18.473%)  route 3.381ns (81.527%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 29.875 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.621     7.375    vga_driver/h_cnt_reg[4]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  vga_driver/h_cnt[10]_i_4/O
                         net (fo=5, routed)           0.886     8.384    vga_driver/h_cnt[10]_i_4_n_0
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.874     9.382    vga_driver/clear
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.512    29.875    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism              0.298    30.174    
                         clock uncertainty           -0.084    30.090    
    SLICE_X10Y139        FDRE (Setup_fdre_C_R)       -0.524    29.566    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.566    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 20.184    

Slack (MET) :             20.273ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.021ns (24.949%)  route 3.071ns (75.051%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 29.951 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y140        FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.478     5.713 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.903     6.617    vga_driver/h_cnt_reg[8]
    SLICE_X8Y140         LUT3 (Prop_lut3_I1_O)        0.295     6.912 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.670     7.582    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X8Y140         LUT6 (Prop_lut6_I0_O)        0.124     7.706 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          0.684     8.391    vga_driver/eqOp
    SLICE_X5Y139         LUT6 (Prop_lut6_I0_O)        0.124     8.515 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.813     9.328    vga_driver/v_cnt0
    SLICE_X6Y140         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.588    29.951    vga_driver/CLK
    SLICE_X6Y140         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.257    30.209    
                         clock uncertainty           -0.084    30.125    
    SLICE_X6Y140         FDRE (Setup_fdre_C_R)       -0.524    29.601    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.601    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 20.273    

Slack (MET) :             20.438ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.766ns (19.808%)  route 3.101ns (80.192%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 29.875 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.621     7.375    vga_driver/h_cnt_reg[4]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  vga_driver/h_cnt[10]_i_4/O
                         net (fo=5, routed)           0.886     8.384    vga_driver/h_cnt[10]_i_4_n_0
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.594     9.102    vga_driver/clear
    SLICE_X10Y140        FDRE                                         r  vga_driver/h_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.512    29.875    vga_driver/CLK
    SLICE_X10Y140        FDRE                                         r  vga_driver/h_cnt_reg[2]/C
                         clock pessimism              0.273    30.149    
                         clock uncertainty           -0.084    30.065    
    SLICE_X10Y140        FDRE (Setup_fdre_C_R)       -0.524    29.541    vga_driver/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 20.438    

Slack (MET) :             20.438ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.766ns (19.808%)  route 3.101ns (80.192%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 29.875 - 24.938 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y139        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.621     7.375    vga_driver/h_cnt_reg[4]
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.124     7.499 f  vga_driver/h_cnt[10]_i_4/O
                         net (fo=5, routed)           0.886     8.384    vga_driver/h_cnt[10]_i_4_n_0
    SLICE_X8Y140         LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  vga_driver/h_cnt[10]_i_1/O
                         net (fo=11, routed)          0.594     9.102    vga_driver/clear
    SLICE_X10Y140        FDRE                                         r  vga_driver/h_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.512    29.875    vga_driver/CLK
    SLICE_X10Y140        FDRE                                         r  vga_driver/h_cnt_reg[7]/C
                         clock pessimism              0.273    30.149    
                         clock uncertainty           -0.084    30.065    
    SLICE_X10Y140        FDRE (Setup_fdre_C_R)       -0.524    29.541    vga_driver/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.541    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                 20.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.659%)  route 0.137ns (49.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X9Y140         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=9, routed)           0.137     1.770    vga_driver/h_cnt_reg[6]
    SLICE_X11Y139        FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X11Y139        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X11Y139        FDRE (Hold_fdre_C_D)         0.070     1.597    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X11Y140        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.137     1.769    vga_driver/h_cnt_reg[0]
    SLICE_X10Y140        LUT3 (Prop_lut3_I1_O)        0.048     1.817 r  vga_driver/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_driver/h_cnt[2]_i_1_n_0
    SLICE_X10Y140        FDRE                                         r  vga_driver/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X10Y140        FDRE                                         r  vga_driver/h_cnt_reg[2]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X10Y140        FDRE (Hold_fdre_C_D)         0.133     1.637    vga_driver/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.791%)  route 0.160ns (53.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.598     1.519    vga_driver/CLK
    SLICE_X5Y140         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.160     1.821    vga_driver/v_cnt_reg[10]
    SLICE_X4Y139         FDRE                                         r  vga_driver/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X4Y139         FDRE                                         r  vga_driver/pixel_row_reg[10]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.070     1.604    vga_driver/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.031%)  route 0.134ns (44.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X10Y140        FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=8, routed)           0.134     1.789    vga_driver/h_cnt_reg[7]
    SLICE_X11Y139        FDRE                                         r  vga_driver/pixel_col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X11Y139        FDRE                                         r  vga_driver/pixel_col_reg[7]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X11Y139        FDRE (Hold_fdre_C_D)         0.066     1.572    vga_driver/pixel_col_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.832%)  route 0.179ns (46.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X10Y138        FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 f  vga_driver/pixel_col_reg[1]/Q
                         net (fo=6, routed)           0.179     1.834    vga_driver/Q[0]
    SLICE_X12Y138        LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga_driver/red_out[3]_i_1_n_0
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X12Y138        FDRE (Hold_fdre_C_D)         0.121     1.648    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.728%)  route 0.159ns (43.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X10Y140        FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y140        FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.159     1.815    vga_driver/h_cnt_reg[2]
    SLICE_X10Y139        LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.860    vga_driver/plusOp[5]
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X10Y139        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X10Y139        FDRE (Hold_fdre_C_D)         0.121     1.627    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.031%)  route 0.151ns (47.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.597     1.518    vga_driver/CLK
    SLICE_X6Y139         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=7, routed)           0.151     1.834    vga_driver/v_cnt_reg[9]
    SLICE_X4Y139         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X4Y139         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.066     1.600    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.597     1.518    vga_driver/CLK
    SLICE_X6Y139         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=8, routed)           0.109     1.775    vga_driver/v_cnt_reg[8]
    SLICE_X6Y139         LUT6 (Prop_lut6_I5_O)        0.099     1.874 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga_driver/plusOp__0[9]
    SLICE_X6Y139         FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X6Y139         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X6Y139         FDRE (Hold_fdre_C_D)         0.121     1.639    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.949%)  route 0.141ns (43.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.598     1.519    vga_driver/CLK
    SLICE_X5Y140         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y140         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.141     1.801    vga_driver/v_cnt_reg[10]
    SLICE_X5Y140         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000     1.846    vga_driver/plusOp__0[10]
    SLICE_X5Y140         FDRE                                         r  vga_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.868     2.036    vga_driver/CLK
    SLICE_X5Y140         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X5Y140         FDRE (Hold_fdre_C_D)         0.091     1.610    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_driver/pixel_col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.146%)  route 0.163ns (43.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X8Y138         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/pixel_col_reg[2]/Q
                         net (fo=6, routed)           0.163     1.818    vga_driver/Q[1]
    SLICE_X8Y137         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.838     2.005    vga_driver/CLK
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.120     1.624    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y137     vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X12Y138    vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X11Y140    vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X9Y140     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y139    vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y140    vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y139    vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X10Y139    vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y137     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y137     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y138    vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y138    vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y140    vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y140    vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X9Y140     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X9Y140     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y139    vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y139    vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y137     vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y137     vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y138    vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X12Y138    vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y140    vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y140    vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X9Y140     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X9Y140     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y139    vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X10Y139    vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.380ns  (logic 3.052ns (36.419%)  route 5.328ns (63.581%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           1.142     1.770    adc/R[5]
    SLICE_X3Y136         LUT3 (Prop_lut3_I2_O)        0.124     1.894 r  adc/geqOp_carry_i_20/O
                         net (fo=1, routed)           0.000     1.894    adc/geqOp_carry_i_20_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.444 r  adc/geqOp_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.444    adc/geqOp_carry_i_12_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.778 r  adc/geqOp_carry_i_11/O[1]
                         net (fo=14, routed)          1.212     3.989    add_bb/leqOp_carry_i_5[1]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.303     4.292 r  add_bb/leqOp_carry_i_9/O
                         net (fo=4, routed)           1.124     5.416    add_bb/data_2_reg[9]_1
    SLICE_X2Y136         LUT5 (Prop_lut5_I1_O)        0.124     5.540 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     5.540    add_bb/i__carry_i_5__1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.916 r  add_bb/leqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.916    add_bb/leqOp_inferred__2/i__carry_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.073 r  add_bb/leqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           1.230     7.303    add_bb/leqOp3_in
    SLICE_X8Y136         LUT6 (Prop_lut6_I3_O)        0.332     7.635 r  add_bb/ball_x_motion[10]_i_6/O
                         net (fo=2, routed)           0.621     8.256    add_bb/ball_x_motion[10]_i_6_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.380 r  add_bb/ball_x_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     8.380    add_bb/ball_x_motion[10]_i_1_n_0
    SLICE_X10Y135        FDRE                                         r  add_bb/ball_x_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.093ns  (logic 3.052ns (37.711%)  route 5.041ns (62.289%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           1.142     1.770    adc/R[5]
    SLICE_X3Y136         LUT3 (Prop_lut3_I2_O)        0.124     1.894 r  adc/geqOp_carry_i_20/O
                         net (fo=1, routed)           0.000     1.894    adc/geqOp_carry_i_20_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.444 r  adc/geqOp_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.444    adc/geqOp_carry_i_12_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.778 r  adc/geqOp_carry_i_11/O[1]
                         net (fo=14, routed)          1.212     3.989    add_bb/leqOp_carry_i_5[1]
    SLICE_X6Y138         LUT6 (Prop_lut6_I5_O)        0.303     4.292 r  add_bb/leqOp_carry_i_9/O
                         net (fo=4, routed)           1.124     5.416    add_bb/data_2_reg[9]_1
    SLICE_X2Y136         LUT5 (Prop_lut5_I1_O)        0.124     5.540 r  add_bb/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000     5.540    add_bb/i__carry_i_5__1_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.916 r  add_bb/leqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.916    add_bb/leqOp_inferred__2/i__carry_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.073 f  add_bb/leqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           1.230     7.303    add_bb/leqOp3_in
    SLICE_X8Y136         LUT6 (Prop_lut6_I3_O)        0.332     7.635 f  add_bb/ball_x_motion[10]_i_6/O
                         net (fo=2, routed)           0.334     7.969    add_bb/ball_x_motion[10]_i_6_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I4_O)        0.124     8.093 r  add_bb/ball_x_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     8.093    add_bb/ball_x_motion[2]_i_1_n_0
    SLICE_X10Y135        FDRE                                         r  add_bb/ball_x_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            add_bb/game_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.845ns  (logic 1.601ns (33.036%)  route 3.244ns (66.964%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           3.244     4.721    add_bb/btn0_IBUF
    SLICE_X9Y138         LUT4 (Prop_lut4_I3_O)        0.124     4.845 r  add_bb/game_on_i_1/O
                         net (fo=1, routed)           0.000     4.845    add_bb/game_on_i_1_n_0
    SLICE_X9Y138         FDRE                                         r  add_bb/game_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.783ns  (logic 0.828ns (17.310%)  route 3.955ns (82.690%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y141         FDRE                         0.000     0.000 r  add_bb/ball_y_reg[10]/C
    SLICE_X7Y141         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_y_reg[10]/Q
                         net (fo=8, routed)           1.776     2.232    add_bb/Q[9]
    SLICE_X2Y139         LUT6 (Prop_lut6_I1_O)        0.124     2.356 r  add_bb/ball_y_motion[10]_i_7/O
                         net (fo=1, routed)           1.286     3.642    add_bb/ball_y_motion[10]_i_7_n_0
    SLICE_X6Y138         LUT5 (Prop_lut5_I4_O)        0.124     3.766 f  add_bb/ball_y_motion[10]_i_3/O
                         net (fo=3, routed)           0.894     4.659    add_bb/p_0_in0
    SLICE_X9Y139         LUT5 (Prop_lut5_I4_O)        0.124     4.783 r  add_bb/ball_y_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     4.783    add_bb/ball_y_motion[10]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  add_bb/ball_y_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            add_bb/ball_y_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 1.601ns (33.613%)  route 3.161ns (66.387%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn0_IBUF_inst/O
                         net (fo=4, routed)           3.161     4.638    add_bb/btn0_IBUF
    SLICE_X9Y139         LUT5 (Prop_lut5_I2_O)        0.124     4.762 r  add_bb/ball_y_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     4.762    add_bb/ball_y_motion[2]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  add_bb/ball_y_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 1.870ns (39.510%)  route 2.863ns (60.490%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[5]/C
    SLICE_X7Y138         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  add_bb/ball_y_reg[5]/Q
                         net (fo=15, routed)          1.369     1.788    add_bb/Q[4]
    SLICE_X7Y139         LUT2 (Prop_lut2_I0_O)        0.299     2.087 r  add_bb/ball_y[2]_i_2/O
                         net (fo=1, routed)           0.000     2.087    add_bb/ball_y[2]_i_2_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.488 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.488    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.602    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.936 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.790     3.726    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X7Y138         LUT2 (Prop_lut2_I0_O)        0.303     4.029 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.704     4.733    add_bb/ball_y[10]_i_1_n_0
    SLICE_X7Y141         FDRE                                         r  add_bb/ball_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.723ns  (logic 1.870ns (39.591%)  route 2.853ns (60.409%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[5]/C
    SLICE_X7Y138         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  add_bb/ball_y_reg[5]/Q
                         net (fo=15, routed)          1.369     1.788    add_bb/Q[4]
    SLICE_X7Y139         LUT2 (Prop_lut2_I0_O)        0.299     2.087 r  add_bb/ball_y[2]_i_2/O
                         net (fo=1, routed)           0.000     2.087    add_bb/ball_y[2]_i_2_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.488 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.488    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.602    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.936 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.790     3.726    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X7Y138         LUT2 (Prop_lut2_I0_O)        0.303     4.029 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.694     4.723    add_bb/ball_y[10]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  add_bb/ball_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.591ns  (logic 1.870ns (40.733%)  route 2.721ns (59.267%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[5]/C
    SLICE_X7Y138         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  add_bb/ball_y_reg[5]/Q
                         net (fo=15, routed)          1.369     1.788    add_bb/Q[4]
    SLICE_X7Y139         LUT2 (Prop_lut2_I0_O)        0.299     2.087 r  add_bb/ball_y[2]_i_2/O
                         net (fo=1, routed)           0.000     2.087    add_bb/ball_y[2]_i_2_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.488 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.488    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.602    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.936 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.790     3.726    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X7Y138         LUT2 (Prop_lut2_I0_O)        0.303     4.029 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.562     4.591    add_bb/ball_y[10]_i_1_n_0
    SLICE_X7Y139         FDRE                                         r  add_bb/ball_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.533ns  (logic 1.870ns (41.253%)  route 2.663ns (58.747%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[5]/C
    SLICE_X7Y138         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  add_bb/ball_y_reg[5]/Q
                         net (fo=15, routed)          1.369     1.788    add_bb/Q[4]
    SLICE_X7Y139         LUT2 (Prop_lut2_I0_O)        0.299     2.087 r  add_bb/ball_y[2]_i_2/O
                         net (fo=1, routed)           0.000     2.087    add_bb/ball_y[2]_i_2_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.488 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.488    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.602    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.936 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.790     3.726    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X7Y138         LUT2 (Prop_lut2_I0_O)        0.303     4.029 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.504     4.533    add_bb/ball_y[10]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  add_bb/ball_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/ball_y_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.533ns  (logic 1.870ns (41.253%)  route 2.663ns (58.747%))
  Logic Levels:           6  (CARRY4=3 FDSE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[5]/C
    SLICE_X7Y138         FDSE (Prop_fdse_C_Q)         0.419     0.419 r  add_bb/ball_y_reg[5]/Q
                         net (fo=15, routed)          1.369     1.788    add_bb/Q[4]
    SLICE_X7Y139         LUT2 (Prop_lut2_I0_O)        0.299     2.087 r  add_bb/ball_y[2]_i_2/O
                         net (fo=1, routed)           0.000     2.087    add_bb/ball_y[2]_i_2_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.488 r  add_bb/ball_y_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.488    add_bb/ball_y_reg[2]_i_1_n_0
    SLICE_X7Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.602 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.602    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X7Y141         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.936 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.790     3.726    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X7Y138         LUT2 (Prop_lut2_I0_O)        0.303     4.029 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.504     4.533    add_bb/ball_y[10]_i_1_n_0
    SLICE_X7Y140         FDRE                                         r  add_bb/ball_y_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc/pdata2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.194ns (77.632%)  route 0.056ns (22.368%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDRE                         0.000     0.000 r  adc/pdata2_reg[0]/C
    SLICE_X3Y130         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc/pdata2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.250    adc/pdata2_reg_n_0_[0]
    SLICE_X2Y130         SRL16E                                       r  adc/pdata2_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/data_22_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.194ns (59.625%)  route 0.131ns (40.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE                         0.000     0.000 r  adc2/pdata22_reg[10]/C
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc2/pdata22_reg[10]/Q
                         net (fo=2, routed)           0.131     0.325    adc2/pdata22[10]
    SLICE_X4Y135         FDRE                                         r  adc2/data_22_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.217ns (65.757%)  route 0.113ns (34.243%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE                         0.000     0.000 r  adc/pdata2_reg[8]/C
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  adc/pdata2_reg[8]/Q
                         net (fo=2, routed)           0.113     0.330    adc/pdata2[8]
    SLICE_X2Y136         FDRE                                         r  adc/data_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/pdata22_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.217ns (65.185%)  route 0.116ns (34.815%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE                         0.000     0.000 r  adc2/pdata22_reg[9]/C
    SLICE_X6Y134         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  adc2/pdata22_reg[9]/Q
                         net (fo=2, routed)           0.116     0.333    adc2/pdata22[9]
    SLICE_X4Y134         FDRE                                         r  adc2/pdata22_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/pdata22_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.217ns (63.599%)  route 0.124ns (36.401%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE                         0.000     0.000 r  adc2/pdata22_reg[8]/C
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  adc2/pdata22_reg[8]/Q
                         net (fo=2, routed)           0.124     0.341    adc2/pdata22[8]
    SLICE_X6Y134         FDRE                                         r  adc2/pdata22_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/data_22_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.194ns (56.623%)  route 0.149ns (43.377%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE                         0.000     0.000 r  adc2/pdata22_reg[6]/C
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc2/pdata22_reg[6]/Q
                         net (fo=2, routed)           0.149     0.343    adc2/pdata22[6]
    SLICE_X5Y133         FDRE                                         r  adc2/data_22_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/data_22_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.194ns (56.539%)  route 0.149ns (43.461%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE                         0.000     0.000 r  adc2/pdata22_reg[4]/C
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc2/pdata22_reg[4]/Q
                         net (fo=2, routed)           0.149     0.343    adc2/pdata22[4]
    SLICE_X5Y134         FDRE                                         r  adc2/data_22_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.217ns (62.375%)  route 0.131ns (37.625%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE                         0.000     0.000 r  adc/pdata2_reg[9]/C
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  adc/pdata2_reg[9]/Q
                         net (fo=2, routed)           0.131     0.348    adc/pdata2[9]
    SLICE_X4Y137         FDRE                                         r  adc/data_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_motion_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE                         0.000     0.000 r  add_bb/ball_y_motion_reg[2]/C
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_y_motion_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    add_bb/ball_y_motion_reg_n_0_[2]
    SLICE_X9Y139         LUT5 (Prop_lut5_I3_O)        0.045     0.354 r  add_bb/ball_y_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    add_bb/ball_y_motion[2]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  add_bb/ball_y_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[4]/C
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  add_bb/ball_x_reg[4]/Q
                         net (fo=12, routed)          0.091     0.232    add_bb/ball_x_reg[10]_1[3]
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.359 r  add_bb/ball_x_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.359    add_bb/ball_x_reg[5]_i_1_n_4
    SLICE_X9Y135         FDRE                                         r  add_bb/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.151ns  (logic 4.070ns (49.930%)  route 4.081ns (50.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.628     5.232    vga_driver/CLK
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.518     5.750 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           4.081     9.831    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    13.383 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.383    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.064ns (51.067%)  route 3.895ns (48.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.629     5.233    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           3.895     9.646    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    13.192 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.192    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.070ns (51.225%)  route 3.875ns (48.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.629     5.233    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           3.875     9.626    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    13.178 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.178    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 4.021ns (68.645%)  route 1.836ns (31.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.709     5.313    vga_driver/CLK
    SLICE_X3Y140         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           1.836     7.606    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    11.170 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.170    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.747ns  (logic 4.083ns (71.054%)  route 1.663ns (28.946%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.711     5.315    vga_driver/CLK
    SLICE_X2Y143         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           1.663     7.497    lopt
    B12                  OBUF (Prop_obuf_I_O)         3.565    11.062 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.062    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.430ns (81.368%)  route 0.327ns (18.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.600     1.521    vga_driver/CLK
    SLICE_X2Y143         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.327     2.013    lopt
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.279 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.279    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.406ns (77.832%)  route 0.400ns (22.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.599     1.520    vga_driver/CLK
    SLICE_X3Y140         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.400     2.062    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.327 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.327    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.416ns (50.849%)  route 1.369ns (49.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.369     3.023    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.276 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.276    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.411ns (50.439%)  route 1.387ns (49.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y138        FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.387     3.041    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.288 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.288    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.416ns (49.035%)  route 1.472ns (50.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.568     1.489    vga_driver/CLK
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           1.472     3.125    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.378 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.378    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 4.236ns (53.546%)  route 3.675ns (46.454%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.419     5.723 f  count_reg[4]/Q
                         net (fo=26, routed)          1.316     7.040    count_reg[4]
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.296     7.336 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.359     9.694    ADC_SCLK2_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521    13.215 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    13.215    ADC_SCLK
    G17                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.242ns (55.249%)  route 3.436ns (44.751%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.702     5.304    clk_in_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.419     5.723 f  count_reg[4]/Q
                         net (fo=26, routed)          1.316     7.040    count_reg[4]
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.296     7.336 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.120     9.455    ADC_SCLK2_OBUF
    H14                  OBUF (Prop_obuf_I_O)         3.527    12.982 r  ADC_SCLK2_OBUF_inst/O
                         net (fo=0)                   0.000    12.982    ADC_SCLK2
    H14                                                               r  ADC_SCLK2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.899ns  (logic 4.156ns (60.238%)  route 2.743ns (39.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.704     5.306    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 r  count_reg[9]/Q
                         net (fo=22, routed)          2.743     8.469    ADC_CS2_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.737    12.206 r  ADC_CS_OBUF_inst/O
                         net (fo=0)                   0.000    12.206    ADC_CS
    C17                                                               r  ADC_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 4.129ns (65.908%)  route 2.136ns (34.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.704     5.306    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 r  count_reg[9]/Q
                         net (fo=22, routed)          2.136     7.861    ADC_CS2_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.710    11.571 r  ADC_CS2_OBUF_inst/O
                         net (fo=0)                   0.000    11.571    ADC_CS2
    D14                                                               r  ADC_CS2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.093ns  (logic 0.715ns (23.120%)  route 2.378ns (76.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.704     5.306    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  count_reg[9]/Q
                         net (fo=22, routed)          1.239     6.965    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.296     7.261 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          1.138     8.399    adc2/count_reg[9]
    SLICE_X4Y133         FDRE                                         r  adc2/pdata22_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.093ns  (logic 0.715ns (23.120%)  route 2.378ns (76.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.704     5.306    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  count_reg[9]/Q
                         net (fo=22, routed)          1.239     6.965    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.296     7.261 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          1.138     8.399    adc2/count_reg[9]
    SLICE_X4Y133         FDRE                                         r  adc2/pdata22_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.978ns  (logic 0.715ns (24.008%)  route 2.263ns (75.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.704     5.306    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  count_reg[9]/Q
                         net (fo=22, routed)          1.239     6.965    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.296     7.261 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          1.024     8.284    adc/pdata2_reg[4]_0
    SLICE_X3Y136         FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.978ns  (logic 0.715ns (24.008%)  route 2.263ns (75.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.704     5.306    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  count_reg[9]/Q
                         net (fo=22, routed)          1.239     6.965    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.296     7.261 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          1.024     8.284    adc/pdata2_reg[4]_0
    SLICE_X3Y136         FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.978ns  (logic 0.715ns (24.008%)  route 2.263ns (75.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.704     5.306    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  count_reg[9]/Q
                         net (fo=22, routed)          1.239     6.965    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.296     7.261 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          1.024     8.284    adc/pdata2_reg[4]_0
    SLICE_X3Y136         FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.978ns  (logic 0.715ns (24.008%)  route 2.263ns (75.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.704     5.306    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  count_reg[9]/Q
                         net (fo=22, routed)          1.239     6.965    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.296     7.261 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          1.024     8.284    adc/pdata2_reg[4]_0
    SLICE_X3Y136         FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.226ns (25.706%)  route 0.653ns (74.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.140     2.393    adc/pdata2_reg[4]_0
    SLICE_X3Y130         FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.226ns (25.706%)  route 0.653ns (74.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.140     2.393    adc2/count_reg[9]
    SLICE_X3Y130         FDRE                                         r  adc2/pdata22_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.226ns (23.772%)  route 0.725ns (76.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.211     2.464    adc/pdata2_reg[4]_0
    SLICE_X2Y130         SRL16E                                       r  adc/pdata2_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.226ns (23.772%)  route 0.725ns (76.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.211     2.464    adc/pdata2_reg[4]_0
    SLICE_X2Y130         FDRE                                         r  adc/pdata2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.226ns (23.772%)  route 0.725ns (76.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.211     2.464    adc2/count_reg[9]
    SLICE_X2Y130         SRL16E                                       r  adc2/pdata22_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.226ns (23.772%)  route 0.725ns (76.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.211     2.464    adc2/count_reg[9]
    SLICE_X2Y130         FDRE                                         r  adc2/pdata22_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 0.226ns (22.379%)  route 0.784ns (77.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.271     2.523    adc2/count_reg[9]
    SLICE_X6Y133         FDRE                                         r  adc2/pdata22_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.226ns (21.957%)  route 0.803ns (78.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.290     2.543    adc2/count_reg[9]
    SLICE_X4Y134         FDRE                                         r  adc2/pdata22_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.226ns (21.957%)  route 0.803ns (78.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.290     2.543    adc2/count_reg[9]
    SLICE_X4Y134         FDRE                                         r  adc2/pdata22_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.226ns (21.957%)  route 0.803ns (78.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.594     1.513    clk_in_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.128     1.641 f  count_reg[9]/Q
                         net (fo=22, routed)          0.513     2.155    adc2/Q[1]
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.098     2.253 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.290     2.543    adc2/count_reg[9]
    SLICE_X4Y134         FDRE                                         r  adc2/pdata22_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.252ns  (logic 9.188ns (64.470%)  route 5.064ns (35.530%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[2]/C
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  add_bb/ball_x_reg[2]/Q
                         net (fo=10, routed)          1.296     1.752    vga_driver/leqOp_inferred__5/i__carry__0[1]
    SLICE_X10Y137        LUT4 (Prop_lut4_I3_O)        0.124     1.876 r  vga_driver/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000     1.876    add_bb/leqOp_inferred__5/i__carry__0_0[1]
    SLICE_X10Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.409 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.409    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.566 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          0.899     3.465    vga_driver/multOp[0]
    SLICE_X11Y137        LUT2 (Prop_lut2_I1_O)        0.360     3.825 r  vga_driver/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     3.825    add_bb/multOp_0[0]
    SLICE_X11Y137        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.308 r  add_bb/_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.308    add_bb/_inferred__8/i__carry_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.422 r  add_bb/_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.422    add_bb/_inferred__8/i__carry__0_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.756 r  add_bb/_inferred__8/i__carry__1/O[1]
                         net (fo=2, routed)           0.929     5.685    add_bb/_inferred__8/i__carry__1_n_6
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215     9.900 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002     9.902    add_bb/multOp_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    11.420 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    12.421    add_bb/plusOp_n_99
    SLICE_X11Y132        LUT2 (Prop_lut2_I0_O)        0.124    12.545 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    12.545    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.077 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.077    add_bb/ltOp_carry_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.191 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.937    14.128    add_bb/ltOp
    SLICE_X12Y138        LUT3 (Prop_lut3_I1_O)        0.124    14.252 r  add_bb/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    14.252    vga_driver/green_out_reg[3]_0
    SLICE_X12Y138        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.508     4.933    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.732ns  (logic 3.074ns (39.757%)  route 4.658ns (60.243%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           1.142     1.770    adc/R[5]
    SLICE_X3Y136         LUT3 (Prop_lut3_I2_O)        0.124     1.894 r  adc/geqOp_carry_i_20/O
                         net (fo=1, routed)           0.000     1.894    adc/geqOp_carry_i_20_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.444 r  adc/geqOp_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.444    adc/geqOp_carry_i_12_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.778 r  adc/geqOp_carry_i_11/O[1]
                         net (fo=14, routed)          1.063     3.841    add_bb/leqOp_carry_i_5[1]
    SLICE_X6Y137         LUT5 (Prop_lut5_I1_O)        0.303     4.144 r  add_bb/leqOp_carry_i_10/O
                         net (fo=4, routed)           0.829     4.973    vga_driver/leqOp_carry_0
    SLICE_X4Y138         LUT4 (Prop_lut4_I2_O)        0.124     5.097 r  vga_driver/leqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     5.097    add_bb/leqOp_carry__0_1[3]
    SLICE_X4Y138         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.498 r  add_bb/leqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.498    add_bb/leqOp_carry_n_0
    SLICE_X4Y139         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.655 f  add_bb/leqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.647     6.302    vga_driver/red_out_reg[3]_0[0]
    SLICE_X9Y138         LUT6 (Prop_lut6_I3_O)        0.329     6.631 f  vga_driver/red_out[3]_i_4/O
                         net (fo=1, routed)           0.977     7.608    vga_driver/red_out[3]_i_4_n_0
    SLICE_X12Y138        LUT6 (Prop_lut6_I5_O)        0.124     7.732 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.732    vga_driver/red_out[3]_i_1_n_0
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.508     4.933    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 adc2/data_22_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.992ns  (logic 2.811ns (40.204%)  route 4.181ns (59.796%))
  Logic Levels:           9  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE                         0.000     0.000 r  adc2/data_22_reg[5]/C
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc2/data_22_reg[5]/Q
                         net (fo=3, routed)           0.667     1.295    adc2/data_22[5]
    SLICE_X5Y133         LUT3 (Prop_lut3_I2_O)        0.124     1.419 r  adc2/i__carry_i_20/O
                         net (fo=1, routed)           0.000     1.419    adc2/i__carry_i_20_n_0
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.059 r  adc2/i__carry_i_12__0/O[3]
                         net (fo=22, routed)          1.192     3.251    add_bb/geqOp_inferred__2/i__carry_0[3]
    SLICE_X7Y135         LUT5 (Prop_lut5_I2_O)        0.306     3.557 r  add_bb/i__carry_i_10__0/O
                         net (fo=4, routed)           0.828     4.385    vga_driver/geqOp_inferred__4/i__carry_0
    SLICE_X6Y133         LUT4 (Prop_lut4_I2_O)        0.124     4.509 r  vga_driver/i__carry_i_5__3/O
                         net (fo=1, routed)           0.000     4.509    add_bb/geqOp_inferred__4/i__carry__0_1[3]
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.885 r  add_bb/geqOp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.885    add_bb/geqOp_inferred__4/i__carry_n_0
    SLICE_X6Y134         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.042 f  add_bb/geqOp_inferred__4/i__carry__0/CO[1]
                         net (fo=1, routed)           1.041     6.084    vga_driver/blue_out_reg[3]_0[0]
    SLICE_X8Y137         LUT6 (Prop_lut6_I2_O)        0.332     6.416 r  vga_driver/blue_out[3]_i_2/O
                         net (fo=1, routed)           0.452     6.868    vga_driver/blue_out[3]_i_2_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I4_O)        0.124     6.992 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.992    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.507     4.932    vga_driver/CLK
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.839%)  route 0.281ns (60.161%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X9Y138         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  add_bb/game_on_reg/Q
                         net (fo=7, routed)           0.281     0.422    add_bb/game_on
    SLICE_X12Y138        LUT3 (Prop_lut3_I2_O)        0.045     0.467 r  add_bb/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.467    vga_driver/green_out_reg[3]_0
    SLICE_X12Y138        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 adc2/data_22_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.669ns (47.852%)  route 0.729ns (52.148%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE                         0.000     0.000 r  adc2/data_22_reg[11]/C
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.194     0.194 f  adc2/data_22_reg[11]/Q
                         net (fo=2, routed)           0.149     0.343    adc2/data_22[11]
    SLICE_X5Y135         LUT1 (Prop_lut1_I0_O)        0.045     0.388 r  adc2/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     0.388    adc2/i__carry__0_i_7__0_n_0
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.453 r  adc2/i__carry__0_i_5__1/O[1]
                         net (fo=16, routed)          0.192     0.645    vga_driver/leqOp_inferred__6/i__carry__0[1]
    SLICE_X6Y136         LUT4 (Prop_lut4_I0_O)        0.110     0.755 r  vga_driver/i__carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.755    add_bb/blue_out[3]_i_2_1[1]
    SLICE_X6Y136         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.094     0.849 f  add_bb/leqOp_inferred__6/i__carry__0/CO[1]
                         net (fo=1, routed)           0.248     1.097    vga_driver/blue_out_reg[3]_1[0]
    SLICE_X8Y137         LUT6 (Prop_lut6_I3_O)        0.116     1.213 r  vga_driver/blue_out[3]_i_2/O
                         net (fo=1, routed)           0.140     1.353    vga_driver/blue_out[3]_i_2_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I4_O)        0.045     1.398 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.398    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.838     2.005    vga_driver/CLK
    SLICE_X8Y137         FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 adc/data_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.773ns (46.770%)  route 0.880ns (53.230%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE                         0.000     0.000 r  adc/data_2_reg[3]/C
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.217     0.217 r  adc/data_2_reg[3]/Q
                         net (fo=3, routed)           0.094     0.311    adc/data_2_reg_n_0_[3]
    SLICE_X3Y136         LUT3 (Prop_lut3_I1_O)        0.045     0.356 r  adc/geqOp_carry_i_20/O
                         net (fo=1, routed)           0.000     0.356    adc/geqOp_carry_i_20_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.421 f  adc/geqOp_carry_i_12/O[1]
                         net (fo=8, routed)           0.184     0.606    vga_driver/i__carry__0_i_1__1[1]
    SLICE_X5Y137         LUT4 (Prop_lut4_I2_O)        0.110     0.716 r  vga_driver/geqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.716    add_bb/DI[0]
    SLICE_X5Y137         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.848 r  add_bb/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.848    add_bb/geqOp_carry_n_0
    SLICE_X5Y138         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.893 f  add_bb/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.411     1.303    vga_driver/CO[0]
    SLICE_X9Y138         LUT4 (Prop_lut4_I0_O)        0.114     1.417 r  vga_driver/red_out[3]_i_3/O
                         net (fo=1, routed)           0.191     1.608    vga_driver/red_out[3]_i_3_n_0
    SLICE_X12Y138        LUT6 (Prop_lut6_I4_O)        0.045     1.653 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.653    vga_driver/red_out[3]_i_1_n_0
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.840     2.007    vga_driver/CLK
    SLICE_X12Y138        FDRE                                         r  vga_driver/red_out_reg[3]/C





