Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8bbba686cbb0491ca27d57a281b4725e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab4_1_test_behav xil_defaultlib.lab4_1_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.binary_down_counter
Compiling module xil_defaultlib.lab4_1
Compiling module xil_defaultlib.lab4_1_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab4_1_test_behav
