INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZaG/Desktop/vivado_project/final/final/final.gen/sources_1/ip/BRAM_pcm/sim/BRAM_pcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_pcm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZaG/Desktop/vivado_project/final/src/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZaG/Desktop/vivado_project/final/src/pcm_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcm_rom
WARNING: [VRFC 10-2938] 'cnt' is already implicitly declared on line 23 [C:/Users/ZaG/Desktop/vivado_project/final/src/pcm_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZaG/Desktop/vivado_project/final/src/top_dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZaG/Desktop/vivado_project/final/pwm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_tb
