Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu May 10 16:55:08 2018
| Host         : DESKTOP-JPATCP2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AC701_Gen1x4If64_control_sets_placed.rpt
| Design       : AC701_Gen1x4If64
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   170 |
| Unused register locations in slices containing registers |   411 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            3 |
|      3 |            1 |
|      4 |            8 |
|      5 |           15 |
|      6 |            3 |
|      7 |            4 |
|      8 |           11 |
|      9 |            2 |
|     10 |            7 |
|     11 |            3 |
|     12 |            5 |
|     15 |            2 |
|    16+ |          102 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2474 |          710 |
| No           | No                    | Yes                    |             111 |           33 |
| No           | Yes                   | No                     |            1890 |          609 |
| Yes          | No                    | No                     |            2517 |          878 |
| Yes          | No                    | Yes                    |             128 |           39 |
| Yes          | Yes                   | No                     |             853 |          269 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                        Clock Signal                                        |                                                                                               Enable Signal                                                                                               |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/di_reg[15] |                                                                                                                                                                                                           |                                                                                                                                   |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet       |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                              |                1 |              1 |
|  riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet           |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                  |                1 |              1 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/di_reg[15] |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_1                                |                1 |              1 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                        |                                                                                                                                   |                1 |              2 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0                                                                       |                1 |              2 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/sys_or_hot_rst                                                                                         |                1 |              2 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0                                                                       |                2 |              3 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/tx_mux_inst/tx_mux/rCapState[3]_i_1_n_0                                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                2 |              4 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reset_extender_inst/rst_counter/E[0]                                                                                                                                                     | riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/SR[0]                                                                |                1 |              4 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_1_n_0                                                                                                 | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[16]_i_1_n_0                         |                3 |              4 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][32]                                         |                2 |              4 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                    |                1 |              4 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][33]                                         |                2 |              4 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/tx_mux_inst/tx_mux/rMainState[3]_i_1_n_0                                                                                                                                                 | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                2 |              4 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/SR[0]                                                              |                4 |              4 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/_rRdState                                                                                                                                | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/SR[0]                                                                  |                2 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/data_output/rTagCurr                                                                                                                                                        |                                                                                                                                   |                3 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                2 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                1 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_pipeline_inst_/pipeline_inst/E[0]                                   | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                2 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/wEnable                                                                                                                                | riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/rCtrValue[4]_i_1__3_n_0                                        |                1 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1__0_n_0                                                     |                2 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/Q[1]                                                                                                                         |                                                                                                                                   |                2 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/data_output/rTag                                                                                                                                                            | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                1 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        | PCIeGen1x1If64_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                                        | PCIeGen1x1If64_i/inst/inst/gt_top_i/SR[0]                                                                                         |                1 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                2 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/sop_shiftreg_inst/wRxSrSop[0]                                                                                                              |                                                                                                                                   |                2 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                                  | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                1 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rRdState                                                                                                                                | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/FSM_onehot_rRdState_reg[1][0]                                          |                2 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/di_reg[15] | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index[4]_i_1_n_0                                                                                              | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                          |                2 |              5 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/data_output/rShift                                                                                                                                                          | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                1 |              6 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/di_reg[15] | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                       | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                          |                3 |              6 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[9]_i_1__0_n_0                                                     |                2 |              6 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pl_ltssm_state_q_reg[0]                            |                4 |              7 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0                                                                                                    | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_cpllreset                                  |                3 |              7 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2][0]_0[0]                                                                            |                                                                                                                                   |                1 |              7 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2][0]_0[0]                                                                            | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/SR[0]                                            |                1 |              7 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0                        |                2 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                                  |                                                                                                                                   |                1 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rState[7]_i_1_n_0                                                                                                                             | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                         |                3 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRxState[7]_i_1_n_0                                                                                                                            | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                         |                3 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/E[0]                                          |                                                                                                                                   |                4 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState[7]_i_2_n_0                                                                                                                            | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rTxState_reg[0][0]                                                    |                3 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/tx_mux_inst/tx_mux/E[0]                                                                                                                                                                  |                                                                                                                                   |                5 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                                  |                                                                                                                                   |                3 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                 |                4 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                 |                4 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rState[7]_i_1__0_n_0                                                                                                                          | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                         |                3 |              8 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_1_n_0                                                                                                 |                                                                                                                                   |                4 |              9 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                        |                                                                                                                                                                                                           |                                                                                                                                   |                4 |              9 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0_0[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                2 |             10 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                5 |             10 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/data_output/rWords[8]_i_1_n_0                                                                                                                                               |                                                                                                                                   |                4 |             10 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][157]_0                                              | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][10] |                3 |             10 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rAckCount[9]_i_1_n_0                                                   |                3 |             10 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/rMemory_reg_0_0[0]                                                             | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                3 |             10 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                               | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                3 |             10 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/SR[0]                                                                         |                3 |             11 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/tx_mux_inst/tx_mux/rCount[9]_i_1_n_0                                                                                                                                                     |                                                                                                                                   |                4 |             11 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/rAckCount_reg[0][0]                                                           |                3 |             11 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                                    | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                         |                6 |             12 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                                       | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                         |                5 |             12 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/rRdPtrPlus1_reg[5][0]                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                3 |             12 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                        | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                3 |             12 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                       | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                4 |             12 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/sel                                                                            | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/clear   |                4 |             15 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/sel                                                                            | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/clear   |                4 |             15 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | PCIeGen1x1If64_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                                      | PCIeGen1x1If64_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                   |                5 |             16 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__4                                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                         |                9 |             16 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/data_input/p_1_in__0                                                                                                                                                        |                                                                                                                                   |                2 |             16 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/reorderQueue/data_input/rFinish[31]_i_1_n_0                                                                      |                4 |             16 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxvalid_reg1_reg[0]                            |                4 |             16 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/reorderQueue/data_input/p_0_in[4]                                                                                |                7 |             16 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/di_reg[15] |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0                    |                7 |             16 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/E[0]                                          |                                                                                                                                   |                9 |             17 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/tx_mux_inst/tx_mux/rCplD_reg[11]_0[0]                                                                                                                                                    | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                5 |             17 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_3[0]                                    |                                                                                                                                   |                6 |             17 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_1[0]                                    |                                                                                                                                   |                9 |             17 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0]_1[0]            |                                                                                                                                   |                9 |             17 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_1                                                                                                          | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_cpllreset                                  |                7 |             19 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                                   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                  |                5 |             20 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRAM_reg[0]                                                                                                                                   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                  |                8 |             20 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/E[0]                                                                                                                                     | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                 |                6 |             22 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                                    | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                 |                4 |             22 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                                    | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                 |                6 |             22 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                     | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                 |                4 |             22 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        |                                                                                                                                                                                                           |                                                                                                                                   |               11 |             23 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/sop_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1][0]_0                                                                               |                                                                                                                                   |                8 |             23 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][75]                                | riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][106]                                        |               14 |             23 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/wRdEn                                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                4 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/wRdEn                                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                5 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/data_input/p_2_in                                                                                                                                                           |                                                                                                                                   |                3 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/wRdEn                                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                6 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/wRdEn                                                     | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                6 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/SR[0]                                                                  |                9 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/wWrEn                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                5 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wWrEn                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                7 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wWrEn                                 | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |                4 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/WEA0__0                                                                                                                                                                     |                                                                                                                                   |                3 |             24 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                               |                8 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/rLen[31]_i_1__0_n_0                                                                                                                      |                                                                                                                                   |               11 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                           |                7 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/reorderQueue/data_output/rClear                                                                                                                                                          | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                6 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                                    |                                                                                                                                   |                6 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | test_channels[0].module1/rLen__0                                                                                                                                                                          | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                7 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                   |                                                                                                                                   |                8 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/rDataMasked[31]_i_1_n_0                                        |               11 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_4[0]                                    |                                                                                                                                   |               14 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/rDataMasked[31]_i_1__0_n_0                                     |               13 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/p_0_in                                                                 |                8 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[63]                                                      |                9 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[63]                                                      |                9 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/_wTxcDataReady                                                |                                                                                                                                   |               12 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wRdTxDataReady                        |                                                                                                                                   |               11 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                  |                                                                                                                                   |                9 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                         |               12 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[63]                                                      |                9 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rData_reg[1][0]_2[0]                                    |                                                                                                                                   |               18 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/rDataMasked[31]_i_1__1_n_0                                     |                7 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0]_2[0]            |                                                                                                                                   |               19 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rData_reg[1][0]_0[0]            |                                                                                                                                   |               15 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | test_channels[0].module1/rCount__0                                                                                                                                                                        | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |                9 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                      | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                         |                9 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                    |                                                                                                                                   |               10 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/rLen[31]_i_1_n_0                                                                                                                         |                                                                                                                                   |               13 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/rConsumedStable_reg[0][0]                                                                                               |                                                                                                                                   |               10 |             32 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rDE_reg[1]                           |               16 |             33 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__0__0[1]                                                                                                                           |                                                                                                                                   |               13 |             33 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__2_n_0 |                                                                                                                                   |               12 |             33 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][0][0]                              |                                                                                                                                   |               13 |             34 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/gen_stages[1].rData_reg[1][62][0]                                                                      |                                                                                                                                   |               12 |             37 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/E[0]                                                                                                                     | riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/SR[0]                                                              |               20 |             37 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/gen_stages[1].rData_reg[1][75]                                |                                                                                                                                   |               22 |             46 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[0]_0                          |               16 |             50 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                                    |                                                                                                                                   |               14 |             53 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                           |                                                                                                                                   |               11 |             53 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]                                           |               35 |             55 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/_rAddr                                                                                                                                   |                                                                                                                                   |               25 |             63 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rAddr                                                                                                                                   |                                                                                                                                   |               25 |             63 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/rData[63]_i_1_n_0                                                                                                                                     |                                                                                                                                   |               16 |             64 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/rCache[63]_i_1_n_0                                                                                                                                    |                                                                                                                                   |               17 |             64 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[63]                                                                                                                 | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFifoData_reg[0]                                          |               22 |             64 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rData_reg[63][0]                                                                                                                  | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |               23 |             64 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                                    |                                                                                                                                   |               22 |             64 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[5]__0_0[0]                                              |               16 |             64 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/E[0]                                                          |                                                                                                                                   |               30 |             67 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady                                                                                                                  |                                                                                                                                   |               22 |             67 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/E[0]                                                                                                                         |                                                                                                                                   |               21 |             67 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/E[0]                                                                                                                           |                                                                                                                                   |               34 |             67 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/gen_stages[1].rData_reg[1][66][0]                                                                                              |                                                                                                                                   |               28 |             67 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                           |                                                                                                                                   |               30 |             72 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rNotRequesting0                                                                                                                                |                                                                                                                                   |               22 |             72 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg[0]__0_n_0                                               |               19 |             75 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/tx_mux_inst/tx_mux/rCapIsWr_i_1_n_0                                                                                                                                                      |                                                                                                                                   |               21 |             78 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/SR[0]                                                                                         |               24 |             79 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rFull2_reg[0]                                                          |               24 |             84 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/WEA0                                                                                                                              |                                                                                                                                   |               11 |             88 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][127]_0[0]                                           |                                                                                                                                   |               27 |             95 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK        |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_cpllreset                                  |               35 |            110 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rData_reg[1][157]_0                                              |                                                                                                                                   |               35 |            111 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/di_reg[15] |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                          |               29 |            114 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                            |                                                                                                                                   |               41 |            130 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                            |                                                                                                                                   |               36 |            130 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1]_0[0]                                              |                                                                                                                                   |               44 |            152 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   | riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1][1]_0[0]                                              |                                                                                                                                   |               56 |            152 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | PCIeGen1x1If64_i/inst/inst/user_reset_out                                                                                         |               63 |            191 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/reset_extender_inst/rst_shiftreg/rReq_reg                                                                        |               89 |            297 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           | riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                         |              121 |            373 |
|  PCIeGen1x1If64_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/user_clk   |                                                                                                                                                                                                           |                                                                                                                                   |              716 |           2539 |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


