// Seed: 1688612035
module module_0 (
    input tri0 id_0,
    inout wor id_1,
    input wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    output tri id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wand id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    input wor id_14,
    input supply1 id_15
);
  wire  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  wire id_31;
  assign module_1.id_9 = 0;
  assign id_4 = id_2;
endmodule
module module_1 (
    input supply1 id_0
    , id_8,
    output wor id_1,
    output tri1 id_2,
    input wire id_3,
    output wor id_4,
    output wire id_5,
    input uwire id_6
);
  tri id_9 = 1 - 1'h0 ? 1 : id_0;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_0,
      id_9,
      id_5,
      id_3,
      id_5,
      id_6,
      id_3,
      id_2,
      id_9,
      id_5,
      id_5,
      id_6,
      id_3,
      id_0
  );
endmodule
