===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5401 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2938 ( 11.4%)    0.2938 ( 19.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2459 (  9.5%)    0.2459 ( 16.0%)    Parse modules
    0.0448 (  1.7%)    0.0448 (  2.9%)    Verify circuit
    2.1407 ( 83.1%)    1.1053 ( 71.8%)  'firrtl.circuit' Pipeline
    0.0434 (  1.7%)    0.0434 (  2.8%)    LowerFIRRTLAnnotations
    0.2250 (  8.7%)    0.1172 (  7.6%)    'firrtl.module' Pipeline
    0.0867 (  3.4%)    0.0468 (  3.0%)      DropName
    0.1381 (  5.4%)    0.0703 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0098 (  0.4%)    0.0054 (  0.4%)    'firrtl.module' Pipeline
    0.0098 (  0.4%)    0.0054 (  0.4%)      LowerCHIRRTLPass
    0.0183 (  0.7%)    0.0183 (  1.2%)    InferWidths
    0.0415 (  1.6%)    0.0415 (  2.7%)    MemToRegOfVec
    0.0714 (  2.8%)    0.0714 (  4.6%)    InferResets
    0.0068 (  0.3%)    0.0068 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0112 (  0.4%)    0.0112 (  0.7%)    WireDFT
    0.0706 (  2.7%)    0.0706 (  4.6%)    LowerFIRRTLTypes
    0.0778 (  3.0%)    0.0427 (  2.8%)    'firrtl.module' Pipeline
    0.0756 (  2.9%)    0.0416 (  2.7%)      ExpandWhens
    0.0021 (  0.1%)    0.0011 (  0.1%)      SFCCompat
    0.0173 (  0.7%)    0.0173 (  1.1%)    CheckCombCycles
    0.0061 (  0.2%)    0.0061 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.7228 ( 28.1%)    0.3815 ( 24.8%)    'firrtl.module' Pipeline
    0.6892 ( 26.8%)    0.3639 ( 23.6%)      Canonicalizer
    0.0336 (  1.3%)    0.0175 (  1.1%)      InferReadWrite
    0.0150 (  0.6%)    0.0150 (  1.0%)    PrefixModules
    0.0042 (  0.2%)    0.0042 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0252 (  1.0%)    0.0252 (  1.6%)    Inliner
    0.0306 (  1.2%)    0.0306 (  2.0%)    IMConstProp
    0.0011 (  0.0%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.0%)    0.0011 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0113 (  0.4%)    0.0113 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1318 (  5.1%)    0.1318 (  8.6%)    'firrtl.module' Pipeline
    0.0095 (  0.4%)    0.0095 (  0.6%)      DropName
    0.1223 (  4.7%)    0.1223 (  7.9%)      Canonicalizer
    0.0146 (  0.6%)    0.0146 (  0.9%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0333 (  1.3%)    0.0333 (  2.2%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0161 (  0.6%)    0.0161 (  1.0%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0393 (  1.5%)    0.0393 (  2.6%)  'hw.module' Pipeline
    0.0108 (  0.4%)    0.0108 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0185 (  0.7%)    0.0185 (  1.2%)    Canonicalizer
    0.0073 (  0.3%)    0.0073 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0028 (  0.1%)    0.0028 (  0.2%)    HWCleanup
    0.0044 (  0.2%)    0.0044 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0043 (  0.2%)    0.0043 (  0.3%)    PrettifyVerilog
    0.0043 (  0.2%)    0.0043 (  0.3%)  StripDebugInfoWithPred
    0.0411 (  1.6%)    0.0411 (  2.7%)  ExportVerilog
    0.0014 (  0.1%)    0.0014 (  0.1%)  Rest
    2.5755 (100.0%)    1.5401 (100.0%)  Total

{
  totalTime: 1.55,
  maxMemory: 68517888
}
