

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_5_1'
================================================================
* Date:           Thu Jul  4 18:52:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075|  15.375 us|  15.375 us|  3075|  3075|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |     3073|     3073|         5|          3|          1|  1024|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln5_1_i_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln5_1_i"   --->   Operation 9 'read' 'sext_ln5_1_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln5_1_i_cast = sext i63 %sext_ln5_1_i_read"   --->   Operation 10 'sext' 'sext_ln5_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_16, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_29, void @empty_10, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %input1, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_7 = load i11 %i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 15 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln5_1_i_cast" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 16 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.61ns)   --->   "%icmp_ln5 = icmp_eq  i11 %i_7, i11 1024" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 17 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.73ns)   --->   "%add_ln5 = add i11 %i_7, i11 1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 19 'add' 'add_ln5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %for.inc.split.i, void %read_input.exit.exitStub" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 20 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln5 = store i11 %add_ln5, i11 %i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 21 'store' 'store_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 22 [1/1] (3.65ns)   --->   "%gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:10->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 22 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln5)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 23 [1/1] (3.65ns)   --->   "%gmem0_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:10->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 23 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln5)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 24 [1/1] (3.65ns)   --->   "%gmem0_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:10->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 24 'read' 'gmem0_addr_read_2' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:6->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 25 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 26 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %gmem0_addr_read_2, i16 %gmem0_addr_read_1, i16 %gmem0_addr_read" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:12->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 27 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (1.20ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %input1, i48 %p_0" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:12->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 28 'write' 'write_ln12' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1024> <FIFO>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc.i" [/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 29 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.12ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln5', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) [16]  (0.735 ns)
	'store' operation ('store_ln5', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) of variable 'add_ln5', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:5->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38 on local variable 'i' [26]  (0.387 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:10->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) on port 'gmem0' (/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:10->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) [21]  (3.65 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_1', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:10->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) on port 'gmem0' (/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:10->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) [22]  (3.65 ns)

 <State 4>: 3.65ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read_2', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:10->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) on port 'gmem0' (/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:10->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) [23]  (3.65 ns)

 <State 5>: 1.21ns
The critical path consists of the following:
	fifo write operation ('write_ln12', /home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:12->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) on port 'input1' (/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:12->/home/ayvol/vitis-accel-CNN/vitis_accel_prj/kernel_wrapper.cpp:38) [25]  (1.21 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
