{
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/wb_wrapper.vh",
        "dir::../../verilog/rtl/gpio_control/gpio_control_WB.sv",
        "dir::../../verilog/rtl/gpio_control/gpio_control_Wrapper.v",
        "dir::../../verilog/rtl/gpio_control/gpio_control.sv",
        "dir::../../verilog/rtl/la_control/la_control_WB.v",
        "dir::../../verilog/rtl/la_control/la_control_Wrapper.v",
        "dir::../../verilog/rtl/la_control/la_control.sv",
        "dir::../../verilog/rtl/wishbone_manager/wishbone_manager.sv",
        "dir::../../verilog/rtl/wishbone_interconnect/wishbone_arbitrator.sv",
        "dir::../../verilog/rtl/wishbone_interconnect/wishbone_decoder.sv",
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/nebula_ii.v",
        "dir::../../verilog/rtl/wb_interconnect.sv",
        "dir::../../verilog/rtl/user_project_wrapper.v",
        "dir::../../verilog/rtl/sample_team_proj/src/flex_counter.sv",
        "dir::../../verilog/rtl/sample_team_proj/src/decoder_for_GPIO.sv",
        "dir::../../verilog/rtl/sample_team_proj/sample_team_proj_WB.v",
        "dir::../../verilog/rtl/sample_team_proj/sample_team_proj_Wrapper.sv",
        "dir::../../verilog/rtl/sample_team_proj/sample_team_proj.sv"
    ],
    "ROUTING_CORES": 6,
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "mprj.clk",
    "ERROR_ON_KLAYOUT_DRC": false,
    "FP_PDN_MACRO_HOOKS": [
        "mprj.team_01_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_02_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_03_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_04_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_05_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_06_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_07_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_08_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_09_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_10_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_11_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.team_12_Wrapper vccd1 vssd1 vccd1 vssd1",
        "mprj.sram vccd1 vssd1 VPWR VGND"
    ],
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "MAGIC_DEF_LABELS": 0,
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/gl/team_01_Wrapper.v",
        "dir::../../verilog/gl/team_02_Wrapper.v",
        "dir::../../verilog/gl/team_03_Wrapper.v",
        "dir::../../verilog/gl/team_04_Wrapper.v",
        "dir::../../verilog/gl/team_05_Wrapper.v",
        "dir::../../verilog/gl/team_06_Wrapper.v",
        "dir::../../verilog/gl/team_07_Wrapper.v",
        "dir::../../verilog/gl/team_08_Wrapper.v",
        "dir::../../verilog/gl/team_09_Wrapper.v",
        "dir::../../verilog/gl/team_10_Wrapper.v",
        "dir::../../verilog/gl/team_11_Wrapper.v",
        "dir::../../verilog/gl/team_12_Wrapper.v",
        "dir::../../verilog/gl/SRAM_1024x32_wb_wrapper.v"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/team_01_Wrapper.lef",
        "dir::../../lef/team_02_Wrapper.lef",
        "dir::../../lef/team_03_Wrapper.lef",
        "dir::../../lef/team_04_Wrapper.lef",
        "dir::../../lef/team_05_Wrapper.lef",
        "dir::../../lef/team_06_Wrapper.lef",
        "dir::../../lef/team_07_Wrapper.lef",
        "dir::../../lef/team_08_Wrapper.lef",
        "dir::../../lef/team_09_Wrapper.lef",
        "dir::../../lef/team_10_Wrapper.lef",
        "dir::../../lef/team_11_Wrapper.lef",
        "dir::../../lef/team_12_Wrapper.lef",
        "dir::../../lef/SRAM_1024x32_wb_wrapper.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/team_01_Wrapper.gds",
        "dir::../../gds/team_02_Wrapper.gds",
        "dir::../../gds/team_03_Wrapper.gds",
        "dir::../../gds/team_04_Wrapper.gds",
        "dir::../../gds/team_05_Wrapper.gds",
        "dir::../../gds/team_06_Wrapper.gds",
        "dir::../../gds/team_07_Wrapper.gds",
        "dir::../../gds/team_08_Wrapper.gds",
        "dir::../../gds/team_09_Wrapper.gds",
        "dir::../../gds/team_10_Wrapper.gds",
        "dir::../../gds/team_11_Wrapper.gds",
        "dir::../../gds/team_12_Wrapper.gds",
        "dir::../../gds/SRAM_1024x32_wb_wrapper.gds"
    ],
    "EXTRA_LIBS": [
        "dir::../../lib/team_01_Wrapper.lib",
        "dir::../../lib/team_02_Wrapper.lib",
        "dir::../../lib/team_03_Wrapper.lib",
        "dir::../../lib/team_04_Wrapper.lib",
        "dir::../../lib/team_05_Wrapper.lib",
        "dir::../../lib/team_06_Wrapper.lib",
        "dir::../../lib/team_07_Wrapper.lib",
        "dir::../../lib/team_08_Wrapper.lib",
        "dir::../../lib/team_09_Wrapper.lib",
        "dir::../../lib/team_10_Wrapper.lib",
        "dir::../../lib/team_11_Wrapper.lib",
        "dir::../../lib/team_12_Wrapper.lib",
        "dir::../../lib/SRAM_1024x32_wb_wrapper.lib"
    ],
    "EXTRA_SPEFS": [
        "team_01_Wrapper", 
        "dir::../../spef/multicorner/team_01_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_01_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_01_Wrapper.max.spef",
        "team_02_Wrapper", 
        "dir::../../spef/multicorner/team_02_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_02_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_02_Wrapper.max.spef",
        "team_03_Wrapper", 
        "dir::../../spef/multicorner/team_03_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_03_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_03_Wrapper.max.spef",
        "team_04_Wrapper", 
        "dir::../../spef/multicorner/team_04_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_04_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_04_Wrapper.max.spef",
        "team_05_Wrapper", 
        "dir::../../spef/multicorner/team_05_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_05_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_05_Wrapper.max.spef",
        "team_06_Wrapper", 
        "dir::../../spef/multicorner/team_06_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_06_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_06_Wrapper.max.spef",
        "team_07_Wrapper", 
        "dir::../../spef/multicorner/team_07_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_07_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_07_Wrapper.max.spef",
        "team_08_Wrapper", 
        "dir::../../spef/multicorner/team_08_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_08_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_08_Wrapper.max.spef",
        "team_09_Wrapper", 
        "dir::../../spef/multicorner/team_09_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_09_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_09_Wrapper.max.spef",
        "team_10_Wrapper", 
        "dir::../../spef/multicorner/team_10_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_10_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_10_Wrapper.max.spef",
        "team_11_Wrapper", 
        "dir::../../spef/multicorner/team_11_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_11_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_11_Wrapper.max.spef",
        "team_12_Wrapper", 
        "dir::../../spef/multicorner/team_12_Wrapper.min.spef", 
        "dir::../../spef/multicorner/team_12_Wrapper.nom.spef", 
        "dir::../../spef/multicorner/team_12_Wrapper.max.spef",
        "SRAM_1024x32_wb_wrapper", 
        "dir::../../spef/multicorner/SRAM_1024x32_wb_wrapper.min.spef", 
        "dir::../../spef/multicorner/SRAM_1024x32_wb_wrapper.nom.spef", 
        "dir::../../spef/multicorner/SRAM_1024x32_wb_wrapper.max.spef"
    ],
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "IO_SYNC": 0,
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "RUN_LINTER": 0,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 1,
    "SYNTH_ELABORATE_ONLY": 0,
    "PL_RANDOM_GLB_PLACEMENT": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "GPL_CELL_PADDING": 60,
    "DPL_CELL_PADDING": 10,
    "FP_PDN_ENABLE_RAILS": 1,
    "GRT_REPAIR_ANTENNAS": 1,
    "RUN_FILL_INSERTION": 1,
    "RUN_TAP_DECAP_INSERTION": 1,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "RUN_CTS": 0,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
    "VDD_NETS": [
        "vccd1",
        "vccd2",
        "vdda1",
        "vdda2"
    ],
    "GND_NETS": [
        "vssd1",
        "vssd2",
        "vssa1",
        "vssa2"
    ],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "pdk::sky130*": {
        "PL_TARGET_DENSITY": 0.25,
        "RT_MAX_LAYER": "met4",
        "DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def"
    }
}
