Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilink/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40d0c251f5ba458089941aac8294406e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot floatingPntMult_behav xil_defaultlib.floatingPntMult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/jsk/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:21]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 3 for port a [C:/Users/jsk/matrix-multiplication-using-systolic-arrays/floatingPointMult/floatingPointMult.srcs/sources_1/new/floatingPntMult.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nBitMult
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.floatingPntMult
Compiling module xil_defaultlib.glbl
Built simulation snapshot floatingPntMult_behav
