Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MazeRunner
Version: Q-2019.12-SP3
Date   : Mon Dec  7 23:06:59 2020
****************************************

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iCMDPROC/tmr_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iDRV/rght_PWM/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MazeRunner         16000                 saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iCMDPROC/tmr_reg[16]/CLK (DFFSSRX2_RVT)                 0.00       0.00 r
  iCMDPROC/tmr_reg[16]/QN (DFFSSRX2_RVT)                  0.10       0.10 f
  U3785/Y (AND2X1_RVT)                                    0.07       0.17 f
  U3480/Y (AND4X1_RVT)                                    0.08       0.25 f
  U3941/Y (NOR2X0_RVT)                                    0.10       0.35 r
  U3675/Y (AO21X1_RVT)                                    0.05       0.40 r
  U4157/Y (AO221X1_RVT)                                   0.10       0.50 r
  U3316/Y (OR2X2_RVT)                                     0.07       0.57 r
  U3965/Y (AND2X1_RVT)                                    0.06       0.63 r
  U3803/Y (OA21X1_RVT)                                    0.06       0.69 r
  U4244/Y (AO21X1_RVT)                                    0.07       0.77 r
  U3913/Y (OR2X1_RVT)                                     0.06       0.83 r
  U3914/Y (NAND2X0_RVT)                                   0.04       0.87 f
  U2972/Y (OR2X1_RVT)                                     0.07       0.94 f
  U3551/Y (NOR4X1_RVT)                                    0.10       1.04 r
  U3858/Y (OR2X2_RVT)                                     0.06       1.10 r
  U3834/Y (INVX0_RVT)                                     0.03       1.13 f
  U3370/Y (AOI21X1_RVT)                                   0.07       1.20 r
  U3349/Y (NOR2X0_RVT)                                    0.07       1.28 f
  U3525/Y (AO21X1_RVT)                                    0.05       1.33 f
  U3952/Y (NAND2X0_RVT)                                   0.04       1.37 r
  U4328/Y (AND2X1_RVT)                                    0.06       1.43 r
  U3521/Y (OAI22X1_RVT)                                   0.09       1.52 f
  U3509/Y (AO22X1_RVT)                                    0.08       1.60 f
  U3745/Y (OR2X1_RVT)                                     0.06       1.66 f
  U3593/Y (AOI21X1_RVT)                                   0.10       1.76 r
  U4342/Y (AO222X1_RVT)                                   0.11       1.87 r
  U3387/Y (XNOR2X2_RVT)                                   0.11       1.98 f
  U3737/Y (NOR2X1_RVT)                                    0.08       2.06 r
  U2938/Y (OR2X2_RVT)                                     0.06       2.12 r
  U3523/Y (AO21X1_RVT)                                    0.08       2.20 r
  U3522/Y (AO22X1_RVT)                                    0.07       2.27 r
  U3254/Y (OR2X2_RVT)                                     0.06       2.33 r
  U3866/Y (AND2X1_RVT)                                    0.06       2.39 r
  U3659/Y (AO22X1_RVT)                                    0.07       2.45 r
  U3831/Y (NAND2X0_RVT)                                   0.04       2.49 f
  U3713/Y (AND2X1_RVT)                                    0.06       2.55 f
  U3640/Y (OA21X1_RVT)                                    0.07       2.62 f
  U3641/Y (NOR4X1_RVT)                                    0.13       2.75 r
  U3829/Y (OA21X1_RVT)                                    0.07       2.82 r
  U4445/Y (OR2X1_RVT)                                     0.06       2.87 r
  U4446/Y (AO22X1_RVT)                                    0.06       2.94 r
  U4447/Y (AND2X1_RVT)                                    0.06       2.99 r
  U4461/Y (AO21X1_RVT)                                    0.07       3.06 r
  U4469/Y (OA21X1_RVT)                                    0.07       3.13 r
  U4472/Y (AO22X1_RVT)                                    0.06       3.19 r
  iDRV/rght_PWM/PWM_sig_reg/D (DFFARX1_RVT)               0.01       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                   2.86       2.86
  clock network delay (ideal)                             0.00       2.86
  clock uncertainty                                      -0.15       2.71
  iDRV/rght_PWM/PWM_sig_reg/CLK (DFFARX1_RVT)             0.00       2.71 r
  library setup time                                     -0.06       2.65
  data required time                                                 2.65
  --------------------------------------------------------------------------
  data required time                                                 2.65
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


1
