xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"
TEST_VGA_PORCH_0_0.v,verilog,xil_defaultlib,../../../bd/TEST/ip/TEST_VGA_PORCH_0_0/sim/TEST_VGA_PORCH_0_0.v,incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"
TEST_VGA_SYNC_0_0.v,verilog,xil_defaultlib,../../../bd/TEST/ip/TEST_VGA_SYNC_0_0/sim/TEST_VGA_SYNC_0_0.v,incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"
TEST_VGA_COLOR_0_0.v,verilog,xil_defaultlib,../../../bd/TEST/ip/TEST_VGA_COLOR_0_0/sim/TEST_VGA_COLOR_0_0.v,incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"
TEST_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/TEST/ip/TEST_clk_wiz_0/TEST_clk_wiz_0_clk_wiz.v,incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"
TEST_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/TEST/ip/TEST_clk_wiz_0/TEST_clk_wiz_0.v,incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"
TEST.v,verilog,xil_defaultlib,../../../bd/TEST/sim/TEST.v,incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"incdir="../../../../Module_13.1.srcs/sources_1/bd/TEST/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
