/**
***  Copyright  (C) 1996-97 Intel Corporation. All rights reserved.
***
*** The information and source code contained herein is the exclusive
*** property of Intel Corporation and may not be disclosed, examined
*** or reproduced in whole or in part without explicit written authorization
*** from the company.
**/

 { szF0, rtFPU | rtFloat | rtInvisible, 128,  0, CV_IA64_FltZero },  
 { szF1, rtFPU | rtFloat | rtInvisible, 128,  0, CV_IA64_FltOne },  
 { szF2, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS0 },  
 { szF3, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS1 },  
 { szF4, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS2 },  
 { szF5, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS3 },  
 { szF6, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT0 },  
 { szF7, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT1 },  
 { szF8, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT2 },  
 { szF9, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT3 },  
 { szF10, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT4 }, 
 { szF11, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT5 }, 
 { szF12, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT6 }, 
 { szF13, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT7 }, 
 { szF14, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT8 }, 
 { szF15, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltT9 }, 
 { szF16, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS4 }, 
 { szF17, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS5 }, 
 { szF18, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS6 }, 
 { szF19, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS7 }, 
 { szF20, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS8 }, 
 { szF21, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS9 }, 
 { szF22, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS10 }, 
 { szF23, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS11 }, 
 { szF24, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS12 }, 
 { szF25, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS13 }, 
 { szF26, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS14 }, 
 { szF27, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS15 }, 
 { szF28, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS16 }, 
 { szF29, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS17 }, 
 { szF30, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS18 }, 
 { szF31, rtFPU | rtRegular | rtFloat | rtExtended, 128,  0, CV_IA64_FltS19 }, 

 { szF32, rtFPU | rtFloat | rtExtended | rtNewLine, 128,  0, CV_IA64_FltF32 }, 
 { szF33, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF33 }, 
 { szF34, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF34 }, 
 { szF35, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF35 }, 
 { szF36, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF36 }, 
 { szF37, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF37 }, 
 { szF38, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF38 }, 
 { szF39, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF39 }, 
 { szF40, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF40 }, 
 { szF41, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF41 }, 
 { szF42, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF42 }, 
 { szF43, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF43 }, 
 { szF44, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF44 }, 
 { szF45, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF45 }, 
 { szF46, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF46 }, 
 { szF47, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF47 }, 
 { szF48, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF48 }, 
 { szF49, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF49 }, 

 { szF50, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF50 }, 
 { szF51, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF51 }, 
 { szF52, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF52 }, 
 { szF53, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF53 }, 
 { szF54, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF54 }, 
 { szF55, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF55 }, 
 { szF56, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF56 }, 
 { szF57, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF57 }, 
 { szF58, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF58 }, 
 { szF59, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF59 }, 
 { szF60, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF60 }, 
 { szF61, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF61 }, 
 { szF62, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF62 }, 
 { szF63, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF63 }, 
 { szF64, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF64 }, 
 { szF65, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF65 }, 
 { szF66, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF66 }, 
 { szF67, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF67 }, 
 { szF68, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF68 }, 
 { szF69, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF69 }, 
 { szF70, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF70 }, 
 { szF71, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF71 }, 
 { szF72, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF72 }, 
 { szF73, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF73 }, 
 { szF74, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF74 }, 
 { szF75, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF75 }, 
 { szF76, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF76 }, 
 { szF77, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF77 }, 
 { szF78, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF78 }, 
 { szF79, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF79 }, 
 { szF80, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF80 }, 
 { szF81, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF81 }, 
 { szF82, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF82 }, 
 { szF83, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF83 }, 
 { szF84, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF84 }, 
 { szF85, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF85 }, 
 { szF86, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF86 }, 
 { szF87, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF87 }, 
 { szF88, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF88 }, 
 { szF89, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF89 }, 
 { szF90, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF90 }, 
 { szF91, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF91 }, 
 { szF92, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF92 }, 
 { szF93, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF93 }, 
 { szF94, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF94 }, 
 { szF95, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF95 }, 
 { szF96, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF96 }, 
 { szF97, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF97 }, 
 { szF98, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF98 }, 
 { szF99, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF99 }, 

 { szF100, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF100 }, 
 { szF101, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF101 }, 
 { szF102, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF102 }, 
 { szF103, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF103 }, 
 { szF104, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF104 }, 
 { szF105, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF105 }, 
 { szF106, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF106 }, 
 { szF107, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF107 }, 
 { szF108, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF108 }, 
 { szF109, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF109 }, 
 { szF110, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF110 }, 
 { szF111, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF111 }, 
 { szF112, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF112 }, 
 { szF113, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF113 }, 
 { szF114, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF114 }, 
 { szF115, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF115 }, 
 { szF116, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF116 }, 
 { szF117, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF117 }, 
 { szF118, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF118 }, 
 { szF119, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF119 }, 
 { szF120, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF120 }, 
 { szF121, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF121 }, 
 { szF122, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF122 }, 
 { szF123, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF123 }, 
 { szF124, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF124 }, 
 { szF125, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF125 }, 
 { szF126, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF126 }, 
 { szF127, rtFPU | rtFloat | rtExtended, 128,  0, CV_IA64_FltF127 }, 

 { szFPSR, rtFPU | rtRegular | rtInteger | rtExtended | rtNewLine, 64,  0, CV_IA64_StFPSR}, 
// { szFTR, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_FltF100 }, 
// { szFIR, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_FltF100 }, 
// { szFDR, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_FltF00 }, 
// { szKR0, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_FltF00 }, 

 { szR0,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat | rtInvisible, 64,  0, CV_IA64_IntZero },  
 { szR1,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntGp },  
 { szR2,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT0 },  
 { szR3,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT1 },  
 { szR4,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntS0 },  
 { szR5,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntS1 },  
 { szR6,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntS2 },  
 { szR7,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntS3 },  
 { szR8,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntV0 },  
 { szR9,  rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT2 },  
 { szR10, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT3 }, 
 { szR11, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT4 }, 
 { szR12, rtCPU | rtRegular | rtInteger | rtExtended | rtNat | rtFrame, 64,  0, CV_IA64_IntSp }, 
 { szR13, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntTeb }, 
 { szR14, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT5 }, 
 { szR15, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT6 }, 
 { szR16, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT7 }, 
 { szR17, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT8 }, 
 { szR18, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT9 }, 
 { szR19, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT10 }, 
 { szR20, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT11 }, 
 { szR21, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT12 }, 
 { szR22, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT13 }, 
 { szR23, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT14 }, 
 { szR24, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT15 }, 
 { szR25, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT16 }, 
 { szR26, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT17 }, 
 { szR27, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT18 }, 
 { szR28, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT19 }, 
 { szR29, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT20 }, 
 { szR30, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT21 }, 
 { szR31, rtCPU | rtRegular | rtInteger | rtExtended | rtNat, 64,  0, CV_IA64_IntT22 }, 

 { szINTNATS, rtCPU | rtRegular | rtInteger | rtExtended | rtInvisible | rtNewLine, 64,  0, CV_IA64_IntNats }, 
 { szPREDS, rtCPU | rtRegular | rtBit | rtExtended | rtNewLine, 64,  0, CV_IA64_Preds }, 

 { szB0, rtCPU | rtRegular | rtInteger | rtExtended | rtNewLine, 64,  0, CV_IA64_BrRp }, 
 { szB1, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_BrS0 }, 
 { szB2, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_BrS1 }, 
 { szB3, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_BrS2 }, 
 { szB4, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_BrS3 }, 
 { szB5, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_BrS4 }, 
 { szB6, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_BrT0 }, 
 { szB7, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_BrT1 }, 

 { szR32, rtCPU | rtInteger | rtExtended | rtStacked | rtNat | rtNewLine, 64,  0, CV_IA64_IntR32 },
 { szR33, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR33 },
 { szR34, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR34 },
 { szR35, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR35 },
 { szR36, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR36 },
 { szR37, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR37 },
 { szR38, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR38 },
 { szR39, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR39 },
 { szR40, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR40 },
 { szR41, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR41 },
 { szR42, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR42 },
 { szR43, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR43 },
 { szR44, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR44 },
 { szR45, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR45 },
 { szR46, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR46 },
 { szR47, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR47 },
 { szR48, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR48 },
 { szR49, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR49 },
 { szR50, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR50 },
 { szR51, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR51 },
 { szR52, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR52 },
 { szR53, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR53 },
 { szR54, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR54 },
 { szR55, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR55 },
 { szR56, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR56 },
 { szR57, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR57 },
 { szR58, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR58 },
 { szR59, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR59 },
 { szR60, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR60 },
 { szR61, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR61 },
 { szR62, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR62 },
 { szR63, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR63 },
 { szR64, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR64 },
 { szR65, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR65 },
 { szR66, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR66 },
 { szR67, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR67 },
 { szR68, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR68 },
 { szR69, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR69 },
 { szR70, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR70 },
 { szR71, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR71 },
 { szR72, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR72 },
 { szR73, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR73 },
 { szR74, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR74 },
 { szR75, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR75 },
 { szR76, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR76 },
 { szR77, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR77 },
 { szR78, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR78 },
 { szR79, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR79 },
 { szR80, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR80 },
 { szR81, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR81 },
 { szR82, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR82 },
 { szR83, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR83 },
 { szR84, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR84 },
 { szR85, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR85 },
 { szR86, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR86 },
 { szR87, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR87 },
 { szR88, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR88 },
 { szR89, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR89 },
 { szR90, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR90 },
 { szR91, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR91 },
 { szR92, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR92 },
 { szR93, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR93 },
 { szR94, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR94 },
 { szR95, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR95 },
 { szR96, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR96 },
 { szR97, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR97 },
 { szR98, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR98 },
 { szR99, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR99 },
 { szR100, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR100 },
 { szR101, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR101 },
 { szR102, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR102 },
 { szR103, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR103 },
 { szR104, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR104 },
 { szR105, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR105 },
 { szR106, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR106 },
 { szR107, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR107 },
 { szR108, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR108 },
 { szR109, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR109 },
 { szR110, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR110 },
 { szR111, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR111 },
 { szR112, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR112 },
 { szR113, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR113 },
 { szR114, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR114 },
 { szR115, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR115 },
 { szR116, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR116 },
 { szR117, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR117 },
 { szR118, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR118 },
 { szR119, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR119 },
 { szR120, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR120 },
 { szR121, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR121 },
 { szR122, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR122 },
 { szR123, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR123 },
 { szR124, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR124 },
 { szR125, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR125 },
 { szR126, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR126 },
 { szR127, rtCPU | rtInteger | rtExtended | rtStacked | rtNat, 64,  0, CV_IA64_IntR127 },

 { szINTNAT2, rtCPU | rtInteger | rtExtended | rtInvisible | rtNewLine, 64,  0, CV_IA64_IntNats2 }, 
 { szINTNAT3, rtCPU | rtInteger | rtExtended | rtInvisible | rtNewLine, 64,  0, CV_IA64_IntNats3 }, 

 { szDBI0, rtCPU | rtRegular | rtInteger | rtExtended | rtNewLine, 64,  0, CV_IA64_DbI0 }, 
 { szDBI1, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbI1 }, 
 { szDBI2, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbI2 }, 
 { szDBI3, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbI3 }, 
 { szDBI4, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbI4 }, 
 { szDBI5, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbI5 }, 
 { szDBI6, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbI6 }, 
 { szDBI7, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbI7 }, 

 { szDBD0, rtCPU | rtRegular | rtInteger | rtExtended | rtNewLine, 64,  0, CV_IA64_DbD0 }, 
 { szDBD1, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbD1 }, 
 { szDBD2, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbD2 }, 
 { szDBD3, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbD3 }, 
 { szDBD4, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbD4 }, 
 { szDBD5, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbD5 }, 
 { szDBD6, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbD6 }, 
 { szDBD7, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_DbD7 }, 

 { szPFC0, rtCPU | rtSpecial | rtInteger | rtNewLine, 64,  0, CV_IA64_PFC0 }, 
 { szPFC1, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFC1 }, 
 { szPFC2, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFC2 }, 
 { szPFC3, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFC3 }, 
 { szPFC4, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFC4 }, 
 { szPFC5, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFC5 }, 
 { szPFC6, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFC6 }, 
 { szPFC7, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFC7 }, 

 { szPFD0, rtCPU | rtSpecial | rtInteger | rtNewLine, 64,  0, CV_IA64_PFD0 }, 
 { szPFD1, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFD1 }, 
 { szPFD2, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFD2 }, 
 { szPFD3, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFD3 }, 
 { szPFD4, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFD4 }, 
 { szPFD5, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFD5 }, 
 { szPFD6, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFD6 }, 
 { szPFD7, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_PFD7 }, 

 /*{ szH16, rtCPU | rtSpecial | rtInteger | rtNewLine, 64,  0, CV_IA64_IntH16 }, //no support in cvinfo yet
 { szH17, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH17 }, 
 { szH18, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH18 }, 
 { szH19, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH19 }, 
 { szH20, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH20 }, 
 { szH21, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH21 }, 
 { szH22, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH22 }, 
 { szH23, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH23 }, 
 { szH24, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH24 }, 
 { szH25, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH25 }, 
 { szH26, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH26 }, 
 { szH27, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH27 }, 
 { szH28, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH28 }, 
 { szH29, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH29 }, 
 { szH30, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH30 }, 
 { szH31, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_IntH31 }, 
*/
 { szAPUNAT, rtCPU | rtRegular | rtBit | rtExtended | rtNewLine, 64,  0, CV_IA64_ApUNAT }, 
 { szAPLC, rtCPU | rtRegular | rtInteger | rtExtended | rtNewLine, 64,  0, CV_IA64_ApLC }, 
 { szAPEC, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_ApEC }, 
 { szAPCCV, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_ApCCV }, 
 { szAPDCR, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_ApDCR }, 
 { szRSPFS, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_RsPFS }, 
 { szRSBSP, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_RsBSP }, 
 { szRSBSPSTORE, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_RsBSPSTORE }, 
 { szRSRSC, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_RsRSC }, 
 { szRSRNAT, rtCPU | rtRegular | rtBit | rtExtended | rtNewLine, 64,  0, CV_IA64_RsRNAT }, 
 { szSTIPSR, rtCPU | rtRegular | rtInteger | rtExtended | rtPC | rtNewLine, 64,  0, CV_IA64_StIPSR }, 
 { szSTIIP, rtCPU | rtRegular | rtInteger | rtExtended | rtPC, 64,  0, CV_IA64_StIIP }, 
 { szSTIFS, rtCPU | rtRegular | rtInteger | rtExtended, 64,  0, CV_IA64_StIFS }, 

 { szAPKR0, rtCPU | rtSpecial | rtInteger | rtNewLine, 64,  0, CV_IA64_ApKR0 }, 
 { szAPKR1, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApKR1 }, 
 { szAPKR2, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApKR2 }, 
 { szAPKR3, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApKR3 }, 
 { szAPKR4, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApKR4 }, 
 { szAPKR5, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApKR5 }, 
 { szAPKR6, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApKR6 }, 
 { szAPKR7, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApKR7 }, 

 { szAPITC, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApITC }, 
 { szAPITM, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApITM }, 
 { szAPIVA, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApIVA }, 
 { szAPPTA, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_ApPTA }, 
 { szSTISR, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_StISR }, 
 { szSTIDA, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_StIDA }, 
 { szSTIDTR, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_StIDTR }, 
 { szSTIITR, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_StIITR }, 
 { szSTIIPA, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_StIIPA }, 
 { szSTIIM, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_StIIM }, 
 { szSTIHA, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_StIHA }, 

 { szSALID, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaLID }, 
 { szSAIVR, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaIVR }, 
 { szSATPR, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaTPR }, 
 { szSAEOI, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaEOI }, 
 { szSAIRR0, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaIRR0 }, 
 { szSAIRR1, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaIRR1 }, 
 { szSAIRR2, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaIRR2 }, 
 { szSAIRR3, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaIRR3 }, 
 { szSAITV, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaITV }, 
 { szSAPMV, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaPMV }, 
 { szSALRR0, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaLRR0 }, 
 { szSALRR1, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaLRR1 }, 
 { szSACMCV, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_SaCMCV }, 

 { szRR0, rtCPU | rtSpecial | rtInteger | rtNewLine, 64,  0, CV_IA64_Rr0 }, 
 { szRR1, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Rr1 }, 
 { szRR2, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Rr2 }, 
 { szRR3, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Rr3 }, 
 { szRR4, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Rr4 }, 
 { szRR5, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Rr5 }, 
 { szRR6, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Rr6 }, 
 { szRR7, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Rr7 }, 

 { szPKR0, rtCPU | rtSpecial | rtInteger | rtNewLine, 64,  0, CV_IA64_Pkr0 }, 
 { szPKR1, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr1 }, 
 { szPKR2, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr2 }, 
 { szPKR3, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr3 }, 
 { szPKR4, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr4 }, 
 { szPKR5, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr5 }, 
 { szPKR6, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr6 }, 
 { szPKR7, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr7 }, 
 { szPKR8, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr8 }, 
 { szPKR9, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr9 }, 
 { szPKR10, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr10 }, 
 { szPKR11, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr11 }, 
 { szPKR12, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr12 }, 
 { szPKR13, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr13 }, 
 { szPKR14, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr14 }, 
 { szPKR15, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_Pkr15 }, 

 { szTRI0, rtCPU | rtSpecial | rtInteger | rtNewLine, 64,  0, CV_IA64_TrI0 }, 
 { szTRI1, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrI1 }, 
 { szTRI2, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrI2 }, 
 { szTRI3, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrI3 }, 
 { szTRI4, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrI4 }, 
 { szTRI5, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrI5 }, 
 { szTRI6, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrI6 }, 
 { szTRI7, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrI7 }, 

 { szTRD0, rtCPU | rtSpecial | rtInteger | rtNewLine, 64,  0, CV_IA64_TrD0 }, 
 { szTRD1, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrD1 }, 
 { szTRD2, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrD2 }, 
 { szTRD3, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrD3 }, 
 { szTRD4, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrD4 }, 
 { szTRD5, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrD5 }, 
 { szTRD6, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrD6 }, 
 { szTRD7, rtCPU | rtSpecial | rtInteger, 64,  0, CV_IA64_TrD7 }
