// Used for the PGO compile flow
// based on zephyr3 L5640@2.27GHz

process0 = {
startFastForwarded=true;
ffiPoints = "10000000 20000000 ";
command = "/home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/Xalan_base.amd64-m64-gcc42-nn -v /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/t5.xml /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/xalanc.xsl ";
};

process1 = {
startFastForwarded=true;
ffiPoints = "10000000 20000000 ";
command = "/home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/Xalan_base.amd64-m64-gcc42-nn -v /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/t5.xml /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/xalanc.xsl ";
};

process2 = {
startFastForwarded=true;
ffiPoints = "10000000 20000000 ";
command = "/home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/Xalan_base.amd64-m64-gcc42-nn -v /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/t5.xml /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/xalanc.xsl ";
};

process3 = {
startFastForwarded=true;
ffiPoints = "10000000 20000000 ";
command = "/home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/Xalan_base.amd64-m64-gcc42-nn -v /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/t5.xml /home/kartik/Prefetching_Benchmarks/benchspec/CPU2006/483.xalancbmk/run/run_base_ref_amd64-m64-gcc42-nn.0003/xalanc.xsl ";
};

sim = {
  //maxTotalInstrs = 100000000L;
  attachDebugger =  true;
  phaseLength = 10000;
  statsPhaseInterval = 0;
  simName = "_L3_weak_exclusion_cycling";
};

sys = {
  caches = {
    l1d = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      //caches = 4;
      caches = 4;
      latency = 4;
      parent = "l2prefetcher";
      size = 32768;
    };


  //  l1d.parent = "l2prefetcher";


    l1i = {
      array = {
        type = "SetAssoc";
        ways = 4;
      };
      //caches = 1;
      caches = 4;
      latency = 3;
      parent = "l2";
      size = 32768;
    };

   l2prefetcher = {
      isPrefetcher = true;
      parent = "l2";
      prefetchers = 4;
   };

    l2 = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      //caches = 1;
      caches = 4;
      latency = 7;
      parent = "l3";
      size = 262144;
      nonInclusiveHack=true;
    };

    l3 = {
      array = {
        hash = "H3";
        type = "SetAssoc";
        ways = 16;
      };
      banks = 6;
      caches = 1;
      latency = 27;
      parent = "mem";
      //size = 3145728;
      //size = 25165824;
      size = 786432;
      nonInclusiveHack=true;
      //type="Timing";
      type = "Simple";
    };
  };

  cores = {

    westmere = {
      //cores = 1;
      cores = 4;
      dcache = "l1d";
      icache = "l1i";
      type = "OOO";
    };

  };

  frequency = 2270;
  lineSize = 64;

  mem = {
    controllers = 3;
    //type = "DDR";
    type="Simple";
    //controllerLatency = 40;
  };
};
