Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun  8 12:15:04 2018
| Host         : DESKTOP-KM458MG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dynamic_scan_timing_summary_routed.rpt -rpx dynamic_scan_timing_summary_routed.rpx
| Design       : dynamic_scan
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: My_Div/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.792        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.792        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.225ns (38.880%)  route 3.498ns (61.120%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.824    11.052    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    My_Div/clk
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[28]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y92         FDRE (Setup_fdre_C_R)       -0.429    14.844    My_Div/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.225ns (38.880%)  route 3.498ns (61.120%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.824    11.052    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    My_Div/clk
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[29]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y92         FDRE (Setup_fdre_C_R)       -0.429    14.844    My_Div/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.225ns (38.880%)  route 3.498ns (61.120%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.824    11.052    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    My_Div/clk
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[30]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y92         FDRE (Setup_fdre_C_R)       -0.429    14.844    My_Div/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.225ns (38.880%)  route 3.498ns (61.120%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.824    11.052    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    My_Div/clk
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[31]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y92         FDRE (Setup_fdre_C_R)       -0.429    14.844    My_Div/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.225ns (39.869%)  route 3.356ns (60.131%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.682    10.911    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    My_Div/clk
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[24]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    My_Div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.225ns (39.869%)  route 3.356ns (60.131%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.682    10.911    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    My_Div/clk
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[25]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    My_Div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.225ns (39.869%)  route 3.356ns (60.131%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.682    10.911    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    My_Div/clk
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[26]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    My_Div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.225ns (39.869%)  route 3.356ns (60.131%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.682    10.911    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.611    15.034    My_Div/clk
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[27]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    My_Div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.225ns (39.942%)  route 3.346ns (60.058%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.672    10.900    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y90         FDRE                                         r  My_Div/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.610    15.033    My_Div/clk
    SLICE_X87Y90         FDRE                                         r  My_Div/counter_reg[20]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.429    14.843    My_Div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 My_Div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.225ns (39.942%)  route 3.346ns (60.058%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.727     5.330    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  My_Div/counter_reg[5]/Q
                         net (fo=2, routed)           0.616     6.402    My_Div/counter_reg[5]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.058 r  My_Div/counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.058    My_Div/counter_reg[0]_i_19_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  My_Div/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.172    My_Div/counter_reg[0]_i_22_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  My_Div/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.286    My_Div/counter_reg[0]_i_12_n_0
    SLICE_X86Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  My_Div/counter_reg[0]_i_13/O[1]
                         net (fo=2, routed)           0.824     8.444    My_Div/p_0_in[18]
    SLICE_X88Y87         LUT4 (Prop_lut4_I3_O)        0.303     8.747 f  My_Div/counter[0]_i_20/O
                         net (fo=2, routed)           0.716     9.462    My_Div/counter[0]_i_20_n_0
    SLICE_X89Y87         LUT6 (Prop_lut6_I4_O)        0.124     9.586 f  My_Div/counter[0]_i_5/O
                         net (fo=1, routed)           0.518    10.105    My_Div/counter[0]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.229 r  My_Div/counter[0]_i_1/O
                         net (fo=32, routed)          0.672    10.900    My_Div/counter[0]_i_1_n_0
    SLICE_X87Y90         FDRE                                         r  My_Div/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.610    15.033    My_Div/clk
    SLICE_X87Y90         FDRE                                         r  My_Div/counter_reg[21]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y90         FDRE (Setup_fdre_C_R)       -0.429    14.843    My_Div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  3.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 My_Div/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    My_Div/clk
    SLICE_X87Y87         FDRE                                         r  My_Div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  My_Div/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.783    My_Div/counter_reg[11]
    SLICE_X87Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  My_Div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    My_Div/counter_reg[8]_i_1_n_4
    SLICE_X87Y87         FDRE                                         r  My_Div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    My_Div/clk
    SLICE_X87Y87         FDRE                                         r  My_Div/counter_reg[11]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    My_Div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 My_Div/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    My_Div/clk
    SLICE_X87Y88         FDRE                                         r  My_Div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  My_Div/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.784    My_Div/counter_reg[15]
    SLICE_X87Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  My_Div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    My_Div/counter_reg[12]_i_1_n_4
    SLICE_X87Y88         FDRE                                         r  My_Div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    My_Div/clk
    SLICE_X87Y88         FDRE                                         r  My_Div/counter_reg[15]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y88         FDRE (Hold_fdre_C_D)         0.105     1.629    My_Div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 My_Div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    My_Div/clk
    SLICE_X87Y89         FDRE                                         r  My_Div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  My_Div/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.784    My_Div/counter_reg[19]
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  My_Div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    My_Div/counter_reg[16]_i_1_n_4
    SLICE_X87Y89         FDRE                                         r  My_Div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    My_Div/clk
    SLICE_X87Y89         FDRE                                         r  My_Div/counter_reg[19]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.105     1.629    My_Div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 My_Div/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    My_Div/clk
    SLICE_X87Y85         FDRE                                         r  My_Div/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  My_Div/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.782    My_Div/counter_reg[3]
    SLICE_X87Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  My_Div/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.890    My_Div/counter_reg[0]_i_2_n_4
    SLICE_X87Y85         FDRE                                         r  My_Div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.874     2.039    My_Div/clk
    SLICE_X87Y85         FDRE                                         r  My_Div/counter_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.105     1.627    My_Div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 My_Div/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  My_Div/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.782    My_Div/counter_reg[7]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  My_Div/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    My_Div/counter_reg[4]_i_1_n_4
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.874     2.039    My_Div/clk
    SLICE_X87Y86         FDRE                                         r  My_Div/counter_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    My_Div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 My_Div/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    My_Div/clk
    SLICE_X87Y90         FDRE                                         r  My_Div/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  My_Div/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.785    My_Div/counter_reg[23]
    SLICE_X87Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  My_Div/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    My_Div/counter_reg[20]_i_1_n_4
    SLICE_X87Y90         FDRE                                         r  My_Div/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    My_Div/clk
    SLICE_X87Y90         FDRE                                         r  My_Div/counter_reg[23]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y90         FDRE (Hold_fdre_C_D)         0.105     1.630    My_Div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 My_Div/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    My_Div/clk
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  My_Div/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.785    My_Div/counter_reg[27]
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  My_Div/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    My_Div/counter_reg[24]_i_1_n_4
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    My_Div/clk
    SLICE_X87Y91         FDRE                                         r  My_Div/counter_reg[27]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.105     1.630    My_Div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 My_Div/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    My_Div/clk
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  My_Div/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.785    My_Div/counter_reg[31]
    SLICE_X87Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  My_Div/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    My_Div/counter_reg[28]_i_1_n_4
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    My_Div/clk
    SLICE_X87Y92         FDRE                                         r  My_Div/counter_reg[31]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y92         FDRE (Hold_fdre_C_D)         0.105     1.630    My_Div/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 My_Div/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    My_Div/clk
    SLICE_X88Y87         FDRE                                         r  My_Div/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  My_Div/clk_N_reg/Q
                         net (fo=4, routed)           0.175     1.863    My_Div/CLK
    SLICE_X88Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.908 r  My_Div/clk_N_i_1/O
                         net (fo=1, routed)           0.000     1.908    My_Div/clk_N_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  My_Div/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    My_Div/clk
    SLICE_X88Y87         FDRE                                         r  My_Div/clk_N_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.120     1.643    My_Div/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 My_Div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_Div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    My_Div/clk
    SLICE_X87Y87         FDRE                                         r  My_Div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  My_Div/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.785    My_Div/counter_reg[10]
    SLICE_X87Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  My_Div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    My_Div/counter_reg[8]_i_1_n_5
    SLICE_X87Y87         FDRE                                         r  My_Div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    My_Div/clk
    SLICE_X87Y87         FDRE                                         r  My_Div/counter_reg[10]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    My_Div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    My_Div/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y85    My_Div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y87    My_Div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y87    My_Div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    My_Div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    My_Div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    My_Div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88    My_Div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    My_Div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    My_Div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    My_Div/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    My_Div/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    My_Div/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    My_Div/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    My_Div/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    My_Div/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    My_Div/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    My_Div/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    My_Div/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    My_Div/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    My_Div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    My_Div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    My_Div/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    My_Div/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    My_Div/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    My_Div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    My_Div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    My_Div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    My_Div/counter_reg[12]/C



