--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf top.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5235 paths analyzed, 84 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.416ns.
--------------------------------------------------------------------------------

Paths for end point Mac/Maddsub_acc_2 (DSP48_X0Y8.B0), 551 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               j_2 (FF)
  Destination:          Mac/Maddsub_acc_2 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.449 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: j_2 to Mac/Maddsub_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.408   j<2>
                                                       j_2
    SLICE_X8Y27.BX       net (fanout=21)       0.868   j<2>
    SLICE_X8Y27.COUT     Tbxcy                 0.157   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CMUX     Tcinc                 0.279   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A1       net (fanout=14)       1.016   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A        Tilo                  0.259   i<1>
                                                       Mmux_i[31]_i[31]_mux_17_OUT11
    SLICE_X8Y24.BX       net (fanout=1)        0.865   i[31]_i[31]_mux_17_OUT<0>
    SLICE_X8Y24.CMUX     Taxc                  0.317   Mmult_n0196_Madd_3
                                                       Mmult_n0196_Madd_xor<3>
    SLICE_X6Y24.C3       net (fanout=1)        0.577   Mmult_n0196_Madd_2
    SLICE_X6Y24.DMUX     Topcd                 0.435   Madd_n0198_Madd_lut<3>
                                                       Mmult_n0196_Madd1_lut<2>_INV_0
                                                       Mmult_n0196_Madd1_xor<3>
    SLICE_X7Y28.A2       net (fanout=10)       1.065   Madd_n0198_Madd_lut<3>
    SLICE_X7Y28.A        Tilo                  0.259   Mram_GND_1_o_X_1_o_wide_mux_19_OUT1
                                                       Mram_GND_1_o_X_1_o_wide_mux_25_OUT12
    DSP48_X0Y8.B0        net (fanout=1)        0.708   Mram_GND_1_o_X_1_o_wide_mux_25_OUT
    DSP48_X0Y8.CLK       Tdspdck_B_B0REG       0.149   Mac/Maddsub_acc_2
                                                       Mac/Maddsub_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (2.263ns logic, 5.102ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               j_2 (FF)
  Destination:          Mac/Maddsub_acc_2 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.449 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: j_2 to Mac/Maddsub_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.408   j<2>
                                                       j_2
    SLICE_X8Y27.B3       net (fanout=21)       0.570   j<2>
    SLICE_X8Y27.COUT     Topcyb                0.375   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_lut<1>1_INV_0
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CMUX     Tcinc                 0.279   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A1       net (fanout=14)       1.016   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A        Tilo                  0.259   i<1>
                                                       Mmux_i[31]_i[31]_mux_17_OUT11
    SLICE_X8Y24.BX       net (fanout=1)        0.865   i[31]_i[31]_mux_17_OUT<0>
    SLICE_X8Y24.CMUX     Taxc                  0.317   Mmult_n0196_Madd_3
                                                       Mmult_n0196_Madd_xor<3>
    SLICE_X6Y24.C3       net (fanout=1)        0.577   Mmult_n0196_Madd_2
    SLICE_X6Y24.DMUX     Topcd                 0.435   Madd_n0198_Madd_lut<3>
                                                       Mmult_n0196_Madd1_lut<2>_INV_0
                                                       Mmult_n0196_Madd1_xor<3>
    SLICE_X7Y28.A2       net (fanout=10)       1.065   Madd_n0198_Madd_lut<3>
    SLICE_X7Y28.A        Tilo                  0.259   Mram_GND_1_o_X_1_o_wide_mux_19_OUT1
                                                       Mram_GND_1_o_X_1_o_wide_mux_25_OUT12
    DSP48_X0Y8.B0        net (fanout=1)        0.708   Mram_GND_1_o_X_1_o_wide_mux_25_OUT
    DSP48_X0Y8.CLK       Tdspdck_B_B0REG       0.149   Mac/Maddsub_acc_2
                                                       Mac/Maddsub_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (2.481ns logic, 4.804ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               j_2 (FF)
  Destination:          Mac/Maddsub_acc_2 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.278ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.449 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: j_2 to Mac/Maddsub_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.408   j<2>
                                                       j_2
    SLICE_X8Y27.A3       net (fanout=21)       0.543   j<2>
    SLICE_X8Y27.COUT     Topcya                0.395   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_lut<0>1
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CMUX     Tcinc                 0.279   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A1       net (fanout=14)       1.016   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A        Tilo                  0.259   i<1>
                                                       Mmux_i[31]_i[31]_mux_17_OUT11
    SLICE_X8Y24.BX       net (fanout=1)        0.865   i[31]_i[31]_mux_17_OUT<0>
    SLICE_X8Y24.CMUX     Taxc                  0.317   Mmult_n0196_Madd_3
                                                       Mmult_n0196_Madd_xor<3>
    SLICE_X6Y24.C3       net (fanout=1)        0.577   Mmult_n0196_Madd_2
    SLICE_X6Y24.DMUX     Topcd                 0.435   Madd_n0198_Madd_lut<3>
                                                       Mmult_n0196_Madd1_lut<2>_INV_0
                                                       Mmult_n0196_Madd1_xor<3>
    SLICE_X7Y28.A2       net (fanout=10)       1.065   Madd_n0198_Madd_lut<3>
    SLICE_X7Y28.A        Tilo                  0.259   Mram_GND_1_o_X_1_o_wide_mux_19_OUT1
                                                       Mram_GND_1_o_X_1_o_wide_mux_25_OUT12
    DSP48_X0Y8.B0        net (fanout=1)        0.708   Mram_GND_1_o_X_1_o_wide_mux_25_OUT
    DSP48_X0Y8.CLK       Tdspdck_B_B0REG       0.149   Mac/Maddsub_acc_2
                                                       Mac/Maddsub_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.278ns (2.501ns logic, 4.777ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point Mac/Maddsub_acc_2 (DSP48_X0Y8.B2), 529 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               j_2 (FF)
  Destination:          Mac/Maddsub_acc_2 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.449 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: j_2 to Mac/Maddsub_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.408   j<2>
                                                       j_2
    SLICE_X8Y27.BX       net (fanout=21)       0.868   j<2>
    SLICE_X8Y27.COUT     Tbxcy                 0.157   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CMUX     Tcinc                 0.279   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A1       net (fanout=14)       1.016   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A        Tilo                  0.259   i<1>
                                                       Mmux_i[31]_i[31]_mux_17_OUT11
    SLICE_X8Y24.BX       net (fanout=1)        0.865   i[31]_i[31]_mux_17_OUT<0>
    SLICE_X8Y24.CMUX     Taxc                  0.317   Mmult_n0196_Madd_3
                                                       Mmult_n0196_Madd_xor<3>
    SLICE_X6Y24.C3       net (fanout=1)        0.577   Mmult_n0196_Madd_2
    SLICE_X6Y24.CMUX     Topcc                 0.413   Madd_n0198_Madd_lut<3>
                                                       Mmult_n0196_Madd1_lut<2>_INV_0
                                                       Mmult_n0196_Madd1_xor<3>
    SLICE_X7Y29.C3       net (fanout=5)        0.881   Madd_n0198_Madd_lut<2>
    SLICE_X7Y29.C        Tilo                  0.259   Mram_GND_1_o_X_1_o_wide_mux_25_OUT2
                                                       Mram_GND_1_o_X_1_o_wide_mux_25_OUT21
    DSP48_X0Y8.B2        net (fanout=1)        0.684   Mram_GND_1_o_X_1_o_wide_mux_25_OUT2
    DSP48_X0Y8.CLK       Tdspdck_B_B0REG       0.149   Mac/Maddsub_acc_2
                                                       Mac/Maddsub_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (2.241ns logic, 4.894ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               j_2 (FF)
  Destination:          Mac/Maddsub_acc_2 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.055ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.449 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: j_2 to Mac/Maddsub_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.408   j<2>
                                                       j_2
    SLICE_X8Y27.B3       net (fanout=21)       0.570   j<2>
    SLICE_X8Y27.COUT     Topcyb                0.375   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_lut<1>1_INV_0
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CMUX     Tcinc                 0.279   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A1       net (fanout=14)       1.016   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A        Tilo                  0.259   i<1>
                                                       Mmux_i[31]_i[31]_mux_17_OUT11
    SLICE_X8Y24.BX       net (fanout=1)        0.865   i[31]_i[31]_mux_17_OUT<0>
    SLICE_X8Y24.CMUX     Taxc                  0.317   Mmult_n0196_Madd_3
                                                       Mmult_n0196_Madd_xor<3>
    SLICE_X6Y24.C3       net (fanout=1)        0.577   Mmult_n0196_Madd_2
    SLICE_X6Y24.CMUX     Topcc                 0.413   Madd_n0198_Madd_lut<3>
                                                       Mmult_n0196_Madd1_lut<2>_INV_0
                                                       Mmult_n0196_Madd1_xor<3>
    SLICE_X7Y29.C3       net (fanout=5)        0.881   Madd_n0198_Madd_lut<2>
    SLICE_X7Y29.C        Tilo                  0.259   Mram_GND_1_o_X_1_o_wide_mux_25_OUT2
                                                       Mram_GND_1_o_X_1_o_wide_mux_25_OUT21
    DSP48_X0Y8.B2        net (fanout=1)        0.684   Mram_GND_1_o_X_1_o_wide_mux_25_OUT2
    DSP48_X0Y8.CLK       Tdspdck_B_B0REG       0.149   Mac/Maddsub_acc_2
                                                       Mac/Maddsub_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.055ns (2.459ns logic, 4.596ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               j_2 (FF)
  Destination:          Mac/Maddsub_acc_2 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      7.048ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.449 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: j_2 to Mac/Maddsub_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.408   j<2>
                                                       j_2
    SLICE_X8Y27.A3       net (fanout=21)       0.543   j<2>
    SLICE_X8Y27.COUT     Topcya                0.395   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_lut<0>1
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CMUX     Tcinc                 0.279   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A1       net (fanout=14)       1.016   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A        Tilo                  0.259   i<1>
                                                       Mmux_i[31]_i[31]_mux_17_OUT11
    SLICE_X8Y24.BX       net (fanout=1)        0.865   i[31]_i[31]_mux_17_OUT<0>
    SLICE_X8Y24.CMUX     Taxc                  0.317   Mmult_n0196_Madd_3
                                                       Mmult_n0196_Madd_xor<3>
    SLICE_X6Y24.C3       net (fanout=1)        0.577   Mmult_n0196_Madd_2
    SLICE_X6Y24.CMUX     Topcc                 0.413   Madd_n0198_Madd_lut<3>
                                                       Mmult_n0196_Madd1_lut<2>_INV_0
                                                       Mmult_n0196_Madd1_xor<3>
    SLICE_X7Y29.C3       net (fanout=5)        0.881   Madd_n0198_Madd_lut<2>
    SLICE_X7Y29.C        Tilo                  0.259   Mram_GND_1_o_X_1_o_wide_mux_25_OUT2
                                                       Mram_GND_1_o_X_1_o_wide_mux_25_OUT21
    DSP48_X0Y8.B2        net (fanout=1)        0.684   Mram_GND_1_o_X_1_o_wide_mux_25_OUT2
    DSP48_X0Y8.CLK       Tdspdck_B_B0REG       0.149   Mac/Maddsub_acc_2
                                                       Mac/Maddsub_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      7.048ns (2.479ns logic, 4.569ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point Mac/Maddsub_acc_2 (DSP48_X0Y8.B3), 529 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               j_2 (FF)
  Destination:          Mac/Maddsub_acc_2 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.449 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: j_2 to Mac/Maddsub_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.408   j<2>
                                                       j_2
    SLICE_X8Y27.BX       net (fanout=21)       0.868   j<2>
    SLICE_X8Y27.COUT     Tbxcy                 0.157   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CMUX     Tcinc                 0.279   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A1       net (fanout=14)       1.016   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A        Tilo                  0.259   i<1>
                                                       Mmux_i[31]_i[31]_mux_17_OUT11
    SLICE_X8Y24.BX       net (fanout=1)        0.865   i[31]_i[31]_mux_17_OUT<0>
    SLICE_X8Y24.CMUX     Taxc                  0.317   Mmult_n0196_Madd_3
                                                       Mmult_n0196_Madd_xor<3>
    SLICE_X6Y24.C3       net (fanout=1)        0.577   Mmult_n0196_Madd_2
    SLICE_X6Y24.CMUX     Topcc                 0.413   Madd_n0198_Madd_lut<3>
                                                       Mmult_n0196_Madd1_lut<2>_INV_0
                                                       Mmult_n0196_Madd1_xor<3>
    SLICE_X6Y29.A6       net (fanout=5)        0.709   Madd_n0198_Madd_lut<2>
    SLICE_X6Y29.A        Tilo                  0.203   Mram_GND_1_o_X_1_o_wide_mux_25_OUT3
                                                       Madd_n0200_Madd_xor<3>11
    DSP48_X0Y8.B3        net (fanout=1)        0.672   Mram_GND_1_o_X_1_o_wide_mux_25_OUT3
    DSP48_X0Y8.CLK       Tdspdck_B_B0REG       0.149   Mac/Maddsub_acc_2
                                                       Mac/Maddsub_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (2.185ns logic, 4.710ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               j_2 (FF)
  Destination:          Mac/Maddsub_acc_2 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.885ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.449 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: j_2 to Mac/Maddsub_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.408   j<2>
                                                       j_2
    SLICE_X8Y27.BX       net (fanout=21)       0.868   j<2>
    SLICE_X8Y27.COUT     Tbxcy                 0.157   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CMUX     Tcinc                 0.279   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A1       net (fanout=14)       1.016   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A        Tilo                  0.259   i<1>
                                                       Mmux_i[31]_i[31]_mux_17_OUT11
    SLICE_X8Y24.BX       net (fanout=1)        0.865   i[31]_i[31]_mux_17_OUT<0>
    SLICE_X8Y24.CMUX     Taxc                  0.317   Mmult_n0196_Madd_3
                                                       Mmult_n0196_Madd_xor<3>
    SLICE_X6Y24.C3       net (fanout=1)        0.577   Mmult_n0196_Madd_2
    SLICE_X6Y24.DMUX     Topcd                 0.435   Madd_n0198_Madd_lut<3>
                                                       Mmult_n0196_Madd1_lut<2>_INV_0
                                                       Mmult_n0196_Madd1_xor<3>
    SLICE_X6Y29.A5       net (fanout=10)       0.677   Madd_n0198_Madd_lut<3>
    SLICE_X6Y29.A        Tilo                  0.203   Mram_GND_1_o_X_1_o_wide_mux_25_OUT3
                                                       Madd_n0200_Madd_xor<3>11
    DSP48_X0Y8.B3        net (fanout=1)        0.672   Mram_GND_1_o_X_1_o_wide_mux_25_OUT3
    DSP48_X0Y8.CLK       Tdspdck_B_B0REG       0.149   Mac/Maddsub_acc_2
                                                       Mac/Maddsub_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (2.207ns logic, 4.678ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               j_2 (FF)
  Destination:          Mac/Maddsub_acc_2 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      6.815ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.449 - 0.465)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: j_2 to Mac/Maddsub_acc_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.408   j<2>
                                                       j_2
    SLICE_X8Y27.B3       net (fanout=21)       0.570   j<2>
    SLICE_X8Y27.COUT     Topcyb                0.375   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_lut<1>1_INV_0
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CIN      net (fanout=1)        0.003   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<3>
    SLICE_X8Y28.CMUX     Tcinc                 0.279   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
                                                       Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A1       net (fanout=14)       1.016   Mcompar_GND_1_o_j[31]_LessThan_8_o_cy<6>
    SLICE_X9Y24.A        Tilo                  0.259   i<1>
                                                       Mmux_i[31]_i[31]_mux_17_OUT11
    SLICE_X8Y24.BX       net (fanout=1)        0.865   i[31]_i[31]_mux_17_OUT<0>
    SLICE_X8Y24.CMUX     Taxc                  0.317   Mmult_n0196_Madd_3
                                                       Mmult_n0196_Madd_xor<3>
    SLICE_X6Y24.C3       net (fanout=1)        0.577   Mmult_n0196_Madd_2
    SLICE_X6Y24.CMUX     Topcc                 0.413   Madd_n0198_Madd_lut<3>
                                                       Mmult_n0196_Madd1_lut<2>_INV_0
                                                       Mmult_n0196_Madd1_xor<3>
    SLICE_X6Y29.A6       net (fanout=5)        0.709   Madd_n0198_Madd_lut<2>
    SLICE_X6Y29.A        Tilo                  0.203   Mram_GND_1_o_X_1_o_wide_mux_25_OUT3
                                                       Madd_n0200_Madd_xor<3>11
    DSP48_X0Y8.B3        net (fanout=1)        0.672   Mram_GND_1_o_X_1_o_wide_mux_25_OUT3
    DSP48_X0Y8.CLK       Tdspdck_B_B0REG       0.149   Mac/Maddsub_acc_2
                                                       Mac/Maddsub_acc_2
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.403ns logic, 4.412ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point j_0 (SLICE_X8Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               j_0 (FF)
  Destination:          j_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: j_0 to j_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.200   j<2>
                                                       j_0
    SLICE_X8Y29.A6       net (fanout=3)        0.031   j<0>
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.190   j<2>
                                                       Mmux_n028121
                                                       j_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point j_2 (SLICE_X8Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               j_2 (FF)
  Destination:          j_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: j_2 to j_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.200   j<2>
                                                       j_2
    SLICE_X8Y29.D6       net (fanout=21)       0.056   j<2>
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.190   j<2>
                                                       Mmux_n0281241
                                                       j_2
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.390ns logic, 0.056ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point Controller/state_FSM_FFd3 (SLICE_X17Y9.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Controller/state_FSM_FFd3 (FF)
  Destination:          Controller/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Controller/state_FSM_FFd3 to Controller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y9.BQ       Tcko                  0.198   Controller/state_FSM_FFd3
                                                       Controller/state_FSM_FFd3
    SLICE_X17Y9.B5       net (fanout=3)        0.078   Controller/state_FSM_FFd3
    SLICE_X17Y9.CLK      Tah         (-Th)    -0.215   Controller/state_FSM_FFd3
                                                       Controller/state_FSM_FFd3-In1
                                                       Controller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.413ns logic, 0.078ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: j<2>/CLK
  Logical resource: j_0/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: j<2>/CLK
  Logical resource: j_1/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.416|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5235 paths, 0 nets, and 207 connections

Design statistics:
   Minimum period:   7.416ns{1}   (Maximum frequency: 134.844MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 27 15:28:12 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4557 MB



