
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.049938                       # Number of seconds simulated
sim_ticks                                 49938028000                       # Number of ticks simulated
final_tick                                49938028000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1773246                       # Simulator instruction rate (inst/s)
host_op_rate                                  3009154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3155356493                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660120                       # Number of bytes of host memory used
host_seconds                                    15.83                       # Real time elapsed on the host
sim_insts                                    28064135                       # Number of instructions simulated
sim_ops                                      47624160                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1350080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1372672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1158528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1158528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         18102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18102                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             452401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           27035108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              27487509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        452401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           452401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23199314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23199314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23199314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            452401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          27035108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             50686823                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4488680                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2193950                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35206221                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         99876056                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    28064135                       # Number of instructions committed
system.cpu.committedOps                      47624160                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              47536473                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      772572                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4056706                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     47536473                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            90177617                       # number of times the integer registers were read
system.cpu.num_int_register_writes           39127139                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             22557887                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16666252                       # number of times the CC registers were written
system.cpu.num_mem_refs                       6682626                       # number of memory refs
system.cpu.num_load_insts                     4488676                       # Number of load instructions
system.cpu.num_store_insts                    2193950                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   99876056                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6415422                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 86266      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                  40654290     85.36%     85.55% # Class of executed instruction
system.cpu.op_class::IntMult                   200004      0.42%     85.97% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.97% # Class of executed instruction
system.cpu.op_class::MemRead                  4488608      9.43%     95.39% # Class of executed instruction
system.cpu.op_class::MemWrite                 2193523      4.61%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   47624160                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.569183                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6682630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.904697                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   508.569183                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.993299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993299                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13410442                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13410442                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      4450100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4450100                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2185049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2185049                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       6635149                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6635149                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      6635149                       # number of overall hits
system.cpu.dcache.overall_hits::total         6635149                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38580                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8901                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        47481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          47481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        47481                       # number of overall misses
system.cpu.dcache.overall_misses::total         47481                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6502145500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6502145500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1538038500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1538038500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   8040184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8040184000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   8040184000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8040184000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      4488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4488680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      2193950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2193950                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      6682630                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6682630                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      6682630                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6682630                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008595                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004057                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007105                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007105                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007105                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007105                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 168536.689995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 168536.689995                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 172793.899562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 172793.899562                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 169334.765485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 169334.765485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 169334.765485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 169334.765485                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43153                       # number of writebacks
system.cpu.dcache.writebacks::total             43153                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38580                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8901                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        47481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        47481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47481                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6463565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6463565500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1529137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1529137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7992703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7992703000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7992703000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7992703000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007105                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007105                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007105                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007105                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 167536.689995                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 167536.689995                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 171793.899562                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 171793.899562                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 168334.765485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 168334.765485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 168334.765485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 168334.765485                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44670                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.219905                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35206221                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99734.337110                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.219905                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545351                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545351                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          70412795                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         70412795                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     35205868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35205868                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      35205868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35205868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     35205868                       # number of overall hits
system.cpu.icache.overall_hits::total        35205868                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     56831000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56831000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     56831000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56831000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     56831000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56831000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     35206221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35206221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     35206221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35206221                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     35206221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35206221                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 160994.334278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 160994.334278                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 160994.334278                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 160994.334278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 160994.334278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 160994.334278                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     56478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56478000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     56478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     56478000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56478000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 159994.334278                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 159994.334278                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 159994.334278                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 159994.334278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 159994.334278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 159994.334278                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1998.156702                       # Cycle average of tags in use
system.l2.tags.total_refs                       92540                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24097                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.840312                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.120052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         19.237240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1978.799409                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.966211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975662                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          429                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1481                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    764489                       # Number of tag accesses
system.l2.tags.data_accesses                   764489                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43153                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43153                       # number of WritebackDirty hits
system.l2.UpgradeReq_hits::cpu.data              2299                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2299                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   192                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21254                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21446                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21446                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21446                       # number of overall hits
system.l2.overall_hits::total                   21446                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6410                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data        17326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17679                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23736                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24089                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data              23736                       # number of overall misses
system.l2.overall_misses::total                 24089                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1489630500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1489630500                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst     55948500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   6182528500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6238477000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      55948500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7672159000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7728107500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     55948500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7672159000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7728107500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43153                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43153                       # number of WritebackDirty accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          2299                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2299                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45535                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45535                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.970918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.970918                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.449093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.454088                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.525342                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.529022                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.525342                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.529022                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 232391.653666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 232391.653666                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 158494.334278                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 356835.305321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 352874.992929                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 158494.334278                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 323228.808561                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 320814.790983                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 158494.334278                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 323228.808561                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 320814.790983                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21247                       # number of writebacks
system.l2.writebacks::total                     21247                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6410                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17679                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24089                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24089                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1425530500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1425530500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst     52418500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6009268500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6061687000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     52418500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   7434799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7487217500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     52418500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   7434799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7487217500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.970918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.970918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.449093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.454088                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.525342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.529022                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.525342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.529022                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 222391.653666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 222391.653666                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 148494.334278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 346835.305321                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 342874.992929                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 148494.334278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 313228.808561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 310814.790983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 148494.334278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 313228.808561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 310814.790983                       # average overall mshr miss latency
system.l2.replacements                          22049                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1013.336784                       # Cycle average of tags in use
system.l3.tags.total_refs                       45338                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     42334                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.070960                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      581.905358                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.684410                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        424.747015                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.568267                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.006528                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.414792                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.989587                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          613                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    134052                       # Number of tag accesses
system.l3.tags.data_accesses                   134052                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21247                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21247                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 15                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           2626                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              2626                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  2641                       # number of demand (read+write) hits
system.l3.demand_hits::total                     2641                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 2641                       # number of overall hits
system.l3.overall_hits::total                    2641                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6395                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6395                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        14700                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           15053                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               21095                       # number of demand (read+write) misses
system.l3.demand_misses::total                  21448                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data              21095                       # number of overall misses
system.l3.overall_misses::total                 21448                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1354863000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1354863000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     48535500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   5777505500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   5826041000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      48535500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    7132368500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7180904000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     48535500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   7132368500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7180904000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21247                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21247                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6410                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6410                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17326                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17679                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23736                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24089                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23736                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24089                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.997660                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997660                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.848436                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.851462                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.888734                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.890365                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.888734                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.890365                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 211862.861611                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 211862.861611                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 137494.334278                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 393027.585034                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 387035.208928                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 137494.334278                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 338107.063285                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 334805.296531                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 137494.334278                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 338107.063285                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 334805.296531                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                18102                       # number of writebacks
system.l3.writebacks::total                     18102                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          521                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           521                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6395                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6395                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        14700                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        15053                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          21095                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             21448                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         21095                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            21448                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1290913000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1290913000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     45005500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   5630505500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   5675511000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     45005500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   6921418500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6966424000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     45005500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   6921418500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6966424000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.997660                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997660                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.848436                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.851462                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.888734                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.890365                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.888734                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.890365                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 201862.861611                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 201862.861611                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 127494.334278                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 383027.585034                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 377035.208928                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 127494.334278                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 328107.063285                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 324805.296531                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 127494.334278                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 328107.063285                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 324805.296531                       # average overall mshr miss latency
system.l3.replacements                          41310                       # number of replacements
system.membus.snoop_filter.tot_requests         41731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        20283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15053                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18102                       # Transaction distribution
system.membus.trans_dist::CleanEvict              521                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6395                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6395                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15053                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        61519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        61519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  61519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2531200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2531200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2531200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21448                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21448    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21448                       # Request fanout histogram
system.membus.reqLayer2.occupancy           114159500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          107241000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        92549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        47014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          16853                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        16853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38933                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        82502                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25572                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2299                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2299                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6602                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6602                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38933                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       139632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                140383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5653440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5676032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           63359                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2518336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           111193                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151565                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  94340     84.84%     84.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16853     15.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             111193                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           89427500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          68922500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  49938028000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17679                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        39349                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           23731                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6410                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6410                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17679                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69948                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2901504                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           41310                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1158528                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            87173                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.473885                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.499320                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  45863     52.61%     52.61% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  41310     47.39%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              87173                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44180496                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36133504                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
