// Seed: 943730596
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_26;
  wire id_27, id_28;
  wire id_29;
  initial id_29 = ~id_24;
  wire id_30;
  wire id_31;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wand id_10,
    input wor id_11,
    output supply0 id_12,
    input wand id_13,
    output wor id_14,
    input tri id_15
);
  uwire id_17 = 1;
  module_0(
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  wire id_18;
endmodule
