
---------- Begin Simulation Statistics ----------
final_tick                                31841765000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96819                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724092                       # Number of bytes of host memory used
host_op_rate                                   150193                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1032.86                       # Real time elapsed on the host
host_tick_rate                               30828828                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031842                       # Number of seconds simulated
sim_ticks                                 31841765000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  86366624                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84889083                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.636835                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.636835                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7368542                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5670792                       # number of floating regfile writes
system.cpu.idleCycles                          132098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               542026                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11831553                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.671579                       # Inst execution rate
system.cpu.iew.exec_refs                     45290368                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13772497                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3668154                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33903858                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                940                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2524                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13961600                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           181000330                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31517871                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1125926                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             170135595                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10906                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2410561                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 485865                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2426236                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1897                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       244831                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         297195                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 226252916                       # num instructions consuming a value
system.cpu.iew.wb_count                     169219822                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558650                       # average fanout of values written-back
system.cpu.iew.wb_producers                 126396129                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.657199                       # insts written-back per cycle
system.cpu.iew.wb_sent                      169581049                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                289080711                       # number of integer regfile reads
system.cpu.int_regfile_writes               136241521                       # number of integer regfile writes
system.cpu.ipc                               1.570265                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.570265                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2182794      1.27%      1.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             118271158     69.06%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   86      0.00%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43525      0.03%     70.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1680246      0.98%     71.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1406      0.00%     71.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9170      0.01%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76898      0.04%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20597      0.01%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356944      1.96%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6591      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           35259      0.02%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          17762      0.01%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31660632     18.49%     91.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12685479      7.41%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           82842      0.05%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1130127      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              171261522                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7254276                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14094231                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6802853                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7133798                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2731386                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015949                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1042152     38.15%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     38.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    194      0.01%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     38.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1059      0.04%     38.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412609     15.11%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   29      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1265382     46.33%     99.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8341      0.31%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               674      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              945      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              164555838                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          394785626                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    162416969                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         199740529                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  180998932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 171261522                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        25872124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             73995                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            195                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     45749373                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      63551433                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.694849                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.181533                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12431273     19.56%     19.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9872624     15.53%     35.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10657732     16.77%     51.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10603457     16.68%     68.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5569316      8.76%     77.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5536157      8.71%     86.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5638341      8.87%     94.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1465296      2.31%     97.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1777237      2.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        63551433                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.689259                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2938513                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1028903                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33903858                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13961600                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                69812564                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         63683531                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91474                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        90216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          882                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       181454                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            882                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                16954393                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11849445                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            484187                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8644185                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8641061                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.963860                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2315037                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           23658                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12724                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10934                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1570                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25865881                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            483626                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     60102743                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.581049                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.516905                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        11901369     19.80%     19.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14011868     23.31%     43.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12706118     21.14%     64.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7045959     11.72%     75.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1342136      2.23%     78.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4020582      6.69%     84.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1328768      2.21%     87.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          845457      1.41%     88.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6900486     11.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     60102743                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6900486                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34077357                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34077357                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34077357                       # number of overall hits
system.cpu.dcache.overall_hits::total        34077357                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       156578                       # number of overall misses
system.cpu.dcache.overall_misses::total        156578                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6618729495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6618729495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6618729495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6618729495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34233935                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34233935                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34233935                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34233935                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004574                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004574                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004574                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004574                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42271.133205                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42271.133205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42271.133205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42271.133205                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27865                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              34                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.724359                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.294118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70425                       # number of writebacks
system.cpu.dcache.writebacks::total             70425                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67922                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67922                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        88656                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        88656                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4052262995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4052262995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4052262995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4052262995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002590                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45707.712902                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45707.712902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45707.712902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45707.712902                       # average overall mshr miss latency
system.cpu.dcache.replacements                  88144                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20780142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20780142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       116119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        116119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3696192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3696192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20896261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20896261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31831.069851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31831.069851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        67910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        67910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1170662500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1170662500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24283.069551                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24283.069551                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40459                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2922537495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2922537495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72234.545960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72234.545960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2881600495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2881600495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71243.862215                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71243.862215                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.441921                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34166013                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             88656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            385.377335                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.441921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68556526                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68556526                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  9945781                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27288855                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  18585382                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7245550                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 485865                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8263585                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1559                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              188519428                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7870                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31516485                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13772509                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3931                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16770                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10663437                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      120443748                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    16954393                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10968822                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52392321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  974738                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1027                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7168                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           57                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10384517                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 72065                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           63551433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.038349                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.498221                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32275903     50.79%     50.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1294660      2.04%     52.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3114666      4.90%     57.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1681888      2.65%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1458265      2.29%     62.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2098097      3.30%     65.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3955032      6.22%     72.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   915325      1.44%     73.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16757597     26.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             63551433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.266229                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.891286                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10380960                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10380960                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10380960                       # number of overall hits
system.cpu.icache.overall_hits::total        10380960                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3555                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3555                       # number of overall misses
system.cpu.icache.overall_misses::total          3555                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205564500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205564500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205564500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205564500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10384515                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10384515                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10384515                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10384515                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57824.050633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57824.050633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57824.050633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57824.050633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          480                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2072                       # number of writebacks
system.cpu.icache.writebacks::total              2072                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          973                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          973                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          973                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          973                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2582                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158670000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158670000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000249                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000249                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000249                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000249                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61452.362510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61452.362510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61452.362510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61452.362510                       # average overall mshr miss latency
system.cpu.icache.replacements                   2072                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10380960                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10380960                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3555                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205564500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205564500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10384515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10384515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57824.050633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57824.050633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000249                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61452.362510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61452.362510                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.593257                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10383542                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2582                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4021.511232                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.593257                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993346                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20771612                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20771612                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10385656                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1472                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10617646                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4351871                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses               112094                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1897                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 623935                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    623                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  31841765000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 485865                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12982692                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6619789                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12987                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  22677324                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20772776                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              185708865                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 18879                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7237400                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10061397                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3944292                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              58                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           246249139                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   508328519                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                316778881                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7564991                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 34498882                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     765                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  37192504                       # count of insts added to the skid buffer
system.cpu.rob.reads                        234183736                       # The number of ROB reads
system.cpu.rob.writes                       365442344                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  474                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                40707                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41181                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 474                       # number of overall hits
system.l2.overall_hits::.cpu.data               40707                       # number of overall hits
system.l2.overall_hits::total                   41181                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47949                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50054                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2105                       # number of overall misses
system.l2.overall_misses::.cpu.data             47949                       # number of overall misses
system.l2.overall_misses::total                 50054                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149645500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3480081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3629726500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149645500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3480081000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3629726500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            88656                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91235                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           88656                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91235                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.816208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.540843                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.548627                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.816208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.540843                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.548627                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71090.498812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72578.802478                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72516.212491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71090.498812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72578.802478                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72516.212491                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31275                       # number of writebacks
system.l2.writebacks::total                     31275                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50054                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50054                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128135500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2990071750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3118207250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128135500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2990071750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3118207250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.816208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.540843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.548627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.816208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.540843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.548627                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60871.971496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62359.418340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62296.864386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60871.971496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62359.418340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62296.864386                       # average overall mshr miss latency
system.l2.replacements                          42301                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70425                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70425                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2065                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2065                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1631                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38817                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2801366000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2801366000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.959677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72168.534405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72168.534405                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2404516250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2404516250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61944.927480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61944.927480                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149645500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149645500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.816208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.816208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71090.498812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71090.498812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128135500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128135500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.816208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.816208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60871.971496                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60871.971496                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         39076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             39076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678715000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678715000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        48208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.189429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74322.711345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74322.711345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585555500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585555500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.189429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.189429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64121.276829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64121.276829                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8100.925160                       # Cycle average of tags in use
system.l2.tags.total_refs                      181429                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50493                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.593152                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.360917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       114.269529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7921.294713                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988882                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6860                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1501933                       # Number of tag accesses
system.l2.tags.data_accesses                  1501933                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003123903250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137372                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29348                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50054                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31275                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50054                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31275                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50054                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31275                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.876422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.011384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.937406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1925     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.41%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.161324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.152228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.562525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1783     92.19%     92.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.21%     92.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              133      6.88%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3203456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    100.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31840291000                       # Total gap between requests
system.mem_ctrls.avgGap                     391499.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3068416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4230921.244472471997                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 96364507.432298421860                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 62822648.179207399487                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2105                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47949                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31275                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58667500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1407803250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 758709439500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27870.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29360.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24259294.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3203456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2105                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47949                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50054                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4230921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     96374557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        100605478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4230921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4230921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     62860837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        62860837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     62860837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4230921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     96374557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       163466315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50049                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31256                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               528052000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250245000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1466470750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10550.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29300.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40111                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28273                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.46                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   402.744272                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   208.191145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   407.715296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5684     43.99%     43.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1524     11.80%     55.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          720      5.57%     61.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          501      3.88%     65.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          377      2.92%     68.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          362      2.80%     70.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          276      2.14%     73.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          305      2.36%     75.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3171     24.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3203136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              100.595429                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               62.822648                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50222760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26694030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187425000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83587860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2513262960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3770610990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9051986400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15683790000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.554040                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23472219250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1063140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7306405750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42033180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22337370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169924860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79568460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2513262960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3078132240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9635126400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15540385470                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.050379                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24999373500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1063140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5779251500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11237                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31275                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38817                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141528                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50054                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50054    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50054                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54143500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62567500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             50790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2072                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28745                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40448                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2582                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48208                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7233                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       265456                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                272689                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10181184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10478848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42304                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133539                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006777                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082044                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 132634     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    905      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133539                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31841765000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          163224000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3873998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         132984499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
