---
layout: post
title:  "Issue #23"
date:   2021-11-12   12:00:00 -0500
author: Jakub Kuderski, Lei Zhang, Joseph Huber, Alexey Bader
draft:  true
---

Welcome to LLVM GPU News, a bi-weekly newsletter on all the GPU things under the LLVM umbrella.
This issue covers the period from October 29 to November 11 2021.

We welcome your feedback and suggestions. Let us know if we missed anything interesting, or want us to bring attention to your (sub)project, revisions under review, or proposals. Please see the bottom of the page for details on how to submit suggestions and contribute.


## Industry News and Conferences


##  LLVM and Clang

### Discussions

*  N

### Commits

*  N


## MLIR

### Discussions

*  D

### Commits

*  G


## OpenMP (Target Offloading)

### Discussions

*  D

### Commits

*  I


## External Compilers

### LLPC

*  T

### oneAPI DPC++

#### CUDA/HIP support

* Added initial support for [Tensorcore matrix extension](https://github.com/intel/llvm/pull/4695)
* CUDA and HIP plugins were renamed to align with SYCL 2020 specification
* Fixed preprocessor-only compilation mode for nvptx target

#### SYCL 2020 support

* Implemented property traits
* Fixed interoperability kernel API returing invalid kernel bundle
* Improved performance of sycl::queue::submit() for commands without dependencies

#### Non-standard extensions

* Fixed a bug in SVM gather/scatter emulation on host for ESIMD extension
* Implemented `no_offset` compile-time accessor property
* Enhanced maxtrix extension specification with JIT support for AMX and DPAS ISA.
* SPV_INTEL_hw_thread_queries extension support was enabled by default

#### Misc

* Release notes for September were published https://github.com/intel/llvm/blob/sycl/sycl/ReleaseNotes.md#september21-release-notes
