#include "aw963xx.h"
#include "aw_sar.h"

#define AW963XX_I2C_NAME "aw963xx_sar"
#define AW963XX_DRIVER_VERSION "v0.1.1.14"

static void aw963xx_set_cs_as_irq(struct aw_sar *p_sar, int flag);
static void aw963xx_get_ref_ch_enable(struct aw_sar *p_sar);

static int32_t aw963xx_read_init_over_irq(void *load_bin_para)
{
	uint32_t cnt = 1000;
	uint32_t reg = 0;
	int32_t ret = 0;
	struct aw_sar *p_sar = (struct aw_sar *)load_bin_para;

	while (cnt--) {
		ret = aw_sar_i2c_read(p_sar->i2c, REG_IRQSRC, &reg);
		if (ret != 0) {
			AWLOGE(p_sar->dev, "i2c error %d", ret);
			return ret;
		}
		if ((reg & 0x01) == 0x01) {
			AWLOGI(p_sar->dev, "read init irq success!");
			aw_sar_i2c_read(p_sar->i2c, REG_FWVER, &reg);
			AWLOGI(p_sar->dev, "firmware version = 0x%08x", reg);
			return AW_OK;
		}
		mdelay(1);
	}

	aw_sar_i2c_read(p_sar->i2c, REG_FWVER, &reg);
	AWLOGI(p_sar->dev, "firmware version = 0x%08x", reg);

	return -AW_ERR;
}

static void aw963xx_convert_little_endian_2_big_endian(struct aw_bin *aw_bin)
{
	int i = 0;
	uint32_t start_index = aw_bin->header_info[0].valid_data_addr;
	uint32_t fw_len = aw_bin->header_info[0].reg_num;
	uint32_t uints = fw_len / AW963XX_SRAM_UPDATE_ONE_UINT_SIZE;

	for (i = 0; i < uints; i++) {
		uint8_t tmp1 = aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_UINT_SIZE + 3];
		uint8_t tmp2 = aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_UINT_SIZE + 2];
		uint8_t tmp3 = aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_UINT_SIZE + 1];
		uint8_t tmp4 = aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_UINT_SIZE];
		aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_UINT_SIZE]     = tmp1;
		aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_UINT_SIZE + 1] = tmp2;
		aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_UINT_SIZE + 2] = tmp3;
		aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_UINT_SIZE + 3] = tmp4;
	}
}

/**
 * @brief  |----------------code ram-----------------|
 *       0x2000                                    0x4fff
 *         |--- app wrote here ---|--fill with 0xff--|
 *
 *         if the size of app is less than the size of code ram, the rest of the
 *         ram is filled with 0xff.
 * @param load_bin_para
 * @param offset the rear addr of app
 * @return int32_t
 */
static int32_t aw963xx_sram_fill_not_wrote_area(void *load_bin_para, uint32_t offset)
{
	uint8_t buf[AW963XX_SRAM_UPDATE_ONE_PACK_SIZE + 2] = { 0 };
	uint8_t *r_buf = NULL;
	int32_t ret = 0;
	uint32_t i = 0;
	uint32_t download_addr_with_ofst = 0;
	uint32_t last_pack_len = (AW963XX_SRAM_END_ADDR - offset) % AW963XX_SRAM_UPDATE_ONE_PACK_SIZE;
	uint32_t pack_cnt = last_pack_len == 0 ?
						((AW963XX_SRAM_END_ADDR - offset) / AW963XX_SRAM_UPDATE_ONE_PACK_SIZE) :
						((AW963XX_SRAM_END_ADDR - offset) / AW963XX_SRAM_UPDATE_ONE_PACK_SIZE) + 1;
	struct aw_sar *p_sar = (struct aw_sar *)load_bin_para;

	r_buf = (uint8_t *)devm_kzalloc(p_sar->dev, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE, GFP_KERNEL);
	if (r_buf == NULL) {
		AWLOGE(p_sar->dev, "devm_kzalloc error");
		return -AW_ERR;
	}

	AWLOGI(p_sar->dev, "last_pack_len = %d", last_pack_len);
	AWLOGI(p_sar->dev, "pack_cnt = %d", pack_cnt);
	AWLOGI(p_sar->dev, "offset = 0x%x", offset);

	memset(buf, 0xff, sizeof(buf));

	for (i = 0; i < pack_cnt; i++) {
		memset(r_buf, 0, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE);
		download_addr_with_ofst = offset + i * AW963XX_SRAM_UPDATE_ONE_PACK_SIZE;
		buf[0] = (uint8_t)(download_addr_with_ofst >> OFFSET_BIT_8);
		buf[1] = (uint8_t)(download_addr_with_ofst);
		if (i != (pack_cnt - 1)) {
			ret = aw_sar_i2c_write_seq(p_sar->i2c, buf, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE + 2);
			if (ret != AW_OK) {
				AWLOGI(p_sar->dev, "cnt%d, write_seq error!", i);
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
			ret = aw_sar_i2c_read_seq(p_sar->i2c, buf, 2, r_buf, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE);
			if (ret != AW_OK) {
				AWLOGI(p_sar->dev, "cnt%d, read_seq error!", i);
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
			if (memcmp(&buf[2], r_buf, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE) != 0) {
				AWLOGE(p_sar->dev, "read is not equal to write ");
				devm_kfree(p_sar->dev, r_buf);
				return -AW_ERR;
			}
		} else {
			ret = aw_sar_i2c_write_seq(p_sar->i2c, buf, last_pack_len + 2);
			if (ret != AW_OK) {
				AWLOGI(p_sar->dev, "cnt%d, write_seq error!", i);
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
			ret = aw_sar_i2c_read_seq(p_sar->i2c, buf, 2, r_buf, last_pack_len);
			if (ret != AW_OK) {
				AWLOGI(p_sar->dev, "cnt%d, read_seq error!", i);
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
			if (memcmp(&buf[2], r_buf, last_pack_len) != 0) {
				AWLOGE(p_sar->dev, "read is not equal to write ");
				devm_kfree(p_sar->dev, r_buf);
				return -AW_ERR;
			}
		}
	}

	devm_kfree(p_sar->dev, r_buf);

	return AW_OK;
}

static int32_t aw963xx_sram_data_write(struct aw_bin *aw_bin, void *load_bin_para)
{
	uint8_t buf[AW963XX_SRAM_UPDATE_ONE_PACK_SIZE + 2] = { 0 };
	uint8_t *r_buf = NULL;
	int32_t ret = 0;
	uint32_t i = 0;
	uint32_t pack_cnt = 0;
	uint32_t start_index = aw_bin->header_info[0].valid_data_addr;
	uint32_t fw_bin_version = aw_bin->header_info[0].app_version;
	uint32_t download_addr = AW963XX_RAM_START_ADDR;
	uint32_t fw_len = aw_bin->header_info[0].reg_num;
	uint32_t last_pack_len = fw_len % AW963XX_SRAM_UPDATE_ONE_PACK_SIZE;
	struct aw_sar *p_sar = (struct aw_sar *)load_bin_para;
	uint32_t download_addr_with_ofst = 0;

	r_buf = (uint8_t *)devm_kzalloc(p_sar->dev, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE, GFP_KERNEL);
	if (r_buf == NULL) {
		AWLOGE(p_sar->dev, "devm_kzalloc error");
		return -AW_ERR;
	}

	pack_cnt = ((fw_len % AW963XX_SRAM_UPDATE_ONE_PACK_SIZE) == 0) ?
				(fw_len / AW963XX_SRAM_UPDATE_ONE_PACK_SIZE) :
				(fw_len / AW963XX_SRAM_UPDATE_ONE_PACK_SIZE) + 1;

	AWLOGI(p_sar->dev, "fw_bin_version = 0x%x", fw_bin_version);
	AWLOGI(p_sar->dev, "download_addr = 0x%x", download_addr);
	AWLOGI(p_sar->dev, "start_index = %d", start_index);
	AWLOGI(p_sar->dev, "fw_len = %d", fw_len);

	for (i = 0; i < pack_cnt; i++) {
		memset(r_buf, 0, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE);
		download_addr_with_ofst = download_addr + i * AW963XX_SRAM_UPDATE_ONE_PACK_SIZE;
		buf[0] = (uint8_t)(download_addr_with_ofst >> OFFSET_BIT_8);
		buf[1] = (uint8_t)(download_addr_with_ofst);
		if (i != (pack_cnt - 1)) {
			memcpy(&buf[2], &aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_PACK_SIZE], AW963XX_SRAM_UPDATE_ONE_PACK_SIZE);
			ret = aw_sar_i2c_write_seq(p_sar->i2c, buf, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE + 2);
			if (ret != AW_OK) {
				AWLOGI(p_sar->dev, "cnt%d, write_seq error!", i);
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
			ret = aw_sar_i2c_read_seq(p_sar->i2c, buf, 2, r_buf, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE);
			if (ret != AW_OK) {
				AWLOGI(p_sar->dev, "cnt%d, read_seq error!", i);
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
			if (memcmp(&buf[2], r_buf, AW963XX_SRAM_UPDATE_ONE_PACK_SIZE) != 0) {
				AWLOGE(p_sar->dev, "read is not equal to write ");
				devm_kfree(p_sar->dev, r_buf);
				return -AW_ERR;
			}
		} else { // last pack process
			memcpy(&buf[2], &aw_bin->info.data[start_index + i * AW963XX_SRAM_UPDATE_ONE_PACK_SIZE], last_pack_len);
			ret = aw_sar_i2c_write_seq(p_sar->i2c, buf, last_pack_len + 2);
			if (ret != AW_OK) {
				AWLOGI(p_sar->dev, "cnt%d, write_seq error!", i);
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
			ret = aw_sar_i2c_read_seq(p_sar->i2c, buf, 2, r_buf, last_pack_len);
			if (ret != AW_OK) {
				AWLOGI(p_sar->dev, "cnt%d, read_seq error!", i);
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
			if (memcmp(&buf[2], r_buf, last_pack_len) != 0) {
				AWLOGE(p_sar->dev, "read is not equal to write ");
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
			/* fill 0xff in the area that not worte. */
			ret = aw963xx_sram_fill_not_wrote_area(load_bin_para, download_addr_with_ofst + last_pack_len);
			if (ret != AW_OK) {
				AWLOGI(p_sar->dev, "cnt%d, sram_fill_not_wrote_area error!", i);
				devm_kfree(p_sar->dev, r_buf);
				return ret;
			}
		}
	}
	devm_kfree(p_sar->dev, r_buf);

	return AW_OK;
}

static int32_t aw963xx_update_firmware(struct aw_bin *aw_bin, void *load_bin_para)
{
	struct aw_sar *p_sar = (struct aw_sar *)load_bin_para;
	struct aw963xx *aw963xx = (struct aw963xx *)p_sar->priv_data;
	struct i2c_client *i2c = p_sar->i2c;
	int32_t ret = 0;

	pr_info("%s enter\n",__func__);
	if (aw963xx->start_mode == AW963XX_ROM_MODE) {
		AWLOGI(p_sar->dev, "no need to update fw.");
		return AW_OK;
	}

	//step1: close coderam shutdown mode
	aw_sar_i2c_write(i2c, 0xfff4, 0x3c00d11f);
	aw_sar_i2c_write(i2c, 0xc400, 0x21660000);

	// step 2: reset mcu only and set boot mode to 1. (0xf800 0x00010100)
	aw_sar_i2c_write(i2c, REG_CPU_MODE_SET, AW963XX_RESET_CPU_SET_BOOT_SATRT);

	// step 3: enable data ram. (0xFFE4 0x3C000000)
	aw_sar_i2c_write(i2c, REG_RAM_PASSWORD, AW963XX_NO_ENCRYPTION);

	// setp 4: convert LD to BD
	aw963xx_convert_little_endian_2_big_endian(aw_bin);

	// step 5: write ram data.
	ret = aw963xx_sram_data_write(aw_bin, load_bin_para);
	if (ret == AW_OK) {
		AWLOGI(p_sar->dev, "sram_data_write OK");
	} else {
		AWLOGI(p_sar->dev, "sram_data_write error");
	}
	mdelay(3);

	// step 6: exit reset mcu and boot cpu in ram. (0xf800 0x00000100)
	aw_sar_i2c_write(i2c, REG_CPU_MODE_SET, AW963XX_EXIT_RESET_CPU_SET_BOOT_SATRT);

	// step 7: reset cpu (0xFF0C 0x0)
	aw_sar_i2c_write(i2c, REG_CPU_RESET, AW963XX_RESET_SET);

	//step 8: Wait for chip initialization to complete
	msleep(AW963XX_CHIP_INIT_MAX_TIME_MS);

	return aw963xx_read_init_over_irq(load_bin_para);
}

static int32_t aw963xx_load_reg_bin(struct aw_bin *aw_bin, void *load_bin_para)
{
	int32_t ret = 0;
	struct aw_sar *p_sar = (struct aw_sar *)load_bin_para;
	struct aw963xx *aw963xx = (struct aw963xx *)p_sar->priv_data;
/*
	if (p_sar->chip_name == NULL) {
		AWLOGE(p_sar->dev, "p_sar->chip_name is NULL, error!");
		return -AW_ERR;
	}
*/
	AWLOGD(p_sar->dev, "reg chip name: %s, soc chip name: %s, len = %d",
				p_sar->chip_name, aw_bin->header_info[0].chip_type, aw_bin->info.len);

	ret = strncmp(p_sar->chip_name, aw_bin->header_info[0].chip_type, sizeof(aw_bin->header_info[0].chip_type));
	if (ret != 0) {
		AWLOGE(p_sar->dev,
			"load_binname(%s) incompatible with chip type(%s)",
			p_sar->chip_name, aw_bin->header_info[0].chip_type);
		//return -AW_ERR;
	}

	ret = aw_sar_load_reg(aw_bin, p_sar->i2c);

	if (!strncmp(p_sar->chip_name, AW96308, sizeof(AW96308)) ||
		!strncmp(p_sar->chip_name, AW96310, sizeof(AW96310))) {
		AWLOGD(p_sar->dev, "set cs%d as irq", aw963xx->irq_mux);
		aw963xx_set_cs_as_irq(p_sar, aw963xx->irq_mux);
	}

	return ret;
}

static void aw963xx_irq_handle_func(uint32_t irq_status, void *data)
{
	int8_t i = 0;
	int8_t j = 0;
	int32_t ret = 0;
	uint32_t curr_status_val[4] = { 0 };

	struct aw_sar *p_sar = (struct aw_sar *)data;
	uint32_t ch_th[AW963XX_CHANNEL_NUM_MAX] = { 0 };
	AWLOGD(p_sar->dev, "IRQSRC = 0x%x", irq_status);

	for (i = 0; i < AW963XX_VALID_TH; i++)
		ret = aw_sar_i2c_read(p_sar->i2c, REG_STAT0 + i * (REG_STAT1 - REG_STAT0), &curr_status_val[i]);

	for (j = 0; j < AW963XX_CHANNEL_NUM_MAX; j++) {
		if (p_sar->channels_arr[j].input == NULL) {
			continue;
		}
		for (i = 0; i < AW963XX_VALID_TH; i++) {
			ch_th[j] |= ((curr_status_val[i] >> j) & 0x01) << i;
			AWLOGD(p_sar->dev, "ch= %d, th = %d ch_th = 0x%x", j, i, ch_th[j]);
		}
		AWLOGD(p_sar->dev, "ch = %d last_th=0x%x th = 0x%x", j, p_sar->channels_arr[j].last_channel_info, ch_th[j]);

		if (p_sar->channels_arr[j].last_channel_info != ch_th[j]) {
			if ((ch_th[j] >> 3 & 0x01) == 1) {	//th3
				input_report_abs(p_sar->channels_arr[j].input, ABS_DISTANCE, 4);
			} else if ((ch_th[j] >> 2 & 0x01) == 1) { //th2
				input_report_abs(p_sar->channels_arr[j].input, ABS_DISTANCE, 3);
			} else if ((ch_th[j] >> 1 & 0x01) == 1) { //th1
				input_report_abs(p_sar->channels_arr[j].input, ABS_DISTANCE, 2);
			} else if ((ch_th[j] >> 0 & 0x01) == 1) { //th0
				input_report_abs(p_sar->channels_arr[j].input, ABS_DISTANCE, 1);
			} else {	//far
				input_report_abs(p_sar->channels_arr[j].input, ABS_DISTANCE, 0);
			}
			input_sync(p_sar->channels_arr[j].input);
			p_sar->channels_arr[j].last_channel_info = ch_th[j];
		}
	}
}
static ssize_t aw963xx_operation_mode_get(void *data, char *buf)
{
	ssize_t len = 0;
	struct aw_sar *p_sar = (struct aw_sar *)data;

	if (p_sar->last_mode == AW963XX_ACTIVE_MODE)
		len += snprintf(buf + len, PAGE_SIZE - len, "operation mode: Active\n");
	else if (p_sar->last_mode == AW963XX_SLEEP_MODE)
		len += snprintf(buf + len, PAGE_SIZE - len, "operation mode: Sleep\n");
	else if (p_sar->last_mode == AW963XX_DEEPSLEEP_MODE)
		len += snprintf(buf + len, PAGE_SIZE - len, "operation mode: DeepSleep\n");
	else
		len += snprintf(buf + len, PAGE_SIZE - len, "operation mode: Unconfirmed\n");

	//Note: This code is designed to temporarily place platform interrupts during debugging
	if (p_sar->irq_init.host_irq_stat == IRQ_DISABLE) {
		enable_irq(p_sar->irq_init.to_irq);
		p_sar->irq_init.host_irq_stat = IRQ_ENABLE;
	}

	return len;
}

static void aw963xx_sar_chip_info_get(void *data, char *buf, ssize_t *p_len)
{
	uint32_t reg_data = 0;
	struct aw_sar *p_sar = (struct aw_sar *)data;

	*p_len += snprintf(buf + *p_len, PAGE_SIZE - *p_len, "sar%d, aw963xx chip driver version:%s\n",
							p_sar->dts_info.sar_num, AW963XX_DRIVER_VERSION);
	*p_len += snprintf(buf + *p_len, PAGE_SIZE - *p_len, "The driver supports UI\n");

	aw_sar_i2c_read(p_sar->i2c, REG_CHIP_ID0, &reg_data);
	*p_len += snprintf(buf + *p_len, PAGE_SIZE - *p_len, "chipid is 0x%08x\n", reg_data);

	aw_sar_i2c_read(p_sar->i2c, REG_IRQEN, &reg_data);
	*p_len += snprintf(buf + *p_len, PAGE_SIZE - *p_len, "REG_HOSTIRQEN is 0x%08x\n", reg_data);
}

static int32_t aw963xx_get_signed_cap(void *data, uint16_t reg_addr)
{
	uint32_t reg_data = 0;
	int32_t off_f  = 0;
	uint32_t off_c = 0;
	uint32_t off_m = 0;
	uint32_t off_m_bit = 0;
	uint32_t off_c_bit = 0;
	int32_t s_ofst_c = 0;
	uint32_t i = 0;
	struct aw_sar *p_sar = (struct aw_sar *)data;

	aw_sar_i2c_read(p_sar->i2c, reg_addr, &reg_data);

	off_f =((reg_data >> AW_BIT16) & ONE_WORD) * AW963XX_STEP_LEN_UNSIGNED_CAP_FINE_ADJ;
	off_c = (reg_data >> AW_BIT8) & ONE_WORD;
	off_m = reg_data & ONE_WORD;

	for (i = 0; i < 8; i++) {
		off_m_bit = (off_m >> i) & 0x01;
		off_c_bit = (off_c >> i) & 0x01;
		s_ofst_c += ((1 - 2 * off_m_bit) * off_c_bit * aw_sar_pow2(i)) * AW963XX_STEP_LEN_UNSIGNED_CAP_ROUGH_ADJ;
	}

	return (s_ofst_c + off_f);
}

static uint32_t aw963xx_get_unsigned_cap(void *data, uint16_t reg_addr)
{
	uint32_t reg_data = 0;
	uint32_t rough = 0;
	uint32_t fine = 0;
	struct aw_sar *p_sar = (struct aw_sar *)data;

	aw_sar_i2c_read(p_sar->i2c, reg_addr, &reg_data);

	rough = ((reg_data >> AW_BIT8) & ONE_WORD) * AW963XX_STEP_LEN_UNSIGNED_CAP_ROUGH_ADJ;
	fine =((reg_data >> AW_BIT16) & ONE_WORD) * AW963XX_STEP_LEN_UNSIGNED_CAP_FINE_ADJ;

	return (rough + fine);
}

static void aw963xx_get_ref_ch_enable(struct aw_sar *p_sar)
{
	int32_t i = 0;
	uint32_t refa_ch = 0;
	uint32_t refb_ch = 0;
	uint32_t reg_data = 0;
	struct aw963xx *aw963xx = (struct aw963xx *)p_sar->priv_data;

	for (i = 0; i < AW963XX_CHANNEL_NUM_MAX; i++) {
		aw_sar_i2c_read(p_sar->i2c,
						REG_FILTCTRL0_CH0 +
						i * (REG_FILTCTRL0_CH1 - REG_FILTCTRL0_CH0),
						&reg_data);
		if ((reg_data >> AW963XX_FILTCTRL0_CHX_REFAEN) & 0x01) {
			refa_ch = (reg_data >> AW963XX_FILTCTRL0_CHX_REFASEL) & 0x1f;
			aw963xx->ref_ch_en[refa_ch] = AW963XX_REF_EN;
		}
		if ((reg_data >> AW963XX_FILTCTRL0_CHX_REFBEN) & 0x01) {
			refb_ch = (reg_data >> AW963XX_FILTCTRL0_CHX_REFBSEL) & 0x1f;
			aw963xx->ref_ch_en[refb_ch] = AW963XX_REF_EN;
		}
		AWLOGI(p_sar->dev, "ch%d = %d", i, aw963xx->ref_ch_en[i]);
	}
}

//Note: Because the kernel cannot handle floating-point types, it expands mul by 10 times
static uint8_t aw963xx_get_offset_multiple(struct aw_sar *p_sar, uint8_t ch)
{
	uint8_t mul = 1;
	uint32_t reg_data = 0;

	aw_sar_i2c_read(p_sar->i2c,
					REG_AFECFG2_CH0 +
					ch * (REG_AFECFG2_CH1 - REG_AFECFG2_CH0),
					&reg_data);
	if ((reg_data >> 27) & 0x1) {
		if (((reg_data >> 29) & 0x3) == 0) {
			mul = 16;
		} else if (((reg_data >> 29) & 0x3) == 1) {
			mul = 20;
		} else if (((reg_data >> 29) & 0x3) == 2) {
			mul = 26;
		} else if (((reg_data >> 29) & 0x3) == 3) {
			mul = 40;
		}
		return mul;
	}

	aw_sar_i2c_read(p_sar->i2c,
					REG_AFECFG3_CH0 +
					ch * (REG_AFECFG3_CH1 - REG_AFECFG3_CH0),
					&reg_data);
	if ((reg_data >> 11) & 0x1) {
		mul = 20;
	} else {
		mul = 10;
	}

	return mul;
}

static ssize_t aw963xx_get_cap_offset(void *data, char *debug_buf, char *tcmd_buf)
{
	uint32_t reg_data = 0;
	uint32_t mode = 0xff;
	uint32_t i = 0;
	uint32_t cap_ofst = 0;
	int32_t signed_cap_ofst = 0;
	uint32_t tmp = 0;
	struct aw_sar *p_sar = (struct aw_sar *)data;
	struct aw963xx *aw963xx = (struct aw963xx *)p_sar->priv_data;
	uint8_t mul = 10;
	uint32_t send_tcmd_offset = 0;
	ssize_t tcmd_buf_len = 0;
	ssize_t debug_buf_len = 0;

	aw963xx_get_ref_ch_enable(p_sar);

	for (i = 0; i < AW963XX_CHANNEL_NUM_MAX; i++) {
		aw_sar_i2c_read(p_sar->i2c,
						REG_AFESOFTCFG0_CH0 +
						i * (REG_AFESOFTCFG0_CH1 - REG_AFESOFTCFG0_CH0),
						&reg_data);
		mul = aw963xx_get_offset_multiple(p_sar, i);
		mode = reg_data & 0x0ff;
		switch (mode) {
		case AW963XX_UNSIGNED_CAP:	//self-capacitance mode unsigned cail
			cap_ofst = aw963xx_get_unsigned_cap(p_sar,
							REG_AFECFG1_CH0 + i * (REG_AFECFG1_CH1 - REG_AFECFG1_CH0));
		//Because it has been expanded by 10000 times before,
		//the accuracy of removing mul's expansion loss can be ignored
			cap_ofst = cap_ofst * mul / 10;
			send_tcmd_offset = cap_ofst / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE;
			AWLOGI(p_sar->dev, "cap_ofst = %d", cap_ofst);
			if (debug_buf != NULL) {
				debug_buf_len += snprintf(debug_buf + debug_buf_len, PAGE_SIZE - debug_buf_len,
							"unsigned cap ofst ch%d: %d.%dpf\r\n",
							i,
							cap_ofst / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE,
							cap_ofst % AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE);
			}
			break;
		case AW963XX_SIGNED_CAP:	//self-capacitance mode signed cail
			signed_cap_ofst = aw963xx_get_signed_cap(p_sar,
							REG_AFECFG1_CH0 + i * (REG_AFECFG1_CH1 - REG_AFECFG1_CH0));
			signed_cap_ofst = signed_cap_ofst * mul / 10;
			send_tcmd_offset = signed_cap_ofst / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE;
			AWLOGI(p_sar->dev, "cap_ofst1 = 0x%x", signed_cap_ofst);
			if (signed_cap_ofst < 0) {
				tmp = -signed_cap_ofst;
						AWLOGI(p_sar->dev, "cap_ofst2 = 0x%x", signed_cap_ofst);
				if (debug_buf != NULL) {
					debug_buf_len += snprintf(debug_buf + debug_buf_len, PAGE_SIZE - debug_buf_len,
							"signed cap ofst ch%d: -%d.%dpf\r\n",
							i,
							tmp / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE,
							tmp % AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE);
				}
			} else {
				AWLOGI(p_sar->dev, "cap_ofst2 = 0x%x", signed_cap_ofst);
				if (debug_buf != NULL) {
					debug_buf_len += snprintf(debug_buf + debug_buf_len, PAGE_SIZE - debug_buf_len,
							"signed cap ofst ch%d: %d.%dpf\r\n",
							i,
							signed_cap_ofst / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE,
							signed_cap_ofst % AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE);
				}
			}
			break;
		case AW963XX_MUTUAL_CAP:	//mutual-capacitance mode
			if (aw963xx->ref_ch_en[i] == AW963XX_REF_EN) {
				cap_ofst = aw963xx_get_unsigned_cap(p_sar,
							REG_AFECFG1_M_CH0 + i * (REG_AFECFG1_M_CH1 - REG_AFECFG1_M_CH0));
				cap_ofst = cap_ofst * mul / 10;
				send_tcmd_offset = cap_ofst / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE;
				AWLOGI(p_sar->dev, "ref cap_ofst = %d", cap_ofst);
				if (debug_buf != NULL) {
					debug_buf_len += snprintf(debug_buf + debug_buf_len, PAGE_SIZE - debug_buf_len,
							"ref unsigned cap ofst ch%d: %d.%dpf\r\n",
							i,
							cap_ofst / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE,
							cap_ofst % AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE);
				}
			} else {
				signed_cap_ofst = aw963xx_get_signed_cap(p_sar,
							REG_AFECFG1_CH0 + i * (REG_AFECFG1_CH1 - REG_AFECFG1_CH0));
				signed_cap_ofst = signed_cap_ofst * mul / 10;
				send_tcmd_offset = signed_cap_ofst / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE;
				AWLOGI(p_sar->dev, "cap_ofst1 = 0x%x", signed_cap_ofst);
				if (signed_cap_ofst < 0) {
					tmp = -signed_cap_ofst;
						AWLOGI(p_sar->dev, "cap_ofst2 = 0x%x", signed_cap_ofst);
					if (debug_buf != NULL) {
						debug_buf_len += snprintf(debug_buf + debug_buf_len, PAGE_SIZE - debug_buf_len,
							"mutual cap ofst ch%d: -%d.%dpf\r\n",
							i,
							tmp / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE,
							tmp % AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE);
					}
				} else {
					AWLOGI(p_sar->dev, "cap_ofst2 = 0x%x", signed_cap_ofst);
					if (debug_buf != NULL) {
						debug_buf_len += snprintf(debug_buf + debug_buf_len, PAGE_SIZE - debug_buf_len,
								"mutual cap ofst ch%d: %d.%dpf\r\n",
								i,
								signed_cap_ofst / AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE,
								signed_cap_ofst % AW963XX_STEP_LEN_UNSIGNED_CAP_ENLARGE);
					}
				}
			}
			break;
		default:
			AWLOGI(p_sar->dev, "aw963xx ofst error 0x%x", reg_data & 0x0f);
			break;
		}
		if (tcmd_buf != NULL) {
			tcmd_buf[i * 4 + 0] = (uint8_t)((send_tcmd_offset >> 0) & 0xff);
			tcmd_buf[i * 4 + 1] = (uint8_t)((send_tcmd_offset >> 8) & 0xff);
			tcmd_buf[i * 4 + 2] = (uint8_t)((send_tcmd_offset >> 16) & 0xff);
			tcmd_buf[i * 4 + 3] = (uint8_t)((send_tcmd_offset >> 24) & 0xff);
			tcmd_buf_len += 4;
		}
	}

	if(tcmd_buf != NULL) {
	return tcmd_buf_len;
	} else {
	return debug_buf_len;
	}
}

static ssize_t aw963xx_get_cap_offset_send_to_tcmd(void *data, char *tcmd_buf)
{
	//Note: The format needs to be the same as that of tcmd
	if (tcmd_buf != NULL) {
		return aw963xx_get_cap_offset(data, NULL, tcmd_buf);
	}

	return 0;
}

static ssize_t aw963xx_get_cap_offset_send_to_debug(void *data, char *debug_buf)
{
	//Note: That debugging uses string output
	if (debug_buf != NULL) {
		return aw963xx_get_cap_offset(data, debug_buf, NULL);
	}

	return 0;
}

static void aw963xx_set_cs_as_irq(struct aw_sar *p_sar, int flag)
{
	if (flag == AW963XX_CS2_IRQ) {
		aw_sar_i2c_write(p_sar->i2c, 0xfff4, 0x3c00d013);
		aw_sar_i2c_write(p_sar->i2c, 0xc100, 0x00000020);
		aw_sar_i2c_write(p_sar->i2c, 0xe018, 0x00000004);
	} else if (flag == AW963XX_CS5_IRQ) {
		aw_sar_i2c_write(p_sar->i2c, 0xfff4, 0x3c00d013);
		aw_sar_i2c_write(p_sar->i2c, 0xc100, 0x00000800);
		aw_sar_i2c_write(p_sar->i2c, 0xe018, 0x00000020);
	}
}

int32_t aw963xx_check_chipid(void *data)
{
	int32_t ret = -AW_ERR;
	uint32_t reg_val = 0;
	struct aw_sar *p_sar = (struct aw_sar *)data;

	if (p_sar == NULL) {
		return -AW_BIN_PARA_INVALID;
	}

	ret = aw_sar_i2c_read(p_sar->i2c, REG_CHIP_ID0, &reg_val);
	if (ret < 0) {
		AWLOGE(p_sar->dev, "read CHIP ID failed: %d", ret);
		return ret;
	}

	switch (reg_val) {
	case AW96303_CHIP_ID:
		AWLOGI(p_sar->dev, "aw96303 detected, 0x%04x", reg_val);
		memcpy(p_sar->chip_name, AW96303, 8);
		ret = AW_OK;
		break;
	case AW96305_CHIP_ID:
		AWLOGI(p_sar->dev, "aw96305 detected, 0x%04x", reg_val);
		memcpy(p_sar->chip_name, AW96305, 8);
		ret = AW_OK;
		break;
	case AW96308_CHIP_ID:
		AWLOGI(p_sar->dev, "aw96308 detected, 0x%04x", reg_val);
		memcpy(p_sar->chip_name, AW96308, 8);
		ret = AW_OK;
		break;
	case AW96310_CHIP_ID:
		AWLOGI(p_sar->dev, "aw96310 detected, 0x%04x", reg_val);
		memcpy(p_sar->chip_name, AW96310, 8);
		ret = AW_OK;
		break;
	default:
		AWLOGI(p_sar->dev, "chip id error, 0x%04x", reg_val);
		ret =  -AW_ERR;
		break;
	}

	return ret;
}

/**********************mode operation start*******************************/
static void aw963xx_enable_clock(void *i2c)
{
	aw_sar_i2c_write_bits(i2c, REG_CHIPSTAT, ~AW963XX_CPU_OSC_CTRL_MASK, AW963XX_CPU_OSC_CTRL_MASK);
}

static uint32_t aw963xx_rc_irqscr(void *i2c)
{
	uint32_t val = 0;
	aw_sar_i2c_read(i2c, REG_IRQSRC, &val);
	return val;
}

static void aw963xx_set_active_cmd(void *i2c)
{
	aw_sar_i2c_write(i2c, REG_CMD, AW963XX_ACTIVE_MODE);
}

static void aw963xx_set_sleep_cmd(void *i2c)
{
	aw_sar_i2c_write(i2c, REG_CMD, AW963XX_SLEEP_MODE);
}

static void aw963xx_set_deepsleep_cmd(void *i2c)
{
	aw_sar_i2c_write(i2c, REG_CMD, AW963XX_DEEPSLEEP_MODE);
}

static const struct aw_sar_mode_set_t g_aw963xx_mode_set[] = {
	{
		.chip_id = AW_SAR_NONE_CHECK_CHIP,
		.chip_mode = {
			.curr_mode = AW963XX_ACTIVE_MODE,
			.last_mode = AW963XX_DEEPSLEEP_MODE,
		},
		.mode_switch_ops = {
			.enable_clock = aw963xx_enable_clock,
			.rc_irqscr = NULL,
			.mode_update = aw963xx_set_active_cmd,
		},
	},
	{
		.chip_id = AW_SAR_NONE_CHECK_CHIP,
		.chip_mode = {
			.curr_mode = AW963XX_ACTIVE_MODE,
			.last_mode = AW963XX_SLEEP_MODE,
		},
		.mode_switch_ops = {
			.enable_clock = NULL,
			.rc_irqscr = NULL,
			.mode_update = aw963xx_set_active_cmd,
		},
	},
	{
		.chip_id = AW_SAR_NONE_CHECK_CHIP,
		.chip_mode = {
			.curr_mode = AW963XX_ACTIVE_MODE,
			.last_mode = AW963XX_ACTIVE_MODE,
		},
		.mode_switch_ops = {
			.enable_clock = NULL,
			.rc_irqscr = NULL,
			.mode_update = aw963xx_set_active_cmd,
		},
	},
	{
		.chip_id = AW_SAR_NONE_CHECK_CHIP,
		.chip_mode = {
			.curr_mode = AW963XX_SLEEP_MODE,
			.last_mode = AW963XX_DEEPSLEEP_MODE,
		},
		.mode_switch_ops = {
			.enable_clock = aw963xx_enable_clock,
			.rc_irqscr = aw963xx_rc_irqscr,
			.mode_update = aw963xx_set_sleep_cmd,
		},
	},
	{
		.chip_id = AW_SAR_NONE_CHECK_CHIP,
		.chip_mode = {
			.curr_mode = AW963XX_SLEEP_MODE,
			.last_mode = AW963XX_ACTIVE_MODE,
		},
		.mode_switch_ops = {
			.enable_clock = NULL,
			.rc_irqscr = aw963xx_rc_irqscr,
			.mode_update = aw963xx_set_sleep_cmd,
		},
	},
	{
		.chip_id = AW_SAR_NONE_CHECK_CHIP,
		.chip_mode = {
			.curr_mode = AW963XX_DEEPSLEEP_MODE,
			.last_mode = AW963XX_SLEEP_MODE,
		},
		.mode_switch_ops = {
			.enable_clock = NULL,
			.rc_irqscr = aw963xx_rc_irqscr,
			.mode_update = aw963xx_set_deepsleep_cmd,
		},
	},
	{
		.chip_id = AW_SAR_NONE_CHECK_CHIP,
		.chip_mode = {
			.curr_mode = AW963XX_DEEPSLEEP_MODE,
			.last_mode = AW963XX_ACTIVE_MODE,
		},
		.mode_switch_ops = {
			.enable_clock = NULL,
			.rc_irqscr = aw963xx_rc_irqscr,
			.mode_update = aw963xx_set_deepsleep_cmd,
		},
	},
};

static void aw963xx_sar_get_firmware_info(void *data, char *buf, ssize_t *p_len)
{
	uint32_t reg_data = 0;
	struct aw_sar *p_sar = (struct aw_sar *)data;

	aw_sar_i2c_read(p_sar->i2c, REG_FWVER, &reg_data);
	*p_len += snprintf(buf + *p_len, PAGE_SIZE - *p_len, "firmware is 0x%08x\n", reg_data);
}

static int32_t aw963xx_parse_dts(void *data)
{
	int32_t val = 0;
	struct aw_sar *p_sar = (struct aw_sar *)data;
	struct aw963xx *aw963xx = (struct aw963xx *)p_sar->priv_data;
	struct device_node *np = p_sar->i2c->dev.of_node;

	val = of_property_read_u32(np, "irq-mux", &aw963xx->irq_mux);
	if (val != 0) {
		AWLOGE(p_sar->dev, "irq-mux not detected");
	} else {
		AWLOGI(p_sar->dev, "irq-mux =  %d", aw963xx->irq_mux);
	}

	val = of_property_read_u32(np, "start-mode", &aw963xx->start_mode);
	if (val != 0) {
		AWLOGE(p_sar->dev, "start-mode not detected");
	} else {
		AWLOGI(p_sar->dev, "start-mode =  %d", aw963xx->start_mode);
	}

	return AW_OK;
}

static const struct aw_sar_mode_t g_aw963xx_mode = {
	.mode_set_arr = &g_aw963xx_mode_set[0],
	.mode_set_arr_len = sizeof(g_aw963xx_mode_set) / sizeof(g_aw963xx_mode_set[0]),
	.p_set_mode_node_fn = NULL,
	.p_get_mode_node_fn = aw963xx_operation_mode_get,
};

static const struct aw_sar_diff_t g_aw963xx_diff = {
	.diff0_reg = REG_DIFF_CH0,
	.diff_step = REG_DIFF_CH1 - REG_DIFF_CH0,
	.rm_float = AW963XX_DATA_PROCESS_FACTOR,
	.p_get_diff_node_fn = NULL,
};

static const struct aw_sar_offset_t g_aw963xx_offset = {
	.p_get_offset_node_fn = aw963xx_get_cap_offset_send_to_debug,
};

static const struct aw_sar_aot_t g_aw963xx_aot = {
	.aot_reg = REG_SCANCTRL1,
	.aot_mask = ~0xfff,
	.aot_flag = 0xfff,
};

static const struct aw_sar_para_load_t g_aw963xx_reg_arr_para = {
	.reg_arr = aw963xx_reg_default,
	.reg_arr_len = (sizeof(aw963xx_reg_default) / sizeof(aw963xx_reg_default[0])),
};

static const struct aw_sar_regulator_config_t g_regulator_config = {
	.vcc_name = "vcc",
	.min_uV = AW9620X_SAR_VCC_MIN_UV,
	.max_uV = AW9620X_SAR_VCC_MAX_UV,
};

static const struct aw_sar_reg_list_t g_aw963xx_reg_list = {
	.reg_none_access = REG_NONE_ACCESS,
	.reg_rd_access = REG_RD_ACCESS,
	.reg_wd_access = REG_WR_ACCESS,
	.reg_perm = (struct aw_sar_reg_data *)&g_aw963xx_reg_access[0],
	.reg_num = sizeof(g_aw963xx_reg_access) / sizeof(g_aw963xx_reg_access[0]),
};

static const struct aw_sar_chip_mode_t g_aw963xx_chip_mode = {
	//.init_mode = AW963XX_ACTIVE_MODE,
	.init_mode = AW963XX_SLEEP_MODE,
	.active = AW963XX_ACTIVE_MODE,
	.pre_init_mode = AW963XX_SLEEP_MODE,
};

static const struct aw_sar_load_bin_t g_aw963xx_load_reg_bin = {
	.bin_name = "aw963xx_reg",
	.bin_opera_func = aw963xx_load_reg_bin,
	.p_update_fn = NULL,
};

static const struct aw_sar_load_bin_t g_aw963xx_load_fw_bin = {
	.bin_name = "aw963xx_fw",
	.bin_opera_func = aw963xx_update_firmware,
	.p_get_prot_update_fw_node_fn = aw963xx_sar_get_firmware_info,
	.bin_load_fail_opera = NULL,
};

static const struct aw_sar_get_chip_info_t g_aw963xx_get_chip_info = {
	.p_get_chip_info_node_fn = aw963xx_sar_chip_info_get,
};

static const struct aw_sar_check_chipid_t g_aw963xx_check_chipid = {
	.p_check_chipid_fn = aw963xx_check_chipid,
};

static const struct aw_sar_irq_init_t g_aw963xx_irq_init = {
	.flags = GPIOF_DIR_IN | GPIOF_INIT_HIGH,
	.irq_flags = IRQF_TRIGGER_FALLING | IRQF_ONESHOT,
	.handler = NULL,
	.thread_fn = NULL,
	.rc_irq_fn = aw963xx_rc_irqscr,
	.irq_spec_handler_fn = aw963xx_irq_handle_func,

	.p_irq_init_fn = NULL,
	.p_irq_deinit_fn = NULL,
};

static const struct aw_sar_soft_rst_t g_aw963xx_soft_rst = {
	.reg_rst = REG_SA_RSTNALL,
	.reg_rst_val = AW963XX_SOFT_RST_EN,
	.delay_ms = AW963XX_CHIP_INIT_MAX_TIME_MS,
	.p_soft_reset_fn = NULL,
};

static const struct aw_sar_init_over_irq_t g_aw963xx_init_over_irq = {
	.wait_times = 100,
	.daley_step = 1,
	.reg_irqsrc = REG_IRQSRC,
	.irq_offset_bit = 0,
	.irq_mask = 0x1,
	.irq_flag = 0x1,

	.p_check_init_over_irq_fn = NULL,
	.p_get_err_type_fn = NULL,
};

static ssize_t cali_show(struct class *class,
		struct class_attribute *attr,
		char *buf)
{
	struct aw963xx *aw963xx = container_of(class, struct aw963xx, capsense_class);
	struct aw_sar *p_sar = NULL;
	int32_t ret = 0;

	if (aw963xx == NULL) {
		return 0;
	}
	p_sar = aw963xx->p_aw_sar;
	if (p_sar == NULL) {
		return 0;
	}

	ret = aw_sar_i2c_write_bits(p_sar->i2c, REG_SCANCTRL1, ~0xfff, 0xfff);

	return snprintf(buf, 8, "%d\n", ret);
}

static CLASS_ATTR_RO(cali);

static ssize_t
reset_store(struct class *class, struct class_attribute *attr, const char *buf, size_t count)
{
	u32 temp = 0;
	struct aw963xx *aw963xx = container_of(class, struct aw963xx, capsense_class);
	struct aw_sar *p_sar = NULL;

	if (aw963xx == NULL)
		return 0;

	p_sar = aw963xx->p_aw_sar;
	if (p_sar == NULL)
		return 0;

	aw_sar_i2c_read(p_sar->i2c, REG_WST, &temp);
	if (!strncmp(buf, "reset", 5) || !strncmp(buf, "1", 1)) {
		if (((temp >> 24) & 0x00000003) == 1) {
			AWLOGD(p_sar->dev, "temp:0X%x", temp);
			aw_sar_i2c_write_bits(p_sar->i2c, REG_SCANCTRL1, ~0xfff, 0xfff);
		}
	}

	return count;
}

static CLASS_ATTR_WO(reset);

static ssize_t mode_show(struct class *class,
		struct class_attribute *attr,
		char *buf)
{
	struct aw963xx *aw963xx = container_of(class, struct aw963xx, capsense_class);
	struct aw_sar *p_sar = NULL;
	int mode = 0;

	if (aw963xx == NULL) {
		return 0;
	}
	p_sar = aw963xx->p_aw_sar;
	if (p_sar == NULL) {
		return 0;
	}

	if (p_sar->last_mode == AW963XX_ACTIVE_MODE)
		mode = 1;
	else
		mode = 0;

	AWLOGD(p_sar->dev, "mode:0X%x", p_sar->last_mode);

	return snprintf(buf, 8, "%d\n", mode);
}


static ssize_t mode_store(struct class *class,
		struct class_attribute *attr,
		const char *buf, size_t count)
{
	int8_t mode = 0;
	int set_mode = 0;
	struct aw963xx *aw963xx = container_of(class, struct aw963xx, capsense_class);
	struct aw_sar *p_sar = NULL;

	if (aw963xx == NULL) {
		return 0;
	}
	p_sar = aw963xx->p_aw_sar;
	if (p_sar == NULL) {
		return 0;
	}

	mode = buf[0];

	AWLOGD(p_sar->dev, "mode:0X%x", mode);

	if (mode == 0x01)
		set_mode = AW963XX_ACTIVE_MODE;
	else
		set_mode = AW963XX_SLEEP_MODE;

	aw_sar_mode_set(p_sar, set_mode);

	return count;
}

static CLASS_ATTR_RW(mode);

static ssize_t reg_show(struct class *class,
		struct class_attribute *attr,
		char *buf)
{
	u32 *p = (u32*)buf;
	struct aw963xx *aw963xx = container_of(class, struct aw963xx, capsense_class);
	struct aw_sar *p_sar = NULL;

	if (aw963xx == NULL) {
		return 0;
	}
	p_sar = aw963xx->p_aw_sar;
	if (p_sar == NULL) {
		return 0;
	}

	if(aw963xx->read_flag){
		aw963xx->read_flag = 0;
		aw_sar_i2c_read(p_sar->i2c, aw963xx->read_reg, p);
		AWLOGD(p_sar->dev, "read_reg = 0x%x, val = 0x%x", aw963xx->read_reg, *p);
		return 4;
	}

	return -1;
}

static ssize_t reg_store(struct class *class,
		struct class_attribute *attr,
		const char *buf, size_t count)
{
	uint16_t regaddr = 0;
	uint32_t val = 0;
	int i = 0;
	struct aw963xx *aw963xx = container_of(class, struct aw963xx, capsense_class);
	struct aw_sar *p_sar = NULL;

	if (aw963xx == NULL) {
		return 0;
	}
	p_sar = aw963xx->p_aw_sar;
	if (p_sar == NULL) {
		return 0;
	}

	if( count != 7){
		AWLOGE(p_sar->dev, "params error[ count == %lu !=2]\n", count);
		return -1;
	}
	for(i = 0 ; i < count ; i++)
		AWLOGD(p_sar->dev, "buf[%d] = 0x%x\n", i, buf[i]);

	if(buf[6] == 0){
		regaddr = ((uint16_t)buf[0]<<8) | (uint16_t)buf[1];
		val= ((uint32_t)buf[2]<<24) | ((uint32_t)buf[3]<<16) | ((uint32_t)buf[4]<<8) | ((uint32_t)buf[5]);
		AWLOGD(p_sar->dev, "regaddr:0x%x, val:0x%x", regaddr, val);
		aw_sar_i2c_write(p_sar->i2c, regaddr, val);
	} else if(buf[6] == 1) {
		aw963xx->read_reg = ((uint16_t)buf[0]<<8) | (uint16_t)buf[1];
		AWLOGD(p_sar->dev, "aw963xx->read_reg:0x%x", aw963xx->read_reg);
		aw963xx->read_flag = true;
		AWLOGD(p_sar->dev, "-----------\n");
	}
	return count;
}
static CLASS_ATTR_RW(reg);

static ssize_t int_state_show(struct class *class,
		struct class_attribute *attr,
		char *buf)
{
	struct aw963xx *aw963xx = container_of(class, struct aw963xx, capsense_class);
	struct aw_sar *p_sar = NULL;
	
	if (aw963xx == NULL) {
		return 0;
	}
	p_sar = aw963xx->p_aw_sar;
	if (p_sar == NULL) {
		return 0;
	}
	AWLOGD(p_sar->dev,
		"%d", p_sar->ret_val );

	return snprintf(buf, 8, "%d\n", p_sar->intrrupt_init_state);
}
static CLASS_ATTR_RO(int_state);

static ssize_t offset_show(struct class *class,
		struct class_attribute *attr,
		char *buf)
{
	struct aw963xx *aw963xx = container_of(class, struct aw963xx, capsense_class);
	struct aw_sar *p_sar = NULL;
	if (aw963xx == NULL) {
		return 0;
	}
	p_sar = aw963xx->p_aw_sar;
	if (p_sar == NULL) {
		return 0;
	}

	return aw963xx_get_cap_offset_send_to_tcmd(p_sar, buf);
}
static CLASS_ATTR_RO(offset);

#ifdef USE_SENSORS_CLASS
static const char *g_aw963xx_ch_name[] = {
	"Moto CapSense Ch0", "Moto CapSense Ch1", "Moto CapSense Ch2",
	"Moto CapSense Ch3", "Moto CapSense Ch4", "Moto CapSensor Ch5",
	"Moto CapSense Ch6", "Moto CapSense Ch7", "Moto CapSense Ch8"
	"Moto CapSensor Ch9", "Moto CapSensor Ch10", "Moto CapSensor Ch11",
	"Moto CapSensor Ch12", "Moto CapSensor Ch13", "Moto CapSensor Ch14"
};
static int32_t g_aw963xx_counter = 0;
static struct aw963xx *g_aw963xx = NULL;

static int capsensor_set_enable(struct sensors_classdev *sensors_cdev, unsigned int enable)
{
	uint8_t i = 0;
	struct aw963xx *aw963xx = g_aw963xx;
	struct aw_sar *p_sar = NULL;
	uint8_t set_mode = 0;
	static uint8_t sar_cali_flag = false;

	pr_info("%s enter\n",__func__);

	if (aw963xx == NULL)
		return 0;

	p_sar = aw963xx->p_aw_sar;
	if (p_sar == NULL)
		return 0;

	AWLOGD(p_sar->dev, "enable %d", enable);

	for (i = 0; i < AW963XX_CHANNEL_NUM_MAX; i++) {
		if ((p_sar->channels_arr[i].used == AW_FALSE) ||
			(p_sar->channels_arr[i].input == NULL))
				continue;

		if (strcmp(sensors_cdev->name, p_sar->channels_arr[i].name) == 0) {
			if (enable == 0x01) {
				pr_info("enable cap sensor[%d] : %s", i, sensors_cdev->name);
				if (sar_cali_flag ==  false) {
					aw_sar_i2c_write_bits(p_sar->i2c, REG_SCANCTRL1, ~0xfff, 0xfff);
					set_mode = AW963XX_ACTIVE_MODE;
					aw_sar_mode_set(p_sar, set_mode);
					sar_cali_flag = true;
				}
				input_report_abs(p_sar->channels_arr[i].input, ABS_DISTANCE, 0);
				input_sync(p_sar->channels_arr[i].input);
			} else if (enable == 0) {
				pr_info("disable cap sensor[%d] : %s", i, sensors_cdev->name);
				if (sar_cali_flag == true) {
					set_mode = AW963XX_SLEEP_MODE;
					aw_sar_mode_set(p_sar, set_mode);
					sar_cali_flag = false;
				}
				input_report_abs(p_sar->channels_arr[i].input, ABS_DISTANCE, -1);
				input_sync(p_sar->channels_arr[i].input);
				p_sar->channels_arr[i].last_channel_info = -1;
			} else {
				AWLOGD(p_sar->dev, "unknown enable symbol");
			}
			break;
		}
	}

	AWLOGD(p_sar->dev, "enable over %d", enable);

	return 0;
}
#endif

//moto_customization
static int32_t aw_sar_custom_flie_node_create(void *data)
{
	struct aw_sar *p_sar = NULL;
	int32_t ret = 0;
	struct aw963xx *aw963xx = NULL;
#ifdef USE_SENSORS_CLASS
	int i = 0;
#endif

	if (data == NULL) {
		return -1;
	}

	p_sar = (struct aw_sar *)data;
	aw963xx = (struct aw963xx *)p_sar->priv_data;

	AWLOGD(p_sar->dev, "aw_sar_custom_flie_node");

	aw963xx->capsense_class.name = "capsense";
	aw963xx->capsense_class.owner = THIS_MODULE;

	ret = class_register(&aw963xx->capsense_class);
	if (ret < 0) {
		AWLOGE(p_sar->dev, "Create fsys class failed (%d)\n", ret);
		return ret;
	}

	ret = class_create_file(&aw963xx->capsense_class, &class_attr_cali);
	if (ret < 0) {
		AWLOGE(p_sar->dev, "Create cali file failed (%d)\n", ret);
		return ret;
	}

	ret = class_create_file(&aw963xx->capsense_class, &class_attr_reset);
	if (ret < 0) {
		AWLOGE(p_sar->dev, "Create cali file failed (%d)\n", ret);
		return ret;
	}

	ret = class_create_file(&aw963xx->capsense_class, &class_attr_int_state);
	if (ret < 0) {
		AWLOGE(p_sar->dev, "Create int_state file failed (%d)\n", ret);
		return ret;
	}

	ret = class_create_file(&aw963xx->capsense_class, &class_attr_mode);
	if (ret < 0) {
		AWLOGE(p_sar->dev, "Create mode file failed (%d)\n", ret);
		return ret;
	}

	ret = class_create_file(&aw963xx->capsense_class, &class_attr_reg);
	if (ret < 0) {
		AWLOGE(p_sar->dev, "Create reg file failed (%d)\n", ret);
		return ret;
	}

	ret = class_create_file(&aw963xx->capsense_class, &class_attr_offset);
	if (ret < 0) {
		AWLOGE(p_sar->dev, "Create offset file failed (%d)\n", ret);
		return ret;
	}

#ifdef USE_SENSORS_CLASS
	for (i = 0; i < AW963XX_CHANNEL_NUM_MAX; i++){
		if ((p_sar->channels_arr[i].used == AW_FALSE) ||
			(p_sar->channels_arr[i].input == NULL)) {
			continue;
		}

		aw963xx->sensors_capsensor_chs[i].sensors_enable = capsensor_set_enable;
		aw963xx->sensors_capsensor_chs[i].sensors_poll_delay = NULL;
		aw963xx->sensors_capsensor_chs[i].name = g_aw963xx_ch_name[g_aw963xx_counter];
		aw963xx->sensors_capsensor_chs[i].vendor = "awinic";
		aw963xx->sensors_capsensor_chs[i].version = 1;
		aw963xx->sensors_capsensor_chs[i].type = SENSOR_TYPE_MOTO_CAPSENSE;
		aw963xx->sensors_capsensor_chs[i].max_range = "5";
		aw963xx->sensors_capsensor_chs[i].resolution = "5.0";
		aw963xx->sensors_capsensor_chs[i].sensor_power = "0.1";
		aw963xx->sensors_capsensor_chs[i].min_delay = 0;
		aw963xx->sensors_capsensor_chs[i].fifo_reserved_event_count = 0;
		aw963xx->sensors_capsensor_chs[i].fifo_max_event_count = 0;
		aw963xx->sensors_capsensor_chs[i].delay_msec = 100;
		aw963xx->sensors_capsensor_chs[i].enabled = 0;

		AWLOGD(p_sar->dev, "cap sensor_class channel_name:%s", g_aw963xx_ch_name[g_aw963xx_counter]);
		AWLOGD(p_sar->dev, "ch:%d sensors_capsensor_chs:%p", i, &aw963xx->sensors_capsensor_chs[i]);
		ret = sensors_classdev_register(&p_sar->channels_arr[i].input->dev, &aw963xx->sensors_capsensor_chs[i]);
		if (ret < 0)
			AWLOGE(p_sar->dev, "create ch0 cap sensor_class  file failed (%d)\n", ret);
		g_aw963xx_counter++;
		g_aw963xx_counter = g_aw963xx_counter > (sizeof(g_aw963xx_ch_name) / sizeof(g_aw963xx_ch_name[0])) ?
							(sizeof(g_aw963xx_ch_name) / sizeof(g_aw963xx_ch_name[0])) : g_aw963xx_counter;
	}
#endif

	return ret;
}

static void aw_sar_custom_flie_node_free(void *data)
{
	struct aw_sar *p_sar = NULL;
	struct aw963xx *aw963xx = NULL;
#ifdef USE_SENSORS_CLASS
	int i = 0;
#endif

	pr_info("%s enter\n",__func__);

	if (data == NULL) {
		return;
	}

	p_sar = (struct aw_sar *)data;
	aw963xx = (struct aw963xx *)p_sar->priv_data;

#ifdef USE_SENSORS_CLASS
	for (i = 0; i < AW963XX_CHANNEL_NUM_MAX; i++){
		if ((p_sar->channels_arr[i].used == AW_FALSE) ||
			(p_sar->channels_arr[i].input == NULL)) {
			continue;
		}
		g_aw963xx_counter--;
		g_aw963xx_counter = g_aw963xx_counter < 0 ? 0 : g_aw963xx_counter;
		sensors_classdev_unregister(&aw963xx->sensors_capsensor_chs[g_aw963xx_counter]);
	}
#endif

	class_remove_file(&aw963xx->capsense_class, &class_attr_offset);
	class_remove_file(&aw963xx->capsense_class, &class_attr_reg);
	class_remove_file(&aw963xx->capsense_class, &class_attr_mode);
	class_remove_file(&aw963xx->capsense_class, &class_attr_int_state);
	class_remove_file(&aw963xx->capsense_class, &class_attr_cali);
	class_remove_file(&aw963xx->capsense_class, &class_attr_reset);

	class_unregister(&aw963xx->capsense_class);
}

static const struct aw_sar_pm_t g_aw963xx_pm_chip_mode = {
	.suspend_set_mode = AW963XX_SLEEP_MODE,
	.resume_set_mode = AW963XX_ACTIVE_MODE,
	.shutdown_set_mode = AW963XX_SLEEP_MODE,
};

static const struct aw_sar_platform_config g_aw963xx_platform_config = {
	.p_add_parse_dts_fn = &aw963xx_parse_dts,
	.p_regulator_config = &g_regulator_config,
	.p_irq_init = &g_aw963xx_irq_init,
	.p_pm_chip_mode = &g_aw963xx_pm_chip_mode,
};

static const struct aw_sar_chip_config g_aw963xx_chip_config = {
	.ch_num_max = AW963XX_CHANNEL_NUM_MAX,
	.p_platform_config = &g_aw963xx_platform_config,

	.p_check_chipid = &g_aw963xx_check_chipid,
	.p_soft_rst = &g_aw963xx_soft_rst,
	.p_init_over_irq = &g_aw963xx_init_over_irq,
	.p_fw_bin = &g_aw963xx_load_fw_bin,
	.p_reg_bin = &g_aw963xx_load_reg_bin,
	.p_chip_mode = &g_aw963xx_chip_mode,

	//Node usage parameters
	.p_reg_list = &g_aw963xx_reg_list,
	.p_reg_arr = &g_aw963xx_reg_arr_para,
	.p_aot = &g_aw963xx_aot,
	.p_diff = &g_aw963xx_diff,
	.p_offset = &g_aw963xx_offset,
	.p_mode = &g_aw963xx_mode,
	.p_prox_fw = &g_aw963xx_load_fw_bin,
	.p_get_chip_info = &g_aw963xx_get_chip_info,
	.p_aw_sar_awrw = NULL,
	.p_boot_bin = NULL,

	.p_other_operation = aw_sar_custom_flie_node_create,
	.p_other_opera_free = aw_sar_custom_flie_node_free,
};

int32_t aw963xx_init(struct aw_sar *p_sar)
{
	struct aw963xx *aw963xx = NULL;

	pr_info("%s enter\n",__func__);

	if (p_sar == NULL) {
		AWLOGE(p_sar->dev, "para is NULL, error!");
		return -AW_ERR;
	}

	p_sar->priv_data = devm_kzalloc(p_sar->dev, sizeof(struct aw963xx), GFP_KERNEL);
	if (p_sar->priv_data == NULL) {
		AWLOGE(p_sar->dev, "priv_data failed to malloc memory!");
		return -AW_ERR;
	}

	//Chip private function operation
	p_sar->p_sar_para = &g_aw963xx_chip_config;

	aw963xx = (struct aw963xx *)p_sar->priv_data;
	aw963xx->p_aw_sar = (void *)p_sar;
	g_aw963xx = aw963xx;

	return AW_OK;
}

void aw963xx_deinit(struct aw_sar *p_sar)
{
	struct aw963xx *aw963xx = NULL;

	pr_info("%s enter\n",__func__);
	if ((p_sar == NULL) || (p_sar->priv_data == NULL)) {
		return;
	}

	aw963xx = (struct aw963xx *)p_sar->priv_data;

	del_timer_sync(&aw963xx->abnormal_irq_timer);

	if (p_sar->priv_data != NULL) {
		devm_kfree(p_sar->dev, p_sar->priv_data);
	}

	AWLOGI(p_sar->dev, "aw963xx_deinit ok!");
}
