13:27:26 INFO  : Registering command handlers for SDK TCF services
13:27:27 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190812\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
13:27:35 INFO  : XSCT server has started successfully.
13:27:35 INFO  : Successfully done setting XSCT server connection channel  
13:27:38 INFO  : Successfully done setting SDK workspace  
13:27:38 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
10:11:24 INFO  : Registering command handlers for SDK TCF services
10:11:25 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190812\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
10:11:29 INFO  : XSCT server has started successfully.
10:11:29 INFO  : Successfully done setting XSCT server connection channel  
10:11:30 INFO  : Successfully done setting SDK workspace  
10:11:30 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
10:11:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:16:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1565666170194,  Project:1565077502371
11:16:12 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:16:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
11:22:45 INFO  : Registering command handlers for SDK TCF services
11:22:46 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190812\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
11:22:51 INFO  : XSCT server has started successfully.
11:22:52 INFO  : Successfully done setting XSCT server connection channel  
11:22:52 INFO  : Successfully done setting SDK workspace  
11:22:52 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
13:49:32 INFO  : Registering command handlers for SDK TCF services
13:49:33 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190812\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
13:49:38 INFO  : XSCT server has started successfully.
13:49:38 INFO  : Successfully done setting XSCT server connection channel  
13:49:38 INFO  : Successfully done setting SDK workspace  
13:49:38 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
13:49:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
13:49:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1565674883289,  Project:1565666528668
13:49:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
13:49:41 INFO  : Copied contents of K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
13:49:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:49:44 INFO  : Clearing existing target manager status.
13:49:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:49:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:41:41 INFO  : Registering command handlers for SDK TCF services
21:41:42 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190814\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:41:48 INFO  : XSCT server has started successfully.
21:41:48 INFO  : Successfully done setting XSCT server connection channel  
21:41:48 INFO  : Successfully done setting SDK workspace  
21:41:48 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper.hdf.
22:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:01 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:00:01 INFO  : 'jtag frequency' command is executed.
22:00:01 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:00:02 INFO  : Context for 'APU' is selected.
22:00:02 INFO  : System reset is completed.
22:00:05 INFO  : 'after 3000' command is executed.
22:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:00:11 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:00:11 INFO  : Context for 'APU' is selected.
22:00:11 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:11 INFO  : Context for 'APU' is selected.
22:00:12 INFO  : 'ps7_init' command is executed.
22:00:12 INFO  : 'ps7_post_config' command is executed.
22:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:14 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/axi_lite_bare/Debug/axi_lite_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/axi_lite_bare/Debug/axi_lite_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:14 INFO  : Memory regions updated for context APU
22:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:14 INFO  : 'con' command is executed.
22:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:00:14 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_bare.elf_on_local.tcl'
22:08:11 INFO  : Disconnected from the channel tcfchan#1.
22:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:12 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:08:12 INFO  : 'jtag frequency' command is executed.
22:08:12 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:08:12 INFO  : Context for 'APU' is selected.
22:08:12 INFO  : System reset is completed.
22:08:15 INFO  : 'after 3000' command is executed.
22:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:08:21 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:08:22 INFO  : Context for 'APU' is selected.
22:08:23 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:23 INFO  : Context for 'APU' is selected.
22:08:24 INFO  : 'ps7_init' command is executed.
22:08:24 INFO  : 'ps7_post_config' command is executed.
22:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:26 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/axi_lite_bare/Debug/axi_lite_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/axi_lite_bare/Debug/axi_lite_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:26 INFO  : Memory regions updated for context APU
22:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:26 INFO  : 'con' command is executed.
22:08:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:08:26 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_bare.elf_on_local.tcl'
22:09:10 INFO  : Disconnected from the channel tcfchan#2.
22:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:12 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:09:12 INFO  : 'jtag frequency' command is executed.
22:09:12 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:09:12 INFO  : Context for 'APU' is selected.
22:09:12 INFO  : System reset is completed.
22:09:15 INFO  : 'after 3000' command is executed.
22:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:09:21 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:09:21 INFO  : Context for 'APU' is selected.
22:09:21 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:21 INFO  : Context for 'APU' is selected.
22:09:22 INFO  : 'ps7_init' command is executed.
22:09:22 INFO  : 'ps7_post_config' command is executed.
22:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:24 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:24 INFO  : Memory regions updated for context APU
22:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:24 INFO  : 'con' command is executed.
22:09:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:09:24 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:10:09 INFO  : Disconnected from the channel tcfchan#3.
22:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:10:10 INFO  : 'fpga -state' command is executed.
22:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:11 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:10:11 INFO  : 'jtag frequency' command is executed.
22:10:11 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:10:11 INFO  : Context for 'APU' is selected.
22:10:11 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:11 INFO  : Context for 'APU' is selected.
22:10:11 INFO  : 'stop' command is executed.
22:10:12 INFO  : 'ps7_init' command is executed.
22:10:12 INFO  : 'ps7_post_config' command is executed.
22:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:13 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:13 INFO  : Memory regions updated for context APU
22:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:13 INFO  : 'con' command is executed.
22:10:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:10:13 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:11:43 INFO  : Disconnected from the channel tcfchan#4.
22:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:11:44 INFO  : 'fpga -state' command is executed.
22:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:44 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:11:44 INFO  : 'jtag frequency' command is executed.
22:11:44 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:11:44 INFO  : Context for 'APU' is selected.
22:11:44 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:44 INFO  : Context for 'APU' is selected.
22:11:44 INFO  : 'stop' command is executed.
22:11:45 INFO  : 'ps7_init' command is executed.
22:11:45 INFO  : 'ps7_post_config' command is executed.
22:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:47 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:47 INFO  : Memory regions updated for context APU
22:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:47 INFO  : 'con' command is executed.
22:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:11:47 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:23:32 INFO  : Disconnected from the channel tcfchan#5.
22:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:23:33 INFO  : 'fpga -state' command is executed.
22:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:33 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:23:33 INFO  : 'jtag frequency' command is executed.
22:23:33 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:23:33 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:34 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : 'stop' command is executed.
22:23:34 INFO  : 'ps7_init' command is executed.
22:23:34 INFO  : 'ps7_post_config' command is executed.
22:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:36 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:36 INFO  : Memory regions updated for context APU
22:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:36 INFO  : 'con' command is executed.
22:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:23:36 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:27:37 INFO  : Disconnected from the channel tcfchan#6.
22:27:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:27:38 INFO  : 'fpga -state' command is executed.
22:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:39 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:27:39 INFO  : 'jtag frequency' command is executed.
22:27:39 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:27:39 INFO  : Context for 'APU' is selected.
22:27:39 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:39 INFO  : Context for 'APU' is selected.
22:27:39 INFO  : 'stop' command is executed.
22:27:39 INFO  : 'ps7_init' command is executed.
22:27:39 INFO  : 'ps7_post_config' command is executed.
22:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:41 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:41 INFO  : Memory regions updated for context APU
22:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:41 INFO  : 'con' command is executed.
22:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:27:41 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:30:25 INFO  : Disconnected from the channel tcfchan#7.
22:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:30:26 INFO  : 'fpga -state' command is executed.
22:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:27 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:30:27 INFO  : 'jtag frequency' command is executed.
22:30:27 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:30:27 INFO  : Context for 'APU' is selected.
22:30:27 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:27 INFO  : Context for 'APU' is selected.
22:30:27 INFO  : 'stop' command is executed.
22:30:27 INFO  : 'ps7_init' command is executed.
22:30:27 INFO  : 'ps7_post_config' command is executed.
22:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:29 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:29 INFO  : Memory regions updated for context APU
22:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:29 INFO  : 'con' command is executed.
22:30:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:30:29 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:31:40 INFO  : Disconnected from the channel tcfchan#8.
22:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:41 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:31:41 INFO  : 'jtag frequency' command is executed.
22:31:41 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:31:41 INFO  : Context for 'APU' is selected.
22:31:42 INFO  : System reset is completed.
22:31:45 INFO  : 'after 3000' command is executed.
22:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:31:51 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:31:51 INFO  : Context for 'APU' is selected.
22:31:51 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:31:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:51 INFO  : Context for 'APU' is selected.
22:31:52 INFO  : 'ps7_init' command is executed.
22:31:52 INFO  : 'ps7_post_config' command is executed.
22:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:53 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:53 INFO  : Memory regions updated for context APU
22:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:54 INFO  : 'con' command is executed.
22:31:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:31:54 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:33:00 INFO  : Disconnected from the channel tcfchan#9.
22:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:02 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:33:02 INFO  : 'jtag frequency' command is executed.
22:33:02 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:33:02 INFO  : Context for 'APU' is selected.
22:33:02 INFO  : System reset is completed.
22:33:05 INFO  : 'after 3000' command is executed.
22:33:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:33:11 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:33:11 INFO  : Context for 'APU' is selected.
22:33:11 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:11 INFO  : Context for 'APU' is selected.
22:33:12 INFO  : 'ps7_init' command is executed.
22:33:12 INFO  : 'ps7_post_config' command is executed.
22:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:14 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:14 INFO  : Memory regions updated for context APU
22:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:14 INFO  : 'con' command is executed.
22:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:33:14 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:44:53 INFO  : Disconnected from the channel tcfchan#10.
22:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:54 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:44:54 INFO  : 'jtag frequency' command is executed.
22:44:54 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:44:54 INFO  : Context for 'APU' is selected.
22:44:54 INFO  : System reset is completed.
22:44:57 INFO  : 'after 3000' command is executed.
22:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:45:04 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:45:04 INFO  : Context for 'APU' is selected.
22:45:04 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:45:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:04 INFO  : Context for 'APU' is selected.
22:45:05 INFO  : 'ps7_init' command is executed.
22:45:05 INFO  : 'ps7_post_config' command is executed.
22:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:06 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:06 INFO  : Memory regions updated for context APU
22:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:06 INFO  : 'con' command is executed.
22:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:45:06 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:53:01 INFO  : Disconnected from the channel tcfchan#11.
10:28:06 INFO  : Registering command handlers for SDK TCF services
10:28:07 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190814\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
10:28:13 INFO  : XSCT server has started successfully.
10:28:13 INFO  : Successfully done setting XSCT server connection channel  
10:28:13 INFO  : Successfully done setting SDK workspace  
10:28:13 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper.hdf.
10:28:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:00 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
10:29:00 INFO  : 'jtag frequency' command is executed.
10:29:00 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:29:00 INFO  : Context for 'APU' is selected.
10:29:01 INFO  : System reset is completed.
10:29:04 INFO  : 'after 3000' command is executed.
10:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
10:29:10 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
10:29:10 INFO  : Context for 'APU' is selected.
10:29:10 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
10:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:10 INFO  : Context for 'APU' is selected.
10:29:11 INFO  : 'ps7_init' command is executed.
10:29:11 INFO  : 'ps7_post_config' command is executed.
10:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:12 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:12 INFO  : Memory regions updated for context APU
10:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:12 INFO  : 'con' command is executed.
10:29:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

10:29:12 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
10:31:57 INFO  : Disconnected from the channel tcfchan#1.
10:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:58 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
10:31:58 INFO  : 'jtag frequency' command is executed.
10:31:58 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:31:58 INFO  : Context for 'APU' is selected.
10:31:59 INFO  : System reset is completed.
10:32:02 INFO  : 'after 3000' command is executed.
10:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
10:32:08 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
10:32:08 INFO  : Context for 'APU' is selected.
10:32:09 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
10:32:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:09 INFO  : Context for 'APU' is selected.
10:32:10 INFO  : 'ps7_init' command is executed.
10:32:10 INFO  : 'ps7_post_config' command is executed.
10:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:11 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:11 INFO  : Memory regions updated for context APU
10:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:12 INFO  : 'con' command is executed.
10:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

10:32:12 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
10:34:10 INFO  : Disconnected from the channel tcfchan#2.
