# Register maps and reset values for GPIO, SYSCFG, and Port bit configuration

**Source**: Page 72, Chunk 315  
**Category**: Register maps and reset values for GPIO, SYSCFG, and Port bit configuration  
**Chunk Index**: 315

---

Table 93. Port bit configuration table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 532
Table 94. GPIO register map and reset values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 546
Table 95. SYSCFG register map and reset values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 572

---

**AI Reasoning**: The content chunk primarily deals with register maps and reset values for various components like GPIO and SYSCFG. These are technical specifications related to the configuration and initialization of the microcontroller's ports and systems. Grouping them under 'specifications' makes them easily discoverable for users looking for detailed technical data.
