<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 09:29:34 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide","wgTitle":"TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide","wgCurRevisionId":105853,"wgRevisionId":105853,"wgArticleId":10983,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Simulation","SMS"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide","wgRelevantArticleId":10983,"wgRequestId":"6e386fcb0148387aeca0053c","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-TCI6616_C6670_TCI6608_C6678_TCI6618_Device_simulator_User_Guide rootpage-TCI6616 skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p>&#160; 
</p>
<hr />
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Purpose"><span class="tocnumber">1</span> <span class="toctext">Purpose</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Simulator_Configurations"><span class="tocnumber">2</span> <span class="toctext">Simulator Configurations</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Simulator_installation"><span class="tocnumber">3</span> <span class="toctext">Simulator installation</span></a>
<ul>
<li class="toclevel-2 tocsection-4"><a href="#Prerequisite"><span class="tocnumber">3.1</span> <span class="toctext">Prerequisite</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Preferred_machine_configuration"><span class="tocnumber">3.2</span> <span class="toctext">Preferred machine configuration</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Release_Package_and_installation"><span class="tocnumber">3.3</span> <span class="toctext">Release Package and installation</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-7"><a href="#Simulator_Selection_.26_Configuration"><span class="tocnumber">4</span> <span class="toctext">Simulator Selection &amp; Configuration</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Functional_simulator_Selection_.26_Configuration"><span class="tocnumber">4.1</span> <span class="toctext">Functional simulator Selection &amp; Configuration</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Cycle_Approximate_simulator_Selection_.26_Configuration"><span class="tocnumber">4.2</span> <span class="toctext">Cycle Approximate simulator Selection &amp; Configuration</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-10"><a href="#Simulation_Features"><span class="tocnumber">5</span> <span class="toctext">Simulation Features</span></a></li>
<li class="toclevel-1 tocsection-11"><a href="#Device_simulator_--_IP_model_details"><span class="tocnumber">6</span> <span class="toctext">Device simulator -- IP model details</span></a></li>
<li class="toclevel-1 tocsection-12"><a href="#Cycle_Accuracy_of_Simulator"><span class="tocnumber">7</span> <span class="toctext">Cycle Accuracy of Simulator</span></a>
<ul>
<li class="toclevel-2 tocsection-13"><a href="#Cycle_Approximate_Simulator_bus-topology_details."><span class="tocnumber">7.1</span> <span class="toctext">Cycle Approximate Simulator bus-topology details.</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Cycle_Accuracy_Validation_Process"><span class="tocnumber">7.2</span> <span class="toctext">Cycle Accuracy Validation Process</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Cycle_Accuracy_Results"><span class="tocnumber">7.3</span> <span class="toctext">Cycle Accuracy Results</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-16"><a href="#Virtualized_IO"><span class="tocnumber">8</span> <span class="toctext">Virtualized IO</span></a>
<ul>
<li class="toclevel-2 tocsection-17"><a href="#SRIO_Message_Passing_Support"><span class="tocnumber">8.1</span> <span class="toctext">SRIO Message Passing Support</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#Simulator_Ethernet_Connectivity"><span class="tocnumber">8.2</span> <span class="toctext">Simulator Ethernet Connectivity</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-19"><a href="#IP_Model_Details"><span class="tocnumber">9</span> <span class="toctext">IP&#160;Model Details</span></a>
<ul>
<li class="toclevel-2 tocsection-20"><a href="#C66x_ISA"><span class="tocnumber">9.1</span> <span class="toctext">C66x ISA</span></a></li>
<li class="toclevel-2 tocsection-21"><a href="#C66x_CorePac"><span class="tocnumber">9.2</span> <span class="toctext">C66x CorePac</span></a></li>
<li class="toclevel-2 tocsection-22"><a href="#RSA"><span class="tocnumber">9.3</span> <span class="toctext">RSA</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#Multi-core_Shared_Memory_controller_.28MSMC.29"><span class="tocnumber">9.4</span> <span class="toctext">Multi-core Shared Memory controller (MSMC)</span></a></li>
<li class="toclevel-2 tocsection-24"><a href="#EMIFv4_-_DDR3"><span class="tocnumber">9.5</span> <span class="toctext">EMIFv4 - DDR3</span></a>
<ul>
<li class="toclevel-3 tocsection-25"><a href="#What_is_supported.3F"><span class="tocnumber">9.5.1</span> <span class="toctext">What is supported?</span></a></li>
<li class="toclevel-3 tocsection-26"><a href="#What_is_not_supported.3F"><span class="tocnumber">9.5.2</span> <span class="toctext">What is not supported?</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-27"><a href="#Semaphore"><span class="tocnumber">9.6</span> <span class="toctext">Semaphore</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#PSC"><span class="tocnumber">9.7</span> <span class="toctext">PSC</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="#Device_Status_Control_Register"><span class="tocnumber">9.8</span> <span class="toctext">Device Status Control Register</span></a>
<ul>
<li class="toclevel-3 tocsection-30"><a href="#Inter_Processor_Communication"><span class="tocnumber">9.8.1</span> <span class="toctext">Inter Processor Communication</span></a></li>
<li class="toclevel-3 tocsection-31"><a href="#Others"><span class="tocnumber">9.8.2</span> <span class="toctext">Others</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-32"><a href="#EDMAv3"><span class="tocnumber">9.9</span> <span class="toctext">EDMAv3</span></a></li>
<li class="toclevel-2 tocsection-33"><a href="#RAC2"><span class="tocnumber">9.10</span> <span class="toctext">RAC2</span></a></li>
<li class="toclevel-2 tocsection-34"><a href="#TAC"><span class="tocnumber">9.11</span> <span class="toctext">TAC&#160;</span></a></li>
<li class="toclevel-2 tocsection-35"><a href="#VCP2"><span class="tocnumber">9.12</span> <span class="toctext">VCP2</span></a></li>
<li class="toclevel-2 tocsection-36"><a href="#TCP3D"><span class="tocnumber">9.13</span> <span class="toctext">TCP3D</span></a></li>
<li class="toclevel-2 tocsection-37"><a href="#TCP3E"><span class="tocnumber">9.14</span> <span class="toctext">TCP3E</span></a></li>
<li class="toclevel-2 tocsection-38"><a href="#FFTC"><span class="tocnumber">9.15</span> <span class="toctext">FFTC</span></a></li>
<li class="toclevel-2 tocsection-39"><a href="#Multicore_Navigator"><span class="tocnumber">9.16</span> <span class="toctext">Multicore Navigator</span></a></li>
<li class="toclevel-2 tocsection-40"><a href="#PCIe"><span class="tocnumber">9.17</span> <span class="toctext">PCIe</span></a></li>
<li class="toclevel-2 tocsection-41"><a href="#UART"><span class="tocnumber">9.18</span> <span class="toctext">UART</span></a></li>
<li class="toclevel-2 tocsection-42"><a href="#SRIO"><span class="tocnumber">9.19</span> <span class="toctext">SRIO</span></a></li>
<li class="toclevel-2 tocsection-43"><a href="#Network_Co-processor"><span class="tocnumber">9.20</span> <span class="toctext">Network Co-processor</span></a>
<ul>
<li class="toclevel-3 tocsection-44"><a href="#_Packet_Accelerator_Sub-system"><span class="tocnumber">9.20.1</span> <span class="toctext">&#160; Packet Accelerator Sub-system</span></a></li>
<li class="toclevel-3 tocsection-45"><a href="#Switch-Subsystem"><span class="tocnumber">9.20.2</span> <span class="toctext">Switch-Subsystem</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-46"><a href="#BCP"><span class="tocnumber">9.21</span> <span class="toctext">BCP</span></a></li>
<li class="toclevel-2 tocsection-47"><a href="#GPIO"><span class="tocnumber">9.22</span> <span class="toctext">GPIO</span></a></li>
<li class="toclevel-2 tocsection-48"><a href="#Timer_64"><span class="tocnumber">9.23</span> <span class="toctext">Timer 64</span></a></li>
<li class="toclevel-2 tocsection-49"><a href="#Interrupt_Controller"><span class="tocnumber">9.24</span> <span class="toctext">Interrupt Controller</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-50"><a href="#Limitations"><span class="tocnumber">10</span> <span class="toctext">Limitations</span></a>
<ul>
<li class="toclevel-2 tocsection-51"><a href="#Functional_Simulator_Limitations"><span class="tocnumber">10.1</span> <span class="toctext">Functional Simulator Limitations</span></a></li>
<li class="toclevel-2 tocsection-52"><a href="#Cycle_Approximate_Simulator_Limitations"><span class="tocnumber">10.2</span> <span class="toctext">Cycle Approximate Simulator Limitations</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-53"><a href="#Related_Documents"><span class="tocnumber">11</span> <span class="toctext">Related Documents</span></a></li>
<li class="toclevel-1 tocsection-54"><a href="#Reporting_Issues"><span class="tocnumber">12</span> <span class="toctext">Reporting Issues</span></a></li>
<li class="toclevel-1 tocsection-55"><a href="#Update_Releases"><span class="tocnumber">13</span> <span class="toctext">Update Releases</span></a></li>
</ul>
</div>

<h3><span class="mw-headline" id="Purpose">Purpose</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=1" title="Edit section: Purpose">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<blockquote>
<p>The purpose of this document is to walk the user through the various aspects of TCI6616/C6670/TCI6608/C6678/TCI6618/C6657 device simulators, available with Code Composer Studio. This includes: 
</p>
<ul><li>Overview</li>
<li>Simulator Configurations</li>
<li>Installing the Simulator</li>
<li>Details of the models that constitute the simulator</li></ul>
</blockquote> 
<hr />
<hr />
<h3><span class="mw-headline" id="Simulator_Configurations">Simulator Configurations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=2" title="Edit section: Simulator Configurations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<blockquote>
<p>Based on the modeling-abstraction level (details modeled in the simulation), the TCI6616/C6670/TCI6608/C6678/TCI6618/C6657 Device simulators are classified as <br /> 
</p>
<ul><li>Functional simulator configuration</li>
<li>Cycle Approximate (CX) simulator configuration</li></ul>
<table width="955" border="2" align="center">
<caption>
Device simulator categorized based on different abstraction level

</caption>
<tbody><tr style="background: none repeat scroll 0% 0% rgb(221, 255, 221);">
<th scope="col"><span style="background-color: rgb(128, 128, 128);">Configuration</span>
</th>
<th scope="col"><span style="background-color: rgb(153, 153, 153);">Scope</span>
</th>
<th scope="col">
<p><span style="background-color: rgb(153, 153, 153);">Key Benefits
</span>
<span style="background-color: rgb(153, 153, 153);">
</span></p><p><br />
</p><p class="mw-empty-elt"> 
</p><p><br />
</p>
</th></tr>
<tr>
<td>Functional Simulator
</td>
<td>
<ul><li>Functional and Bit-accurate<br /></li>
<li>Model the functionality of CPU, cache, DMA, co-proc and peripherals</li>
<li>Model the device memory map.<br /></li></ul>
</td>
<td>
<ul><li>The application binary run on simulator can be run on Hardware and vice-versa<br /></li>
<li>Faster Platform (than RTL and pre-si hardware emulators)</li>
<li>Whole application system creation; OS, device driver support<br /></li></ul>
</td></tr>
<tr>
<td>Cycle Approximate (CX) simulator
</td>
<td>
<ul><li>Cycle Accurate and Bit Accurate</li></ul>
</td>
<td>
<ul><li>Application performance measurement and tuning</li></ul>
</td></tr></tbody></table>
<p><br /> 
</p><p>The following is the list of device simulator configuration supported<br /> 
</p><p><b>TCI6616</b><br /> 
</p>
<ol><li>TCI6616 Functional Device simulator configuration, Little Endian</li>
<li>TCI6616 Functional Device simulator configuration, Big Endian</li>
<li>TCI6616 Cycle Approximate Device simulator configuration, Little Endian</li>
<li>TCI6616 Cycle Approximate Device simulator configuration, Big Endian</li></ol>
<p><b>C6670 </b><br /> 
</p>
<ol><li>C6670 Functional Device simulator configuration, Little Endian</li>
<li>C6670 Functional Device simulator configuration, Big Endian</li>
<li>C6670 Cycle Approximate Device simulator configuration, Little Endian</li>
<li>C6670 Cycle Approximate Device simulator configuration, Big Endian</li></ol>
<p><b>TCI6608</b><br /> 
</p>
<ol><li>TCI6608 Functional Device simulator configuration, Little Endian</li>
<li>TCI6608 Functional Device simulator configuration, Big Endian</li>
<li>TCI6608 Cycle Approximate Device simulator configuration, Little Endian</li>
<li>TCI6608 Cycle Approximate Device simulator configuration, Big Endian</li></ol>
<p><b>C6678</b> 
</p>
<ol><li>C6678 Functional Device simulator configuration, Little Endian</li>
<li>C6678 Functional Device simulator configuration, Big Endian</li>
<li>C6678 Cycle Approximate Device simulator configuration, Little Endian</li>
<li>C6678 Cycle Approximate Device simulator configuration, Big Endian</li></ol>
<p><b>TCI6618</b> 
</p>
<ol><li>TCI6618 Functional Device simulator configuration, Little Endian</li>
<li>TCI6618 Functional Device simulator configuration, Big Endian</li>
<li>TCI6618 Cycle Approximate Device simulator configuration, Little Endian</li>
<li>TCI6618 Cycle Approximate Device simulator configuration, Big Endian</li></ol>
<p><b>C6657</b>
</p>
<ol><li>C6657 Functional Device simulator configuration, Little Endian</li>
<li>C6657 Functional Device simulator configuration, Big Endian</li></ol>
</blockquote> 
<hr />
<hr />
<p><br />
</p>
<h3><span class="mw-headline" id="Simulator_installation">Simulator installation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=3" title="Edit section: Simulator installation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Prerequisite">Prerequisite</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=4" title="Edit section: Prerequisite">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Win XP</li>
<li>Code Composer™ Studio</li></ul>
<dl><dd><ol><li>Code Composer™ Studio v5, or a later version preferred.<br /></li></ol></dd></dl>
<ul><li>Windows Packet Capture (WinPcap) v 4.0.2 or above -- <a rel="nofollow" class="external free" href="http://www.winpcap.org/install/default.htm">http://www.winpcap.org/install/default.htm</a></li></ul>
<dl><dd><ul><li>Note: Needed only in case of using Virtualized IO feature to stream Layer 2 Ethernet packet to/from your m/c ethernet socket</li></ul></dd></dl>
<h4><span class="mw-headline" id="Preferred_machine_configuration">Preferred machine configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=5" title="Edit section: Preferred machine configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>2.4 GHz processor or above</li>
<li>2GB Memory or above</li></ul>
<h4><span class="mw-headline" id="Release_Package_and_installation">Release Package and installation<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=6" title="Edit section: Release Package and installation">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>The simulator release is available as self-extracting installer.</li></ul>
<blockquote><p>Note: While installing this simulator release on <br /> 
</p><ul><li>CCS v5 installation, select the Code Composer Studio™ installation path(&lt;<i>CCSv5.x_install_path</i>&gt;\ccsv5\ccs_base_5.x.x.xxxxx\) when the installer prompts for simulation installation path. <br /></li></ul>
</blockquote>
<h3><span id="Simulator_Selection_&amp;_Configuration"></span><span class="mw-headline" id="Simulator_Selection_.26_Configuration">Simulator Selection &amp; Configuration<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=7" title="Edit section: Simulator Selection &amp; Configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<blockquote>
<h4><span id="Functional_simulator_Selection_&amp;_Configuration"></span><span class="mw-headline" id="Functional_simulator_Selection_.26_Configuration">Functional simulator Selection &amp; Configuration<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=8" title="Edit section: Functional simulator Selection &amp; Configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Bring up CCS &amp; click on Target-&gt;New Target Configuration</li>
<li>Specify the target configuration file name &amp; use shared location or store it in the project folder. <br /></li></ul>
<div class="center"><div class="floatnone"><a href="../../../../File_Snap1.html" class="image"><img alt="Snap1.JPG" src="https://processors.wiki.ti.com/images/7/70/Snap1.JPG" width="372" height="300" class="thumbborder" /></a></div></div><p><br />
</p><ul><li>Target selection will appear. Select connection type as <i>Texas Instruments Simulator </i>&amp; type the device you are interested in the device filter window (e.g. TCI6606) <br /></li>
<li>Select appropriate simulator configuration from the filtered list and press the Save buttont to save the configuration.</li></ul>
<div class="center"><div class="floatnone"><a href="../../../../File_Snap2.html" class="image"><img alt="Snap2.JPG" src="https://processors.wiki.ti.com/images/2/27/Snap2.JPG" width="480" height="313" class="thumbborder" /></a></div></div>
</blockquote>
<blockquote>
<h4><span id="Cycle_Approximate_simulator_Selection_&amp;_Configuration"></span><span class="mw-headline" id="Cycle_Approximate_simulator_Selection_.26_Configuration">Cycle Approximate simulator Selection &amp; Configuration<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=9" title="Edit section: Cycle Approximate simulator Selection &amp; Configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>The steps for configuring the Cycle Approximate simulator is same as the Functional simulator configuration, except before saving the configuration you are expected to select the appropriate DDR&#160;memory configuration</li>
<li>Click on the <u>'Target configuration</u>' to setup the DDR configuarion</li></ul>
<div class="center"><div class="floatnone"><a href="../../../../File_Snap2_2.html" class="image"><img alt="Snap2 2.JPG" src="https://processors.wiki.ti.com/images/8/84/Snap2_2.JPG" width="480" height="241" class="thumbborder" /></a></div></div> 
<ul><li>Click on any one of the DSP&#160;name under the <u>All Connection</u> window.(step 1, as highlighted in the diagram below)<br /></li>
<li>This will display a list of configuration which also includes the <u>DDR&#160;configuration</u>. Select the desired DDR&#160;configuration&#160;(step 2, as highlighted in the diagram below) and click on <u>Save</u>&#160;button (step 3 as highlighted in the diagram below) to save this configuration</li></ul>
<div class="center"><div class="floatnone"><a href="../../../../File_Snap3.html" class="image"><img alt="Snap3.JPG" src="https://processors.wiki.ti.com/images/b/b9/Snap3.JPG" width="480" height="246" class="thumbborder" /></a></div></div><p><br /><br />
</p></blockquote>
<hr />
<hr />
<h3><span class="mw-headline" id="Simulation_Features">Simulation Features<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=10" title="Edit section: Simulation Features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<blockquote>
<p><br />
</p>
<ul><li>Supported on CCS [ Refer page <a rel="nofollow" class="external free" href="../../../../CCSv5_Getting_Started_Guide.html">http://processors.wiki.ti.com/index.php/CCSv5_Getting_Started_Guide</a> on "CCSv5 Getting Started Guide"]</li></ul>
<ul><li>Basic multi-core CCS debug and execution capabilities [ Refer page <a rel="nofollow" class="external free" href="../../../../Multi-Core_Semantics_on_Simulator.html">http://processors.wiki.ti.com/index.php/Multi-core_simulator_configuration_semantics</a> on "Multi-Core Semantics on Simulator"]</li></ul>
<dl><dd><ul><li>CIO, Breakpoints, register, memory windows</li>
<li>Synchronous and Asynchronous execution of cores</li>
<li>Global and local breakpoints</li></ul></dd></dl>
<ul><li>Advanced debug capabilities</li></ul>
<dl><dd><ul><li>Code Coverage,, Cache Tag RAM view, Multi-level memory hierarchy visibility,</li></ul></dd></dl>
<ul><li>Analysis capabilities</li></ul>
<dl><dd><ul><li>Function profiling with interrupt awareness</li>
<li>Code coverage, Cache &amp; device events</li></ul></dd></dl>
<ul><li>EMAC and SRIO IO virtualization</li></ul>
<ul><li>UART connectivity to TCP/IP terminal</li></ul>
</blockquote>
<hr />
<hr />
<h3><span class="mw-headline" id="Device_simulator_--_IP_model_details">Device simulator -- IP model details</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=11" title="Edit section: Device simulator -- IP model details">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><br /> 
</p>
<table width="600" cellspacing="1" cellpadding="1" border="2" align="center">

<tbody><tr>
<th width="1500" scope="col">IP&#160;Block<br />
</th>
<th width="400" scope="col">TCI6616<br />
</th>
<th width="400" scope="col">C6670<br />
</th>
<th width="400" scope="col">TCI6608<br />
</th>
<th width="400" scope="col">C6678<br />
</th>
<th width="400" scope="col">TCI6618
</th>
<th width="400" scope="col">C6657
</th></tr>
<tr>
<td><b>CPU</b>
</td>
<td>4 C66x
</td>
<td>4 C66x
</td>
<td>8 C66x
</td>
<td>8 C66x
</td>
<td>4 C66x
</td>
<td>2 C66x
</td></tr>
<tr>
<td><b>CorePac</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>RSA</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>NA
</td>
<td>NA
</td>
<td>Yes
</td>
<td>NA
</td></tr>
<tr>
<td><b>MSMC</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>DDR3 EMIF</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>Debug &amp; Trace</b>
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td></tr>
<tr>
<td><b>Boot ROM</b>
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td></tr>
<tr>
<td><b>Semaphore</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>Power Management</b>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>&#160;&#160;&#160;&#160; PSC Registers
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>Yes
</td></tr>
<tr>
<td><b>Device State control Register</b>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>&#160;&#160;&#160;&#160; Inter process communication registers
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td>&#160;&#160;&#160;&#160; Others
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td></tr>
<tr>
<td><b>PLL</b>
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td></tr>
<tr>
<td><b>EDMA</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>RAC</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>NA
</td>
<td>NA
</td>
<td>Yes
</td>
<td>NA
</td></tr>
<tr>
<td><b>TAC</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>NA
</td>
<td>NA
</td>
<td>Yes
</td>
<td>NA
</td></tr>
<tr>
<td><b>VCP2</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>NA
</td>
<td>NA
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>TCP3d</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>NA
</td>
<td>NA
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>TCP3e</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>NA
</td>
<td>NA
</td>
<td>Yes
</td>
<td>NA
</td></tr>
<tr>
<td><b>FFTC</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>NA
</td>
<td>NA
</td>
<td>Yes
</td>
<td>NA
</td></tr>
<tr>
<td><b>Multi-core Navigator</b>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>&#160;&#160;&#160;&#160; Queue Manager
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td>&#160;&#160;&#160;&#160; Packet DMA
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>I2C</b>
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td></tr>
<tr>
<td><b>PCIe</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>UART</b>
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>Yes
</td></tr>
<tr>
<td><b>SPI</b>
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td></tr>
<tr>
<td><b>AIF2</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>No
</td></tr>
<tr>
<td><b>SRIO</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>Network Co-processor</b>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>&#160;&#160;&#160; Ethernet Switch
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td>&#160;&#160;&#160; Packet Accelerator
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td>&#160;&#160;&#160; Security Accelerator
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>Hyperlink</b>
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td>
<td>No
</td></tr>
<tr>
<td><b>BCP</b>
</td>
<td>NA
</td>
<td>NA
</td>
<td>NA
</td>
<td>NA
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>GPIO</b>
</td>
<td>NA
</td>
<td>NA
</td>
<td>NA
</td>
<td>NA
</td>
<td>NA
</td>
<td>Yes
</td></tr>
<tr>
<td><b>TIMER64</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr>
<tr>
<td><b>INTC</b>
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td>
<td>Yes
</td></tr></tbody></table>
<p><br /> 
</p><p>The following pictures summarizes the sections that are modeled/not-modeled in TCI6616, TCI6608, TCI6618 and C6657 simulator configurations. 
</p>
<b><div class="center"><div class="floatnone"><a href="../../../../File_TCI6616_simulator_scope.html" class="image" title="TCI6616 simulator scope.jpg"><img alt="TCI6616 simulator scope.jpg" src="https://processors.wiki.ti.com/images/0/0c/TCI6616_simulator_scope.jpg" width="733" height="550" class="thumbborder" /></a></div></div></b>
<p><br />
</p>
<b><div class="center"><div class="floatnone"><a href="../../../../File_C6678_simulator_scope.html" class="image" title="C6678 simulator scope.jpg"><img alt="C6678 simulator scope.jpg" src="https://processors.wiki.ti.com/images/f/fc/C6678_simulator_scope.jpg" width="733" height="550" class="thumbborder" /></a></div></div></b> 
<p><br /> 
</p>
<b><div class="center"><div class="floatnone"><a href="../../../../File_Tci6618_sim.html" class="image" title="Tci6618_sim.jpg"><img alt="Tci6618_sim.jpg" src="https://processors.wiki.ti.com/images/f/f3/Tci6618_sim.jpg" width="733" height="550" class="thumbborder" /></a></div></div></b>
<p><br />
</p>
<b><div class="center"><div class="floatnone"><a href="../../../../File_C6657_Simulator.html" class="image" title="C6657_Simulator.jpg"><img alt="C6657_Simulator.jpg" src="https://processors.wiki.ti.com/images/0/03/C6657_Simulator.jpg" width="687" height="550" class="thumbborder" /></a></div></div></b>
<p><br />
</p>
<h3><span class="mw-headline" id="Cycle_Accuracy_of_Simulator">Cycle Accuracy of Simulator <br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=12" title="Edit section: Cycle Accuracy of Simulator">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<blockquote><p>The following table summarizes the different category of models, classified based on the degree/details of accuracy models, and the IP models in the Device Cycle Approximate simulator configuration that are modeled for it. <br /> 
</p><table width="623" cellspacing="1" cellpadding="1" border="2" align="center">

<tbody><tr>
<th width="800" scope="col">IP Model Category<br /><br />
</th>
<th width="400" scope="col">Accuracy w.r.t RTL<br />
</th>
<th width="600" scope="col">IP&#160;Models in TCI6616/C6670/TCI6608/C6678/TCI6618 Devices<br />
</th></tr>
<tr>
<td>Cat3: Programmers-view (PV) model
<ul><li>No Accuracy.</li></ul>
<p><br /> 
</p>
</td>
<td>NA<br />
</td>
<td>
<ul><li>SRIO, GPIO, <br /></li>
<li>INTC, <br /></li>
<li>VCP2, TAC, RAC,</li>
<li>Queue Manager<br /></li>
<li>RSA<br /></li>
<li>Boot ROM<br /></li>
<li>Network Co-processor<br /></li>
<li>IPC, Semaphore,<br /></li></ul>
</td></tr>
<tr>
<td>Cat2: PV with Timing (PVT) models
<ul><li>Computation-time-accurate models</li></ul>
<p><br /> 
</p>
</td>
<td>&gt;75%<br />
</td>
<td>
<ul><li>PKTDMA,<br /></li>
<li>TCP3D, TCP3E, <br /></li>
<li>FFTC<br /></li></ul>
</td></tr>
<tr>
<td>Cat1: Highly cycle-accurate models
<ul><li>Arbitration, Priority and pipelines are modeled to match the micro-arch details</li></ul>
<p><br /> 
</p>
</td>
<td>&gt;90%<br />
</td>
<td>
<ul><li>C66x ISA,<br /></li>
<li>CorePac Memory System (L1+L2),<br /></li>
<li>MSMC, DDR-EMIF,<br /></li>
<li>EDMAv3, Timer<br /></li>
<li>AIF2 Timer module<br /></li></ul>
</td></tr>
<tr>
<td>Cat0: RTL-to-C converted models<br />
</td>
<td>100%<br />
</td>
<td>None<br />
</td></tr></tbody></table>
<p><br /> 
</p><p><br />
</p>
<h4><span class="mw-headline" id="Cycle_Approximate_Simulator_bus-topology_details.">Cycle Approximate Simulator bus-topology details.</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=13" title="Edit section: Cycle Approximate Simulator bus-topology details.">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Since the IP models in the Device Cycle accurate simulator are modeled at different abstraction level (as summarized in the table above), the simulator bus-topology uses a mix of interconnect as depicted in the following diagram<br /> 
</p>
<div class="center"><div class="floatnone"><a href="../../../../File_Keystone_topology.html" class="image" title="Keystone topology.jpg"><img alt="Keystone topology.jpg" src="https://processors.wiki.ti.com/images/c/cd/Keystone_topology.jpg" width="480" height="331" class="thumbborder" /></a></div></div><p>&#160; 
</p><p><br /> 
</p>
<h4><span class="mw-headline" id="Cycle_Accuracy_Validation_Process">Cycle Accuracy Validation Process<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=14" title="Edit section: Cycle Accuracy Validation Process">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The cycle accuracy is measured and calibrated against the RTL/Silicon w.r.t a set of identified benchmarks/test-cases<br /> 
</p>
<div class="center"><div class="floatnone"><a href="../../../../File_Accuracy_Validation_process.html" class="image" title="Accuracy Validation process.JPG"><img alt="Accuracy Validation process.JPG" src="https://processors.wiki.ti.com/images/6/63/Accuracy_Validation_process.JPG" width="480" height="251" class="thumbborder" /></a></div></div> <p><br /> 
</p><h4><span class="mw-headline" id="Cycle_Accuracy_Results">Cycle Accuracy Results<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=15" title="Edit section: Cycle Accuracy Results">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The following table summarizes the cycle accuracy acheived on the Cycle Approximate simulator configuration. <br /> 
</p>
<table width="800" cellspacing="1" cellpadding="1" border="2" align="center" style="width: 701px; height: 56px;">

<tbody><tr>
<td width="400">Scenarios/Paths<br /><br />
</td>
<td width="100">Achieved Cycle Accuracy<br />
</td></tr>
<tr>
<td width="400">CPU w/ 100% L1D and L1P Cache/SRAM<br />
</td>
<td width="100">100%<br />
</td></tr>
<tr>
<td width="400">CPU w/ accesses within L2 Cache controller<br />
</td>
<td width="100">95%<br />
</td></tr>
<tr>
<td width="400">CPU w/ accesses to MSMC<br />
</td>
<td width="100">90%<br />
</td></tr>
<tr>
<td width="400">CPU w/ accesses to DDR<br />
</td>
<td width="100">80%<br />
</td></tr>
<tr>
<td width="400">EDMA transfers involving internal, shared and external memories<br />
</td>
<td width="100">80%<br />
</td></tr></tbody></table>
</blockquote> 
<p><br /> 
</p>
<hr />
<hr />
<h3><span class="mw-headline" id="Virtualized_IO">Virtualized IO</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=16" title="Edit section: Virtualized IO">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<blockquote><p>The TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator supports Virtualized IO capabilitied for the following IP&#160;models.<br /> 
</p><ol><li>SRIO<br /></li>
<li>Ethernet Switch <br /></li></ol>
<h4><span class="mw-headline" id="SRIO_Message_Passing_Support">SRIO Message Passing Support<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=17" title="Edit section: SRIO Message Passing Support">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>SRIO Type 11 messages encapsulated in TCP headers can be passed into and out of the simulator</li></ul>
<dl><dd><ul><li>SRIO physical layer is not modeled</li></ul></dd></dl>
<ul><li>Dedicated port routes TCP packets to a socket in the simulator that strips the TCP header and forwards the SRIO message to the SRIO port 0</li>
<li>User’s application on PC produces and consumes SRIO messages tunneled over TCP</li>
<li>TCI6616/C6670/TCI6608/C6678/TCI6618 Device Simulator SRIO Model User Guide contains configuration details and packet structure</li></ul>
<div class="center"><div class="floatnone"><a href="../../../../File_Srio_io.html" class="image" title="Srio io.JPG"><img alt="Srio io.JPG" src="https://processors.wiki.ti.com/images/2/2d/Srio_io.JPG" width="480" height="340" class="thumbborder" /></a></div></div> 
<p><br />
</p>
<h4><span class="mw-headline" id="Simulator_Ethernet_Connectivity">Simulator Ethernet Connectivity<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=18" title="Edit section: Simulator Ethernet Connectivity">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>The EMAC Model in the Device simulator supports Layer 2 (Data Link Layer) messaging over the network.</li></ul>
<dl><dd><ul><li>Ethernet packet transmission and reception</li></ul></dd></dl>
<ul><li>It uses the WinPCAP library to interact with the network. The EMAC will capture Ethernet packets based on the MAC address configured in the simulator configuration file.</li>
<li>Broadcast packets are also forwarded to the simulator.</li>
<li>Details contained in Device Simulator EMAC Model User Guide.</li></ul>
<div class="center"><div class="floatnone"><a href="../../../../File_Ethernet_packet_processing.html" class="image" title="Ethernet packet processing.jpg"><img alt="Ethernet packet processing.jpg" src="https://processors.wiki.ti.com/images/6/60/Ethernet_packet_processing.jpg" width="480" height="317" class="thumbborder" /></a></div></div><p><br /> 
</p></blockquote> 
<hr />
<hr />
<p><br />
</p>
<h3><span class="mw-headline" id="IP_Model_Details">IP&#160;Model Details <br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=19" title="Edit section: IP Model Details">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<blockquote>
<h4><span class="mw-headline" id="C66x_ISA">C66x ISA</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=20" title="Edit section: C66x ISA">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is Supported?
</th>
<th scope="col">What is not Supported?
</th></tr>
<tr>
<td>
<ul><li>C66x ISA</li>
<li>Interrupts and Exceptions</li></ul>
</td>
<td>
</td></tr></tbody></table>
<p>Note: It is recommeded to use Cycle approximate simulator configuration for benchmarking purposes because the functional simulator does not support CPU cross-path stalls.
</p><p>&#160;
</p>
<h4><span class="mw-headline" id="C66x_CorePac">C66x CorePac</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=21" title="Edit section: C66x CorePac">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is Supported?
</th>
<th scope="col">What is not Supported?
</th></tr>
<tr>
<td>
<ul><li>L1/L2 Cache controller</li>
<li>Interrupt Selector, IDMA</li>
<li>Extended Memory Controller</li>
<li>Cache and memory simulator statistics</li>
<li>Clock Speed: C66x CorePac runs at <br />1 GHz Clock</li></ul>
</td>
<td>
<ul><li>The following bits in the MAR registers, and its associated <br />functionality is not supported</li></ul>
<dl><dd><ul><li>WTE bit – selects <br />between write-back (0) <br />and write-through (1) <br />caches in <br />DMC/PMC/UMC</li>
<li>PCX bit – disables (0) <br />and enables (1) caching <br />in MSMC RAM (not <br />committed)</li>
<li>PFX bit – disables (0) and <br />enables (1) prefetching in <br />XMC.</li></ul></dd></dl>
<ul><li>XMC</li></ul>
<dl><dd><ul><li>XMC registers</li>
<li>Address translation <br />functionality at XMC is <br />not supported</li>
<li>Memory protection <br />functionality</li></ul></dd></dl>
</td></tr></tbody></table>
<p><br />
</p><p>&#160; 
</p>
<h4><span class="mw-headline" id="RSA">RSA</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=22" title="Edit section: RSA">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>RSA functionality</li></ul>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span id="Multi-core_Shared_Memory_controller_(MSMC)"></span><span class="mw-headline" id="Multi-core_Shared_Memory_controller_.28MSMC.29">Multi-core Shared Memory controller (MSMC)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=23" title="Edit section: Multi-core Shared Memory controller (MSMC)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is Supported?
</th>
<th scope="col">What is not Supported?
</th></tr>
<tr>
<td>
<ul><li>MSMC&#160;RAM</li></ul>
</td>
<td>
<ul><li>MSMC registers</li>
<li>Address translation functionality <br />at MSMC*</li>
<li>36-bit addressing mode*</li>
<li>CFGLCKSTAT and <br />CFGLCK register <br />functionality</li></ul>
</td></tr></tbody></table>
<p>&#160;*Supported on functional simulator configurations only
</p><p>&#160;
</p>
<h4><span class="mw-headline" id="EMIFv4_-_DDR3">EMIFv4 - DDR3</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=24" title="Edit section: EMIFv4 - DDR3">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<blockquote>
<h5><span id="What_is_supported?"></span><span class="mw-headline" id="What_is_supported.3F">What is supported?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=25" title="Edit section: What is supported?">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<ul><li>The following DDR memories are supported(selectable before the simulation starts)</li></ul>
<dl><dd><dl><dd><ul><li>DDR3 - 1333</li>
<li>DDR3 - 1600&#160;</li></ul></dd></dl></dd></dl>
<p>The timing parameters used for these memories are listed in the table below. 
</p>
<table width="200" cellspacing="1" cellpadding="1" border="1" align="center">

<tbody><tr>
<th scope="col">Description
</th>
<th scope="col">DDR-1600
</th>
<th scope="col">DDR-1333
</th></tr>
<tr>
<td>SDRAM burst length(in bytes)<br />
</td>
<td>8
</td>
<td>8
</td></tr>
<tr>
<td>Number of internal banks
</td>
<td>8
</td>
<td>8
</td></tr>
<tr>
<td>Depth of command FIFO <br />
</td>
<td>16
</td>
<td>16
</td></tr>
<tr>
<td>Depth of read response fifo <br />
</td>
<td>22
</td>
<td>22
</td></tr>
<tr>
<td>Depth of write response <br />
</td>
<td>7
</td>
<td>7
</td></tr>
<tr>
<td>Depth of write data fifo <br />
</td>
<td>24
</td>
<td>24
</td></tr>
<tr>
<td>Data bus width between EMIF4 and memory(in bits)<br />
</td>
<td>64
</td>
<td>32
</td></tr>
<tr>
<td>System Interface data bus-width (in bits)
</td>
<td>256
</td>
<td>256
</td></tr>
<tr>
<td>Page Size(in KB)<br />
</td>
<td>2048
</td>
<td>2048
</td></tr>
<tr>
<td>Memory clock period (in picoseconds)
</td>
<td>1250
</td>
<td>1500
</td></tr>
<tr>
<td>EMIF Phy latency
</td>
<td>3
</td>
<td>3
</td></tr>
<tr>
<td>SDRAM refresh period in number of memory clock cycles
</td>
<td>6250
</td>
<td>6250
</td></tr>
<tr>
<td>SDRAM size in MB
</td>
<td>256
</td>
<td>256
</td></tr>
<tr>
<td>
<p>Minimum number of mem_clk cycles from activate to precharge - 1 
</p><p>(t_ras)<br /> 
</p>
</td>
<td>28
</td>
<td>28
</td></tr>
<tr>
<td>
<p>Minimum number of mem_clk cycles from activate to activate - 1 
</p><p>(t_rc)<br /> 
</p>
</td>
<td>38
</td>
<td>38
</td></tr>
<tr>
<td>
<p>Minimum number of mem_clk cycles from refresh/load_mode to refresh or activate - 1 
</p><p>(t_rfc)<br /> 
</p>
</td>
<td>88
</td>
<td>88
</td></tr>
<tr>
<td>
<p>Minimum number of mem_clk cycles from precharge to refresh/activate - 1 
</p><p>(t_rp)<br /> 
</p>
</td>
<td>10
</td>
<td>10
</td></tr>
<tr>
<td>
<p>Minimum number of mem_clk cycles from activate to activate to a different bank - 1 
</p><p>(t_rrd)<br /> 
</p>
</td>
<td>6
</td>
<td>6
</td></tr>
<tr>
<td>
<p>Minimum number of mem_clk cycles from the last read command to precharge - 1 
</p><p>(t_rtp)<br /> 
</p>
</td>
<td>6
</td>
<td>6
</td></tr>
<tr>
<td>
<p>Minimum number of mem_clk cycles from last write transfer to precharge - 1 
</p><p>(t_wr)<br /> 
</p>
</td>
<td>12
</td>
<td>12
</td></tr>
<tr>
<td>
<p>Minimum number of mem_clk cycles from last write to read - 1 
</p><p>(t_wr)<br /> 
</p>
</td>
<td>6
</td>
<td>6
</td></tr>
<tr>
<td>CAS latency (cl)<br />
</td>
<td>10
</td>
<td>9
</td></tr>
<tr>
<td>Write latency(wl)
</td>
<td>8
</td>
<td>7
</td></tr>
<tr>
<td>Synchronizer latency
</td>
<td>3
</td>
<td>3
</td></tr>
<tr>
<td>(t_ccd)<br />
</td>
<td>4
</td>
<td>4
</td></tr>
<tr>
<td>Minimum number of mem_clk cycles from activate to read/write - 1
</td>
<td>10
</td>
<td>10
</td></tr>
<tr>
<td>Threshold to do back2back writes before reads
</td>
<td>5
</td>
<td>5
</td></tr>
<tr>
<td>Threshold to do back2back writes before reads
</td>
<td>3
</td>
<td>3
</td></tr></tbody></table>
<h5><span id="What_is_not_supported?"></span><span class="mw-headline" id="What_is_not_supported.3F">What is not supported?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=26" title="Edit section: What is not supported?">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<dl><dd><dl><dd><ul><li>EMIFv4 MMR</li>
<li>36-bit addressing</li></ul></dd></dl></dd></dl>
</blockquote>
<h4><span class="mw-headline" id="Semaphore">Semaphore</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=27" title="Edit section: Semaphore">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>32 independent semaphores.</li>
<li>Direct, Indirect and combined mode for semaphore acquisition.</li>
<li>Queued requests for used semaphores</li>
<li>Semaphore access grant interrupt for queued request</li>
<li>Allows the application to check the status of semaphores.</li>
<li>Error detection and interrupts</li></ul>
<p><br />
</p>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="PSC">PSC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=28" title="Edit section: PSC">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>* PSC Register Only Model
</td>
<td>* Power/Module enabling bit toggles
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="Device_Status_Control_Register">Device Status Control Register <br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=29" title="Edit section: Device Status Control Register">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<blockquote>
<h5><span class="mw-headline" id="Inter_Processor_Communication">Inter Processor Communication</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=30" title="Edit section: Inter Processor Communication">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
</blockquote><blockquote>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is Supported?
</th>
<th scope="col">What is not Supported?
</th></tr>
<tr>
<td>
<ul><li>IPC registers and associated functionality</li></ul>
</td>
<td>
<ul><li>Interrupt output capability to an external host via device pin <br />(HOUT)</li></ul>
</td></tr></tbody></table>
</blockquote>
<p><br />
</p>
<blockquote>
<h5><span class="mw-headline" id="Others">Others <br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=31" title="Edit section: Others">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
</blockquote><blockquote>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?<br />
</th>
<th scope="col">What is not supported?<br />
</th></tr>
<tr>
<td><br />
</td>
<td>
<ul><li>JTAGID</li>
<li>DEVSTAT<br /></li>
<li>KICK0, KICK1<br /></li>
<li>DSP_BOOT_ADDRx<br /></li>
<li>MACID<br /></li>
<li>LRSTNMIPINSTAT_CLR<br /></li>
<li>RESET_STAT_CLR<br /></li>
<li>BOOTCOMPLETE<br /></li>
<li>RESET_STAT<br /></li>
<li>LRSTNMIPINSTAT<br /></li>
<li>DEVCFG<br /></li>
<li>PWRSTATECTL<br /></li>
<li>TINPSEL<br /></li>
<li>TOUTPSEL<br /></li>
<li>RSTMUXx</li>
<li>MAINPLLCTL0</li>
<li>DDR3PLLCTL0</li>
<li>PAPLLCTL0</li>
<li>PKTDMA_PRI_ALLOC<br /></li></ul>
</td></tr></tbody></table>
</blockquote>
<p><br />
</p>
<h4><span class="mw-headline" id="EDMAv3">EDMAv3</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=32" title="Edit section: EDMAv3">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is Supported?
</th>
<th scope="col">What is not Supported?
</th></tr>
<tr>
<td>
<ul><li>TPCC and TPTC MMR and associated functionality</li></ul>
</td>
<td>
</td></tr></tbody></table>
<h4><span class="mw-headline" id="RAC2">RAC2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=33" title="Edit section: RAC2">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>RAC2 MMR&#160;and associated functionality</li></ul>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="TAC">TAC&#160;</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=34" title="Edit section: TAC ">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>TAC&#160;MMR and associated functionality</li></ul>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="VCP2">VCP2</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=35" title="Edit section: VCP2">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not Supported?
</th></tr>
<tr>
<td>
<ul><li>VCP2 MMR&#160;and associated functionality</li></ul>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="TCP3D">TCP3D</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=36" title="Edit section: TCP3D">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>TCP3d MMR&#160;and associated functionality</li>
<li>Error interrupt</li></ul>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="TCP3E">TCP3E</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=37" title="Edit section: TCP3E">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table width="400" cellspacing="1" cellpadding="1" border="1" align="center">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>TCP3e MMR&#160;and associated functionality</li>
<li>Error interrupt</li></ul>
</td>
<td><br />
</td></tr></tbody></table>
<p><br /> 
</p>
<h4><span class="mw-headline" id="FFTC">FFTC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=38" title="Edit section: FFTC">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>Supports IFFT and FFT<br /></li>
<li>Sizes<br /></li></ul>
<dl><dd><ul><li>2a x 3b for 2 = a = 13, 0 = b = 1 – maximum 8192<br /></li>
<li>12 × 2a × 3b × 5c for sizes between 12 and 1296<br /></li></ul></dd></dl>
<ul><li>16 bits I/ 16 bits Q input and output<br /></li>
<li>Dynamic and programmable scaling modes <br /></li>
<li>Support for "FFT shift" (switch left/right halves) <br /></li>
<li>Output data scaling <br /></li>
<li>Ping/Pong input, output buffers <br /></li>
<li>Support for cyclic prefix (addition and removal) <br /></li></ul>
</td>
<td><br />
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="Multicore_Navigator">Multicore Navigator</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=39" title="Edit section: Multicore Navigator">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>Queue Manager</li>
<li>Packet DMA&#160;</li>
<li>Timer</li>
<li>Accumulator PDSP</li>
<li>Interrupt Distributor&#160;</li>
<li>Linking RAM</li></ul>
</td>
<td>
<ul><li>Queue Proxy</li>
<li>Multi-channel DMA</li></ul>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="PCIe">PCIe</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=40" title="Edit section: PCIe">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>* Register Only Model
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="UART">UART</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=41" title="Edit section: UART">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>* Support to connect TCP/IP terminals like putty/TerraTerm/Hyperterminal
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="SRIO">SRIO</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=42" title="Edit section: SRIO">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">
<ul><li>What is supported?</li></ul>
</th>
<th scope="col">
<ul><li>What is not supported?</li></ul>
</th></tr>
<tr>
<td>
<ul><li>Logical and Transport layer SRIO</li>
<li>functionality is supported</li>
<li>SRIO Port 0</li>
<li>Message passing SRIO packets (Ftype = 11)</li>
<li>Type 9 SRIO packets</li>
<li>SRIO Tx and Rx is emulated thru reads and writes to TCP sockets</li>
<li>8-bits and 16-bits device ID</li>
<li>Refer to TCI6616 Simulator SRIO model user guide for details.</li></ul>
<p><br />
</p>
</td>
<td>
<ul><li>Physical layer functionality</li>
<li>SERDES</li>
<li>SRIO Port 1, 2 and 3</li>
<li>SRIO packet formats other than Ftype = 11 (Direct IO, Retry logic, Maintenance packets, Doorbell operation, Cache coherence function) and Ftype = 9</li>
<li>Packet prioritization and reordering</li>
<li>Multicast device ID</li>
<li>Transmit and Receive teardown</li></ul>
</td></tr></tbody></table>
<p><br />
</p><p><br /><br />
</p>
<h4><span class="mw-headline" id="Network_Co-processor">Network Co-processor</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=43" title="Edit section: Network Co-processor">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<blockquote>
<h5><span class="mw-headline" id="_Packet_Accelerator_Sub-system">&#160; Packet Accelerator Sub-system</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=44" title="Edit section:   Packet Accelerator Sub-system">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
</blockquote><blockquote>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>Independent Enhanced Packed Data Structure Processor cores (EPDSP)</li>
<li>16-bit timers for use by the EPDSPs</li>
<li>Chunk Data Engines</li>
<li>1st pass Lookup Table accelerators</li>
<li>2nd pass lookup table accelerator</li>
<li>Basic Security Accelerator (NULL mode processing) with packet ingress/egress. This Security accelerator does not perform any encryption/decryption on packets, but passes it as-is.</li></ul>
<p><br />
</p>
</td>
<td>
<ul><li>Complete Cryptography Engine <br /></li></ul>
</td></tr></tbody></table>
<p><br /></p><blockquote></blockquote>
<h5><span class="mw-headline" id="Switch-Subsystem">Switch-Subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=45" title="Edit section: Switch-Subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p><br />
</p>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?<br />
</th>
<th scope="col">What is not Supported?<br />
</th></tr>
<tr>
<td>
<ul><li>10/100/1000 Mbps modes (but not at speed)</li>
<li>Basic Address Lookup Engine</li>
<li>SERDES configuration</li>
<li>Rx and Tx Statistics update</li>
<li>Maximum frame size 9500 bytes</li>
<li>CRC32 generation and validation</li>
<li>Supports Layer 2 (Data Link Layer) messaging over the network</li></ul>
<dl><dd><ul><li>Ethernet packet transmission and reception <br /></li></ul></dd></dl>
</td>
<td>
<ul><li>MDIO</li>
<li>Flow control</li>
<li>APO (Adaptive performance optimization)</li>
<li>Packet prioritization</li>
<li>Packet forwarding</li>
<li>ALE advanced features (Super, secure and block bits)</li></ul>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="BCP">BCP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=46" title="Edit section: BCP">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table width="400" cellspacing="1" cellpadding="1" border="1" align="center">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>Bit co-processor functionality<br /></li>
<li>Supports LTE, WiMAX, WCDMA (FDD), WCDMA&#160;(TDD)&#160;-- UL and DL</li></ul>
</td>
<td><br />
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="GPIO">GPIO</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=47" title="Edit section: GPIO">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not supported?
</th></tr>
<tr>
<td>
<ul><li>GPIO MMR&#160;and associated functionality</li></ul>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="Timer_64">Timer 64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=48" title="Edit section: Timer 64">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is Supported?
</th>
<th scope="col">What is not Supported?
</th></tr>
<tr>
<td>
<ul><li>Timer64 MMR and associated functionality</li></ul>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<h4><span class="mw-headline" id="Interrupt_Controller">Interrupt Controller</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=49" title="Edit section: Interrupt Controller">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table cellspacing="1" cellpadding="1" width="400" align="center" border="1">

<tbody><tr>
<th scope="col">What is supported?
</th>
<th scope="col">What is not Supported?
</th></tr>
<tr>
<td>
<ul><li>CP INTC functionality</li>
<li>One-to-one mapping of channels with host interrupts for all the INTC instances supported.</li></ul>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
</blockquote>
</blockquote>
<hr />
<hr />
<p><br />
</p>
<h3><span class="mw-headline" id="Limitations">Limitations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=50" title="Edit section: Limitations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Functional_Simulator_Limitations">Functional Simulator Limitations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=51" title="Edit section: Functional Simulator Limitations">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Refer to "IP&#160;Model Details" for the list of IP model limitations</li>
<li>Refer to the simulator release notes for list of known/pending defects .</li></ul>
<h4><span class="mw-headline" id="Cycle_Approximate_Simulator_Limitations">Cycle Approximate Simulator Limitations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=52" title="Edit section: Cycle Approximate Simulator Limitations">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<blockquote>
<ul><li>The MMR of the following IP models are not supported in CX simulator</li></ul>
<dl><dd><ul><li>MSMC</li>
<li>XMC</li>
<li>EMIFv4</li></ul></dd></dl>
<ul><li>Debugger Limitation&#160;</li></ul>
<dl><dd><ul><li>Debugger Reset is not supported&#160;</li></ul>
<dl><dd><ul><li>User should quit the simulation and invoke it again</li></ul></dd></dl>
<ul><li>Loading Program (coff) from a core, into other core’s internal memory is not <br />supported. In similar lines,</li></ul>
<dl><dd><ul><li>The viewing the contents of other core’s internal memory from a given core is not supported&#160;</li>
<li>Mapping the CIO buffer’s into to other core’s internal memory and executing the application from a given core is not supported</li></ul></dd></dl></dd></dl>
<ul><li>When TCI6616/C6670/TCI6608/C6678/TCI6618 Device cycle-approximate simulator used in a CCS v5.0 environment, you may notice insufficient process memory error, while running large simulation. This is because of a process-memory limit enforced by the operating-system.</li>
<li>Refer to "IP Model Details" for the list of IP model limitations</li>
<li>Refer to the simulator release notes for list of known/pending defects . <br /></li></ul>
</blockquote> 
<hr />
<hr />
<h3><span class="mw-headline" id="Related_Documents">Related Documents</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=53" title="Edit section: Related Documents">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<blockquote>
<ul><li>Simulator Release notes</li>
<li>TCI6616/C6670/TCI6608/C6678 Device Simulator SRIO Model I/O user-guide</li>
<li>TCI6616/C6670/TCI6608/C6678 Device Simulator EMAC Model I/O user-guide</li>
<li>UART_Model_user_guide</li>
<li>Software Manifest Documents</li></ul>
<dl><dd><ul><li>TCI6616/C6670/TCI6608/C6678DeviceSims SW Manifest 2010</li>
<li>TCI6616/C6670/TCI6608/C6678DeviceSims SW Manifest 2010 (CCS direct)</li></ul></dd></dl>
</blockquote>
<p><br />
</p>
<hr />
<hr />
<h3><span class="mw-headline" id="Reporting_Issues">Reporting Issues</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=54" title="Edit section: Reporting Issues">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<blockquote>
<p>Use the link below to file a defect/query on simulator
</p><p>  <a rel="nofollow" class="external free" href="http://e2e.ti.com/support/development_tools/code_composer_studio/f/81.aspx">http://e2e.ti.com/support/development_tools/code_composer_studio/f/81.aspx</a> 
</p>
</blockquote>
<h3><span class="mw-headline" id="Update_Releases">Update Releases</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;section=55" title="Edit section: Update Releases">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table cellspacing="1" cellpadding="1" width="500" border="1">

<tbody><tr>
<td><b>Version</b>
</td>
<td><b>Date</b>
</td>
<td><b>CCS5 stream</b>&#160;
</td>
<td><b>Windows</b>
</td>
<td><b>Linux</b>
</td>
<td><b>Release Notes</b>
</td>
<td><b>Comments/readme</b>
</td></tr>
<tr>
<td rowspan="2">1.0.1.6
</td>
<td>07/01/2011
</td>
<td>CCS5.0.3
</td>
<td>
<p>Patch over<br />CCS5.0.3 <a rel="nofollow" class="external text" href="http://ap-fpdsp-swapps.dal.design.ti.com/index.php/File:Ti_sim_tci6616_c6670_tci6608_c6678_setup_1.0.1.6.zip">Download</a> 
</p><p><br />
</p>
</td>
<td>
<p>Patch over<br />CCS5.0.3 
</p><p><a rel="nofollow" class="external text" href="http://ap-fpdsp-swapps.dal.design.ti.com/index.php/File:Simulation-TCI6616_C6670_TCI6608_C6678-1.0.1.6-Linux-x86-Install">Download</a>
</p>
</td>
<td rowspan="2">Support for register trace in CPU models.
</td>
<td><b>Readme for Sim CSP installation</b> <b>over CCS5.0.3</b>
<ul><li>&#160;The simulator CSP installer would ask for the CCS path to install the package.</li>
<li>User needs to select the path as &lt;CCS v5 installation path&gt;\ccs_base_5.0.x.xxxxx. For eg., D:\CCSv5_0_1_36\ccsv5\ccs_base_5.0.1.00036</li>
<li class="mw-empty-elt"></li></ul>
<p><br />
</p><p><br />
</p>
</td></tr>
<tr>
<td>02/07/2012
</td>
<td>CCS5.1.1
</td>
<td>Register trace feature is available in <b>CCS5.1.1</b> base installation. No patch update required.
</td>
<td>Register&#160;trace&#160;feature is available in <b>CCS5.1.1</b> base installation. No patch update required.
</td>
<td>
</td></tr></tbody></table>
<p>&#160;
</p>
<!-- 
NewPP limit report
Cached time: 20201130100220
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.159 seconds
Real time usage: 0.167 seconds
Preprocessor visited node count: 223/1000000
Preprocessor generated node count: 232/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:10983-0!canonical and timestamp 20201130100219 and revision id 105853
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="../../../../File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>TCI6616/C6670/TCI6608/C6678/TCI6618 Device simulator User Guide</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="../../../../File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;oldid=105853">https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;oldid=105853</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="../../../../Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="../../../../Category_Simulation.html" title="Category:Simulation">Simulation</a></li><li><a href="https://processors.wiki.ti.com/index.php?title=Category:SMS&amp;action=edit&amp;redlink=1" class="new" title="Category:SMS (page does not exist)">SMS</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=TCI6616%2FC6670%2FTCI6608%2FC6678%2FTCI6618+Device+simulator+User+Guide" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="../../../../Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="TCI6618_Device_simulator_User_Guide.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="TCI6618_Device_simulator_User_Guide.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="../../../../Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="../../../../Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="../../../../Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="../../../../Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="../../../../Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="../../../../Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="../../../../Special_WhatLinksHere/TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="../../../../Special_RecentChangesLinked/TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="../../../../Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;oldid=105853" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 27 April 2012, at 00:37.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="../../../../Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="../../../../Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="../../../../Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="../../../../Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.159","walltime":"0.167","ppvisitednodes":{"value":223,"limit":1000000},"ppgeneratednodes":{"value":232,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130100220","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":230});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/TCI6616/C6670/TCI6608/C6678/TCI6618_Device_simulator_User_Guide by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 09:29:50 GMT -->
</html>
