<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>llcc: LLVM-powered C/C++ toolchain for Cortex-M: TSC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">llcc: LLVM-powered C/C++ toolchain for Cortex-M
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structTSC__TypeDef-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">TSC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group__CMSIS.html">CMSIS</a> &raquo; <a class="el" href="group__stm32l073xx.html">Stm32l073xx</a> &raquo; <a class="el" href="group__Peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Touch Sensing Controller (TSC)  
 <a href="structTSC__TypeDef.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l073xx_8h_source.html">stm32l073xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5242c0f547b4c65ad619dae5cf670b17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a5242c0f547b4c65ad619dae5cf670b17">CR</a></td></tr>
<tr class="separator:a5242c0f547b4c65ad619dae5cf670b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d83a90d85e3b545cf29e98eac11765e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a6d83a90d85e3b545cf29e98eac11765e">IER</a></td></tr>
<tr class="separator:a6d83a90d85e3b545cf29e98eac11765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a447b91de2a50d7ebde5716a8e7eda3ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a447b91de2a50d7ebde5716a8e7eda3ee">ICR</a></td></tr>
<tr class="separator:a447b91de2a50d7ebde5716a8e7eda3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d65e605788d739a9b23a9b4a45fd10b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a7d65e605788d739a9b23a9b4a45fd10b">ISR</a></td></tr>
<tr class="separator:a7d65e605788d739a9b23a9b4a45fd10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715fd9205b604d1dda5046a31996296a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a715fd9205b604d1dda5046a31996296a">IOHCR</a></td></tr>
<tr class="separator:a715fd9205b604d1dda5046a31996296a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f20ff0eccdc070477448b973ca8df7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a27f20ff0eccdc070477448b973ca8df7">RESERVED1</a></td></tr>
<tr class="separator:a27f20ff0eccdc070477448b973ca8df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a7f56b952ec2aba979eb8301e5800c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#af8a7f56b952ec2aba979eb8301e5800c">IOASCR</a></td></tr>
<tr class="separator:af8a7f56b952ec2aba979eb8301e5800c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff59eaa0f8c9e69e6736dddc514a037"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a7ff59eaa0f8c9e69e6736dddc514a037">RESERVED2</a></td></tr>
<tr class="separator:a7ff59eaa0f8c9e69e6736dddc514a037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95191a7f002c8738f835ffbb356e28c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a95191a7f002c8738f835ffbb356e28c6">IOSCR</a></td></tr>
<tr class="separator:a95191a7f002c8738f835ffbb356e28c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d47873260f8f0c16b8ec77e1edc8789"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a0d47873260f8f0c16b8ec77e1edc8789">RESERVED3</a></td></tr>
<tr class="separator:a0d47873260f8f0c16b8ec77e1edc8789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad468fece7d1f454e0f8967edc9068c73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#ad468fece7d1f454e0f8967edc9068c73">IOCCR</a></td></tr>
<tr class="separator:ad468fece7d1f454e0f8967edc9068c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a37e293ded1627c94cf521df950e31"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a75a37e293ded1627c94cf521df950e31">RESERVED4</a></td></tr>
<tr class="separator:a75a37e293ded1627c94cf521df950e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa166b00195900a37903238cc8d50ba36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#aa166b00195900a37903238cc8d50ba36">IOGCSR</a></td></tr>
<tr class="separator:aa166b00195900a37903238cc8d50ba36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d0b2e4315451b591e3d6b09c6c9cfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTSC__TypeDef.html#a67d0b2e4315451b591e3d6b09c6c9cfc">IOGXCR</a> [8]</td></tr>
<tr class="separator:a67d0b2e4315451b591e3d6b09c6c9cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Touch Sensing Controller (TSC) </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a5242c0f547b4c65ad619dae5cf670b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5242c0f547b4c65ad619dae5cf670b17">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC control register, Address offset: 0x00 </p>

</div>
</div>
<a id="a447b91de2a50d7ebde5716a8e7eda3ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a447b91de2a50d7ebde5716a8e7eda3ee">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC interrupt clear register, Address offset: 0x08 </p>

</div>
</div>
<a id="a6d83a90d85e3b545cf29e98eac11765e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d83a90d85e3b545cf29e98eac11765e">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC interrupt enable register, Address offset: 0x04 </p>

</div>
</div>
<a id="af8a7f56b952ec2aba979eb8301e5800c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a7f56b952ec2aba979eb8301e5800c">&#9670;&nbsp;</a></span>IOASCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOASCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O analog switch control register, Address offset: 0x18 </p>

</div>
</div>
<a id="ad468fece7d1f454e0f8967edc9068c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad468fece7d1f454e0f8967edc9068c73">&#9670;&nbsp;</a></span>IOCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O channel control register, Address offset: 0x28 </p>

</div>
</div>
<a id="aa166b00195900a37903238cc8d50ba36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa166b00195900a37903238cc8d50ba36">&#9670;&nbsp;</a></span>IOGCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOGCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O group control status register, Address offset: 0x30 </p>

</div>
</div>
<a id="a67d0b2e4315451b591e3d6b09c6c9cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d0b2e4315451b591e3d6b09c6c9cfc">&#9670;&nbsp;</a></span>IOGXCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOGXCR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O group x counter register, Address offset: 0x34-50 </p>

</div>
</div>
<a id="a715fd9205b604d1dda5046a31996296a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715fd9205b604d1dda5046a31996296a">&#9670;&nbsp;</a></span>IOHCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOHCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O hysteresis control register, Address offset: 0x10 </p>

</div>
</div>
<a id="a95191a7f002c8738f835ffbb356e28c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95191a7f002c8738f835ffbb356e28c6">&#9670;&nbsp;</a></span>IOSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::IOSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC I/O sampling control register, Address offset: 0x20 </p>

</div>
</div>
<a id="a7d65e605788d739a9b23a9b4a45fd10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d65e605788d739a9b23a9b4a45fd10b">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TSC interrupt status register, Address offset: 0x0C </p>

</div>
</div>
<a id="a27f20ff0eccdc070477448b973ca8df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27f20ff0eccdc070477448b973ca8df7">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TSC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x14 </p>

</div>
</div>
<a id="a7ff59eaa0f8c9e69e6736dddc514a037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff59eaa0f8c9e69e6736dddc514a037">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TSC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x1C </p>

</div>
</div>
<a id="a0d47873260f8f0c16b8ec77e1edc8789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d47873260f8f0c16b8ec77e1edc8789">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TSC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x24 </p>

</div>
</div>
<a id="a75a37e293ded1627c94cf521df950e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a37e293ded1627c94cf521df950e31">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TSC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x2C </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="stm32l073xx_8h_source.html">stm32l073xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
