# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do inv_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {inv_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:56 on Dec 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." inv_6_1200mv_85c_slow.vo 
# -- Compiling module inv
# 
# Top level modules:
# 	inv
# End time: 11:31:56 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Developer/Concepcao/addac/inv/testbench {D:/Developer/Concepcao/addac/inv/testbench/inv_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:56 on Dec 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Developer/Concepcao/addac/inv/testbench" D:/Developer/Concepcao/addac/inv/testbench/inv_tb.sv 
# -- Compiling module inv_tb
# 
# Top level modules:
# 	inv_tb
# End time: 11:31:56 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc" inv_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" inv_tb 
# Start time: 11:31:56 on Dec 07,2019
# Loading sv_std.std
# Loading work.inv_tb
# Loading work.inv
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading instances from inv_6_1200mv_85c_v_slow.sdo
# Loading timing data from inv_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /inv_tb File: D:/Developer/Concepcao/addac/inv/testbench/inv_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# -------------
# 
# |linha | A | Y |
# |  1   | 0 | 1 | OK
# |  2   | 1 | 0 | OK
# Testes Efetuados  = 2
# Erros Encontrados = 0
# ** Note: $stop    : D:/Developer/Concepcao/addac/inv/testbench/inv_tb.sv(69)
#    Time: 41 ns  Iteration: 0  Instance: /inv_tb
# Break in Module inv_tb at D:/Developer/Concepcao/addac/inv/testbench/inv_tb.sv line 69
# End time: 11:33:39 on Dec 07,2019, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
