# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab1.srcs/sources_1/new/ALU.vhd"
vhdl xil_defaultlib  "../../../../../../Downloads/Lab1Sim.vhd"
