<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2\SBret10\synlog\SBret10_SBret10_fpga_mapper.srr</data>
<title>##### START OF TIMING REPORT #####[</title>
</report_link>
<row>
<data>Clock Name</data>
<data>Req Freq</data>
<data>Est Freq</data>
<data>Slack</data>
</row>
<row>
<data>ADCStateMachine|StateColxDP_derived_clock[11]</data>
<data>0.1 MHz</data>
<data>13.3 MHz</data>
<data>803.939</data>
</row>
<row>
<data>ADCStateMachine|StateRowxDP_derived_clock[5]</data>
<data>0.1 MHz</data>
<data>24.1 MHz</data>
<data>806.065</data>
</row>
<row>
<data>USBAER_top_level|IfClockxCI</data>
<data>1.2 MHz</data>
<data>106.6 MHz</data>
<data>400.428</data>
</row>
<row>
<data>USBAER_top_level|PC1xSIO</data>
<data>676.5 MHz</data>
<data>575.0 MHz</data>
<data>-0.261</data>
</row>
<row>
<data>USBAER_top_level|PC2xSIO</data>
<data>1.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>clockgen|CLKOP_inferred_clock</data>
<data>126.4 MHz</data>
<data>107.5 MHz</data>
<data>-1.396</data>
</row>
<row>
<data>System</data>
<data>1.0 MHz</data>
<data>1.0 MHz</data>
<data>3.772</data>
</row>
</report_table>
