|mem_stage_test


|mem_stage_test|mem_stage:DUT
clk => clk.IN4
write_enable => we0.DATAB
write_enable => we1.DATAB
write_enable => we2.DATAB
write_enable => we3.DATAB
address[0] => address[0].IN4
address[1] => address[1].IN4
address[2] => address[2].IN4
address[3] => address[3].IN4
address[4] => address[4].IN4
address[5] => address[5].IN4
address[6] => address[6].IN4
address[7] => address[7].IN4
address[8] => address[8].IN4
address[9] => address[9].IN4
address[10] => address[10].IN4
address[11] => address[11].IN4
address[12] => address[12].IN4
address[13] => address[13].IN4
address[14] => address[14].IN4
address[15] => address[15].IN4
address[16] => Equal0.IN15
address[16] => Equal1.IN0
address[16] => Equal2.IN15
address[16] => Equal3.IN1
address[16] => Equal4.IN31
address[16] => Equal5.IN0
address[16] => Equal6.IN31
address[16] => Equal7.IN1
address[17] => Equal0.IN14
address[17] => Equal1.IN15
address[17] => Equal2.IN0
address[17] => Equal3.IN0
address[17] => Equal4.IN30
address[17] => Equal5.IN31
address[17] => Equal6.IN0
address[17] => Equal7.IN0
address[18] => Equal0.IN13
address[18] => Equal1.IN14
address[18] => Equal2.IN14
address[18] => Equal3.IN15
address[18] => Equal4.IN29
address[18] => Equal5.IN30
address[18] => Equal6.IN30
address[18] => Equal7.IN31
address[19] => Equal0.IN12
address[19] => Equal1.IN13
address[19] => Equal2.IN13
address[19] => Equal3.IN14
address[19] => Equal4.IN28
address[19] => Equal5.IN29
address[19] => Equal6.IN29
address[19] => Equal7.IN30
address[20] => Equal0.IN11
address[20] => Equal1.IN12
address[20] => Equal2.IN12
address[20] => Equal3.IN13
address[20] => Equal4.IN27
address[20] => Equal5.IN28
address[20] => Equal6.IN28
address[20] => Equal7.IN29
address[21] => Equal0.IN10
address[21] => Equal1.IN11
address[21] => Equal2.IN11
address[21] => Equal3.IN12
address[21] => Equal4.IN26
address[21] => Equal5.IN27
address[21] => Equal6.IN27
address[21] => Equal7.IN28
address[22] => Equal0.IN9
address[22] => Equal1.IN10
address[22] => Equal2.IN10
address[22] => Equal3.IN11
address[22] => Equal4.IN25
address[22] => Equal5.IN26
address[22] => Equal6.IN26
address[22] => Equal7.IN27
address[23] => Equal0.IN8
address[23] => Equal1.IN9
address[23] => Equal2.IN9
address[23] => Equal3.IN10
address[23] => Equal4.IN24
address[23] => Equal5.IN25
address[23] => Equal6.IN25
address[23] => Equal7.IN26
address[24] => Equal0.IN7
address[24] => Equal1.IN8
address[24] => Equal2.IN8
address[24] => Equal3.IN9
address[24] => Equal4.IN23
address[24] => Equal5.IN24
address[24] => Equal6.IN24
address[24] => Equal7.IN25
address[25] => Equal0.IN6
address[25] => Equal1.IN7
address[25] => Equal2.IN7
address[25] => Equal3.IN8
address[25] => Equal4.IN22
address[25] => Equal5.IN23
address[25] => Equal6.IN23
address[25] => Equal7.IN24
address[26] => Equal0.IN5
address[26] => Equal1.IN6
address[26] => Equal2.IN6
address[26] => Equal3.IN7
address[26] => Equal4.IN21
address[26] => Equal5.IN22
address[26] => Equal6.IN22
address[26] => Equal7.IN23
address[27] => Equal0.IN4
address[27] => Equal1.IN5
address[27] => Equal2.IN5
address[27] => Equal3.IN6
address[27] => Equal4.IN20
address[27] => Equal5.IN21
address[27] => Equal6.IN21
address[27] => Equal7.IN22
address[28] => Equal0.IN3
address[28] => Equal1.IN4
address[28] => Equal2.IN4
address[28] => Equal3.IN5
address[28] => Equal4.IN19
address[28] => Equal5.IN20
address[28] => Equal6.IN20
address[28] => Equal7.IN21
address[29] => Equal0.IN2
address[29] => Equal1.IN3
address[29] => Equal2.IN3
address[29] => Equal3.IN4
address[29] => Equal4.IN18
address[29] => Equal5.IN19
address[29] => Equal6.IN19
address[29] => Equal7.IN20
address[30] => Equal0.IN1
address[30] => Equal1.IN2
address[30] => Equal2.IN2
address[30] => Equal3.IN3
address[30] => Equal4.IN17
address[30] => Equal5.IN18
address[30] => Equal6.IN18
address[30] => Equal7.IN19
address[31] => Equal0.IN0
address[31] => Equal1.IN1
address[31] => Equal2.IN1
address[31] => Equal3.IN2
address[31] => Equal4.IN16
address[31] => Equal5.IN17
address[31] => Equal6.IN17
address[31] => Equal7.IN18
write_data[0] => write_data[0].IN4
write_data[1] => write_data[1].IN4
write_data[2] => write_data[2].IN4
write_data[3] => write_data[3].IN4
write_data[4] => write_data[4].IN4
write_data[5] => write_data[5].IN4
write_data[6] => write_data[6].IN4
write_data[7] => write_data[7].IN4
write_data[8] => write_data[8].IN4
write_data[9] => write_data[9].IN4
write_data[10] => write_data[10].IN4
write_data[11] => write_data[11].IN4
write_data[12] => write_data[12].IN4
write_data[13] => write_data[13].IN4
write_data[14] => write_data[14].IN4
write_data[15] => write_data[15].IN4
write_data[16] => write_data[16].IN4
write_data[17] => write_data[17].IN4
write_data[18] => write_data[18].IN4
write_data[19] => write_data[19].IN4
write_data[20] => write_data[20].IN4
write_data[21] => write_data[21].IN4
write_data[22] => write_data[22].IN4
write_data[23] => write_data[23].IN4
write_data[24] => write_data[24].IN4
write_data[25] => write_data[25].IN4
write_data[26] => write_data[26].IN4
write_data[27] => write_data[27].IN4
write_data[28] => write_data[28].IN4
write_data[29] => write_data[29].IN4
write_data[30] => write_data[30].IN4
write_data[31] => write_data[31].IN4
read_data[0] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= rd.DB_MAX_OUTPUT_PORT_TYPE


|mem_stage_test|mem_stage:DUT|data_memory:dmem0
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>


|mem_stage_test|mem_stage:DUT|data_memory:dmem1
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>


|mem_stage_test|mem_stage:DUT|data_memory:dmem2
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>


|mem_stage_test|mem_stage:DUT|data_memory:dmem3
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>


