$date
	Sat Dec 17 21:21:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test2 $end
$var wire 1 ! valid_o $end
$var wire 1 " ready_o $end
$var wire 8 # dout_o [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % din_i [7:0] $end
$var reg 1 & flush $end
$var reg 1 ' ready_i $end
$var reg 1 ( rst $end
$var reg 1 ) valid_i $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
b0 %
0$
bx #
x"
x!
$end
#5000
1(
1$
#10000
0$
#15000
1"
b0 #
0!
0(
1$
#20000
0$
#25000
1$
#30000
0$
#35000
1'
1$
#40000
0$
#45000
1)
b111 %
1$
#50000
0$
#55000
b110 %
1$
#60000
0$
#65000
b111 #
1!
b0 %
1$
#70000
0$
#75000
b110 #
b101 %
1$
#80000
0$
#85000
b0 #
b100 %
1$
#90000
0$
#95000
b101 #
b0 %
1$
#100000
0$
#105000
b100 #
b11 %
1$
#110000
0$
#115000
b0 #
b10 %
1$
#120000
0$
#125000
b11 #
b0 %
1$
#130000
0$
#135000
b10 #
b1 %
1$
#140000
0$
#145000
b0 #
b0 %
1$
#150000
0$
#155000
x"
b1 #
1&
1$
#160000
0$
#165000
bz #
z!
b111 %
1$
#170000
0$
#175000
b110 %
1$
#180000
0$
#185000
b0 %
1$
#190000
0$
#195000
b101 %
1$
#200000
0$
#205000
b100 %
1$
#210000
0$
#215000
b0 %
1$
#220000
0$
#225000
b11 %
1$
#230000
0$
#235000
b10 %
1$
#240000
0$
#245000
b0 %
1$
#250000
0$
#255000
b1 %
1$
#260000
0$
#265000
