#VERSION#
1.06
#CRITTUPLE#
43
8
0
1
2
3
4
5
6
7
#CRITTRANSTUPLE#
<init_state>
0
43
13
0
1
1
1
1
2
2
3
3
3
3
4
4
5
4
6
5
4
5
5
6
6
6
7
7
7
#CRITVALUETONAMETUPLE#
43
8
0
STATE_INIT
1
STATE_GETCNT
2
STATE_CNTDONE
3
STATE_SORT
4
STATE_TREE
5
STATE_RESORT
6
STATE_ENCODE
7
STATE_FINISH
#SIGNALTUPLE#
1
8204
ENCODE.control_signal
2
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
2
8203
ENCODE.reset
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
3
8679
ENCODE.tree_cnt
3
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
4
25482
ENCODE.automatic_out_of_bound_5_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
5
25479
ENCODE.automatic_out_of_bound_5_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
6
25494
ENCODE.automatic_out_of_bound_7_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
7
25491
ENCODE.automatic_out_of_bound_7_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
8
25506
ENCODE.automatic_out_of_bound_9_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
9
25503
ENCODE.automatic_out_of_bound_9_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
10
25518
ENCODE.automatic_out_of_bound_11_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
11
25515
ENCODE.automatic_out_of_bound_11_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
12
25458
ENCODE.automatic_out_of_bound_1_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
13
25455
ENCODE.automatic_out_of_bound_1_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
14
25470
ENCODE.automatic_out_of_bound_3_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
15
25467
ENCODE.automatic_out_of_bound_3_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
16
25530
ENCODE.automatic_out_of_bound_13_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
17
25527
ENCODE.automatic_out_of_bound_13_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
18
25542
ENCODE.automatic_out_of_bound_15_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
19
25539
ENCODE.automatic_out_of_bound_15_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
20
25554
ENCODE.automatic_out_of_bound_17_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
21
25551
ENCODE.automatic_out_of_bound_17_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
22
25566
ENCODE.automatic_out_of_bound_19_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
23
25563
ENCODE.automatic_out_of_bound_19_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
24
25578
ENCODE.automatic_out_of_bound_21_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
25
25575
ENCODE.automatic_out_of_bound_21_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
26
25590
ENCODE.automatic_out_of_bound_23_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
27
25587
ENCODE.automatic_out_of_bound_23_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
28
840
GRAYCOUNTER.control_signal
2
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
29
844
GRAYCOUNTER.gray_data
7
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
30
839
GRAYCOUNTER.reset
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
31
3577
TREE.control_signal
2
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
32
3576
TREE.reset
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
33
4028
TREE.tree_cnt
3
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
34
4032
TREE.sort_cnt
2
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
35
8183
TREE.automatic_out_of_bound_5_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
36
8180
TREE.automatic_out_of_bound_5_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
37
8177
TREE.automatic_out_of_bound_4_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
38
8174
TREE.automatic_out_of_bound_4_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
39
8195
TREE.automatic_out_of_bound_7_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
40
8192
TREE.automatic_out_of_bound_7_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
41
8189
TREE.automatic_out_of_bound_6_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
42
8186
TREE.automatic_out_of_bound_6_precond_
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
43
407
CTRL.current_state
2
0
<obsolete>
0
<reference>
0
<resetValue>

0

u

#SIGNALTUPLE#
44
7
gray_data
7
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#SIGNALTUPLE#
45
6
gray_valid
0
0
<obsolete>
0
<reference>
0
<resetValue>

1

u

#POITUPLE#
1
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
1
2
3
11
17
ENCODE.automatic_out_of_bound_4_
ENCODE.automatic_out_of_bound_4_precond_
next_prop
ENCODE.automatic_out_of_bound_6_
ENCODE.automatic_out_of_bound_6_precond_
next_prop
ENCODE.automatic_out_of_bound_8_
ENCODE.automatic_out_of_bound_8_precond_
next_prop
ENCODE.automatic_out_of_bound_10_
ENCODE.automatic_out_of_bound_10_precond_
next_prop
ENCODE.automatic_out_of_bound_0_
ENCODE.automatic_out_of_bound_0_precond_
next_prop
ENCODE.automatic_out_of_bound_2_
ENCODE.automatic_out_of_bound_2_precond_
<signalCorrelation-vector>
0
0
0
1
18
0
0
0
./huffman.v
ENCODE
10
32
484
484
#POITUPLE#
2
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
12
4
5
6
7
8
9
10
11
12
13
14
15
11
17
ENCODE.automatic_out_of_bound_5_
ENCODE.automatic_out_of_bound_5_precond_
next_prop
ENCODE.automatic_out_of_bound_7_
ENCODE.automatic_out_of_bound_7_precond_
next_prop
ENCODE.automatic_out_of_bound_9_
ENCODE.automatic_out_of_bound_9_precond_
next_prop
ENCODE.automatic_out_of_bound_11_
ENCODE.automatic_out_of_bound_11_precond_
next_prop
ENCODE.automatic_out_of_bound_1_
ENCODE.automatic_out_of_bound_1_precond_
next_prop
ENCODE.automatic_out_of_bound_3_
ENCODE.automatic_out_of_bound_3_precond_
<signalCorrelation-vector>
0
0
0
6
19
20
21
22
23
24
0
0
0
./huffman.v
ENCODE
8
21
485
485
#POITUPLE#
3
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
1
2
3
11
17
ENCODE.automatic_out_of_bound_12_
ENCODE.automatic_out_of_bound_12_precond_
next_prop
ENCODE.automatic_out_of_bound_14_
ENCODE.automatic_out_of_bound_14_precond_
next_prop
ENCODE.automatic_out_of_bound_16_
ENCODE.automatic_out_of_bound_16_precond_
next_prop
ENCODE.automatic_out_of_bound_18_
ENCODE.automatic_out_of_bound_18_precond_
next_prop
ENCODE.automatic_out_of_bound_20_
ENCODE.automatic_out_of_bound_20_precond_
next_prop
ENCODE.automatic_out_of_bound_22_
ENCODE.automatic_out_of_bound_22_precond_
<signalCorrelation-vector>
0
0
0
1
25
0
0
0
./huffman.v
ENCODE
10
36
491
491
#POITUPLE#
4
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
12
16
17
18
19
20
21
22
23
24
25
26
27
11
17
ENCODE.automatic_out_of_bound_13_
ENCODE.automatic_out_of_bound_13_precond_
next_prop
ENCODE.automatic_out_of_bound_15_
ENCODE.automatic_out_of_bound_15_precond_
next_prop
ENCODE.automatic_out_of_bound_17_
ENCODE.automatic_out_of_bound_17_precond_
next_prop
ENCODE.automatic_out_of_bound_19_
ENCODE.automatic_out_of_bound_19_precond_
next_prop
ENCODE.automatic_out_of_bound_21_
ENCODE.automatic_out_of_bound_21_precond_
next_prop
ENCODE.automatic_out_of_bound_23_
ENCODE.automatic_out_of_bound_23_precond_
<signalCorrelation-vector>
0
0
0
6
26
27
28
29
30
31
0
0
0
./huffman.v
ENCODE
8
21
492
492
#POITUPLE#
5
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
28
29
30
11
2
GRAYCOUNTER.automatic_out_of_bound_1_
GRAYCOUNTER.automatic_out_of_bound_1_precond_
<signalCorrelation-vector>
0
0
0
1
32
0
0
0
./huffman.v
GRAYCOUNTER
5
37
191
191
#POITUPLE#
6
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
28
29
30
11
2
GRAYCOUNTER.automatic_out_of_bound_0_
GRAYCOUNTER.automatic_out_of_bound_0_precond_
<signalCorrelation-vector>
0
0
0
1
33
0
0
0
./huffman.v
GRAYCOUNTER
41
73
191
191
#POITUPLE#
7
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
31
32
33
11
2
TREE.automatic_out_of_bound_0_
TREE.automatic_out_of_bound_0_precond_
<signalCorrelation-vector>
0
0
0
1
34
0
0
0
./huffman.v
TREE
5
24
374
374
#POITUPLE#
8
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
31
32
33
11
2
TREE.automatic_out_of_bound_1_
TREE.automatic_out_of_bound_1_precond_
<signalCorrelation-vector>
0
0
0
1
35
0
0
0
./huffman.v
TREE
5
28
375
375
#POITUPLE#
9
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
31
32
34
11
2
TREE.automatic_out_of_bound_2_
TREE.automatic_out_of_bound_2_precond_
<signalCorrelation-vector>
0
0
0
1
36
0
0
0
./huffman.v
TREE
8
34
392
392
#POITUPLE#
10
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
31
32
34
11
2
TREE.automatic_out_of_bound_3_
TREE.automatic_out_of_bound_3_precond_
<signalCorrelation-vector>
0
0
0
1
37
0
0
0
./huffman.v
TREE
37
67
392
392
#POITUPLE#
11
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
35
36
11
2
TREE.automatic_out_of_bound_5_
TREE.automatic_out_of_bound_5_precond_
<signalCorrelation-vector>
0
0
0
1
38
0
0
0
./huffman.v
TREE
6
26
393
393
#POITUPLE#
12
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
37
38
11
2
TREE.automatic_out_of_bound_4_
TREE.automatic_out_of_bound_4_precond_
<signalCorrelation-vector>
0
0
0
1
39
0
0
0
./huffman.v
TREE
34
58
393
393
#POITUPLE#
13
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
39
40
11
2
TREE.automatic_out_of_bound_7_
TREE.automatic_out_of_bound_7_precond_
<signalCorrelation-vector>
0
0
0
1
40
0
0
0
./huffman.v
TREE
6
30
394
394
#POITUPLE#
14
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
41
42
11
2
TREE.automatic_out_of_bound_6_
TREE.automatic_out_of_bound_6_precond_
<signalCorrelation-vector>
0
0
0
1
41
0
0
0
./huffman.v
TREE
34
54
394
394
#POITUPLE#
15
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
(CTRL.current_state == STATE_INIT)
<signalCorrelation-vector>
1

0
0
1
1
0
0
0
./huffman.v
CTRL
11
24
61
61
#POITUPLE#
16
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
(CTRL.current_state == STATE_GETCNT)
<signalCorrelation-vector>
1

0
0
1
2
0
0
0
./huffman.v
CTRL
17
29
86
86
#POITUPLE#
17
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
(CTRL.current_state == STATE_CNTDONE)
<signalCorrelation-vector>
1

0
0
1
3
0
0
0
./huffman.v
CTRL
18
31
89
89
#POITUPLE#
18
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
(CTRL.current_state == STATE_SORT)
<signalCorrelation-vector>
1

0
0
1
4
0
0
0
./huffman.v
CTRL
17
27
94
94
#POITUPLE#
19
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
(CTRL.current_state == STATE_TREE)
<signalCorrelation-vector>
1

0
0
1
5
0
0
0
./huffman.v
CTRL
18
28
97
97
#POITUPLE#
20
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
(CTRL.current_state == STATE_RESORT)
<signalCorrelation-vector>
1

0
0
1
6
0
0
0
./huffman.v
CTRL
18
30
105
105
#POITUPLE#
21
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
(CTRL.current_state == STATE_ENCODE)
<signalCorrelation-vector>
1

0
0
1
7
0
0
0
./huffman.v
CTRL
18
30
103
103
#POITUPLE#
22
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
(CTRL.current_state == STATE_FINISH)
<signalCorrelation-vector>
1

0
0
1
8
0
0
0
./huffman.v
CTRL
18
30
115
115
#POITUPLE#
23
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
FSM_IS_LLCK (CTRL.current_state != STATE_INIT)
<signalCorrelation-vector>
1

0
0
1
9
0
0
0
./huffman.v
CTRL
3
13
85
85
#POITUPLE#
24
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
FSM_IS_DLCK (CTRL.current_state == STATE_INIT)
<signalCorrelation-vector>
1

0
0
1
10
0
0
0
./huffman.v
CTRL
3
13
85
85
#POITUPLE#
25
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
FSM_IS_DLCK (CTRL.current_state == STATE_GETCNT)
<signalCorrelation-vector>
1

0
0
1
11
0
0
0
./huffman.v
CTRL
3
15
87
87
#POITUPLE#
26
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
FSM_IS_DLCK (CTRL.current_state == STATE_CNTDONE)
<signalCorrelation-vector>
1

0
0
1
12
0
0
0
./huffman.v
CTRL
3
16
93
93
#POITUPLE#
27
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
FSM_IS_DLCK (CTRL.current_state == STATE_SORT)
<signalCorrelation-vector>
1

0
0
1
13
0
0
0
./huffman.v
CTRL
3
13
95
95
#POITUPLE#
28
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
FSM_IS_DLCK (CTRL.current_state == STATE_TREE)
<signalCorrelation-vector>
1

0
0
1
14
0
0
0
./huffman.v
CTRL
3
13
101
101
#POITUPLE#
29
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
FSM_IS_DLCK (CTRL.current_state == STATE_RESORT)
<signalCorrelation-vector>
1

0
0
1
15
0
0
0
./huffman.v
CTRL
3
15
107
107
#POITUPLE#
30
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
FSM_IS_DLCK (CTRL.current_state == STATE_ENCODE)
<signalCorrelation-vector>
1

0
0
1
16
0
0
0
./huffman.v
CTRL
3
15
113
113
#POITUPLE#
31
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
43
14
2
fsm
FSM_IS_DLCK (CTRL.current_state == STATE_FINISH)
<signalCorrelation-vector>
1

0
0
1
17
0
0
0
./huffman.v
CTRL
3
15
119
119
#POITUPLE#
32
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
42
0
0
0
./huffman.v
CTRL
1
1
55
55
#POITUPLE#
33
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CTRL
<signalCorrelation-vector>
0
0
0
1
43
0
0
0
./huffman.v
CTRL
55
56
72
72
#POITUPLE#
34
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
CTRL
<signalCorrelation-vector>
0
0
0
1
44
0
0
0
./huffman.v
CTRL
59
60
72
72
#POITUPLE#
35
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
45
0
0
0
./huffman.v
GRAYCOUNTER
1
1
148
148
#POITUPLE#
36
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
46
0
0
0
./huffman.v
GRAYCOUNTER
1
1
148
148
#POITUPLE#
37
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
47
0
0
0
./huffman.v
GRAYCOUNTER
3
10
185
193
#POITUPLE#
38
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
48
0
0
0
./huffman.v
SORT
1
1
200
200
#POITUPLE#
39
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
49
0
0
0
./huffman.v
SORT
1
1
200
200
#POITUPLE#
40
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SORT
<signalCorrelation-vector>
0
0
0
1
50
0
0
0
./huffman.v
SORT
22
37
229
229
#POITUPLE#
41
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
SORT
<signalCorrelation-vector>
0
0
0
1
51
0
0
0
./huffman.v
SORT
17
32
246
246
#POITUPLE#
42
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
52
0
0
0
./huffman.v
SORT
29
33
255
255
#POITUPLE#
43
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
53
0
0
0
./huffman.v
TREE
1
1
295
295
#POITUPLE#
44
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
54
0
0
0
./huffman.v
TREE
1
1
295
295
#POITUPLE#
45
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
55
0
0
0
./huffman.v
TREE
24
36
323
323
#POITUPLE#
46
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
56
0
0
0
./huffman.v
TREE
15
16
338
338
#POITUPLE#
47
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
57
0
0
0
./huffman.v
TREE
17
18
343
343
#POITUPLE#
48
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
58
0
0
0
./huffman.v
TREE
17
29
346
346
#POITUPLE#
49
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
59
0
0
0
./huffman.v
TREE
20
21
359
359
#POITUPLE#
50
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
60
0
0
0
./huffman.v
TREE
20
21
360
360
#POITUPLE#
51
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
61
0
0
0
./huffman.v
TREE
15
27
375
375
#POITUPLE#
52
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
62
0
0
0
./huffman.v
TREE
22
23
379
379
#POITUPLE#
53
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
63
0
0
0
./huffman.v
TREE
45
57
393
393
#POITUPLE#
54
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
64
0
0
0
./huffman.v
TREE
17
29
394
394
#POITUPLE#
55
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
TREE
<signalCorrelation-vector>
0
0
0
1
65
0
0
0
./huffman.v
TREE
9
22
395
395
#POITUPLE#
56
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
66
0
0
0
./huffman.v
TREE
3
10
363
401
#POITUPLE#
57
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
67
0
0
0
./huffman.v
ENCODE
1
1
407
407
#POITUPLE#
58
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
68
0
0
0
./huffman.v
ENCODE
1
1
407
407
#POITUPLE#
59
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
69
0
0
0
./huffman.v
ENCODE
24
25
445
445
#POITUPLE#
60
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
70
0
0
0
./huffman.v
ENCODE
28
29
445
445
#POITUPLE#
61
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
71
0
0
0
./huffman.v
ENCODE
11
21
445
445
#POITUPLE#
62
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
72
0
0
0
./huffman.v
ENCODE
24
25
446
446
#POITUPLE#
63
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
73
0
0
0
./huffman.v
ENCODE
28
29
446
446
#POITUPLE#
64
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
74
0
0
0
./huffman.v
ENCODE
11
21
446
446
#POITUPLE#
65
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
75
0
0
0
./huffman.v
ENCODE
24
25
447
447
#POITUPLE#
66
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
76
0
0
0
./huffman.v
ENCODE
28
29
447
447
#POITUPLE#
67
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
77
0
0
0
./huffman.v
ENCODE
11
21
447
447
#POITUPLE#
68
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
78
0
0
0
./huffman.v
ENCODE
24
25
448
448
#POITUPLE#
69
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
79
0
0
0
./huffman.v
ENCODE
28
29
448
448
#POITUPLE#
70
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
80
0
0
0
./huffman.v
ENCODE
11
21
448
448
#POITUPLE#
71
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
81
0
0
0
./huffman.v
ENCODE
24
25
449
449
#POITUPLE#
72
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
82
0
0
0
./huffman.v
ENCODE
28
29
449
449
#POITUPLE#
73
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
83
0
0
0
./huffman.v
ENCODE
11
21
449
449
#POITUPLE#
74
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
84
0
0
0
./huffman.v
ENCODE
24
25
450
450
#POITUPLE#
75
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
85
0
0
0
./huffman.v
ENCODE
28
29
450
450
#POITUPLE#
76
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
86
0
0
0
./huffman.v
ENCODE
11
21
450
450
#POITUPLE#
77
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
87
0
0
0
./huffman.v
ENCODE
15
19
462
462
#POITUPLE#
78
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
88
0
0
0
./huffman.v
ENCODE
20
21
463
463
#POITUPLE#
79
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
89
0
0
0
./huffman.v
ENCODE
17
18
464
464
#POITUPLE#
80
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
90
0
0
0
./huffman.v
ENCODE
8
26
481
481
#POITUPLE#
81
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
91
0
0
0
./huffman.v
ENCODE
10
37
484
484
#POITUPLE#
82
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
92
0
0
0
./huffman.v
ENCODE
25
26
485
485
#POITUPLE#
83
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
93
0
0
0
./huffman.v
ENCODE
18
28
486
486
#POITUPLE#
84
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
94
0
0
0
./huffman.v
ENCODE
10
41
491
491
#POITUPLE#
85
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
95
0
0
0
./huffman.v
ENCODE
25
26
492
492
#POITUPLE#
86
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
96
0
0
0
./huffman.v
ENCODE
18
28
493
493
#POITUPLE#
87
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
97
0
0
0
./huffman.v
ENCODE
8
27
497
497
#POITUPLE#
88
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
98
0
0
0
./huffman.v
ENCODE
23
24
498
498
#POITUPLE#
89
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
99
0
0
0
./huffman.v
ENCODE
17
29
499
499
#POITUPLE#
90
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
1
ENCODE
<signalCorrelation-vector>
0
0
0
1
100
0
0
0
./huffman.v
ENCODE
19
20
502
502
#POITUPLE#
91
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
101
0
0
0
./huffman.v
ENCODE
3
10
467
504
#POITUPLE#
92
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
102
0
0
0
./huffman.v

1
1
1
1
#POITUPLE#
93
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
103
0
0
0
./huffman.v
GRAYCOUNTER
56
72
191
191
#POITUPLE#
94
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
104
0
0
0
./huffman.v
GRAYCOUNTER
20
36
191
191
#POITUPLE#
95
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
105
0
0
0
./huffman.v
TREE
15
27
375
375
#POITUPLE#
96
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
106
0
0
0
./huffman.v
TREE
48
60
392
392
#POITUPLE#
97
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
107
0
0
0
./huffman.v
TREE
45
57
393
393
#POITUPLE#
98
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
108
0
0
0
./huffman.v
TREE
17
29
394
394
#POITUPLE#
99
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
109
0
0
0
./huffman.v
ENCODE
3
26
456
457
#POITUPLE#
100
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
110
0
0
0
./huffman.v
ENCODE
3
18
458
459
#POITUPLE#
101
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
111
0
0
0
./huffman.v
ENCODE
3
19
460
461
#POITUPLE#
102
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
112
0
0
0
./huffman.v
ENCODE
14
20
485
485
#POITUPLE#
103
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
113
0
0
0
./huffman.v
ENCODE
6
9
483
488
#POITUPLE#
104
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
114
0
0
0
./huffman.v
ENCODE
20
32
491
491
#POITUPLE#
105
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
115
0
0
0
./huffman.v
ENCODE
14
20
492
492
#POITUPLE#
106
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
19
0
<signalCorrelation-vector>
0
0
0
1
116
0
0
0
./huffman.v
ENCODE
6
9
490
495
#POITUPLE#
107
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
44
19
0
<signalCorrelation-vector>
0
0
0
1
117
0
0
0
./huffman.v

13
22
6
6
#POITUPLE#
108
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
45
19
0
<signalCorrelation-vector>
0
0
0
1
118
0
0
0
./huffman.v

7
17
5
5
#PROPERTYTUPLE#
1
15
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_INIT_prop_1
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(CTRL.current_state == STATE_INIT)
0
#PROPERTYTUPLE#
2
16
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_GETCNT_prop_2
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(CTRL.current_state == STATE_GETCNT)
0
#PROPERTYTUPLE#
3
17
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_CNTDONE_prop_3
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(CTRL.current_state == STATE_CNTDONE)
0
#PROPERTYTUPLE#
4
18
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_SORT_prop_4
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(CTRL.current_state == STATE_SORT)
0
#PROPERTYTUPLE#
5
19
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_TREE_prop_5
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(CTRL.current_state == STATE_TREE)
0
#PROPERTYTUPLE#
6
20
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_RESORT_prop_6
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(CTRL.current_state == STATE_RESORT)
0
#PROPERTYTUPLE#
7
21
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_ENCODE_prop_7
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(CTRL.current_state == STATE_ENCODE)
0
#PROPERTYTUPLE#
8
22
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM>
1
<SL_AUTO_FORMAL_FSM>
unprocessed
?

0
0
1
0



fsm_state_cover_STATE_FINISH_prop_8
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_cover
<property-progress-state-list>
1
1
1
(CTRL.current_state == STATE_FINISH)
0
#PROPERTYTUPLE#
9
23
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
14
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_livelock_STATE_INIT_prop_9
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_livelock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
10
24
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_INIT_prop_10
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
11
25
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_GETCNT_prop_11
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
12
26
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_CNTDONE_prop_12
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
13
27
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_SORT_prop_13
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
14
28
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_TREE_prop_14
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
15
29
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_RESORT_prop_15
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
16
30
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_ENCODE_prop_16
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
17
31
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
1
<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_STATE_FINISH_prop_17
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
18
1
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_18
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(~ENCODE.reset & (ENCODE.control_signal == 3'b110) & ({4'b0, ENCODE.tree_cnt} < 8'b1010)) |-> (ENCODE.tree_cnt <= 4'b1001)
0
#PROPERTYTUPLE#
19
2
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_19
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
20
2
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_20
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
21
2
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_21
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
22
2
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_22
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
23
2
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_23
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
24
2
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_24
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
25
3
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_25
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(~ENCODE.reset & (ENCODE.control_signal == 3'b110) & ({4'b0, ENCODE.tree_cnt} < 8'b1010)) |-> (({28'b0, ENCODE.tree_cnt} + 32'b1) <= 32'b1001)
0
#PROPERTYTUPLE#
26
4
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_26
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
27
4
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_27
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
28
4
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_28
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
29
4
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_29
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
30
4
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_30
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
31
4
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_31
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
32
5
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_32
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(~GRAYCOUNTER.reset & (GRAYCOUNTER.control_signal == 3'b1)) |-> ((GRAYCOUNTER.gray_data - 8'b1) <= 8'b101)
0
#PROPERTYTUPLE#
33
6
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_33
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(~GRAYCOUNTER.reset & (GRAYCOUNTER.control_signal == 3'b1)) |-> ((GRAYCOUNTER.gray_data - 8'b1) <= 8'b101)
0
#PROPERTYTUPLE#
34
7
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_34
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(~TREE.reset & (TREE.control_signal == 3'b100)) |-> (TREE.tree_cnt <= 4'b1001)
0
#PROPERTYTUPLE#
35
8
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_35
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(~TREE.reset & (TREE.control_signal == 3'b100)) |-> (({28'b0, TREE.tree_cnt} + 32'b1) <= 32'b1001)
0
#PROPERTYTUPLE#
36
9
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_36
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(~TREE.reset & (TREE.control_signal == 3'b101)) |-> (TREE.sort_cnt <= 3'b101)
0
#PROPERTYTUPLE#
37
10
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_37
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
(~TREE.reset & (TREE.control_signal == 3'b101)) |-> (({29'b0, TREE.sort_cnt} + 32'b1) <= 32'b101)
0
#PROPERTYTUPLE#
38
11
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_38
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
39
12
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_39
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
40
13
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_40
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#PROPERTYTUPLE#
41
14
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_41
0
<covered_reset>
0
<waiver-info>
1
0
<sva-suffix>
<property-progress-state-list>
1
16777217
1
N_A
0
#MESSAGETUPLE#
0
42
32
FIL_MS_DUNM
Warning
"Module name 'controlUnit' differs from file name 'huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
43
33
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit CTRL"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
44
34
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit CTRL"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
45
35
FIL_NR_MMOD
Warning
"More than one design-unit definition in file './huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
46
36
FIL_MS_DUNM
Warning
"Module name 'grayCounter' differs from file name 'huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
47
37
CAS_NR_DEFN
Error
"Case statement incomplete, without a default clause"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
48
38
FIL_NR_MMOD
Warning
"More than one design-unit definition in file './huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
49
39
FIL_MS_DUNM
Warning
"Module name 'sorting' differs from file name 'huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
50
40
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit SORT. LHS operand is 3 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
51
41
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit SORT. LHS operand is 3 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
52
42
CST_MS_LPDZ
Warning
"Constant '8'b0' will be left-padded by 6 '0' bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
53
43
FIL_NR_MMOD
Warning
"More than one design-unit definition in file './huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
54
44
FIL_MS_DUNM
Warning
"Module name 'huffTree' differs from file name 'huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
55
45
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit TREE. LHS operand 'tree_cnt' is 4 bits, RHS operand '2' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
56
46
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit TREE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
57
47
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit TREE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
58
48
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit TREE. LHS operand 'sort_cnt' is 3 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
59
49
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit TREE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
60
50
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit TREE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
61
51
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit TREE. LHS operand 'tree_cnt' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
62
52
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit TREE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
63
53
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit TREE. LHS operand 'sort_cnt' is 3 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
64
54
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit TREE. LHS operand 'sort_cnt' is 3 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
65
55
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit TREE. LHS operand is 3 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
66
56
CAS_NR_DEFN
Error
"Case statement incomplete, without a default clause"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
67
57
FIL_NR_MMOD
Warning
"More than one design-unit definition in file './huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
68
58
FIL_MS_DUNM
Warning
"Module name 'encodeHuff' differs from file name 'huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
69
59
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
70
60
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
71
61
OPR_NR_UREL
Warning
"Unequal length operands in relational operator (padding produces incorrect result) in module/design-unit ENCODE -- LHS operand is 32 bits, RHS operand is 8 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
72
62
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
73
63
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
74
64
OPR_NR_UREL
Warning
"Unequal length operands in relational operator (padding produces incorrect result) in module/design-unit ENCODE -- LHS operand is 32 bits, RHS operand is 8 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
75
65
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
76
66
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
77
67
OPR_NR_UREL
Warning
"Unequal length operands in relational operator (padding produces incorrect result) in module/design-unit ENCODE -- LHS operand is 32 bits, RHS operand is 8 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
78
68
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
79
69
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
80
70
OPR_NR_UREL
Warning
"Unequal length operands in relational operator (padding produces incorrect result) in module/design-unit ENCODE -- LHS operand is 32 bits, RHS operand is 8 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
81
71
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
82
72
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
83
73
OPR_NR_UREL
Warning
"Unequal length operands in relational operator (padding produces incorrect result) in module/design-unit ENCODE -- LHS operand is 32 bits, RHS operand is 8 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
84
74
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
85
75
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
86
76
OPR_NR_UREL
Warning
"Unequal length operands in relational operator (padding produces incorrect result) in module/design-unit ENCODE -- LHS operand is 32 bits, RHS operand is 8 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
87
77
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
88
78
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
89
79
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
90
80
OPR_NR_UREL
Warning
"Unequal length operands in relational operator (padding produces incorrect result) in module/design-unit ENCODE -- LHS operand is 4 bits, RHS operand is 8 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
91
81
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit ENCODE. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
92
82
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
93
83
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit ENCODE. LHS operand 'idx[i]' is 8 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
94
84
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit ENCODE. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
95
85
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
96
86
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit ENCODE. LHS operand 'idx[i]' is 8 bits, RHS operand '1' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
97
87
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered (padding produces incorrect result) in module/design-unit ENCODE. LHS operand is 4 bits, RHS operand is 8 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
98
88
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
99
89
OPR_NR_UEOP
Warning
"Unequal length operand in bit/arithmetic operator addition in module/design-unit ENCODE. LHS operand 'tree_cnt' is 4 bits, RHS operand '2' is 32 bits"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
100
90
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in module/design-unit ENCODE"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
101
91
CAS_NR_DEFN
Error
"Case statement incomplete, without a default clause"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
102
92
FIL_NR_MMOD
Warning
"More than one design-unit definition in file './huffman.v'"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
103
93
IDX_NR_ORNG
Warning
"Variable index/range selection of '(gray_data - 8'b01)' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
104
94
IDX_NR_ORNG
Warning
"Variable index/range selection of '(gray_data - 8'b01)' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
105
95
IDX_NR_ORNG
Warning
"Variable index/range selection of '(tree_cnt + 1)' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
106
96
IDX_NR_ORNG
Warning
"Variable index/range selection of '(sort_cnt + 1)' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
107
97
IDX_NR_ORNG
Warning
"Variable index/range selection of '(sort_cnt + 1)' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
108
98
IDX_NR_ORNG
Warning
"Variable index/range selection of '(sort_cnt + 1)' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
109
99
LOP_NR_GLID
Warning
"The loop variable 'i' is used in multiple always blocks"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
110
100
LOP_NR_GLID
Warning
"The loop variable 'i' is used in multiple always blocks"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
111
101
LOP_NR_GLID
Warning
"The loop variable 'i' is used in multiple always blocks"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
112
102
IDX_NR_ORNG
Warning
"Variable index/range selection of 'idx[i]' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
113
103
LOP_NR_GLID
Warning
"The loop variable 'i' is used in multiple always blocks"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
114
104
IDX_NR_ORNG
Warning
"Variable index/range selection of '(tree_cnt + 1)' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
115
105
IDX_NR_ORNG
Warning
"Variable index/range selection of 'idx[i]' is potentially outside the defined range"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
116
106
LOP_NR_GLID
Warning
"The loop variable 'i' is used in multiple always blocks"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
117
107
MOD_NO_IPRG
Warning
"Input port 'gray_data' of top-level module is not a register"
0
<label>

<waivers>
0
0
1
#MESSAGETUPLE#
0
118
108
MOD_NO_IPRG
Warning
"Input port 'gray_valid' of top-level module is not a register"
0
<label>

<waivers>
0
0
1
#MODULETUPLE#
1
controlUnit
1
1
#MODULETUPLE#
2
grayCounter
1
2
#MODULETUPLE#
3
sorting
1
3
#MODULETUPLE#
4
huffTree
1
4
#MODULETUPLE#
5
encodeHuff
1
5
#INSTANCETUPLE#
1
CTRL
1
#INSTANCETUPLE#
2
GRAYCOUNTER
2
#INSTANCETUPLE#
3
SORT
3
#INSTANCETUPLE#
4
TREE
4
#INSTANCETUPLE#
5
ENCODE
5
#SCANHISTORYTUPLE#
0
0
0
<source-checksums>
0
<tag-category>
0
<tag-defenition>
19

23

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle to its original value at any point of time.
ARY_IS_OOBI
20
   A bit/part select reference in an expression has an index specification
   outside of the defined range of the variable.
   This can lead to unexpected results. It is
   recommended that this reference be modified such that the index/subrange
   falls within the defined range.
   The following code illustrates the problem.
   module test1 (a, b, out1);
   input [3:0] a;
   input [3:0] b;
   output out1;
   wire [3:0] a;
   reg [2:0] out1;
   wire [2:-1] q;
   wire [2:-4] w;
   always @(a or b)
       out1 = q[4] & b[3];
       assign a[3] = out1[3];
     assign q = w[1+:3];
   endmodule
   In the above code, 'q[4]' and 'out1[3]' are used, which are outside the defined range.
ASG_IS_XRCH
12
   A reachable X assignment was detected in the design.
   If the X assignment is reachable, it will become
   an active X source. 'X' source present in the design can lead to unexpected functionality.

   The following examples illustrates this problem:
   always @(port_a or port_b or port_c or port_d)
   casez(port_d)
       2'b00: port_e = port_a;
       2'b01: port_e = port_b;
       2'b10: port_e = port_c;
       2'b11: port_e = 4'b00xx;
   endcase
BLK_NO_RCHB
20
   Unreachable block statement was detected. This needs to be reviewed to determine if this is intentional or undesired. RTL needs to be modified accordingly.
   The following example illustrates the issue:

   module blkif (out, a, b);
   input a, b;
   output out;
   reg out;
   wire sel;
   assign sel = 1'b1;
   always @(sel or a or b)
   begin
   if (sel)
       out <= a;
   else
       out <= b;
   end
  endmodule
  In the given example, a violation is reported as 'sel' has a 
  a constant value due to which one branch of the 'if' block is not reachable.

BUS_IS_CONT
8
   The specified bus has multiple drivers which can
   be active simultaneously. This may lead to signal/register
   having undefined/unexpected value.

   The following example illustrates the problem:
   assign sig_a = var_a;
   assign sig_a = var_b;
   In the above example, 'sig_a' is multiply driven.
BUS_IS_FLOT
21
   A bus without any driver was detected. This could be unintentional and can lead to unexpected functionality. 

   Following example illustrates this scenario:
   module mod_a(port_a, port_b, port_c, reg_a, reg_b, reg_c);
       input [1:0] port_a, port_b, port_c;
       output [1:0] reg_a, reg_b, reg_c;
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;

       assign wire_a = port_a;
       assign reg_a = wir_a;
       assign reg_b = wir_b;

   endmodule

   reg_b is a floating bus. 
   Design needs to be remodelled to avoid this problem.
CAS_IS_DFRC
31
   The case statement has a default case which is reachable. This could be a result of an incompletely specified case.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 3'b000;
       else
           state <= next;
   always @(state)
   begin
   case(state)
       3'b000: 
           next = 3'b001;
       3'b001: 
           if (en)
               next = 3'b010;
           else
               next = 3'b011;
       3'b010: 
               next = 3'b100;
       3'b011: 
               next = 3'b101;
       default:
               next = 3'bxxx;
   endcase
   end
   endmodule
CAS_NO_PRIO
16
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'priority' keyword, does not have all the cases covered. 
   The following example illustrates this problem:
   module mod_a (port_a, port_b, port_c);
       input [3:0] port_a;
       input [1:0] port_c;
       output port_b;
       reg port_b;
       always @(port_c)
       begin
           priority case(port_c)
           2'b01 : port_b = port_a[1];
           2'b10 : port_b = port_a[2];
           2'b11 : port_b = port_a[3];
       endcase
       end
   endmodule
CAS_NO_UNIQ
18
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'unique' keyword, has more than one case item that matches the
   case expression.
   The following example illustrates this problem:
   reg  [3:0]  reg_a;
   always @(posedge clk)
   begin
       reg_a = 12;
       unique case ( reg_a )
       6, 12, 14:  out_a = 32'd10012;
       2, 6, 7:    out_a = 32'd10015;
       3, 12, 10:  out_a = 32'd50009;
       default:    out_a = 32'd0;
   endcase
   end

   In the above code example, 'reg_a' is used as the case expression in a
   'unique case' statement, where two of the case item expressions are 12.
   It is recommended that case item expressions are mutually exclusive.
EXP_IS_OVFL
20
   Arithmetic operation results in overflow of bits leading to potential loss of data.
   The following example illustrates the problem:

   module mod_a();
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;
       assign wir_a = reg_a + 2'd2;
       assign wir_b = reg_b + 2'b11;
       assign wir_c = reg_c - 2'b11;
   endmodule

   In the above code, 2-bit wires, wir_a, wir_b, wir_c                
   are being assigned a value that can be greater than
   the maximum value that it can hold. This can lead to loss
   of bits. 
   Remodel the design to avoid this violation.
FSM_IS_DLCK
45
   A deadlock situation has been detected for a state of the FSM. This can occur if either
   there is no outgoing edge from the current state or the condition of the outgoing edge
   cannot be met. To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (din, a_rst, clk, z_o);
      input  din, a_rst,clk;
      output z_o;
      reg z_o;
      parameter [1:0] s0=0, s1=1, s2=2;
      reg [1:0] ps, ns;
      // sequential block
      always @ (posedge clk or posedge a_rst)
      begin: seq_block
         if (a_rst)
            ps = s0;
         else
            ps = ns;
      end

      // combinational block
      always @ (ps or din)
      begin: comb_block
         ns  = s0;
         z_o = 1'b1;
         case (ps)
           s0: begin
             z_o = 1'b0;
              end
           s1: begin
                if (din == 1'b0)
                   ns = s0;
                else
                   ns = s2;
              end
           s2: begin
                if (din == 1'b1)
                   ns = s1;
                else
                   ns = s0;
              end
         endcase
      end
   endmodule
   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported.
FSM_IS_LLCK
62
   Livelock condition detected for the FSM. The states of the processes involved in this
   condition constantly change with regard to one another but do not progress to some other state.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (err, ack,req, clk, rst);
   output err;
   output [3:0] ack;
   input [3:0] req;
   input clk, rst;
   reg err;
   reg [3:0] ack;
   reg [2:0] state, next;
   integer i;
   always @(posedge clk)
      if (rst)
        state <= 3'b000;
      else
        state <= next;
   always @(state or req)
   begin
      next = 3'bxxx;
      err = 0;
      ack = 0;
    case(state)
           3'b000: begin
                  case(req)
                     4'b0001 : next = 3'b001;
                     default : next = 3'b000;
                 endcase
                 end
           3'b001: begin
                  case(req)
                     4'b0010 : next = 3'b010;
                     default : next = 3'b001;
                 endcase
                 ack[0] = 1;
                 ack[1] = 1;
               end
           3'b010: begin
                  case(req)
                     4'b0100 : next = 3'b011;
                 endcase
                 ack[1] = 1;
                 ack[2] = 1;
               end
           3'b011: begin
                  case(req)
                     4'b1000 : next = 3'b100; // missing default statement
                 endcase
                 ack[3] = 1;
               end
           3'b100: begin
                  case(req)
                     4'b0000 : next = 3'b000;
                     default : next = 3'b100;
                 endcase
                 err = 1;
                 end
      endcase
      end
   endmodule
   In the given example, a Livelock is detected at state 3'b011 and a violation is reported.
FSM_NO_MTRN
36
   An unreachable consequent transition in a FSM has been detected. There is no 
   scenario where the mentioned source state will move to the first target state 
   and then to the next target state in sequence.

   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 2'b00;
       else
           state <= next;
   always @(state)
   begin
   case(state)
          2'b00: 
            next = 2'b01;
           2'b01: 
             if (en)
                 next = 2'b10;
             else
                 next = 2'b11;
           2'b10: 
             next = 2'b11;
           2'b11: 
             next = 2'b00;
           default:
             next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 and then to 2'b11 is unreachable.
FSM_NO_RCHB
33
   There are unreachable states in the specified FSM. The unreachable
   states may create extra states that were not intended.
   The tool is unable to perform analysis for reachable states if variables
   are used in the combinational logic for the next state computations
   and therefore, takes a pessimistic approach.

   params FSMURS { fsm_states_in_default_clause="no/yes" }
   The default value for this parameter is 'no'.
   By default, the states that can only be reached from the default clause
   of the case statement are not considered for next state computations
   and are reported as unreachable states in the FSM.
   When the value of the parameter is set to 'yes', the tool
   considers the states in the default clause of the case statement as
   reachable.

   The following code illustrates the occurrence of FSMURS

   pro_comb : process (fsm, d)
   begin
       case fsm is
         when State_0 =>
             z <= '0';
             next_fsm <= State_1;
         when State_1 =>
             z <= '1';
             next_fsm <= State_0;
         when State_2 =>
             z <= d;
             next_fsm <= State_0;
       end case;
   end process pro_comb;
   In the above code,'State_2' is reported as an unreachable state because
  there is no path to this state from any other valid state in the FSM.
FSM_NO_TRRN
33
   An unreachable transition in a FSM has been detected. There is no scenario where the mentioned source state will move to the mentioned target state.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [1:0] state, next;
   wire en;
   always @(posedge clk)
      if (rst)
        state <= 2'b00;
      else
        state <= next;
   always @(state)
   begin
   case(state)
           2'b00: 
             next = 2'b01;
           2'b01: 
               if (en)
                   next = 2'b10;
               else
                   next = 2'b11;
           2'b10: 
               next = 2'b11;
           2'b11: 
               next = 2'b00;
           default:
               next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 is unreachable. 
SIG_IS_DLCK
46
   A deadlock situation has been detected for a signal.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   
   module FSM (din, a_rst, clk, z_o);
     input  din, a_rst,clk;
     output z_o;
     reg z_o;
     parameter [1:0] s0=0, s1=1, s2=2;
     reg [1:0] ps, ns;
     // sequential block
     always @ (posedge clk or posedge a_rst)
     begin: seq_block
       if (a_rst)
          ps = s0;
       else
          ps = ns;
     end

     // combinational block
     always @ (ps or din)
     begin: comb_block
        ns  = s0;
        z_o = 1'b1;
        case (ps)
          s0: begin
           z_o = 1'b0;
              end
          s1: begin
                if (din == 1'b0)
                  ns = s0;
                else
                  ns = s2;
              end
          s2: begin
                if (din == 1'b1)
                  ns = s1;
                else
                 ns = s0;
             end
           endcase
         end
    endmodule

   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported
SIG_IS_STCK
17
   A logic element stuck at a constant value has been detected. There is no design scenario where the logic element will get any other value. 
   The following example illustrates this scenario

   module mod_a(clk, rst, port_a, port_b);
      input clk, rst, port_a;
      output port_b;
      reg port_b;
      always @(posedge clk or negedge rst)
      begin
      if (!rst)
          port_b = 1'b1;
      else
          port_b = port_a | 1'b1;
      end
   endmodule
   In this example 'port_b' is always stuck at '1'b1'. 
   To avoid this violation, modify the RTL.
SIG_NO_TGFL
24
   The signal has not toggled from 1 to 0. Modify the RTL and rerun the design.
   Consider the given example:
   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle from 1 to 0 at any point of time.
SIG_NO_TGRS
25
   The signal has not toggled from 0 to 1. Modify the RTL and rerun the design.
   Consider the given example:

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for LSB of count1, in which
   the signal does not toggle from 0 to1 at any point of time.
<superLintPoiType-tagAndMessage>
19
ARITHMETIC_OVERFLOW
EXP_IS_OVFL
Arithmetic overflow failure found.
CONTENTION_BUS
BUS_IS_CONT
Contention bus failure found in bus "%1".
DEAD_CODE
BLK_NO_RCHB
The block is not reachable.
DEFAULT_CASE
CAS_IS_DFRC
A reachable default case was found.
FLOATING_BUS
BUS_IS_FLOT
Floating bus failure found in bus "%1".
FSM_MULTI_TRANS_COVER
FSM_NO_MTRN
Unreachable consequence transitions (%d1->%d2->%d3) found in the FSM "%1".
FSM_STATE_COVER
FSM_NO_RCHB
Unreachable states found (%d) in the FSM "%1".
FSM_STATE_DEADLOCK
FSM_IS_DLCK
A deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_LIVELOCK
FSM_IS_LLCK
Livelock condition found (%d) in the FSM "%1".
FSM_TRANS_COVER
FSM_NO_TRRN
Unreachable transitions found (%d1->%d2) in the FSM "%1".
OUT_OF_BOUND_INDEXING
ARY_IS_OOBI
Out-of-bound indexing failure found.
PRIORITY_CASE
CAS_NO_PRIO
Priority case failure found.
SIGNALS_DEADLOCK_SIGNALS
SIG_IS_DLCK
The signal "%1" is a deadlock signal.
SIGNALS_STUCKAT
SIG_IS_STCK
The signal "%1" is stuck-at %s.
SIGNALS_TOGGLE_FALL
SIG_NO_TGFL
The signal "%1" has not toggled from 1 to 0.
SIGNALS_TOGGLE_RISE
SIG_NO_TGRS
The signal "%1" has not toggled from 0 to 1.
SIGNALS_TOGGLE_STABLE
SIG_NO_TGST
The signal "%1" has not toggled stable.
UNIQUE_CASE
CAS_NO_UNIQ
Unique case failure found.
X_ASSIGNMENT
ASG_IS_XRCH
A reachable x-assignment was found.
<top-model-name>
huffman
<progress-events>
1
1612108800
1
<alias-tag>
0
<tag-mode>
0
<property-category-is-enabled>
3
AUTO_FORMAL_BUS
AUTO_FORMAL_FSM
AUTO_FORMAL_OUT_OF_BOUND_INDEXING
<hal-category-is-enabled>
0
<candidate-merged-group>
140
$prop$./huffman.v85119
./huffman.v
85
119


2
17
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
$prop$./huffman.v191191
./huffman.v
191
191


2
2
32
33
$prop$./huffman.v374374
./huffman.v
374
374


2
1
34
$prop$./huffman.v375375
./huffman.v
375
375


2
1
35
$prop$./huffman.v392392
./huffman.v
392
392


2
2
36
37
$prop$./huffman.v393393
./huffman.v
393
393


2
2
38
39
$prop$./huffman.v394394
./huffman.v
394
394


2
2
40
41
$prop$./huffman.v484484
./huffman.v
484
484


2
1
18
$prop$./huffman.v485485
./huffman.v
485
485


2
6
19
20
21
22
23
24
$prop$./huffman.v491491
./huffman.v
491
491


2
1
25
$prop$./huffman.v492492
./huffman.v
492
492


2
6
26
27
28
29
30
31
$prop$ARY_IS_OOBI./huffman.v191191
./huffman.v
191
191
ARY_IS_OOBI

0
2
32
33
$prop$ARY_IS_OOBI./huffman.v374374
./huffman.v
374
374
ARY_IS_OOBI

0
1
34
$prop$ARY_IS_OOBI./huffman.v375375
./huffman.v
375
375
ARY_IS_OOBI

0
1
35
$prop$ARY_IS_OOBI./huffman.v392392
./huffman.v
392
392
ARY_IS_OOBI

0
2
36
37
$prop$ARY_IS_OOBI./huffman.v393393
./huffman.v
393
393
ARY_IS_OOBI

0
2
38
39
$prop$ARY_IS_OOBI./huffman.v394394
./huffman.v
394
394
ARY_IS_OOBI

0
2
40
41
$prop$ARY_IS_OOBI./huffman.v484484
./huffman.v
484
484
ARY_IS_OOBI

0
1
18
$prop$ARY_IS_OOBI./huffman.v485485
./huffman.v
485
485
ARY_IS_OOBI

0
6
19
20
21
22
23
24
$prop$ARY_IS_OOBI./huffman.v491491
./huffman.v
491
491
ARY_IS_OOBI

0
1
25
$prop$ARY_IS_OOBI./huffman.v492492
./huffman.v
492
492
ARY_IS_OOBI

0
6
26
27
28
29
30
31
$prop$FSM_IS_DLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_DLCK

0
8
10
11
12
13
14
15
16
17
$prop$FSM_IS_LLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_LLCK

0
1
9
$prop$FSM_NO_RCHB./huffman.v85119
./huffman.v
85
119
FSM_NO_RCHB

0
8
1
2
3
4
5
6
7
8
Error$msg$./huffman.v185193
./huffman.v
185
193

Error
3
1
47
Error$msg$./huffman.v363401
./huffman.v
363
401

Error
3
1
66
Error$msg$./huffman.v467504
./huffman.v
467
504

Error
3
1
101
Error$msg$CAS_NR_DEFN./huffman.v185193
./huffman.v
185
193
CAS_NR_DEFN
Error
1
1
47
Error$msg$CAS_NR_DEFN./huffman.v363401
./huffman.v
363
401
CAS_NR_DEFN
Error
1
1
66
Error$msg$CAS_NR_DEFN./huffman.v467504
./huffman.v
467
504
CAS_NR_DEFN
Error
1
1
101
Warning$msg$./huffman.v11
./huffman.v
1
1

Warning
3
1
102
Warning$msg$./huffman.v55
./huffman.v
5
5

Warning
3
1
118
Warning$msg$./huffman.v66
./huffman.v
6
6

Warning
3
1
117
Warning$msg$./huffman.v5555
./huffman.v
55
55

Warning
3
1
42
Warning$msg$./huffman.v7272
./huffman.v
72
72

Warning
3
2
43
44
Warning$msg$./huffman.v148148
./huffman.v
148
148

Warning
3
2
45
46
Warning$msg$./huffman.v191191
./huffman.v
191
191

Warning
3
2
103
104
Warning$msg$./huffman.v200200
./huffman.v
200
200

Warning
3
2
48
49
Warning$msg$./huffman.v229229
./huffman.v
229
229

Warning
3
1
50
Warning$msg$./huffman.v246246
./huffman.v
246
246

Warning
3
1
51
Warning$msg$./huffman.v255255
./huffman.v
255
255

Warning
3
1
52
Warning$msg$./huffman.v295295
./huffman.v
295
295

Warning
3
2
53
54
Warning$msg$./huffman.v323323
./huffman.v
323
323

Warning
3
1
55
Warning$msg$./huffman.v338338
./huffman.v
338
338

Warning
3
1
56
Warning$msg$./huffman.v343343
./huffman.v
343
343

Warning
3
1
57
Warning$msg$./huffman.v346346
./huffman.v
346
346

Warning
3
1
58
Warning$msg$./huffman.v359359
./huffman.v
359
359

Warning
3
1
59
Warning$msg$./huffman.v360360
./huffman.v
360
360

Warning
3
1
60
Warning$msg$./huffman.v375375
./huffman.v
375
375

Warning
3
2
61
105
Warning$msg$./huffman.v379379
./huffman.v
379
379

Warning
3
1
62
Warning$msg$./huffman.v392392
./huffman.v
392
392

Warning
3
1
106
Warning$msg$./huffman.v393393
./huffman.v
393
393

Warning
3
2
63
107
Warning$msg$./huffman.v394394
./huffman.v
394
394

Warning
3
2
64
108
Warning$msg$./huffman.v395395
./huffman.v
395
395

Warning
3
1
65
Warning$msg$./huffman.v407407
./huffman.v
407
407

Warning
3
2
67
68
Warning$msg$./huffman.v445445
./huffman.v
445
445

Warning
3
3
69
70
71
Warning$msg$./huffman.v446446
./huffman.v
446
446

Warning
3
3
72
73
74
Warning$msg$./huffman.v447447
./huffman.v
447
447

Warning
3
3
75
76
77
Warning$msg$./huffman.v448448
./huffman.v
448
448

Warning
3
3
78
79
80
Warning$msg$./huffman.v449449
./huffman.v
449
449

Warning
3
3
81
82
83
Warning$msg$./huffman.v450450
./huffman.v
450
450

Warning
3
3
84
85
86
Warning$msg$./huffman.v456457
./huffman.v
456
457

Warning
3
1
109
Warning$msg$./huffman.v458459
./huffman.v
458
459

Warning
3
1
110
Warning$msg$./huffman.v460461
./huffman.v
460
461

Warning
3
1
111
Warning$msg$./huffman.v462462
./huffman.v
462
462

Warning
3
1
87
Warning$msg$./huffman.v463463
./huffman.v
463
463

Warning
3
1
88
Warning$msg$./huffman.v464464
./huffman.v
464
464

Warning
3
1
89
Warning$msg$./huffman.v481481
./huffman.v
481
481

Warning
3
1
90
Warning$msg$./huffman.v483488
./huffman.v
483
488

Warning
3
5
91
92
93
112
113
Warning$msg$./huffman.v490495
./huffman.v
490
495

Warning
3
6
94
95
96
114
115
116
Warning$msg$./huffman.v497497
./huffman.v
497
497

Warning
3
1
97
Warning$msg$./huffman.v498498
./huffman.v
498
498

Warning
3
1
98
Warning$msg$./huffman.v499499
./huffman.v
499
499

Warning
3
1
99
Warning$msg$./huffman.v502502
./huffman.v
502
502

Warning
3
1
100
Warning$msg$ASG_NS_TRNB./huffman.v7272
./huffman.v
72
72
ASG_NS_TRNB
Warning
1
2
43
44
Warning$msg$ASG_NS_TRNB./huffman.v338338
./huffman.v
338
338
ASG_NS_TRNB
Warning
1
1
56
Warning$msg$ASG_NS_TRNB./huffman.v343343
./huffman.v
343
343
ASG_NS_TRNB
Warning
1
1
57
Warning$msg$ASG_NS_TRNB./huffman.v359359
./huffman.v
359
359
ASG_NS_TRNB
Warning
1
1
59
Warning$msg$ASG_NS_TRNB./huffman.v360360
./huffman.v
360
360
ASG_NS_TRNB
Warning
1
1
60
Warning$msg$ASG_NS_TRNB./huffman.v379379
./huffman.v
379
379
ASG_NS_TRNB
Warning
1
1
62
Warning$msg$ASG_NS_TRNB./huffman.v445445
./huffman.v
445
445
ASG_NS_TRNB
Warning
1
2
69
70
Warning$msg$ASG_NS_TRNB./huffman.v446446
./huffman.v
446
446
ASG_NS_TRNB
Warning
1
2
72
73
Warning$msg$ASG_NS_TRNB./huffman.v447447
./huffman.v
447
447
ASG_NS_TRNB
Warning
1
2
75
76
Warning$msg$ASG_NS_TRNB./huffman.v448448
./huffman.v
448
448
ASG_NS_TRNB
Warning
1
2
78
79
Warning$msg$ASG_NS_TRNB./huffman.v449449
./huffman.v
449
449
ASG_NS_TRNB
Warning
1
2
81
82
Warning$msg$ASG_NS_TRNB./huffman.v450450
./huffman.v
450
450
ASG_NS_TRNB
Warning
1
2
84
85
Warning$msg$ASG_NS_TRNB./huffman.v462462
./huffman.v
462
462
ASG_NS_TRNB
Warning
1
1
87
Warning$msg$ASG_NS_TRNB./huffman.v463463
./huffman.v
463
463
ASG_NS_TRNB
Warning
1
1
88
Warning$msg$ASG_NS_TRNB./huffman.v464464
./huffman.v
464
464
ASG_NS_TRNB
Warning
1
1
89
Warning$msg$ASG_NS_TRNB./huffman.v485485
./huffman.v
485
485
ASG_NS_TRNB
Warning
1
1
92
Warning$msg$ASG_NS_TRNB./huffman.v492492
./huffman.v
492
492
ASG_NS_TRNB
Warning
1
1
95
Warning$msg$ASG_NS_TRNB./huffman.v498498
./huffman.v
498
498
ASG_NS_TRNB
Warning
1
1
98
Warning$msg$ASG_NS_TRNB./huffman.v502502
./huffman.v
502
502
ASG_NS_TRNB
Warning
1
1
100
Warning$msg$CST_MS_LPDZ./huffman.v255255
./huffman.v
255
255
CST_MS_LPDZ
Warning
1
1
52
Warning$msg$FIL_MS_DUNM./huffman.v5555
./huffman.v
55
55
FIL_MS_DUNM
Warning
1
1
42
Warning$msg$FIL_MS_DUNM./huffman.v148148
./huffman.v
148
148
FIL_MS_DUNM
Warning
1
1
46
Warning$msg$FIL_MS_DUNM./huffman.v200200
./huffman.v
200
200
FIL_MS_DUNM
Warning
1
1
49
Warning$msg$FIL_MS_DUNM./huffman.v295295
./huffman.v
295
295
FIL_MS_DUNM
Warning
1
1
54
Warning$msg$FIL_MS_DUNM./huffman.v407407
./huffman.v
407
407
FIL_MS_DUNM
Warning
1
1
68
Warning$msg$FIL_NR_MMOD./huffman.v11
./huffman.v
1
1
FIL_NR_MMOD
Warning
1
1
102
Warning$msg$FIL_NR_MMOD./huffman.v148148
./huffman.v
148
148
FIL_NR_MMOD
Warning
1
1
45
Warning$msg$FIL_NR_MMOD./huffman.v200200
./huffman.v
200
200
FIL_NR_MMOD
Warning
1
1
48
Warning$msg$FIL_NR_MMOD./huffman.v295295
./huffman.v
295
295
FIL_NR_MMOD
Warning
1
1
53
Warning$msg$FIL_NR_MMOD./huffman.v407407
./huffman.v
407
407
FIL_NR_MMOD
Warning
1
1
67
Warning$msg$IDX_NR_ORNG./huffman.v191191
./huffman.v
191
191
IDX_NR_ORNG
Warning
1
2
103
104
Warning$msg$IDX_NR_ORNG./huffman.v375375
./huffman.v
375
375
IDX_NR_ORNG
Warning
1
1
105
Warning$msg$IDX_NR_ORNG./huffman.v392392
./huffman.v
392
392
IDX_NR_ORNG
Warning
1
1
106
Warning$msg$IDX_NR_ORNG./huffman.v393393
./huffman.v
393
393
IDX_NR_ORNG
Warning
1
1
107
Warning$msg$IDX_NR_ORNG./huffman.v394394
./huffman.v
394
394
IDX_NR_ORNG
Warning
1
1
108
Warning$msg$IDX_NR_ORNG./huffman.v485485
./huffman.v
485
485
IDX_NR_ORNG
Warning
1
1
112
Warning$msg$IDX_NR_ORNG./huffman.v491491
./huffman.v
491
491
IDX_NR_ORNG
Warning
1
1
114
Warning$msg$IDX_NR_ORNG./huffman.v492492
./huffman.v
492
492
IDX_NR_ORNG
Warning
1
1
115
Warning$msg$LOP_NR_GLID./huffman.v456457
./huffman.v
456
457
LOP_NR_GLID
Warning
1
1
109
Warning$msg$LOP_NR_GLID./huffman.v458459
./huffman.v
458
459
LOP_NR_GLID
Warning
1
1
110
Warning$msg$LOP_NR_GLID./huffman.v460461
./huffman.v
460
461
LOP_NR_GLID
Warning
1
1
111
Warning$msg$LOP_NR_GLID./huffman.v483488
./huffman.v
483
488
LOP_NR_GLID
Warning
1
1
113
Warning$msg$LOP_NR_GLID./huffman.v490495
./huffman.v
490
495
LOP_NR_GLID
Warning
1
1
116
Warning$msg$MOD_NO_IPRG./huffman.v55
./huffman.v
5
5
MOD_NO_IPRG
Warning
1
1
118
Warning$msg$MOD_NO_IPRG./huffman.v66
./huffman.v
6
6
MOD_NO_IPRG
Warning
1
1
117
Warning$msg$OPR_NR_UCMP./huffman.v229229
./huffman.v
229
229
OPR_NR_UCMP
Warning
1
1
50
Warning$msg$OPR_NR_UCMP./huffman.v246246
./huffman.v
246
246
OPR_NR_UCMP
Warning
1
1
51
Warning$msg$OPR_NR_UCMP./huffman.v395395
./huffman.v
395
395
OPR_NR_UCMP
Warning
1
1
65
Warning$msg$OPR_NR_UCMP./huffman.v484484
./huffman.v
484
484
OPR_NR_UCMP
Warning
1
1
91
Warning$msg$OPR_NR_UCMP./huffman.v491491
./huffman.v
491
491
OPR_NR_UCMP
Warning
1
1
94
Warning$msg$OPR_NR_UCMP./huffman.v497497
./huffman.v
497
497
OPR_NR_UCMP
Warning
1
1
97
Warning$msg$OPR_NR_UEOP./huffman.v323323
./huffman.v
323
323
OPR_NR_UEOP
Warning
1
1
55
Warning$msg$OPR_NR_UEOP./huffman.v346346
./huffman.v
346
346
OPR_NR_UEOP
Warning
1
1
58
Warning$msg$OPR_NR_UEOP./huffman.v375375
./huffman.v
375
375
OPR_NR_UEOP
Warning
1
1
61
Warning$msg$OPR_NR_UEOP./huffman.v393393
./huffman.v
393
393
OPR_NR_UEOP
Warning
1
1
63
Warning$msg$OPR_NR_UEOP./huffman.v394394
./huffman.v
394
394
OPR_NR_UEOP
Warning
1
1
64
Warning$msg$OPR_NR_UEOP./huffman.v486486
./huffman.v
486
486
OPR_NR_UEOP
Warning
1
1
93
Warning$msg$OPR_NR_UEOP./huffman.v493493
./huffman.v
493
493
OPR_NR_UEOP
Warning
1
1
96
Warning$msg$OPR_NR_UEOP./huffman.v499499
./huffman.v
499
499
OPR_NR_UEOP
Warning
1
1
99
Warning$msg$OPR_NR_UREL./huffman.v445445
./huffman.v
445
445
OPR_NR_UREL
Warning
1
1
71
Warning$msg$OPR_NR_UREL./huffman.v446446
./huffman.v
446
446
OPR_NR_UREL
Warning
1
1
74
Warning$msg$OPR_NR_UREL./huffman.v447447
./huffman.v
447
447
OPR_NR_UREL
Warning
1
1
77
Warning$msg$OPR_NR_UREL./huffman.v448448
./huffman.v
448
448
OPR_NR_UREL
Warning
1
1
80
Warning$msg$OPR_NR_UREL./huffman.v449449
./huffman.v
449
449
OPR_NR_UREL
Warning
1
1
83
Warning$msg$OPR_NR_UREL./huffman.v450450
./huffman.v
450
450
OPR_NR_UREL
Warning
1
1
86
Warning$msg$OPR_NR_UREL./huffman.v481481
./huffman.v
481
481
OPR_NR_UREL
Warning
1
1
90
<id-to-merged-signature>
236
1
0
$prop$FSM_NO_RCHB./huffman.v85119
./huffman.v
85
119
FSM_NO_RCHB

0
1
2
$prop$./huffman.v85119
./huffman.v
85
119


2
2
0
$prop$FSM_NO_RCHB./huffman.v85119
./huffman.v
85
119
FSM_NO_RCHB

0
2
2
$prop$./huffman.v85119
./huffman.v
85
119


2
3
0
$prop$FSM_NO_RCHB./huffman.v85119
./huffman.v
85
119
FSM_NO_RCHB

0
3
2
$prop$./huffman.v85119
./huffman.v
85
119


2
4
0
$prop$FSM_NO_RCHB./huffman.v85119
./huffman.v
85
119
FSM_NO_RCHB

0
4
2
$prop$./huffman.v85119
./huffman.v
85
119


2
5
0
$prop$FSM_NO_RCHB./huffman.v85119
./huffman.v
85
119
FSM_NO_RCHB

0
5
2
$prop$./huffman.v85119
./huffman.v
85
119


2
6
0
$prop$FSM_NO_RCHB./huffman.v85119
./huffman.v
85
119
FSM_NO_RCHB

0
6
2
$prop$./huffman.v85119
./huffman.v
85
119


2
7
0
$prop$FSM_NO_RCHB./huffman.v85119
./huffman.v
85
119
FSM_NO_RCHB

0
7
2
$prop$./huffman.v85119
./huffman.v
85
119


2
8
0
$prop$FSM_NO_RCHB./huffman.v85119
./huffman.v
85
119
FSM_NO_RCHB

0
8
2
$prop$./huffman.v85119
./huffman.v
85
119


2
9
0
$prop$FSM_IS_LLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_LLCK

0
9
2
$prop$./huffman.v85119
./huffman.v
85
119


2
10
0
$prop$FSM_IS_DLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_DLCK

0
10
2
$prop$./huffman.v85119
./huffman.v
85
119


2
11
0
$prop$FSM_IS_DLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_DLCK

0
11
2
$prop$./huffman.v85119
./huffman.v
85
119


2
12
0
$prop$FSM_IS_DLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_DLCK

0
12
2
$prop$./huffman.v85119
./huffman.v
85
119


2
13
0
$prop$FSM_IS_DLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_DLCK

0
13
2
$prop$./huffman.v85119
./huffman.v
85
119


2
14
0
$prop$FSM_IS_DLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_DLCK

0
14
2
$prop$./huffman.v85119
./huffman.v
85
119


2
15
0
$prop$FSM_IS_DLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_DLCK

0
15
2
$prop$./huffman.v85119
./huffman.v
85
119


2
16
0
$prop$FSM_IS_DLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_DLCK

0
16
2
$prop$./huffman.v85119
./huffman.v
85
119


2
17
0
$prop$FSM_IS_DLCK./huffman.v85119
./huffman.v
85
119
FSM_IS_DLCK

0
17
2
$prop$./huffman.v85119
./huffman.v
85
119


2
18
0
$prop$ARY_IS_OOBI./huffman.v484484
./huffman.v
484
484
ARY_IS_OOBI

0
18
2
$prop$./huffman.v484484
./huffman.v
484
484


2
19
0
$prop$ARY_IS_OOBI./huffman.v485485
./huffman.v
485
485
ARY_IS_OOBI

0
19
2
$prop$./huffman.v485485
./huffman.v
485
485


2
20
0
$prop$ARY_IS_OOBI./huffman.v485485
./huffman.v
485
485
ARY_IS_OOBI

0
20
2
$prop$./huffman.v485485
./huffman.v
485
485


2
21
0
$prop$ARY_IS_OOBI./huffman.v485485
./huffman.v
485
485
ARY_IS_OOBI

0
21
2
$prop$./huffman.v485485
./huffman.v
485
485


2
22
0
$prop$ARY_IS_OOBI./huffman.v485485
./huffman.v
485
485
ARY_IS_OOBI

0
22
2
$prop$./huffman.v485485
./huffman.v
485
485


2
23
0
$prop$ARY_IS_OOBI./huffman.v485485
./huffman.v
485
485
ARY_IS_OOBI

0
23
2
$prop$./huffman.v485485
./huffman.v
485
485


2
24
0
$prop$ARY_IS_OOBI./huffman.v485485
./huffman.v
485
485
ARY_IS_OOBI

0
24
2
$prop$./huffman.v485485
./huffman.v
485
485


2
25
0
$prop$ARY_IS_OOBI./huffman.v491491
./huffman.v
491
491
ARY_IS_OOBI

0
25
2
$prop$./huffman.v491491
./huffman.v
491
491


2
26
0
$prop$ARY_IS_OOBI./huffman.v492492
./huffman.v
492
492
ARY_IS_OOBI

0
26
2
$prop$./huffman.v492492
./huffman.v
492
492


2
27
0
$prop$ARY_IS_OOBI./huffman.v492492
./huffman.v
492
492
ARY_IS_OOBI

0
27
2
$prop$./huffman.v492492
./huffman.v
492
492


2
28
0
$prop$ARY_IS_OOBI./huffman.v492492
./huffman.v
492
492
ARY_IS_OOBI

0
28
2
$prop$./huffman.v492492
./huffman.v
492
492


2
29
0
$prop$ARY_IS_OOBI./huffman.v492492
./huffman.v
492
492
ARY_IS_OOBI

0
29
2
$prop$./huffman.v492492
./huffman.v
492
492


2
30
0
$prop$ARY_IS_OOBI./huffman.v492492
./huffman.v
492
492
ARY_IS_OOBI

0
30
2
$prop$./huffman.v492492
./huffman.v
492
492


2
31
0
$prop$ARY_IS_OOBI./huffman.v492492
./huffman.v
492
492
ARY_IS_OOBI

0
31
2
$prop$./huffman.v492492
./huffman.v
492
492


2
32
0
$prop$ARY_IS_OOBI./huffman.v191191
./huffman.v
191
191
ARY_IS_OOBI

0
32
2
$prop$./huffman.v191191
./huffman.v
191
191


2
33
0
$prop$ARY_IS_OOBI./huffman.v191191
./huffman.v
191
191
ARY_IS_OOBI

0
33
2
$prop$./huffman.v191191
./huffman.v
191
191


2
34
0
$prop$ARY_IS_OOBI./huffman.v374374
./huffman.v
374
374
ARY_IS_OOBI

0
34
2
$prop$./huffman.v374374
./huffman.v
374
374


2
35
0
$prop$ARY_IS_OOBI./huffman.v375375
./huffman.v
375
375
ARY_IS_OOBI

0
35
2
$prop$./huffman.v375375
./huffman.v
375
375


2
36
0
$prop$ARY_IS_OOBI./huffman.v392392
./huffman.v
392
392
ARY_IS_OOBI

0
36
2
$prop$./huffman.v392392
./huffman.v
392
392


2
37
0
$prop$ARY_IS_OOBI./huffman.v392392
./huffman.v
392
392
ARY_IS_OOBI

0
37
2
$prop$./huffman.v392392
./huffman.v
392
392


2
38
0
$prop$ARY_IS_OOBI./huffman.v393393
./huffman.v
393
393
ARY_IS_OOBI

0
38
2
$prop$./huffman.v393393
./huffman.v
393
393


2
39
0
$prop$ARY_IS_OOBI./huffman.v393393
./huffman.v
393
393
ARY_IS_OOBI

0
39
2
$prop$./huffman.v393393
./huffman.v
393
393


2
40
0
$prop$ARY_IS_OOBI./huffman.v394394
./huffman.v
394
394
ARY_IS_OOBI

0
40
2
$prop$./huffman.v394394
./huffman.v
394
394


2
41
0
$prop$ARY_IS_OOBI./huffman.v394394
./huffman.v
394
394
ARY_IS_OOBI

0
41
2
$prop$./huffman.v394394
./huffman.v
394
394


2
42
1
Warning$msg$FIL_MS_DUNM./huffman.v5555
./huffman.v
55
55
FIL_MS_DUNM
Warning
1
42
3
Warning$msg$./huffman.v5555
./huffman.v
55
55

Warning
3
43
1
Warning$msg$ASG_NS_TRNB./huffman.v7272
./huffman.v
72
72
ASG_NS_TRNB
Warning
1
43
3
Warning$msg$./huffman.v7272
./huffman.v
72
72

Warning
3
44
1
Warning$msg$ASG_NS_TRNB./huffman.v7272
./huffman.v
72
72
ASG_NS_TRNB
Warning
1
44
3
Warning$msg$./huffman.v7272
./huffman.v
72
72

Warning
3
45
1
Warning$msg$FIL_NR_MMOD./huffman.v148148
./huffman.v
148
148
FIL_NR_MMOD
Warning
1
45
3
Warning$msg$./huffman.v148148
./huffman.v
148
148

Warning
3
46
1
Warning$msg$FIL_MS_DUNM./huffman.v148148
./huffman.v
148
148
FIL_MS_DUNM
Warning
1
46
3
Warning$msg$./huffman.v148148
./huffman.v
148
148

Warning
3
47
1
Error$msg$CAS_NR_DEFN./huffman.v185193
./huffman.v
185
193
CAS_NR_DEFN
Error
1
47
3
Error$msg$./huffman.v185193
./huffman.v
185
193

Error
3
48
1
Warning$msg$FIL_NR_MMOD./huffman.v200200
./huffman.v
200
200
FIL_NR_MMOD
Warning
1
48
3
Warning$msg$./huffman.v200200
./huffman.v
200
200

Warning
3
49
1
Warning$msg$FIL_MS_DUNM./huffman.v200200
./huffman.v
200
200
FIL_MS_DUNM
Warning
1
49
3
Warning$msg$./huffman.v200200
./huffman.v
200
200

Warning
3
50
1
Warning$msg$OPR_NR_UCMP./huffman.v229229
./huffman.v
229
229
OPR_NR_UCMP
Warning
1
50
3
Warning$msg$./huffman.v229229
./huffman.v
229
229

Warning
3
51
1
Warning$msg$OPR_NR_UCMP./huffman.v246246
./huffman.v
246
246
OPR_NR_UCMP
Warning
1
51
3
Warning$msg$./huffman.v246246
./huffman.v
246
246

Warning
3
52
1
Warning$msg$CST_MS_LPDZ./huffman.v255255
./huffman.v
255
255
CST_MS_LPDZ
Warning
1
52
3
Warning$msg$./huffman.v255255
./huffman.v
255
255

Warning
3
53
1
Warning$msg$FIL_NR_MMOD./huffman.v295295
./huffman.v
295
295
FIL_NR_MMOD
Warning
1
53
3
Warning$msg$./huffman.v295295
./huffman.v
295
295

Warning
3
54
1
Warning$msg$FIL_MS_DUNM./huffman.v295295
./huffman.v
295
295
FIL_MS_DUNM
Warning
1
54
3
Warning$msg$./huffman.v295295
./huffman.v
295
295

Warning
3
55
1
Warning$msg$OPR_NR_UEOP./huffman.v323323
./huffman.v
323
323
OPR_NR_UEOP
Warning
1
55
3
Warning$msg$./huffman.v323323
./huffman.v
323
323

Warning
3
56
1
Warning$msg$ASG_NS_TRNB./huffman.v338338
./huffman.v
338
338
ASG_NS_TRNB
Warning
1
56
3
Warning$msg$./huffman.v338338
./huffman.v
338
338

Warning
3
57
1
Warning$msg$ASG_NS_TRNB./huffman.v343343
./huffman.v
343
343
ASG_NS_TRNB
Warning
1
57
3
Warning$msg$./huffman.v343343
./huffman.v
343
343

Warning
3
58
1
Warning$msg$OPR_NR_UEOP./huffman.v346346
./huffman.v
346
346
OPR_NR_UEOP
Warning
1
58
3
Warning$msg$./huffman.v346346
./huffman.v
346
346

Warning
3
59
1
Warning$msg$ASG_NS_TRNB./huffman.v359359
./huffman.v
359
359
ASG_NS_TRNB
Warning
1
59
3
Warning$msg$./huffman.v359359
./huffman.v
359
359

Warning
3
60
1
Warning$msg$ASG_NS_TRNB./huffman.v360360
./huffman.v
360
360
ASG_NS_TRNB
Warning
1
60
3
Warning$msg$./huffman.v360360
./huffman.v
360
360

Warning
3
61
1
Warning$msg$OPR_NR_UEOP./huffman.v375375
./huffman.v
375
375
OPR_NR_UEOP
Warning
1
61
3
Warning$msg$./huffman.v375375
./huffman.v
375
375

Warning
3
62
1
Warning$msg$ASG_NS_TRNB./huffman.v379379
./huffman.v
379
379
ASG_NS_TRNB
Warning
1
62
3
Warning$msg$./huffman.v379379
./huffman.v
379
379

Warning
3
63
1
Warning$msg$OPR_NR_UEOP./huffman.v393393
./huffman.v
393
393
OPR_NR_UEOP
Warning
1
63
3
Warning$msg$./huffman.v393393
./huffman.v
393
393

Warning
3
64
1
Warning$msg$OPR_NR_UEOP./huffman.v394394
./huffman.v
394
394
OPR_NR_UEOP
Warning
1
64
3
Warning$msg$./huffman.v394394
./huffman.v
394
394

Warning
3
65
1
Warning$msg$OPR_NR_UCMP./huffman.v395395
./huffman.v
395
395
OPR_NR_UCMP
Warning
1
65
3
Warning$msg$./huffman.v395395
./huffman.v
395
395

Warning
3
66
1
Error$msg$CAS_NR_DEFN./huffman.v363401
./huffman.v
363
401
CAS_NR_DEFN
Error
1
66
3
Error$msg$./huffman.v363401
./huffman.v
363
401

Error
3
67
1
Warning$msg$FIL_NR_MMOD./huffman.v407407
./huffman.v
407
407
FIL_NR_MMOD
Warning
1
67
3
Warning$msg$./huffman.v407407
./huffman.v
407
407

Warning
3
68
1
Warning$msg$FIL_MS_DUNM./huffman.v407407
./huffman.v
407
407
FIL_MS_DUNM
Warning
1
68
3
Warning$msg$./huffman.v407407
./huffman.v
407
407

Warning
3
69
1
Warning$msg$ASG_NS_TRNB./huffman.v445445
./huffman.v
445
445
ASG_NS_TRNB
Warning
1
69
3
Warning$msg$./huffman.v445445
./huffman.v
445
445

Warning
3
70
1
Warning$msg$ASG_NS_TRNB./huffman.v445445
./huffman.v
445
445
ASG_NS_TRNB
Warning
1
70
3
Warning$msg$./huffman.v445445
./huffman.v
445
445

Warning
3
71
1
Warning$msg$OPR_NR_UREL./huffman.v445445
./huffman.v
445
445
OPR_NR_UREL
Warning
1
71
3
Warning$msg$./huffman.v445445
./huffman.v
445
445

Warning
3
72
1
Warning$msg$ASG_NS_TRNB./huffman.v446446
./huffman.v
446
446
ASG_NS_TRNB
Warning
1
72
3
Warning$msg$./huffman.v446446
./huffman.v
446
446

Warning
3
73
1
Warning$msg$ASG_NS_TRNB./huffman.v446446
./huffman.v
446
446
ASG_NS_TRNB
Warning
1
73
3
Warning$msg$./huffman.v446446
./huffman.v
446
446

Warning
3
74
1
Warning$msg$OPR_NR_UREL./huffman.v446446
./huffman.v
446
446
OPR_NR_UREL
Warning
1
74
3
Warning$msg$./huffman.v446446
./huffman.v
446
446

Warning
3
75
1
Warning$msg$ASG_NS_TRNB./huffman.v447447
./huffman.v
447
447
ASG_NS_TRNB
Warning
1
75
3
Warning$msg$./huffman.v447447
./huffman.v
447
447

Warning
3
76
1
Warning$msg$ASG_NS_TRNB./huffman.v447447
./huffman.v
447
447
ASG_NS_TRNB
Warning
1
76
3
Warning$msg$./huffman.v447447
./huffman.v
447
447

Warning
3
77
1
Warning$msg$OPR_NR_UREL./huffman.v447447
./huffman.v
447
447
OPR_NR_UREL
Warning
1
77
3
Warning$msg$./huffman.v447447
./huffman.v
447
447

Warning
3
78
1
Warning$msg$ASG_NS_TRNB./huffman.v448448
./huffman.v
448
448
ASG_NS_TRNB
Warning
1
78
3
Warning$msg$./huffman.v448448
./huffman.v
448
448

Warning
3
79
1
Warning$msg$ASG_NS_TRNB./huffman.v448448
./huffman.v
448
448
ASG_NS_TRNB
Warning
1
79
3
Warning$msg$./huffman.v448448
./huffman.v
448
448

Warning
3
80
1
Warning$msg$OPR_NR_UREL./huffman.v448448
./huffman.v
448
448
OPR_NR_UREL
Warning
1
80
3
Warning$msg$./huffman.v448448
./huffman.v
448
448

Warning
3
81
1
Warning$msg$ASG_NS_TRNB./huffman.v449449
./huffman.v
449
449
ASG_NS_TRNB
Warning
1
81
3
Warning$msg$./huffman.v449449
./huffman.v
449
449

Warning
3
82
1
Warning$msg$ASG_NS_TRNB./huffman.v449449
./huffman.v
449
449
ASG_NS_TRNB
Warning
1
82
3
Warning$msg$./huffman.v449449
./huffman.v
449
449

Warning
3
83
1
Warning$msg$OPR_NR_UREL./huffman.v449449
./huffman.v
449
449
OPR_NR_UREL
Warning
1
83
3
Warning$msg$./huffman.v449449
./huffman.v
449
449

Warning
3
84
1
Warning$msg$ASG_NS_TRNB./huffman.v450450
./huffman.v
450
450
ASG_NS_TRNB
Warning
1
84
3
Warning$msg$./huffman.v450450
./huffman.v
450
450

Warning
3
85
1
Warning$msg$ASG_NS_TRNB./huffman.v450450
./huffman.v
450
450
ASG_NS_TRNB
Warning
1
85
3
Warning$msg$./huffman.v450450
./huffman.v
450
450

Warning
3
86
1
Warning$msg$OPR_NR_UREL./huffman.v450450
./huffman.v
450
450
OPR_NR_UREL
Warning
1
86
3
Warning$msg$./huffman.v450450
./huffman.v
450
450

Warning
3
87
1
Warning$msg$ASG_NS_TRNB./huffman.v462462
./huffman.v
462
462
ASG_NS_TRNB
Warning
1
87
3
Warning$msg$./huffman.v462462
./huffman.v
462
462

Warning
3
88
1
Warning$msg$ASG_NS_TRNB./huffman.v463463
./huffman.v
463
463
ASG_NS_TRNB
Warning
1
88
3
Warning$msg$./huffman.v463463
./huffman.v
463
463

Warning
3
89
1
Warning$msg$ASG_NS_TRNB./huffman.v464464
./huffman.v
464
464
ASG_NS_TRNB
Warning
1
89
3
Warning$msg$./huffman.v464464
./huffman.v
464
464

Warning
3
90
1
Warning$msg$OPR_NR_UREL./huffman.v481481
./huffman.v
481
481
OPR_NR_UREL
Warning
1
90
3
Warning$msg$./huffman.v481481
./huffman.v
481
481

Warning
3
91
1
Warning$msg$OPR_NR_UCMP./huffman.v484484
./huffman.v
484
484
OPR_NR_UCMP
Warning
1
91
3
Warning$msg$./huffman.v483488
./huffman.v
483
488

Warning
3
92
1
Warning$msg$ASG_NS_TRNB./huffman.v485485
./huffman.v
485
485
ASG_NS_TRNB
Warning
1
92
3
Warning$msg$./huffman.v483488
./huffman.v
483
488

Warning
3
93
1
Warning$msg$OPR_NR_UEOP./huffman.v486486
./huffman.v
486
486
OPR_NR_UEOP
Warning
1
93
3
Warning$msg$./huffman.v483488
./huffman.v
483
488

Warning
3
94
1
Warning$msg$OPR_NR_UCMP./huffman.v491491
./huffman.v
491
491
OPR_NR_UCMP
Warning
1
94
3
Warning$msg$./huffman.v490495
./huffman.v
490
495

Warning
3
95
1
Warning$msg$ASG_NS_TRNB./huffman.v492492
./huffman.v
492
492
ASG_NS_TRNB
Warning
1
95
3
Warning$msg$./huffman.v490495
./huffman.v
490
495

Warning
3
96
1
Warning$msg$OPR_NR_UEOP./huffman.v493493
./huffman.v
493
493
OPR_NR_UEOP
Warning
1
96
3
Warning$msg$./huffman.v490495
./huffman.v
490
495

Warning
3
97
1
Warning$msg$OPR_NR_UCMP./huffman.v497497
./huffman.v
497
497
OPR_NR_UCMP
Warning
1
97
3
Warning$msg$./huffman.v497497
./huffman.v
497
497

Warning
3
98
1
Warning$msg$ASG_NS_TRNB./huffman.v498498
./huffman.v
498
498
ASG_NS_TRNB
Warning
1
98
3
Warning$msg$./huffman.v498498
./huffman.v
498
498

Warning
3
99
1
Warning$msg$OPR_NR_UEOP./huffman.v499499
./huffman.v
499
499
OPR_NR_UEOP
Warning
1
99
3
Warning$msg$./huffman.v499499
./huffman.v
499
499

Warning
3
100
1
Warning$msg$ASG_NS_TRNB./huffman.v502502
./huffman.v
502
502
ASG_NS_TRNB
Warning
1
100
3
Warning$msg$./huffman.v502502
./huffman.v
502
502

Warning
3
101
1
Error$msg$CAS_NR_DEFN./huffman.v467504
./huffman.v
467
504
CAS_NR_DEFN
Error
1
101
3
Error$msg$./huffman.v467504
./huffman.v
467
504

Error
3
102
1
Warning$msg$FIL_NR_MMOD./huffman.v11
./huffman.v
1
1
FIL_NR_MMOD
Warning
1
102
3
Warning$msg$./huffman.v11
./huffman.v
1
1

Warning
3
103
1
Warning$msg$IDX_NR_ORNG./huffman.v191191
./huffman.v
191
191
IDX_NR_ORNG
Warning
1
103
3
Warning$msg$./huffman.v191191
./huffman.v
191
191

Warning
3
104
1
Warning$msg$IDX_NR_ORNG./huffman.v191191
./huffman.v
191
191
IDX_NR_ORNG
Warning
1
104
3
Warning$msg$./huffman.v191191
./huffman.v
191
191

Warning
3
105
1
Warning$msg$IDX_NR_ORNG./huffman.v375375
./huffman.v
375
375
IDX_NR_ORNG
Warning
1
105
3
Warning$msg$./huffman.v375375
./huffman.v
375
375

Warning
3
106
1
Warning$msg$IDX_NR_ORNG./huffman.v392392
./huffman.v
392
392
IDX_NR_ORNG
Warning
1
106
3
Warning$msg$./huffman.v392392
./huffman.v
392
392

Warning
3
107
1
Warning$msg$IDX_NR_ORNG./huffman.v393393
./huffman.v
393
393
IDX_NR_ORNG
Warning
1
107
3
Warning$msg$./huffman.v393393
./huffman.v
393
393

Warning
3
108
1
Warning$msg$IDX_NR_ORNG./huffman.v394394
./huffman.v
394
394
IDX_NR_ORNG
Warning
1
108
3
Warning$msg$./huffman.v394394
./huffman.v
394
394

Warning
3
109
1
Warning$msg$LOP_NR_GLID./huffman.v456457
./huffman.v
456
457
LOP_NR_GLID
Warning
1
109
3
Warning$msg$./huffman.v456457
./huffman.v
456
457

Warning
3
110
1
Warning$msg$LOP_NR_GLID./huffman.v458459
./huffman.v
458
459
LOP_NR_GLID
Warning
1
110
3
Warning$msg$./huffman.v458459
./huffman.v
458
459

Warning
3
111
1
Warning$msg$LOP_NR_GLID./huffman.v460461
./huffman.v
460
461
LOP_NR_GLID
Warning
1
111
3
Warning$msg$./huffman.v460461
./huffman.v
460
461

Warning
3
112
1
Warning$msg$IDX_NR_ORNG./huffman.v485485
./huffman.v
485
485
IDX_NR_ORNG
Warning
1
112
3
Warning$msg$./huffman.v483488
./huffman.v
483
488

Warning
3
113
1
Warning$msg$LOP_NR_GLID./huffman.v483488
./huffman.v
483
488
LOP_NR_GLID
Warning
1
113
3
Warning$msg$./huffman.v483488
./huffman.v
483
488

Warning
3
114
1
Warning$msg$IDX_NR_ORNG./huffman.v491491
./huffman.v
491
491
IDX_NR_ORNG
Warning
1
114
3
Warning$msg$./huffman.v490495
./huffman.v
490
495

Warning
3
115
1
Warning$msg$IDX_NR_ORNG./huffman.v492492
./huffman.v
492
492
IDX_NR_ORNG
Warning
1
115
3
Warning$msg$./huffman.v490495
./huffman.v
490
495

Warning
3
116
1
Warning$msg$LOP_NR_GLID./huffman.v490495
./huffman.v
490
495
LOP_NR_GLID
Warning
1
116
3
Warning$msg$./huffman.v490495
./huffman.v
490
495

Warning
3
117
1
Warning$msg$MOD_NO_IPRG./huffman.v66
./huffman.v
6
6
MOD_NO_IPRG
Warning
1
117
3
Warning$msg$./huffman.v66
./huffman.v
6
6

Warning
3
118
1
Warning$msg$MOD_NO_IPRG./huffman.v55
./huffman.v
5
5
MOD_NO_IPRG
Warning
1
118
3
Warning$msg$./huffman.v55
./huffman.v
5
5

Warning
3
<propertyId-to-fsmInfo>
8
1
0
1
STATE_INIT
2
0
1
STATE_GETCNT
3
0
1
STATE_CNTDONE
4
0
1
STATE_SORT
5
0
1
STATE_TREE
6
0
1
STATE_RESORT
7
0
1
STATE_ENCODE
8
0
1
STATE_FINISH
<fsmName-to-idleState>
0
