<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hsmci Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Hsmci Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___h_s_m_c_i.html">High Speed MultiMedia Card Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> hardware registers.  
 <a href="struct_hsmci.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a14b9fee114bba2152c04e80fe762ad50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a14b9fee114bba2152c04e80fe762ad50">HSMCI_CR</a></td></tr>
<tr class="memdesc:a14b9fee114bba2152c04e80fe762ad50"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x00) Control Register  <a href="#a14b9fee114bba2152c04e80fe762ad50">More...</a><br /></td></tr>
<tr class="separator:a14b9fee114bba2152c04e80fe762ad50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac992f5f27db38024cb00d540d3527be8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ac992f5f27db38024cb00d540d3527be8">HSMCI_MR</a></td></tr>
<tr class="memdesc:ac992f5f27db38024cb00d540d3527be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x04) Mode Register  <a href="#ac992f5f27db38024cb00d540d3527be8">More...</a><br /></td></tr>
<tr class="separator:ac992f5f27db38024cb00d540d3527be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c46c8c920d4622caf231693c2fa549b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a8c46c8c920d4622caf231693c2fa549b">HSMCI_DTOR</a></td></tr>
<tr class="memdesc:a8c46c8c920d4622caf231693c2fa549b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x08) Data Timeout Register  <a href="#a8c46c8c920d4622caf231693c2fa549b">More...</a><br /></td></tr>
<tr class="separator:a8c46c8c920d4622caf231693c2fa549b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54969776fa29b897b08682961810f17a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a54969776fa29b897b08682961810f17a">HSMCI_SDCR</a></td></tr>
<tr class="memdesc:a54969776fa29b897b08682961810f17a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x0C) SD/SDIO Card Register  <a href="#a54969776fa29b897b08682961810f17a">More...</a><br /></td></tr>
<tr class="separator:a54969776fa29b897b08682961810f17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c05732e91f37e66eacd3c480064ef8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a98c05732e91f37e66eacd3c480064ef8">HSMCI_ARGR</a></td></tr>
<tr class="memdesc:a98c05732e91f37e66eacd3c480064ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x10) Argument Register  <a href="#a98c05732e91f37e66eacd3c480064ef8">More...</a><br /></td></tr>
<tr class="separator:a98c05732e91f37e66eacd3c480064ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca85f3ac3d4bb0bfe608e3369b5353c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#afca85f3ac3d4bb0bfe608e3369b5353c">HSMCI_CMDR</a></td></tr>
<tr class="memdesc:afca85f3ac3d4bb0bfe608e3369b5353c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x14) Command Register  <a href="#afca85f3ac3d4bb0bfe608e3369b5353c">More...</a><br /></td></tr>
<tr class="separator:afca85f3ac3d4bb0bfe608e3369b5353c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6fdd6711af22f9ec761fa0f98080056"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#aa6fdd6711af22f9ec761fa0f98080056">HSMCI_BLKR</a></td></tr>
<tr class="memdesc:aa6fdd6711af22f9ec761fa0f98080056"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x18) Block Register  <a href="#aa6fdd6711af22f9ec761fa0f98080056">More...</a><br /></td></tr>
<tr class="separator:aa6fdd6711af22f9ec761fa0f98080056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac429ab0e1d2a20e8ed663671858d3fba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ac429ab0e1d2a20e8ed663671858d3fba">HSMCI_CSTOR</a></td></tr>
<tr class="memdesc:ac429ab0e1d2a20e8ed663671858d3fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x1C) Completion Signal Timeout Register  <a href="#ac429ab0e1d2a20e8ed663671858d3fba">More...</a><br /></td></tr>
<tr class="separator:ac429ab0e1d2a20e8ed663671858d3fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef3392b75e804c5e3a0a61bbf5fafad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a4ef3392b75e804c5e3a0a61bbf5fafad">HSMCI_RSPR</a> [4]</td></tr>
<tr class="memdesc:a4ef3392b75e804c5e3a0a61bbf5fafad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x20) Response Register  <a href="#a4ef3392b75e804c5e3a0a61bbf5fafad">More...</a><br /></td></tr>
<tr class="separator:a4ef3392b75e804c5e3a0a61bbf5fafad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeeb57e4509325da1a3e56e79628310a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#aaeeb57e4509325da1a3e56e79628310a">HSMCI_RDR</a></td></tr>
<tr class="memdesc:aaeeb57e4509325da1a3e56e79628310a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x30) Receive Data Register  <a href="#aaeeb57e4509325da1a3e56e79628310a">More...</a><br /></td></tr>
<tr class="separator:aaeeb57e4509325da1a3e56e79628310a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702296b3c22e95b22a980d180a2a4e97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a702296b3c22e95b22a980d180a2a4e97">HSMCI_TDR</a></td></tr>
<tr class="memdesc:a702296b3c22e95b22a980d180a2a4e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x34) Transmit Data Register  <a href="#a702296b3c22e95b22a980d180a2a4e97">More...</a><br /></td></tr>
<tr class="separator:a702296b3c22e95b22a980d180a2a4e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8063ac8df0f4b53239bc015495acffe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a8063ac8df0f4b53239bc015495acffe2">Reserved1</a> [2]</td></tr>
<tr class="separator:a8063ac8df0f4b53239bc015495acffe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a038899c8f9c80cdfeeda65df71d54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ad6a038899c8f9c80cdfeeda65df71d54">HSMCI_SR</a></td></tr>
<tr class="memdesc:ad6a038899c8f9c80cdfeeda65df71d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x40) Status Register  <a href="#ad6a038899c8f9c80cdfeeda65df71d54">More...</a><br /></td></tr>
<tr class="separator:ad6a038899c8f9c80cdfeeda65df71d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8399e9234f815881b99b74bb8f54688f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a8399e9234f815881b99b74bb8f54688f">HSMCI_IER</a></td></tr>
<tr class="memdesc:a8399e9234f815881b99b74bb8f54688f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x44) Interrupt Enable Register  <a href="#a8399e9234f815881b99b74bb8f54688f">More...</a><br /></td></tr>
<tr class="separator:a8399e9234f815881b99b74bb8f54688f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac0af1ca6cebf0cf89f98a31d6c7fed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#abac0af1ca6cebf0cf89f98a31d6c7fed">HSMCI_IDR</a></td></tr>
<tr class="memdesc:abac0af1ca6cebf0cf89f98a31d6c7fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x48) Interrupt Disable Register  <a href="#abac0af1ca6cebf0cf89f98a31d6c7fed">More...</a><br /></td></tr>
<tr class="separator:abac0af1ca6cebf0cf89f98a31d6c7fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379681325417f8c89fbd1da5dc403119"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a379681325417f8c89fbd1da5dc403119">HSMCI_IMR</a></td></tr>
<tr class="memdesc:a379681325417f8c89fbd1da5dc403119"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x4C) Interrupt Mask Register  <a href="#a379681325417f8c89fbd1da5dc403119">More...</a><br /></td></tr>
<tr class="separator:a379681325417f8c89fbd1da5dc403119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1b477c4e3b938368abef3384d9ef9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ace1b477c4e3b938368abef3384d9ef9a">HSMCI_DMA</a></td></tr>
<tr class="memdesc:ace1b477c4e3b938368abef3384d9ef9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x50) DMA Configuration Register  <a href="#ace1b477c4e3b938368abef3384d9ef9a">More...</a><br /></td></tr>
<tr class="separator:ace1b477c4e3b938368abef3384d9ef9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb819003d7f300f6a55f6b80518274f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#aabb819003d7f300f6a55f6b80518274f">HSMCI_CFG</a></td></tr>
<tr class="memdesc:aabb819003d7f300f6a55f6b80518274f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x54) Configuration Register  <a href="#aabb819003d7f300f6a55f6b80518274f">More...</a><br /></td></tr>
<tr class="separator:aabb819003d7f300f6a55f6b80518274f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27796eff0c853a6d59bd2e6b331f7a79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a27796eff0c853a6d59bd2e6b331f7a79">Reserved2</a> [35]</td></tr>
<tr class="separator:a27796eff0c853a6d59bd2e6b331f7a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5792e61cf6a72ec214ad414e8ed74fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#ac5792e61cf6a72ec214ad414e8ed74fe">HSMCI_WPMR</a></td></tr>
<tr class="memdesc:ac5792e61cf6a72ec214ad414e8ed74fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xE4) Write Protection Mode Register  <a href="#ac5792e61cf6a72ec214ad414e8ed74fe">More...</a><br /></td></tr>
<tr class="separator:ac5792e61cf6a72ec214ad414e8ed74fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a366368c21c7956fe56fc1ffe1d69a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a73a366368c21c7956fe56fc1ffe1d69a">HSMCI_WPSR</a></td></tr>
<tr class="memdesc:a73a366368c21c7956fe56fc1ffe1d69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xE8) Write Protection Status Register  <a href="#a73a366368c21c7956fe56fc1ffe1d69a">More...</a><br /></td></tr>
<tr class="separator:a73a366368c21c7956fe56fc1ffe1d69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ab49b661d037e196287c02d62dc3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a78ab49b661d037e196287c02d62dc3a9">Reserved3</a> [69]</td></tr>
<tr class="separator:a78ab49b661d037e196287c02d62dc3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e3c672cac82d3e68fa21db73ebd934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.html#a29e3c672cac82d3e68fa21db73ebd934">HSMCI_FIFO</a> [256]</td></tr>
<tr class="memdesc:a29e3c672cac82d3e68fa21db73ebd934"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x200) FIFO Memory Aperture0  <a href="#a29e3c672cac82d3e68fa21db73ebd934">More...</a><br /></td></tr>
<tr class="separator:a29e3c672cac82d3e68fa21db73ebd934"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00046">46</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a98c05732e91f37e66eacd3c480064ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c05732e91f37e66eacd3c480064ef8">&#9670;&nbsp;</a></span>HSMCI_ARGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_ARGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x10) Argument Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00051">51</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="aa6fdd6711af22f9ec761fa0f98080056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6fdd6711af22f9ec761fa0f98080056">&#9670;&nbsp;</a></span>HSMCI_BLKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_BLKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x18) Block Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00053">53</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="aabb819003d7f300f6a55f6b80518274f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb819003d7f300f6a55f6b80518274f">&#9670;&nbsp;</a></span>HSMCI_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x54) Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00064">64</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="afca85f3ac3d4bb0bfe608e3369b5353c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca85f3ac3d4bb0bfe608e3369b5353c">&#9670;&nbsp;</a></span>HSMCI_CMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_CMDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x14) Command Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00052">52</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a14b9fee114bba2152c04e80fe762ad50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b9fee114bba2152c04e80fe762ad50">&#9670;&nbsp;</a></span>HSMCI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00047">47</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="ac429ab0e1d2a20e8ed663671858d3fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac429ab0e1d2a20e8ed663671858d3fba">&#9670;&nbsp;</a></span>HSMCI_CSTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_CSTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x1C) Completion Signal Timeout Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00054">54</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="ace1b477c4e3b938368abef3384d9ef9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1b477c4e3b938368abef3384d9ef9a">&#9670;&nbsp;</a></span>HSMCI_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x50) DMA Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00063">63</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a8c46c8c920d4622caf231693c2fa549b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c46c8c920d4622caf231693c2fa549b">&#9670;&nbsp;</a></span>HSMCI_DTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x08) Data Timeout Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00049">49</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a29e3c672cac82d3e68fa21db73ebd934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e3c672cac82d3e68fa21db73ebd934">&#9670;&nbsp;</a></span>HSMCI_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_FIFO[256]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x200) FIFO Memory Aperture0 </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00069">69</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="abac0af1ca6cebf0cf89f98a31d6c7fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac0af1ca6cebf0cf89f98a31d6c7fed">&#9670;&nbsp;</a></span>HSMCI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x48) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00061">61</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a8399e9234f815881b99b74bb8f54688f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8399e9234f815881b99b74bb8f54688f">&#9670;&nbsp;</a></span>HSMCI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x44) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00060">60</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a379681325417f8c89fbd1da5dc403119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379681325417f8c89fbd1da5dc403119">&#9670;&nbsp;</a></span>HSMCI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x4C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00062">62</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="ac992f5f27db38024cb00d540d3527be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac992f5f27db38024cb00d540d3527be8">&#9670;&nbsp;</a></span>HSMCI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00048">48</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="aaeeb57e4509325da1a3e56e79628310a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeeb57e4509325da1a3e56e79628310a">&#9670;&nbsp;</a></span>HSMCI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x30) Receive Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00056">56</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a4ef3392b75e804c5e3a0a61bbf5fafad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef3392b75e804c5e3a0a61bbf5fafad">&#9670;&nbsp;</a></span>HSMCI_RSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_RSPR[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x20) Response Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00055">55</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a54969776fa29b897b08682961810f17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54969776fa29b897b08682961810f17a">&#9670;&nbsp;</a></span>HSMCI_SDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_SDCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x0C) SD/SDIO Card Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00050">50</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="ad6a038899c8f9c80cdfeeda65df71d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a038899c8f9c80cdfeeda65df71d54">&#9670;&nbsp;</a></span>HSMCI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x40) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00059">59</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a702296b3c22e95b22a980d180a2a4e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a702296b3c22e95b22a980d180a2a4e97">&#9670;&nbsp;</a></span>HSMCI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> HSMCI_TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x34) Transmit Data Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00057">57</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="ac5792e61cf6a72ec214ad414e8ed74fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5792e61cf6a72ec214ad414e8ed74fe">&#9670;&nbsp;</a></span>HSMCI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> HSMCI_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xE4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00066">66</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a73a366368c21c7956fe56fc1ffe1d69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a366368c21c7956fe56fc1ffe1d69a">&#9670;&nbsp;</a></span>HSMCI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> HSMCI_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.html" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xE8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00067">67</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a8063ac8df0f4b53239bc015495acffe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8063ac8df0f4b53239bc015495acffe2">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00058">58</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a27796eff0c853a6d59bd2e6b331f7a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27796eff0c853a6d59bd2e6b331f7a79">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[35]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00065">65</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<a id="a78ab49b661d037e196287c02d62dc3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ab49b661d037e196287c02d62dc3a9">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[69]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__hsmci_8h_source.html#l00068">68</a> of file <a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__hsmci_8h_source.html">component_hsmci.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:19 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
