

================================================================
== Vitis HLS Report for 'operator_1'
================================================================
* Date:           Thu Mar 17 18:48:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        bans3hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       11|  40.000 ns|  0.110 us|    4|   11|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 
4 --> 5 20 
5 --> 28 27 20 6 10 14 21 24 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 20 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 20 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 20 
19 --> 20 
20 --> 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 20 
27 --> 20 
28 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10" [src/ban_s3.cpp:74]   --->   Operation 29 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9" [src/ban_s3.cpp:74]   --->   Operation 30 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [src/ban_s3.cpp:74]   --->   Operation 31 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [src/ban_s3.cpp:74]   --->   Operation 32 'read' 'b_p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_4 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [src/ban_s3.cpp:74]   --->   Operation 33 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_4" [src/ban_s3.cpp:22]   --->   Operation 34 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%icmp_ln22 = icmp_eq  i32 %c_p, i32 0" [src/ban_s3.cpp:22]   --->   Operation 35 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZNK3BaneqEf.exit.thread, void" [src/ban_s3.cpp:22]   --->   Operation 36 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln22_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [src/ban_s3.cpp:22]   --->   Operation 37 'partselect' 'trunc_ln22_s' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %trunc_ln22_s" [src/ban_s3.cpp:22]   --->   Operation 38 'bitcast' 'bitcast_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %bitcast_ln22, i32 0" [src/ban_s3.cpp:22]   --->   Operation 39 'fcmp' 'tmp_19' <Predicate = (icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 55, i32 62" [src/ban_s3.cpp:22]   --->   Operation 40 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 32, i32 54" [src/ban_s3.cpp:22]   --->   Operation 41 'partselect' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln22_7 = icmp_ne  i8 %tmp_s, i8 255" [src/ban_s3.cpp:22]   --->   Operation 42 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.05ns)   --->   "%icmp_ln22_8 = icmp_eq  i23 %trunc_ln22_5, i23 0" [src/ban_s3.cpp:22]   --->   Operation 43 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22 = or i1 %icmp_ln22_8, i1 %icmp_ln22_7" [src/ban_s3.cpp:22]   --->   Operation 44 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_oeq  i32 %bitcast_ln22, i32 0" [src/ban_s3.cpp:22]   --->   Operation 45 'fcmp' 'tmp_19' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %or_ln22, i1 %tmp_19" [src/ban_s3.cpp:22]   --->   Operation 46 'and' 'and_ln22' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void %_ZNK3BaneqEf.exit.thread, void" [src/ban_s3.cpp:22]   --->   Operation 47 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:22]   --->   Operation 48 'partselect' 'trunc_ln22_6' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %trunc_ln22_6" [src/ban_s3.cpp:22]   --->   Operation 49 'bitcast' 'bitcast_ln22_2' <Predicate = (and_ln22)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %bitcast_ln22_2, i32 0" [src/ban_s3.cpp:22]   --->   Operation 50 'fcmp' 'tmp_21' <Predicate = (and_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 87, i32 94" [src/ban_s3.cpp:22]   --->   Operation 51 'partselect' 'tmp_20' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 64, i32 86" [src/ban_s3.cpp:22]   --->   Operation 52 'partselect' 'trunc_ln22_7' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.84ns)   --->   "%icmp_ln22_9 = icmp_ne  i8 %tmp_20, i8 255" [src/ban_s3.cpp:22]   --->   Operation 53 'icmp' 'icmp_ln22_9' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.05ns)   --->   "%icmp_ln22_10 = icmp_eq  i23 %trunc_ln22_7, i23 0" [src/ban_s3.cpp:22]   --->   Operation 54 'icmp' 'icmp_ln22_10' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_5)   --->   "%or_ln22_3 = or i1 %icmp_ln22_10, i1 %icmp_ln22_9" [src/ban_s3.cpp:22]   --->   Operation 55 'or' 'or_ln22_3' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_oeq  i32 %bitcast_ln22_2, i32 0" [src/ban_s3.cpp:22]   --->   Operation 56 'fcmp' 'tmp_21' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_5 = and i1 %or_ln22_3, i1 %tmp_21" [src/ban_s3.cpp:22]   --->   Operation 57 'and' 'and_ln22_5' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22_5, void %_ZNK3BaneqEf.exit.thread, void %_ZNK3BaneqEf.exit" [src/ban_s3.cpp:22]   --->   Operation 58 'br' 'br_ln22' <Predicate = (icmp_ln22 & and_ln22)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln77 = br void %_ZNK3BaneqEf.exit._crit_edge" [src/ban_s3.cpp:77]   --->   Operation 59 'br' 'br_ln77' <Predicate = (!and_ln22_5) | (!and_ln22) | (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [src/ban_s3.cpp:22]   --->   Operation 60 'partselect' 'trunc_ln22_8' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %trunc_ln22_8" [src/ban_s3.cpp:22]   --->   Operation 61 'bitcast' 'bitcast_ln22_3' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 62 'fcmp' 'tmp_23' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.83>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_4, i32 119, i32 126" [src/ban_s3.cpp:22]   --->   Operation 63 'partselect' 'tmp_22' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_4, i32 96, i32 118" [src/ban_s3.cpp:22]   --->   Operation 64 'partselect' 'trunc_ln22_9' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.84ns)   --->   "%icmp_ln22_11 = icmp_ne  i8 %tmp_22, i8 255" [src/ban_s3.cpp:22]   --->   Operation 65 'icmp' 'icmp_ln22_11' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.05ns)   --->   "%icmp_ln22_12 = icmp_eq  i23 %trunc_ln22_9, i23 0" [src/ban_s3.cpp:22]   --->   Operation 66 'icmp' 'icmp_ln22_12' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_6)   --->   "%or_ln22_4 = or i1 %icmp_ln22_12, i1 %icmp_ln22_11" [src/ban_s3.cpp:22]   --->   Operation 67 'or' 'or_ln22_4' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_oeq  i32 %bitcast_ln22_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 68 'fcmp' 'tmp_23' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln22_6 = and i1 %or_ln22_4, i1 %tmp_23" [src/ban_s3.cpp:22]   --->   Operation 69 'and' 'and_ln22_6' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.77ns)   --->   "%br_ln77 = br i1 %and_ln22_6, void %_ZNK3BaneqEf.exit._crit_edge, void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:77]   --->   Operation 70 'br' 'br_ln77' <Predicate = (icmp_ln22 & and_ln22 & and_ln22_5)> <Delay = 0.77>
ST_4 : Operation 71 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_oeq  i32 %p_read_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 71 'fcmp' 'tmp_25' <Predicate = (!and_ln22_6) | (!and_ln22_5) | (!and_ln22) | (!icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %p_read_2, i32 0" [src/ban_s3.cpp:22]   --->   Operation 72 'fcmp' 'tmp_27' <Predicate = (!and_ln22_6) | (!and_ln22_5) | (!and_ln22) | (!icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %p_read, i32 0" [src/ban_s3.cpp:22]   --->   Operation 73 'fcmp' 'tmp_29' <Predicate = (!and_ln22_6) | (!and_ln22_5) | (!and_ln22) | (!icmp_ln22)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 74 [1/1] (0.99ns)   --->   "%icmp_ln22_4 = icmp_eq  i32 %b_p_read_1, i32 0" [src/ban_s3.cpp:22]   --->   Operation 74 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast i32 %p_read_3" [src/ban_s3.cpp:22]   --->   Operation 75 'bitcast' 'bitcast_ln22_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_4, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 76 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %bitcast_ln22_4" [src/ban_s3.cpp:22]   --->   Operation 77 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.84ns)   --->   "%icmp_ln22_13 = icmp_ne  i8 %tmp_24, i8 255" [src/ban_s3.cpp:22]   --->   Operation 78 'icmp' 'icmp_ln22_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.05ns)   --->   "%icmp_ln22_14 = icmp_eq  i23 %trunc_ln22_1, i23 0" [src/ban_s3.cpp:22]   --->   Operation 79 'icmp' 'icmp_ln22_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%or_ln22_5 = or i1 %icmp_ln22_14, i1 %icmp_ln22_13" [src/ban_s3.cpp:22]   --->   Operation 80 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_oeq  i32 %p_read_3, i32 0" [src/ban_s3.cpp:22]   --->   Operation 81 'fcmp' 'tmp_25' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_1)   --->   "%and_ln22_7 = and i1 %or_ln22_5, i1 %tmp_25" [src/ban_s3.cpp:22]   --->   Operation 82 'and' 'and_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %p_read_2" [src/ban_s3.cpp:22]   --->   Operation 83 'bitcast' 'bitcast_ln22_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_5, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 84 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i32 %bitcast_ln22_5" [src/ban_s3.cpp:22]   --->   Operation 85 'trunc' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.84ns)   --->   "%icmp_ln22_15 = icmp_ne  i8 %tmp_26, i8 255" [src/ban_s3.cpp:22]   --->   Operation 86 'icmp' 'icmp_ln22_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.05ns)   --->   "%icmp_ln22_16 = icmp_eq  i23 %trunc_ln22_2, i23 0" [src/ban_s3.cpp:22]   --->   Operation 87 'icmp' 'icmp_ln22_16' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_2)   --->   "%or_ln22_6 = or i1 %icmp_ln22_16, i1 %icmp_ln22_15" [src/ban_s3.cpp:22]   --->   Operation 88 'or' 'or_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_oeq  i32 %p_read_2, i32 0" [src/ban_s3.cpp:22]   --->   Operation 89 'fcmp' 'tmp_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_2)   --->   "%and_ln22_8 = and i1 %or_ln22_6, i1 %tmp_27" [src/ban_s3.cpp:22]   --->   Operation 90 'and' 'and_ln22_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln22_6 = bitcast i32 %p_read" [src/ban_s3.cpp:22]   --->   Operation 91 'bitcast' 'bitcast_ln22_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_6, i32 23, i32 30" [src/ban_s3.cpp:22]   --->   Operation 92 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i32 %bitcast_ln22_6" [src/ban_s3.cpp:22]   --->   Operation 93 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.84ns)   --->   "%icmp_ln22_17 = icmp_ne  i8 %tmp_28, i8 255" [src/ban_s3.cpp:22]   --->   Operation 94 'icmp' 'icmp_ln22_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.05ns)   --->   "%icmp_ln22_18 = icmp_eq  i23 %trunc_ln22_3, i23 0" [src/ban_s3.cpp:22]   --->   Operation 95 'icmp' 'icmp_ln22_18' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_2)   --->   "%or_ln22_7 = or i1 %icmp_ln22_18, i1 %icmp_ln22_17" [src/ban_s3.cpp:22]   --->   Operation 96 'or' 'or_ln22_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_oeq  i32 %p_read, i32 0" [src/ban_s3.cpp:22]   --->   Operation 97 'fcmp' 'tmp_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln80_2)   --->   "%and_ln22_9 = and i1 %or_ln22_7, i1 %tmp_29" [src/ban_s3.cpp:22]   --->   Operation 98 'and' 'and_ln22_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln80_1 = and i1 %icmp_ln22_4, i1 %and_ln22_7" [src/ban_s3.cpp:80]   --->   Operation 99 'and' 'and_ln80_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln80_2 = and i1 %and_ln22_8, i1 %and_ln22_9" [src/ban_s3.cpp:80]   --->   Operation 100 'and' 'and_ln80_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %and_ln80_2, i1 %and_ln80_1" [src/ban_s3.cpp:80]   --->   Operation 101 'and' 'and_ln80' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln80, void %_ZNK3BaneqEf.12.exit._crit_edge, void" [src/ban_s3.cpp:22]   --->   Operation 102 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %c_p, i32 %b_p_read_1" [src/ban_s3.cpp:83]   --->   Operation 103 'sub' 'diff_p' <Predicate = (!and_ln80)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.99ns)   --->   "%icmp_ln86 = icmp_sgt  i32 %diff_p, i32 2" [src/ban_s3.cpp:86]   --->   Operation 104 'icmp' 'icmp_ln86' <Predicate = (!and_ln80)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [src/ban_s3.cpp:86]   --->   Operation 105 'br' 'br_ln86' <Predicate = (!and_ln80)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.99ns)   --->   "%icmp_ln89 = icmp_slt  i32 %diff_p, i32 4294967294" [src/ban_s3.cpp:89]   --->   Operation 106 'icmp' 'icmp_ln89' <Predicate = (!and_ln80 & !icmp_ln86)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.77ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void, void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:89]   --->   Operation 107 'br' 'br_ln89' <Predicate = (!and_ln80 & !icmp_ln86)> <Delay = 0.77>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [src/ban_s3.cpp:93]   --->   Operation 108 'bitselect' 'tmp_2' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [src/ban_s3.cpp:64]   --->   Operation 109 'partselect' 'trunc_ln2' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %trunc_ln2" [src/ban_s3.cpp:64]   --->   Operation 110 'bitcast' 'bitcast_ln64' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp_2, void, void" [src/ban_s3.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:51]   --->   Operation 112 'partselect' 'trunc_ln3' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %trunc_ln3" [src/ban_s3.cpp:51]   --->   Operation 113 'bitcast' 'bitcast_ln51' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [src/ban_s3.cpp:51]   --->   Operation 114 'partselect' 'trunc_ln51_1' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %trunc_ln51_1" [src/ban_s3.cpp:51]   --->   Operation 115 'bitcast' 'bitcast_ln51_1' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.58ns)   --->   "%switch_ln53 = switch i32 %diff_p, void, i32 1, void, i32 2, void" [src/ban_s3.cpp:53]   --->   Operation 116 'switch' 'switch_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2)> <Delay = 0.58>
ST_5 : Operation 117 [4/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_3" [src/ban_s3.cpp:64]   --->   Operation 117 'fadd' 'add17_i1' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.99ns)   --->   "%icmp_ln53 = icmp_eq  i32 %diff_p, i32 4294967294" [src/ban_s3.cpp:53]   --->   Operation 118 'icmp' 'icmp_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.42ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit" [src/ban_s3.cpp:53]   --->   Operation 119 'br' 'br_ln53' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 0.42>
ST_5 : Operation 120 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_2" [src/ban_s3.cpp:55]   --->   Operation 120 'fadd' 'add_i' <Predicate = (!and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2 & !icmp_ln53)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 7> <Delay = 6.43>
ST_6 : Operation 121 [4/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_3" [src/ban_s3.cpp:60]   --->   Operation 121 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 8> <Delay = 6.43>
ST_7 : Operation 122 [3/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_3" [src/ban_s3.cpp:60]   --->   Operation 122 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 9> <Delay = 6.43>
ST_8 : Operation 123 [2/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_3" [src/ban_s3.cpp:60]   --->   Operation 123 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 10> <Delay = 6.43>
ST_9 : Operation 124 [1/4] (6.43ns)   --->   "%add12_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_3" [src/ban_s3.cpp:60]   --->   Operation 124 'fadd' 'add12_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.77ns)   --->   "%br_ln61 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:61]   --->   Operation 125 'br' 'br_ln61' <Predicate = true> <Delay = 0.77>

State 10 <SV = 7> <Delay = 6.43>
ST_10 : Operation 126 [4/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_3" [src/ban_s3.cpp:55]   --->   Operation 126 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [4/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [src/ban_s3.cpp:56]   --->   Operation 127 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.43>
ST_11 : Operation 128 [3/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_3" [src/ban_s3.cpp:55]   --->   Operation 128 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [3/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [src/ban_s3.cpp:56]   --->   Operation 129 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.43>
ST_12 : Operation 130 [2/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_3" [src/ban_s3.cpp:55]   --->   Operation 130 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [2/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [src/ban_s3.cpp:56]   --->   Operation 131 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 132 [1/4] (6.43ns)   --->   "%add_i1 = fadd i32 %bitcast_ln51, i32 %p_read_3" [src/ban_s3.cpp:55]   --->   Operation 132 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/4] (6.43ns)   --->   "%add7_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read_2" [src/ban_s3.cpp:56]   --->   Operation 133 'fadd' 'add7_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.77ns)   --->   "%br_ln57 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:57]   --->   Operation 134 'br' 'br_ln57' <Predicate = true> <Delay = 0.77>

State 14 <SV = 5> <Delay = 6.43>
ST_14 : Operation 135 [3/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_3" [src/ban_s3.cpp:64]   --->   Operation 135 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [4/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [src/ban_s3.cpp:65]   --->   Operation 136 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 6.43>
ST_15 : Operation 137 [2/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_3" [src/ban_s3.cpp:64]   --->   Operation 137 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [3/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [src/ban_s3.cpp:65]   --->   Operation 138 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [4/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [src/ban_s3.cpp:66]   --->   Operation 139 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 6.43>
ST_16 : Operation 140 [1/4] (6.43ns)   --->   "%add17_i1 = fadd i32 %bitcast_ln64, i32 %p_read_3" [src/ban_s3.cpp:64]   --->   Operation 140 'fadd' 'add17_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [2/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [src/ban_s3.cpp:65]   --->   Operation 141 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [3/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [src/ban_s3.cpp:66]   --->   Operation 142 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 6.43>
ST_17 : Operation 143 [1/4] (6.43ns)   --->   "%add22_i1 = fadd i32 %bitcast_ln51, i32 %p_read_2" [src/ban_s3.cpp:65]   --->   Operation 143 'fadd' 'add22_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [2/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [src/ban_s3.cpp:66]   --->   Operation 144 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [2/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %add17_i1, i32 0" [src/ban_s3.cpp:27]   --->   Operation 145 'fcmp' 'tmp_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 6.43>
ST_18 : Operation 146 [1/4] (6.43ns)   --->   "%add27_i1 = fadd i32 %bitcast_ln51_1, i32 %p_read" [src/ban_s3.cpp:66]   --->   Operation 146 'fadd' 'add27_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %add17_i1" [src/ban_s3.cpp:27]   --->   Operation 147 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [src/ban_s3.cpp:27]   --->   Operation 148 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [src/ban_s3.cpp:27]   --->   Operation 149 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp, i8 255" [src/ban_s3.cpp:27]   --->   Operation 150 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (1.05ns)   --->   "%icmp_ln27_3 = icmp_eq  i23 %trunc_ln27, i23 0" [src/ban_s3.cpp:27]   --->   Operation 151 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_3, i1 %icmp_ln27" [src/ban_s3.cpp:27]   --->   Operation 152 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [1/2] (2.78ns)   --->   "%tmp_30 = fcmp_oeq  i32 %add17_i1, i32 0" [src/ban_s3.cpp:27]   --->   Operation 153 'fcmp' 'tmp_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_30" [src/ban_s3.cpp:27]   --->   Operation 154 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.77ns)   --->   "%br_ln27 = br i1 %and_ln27, void %_ZN3Ban4_sumERKS_S1_i.6.40.exit, void" [src/ban_s3.cpp:27]   --->   Operation 155 'br' 'br_ln27' <Predicate = true> <Delay = 0.77>
ST_18 : Operation 156 [2/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %add22_i1, i32 0" [src/ban_s3.cpp:30]   --->   Operation 156 'fcmp' 'tmp_32' <Predicate = (and_ln27)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 3.06>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %add22_i1" [src/ban_s3.cpp:30]   --->   Operation 157 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [src/ban_s3.cpp:30]   --->   Operation 158 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [src/ban_s3.cpp:30]   --->   Operation 159 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.84ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_31, i8 255" [src/ban_s3.cpp:30]   --->   Operation 160 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (1.05ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30, i23 0" [src/ban_s3.cpp:30]   --->   Operation 161 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_3, i1 %icmp_ln30" [src/ban_s3.cpp:30]   --->   Operation 162 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/2] (2.78ns)   --->   "%tmp_32 = fcmp_oeq  i32 %add22_i1, i32 0" [src/ban_s3.cpp:30]   --->   Operation 163 'fcmp' 'tmp_32' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_32" [src/ban_s3.cpp:30]   --->   Operation 164 'and' 'and_ln30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30, void, void" [src/ban_s3.cpp:30]   --->   Operation 165 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (1.01ns)   --->   "%c_p_4 = add i32 %c_p, i32 4294967295" [src/ban_s3.cpp:34]   --->   Operation 166 'add' 'c_p_4' <Predicate = (!and_ln30)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [1/1] (0.77ns)   --->   "%br_ln35 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:35]   --->   Operation 167 'br' 'br_ln35' <Predicate = (!and_ln30)> <Delay = 0.77>
ST_19 : Operation 168 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_oeq  i32 %add27_i1, i32 0" [src/ban_s3.cpp:38]   --->   Operation 168 'fcmp' 'tmp_34' <Predicate = (and_ln30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.20>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %add27_i1" [src/ban_s3.cpp:38]   --->   Operation 169 'bitcast' 'bitcast_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [src/ban_s3.cpp:38]   --->   Operation 170 'partselect' 'tmp_33' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [src/ban_s3.cpp:38]   --->   Operation 171 'trunc' 'trunc_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.84ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_33, i8 255" [src/ban_s3.cpp:38]   --->   Operation 172 'icmp' 'icmp_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (1.05ns)   --->   "%icmp_ln38_3 = icmp_eq  i23 %trunc_ln38, i23 0" [src/ban_s3.cpp:38]   --->   Operation 173 'icmp' 'icmp_ln38_3' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38 = or i1 %icmp_ln38_3, i1 %icmp_ln38" [src/ban_s3.cpp:38]   --->   Operation 174 'or' 'or_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_oeq  i32 %add27_i1, i32 0" [src/ban_s3.cpp:38]   --->   Operation 175 'fcmp' 'tmp_34' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_34" [src/ban_s3.cpp:38]   --->   Operation 176 'and' 'and_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (1.01ns)   --->   "%c_p_3 = add i32 %c_p, i32 4294967294" [src/ban_s3.cpp:41]   --->   Operation 177 'add' 'c_p_3' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.44ns)   --->   "%select_ln38 = select i1 %and_ln38, i32 %add17_i1, i32 %add27_i1" [src/ban_s3.cpp:38]   --->   Operation 178 'select' 'select_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.44ns)   --->   "%select_ln38_6 = select i1 %and_ln38, i32 %add27_i1, i32 0" [src/ban_s3.cpp:38]   --->   Operation 179 'select' 'select_ln38_6' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.44ns)   --->   "%select_ln38_7 = select i1 %and_ln38, i32 0, i32 %c_p_3" [src/ban_s3.cpp:38]   --->   Operation 180 'select' 'select_ln38_7' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.77ns)   --->   "%br_ln38 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:38]   --->   Operation 181 'br' 'br_ln38' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & !tmp_2 & diff_p != 1 & diff_p != 2 & and_ln27 & and_ln30)> <Delay = 0.77>
ST_20 : Operation 182 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %p_read_2, void, i32 %add_i, void" [src/ban_s3.cpp:74]   --->   Operation 182 'phi' 'agg_result_1_1_0' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 0.00>
ST_20 : Operation 183 [1/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [src/ban_s3.cpp:60]   --->   Operation 183 'fadd' 'storemerge' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (0.77ns)   --->   "%br_ln94 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:94]   --->   Operation 184 'br' 'br_ln94' <Predicate = (!and_ln22_6 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22_5 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!and_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2) | (!icmp_ln22 & !and_ln80 & !icmp_ln86 & !icmp_ln89 & tmp_2)> <Delay = 0.77>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%this_num_0_write_assign = phi i32 %bitcast_ln81, void, i32 %bitcast_ln87, void, i32 %p_read_3, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit, i32 %add17_i1, void, i32 %add22_i1, void, i32 %bitcast_ln64, void, i32 %bitcast_ln64, void, i32 %p_read_3, void %_ZNK3BaneqEf.exit, i32 %p_read_3, void, i32 %select_ln38, void" [src/ban_s3.cpp:81]   --->   Operation 185 'phi' 'this_num_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%this_num_1_write_assign = phi i32 %bitcast_ln81_1, void, i32 %bitcast_ln87_1, void, i32 %agg_result_1_1_0, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit, i32 %add22_i1, void, i32 %add27_i1, void, i32 %bitcast_ln51, void, i32 %add_i1, void, i32 %p_read_2, void %_ZNK3BaneqEf.exit, i32 %p_read_2, void, i32 %add22_i1, void" [src/ban_s3.cpp:81]   --->   Operation 186 'phi' 'this_num_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%this_num_2_write_assign = phi i32 %bitcast_ln81_2, void, i32 %bitcast_ln87_2, void, i32 %storemerge, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit, i32 %add27_i1, void, i32 0, void, i32 %add12_i1, void, i32 %add7_i1, void, i32 %p_read, void %_ZNK3BaneqEf.exit, i32 %p_read, void, i32 %select_ln38_6, void" [src/ban_s3.cpp:81]   --->   Operation 187 'phi' 'this_num_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %c_p, void, i32 %c_p, void, i32 %b_p_read_1, void %_ZN3Ban4_sumERKS_S1_i.9.43.exit, i32 %c_p, void, i32 %c_p_4, void, i32 %c_p, void, i32 %c_p, void, i32 %b_p_read_1, void %_ZNK3BaneqEf.exit, i32 %b_p_read_1, void, i32 %select_ln38_7, void"   --->   Operation 188 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [src/ban_s3.cpp:97]   --->   Operation 189 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign" [src/ban_s3.cpp:97]   --->   Operation 190 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign" [src/ban_s3.cpp:97]   --->   Operation 191 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign" [src/ban_s3.cpp:97]   --->   Operation 192 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln97 = ret i128 %mrv_3" [src/ban_s3.cpp:97]   --->   Operation 193 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>

State 21 <SV = 5> <Delay = 6.43>
ST_21 : Operation 194 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_2" [src/ban_s3.cpp:55]   --->   Operation 194 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 6.43>
ST_22 : Operation 195 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_2" [src/ban_s3.cpp:55]   --->   Operation 195 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 6.43>
ST_23 : Operation 196 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %bitcast_ln64, i32 %p_read_2" [src/ban_s3.cpp:55]   --->   Operation 196 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:56]   --->   Operation 197 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %trunc_ln4" [src/ban_s3.cpp:56]   --->   Operation 198 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.42ns)   --->   "%br_ln57 = br void %_ZN3Ban4_sumERKS_S1_i.9.43.exit" [src/ban_s3.cpp:57]   --->   Operation 199 'br' 'br_ln57' <Predicate = true> <Delay = 0.42>

State 24 <SV = 8> <Delay = 6.43>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln56_pn = phi i32 %bitcast_ln64, void, i32 %bitcast_ln56, void" [src/ban_s3.cpp:64]   --->   Operation 200 'phi' 'bitcast_ln56_pn' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [4/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [src/ban_s3.cpp:60]   --->   Operation 201 'fadd' 'storemerge' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 6.43>
ST_25 : Operation 202 [3/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [src/ban_s3.cpp:60]   --->   Operation 202 'fadd' 'storemerge' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 6.43>
ST_26 : Operation 203 [2/4] (6.43ns)   --->   "%storemerge = fadd i32 %bitcast_ln56_pn, i32 %p_read" [src/ban_s3.cpp:60]   --->   Operation 203 'fadd' 'storemerge' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 0.77>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [src/ban_s3.cpp:87]   --->   Operation 204 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %trunc_ln1" [src/ban_s3.cpp:87]   --->   Operation 205 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:87]   --->   Operation 206 'partselect' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln87_1 = bitcast i32 %trunc_ln87_1" [src/ban_s3.cpp:87]   --->   Operation 207 'bitcast' 'bitcast_ln87_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [src/ban_s3.cpp:87]   --->   Operation 208 'partselect' 'trunc_ln87_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln87_2 = bitcast i32 %trunc_ln87_2" [src/ban_s3.cpp:87]   --->   Operation 209 'bitcast' 'bitcast_ln87_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 210 [1/1] (0.77ns)   --->   "%br_ln87 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:87]   --->   Operation 210 'br' 'br_ln87' <Predicate = true> <Delay = 0.77>

State 28 <SV = 10> <Delay = 0.77>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 32, i32 63" [src/ban_s3.cpp:81]   --->   Operation 211 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %trunc_ln" [src/ban_s3.cpp:81]   --->   Operation 212 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 64, i32 95" [src/ban_s3.cpp:81]   --->   Operation 213 'partselect' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %trunc_ln81_1" [src/ban_s3.cpp:81]   --->   Operation 214 'bitcast' 'bitcast_ln81_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_4, i32 96, i32 127" [src/ban_s3.cpp:81]   --->   Operation 215 'partselect' 'trunc_ln81_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i32 %trunc_ln81_2" [src/ban_s3.cpp:81]   --->   Operation 216 'bitcast' 'bitcast_ln81_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 217 [1/1] (0.77ns)   --->   "%br_ln81 = br void %_ZN3Ban4_sumERKS_S1_i.6.40.exit" [src/ban_s3.cpp:81]   --->   Operation 217 'br' 'br_ln81' <Predicate = true> <Delay = 0.77>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('p_read_4', src/ban_s3.cpp:74) on port 'p_read14' (src/ban_s3.cpp:74) [10]  (0 ns)
	'fcmp' operation ('tmp_19', src/ban_s3.cpp:22) [22]  (2.78 ns)

 <State 2>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', src/ban_s3.cpp:22) [22]  (2.78 ns)
	'and' operation ('and_ln22', src/ban_s3.cpp:22) [23]  (0.287 ns)

 <State 3>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', src/ban_s3.cpp:22) [33]  (2.78 ns)
	'and' operation ('and_ln22_5', src/ban_s3.cpp:22) [34]  (0.287 ns)

 <State 4>: 3.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', src/ban_s3.cpp:22) [46]  (2.78 ns)
	'and' operation ('and_ln22_6', src/ban_s3.cpp:22) [47]  (0.287 ns)
	multiplexor before 'phi' operation ('this.num[0]', src/ban_s3.cpp:81) with incoming values : ('b.num[0]', src/ban_s3.cpp:74) ('bitcast_ln64', src/ban_s3.cpp:64) ('add17_i1', src/ban_s3.cpp:64) ('add22_i1', src/ban_s3.cpp:65) ('select_ln38', src/ban_s3.cpp:38) ('bitcast_ln87', src/ban_s3.cpp:87) ('bitcast_ln81', src/ban_s3.cpp:81) [174]  (0.77 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add17_i1', src/ban_s3.cpp:64) [105]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add12_i1', src/ban_s3.cpp:60) [98]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add12_i1', src/ban_s3.cpp:60) [98]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add12_i1', src/ban_s3.cpp:60) [98]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add12_i1', src/ban_s3.cpp:60) [98]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', src/ban_s3.cpp:55) [101]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', src/ban_s3.cpp:55) [101]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', src/ban_s3.cpp:55) [101]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', src/ban_s3.cpp:55) [101]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add17_i1', src/ban_s3.cpp:64) [105]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add17_i1', src/ban_s3.cpp:64) [105]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add17_i1', src/ban_s3.cpp:64) [105]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add22_i1', src/ban_s3.cpp:65) [106]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add27_i1', src/ban_s3.cpp:66) [107]  (6.44 ns)

 <State 19>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_32', src/ban_s3.cpp:30) [124]  (2.78 ns)
	'and' operation ('and_ln30', src/ban_s3.cpp:30) [125]  (0.287 ns)

 <State 20>: 7.21ns
The critical path consists of the following:
	'fadd' operation ('storemerge', src/ban_s3.cpp:60) [155]  (6.44 ns)
	multiplexor before 'phi' operation ('this.num[2]', src/ban_s3.cpp:81) with incoming values : ('b.num[2]', src/ban_s3.cpp:74) ('add12_i1', src/ban_s3.cpp:60) ('add7_i1', src/ban_s3.cpp:56) ('add27_i1', src/ban_s3.cpp:66) ('select_ln38_6', src/ban_s3.cpp:38) ('storemerge', src/ban_s3.cpp:60) ('bitcast_ln87_2', src/ban_s3.cpp:87) ('bitcast_ln81_2', src/ban_s3.cpp:81) [176]  (0.77 ns)
	'phi' operation ('this.num[2]', src/ban_s3.cpp:81) with incoming values : ('b.num[2]', src/ban_s3.cpp:74) ('add12_i1', src/ban_s3.cpp:60) ('add7_i1', src/ban_s3.cpp:56) ('add27_i1', src/ban_s3.cpp:66) ('select_ln38_6', src/ban_s3.cpp:38) ('storemerge', src/ban_s3.cpp:60) ('bitcast_ln87_2', src/ban_s3.cpp:87) ('bitcast_ln81_2', src/ban_s3.cpp:81) [176]  (0 ns)

 <State 21>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/ban_s3.cpp:55) [148]  (6.44 ns)

 <State 22>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/ban_s3.cpp:55) [148]  (6.44 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i', src/ban_s3.cpp:55) [148]  (6.44 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'phi' operation ('bitcast_ln56_pn', src/ban_s3.cpp:64) with incoming values : ('bitcast_ln64', src/ban_s3.cpp:64) ('bitcast_ln56', src/ban_s3.cpp:56) [154]  (0 ns)
	'fadd' operation ('storemerge', src/ban_s3.cpp:60) [155]  (6.44 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('storemerge', src/ban_s3.cpp:60) [155]  (6.44 ns)

 <State 26>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('storemerge', src/ban_s3.cpp:60) [155]  (6.44 ns)

 <State 27>: 0.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this.num[0]', src/ban_s3.cpp:81) with incoming values : ('b.num[0]', src/ban_s3.cpp:74) ('bitcast_ln64', src/ban_s3.cpp:64) ('add17_i1', src/ban_s3.cpp:64) ('add22_i1', src/ban_s3.cpp:65) ('select_ln38', src/ban_s3.cpp:38) ('bitcast_ln87', src/ban_s3.cpp:87) ('bitcast_ln81', src/ban_s3.cpp:81) [174]  (0.77 ns)

 <State 28>: 0.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('this.num[0]', src/ban_s3.cpp:81) with incoming values : ('b.num[0]', src/ban_s3.cpp:74) ('bitcast_ln64', src/ban_s3.cpp:64) ('add17_i1', src/ban_s3.cpp:64) ('add22_i1', src/ban_s3.cpp:65) ('select_ln38', src/ban_s3.cpp:38) ('bitcast_ln87', src/ban_s3.cpp:87) ('bitcast_ln81', src/ban_s3.cpp:81) [174]  (0.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
