# Single-Cycle-Non-Pipelined-MIPS-32-Processor

This is a single cycle MIPS 32bit processor simulated in verilog running on Xilinx Design Suit ISE 14.5.
This does not include an FPU.

Basic R-Type, I-Type and J-Type instructions run in this simulation.
