Analysis & Synthesis report for MaidRobot
Sun Dec  8 18:18:51 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Dec  8 18:18:51 2024              ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; MaidRobot                                      ;
; Top-level Entity Name              ; MaidRobot                                      ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8L       ;                    ;
; Top-level entity name                                            ; MaidRobot          ; MaidRobot          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Dec  8 18:18:38 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MaidRobot -c MaidRobot
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tanarctan_tb.vhd
    Info (12022): Found design unit 1: TanArcTan_tb-Behavioral File: D:/MaidCafeRobo_SistemDigital/TanArcTan_tb.vhd Line: 8
    Info (12023): Found entity 1: TanArcTan_tb File: D:/MaidCafeRobo_SistemDigital/TanArcTan_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tanarctan1.vhd
    Info (12022): Found design unit 1: TanArcTan1-Behavioral File: D:/MaidCafeRobo_SistemDigital/TanArcTan1.vhd Line: 15
    Info (12023): Found entity 1: TanArcTan1 File: D:/MaidCafeRobo_SistemDigital/TanArcTan1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tanarctan.vhd
    Info (12022): Found design unit 1: TanArcTan-Behavioral File: D:/MaidCafeRobo_SistemDigital/TanArcTan.vhd Line: 20
    Info (12023): Found entity 1: TanArcTan File: D:/MaidCafeRobo_SistemDigital/TanArcTan.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file tan.vhd
    Info (12022): Found design unit 1: Tan-Behavioral File: D:/MaidCafeRobo_SistemDigital/Tan.vhd Line: 21
    Info (12023): Found entity 1: Tan File: D:/MaidCafeRobo_SistemDigital/Tan.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file subtraktor_8bit.vhd
    Info (12022): Found design unit 1: Substraktor_8bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/Subtraktor_8bit.vhd Line: 16
    Info (12023): Found entity 1: Substraktor_8bit File: D:/MaidCafeRobo_SistemDigital/Subtraktor_8bit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file subtraktor_4bit.vhd
    Info (12022): Found design unit 1: Substraktor_4bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/Subtraktor_4bit.vhd Line: 16
    Info (12023): Found entity 1: Substraktor_4bit File: D:/MaidCafeRobo_SistemDigital/Subtraktor_4bit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file subtraktor_10bit_tb.vhd
    Info (12022): Found design unit 1: tb_Subtraktor_10bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/Subtraktor_10bit_tb.vhd Line: 12
    Info (12023): Found entity 1: tb_Subtraktor_10bit File: D:/MaidCafeRobo_SistemDigital/Subtraktor_10bit_tb.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file subtraktor_10bit.vhd
    Info (12022): Found design unit 1: Subtraktor_10bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/Subtraktor_10bit.vhd Line: 16
    Info (12023): Found entity 1: Subtraktor_10bit File: D:/MaidCafeRobo_SistemDigital/Subtraktor_10bit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rooter_tb.vhd
    Info (12022): Found design unit 1: tb_Rooter-Behavioral File: D:/MaidCafeRobo_SistemDigital/Rooter_tb.vhd Line: 13
    Info (12023): Found entity 1: tb_Rooter File: D:/MaidCafeRobo_SistemDigital/Rooter_tb.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rooter.vhd
    Info (12022): Found design unit 1: Rooter-Behavioral File: D:/MaidCafeRobo_SistemDigital/Rooter.vhd Line: 17
    Info (12023): Found entity 1: Rooter File: D:/MaidCafeRobo_SistemDigital/Rooter.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rcalc.vhd
    Info (12022): Found design unit 1: Rcalc-Behavioral File: D:/MaidCafeRobo_SistemDigital/RCalc.vhd Line: 17
    Info (12023): Found entity 1: RCalc File: D:/MaidCafeRobo_SistemDigital/RCalc.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_4bit.vhd
    Info (12022): Found design unit 1: Multiplier_4bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/Multiplier_4bit.vhd Line: 16
    Info (12023): Found entity 1: Multiplier_4bit File: D:/MaidCafeRobo_SistemDigital/Multiplier_4bit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file lutarctan.vhd
    Info (12022): Found design unit 1: LUTArctan-Behavioral File: D:/MaidCafeRobo_SistemDigital/LUTARCTAN.vhd Line: 13
    Info (12023): Found entity 1: LUTArctan File: D:/MaidCafeRobo_SistemDigital/LUTARCTAN.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file divider.vhd
    Info (12022): Found design unit 1: divider-Behavioral File: D:/MaidCafeRobo_SistemDigital/divider.vhd Line: 20
    Info (12023): Found entity 1: divider File: D:/MaidCafeRobo_SistemDigital/divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file comparatorjelas_4bit.vhd
    Info (12022): Found design unit 1: ComparatorJelas_4bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/ComparatorJelas_4bit.vhd Line: 19
    Info (12023): Found entity 1: ComparatorJelas_4bit File: D:/MaidCafeRobo_SistemDigital/ComparatorJelas_4bit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file comparator11bit.vhd
    Info (12022): Found design unit 1: comparator11bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/comparator11bit.vhd Line: 11
    Info (12023): Found entity 1: Comparator11bit File: D:/MaidCafeRobo_SistemDigital/comparator11bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file arctancordic_tb.vhd
    Info (12022): Found design unit 1: tb_ArctanCordic-Behavioral File: D:/MaidCafeRobo_SistemDigital/ArcTanCordic_tb.vhd Line: 12
    Info (12023): Found entity 1: tb_ArctanCordic File: D:/MaidCafeRobo_SistemDigital/ArcTanCordic_tb.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file arctancordic.vhd
    Info (12022): Found design unit 1: ArctanCordic-Behavioral File: D:/MaidCafeRobo_SistemDigital/ArcTanCordic.vhd Line: 20
    Info (12023): Found entity 1: ArctanCordic File: D:/MaidCafeRobo_SistemDigital/ArcTanCordic.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file adder_8bit.vhd
    Info (12022): Found design unit 1: Adder_8bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/Adder_8bit.vhd Line: 16
    Info (12023): Found entity 1: Adder_8bit File: D:/MaidCafeRobo_SistemDigital/Adder_8bit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file adder_4bit.vhd
    Info (12022): Found design unit 1: Adder_4bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/Adder_4bit.vhd Line: 16
    Info (12023): Found entity 1: Adder_4bit File: D:/MaidCafeRobo_SistemDigital/Adder_4bit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file adder_10bit.vhd
    Info (12022): Found design unit 1: Adder_10bit-Behavioral File: D:/MaidCafeRobo_SistemDigital/Adder_10bit.vhd Line: 16
    Info (12023): Found entity 1: Adder_10bit File: D:/MaidCafeRobo_SistemDigital/Adder_10bit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file maidrobot.vhd
    Info (12022): Found design unit 1: MaidRobot-Behavioral File: D:/MaidCafeRobo_SistemDigital/MaidRobot.vhd Line: 20
    Info (12023): Found entity 1: MaidRobot File: D:/MaidCafeRobo_SistemDigital/MaidRobot.vhd Line: 5
Error (10517): VHDL type mismatch error at Rooter.vhd(26): bit_vector type does not match integer literal File: D:/MaidCafeRobo_SistemDigital/Rooter.vhd Line: 26
Error (10327): VHDL error at Rooter.vhd(26): can't determine definition of operator ""+"" -- found 0 possible definitions File: D:/MaidCafeRobo_SistemDigital/Rooter.vhd Line: 26
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4787 megabytes
    Error: Processing ended: Sun Dec  8 18:18:51 2024
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:15


