# UCAS-LoongArch-CPU
5-level pipelined CPU supporting exception, virtual memory, AXI, cache
Design and implement in UCAS 2022-fall
Team member: He Yuxiao, Liao Jiawei, Liu Mingyu
