<div align="left"><img src="overview.png" /></div><div align="left"><img src="pass_rate.png" /></div><div align="left">
<table border="0">
	<tr>
		<th>Failed Pattern Name</th>
		<th>Owner</th>
		<th>Log</th>
	</tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR_SND_8MB_Data_Corrupt-A35_USDHC0_SD-Encrypted_Boot</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR-A35_USDHC0_SD-FWS</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR-A35_USDHC0_SD-FAB</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NAND-A35_USDHC0_SD-FWS</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NAND-A35_USDHC0_SD-FAB</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NAND-A35_USDHC0_SD-Field_Return</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR_XIP-A35_USDHC0_SD-FWS</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR_XIP-A35_USDHC0_SD-FAB</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR_OTFAD-A35_USDHC0_SD</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR_XIP_OTFAD-A35_USDHC0_SD</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR-A35_USDHC0_eMMC51_FB_8bit_DDR_ACK-Usr_Part</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR-A35_USDHC0_eMMC44_8bit_DDR-FWS</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR-A35_USDHC0_eMMC44_8bit_DDR-FAB</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR-A35_FlexSPI2_NAND_FWS</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR-A35_FlexSPI2_NAND_FAB</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-FlexSPI2_NAND-Encrypted_Boot</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-FlexSPI2_NAND_FWS</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-FlexSPI2_NAND_FAB</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR-A35_FlexSPI2_NAND_Invalid-LPSPI5-CS0_Recovery</td>
		<td>Ruxu</td>
		<td>mdv_rtl.nxf32270.20_05_12_02_37_36_4092_Dual_Internal-CM33_FlexSPI0_NOR-A35_FlexSPI2_NAND_Invalid-LPSPI5-CS0_Recovery_1353112958.log</td>
	<tr>
	<tr>
		<td>Dual_Internal-CM33_FlexSPI0_NOR-A35_FlexSPI2_NAND_Invalid-LPSPI5-CS1_Recovery</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-USDHC0_eMMC44_8bit_DDR_FWS</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-USDHC0_eMMC44_8bit_DDR_FAB</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-USDHC1_SD_FWS</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-USDHC1_SD_FAB</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-FlexSPI2_NOR-AZURE_Enable_FWS</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-FlexSPI2_NOR-AZURE_Enable_FAB</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Single_Internal-USDHC2_eMMC44_8bit_DDR_FAB</td>
		<td>Shockley</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NOR-A35_USDHC0_SD-FWS</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NOR-A35_USDHC0_SD-FAB</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NOR-A35_USDHC0_SD-Field_Return</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NAND_SND_4MB_Set1_Newer_But_Data_Corrupt-A35_USDHC0_SD</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NAND-A35_USDHC0_SD-FWS</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NAND-A35_USDHC0_SD-FAB</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NAND-A35_USDHC0_SD-Field_Return</td>
		<td>Ruxu</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NOR_XIP-A35_USDHC0_SD-FWS</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NOR_XIP-A35_USDHC0_SD-FAB</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NOR_OTFAD-A35_USDHC0_SD</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>LP_Internal-CM33_FlexSPI0_NOR_XIP_OTFAD-A35_USDHC0_SD</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Serial_Download-USB1-FAB</td>
		<td>Xiaojing</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Serial_Download-USB1-FWS</td>
		<td>Xiaojing</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>Serial_Download-USB1</td>
		<td>Xiaojing</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>UT-FlexSPI2_NOR_Misc_TEST</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>UT-USB-20-HS_test-OTG0</td>
		<td>Xiaojing</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>UT-USB-20-HS_test</td>
		<td>Xiaojing</td>
		<td>mdv_rtl.nxf32270.20_05_12_02_37_36_4092_UT-USB-20-HS_test_-1650819437.log</td>
	<tr>
	<tr>
		<td>MISC-TEST_M33_ROM-Patch-Test</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>FUSE_TEST-Serial_Download-SDP_DISABLE</td>
		<td>Xiaojing</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>FUSE_TEST-Single_Boot-USDHC0_EMMC-S400_FW_PRESENET</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
	<tr>
		<td>FUSE_TEST-Single_Boot-USDHC0_EMMC-S400_Not_Exist</td>
		<td>Jiamin</td>
		<td>Not Exist</td>
	<tr>
</table></div>
<style type="text/css">body { margin:0;padding:20px; font:13px "Lucida Grande", "Lucida Sans Unicode", Helvetica, Arial, sans-serif;}p,table, caption, td, tr, th {margin:0;padding:0;font-weight:normal;}p {margin-bottom:15px;}table {border-collapse:collapse;margin-bottom:15px;width:90%;}caption {text-align:left;font-size:15px;padding-bottom:10px;}table td,table th {padding:5px;border:1px solid #fff;border-width:0 1px 1px 0;}thead th {background:#6699FF;}thead th[colspan],thead th[rowspan] {background:#6699FF;}tbody th,tfoot th {text-align:left;background:#6699FF;}tbody td,tfoot td {text-align:center;background:#F2F3F4 ;}tfoot th {background:#F2F3F4 ;}tfoot td {background:#F2F3F4 ;font-weight:bold;}tbody tr.odd td { background:#F2F3F4 ;}</style>