{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1497299187063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1497299187065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 16:26:26 2017 " "Processing started: Mon Jun 12 16:26:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1497299187065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1497299187065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C5G_ChipControl -c C5G_ChipControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_ChipControl -c C5G_ChipControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1497299187065 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1497299187847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modeselect.v 1 1 " "Found 1 design units, including 1 entities, in source file modeselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModeSelect " "Found entity 1: ModeSelect" {  } { { "ModeSelect.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/ModeSelect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299187940 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "C5G_ChipControl.v(208) " "Verilog HDL Module Instantiation warning at C5G_ChipControl.v(208): ignored dangling comma in List of Port Connections" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 208 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1497299187949 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "C5G_ChipControl C5G_ChipControl.v(64) " "Verilog Module Declaration warning at C5G_ChipControl.v(64): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"C5G_ChipControl\"" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 64 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497299187950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5g_chipcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file c5g_chipcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_ChipControl " "Found entity 1: C5G_ChipControl" {  } { { "C5G_ChipControl.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299187950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299187958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299187965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig " "Found entity 1: pll_reconfig" {  } { { "pll_reconfig.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299187972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig/altera_pll_reconfig_mif_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_reconfig/altera_pll_reconfig_mif_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_mif_reader " "Found entity 1: altera_pll_reconfig_mif_reader" {  } { { "pll_reconfig/altera_pll_reconfig_mif_reader.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_mif_reader.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299187980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1497299187989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1878) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1878): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1878 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1497299187990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1870) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1870): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1870 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1497299187990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file pll_reconfig/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187991 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187991 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187991 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1766 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187991 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 1861 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187991 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_core.v" 2089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299187991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299187991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_reconfig/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "pll_reconfig/altera_pll_reconfig_top.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/pll_reconfig/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299188001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299188001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_CLK " "Found entity 1: Gen_CLK" {  } { { "Gen_CLK.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/Gen_CLK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299188011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299188011 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CTRL_DAC CTRL_DAC.v(19) " "Verilog Module Declaration warning at CTRL_DAC.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CTRL_DAC\"" {  } { { "CTRL_DAC.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/CTRL_DAC.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497299188022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL_DAC " "Found entity 1: CTRL_DAC" {  } { { "CTRL_DAC.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/CTRL_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299188023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299188023 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "loaddata loaddata.v(16) " "Verilog Module Declaration warning at loaddata.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"loaddata\"" {  } { { "loaddata.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/loaddata.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497299188032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loaddata.v 1 1 " "Found 1 design units, including 1 entities, in source file loaddata.v" { { "Info" "ISGN_ENTITY_NAME" "1 loaddata " "Found entity 1: loaddata" {  } { { "loaddata.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/loaddata.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299188033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299188033 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "triggerupdate triggerupdate.v(30) " "Verilog Module Declaration warning at triggerupdate.v(30): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"triggerupdate\"" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 30 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497299188041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triggerupdate.v 1 1 " "Found 1 design units, including 1 entities, in source file triggerupdate.v" { { "Info" "ISGN_ENTITY_NAME" "1 triggerupdate " "Found entity 1: triggerupdate" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1497299188042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1497299188042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G_ChipControl " "Elaborating entity \"C5G_ChipControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1497299188134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_CLK Gen_CLK:Gen_CLK_inst " "Elaborating entity \"Gen_CLK\" for hierarchy \"Gen_CLK:Gen_CLK_inst\"" {  } { { "C5G_ChipControl.v" "Gen_CLK_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497299188145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triggerupdate triggerupdate:triggerupdate_inst " "Elaborating entity \"triggerupdate\" for hierarchy \"triggerupdate:triggerupdate_inst\"" {  } { { "C5G_ChipControl.v" "triggerupdate_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1497299188153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 triggerupdate.v(140) " "Verilog HDL assignment warning at triggerupdate.v(140): truncated value with size 32 to match size of target (13)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497299188156 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 triggerupdate.v(153) " "Verilog HDL assignment warning at triggerupdate.v(153): truncated value with size 32 to match size of target (7)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497299188156 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 triggerupdate.v(328) " "Verilog HDL assignment warning at triggerupdate.v(328): truncated value with size 32 to match size of target (18)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497299188158 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 triggerupdate.v(472) " "Verilog HDL assignment warning at triggerupdate.v(472): truncated value with size 32 to match size of target (7)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497299188160 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 triggerupdate.v(478) " "Verilog HDL assignment warning at triggerupdate.v(478): truncated value with size 32 to match size of target (18)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497299188160 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 triggerupdate.v(522) " "Verilog HDL assignment warning at triggerupdate.v(522): truncated value with size 32 to match size of target (18)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1497299188161 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C0\[31..23\] 0 triggerupdate.v(75) " "Net \"C0\[31..23\]\" at triggerupdate.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1497299188242 "|C5G_ChipControl|triggerupdate:triggerupdate_inst"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.00000 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.00000\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188437 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "triggerupdate.v(210) " "Constant driver at triggerupdate.v(210)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 210 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1497299188437 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.00001 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.00001\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188437 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.00010 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.00010\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188437 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.00011 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.00011\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188437 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.00100 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.00100\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188437 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.00101 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.00101\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188437 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.00110 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.00110\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188437 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.00111 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.00111\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188437 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.01000 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.01000\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.01001 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.01001\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.01010 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.01010\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.01011 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.01011\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.01100 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.01100\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188438 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "readstate.01101 triggerupdate.v(1084) " "Can't resolve multiple constant drivers for net \"readstate.01101\" at triggerupdate.v(1084)" {  } { { "triggerupdate.v" "" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/triggerupdate.v" 1084 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1497299188438 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "triggerupdate:triggerupdate_inst " "Can't elaborate user hierarchy \"triggerupdate:triggerupdate_inst\"" {  } { { "C5G_ChipControl.v" "triggerupdate_inst" { Text "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/C5G_ChipControl.v" 171 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1497299188469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.map.smsg " "Generated suppressed messages file C:/Experiments/FPGAcontrol/chipcontrolfpga/FPGA/output_files/C5G_ChipControl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1497299188533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 16 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497299188614 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 12 16:26:28 2017 " "Processing ended: Mon Jun 12 16:26:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497299188614 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497299188614 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497299188614 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497299188614 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 13 s " "Quartus II Full Compilation was unsuccessful. 18 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1497299189240 ""}
