
NUCLEO-G474RET6-Inverter_Pinout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099e4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  08009bc4  08009bc4  0000abc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ef4  08009ef4  0000b124  2**0
                  CONTENTS
  4 .ARM          00000008  08009ef4  08009ef4  0000aef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009efc  08009efc  0000b124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009efc  08009efc  0000aefc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f00  08009f00  0000af00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000124  20000000  08009f04  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  20000124  0800a028  0000b124  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000630  0800a028  0000b630  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b124  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a9cd  00000000  00000000  0000b154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000369d  00000000  00000000  00025b21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001618  00000000  00000000  000291c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001116  00000000  00000000  0002a7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a3ac  00000000  00000000  0002b8ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b5fc  00000000  00000000  00055c9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114650  00000000  00000000  00071296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001858e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000696c  00000000  00000000  0018592c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  0018c298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000124 	.word	0x20000124
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009bac 	.word	0x08009bac

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000128 	.word	0x20000128
 800021c:	08009bac 	.word	0x08009bac

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08c      	sub	sp, #48	@ 0x30
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2220      	movs	r2, #32
 80005f6:	2100      	movs	r1, #0
 80005f8:	4618      	mov	r0, r3
 80005fa:	f008 fa2a 	bl	8008a52 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005fe:	4b32      	ldr	r3, [pc, #200]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000600:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000604:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000606:	4b30      	ldr	r3, [pc, #192]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000608:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800060c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800060e:	4b2e      	ldr	r3, [pc, #184]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000614:	4b2c      	ldr	r3, [pc, #176]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000616:	2200      	movs	r2, #0
 8000618:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800061a:	4b2b      	ldr	r3, [pc, #172]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800061c:	2200      	movs	r2, #0
 800061e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000620:	4b29      	ldr	r3, [pc, #164]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000622:	2200      	movs	r2, #0
 8000624:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000626:	4b28      	ldr	r3, [pc, #160]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000628:	2204      	movs	r2, #4
 800062a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800062c:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800062e:	2200      	movs	r2, #0
 8000630:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000632:	4b25      	ldr	r3, [pc, #148]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000634:	2200      	movs	r2, #0
 8000636:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000638:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800063a:	2201      	movs	r2, #1
 800063c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063e:	4b22      	ldr	r3, [pc, #136]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000640:	2200      	movs	r2, #0
 8000642:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000646:	4b20      	ldr	r3, [pc, #128]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000648:	2200      	movs	r2, #0
 800064a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800064c:	4b1e      	ldr	r3, [pc, #120]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800064e:	2200      	movs	r2, #0
 8000650:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000652:	4b1d      	ldr	r3, [pc, #116]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000654:	2200      	movs	r2, #0
 8000656:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800065a:	4b1b      	ldr	r3, [pc, #108]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800065c:	2200      	movs	r2, #0
 800065e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000660:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000662:	2200      	movs	r2, #0
 8000664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000668:	4817      	ldr	r0, [pc, #92]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 800066a:	f001 fc3b 	bl	8001ee4 <HAL_ADC_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000674:	f000 faa2 	bl	8000bbc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000678:	2300      	movs	r3, #0
 800067a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800067c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000680:	4619      	mov	r1, r3
 8000682:	4811      	ldr	r0, [pc, #68]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 8000684:	f002 fa56 	bl	8002b34 <HAL_ADCEx_MultiModeConfigChannel>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800068e:	f000 fa95 	bl	8000bbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_ADC1_Init+0xec>)
 8000694:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000696:	2306      	movs	r3, #6
 8000698:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800069a:	2300      	movs	r3, #0
 800069c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800069e:	237f      	movs	r3, #127	@ 0x7f
 80006a0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006a2:	2304      	movs	r3, #4
 80006a4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	4619      	mov	r1, r3
 80006ae:	4806      	ldr	r0, [pc, #24]	@ (80006c8 <MX_ADC1_Init+0xe8>)
 80006b0:	f001 fdda 	bl	8002268 <HAL_ADC_ConfigChannel>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006ba:	f000 fa7f 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	3730      	adds	r7, #48	@ 0x30
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	20000140 	.word	0x20000140
 80006cc:	21800100 	.word	0x21800100

080006d0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b088      	sub	sp, #32
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006d6:	463b      	mov	r3, r7
 80006d8:	2220      	movs	r2, #32
 80006da:	2100      	movs	r1, #0
 80006dc:	4618      	mov	r0, r3
 80006de:	f008 f9b8 	bl	8008a52 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006e4:	4a2b      	ldr	r2, [pc, #172]	@ (8000794 <MX_ADC2_Init+0xc4>)
 80006e6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006e8:	4b29      	ldr	r3, [pc, #164]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006ea:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80006ee:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006f0:	4b27      	ldr	r3, [pc, #156]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006f6:	4b26      	ldr	r3, [pc, #152]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80006fc:	4b24      	ldr	r3, [pc, #144]	@ (8000790 <MX_ADC2_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000702:	4b23      	ldr	r3, [pc, #140]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000704:	2200      	movs	r2, #0
 8000706:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000708:	4b21      	ldr	r3, [pc, #132]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800070a:	2204      	movs	r2, #4
 800070c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800070e:	4b20      	ldr	r3, [pc, #128]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000710:	2200      	movs	r2, #0
 8000712:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000714:	4b1e      	ldr	r3, [pc, #120]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000716:	2200      	movs	r2, #0
 8000718:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800071a:	4b1d      	ldr	r3, [pc, #116]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800071c:	2201      	movs	r2, #1
 800071e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000720:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000722:	2200      	movs	r2, #0
 8000724:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000728:	4b19      	ldr	r3, [pc, #100]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800072a:	2200      	movs	r2, #0
 800072c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800072e:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000730:	2200      	movs	r2, #0
 8000732:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000734:	4b16      	ldr	r3, [pc, #88]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000736:	2200      	movs	r2, #0
 8000738:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800073c:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800073e:	2200      	movs	r2, #0
 8000740:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000742:	4b13      	ldr	r3, [pc, #76]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000744:	2200      	movs	r2, #0
 8000746:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800074a:	4811      	ldr	r0, [pc, #68]	@ (8000790 <MX_ADC2_Init+0xc0>)
 800074c:	f001 fbca 	bl	8001ee4 <HAL_ADC_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000756:	f000 fa31 	bl	8000bbc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800075a:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_ADC2_Init+0xc8>)
 800075c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800075e:	2306      	movs	r3, #6
 8000760:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000762:	2300      	movs	r3, #0
 8000764:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000766:	237f      	movs	r3, #127	@ 0x7f
 8000768:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800076a:	2304      	movs	r3, #4
 800076c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000772:	463b      	mov	r3, r7
 8000774:	4619      	mov	r1, r3
 8000776:	4806      	ldr	r0, [pc, #24]	@ (8000790 <MX_ADC2_Init+0xc0>)
 8000778:	f001 fd76 	bl	8002268 <HAL_ADC_ConfigChannel>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000782:	f000 fa1b 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000786:	bf00      	nop
 8000788:	3720      	adds	r7, #32
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	200001ac 	.word	0x200001ac
 8000794:	50000100 	.word	0x50000100
 8000798:	19200040 	.word	0x19200040

0800079c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b0a4      	sub	sp, #144	@ 0x90
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
 80007b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007b8:	2254      	movs	r2, #84	@ 0x54
 80007ba:	2100      	movs	r1, #0
 80007bc:	4618      	mov	r0, r3
 80007be:	f008 f948 	bl	8008a52 <memset>
  if(adcHandle->Instance==ADC1)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80007ca:	d174      	bne.n	80008b6 <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80007cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80007d2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80007d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007dc:	4618      	mov	r0, r3
 80007de:	f003 fc29 	bl	8004034 <HAL_RCCEx_PeriphCLKConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80007e8:	f000 f9e8 	bl	8000bbc <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80007ec:	4b63      	ldr	r3, [pc, #396]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	3301      	adds	r3, #1
 80007f2:	4a62      	ldr	r2, [pc, #392]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80007f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80007f6:	4b61      	ldr	r3, [pc, #388]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d10b      	bne.n	8000816 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80007fe:	4b60      	ldr	r3, [pc, #384]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a5f      	ldr	r2, [pc, #380]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000804:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b5d      	ldr	r3, [pc, #372]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000812:	627b      	str	r3, [r7, #36]	@ 0x24
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	4b5a      	ldr	r3, [pc, #360]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a59      	ldr	r2, [pc, #356]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800081c:	f043 0304 	orr.w	r3, r3, #4
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b57      	ldr	r3, [pc, #348]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0304 	and.w	r3, r3, #4
 800082a:	623b      	str	r3, [r7, #32]
 800082c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800082e:	4b54      	ldr	r3, [pc, #336]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a53      	ldr	r2, [pc, #332]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b51      	ldr	r3, [pc, #324]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	61fb      	str	r3, [r7, #28]
 8000844:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	4b4e      	ldr	r3, [pc, #312]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	4a4d      	ldr	r2, [pc, #308]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800084c:	f043 0302 	orr.w	r3, r3, #2
 8000850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000852:	4b4b      	ldr	r3, [pc, #300]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	f003 0302 	and.w	r3, r3, #2
 800085a:	61bb      	str	r3, [r7, #24]
 800085c:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800085e:	2304      	movs	r3, #4
 8000860:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000862:	2303      	movs	r3, #3
 8000864:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 800086e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000872:	4619      	mov	r1, r3
 8000874:	4843      	ldr	r0, [pc, #268]	@ (8000984 <HAL_ADC_MspInit+0x1e8>)
 8000876:	f002 fc05 	bl	8003084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 800087a:	2302      	movs	r3, #2
 800087c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800087e:	2303      	movs	r3, #3
 8000880:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800088e:	4619      	mov	r1, r3
 8000890:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000894:	f002 fbf6 	bl	8003084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000898:	2303      	movs	r3, #3
 800089a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800089c:	2303      	movs	r3, #3
 800089e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80008ac:	4619      	mov	r1, r3
 80008ae:	4836      	ldr	r0, [pc, #216]	@ (8000988 <HAL_ADC_MspInit+0x1ec>)
 80008b0:	f002 fbe8 	bl	8003084 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008b4:	e05e      	b.n	8000974 <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4a34      	ldr	r2, [pc, #208]	@ (800098c <HAL_ADC_MspInit+0x1f0>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d159      	bne.n	8000974 <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80008c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80008c6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80008ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008d0:	4618      	mov	r0, r3
 80008d2:	f003 fbaf 	bl	8004034 <HAL_RCCEx_PeriphCLKConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 80008dc:	f000 f96e 	bl	8000bbc <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80008e0:	4b26      	ldr	r3, [pc, #152]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	3301      	adds	r3, #1
 80008e6:	4a25      	ldr	r2, [pc, #148]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80008e8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80008ea:	4b24      	ldr	r3, [pc, #144]	@ (800097c <HAL_ADC_MspInit+0x1e0>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d10b      	bne.n	800090a <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80008f2:	4b23      	ldr	r3, [pc, #140]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008f6:	4a22      	ldr	r2, [pc, #136]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 80008f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008fe:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800090a:	4b1d      	ldr	r3, [pc, #116]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090e:	4a1c      	ldr	r2, [pc, #112]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000910:	f043 0304 	orr.w	r3, r3, #4
 8000914:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000916:	4b1a      	ldr	r3, [pc, #104]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800091a:	f003 0304 	and.w	r3, r3, #4
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b17      	ldr	r3, [pc, #92]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	4a16      	ldr	r2, [pc, #88]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092e:	4b14      	ldr	r3, [pc, #80]	@ (8000980 <HAL_ADC_MspInit+0x1e4>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 800093a:	230b      	movs	r3, #11
 800093c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800093e:	2303      	movs	r3, #3
 8000940:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800094e:	4619      	mov	r1, r3
 8000950:	480c      	ldr	r0, [pc, #48]	@ (8000984 <HAL_ADC_MspInit+0x1e8>)
 8000952:	f002 fb97 	bl	8003084 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8000956:	2301      	movs	r3, #1
 8000958:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800095a:	2303      	movs	r3, #3
 800095c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8000966:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800096a:	4619      	mov	r1, r3
 800096c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000970:	f002 fb88 	bl	8003084 <HAL_GPIO_Init>
}
 8000974:	bf00      	nop
 8000976:	3790      	adds	r7, #144	@ 0x90
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20000218 	.word	0x20000218
 8000980:	40021000 	.word	0x40021000
 8000984:	48000800 	.word	0x48000800
 8000988:	48000400 	.word	0x48000400
 800098c:	50000100 	.word	0x50000100

08000990 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	@ 0x28
 8000994:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
 80009a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a6:	4b3f      	ldr	r3, [pc, #252]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009aa:	4a3e      	ldr	r2, [pc, #248]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009ac:	f043 0304 	orr.w	r3, r3, #4
 80009b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009b2:	4b3c      	ldr	r3, [pc, #240]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b6:	f003 0304 	and.w	r3, r3, #4
 80009ba:	613b      	str	r3, [r7, #16]
 80009bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009be:	4b39      	ldr	r3, [pc, #228]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c2:	4a38      	ldr	r2, [pc, #224]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009c4:	f043 0320 	orr.w	r3, r3, #32
 80009c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ca:	4b36      	ldr	r3, [pc, #216]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ce:	f003 0320 	and.w	r3, r3, #32
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	4b33      	ldr	r3, [pc, #204]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009da:	4a32      	ldr	r2, [pc, #200]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009e2:	4b30      	ldr	r3, [pc, #192]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f2:	4a2c      	ldr	r2, [pc, #176]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009fa:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a06:	4b27      	ldr	r3, [pc, #156]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 8000a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0a:	4a26      	ldr	r2, [pc, #152]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 8000a0c:	f043 0308 	orr.w	r3, r3, #8
 8000a10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a12:	4b24      	ldr	r3, [pc, #144]	@ (8000aa4 <MX_GPIO_Init+0x114>)
 8000a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a16:	f003 0308 	and.w	r3, r3, #8
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2120      	movs	r1, #32
 8000a22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a26:	f002 fcaf 	bl	8003388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2104      	movs	r1, #4
 8000a2e:	481e      	ldr	r0, [pc, #120]	@ (8000aa8 <MX_GPIO_Init+0x118>)
 8000a30:	f002 fcaa 	bl	8003388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 8000a34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a3a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4818      	ldr	r0, [pc, #96]	@ (8000aac <MX_GPIO_Init+0x11c>)
 8000a4c:	f002 fb1a 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000a50:	2320      	movs	r3, #32
 8000a52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a54:	2301      	movs	r3, #1
 8000a56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	4619      	mov	r1, r3
 8000a66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a6a:	f002 fb0b 	bl	8003084 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a72:	2301      	movs	r3, #1
 8000a74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	4619      	mov	r1, r3
 8000a84:	4808      	ldr	r0, [pc, #32]	@ (8000aa8 <MX_GPIO_Init+0x118>)
 8000a86:	f002 fafd 	bl	8003084 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	2028      	movs	r0, #40	@ 0x28
 8000a90:	f002 fa10 	bl	8002eb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a94:	2028      	movs	r0, #40	@ 0x28
 8000a96:	f002 fa27 	bl	8002ee8 <HAL_NVIC_EnableIRQ>

}
 8000a9a:	bf00      	nop
 8000a9c:	3728      	adds	r7, #40	@ 0x28
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	48000c00 	.word	0x48000c00
 8000aac:	48000800 	.word	0x48000800

08000ab0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000ab8:	1d39      	adds	r1, r7, #4
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
 8000abe:	2201      	movs	r2, #1
 8000ac0:	4803      	ldr	r0, [pc, #12]	@ (8000ad0 <__io_putchar+0x20>)
 8000ac2:	f005 fdde 	bl	8006682 <HAL_UART_Transmit>

	return ch;
 8000ac6:	687b      	ldr	r3, [r7, #4]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000304 	.word	0x20000304

08000ad4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ad8:	f000 fff3 	bl	8001ac2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000adc:	f000 f813 	bl	8000b06 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ae0:	f7ff ff56 	bl	8000990 <MX_GPIO_Init>
  MX_ADC2_Init();
 8000ae4:	f7ff fdf4 	bl	80006d0 <MX_ADC2_Init>
  MX_ADC1_Init();
 8000ae8:	f7ff fd7a 	bl	80005e0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000aec:	f000 fa2a 	bl	8000f44 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000af0:	f000 faf6 	bl	80010e0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000af4:	f000 fc2a 	bl	800134c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000af8:	f000 fc74 	bl	80013e4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	Shell_Init();
 8000afc:	f000 fd66 	bl	80015cc <Shell_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		Shell_Loop();
 8000b00:	f000 fe82 	bl	8001808 <Shell_Loop>
 8000b04:	e7fc      	b.n	8000b00 <main+0x2c>

08000b06 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b094      	sub	sp, #80	@ 0x50
 8000b0a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0c:	f107 0318 	add.w	r3, r7, #24
 8000b10:	2238      	movs	r2, #56	@ 0x38
 8000b12:	2100      	movs	r1, #0
 8000b14:	4618      	mov	r0, r3
 8000b16:	f007 ff9c 	bl	8008a52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000b28:	2000      	movs	r0, #0
 8000b2a:	f002 fc69 	bl	8003400 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000b40:	2306      	movs	r3, #6
 8000b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000b44:	2355      	movs	r3, #85	@ 0x55
 8000b46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b50:	2302      	movs	r3, #2
 8000b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b54:	f107 0318 	add.w	r3, r7, #24
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f002 fd05 	bl	8003568 <HAL_RCC_OscConfig>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000b64:	f000 f82a 	bl	8000bbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b68:	230f      	movs	r3, #15
 8000b6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b6c:	2303      	movs	r3, #3
 8000b6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b74:	2300      	movs	r3, #0
 8000b76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	2104      	movs	r1, #4
 8000b80:	4618      	mov	r0, r3
 8000b82:	f003 f809 	bl	8003b98 <HAL_RCC_ClockConfig>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000b8c:	f000 f816 	bl	8000bbc <Error_Handler>
  }
}
 8000b90:	bf00      	nop
 8000b92:	3750      	adds	r7, #80	@ 0x50
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a04      	ldr	r2, [pc, #16]	@ (8000bb8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d101      	bne.n	8000bae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000baa:	f000 ffa3 	bl	8001af4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40001000 	.word	0x40001000

08000bbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc0:	b672      	cpsid	i
}
 8000bc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <Error_Handler+0x8>

08000bc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bce:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <HAL_MspInit+0x44>)
 8000bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8000c0c <HAL_MspInit+0x44>)
 8000bd4:	f043 0301 	orr.w	r3, r3, #1
 8000bd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bda:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <HAL_MspInit+0x44>)
 8000bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bde:	f003 0301 	and.w	r3, r3, #1
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000be6:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <HAL_MspInit+0x44>)
 8000be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bea:	4a08      	ldr	r2, [pc, #32]	@ (8000c0c <HAL_MspInit+0x44>)
 8000bec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bf2:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <HAL_MspInit+0x44>)
 8000bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bfa:	603b      	str	r3, [r7, #0]
 8000bfc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000bfe:	f002 fca3 	bl	8003548 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40021000 	.word	0x40021000

08000c10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08c      	sub	sp, #48	@ 0x30
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c20:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd4 <HAL_InitTick+0xc4>)
 8000c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c24:	4a2b      	ldr	r2, [pc, #172]	@ (8000cd4 <HAL_InitTick+0xc4>)
 8000c26:	f043 0310 	orr.w	r3, r3, #16
 8000c2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c2c:	4b29      	ldr	r3, [pc, #164]	@ (8000cd4 <HAL_InitTick+0xc4>)
 8000c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c30:	f003 0310 	and.w	r3, r3, #16
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c38:	f107 020c 	add.w	r2, r7, #12
 8000c3c:	f107 0310 	add.w	r3, r7, #16
 8000c40:	4611      	mov	r1, r2
 8000c42:	4618      	mov	r0, r3
 8000c44:	f003 f97e 	bl	8003f44 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c48:	f003 f950 	bl	8003eec <HAL_RCC_GetPCLK1Freq>
 8000c4c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c50:	4a21      	ldr	r2, [pc, #132]	@ (8000cd8 <HAL_InitTick+0xc8>)
 8000c52:	fba2 2303 	umull	r2, r3, r2, r3
 8000c56:	0c9b      	lsrs	r3, r3, #18
 8000c58:	3b01      	subs	r3, #1
 8000c5a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cdc <HAL_InitTick+0xcc>)
 8000c5e:	4a20      	ldr	r2, [pc, #128]	@ (8000ce0 <HAL_InitTick+0xd0>)
 8000c60:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c62:	4b1e      	ldr	r3, [pc, #120]	@ (8000cdc <HAL_InitTick+0xcc>)
 8000c64:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c68:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c6a:	4a1c      	ldr	r2, [pc, #112]	@ (8000cdc <HAL_InitTick+0xcc>)
 8000c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c6e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c70:	4b1a      	ldr	r3, [pc, #104]	@ (8000cdc <HAL_InitTick+0xcc>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c76:	4b19      	ldr	r3, [pc, #100]	@ (8000cdc <HAL_InitTick+0xcc>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000c7c:	4817      	ldr	r0, [pc, #92]	@ (8000cdc <HAL_InitTick+0xcc>)
 8000c7e:	f003 fc27 	bl	80044d0 <HAL_TIM_Base_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d11b      	bne.n	8000cc8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c90:	4812      	ldr	r0, [pc, #72]	@ (8000cdc <HAL_InitTick+0xcc>)
 8000c92:	f003 fc75 	bl	8004580 <HAL_TIM_Base_Start_IT>
 8000c96:	4603      	mov	r3, r0
 8000c98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000c9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d111      	bne.n	8000cc8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ca4:	2036      	movs	r0, #54	@ 0x36
 8000ca6:	f002 f91f 	bl	8002ee8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b0f      	cmp	r3, #15
 8000cae:	d808      	bhi.n	8000cc2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	2036      	movs	r0, #54	@ 0x36
 8000cb6:	f002 f8fd 	bl	8002eb4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cba:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce4 <HAL_InitTick+0xd4>)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	e002      	b.n	8000cc8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000cc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3730      	adds	r7, #48	@ 0x30
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	431bde83 	.word	0x431bde83
 8000cdc:	2000021c 	.word	0x2000021c
 8000ce0:	40001000 	.word	0x40001000
 8000ce4:	200000c0 	.word	0x200000c0

08000ce8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cec:	bf00      	nop
 8000cee:	e7fd      	b.n	8000cec <NMI_Handler+0x4>

08000cf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf4:	bf00      	nop
 8000cf6:	e7fd      	b.n	8000cf4 <HardFault_Handler+0x4>

08000cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cfc:	bf00      	nop
 8000cfe:	e7fd      	b.n	8000cfc <MemManage_Handler+0x4>

08000d00 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d04:	bf00      	nop
 8000d06:	e7fd      	b.n	8000d04 <BusFault_Handler+0x4>

08000d08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <UsageFault_Handler+0x4>

08000d10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d4c:	4802      	ldr	r0, [pc, #8]	@ (8000d58 <USART2_IRQHandler+0x10>)
 8000d4e:	f005 fd85 	bl	800685c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20000304 	.word	0x20000304

08000d5c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000d60:	4802      	ldr	r0, [pc, #8]	@ (8000d6c <USART3_IRQHandler+0x10>)
 8000d62:	f005 fd7b 	bl	800685c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000394 	.word	0x20000394

08000d70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8000d74:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000d78:	f002 fb1e 	bl	80033b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d84:	4802      	ldr	r0, [pc, #8]	@ (8000d90 <TIM6_DAC_IRQHandler+0x10>)
 8000d86:	f003 ff1f 	bl	8004bc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	2000021c 	.word	0x2000021c

08000d94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return 1;
 8000d98:	2301      	movs	r3, #1
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr

08000da4 <_kill>:

int _kill(int pid, int sig)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000dae:	f007 fefb 	bl	8008ba8 <__errno>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2216      	movs	r2, #22
 8000db6:	601a      	str	r2, [r3, #0]
  return -1;
 8000db8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <_exit>:

void _exit (int status)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000dcc:	f04f 31ff 	mov.w	r1, #4294967295
 8000dd0:	6878      	ldr	r0, [r7, #4]
 8000dd2:	f7ff ffe7 	bl	8000da4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000dd6:	bf00      	nop
 8000dd8:	e7fd      	b.n	8000dd6 <_exit+0x12>

08000dda <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b086      	sub	sp, #24
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	60f8      	str	r0, [r7, #12]
 8000de2:	60b9      	str	r1, [r7, #8]
 8000de4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
 8000dea:	e00a      	b.n	8000e02 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000dec:	f3af 8000 	nop.w
 8000df0:	4601      	mov	r1, r0
 8000df2:	68bb      	ldr	r3, [r7, #8]
 8000df4:	1c5a      	adds	r2, r3, #1
 8000df6:	60ba      	str	r2, [r7, #8]
 8000df8:	b2ca      	uxtb	r2, r1
 8000dfa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	617b      	str	r3, [r7, #20]
 8000e02:	697a      	ldr	r2, [r7, #20]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	dbf0      	blt.n	8000dec <_read+0x12>
  }

  return len;
 8000e0a:	687b      	ldr	r3, [r7, #4]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3718      	adds	r7, #24
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	60f8      	str	r0, [r7, #12]
 8000e1c:	60b9      	str	r1, [r7, #8]
 8000e1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e20:	2300      	movs	r3, #0
 8000e22:	617b      	str	r3, [r7, #20]
 8000e24:	e009      	b.n	8000e3a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	1c5a      	adds	r2, r3, #1
 8000e2a:	60ba      	str	r2, [r7, #8]
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f7ff fe3e 	bl	8000ab0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	3301      	adds	r3, #1
 8000e38:	617b      	str	r3, [r7, #20]
 8000e3a:	697a      	ldr	r2, [r7, #20]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	dbf1      	blt.n	8000e26 <_write+0x12>
  }
  return len;
 8000e42:	687b      	ldr	r3, [r7, #4]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3718      	adds	r7, #24
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <_close>:

int _close(int file)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr

08000e64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e74:	605a      	str	r2, [r3, #4]
  return 0;
 8000e76:	2300      	movs	r3, #0
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <_isatty>:

int _isatty(int file)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e8c:	2301      	movs	r3, #1
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr

08000e9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	b085      	sub	sp, #20
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	60f8      	str	r0, [r7, #12]
 8000ea2:	60b9      	str	r1, [r7, #8]
 8000ea4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ea6:	2300      	movs	r3, #0
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ebc:	4a14      	ldr	r2, [pc, #80]	@ (8000f10 <_sbrk+0x5c>)
 8000ebe:	4b15      	ldr	r3, [pc, #84]	@ (8000f14 <_sbrk+0x60>)
 8000ec0:	1ad3      	subs	r3, r2, r3
 8000ec2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ec8:	4b13      	ldr	r3, [pc, #76]	@ (8000f18 <_sbrk+0x64>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d102      	bne.n	8000ed6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ed0:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <_sbrk+0x64>)
 8000ed2:	4a12      	ldr	r2, [pc, #72]	@ (8000f1c <_sbrk+0x68>)
 8000ed4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <_sbrk+0x64>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4413      	add	r3, r2
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d207      	bcs.n	8000ef4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ee4:	f007 fe60 	bl	8008ba8 <__errno>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	220c      	movs	r2, #12
 8000eec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eee:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef2:	e009      	b.n	8000f08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ef4:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <_sbrk+0x64>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000efa:	4b07      	ldr	r3, [pc, #28]	@ (8000f18 <_sbrk+0x64>)
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4413      	add	r3, r2
 8000f02:	4a05      	ldr	r2, [pc, #20]	@ (8000f18 <_sbrk+0x64>)
 8000f04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f06:	68fb      	ldr	r3, [r7, #12]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20020000 	.word	0x20020000
 8000f14:	00000400 	.word	0x00000400
 8000f18:	20000268 	.word	0x20000268
 8000f1c:	20000630 	.word	0x20000630

08000f20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f24:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <SystemInit+0x20>)
 8000f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f2a:	4a05      	ldr	r2, [pc, #20]	@ (8000f40 <SystemInit+0x20>)
 8000f2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b09c      	sub	sp, #112	@ 0x70
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f4a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f58:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
 8000f62:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f64:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]
 8000f72:	611a      	str	r2, [r3, #16]
 8000f74:	615a      	str	r2, [r3, #20]
 8000f76:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f78:	1d3b      	adds	r3, r7, #4
 8000f7a:	2234      	movs	r2, #52	@ 0x34
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f007 fd67 	bl	8008a52 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f84:	4b54      	ldr	r3, [pc, #336]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000f86:	4a55      	ldr	r2, [pc, #340]	@ (80010dc <MX_TIM1_Init+0x198>)
 8000f88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000f8a:	4b53      	ldr	r3, [pc, #332]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000f90:	4b51      	ldr	r3, [pc, #324]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000f92:	2220      	movs	r2, #32
 8000f94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8000f96:	4b50      	ldr	r3, [pc, #320]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000f98:	f241 0299 	movw	r2, #4249	@ 0x1099
 8000f9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f9e:	4b4e      	ldr	r3, [pc, #312]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fa4:	4b4c      	ldr	r3, [pc, #304]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000faa:	4b4b      	ldr	r3, [pc, #300]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fb0:	4849      	ldr	r0, [pc, #292]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000fb2:	f003 fa8d 	bl	80044d0 <HAL_TIM_Base_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000fbc:	f7ff fdfe 	bl	8000bbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fc4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fc6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4842      	ldr	r0, [pc, #264]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000fce:	f004 f88f 	bl	80050f0 <HAL_TIM_ConfigClockSource>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000fd8:	f7ff fdf0 	bl	8000bbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000fdc:	483e      	ldr	r0, [pc, #248]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8000fde:	f003 fb47 	bl	8004670 <HAL_TIM_PWM_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000fe8:	f7ff fde8 	bl	8000bbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fec:	2300      	movs	r3, #0
 8000fee:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ff8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4836      	ldr	r0, [pc, #216]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8001000:	f005 f93c 	bl	800627c <HAL_TIMEx_MasterConfigSynchronization>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800100a:	f7ff fdd7 	bl	8000bbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800100e:	2360      	movs	r3, #96	@ 0x60
 8001010:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 2550;
 8001012:	f640 13f6 	movw	r3, #2550	@ 0x9f6
 8001016:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001018:	2300      	movs	r3, #0
 800101a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800101c:	2300      	movs	r3, #0
 800101e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001020:	2300      	movs	r3, #0
 8001022:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001024:	2300      	movs	r3, #0
 8001026:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001028:	2300      	movs	r3, #0
 800102a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800102c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001030:	2200      	movs	r2, #0
 8001032:	4619      	mov	r1, r3
 8001034:	4828      	ldr	r0, [pc, #160]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8001036:	f003 ff47 	bl	8004ec8 <HAL_TIM_PWM_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001040:	f7ff fdbc 	bl	8000bbc <Error_Handler>
  }
  sConfigOC.Pulse = 1600;
 8001044:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8001048:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800104a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800104e:	2204      	movs	r2, #4
 8001050:	4619      	mov	r1, r3
 8001052:	4821      	ldr	r0, [pc, #132]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8001054:	f003 ff38 	bl	8004ec8 <HAL_TIM_PWM_ConfigChannel>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 800105e:	f7ff fdad 	bl	8000bbc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001062:	2300      	movs	r3, #0
 8001064:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001066:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800106a:	2208      	movs	r2, #8
 800106c:	4619      	mov	r1, r3
 800106e:	481a      	ldr	r0, [pc, #104]	@ (80010d8 <MX_TIM1_Init+0x194>)
 8001070:	f003 ff2a 	bl	8004ec8 <HAL_TIM_PWM_ConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM1_Init+0x13a>
  {
    Error_Handler();
 800107a:	f7ff fd9f 	bl	8000bbc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001082:	2300      	movs	r3, #0
 8001084:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001086:	2300      	movs	r3, #0
 8001088:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 17;
 800108a:	2311      	movs	r3, #17
 800108c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001092:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001096:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800109c:	2300      	movs	r3, #0
 800109e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80010a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80010ae:	2300      	movs	r3, #0
 80010b0:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4619      	mov	r1, r3
 80010ba:	4807      	ldr	r0, [pc, #28]	@ (80010d8 <MX_TIM1_Init+0x194>)
 80010bc:	f005 f974 	bl	80063a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM1_Init+0x186>
  {
    Error_Handler();
 80010c6:	f7ff fd79 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80010ca:	4803      	ldr	r0, [pc, #12]	@ (80010d8 <MX_TIM1_Init+0x194>)
 80010cc:	f000 f8d6 	bl	800127c <HAL_TIM_MspPostInit>

}
 80010d0:	bf00      	nop
 80010d2:	3770      	adds	r7, #112	@ 0x70
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	2000026c 	.word	0x2000026c
 80010dc:	40012c00 	.word	0x40012c00

080010e0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b088      	sub	sp, #32
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 80010e6:	f107 0310 	add.w	r3, r7, #16
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f4:	1d3b      	adds	r3, r7, #4
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
 80010fa:	605a      	str	r2, [r3, #4]
 80010fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001170 <MX_TIM3_Init+0x90>)
 8001100:	4a1c      	ldr	r2, [pc, #112]	@ (8001174 <MX_TIM3_Init+0x94>)
 8001102:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001104:	4b1a      	ldr	r3, [pc, #104]	@ (8001170 <MX_TIM3_Init+0x90>)
 8001106:	2200      	movs	r2, #0
 8001108:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800110a:	4b19      	ldr	r3, [pc, #100]	@ (8001170 <MX_TIM3_Init+0x90>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001110:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <MX_TIM3_Init+0x90>)
 8001112:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001116:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001118:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <MX_TIM3_Init+0x90>)
 800111a:	2200      	movs	r2, #0
 800111c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800111e:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <MX_TIM3_Init+0x90>)
 8001120:	2200      	movs	r2, #0
 8001122:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001124:	2300      	movs	r3, #0
 8001126:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001134:	f107 0310 	add.w	r3, r7, #16
 8001138:	4619      	mov	r1, r3
 800113a:	480d      	ldr	r0, [pc, #52]	@ (8001170 <MX_TIM3_Init+0x90>)
 800113c:	f004 fe1d 	bl	8005d7a <HAL_TIMEx_HallSensor_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001146:	f7ff fd39 	bl	8000bbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800114a:	2350      	movs	r3, #80	@ 0x50
 800114c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800114e:	2300      	movs	r3, #0
 8001150:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	4619      	mov	r1, r3
 8001156:	4806      	ldr	r0, [pc, #24]	@ (8001170 <MX_TIM3_Init+0x90>)
 8001158:	f005 f890 	bl	800627c <HAL_TIMEx_MasterConfigSynchronization>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001162:	f7ff fd2b 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	3720      	adds	r7, #32
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	200002b8 	.word	0x200002b8
 8001174:	40000400 	.word	0x40000400

08001178 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0a      	ldr	r2, [pc, #40]	@ (80011b0 <HAL_TIM_Base_MspInit+0x38>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d10b      	bne.n	80011a2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800118a:	4b0a      	ldr	r3, [pc, #40]	@ (80011b4 <HAL_TIM_Base_MspInit+0x3c>)
 800118c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800118e:	4a09      	ldr	r2, [pc, #36]	@ (80011b4 <HAL_TIM_Base_MspInit+0x3c>)
 8001190:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001194:	6613      	str	r3, [r2, #96]	@ 0x60
 8001196:	4b07      	ldr	r3, [pc, #28]	@ (80011b4 <HAL_TIM_Base_MspInit+0x3c>)
 8001198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800119a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80011a2:	bf00      	nop
 80011a4:	3714      	adds	r7, #20
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	40012c00 	.word	0x40012c00
 80011b4:	40021000 	.word	0x40021000

080011b8 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08a      	sub	sp, #40	@ 0x28
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c0:	f107 0314 	add.w	r3, r7, #20
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a26      	ldr	r2, [pc, #152]	@ (8001270 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d145      	bne.n	8001266 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011da:	4b26      	ldr	r3, [pc, #152]	@ (8001274 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011de:	4a25      	ldr	r2, [pc, #148]	@ (8001274 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011e0:	f043 0302 	orr.w	r3, r3, #2
 80011e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80011e6:	4b23      	ldr	r3, [pc, #140]	@ (8001274 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	613b      	str	r3, [r7, #16]
 80011f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001274 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 80011f8:	f043 0301 	orr.w	r3, r3, #1
 80011fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001274 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001202:	f003 0301 	and.w	r3, r3, #1
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800120a:	4b1a      	ldr	r3, [pc, #104]	@ (8001274 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120e:	4a19      	ldr	r2, [pc, #100]	@ (8001274 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001210:	f043 0304 	orr.w	r3, r3, #4
 8001214:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001216:	4b17      	ldr	r3, [pc, #92]	@ (8001274 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121a:	f003 0304 	and.w	r3, r3, #4
 800121e:	60bb      	str	r3, [r7, #8]
 8001220:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001222:	2350      	movs	r3, #80	@ 0x50
 8001224:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122e:	2300      	movs	r3, #0
 8001230:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001232:	2302      	movs	r3, #2
 8001234:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	4619      	mov	r1, r3
 800123c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001240:	f001 ff20 	bl	8003084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001244:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001248:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001252:	2300      	movs	r3, #0
 8001254:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001256:	2302      	movs	r3, #2
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	4805      	ldr	r0, [pc, #20]	@ (8001278 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 8001262:	f001 ff0f 	bl	8003084 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001266:	bf00      	nop
 8001268:	3728      	adds	r7, #40	@ 0x28
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40000400 	.word	0x40000400
 8001274:	40021000 	.word	0x40021000
 8001278:	48000800 	.word	0x48000800

0800127c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08a      	sub	sp, #40	@ 0x28
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a29      	ldr	r2, [pc, #164]	@ (8001340 <HAL_TIM_MspPostInit+0xc4>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d14b      	bne.n	8001336 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800129e:	4b29      	ldr	r3, [pc, #164]	@ (8001344 <HAL_TIM_MspPostInit+0xc8>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a2:	4a28      	ldr	r2, [pc, #160]	@ (8001344 <HAL_TIM_MspPostInit+0xc8>)
 80012a4:	f043 0302 	orr.w	r3, r3, #2
 80012a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012aa:	4b26      	ldr	r3, [pc, #152]	@ (8001344 <HAL_TIM_MspPostInit+0xc8>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	613b      	str	r3, [r7, #16]
 80012b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b6:	4b23      	ldr	r3, [pc, #140]	@ (8001344 <HAL_TIM_MspPostInit+0xc8>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ba:	4a22      	ldr	r2, [pc, #136]	@ (8001344 <HAL_TIM_MspPostInit+0xc8>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012c2:	4b20      	ldr	r3, [pc, #128]	@ (8001344 <HAL_TIM_MspPostInit+0xc8>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 80012ce:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80012d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012dc:	2300      	movs	r3, #0
 80012de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80012e0:	2306      	movs	r3, #6
 80012e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	4619      	mov	r1, r3
 80012ea:	4817      	ldr	r0, [pc, #92]	@ (8001348 <HAL_TIM_MspPostInit+0xcc>)
 80012ec:	f001 feca 	bl	8003084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 80012f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f6:	2302      	movs	r3, #2
 80012f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fe:	2300      	movs	r3, #0
 8001300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001302:	2304      	movs	r3, #4
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001306:	f107 0314 	add.w	r3, r7, #20
 800130a:	4619      	mov	r1, r3
 800130c:	480e      	ldr	r0, [pc, #56]	@ (8001348 <HAL_TIM_MspPostInit+0xcc>)
 800130e:	f001 feb9 	bl	8003084 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001312:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001318:	2302      	movs	r3, #2
 800131a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001320:	2300      	movs	r3, #0
 8001322:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001324:	2306      	movs	r3, #6
 8001326:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	4619      	mov	r1, r3
 800132e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001332:	f001 fea7 	bl	8003084 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001336:	bf00      	nop
 8001338:	3728      	adds	r7, #40	@ 0x28
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40012c00 	.word	0x40012c00
 8001344:	40021000 	.word	0x40021000
 8001348:	48000400 	.word	0x48000400

0800134c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001350:	4b22      	ldr	r3, [pc, #136]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 8001352:	4a23      	ldr	r2, [pc, #140]	@ (80013e0 <MX_USART2_UART_Init+0x94>)
 8001354:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001356:	4b21      	ldr	r3, [pc, #132]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 8001358:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800135c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800135e:	4b1f      	ldr	r3, [pc, #124]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001364:	4b1d      	ldr	r3, [pc, #116]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 8001366:	2200      	movs	r2, #0
 8001368:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800136a:	4b1c      	ldr	r3, [pc, #112]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 800136c:	2200      	movs	r2, #0
 800136e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001370:	4b1a      	ldr	r3, [pc, #104]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 8001372:	220c      	movs	r2, #12
 8001374:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001376:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800137c:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 800137e:	2200      	movs	r2, #0
 8001380:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001382:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 8001384:	2200      	movs	r2, #0
 8001386:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001388:	4b14      	ldr	r3, [pc, #80]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 800138a:	2200      	movs	r2, #0
 800138c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800138e:	4b13      	ldr	r3, [pc, #76]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 8001390:	2200      	movs	r2, #0
 8001392:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001394:	4811      	ldr	r0, [pc, #68]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 8001396:	f005 f924 	bl	80065e2 <HAL_UART_Init>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80013a0:	f7ff fc0c 	bl	8000bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013a4:	2100      	movs	r1, #0
 80013a6:	480d      	ldr	r0, [pc, #52]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 80013a8:	f007 f8c7 	bl	800853a <HAL_UARTEx_SetTxFifoThreshold>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80013b2:	f7ff fc03 	bl	8000bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013b6:	2100      	movs	r1, #0
 80013b8:	4808      	ldr	r0, [pc, #32]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 80013ba:	f007 f8fc 	bl	80085b6 <HAL_UARTEx_SetRxFifoThreshold>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80013c4:	f7ff fbfa 	bl	8000bbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80013c8:	4804      	ldr	r0, [pc, #16]	@ (80013dc <MX_USART2_UART_Init+0x90>)
 80013ca:	f007 f87d 	bl	80084c8 <HAL_UARTEx_DisableFifoMode>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80013d4:	f7ff fbf2 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013d8:	bf00      	nop
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20000304 	.word	0x20000304
 80013e0:	40004400 	.word	0x40004400

080013e4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013e8:	4b22      	ldr	r3, [pc, #136]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 80013ea:	4a23      	ldr	r2, [pc, #140]	@ (8001478 <MX_USART3_UART_Init+0x94>)
 80013ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013ee:	4b21      	ldr	r3, [pc, #132]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 80013f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001402:	4b1c      	ldr	r3, [pc, #112]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001408:	4b1a      	ldr	r3, [pc, #104]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 800140a:	220c      	movs	r2, #12
 800140c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800140e:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001414:	4b17      	ldr	r3, [pc, #92]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 8001416:	2200      	movs	r2, #0
 8001418:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800141a:	4b16      	ldr	r3, [pc, #88]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 800141c:	2200      	movs	r2, #0
 800141e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001420:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 8001422:	2200      	movs	r2, #0
 8001424:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001426:	4b13      	ldr	r3, [pc, #76]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800142c:	4811      	ldr	r0, [pc, #68]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 800142e:	f005 f8d8 	bl	80065e2 <HAL_UART_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001438:	f7ff fbc0 	bl	8000bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800143c:	2100      	movs	r1, #0
 800143e:	480d      	ldr	r0, [pc, #52]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 8001440:	f007 f87b 	bl	800853a <HAL_UARTEx_SetTxFifoThreshold>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800144a:	f7ff fbb7 	bl	8000bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800144e:	2100      	movs	r1, #0
 8001450:	4808      	ldr	r0, [pc, #32]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 8001452:	f007 f8b0 	bl	80085b6 <HAL_UARTEx_SetRxFifoThreshold>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800145c:	f7ff fbae 	bl	8000bbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001460:	4804      	ldr	r0, [pc, #16]	@ (8001474 <MX_USART3_UART_Init+0x90>)
 8001462:	f007 f831 	bl	80084c8 <HAL_UARTEx_DisableFifoMode>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800146c:	f7ff fba6 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000394 	.word	0x20000394
 8001478:	40004800 	.word	0x40004800

0800147c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b0a0      	sub	sp, #128	@ 0x80
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001484:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001488:	2200      	movs	r2, #0
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	605a      	str	r2, [r3, #4]
 800148e:	609a      	str	r2, [r3, #8]
 8001490:	60da      	str	r2, [r3, #12]
 8001492:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001494:	f107 0318 	add.w	r3, r7, #24
 8001498:	2254      	movs	r2, #84	@ 0x54
 800149a:	2100      	movs	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f007 fad8 	bl	8008a52 <memset>
  if(uartHandle->Instance==USART2)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a45      	ldr	r2, [pc, #276]	@ (80015bc <HAL_UART_MspInit+0x140>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d13f      	bne.n	800152c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80014ac:	2302      	movs	r3, #2
 80014ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014b0:	2300      	movs	r3, #0
 80014b2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014b4:	f107 0318 	add.w	r3, r7, #24
 80014b8:	4618      	mov	r0, r3
 80014ba:	f002 fdbb 	bl	8004034 <HAL_RCCEx_PeriphCLKConfig>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014c4:	f7ff fb7a 	bl	8000bbc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014c8:	4b3d      	ldr	r3, [pc, #244]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 80014ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014cc:	4a3c      	ldr	r2, [pc, #240]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 80014ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80014d4:	4b3a      	ldr	r3, [pc, #232]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 80014d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014dc:	617b      	str	r3, [r7, #20]
 80014de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e0:	4b37      	ldr	r3, [pc, #220]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 80014e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e4:	4a36      	ldr	r2, [pc, #216]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 80014e6:	f043 0301 	orr.w	r3, r3, #1
 80014ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ec:	4b34      	ldr	r3, [pc, #208]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 80014ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f0:	f003 0301 	and.w	r3, r3, #1
 80014f4:	613b      	str	r3, [r7, #16]
 80014f6:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014f8:	230c      	movs	r3, #12
 80014fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fc:	2302      	movs	r3, #2
 80014fe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001500:	2300      	movs	r3, #0
 8001502:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001504:	2300      	movs	r3, #0
 8001506:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001508:	2307      	movs	r3, #7
 800150a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001510:	4619      	mov	r1, r3
 8001512:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001516:	f001 fdb5 	bl	8003084 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800151a:	2200      	movs	r2, #0
 800151c:	2100      	movs	r1, #0
 800151e:	2026      	movs	r0, #38	@ 0x26
 8001520:	f001 fcc8 	bl	8002eb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001524:	2026      	movs	r0, #38	@ 0x26
 8001526:	f001 fcdf 	bl	8002ee8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800152a:	e043      	b.n	80015b4 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a24      	ldr	r2, [pc, #144]	@ (80015c4 <HAL_UART_MspInit+0x148>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d13e      	bne.n	80015b4 <HAL_UART_MspInit+0x138>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001536:	2304      	movs	r3, #4
 8001538:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800153a:	2300      	movs	r3, #0
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800153e:	f107 0318 	add.w	r3, r7, #24
 8001542:	4618      	mov	r0, r3
 8001544:	f002 fd76 	bl	8004034 <HAL_RCCEx_PeriphCLKConfig>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 800154e:	f7ff fb35 	bl	8000bbc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001552:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 8001554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001556:	4a1a      	ldr	r2, [pc, #104]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 8001558:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800155c:	6593      	str	r3, [r2, #88]	@ 0x58
 800155e:	4b18      	ldr	r3, [pc, #96]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 8001560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001562:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800156a:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800156e:	4a14      	ldr	r2, [pc, #80]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 8001570:	f043 0304 	orr.w	r3, r3, #4
 8001574:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001576:	4b12      	ldr	r3, [pc, #72]	@ (80015c0 <HAL_UART_MspInit+0x144>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157a:	f003 0304 	and.w	r3, r3, #4
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001582:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001586:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001594:	2307      	movs	r3, #7
 8001596:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001598:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800159c:	4619      	mov	r1, r3
 800159e:	480a      	ldr	r0, [pc, #40]	@ (80015c8 <HAL_UART_MspInit+0x14c>)
 80015a0:	f001 fd70 	bl	8003084 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2100      	movs	r1, #0
 80015a8:	2027      	movs	r0, #39	@ 0x27
 80015aa:	f001 fc83 	bl	8002eb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80015ae:	2027      	movs	r0, #39	@ 0x27
 80015b0:	f001 fc9a 	bl	8002ee8 <HAL_NVIC_EnableIRQ>
}
 80015b4:	bf00      	nop
 80015b6:	3780      	adds	r7, #128	@ 0x80
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40004400 	.word	0x40004400
 80015c0:	40021000 	.word	0x40021000
 80015c4:	40004800 	.word	0x40004800
 80015c8:	48000800 	.word	0x48000800

080015cc <Shell_Init>:
int		 	argc = 0;
char*		token;
int 		newCmdReady = 0;
int currentSpeed = 0;  // Vitesse actuelle du moteur

void Shell_Init(void){
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
	memset(argv, 0, MAX_ARGS * sizeof(char*));
 80015d0:	2224      	movs	r2, #36	@ 0x24
 80015d2:	2100      	movs	r1, #0
 80015d4:	4816      	ldr	r0, [pc, #88]	@ (8001630 <Shell_Init+0x64>)
 80015d6:	f007 fa3c 	bl	8008a52 <memset>
	memset(cmdBuffer, 0, CMD_BUFFER_SIZE * sizeof(char));
 80015da:	2240      	movs	r2, #64	@ 0x40
 80015dc:	2100      	movs	r1, #0
 80015de:	4815      	ldr	r0, [pc, #84]	@ (8001634 <Shell_Init+0x68>)
 80015e0:	f007 fa37 	bl	8008a52 <memset>
	memset(uartRxBuffer, 0, UART_RX_BUFFER_SIZE * sizeof(char));
 80015e4:	4b14      	ldr	r3, [pc, #80]	@ (8001638 <Shell_Init+0x6c>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	701a      	strb	r2, [r3, #0]
	memset(uartTxBuffer, 0, UART_TX_BUFFER_SIZE * sizeof(char));
 80015ea:	2240      	movs	r2, #64	@ 0x40
 80015ec:	2100      	movs	r1, #0
 80015ee:	4813      	ldr	r0, [pc, #76]	@ (800163c <Shell_Init+0x70>)
 80015f0:	f007 fa2f 	bl	8008a52 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80015f4:	2201      	movs	r2, #1
 80015f6:	4910      	ldr	r1, [pc, #64]	@ (8001638 <Shell_Init+0x6c>)
 80015f8:	4811      	ldr	r0, [pc, #68]	@ (8001640 <Shell_Init+0x74>)
 80015fa:	f005 f8d9 	bl	80067b0 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2, started, strlen((char *)started), HAL_MAX_DELAY);
 80015fe:	4811      	ldr	r0, [pc, #68]	@ (8001644 <Shell_Init+0x78>)
 8001600:	f7fe fe18 	bl	8000234 <strlen>
 8001604:	4603      	mov	r3, r0
 8001606:	b29a      	uxth	r2, r3
 8001608:	f04f 33ff 	mov.w	r3, #4294967295
 800160c:	490d      	ldr	r1, [pc, #52]	@ (8001644 <Shell_Init+0x78>)
 800160e:	480c      	ldr	r0, [pc, #48]	@ (8001640 <Shell_Init+0x74>)
 8001610:	f005 f837 	bl	8006682 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, strlen((char *)prompt), HAL_MAX_DELAY);
 8001614:	480c      	ldr	r0, [pc, #48]	@ (8001648 <Shell_Init+0x7c>)
 8001616:	f7fe fe0d 	bl	8000234 <strlen>
 800161a:	4603      	mov	r3, r0
 800161c:	b29a      	uxth	r2, r3
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
 8001622:	4909      	ldr	r1, [pc, #36]	@ (8001648 <Shell_Init+0x7c>)
 8001624:	4806      	ldr	r0, [pc, #24]	@ (8001640 <Shell_Init+0x74>)
 8001626:	f005 f82c 	bl	8006682 <HAL_UART_Transmit>
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	200004b0 	.word	0x200004b0
 8001634:	2000046c 	.word	0x2000046c
 8001638:	20000428 	.word	0x20000428
 800163c:	2000042c 	.word	0x2000042c
 8001640:	20000304 	.word	0x20000304
 8001644:	20000020 	.word	0x20000020
 8001648:	20000004 	.word	0x20000004

0800164c <SpeedCommand>:
// Fonction pour définir la vitesse via PWM
void SpeedCommand(int speedValue) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
    // Limite la valeur de speed à la vitesse maximale autorisée
    if (speedValue > MAX_SPEED) {
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800165a:	dc04      	bgt.n	8001666 <SpeedCommand+0x1a>

    } else if (speedValue < 0) {
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	da01      	bge.n	8001666 <SpeedCommand+0x1a>

        speedValue = 0; // Assure que la valeur minimale est 0
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
                if (currentSpeed < speedValue) {
                    currentSpeed = speedValue;
                }
            }*/
    // Calcule la valeur de PWM correspondante
       uint32_t pulseValue1 = (uint32_t)((speedValue * __HAL_TIM_GET_AUTORELOAD(&htim1)) / MAX_SPEED);
 8001666:	4b26      	ldr	r3, [pc, #152]	@ (8001700 <SpeedCommand+0xb4>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	fb02 f303 	mul.w	r3, r2, r3
 8001672:	4a24      	ldr	r2, [pc, #144]	@ (8001704 <SpeedCommand+0xb8>)
 8001674:	fba2 2303 	umull	r2, r3, r2, r3
 8001678:	099b      	lsrs	r3, r3, #6
 800167a:	60fb      	str	r3, [r7, #12]
       uint32_t pulseValue2= (uint32_t)(((MAX_SPEED-speedValue) * __HAL_TIM_GET_AUTORELOAD(&htim1)) / MAX_SPEED);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8001682:	461a      	mov	r2, r3
 8001684:	4b1e      	ldr	r3, [pc, #120]	@ (8001700 <SpeedCommand+0xb4>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800168a:	fb02 f303 	mul.w	r3, r2, r3
 800168e:	4a1d      	ldr	r2, [pc, #116]	@ (8001704 <SpeedCommand+0xb8>)
 8001690:	fba2 2303 	umull	r2, r3, r2, r3
 8001694:	099b      	lsrs	r3, r3, #6
 8001696:	60bb      	str	r3, [r7, #8]
       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulseValue1);
 8001698:	4b19      	ldr	r3, [pc, #100]	@ (8001700 <SpeedCommand+0xb4>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	635a      	str	r2, [r3, #52]	@ 0x34
       __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulseValue2);
 80016a0:	4b17      	ldr	r3, [pc, #92]	@ (8001700 <SpeedCommand+0xb4>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	639a      	str	r2, [r3, #56]	@ 0x38
       if (speedValue > MAX_SPEED) {
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016ae:	dd11      	ble.n	80016d4 <SpeedCommand+0x88>
    	   snprintf((char *)uartTxBuffer, sizeof(uartTxBuffer), "La vitesse a depassé la limite", speedValue);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4a15      	ldr	r2, [pc, #84]	@ (8001708 <SpeedCommand+0xbc>)
 80016b4:	2140      	movs	r1, #64	@ 0x40
 80016b6:	4815      	ldr	r0, [pc, #84]	@ (800170c <SpeedCommand+0xc0>)
 80016b8:	f007 f954 	bl	8008964 <sniprintf>
    	      	       HAL_UART_Transmit(&huart2, uartTxBuffer, strlen((char *)uartTxBuffer), HAL_MAX_DELAY);
 80016bc:	4813      	ldr	r0, [pc, #76]	@ (800170c <SpeedCommand+0xc0>)
 80016be:	f7fe fdb9 	bl	8000234 <strlen>
 80016c2:	4603      	mov	r3, r0
 80016c4:	b29a      	uxth	r2, r3
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ca:	4910      	ldr	r1, [pc, #64]	@ (800170c <SpeedCommand+0xc0>)
 80016cc:	4810      	ldr	r0, [pc, #64]	@ (8001710 <SpeedCommand+0xc4>)
 80016ce:	f004 ffd8 	bl	8006682 <HAL_UART_Transmit>
       }else {
       // Envoie une confirmation par UART
       snprintf((char *)uartTxBuffer, sizeof(uartTxBuffer), "Speed set to %d\r\n", speedValue);
       HAL_UART_Transmit(&huart2, uartTxBuffer, strlen((char *)uartTxBuffer), HAL_MAX_DELAY);
   }
}
 80016d2:	e010      	b.n	80016f6 <SpeedCommand+0xaa>
       snprintf((char *)uartTxBuffer, sizeof(uartTxBuffer), "Speed set to %d\r\n", speedValue);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001714 <SpeedCommand+0xc8>)
 80016d8:	2140      	movs	r1, #64	@ 0x40
 80016da:	480c      	ldr	r0, [pc, #48]	@ (800170c <SpeedCommand+0xc0>)
 80016dc:	f007 f942 	bl	8008964 <sniprintf>
       HAL_UART_Transmit(&huart2, uartTxBuffer, strlen((char *)uartTxBuffer), HAL_MAX_DELAY);
 80016e0:	480a      	ldr	r0, [pc, #40]	@ (800170c <SpeedCommand+0xc0>)
 80016e2:	f7fe fda7 	bl	8000234 <strlen>
 80016e6:	4603      	mov	r3, r0
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	f04f 33ff 	mov.w	r3, #4294967295
 80016ee:	4907      	ldr	r1, [pc, #28]	@ (800170c <SpeedCommand+0xc0>)
 80016f0:	4807      	ldr	r0, [pc, #28]	@ (8001710 <SpeedCommand+0xc4>)
 80016f2:	f004 ffc6 	bl	8006682 <HAL_UART_Transmit>
}
 80016f6:	bf00      	nop
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	2000026c 	.word	0x2000026c
 8001704:	10624dd3 	.word	0x10624dd3
 8001708:	08009bc4 	.word	0x08009bc4
 800170c:	2000042c 	.word	0x2000042c
 8001710:	20000304 	.word	0x20000304
 8001714:	08009be4 	.word	0x08009be4

08001718 <StopMotor>:

//stop function
void StopMotor(void) {
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
    // Arrêt du PWM
    HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_1);
 800171c:	2100      	movs	r1, #0
 800171e:	4813      	ldr	r0, [pc, #76]	@ (800176c <StopMotor+0x54>)
 8001720:	f003 f968 	bl	80049f4 <HAL_TIM_PWM_Stop_IT>
    HAL_TIMEx_PWMN_Stop_IT(&htim1, TIM_CHANNEL_1);
 8001724:	2100      	movs	r1, #0
 8001726:	4811      	ldr	r0, [pc, #68]	@ (800176c <StopMotor+0x54>)
 8001728:	f004 fcec 	bl	8006104 <HAL_TIMEx_PWMN_Stop_IT>
    HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_2);
 800172c:	2104      	movs	r1, #4
 800172e:	480f      	ldr	r0, [pc, #60]	@ (800176c <StopMotor+0x54>)
 8001730:	f003 f960 	bl	80049f4 <HAL_TIM_PWM_Stop_IT>
    HAL_TIMEx_PWMN_Stop_IT(&htim1, TIM_CHANNEL_2);
 8001734:	2104      	movs	r1, #4
 8001736:	480d      	ldr	r0, [pc, #52]	@ (800176c <StopMotor+0x54>)
 8001738:	f004 fce4 	bl	8006104 <HAL_TIMEx_PWMN_Stop_IT>

    snprintf((char *)uartTxBuffer, sizeof(uartTxBuffer), "Motor stopped\r\n");
 800173c:	4a0c      	ldr	r2, [pc, #48]	@ (8001770 <StopMotor+0x58>)
 800173e:	2140      	movs	r1, #64	@ 0x40
 8001740:	480c      	ldr	r0, [pc, #48]	@ (8001774 <StopMotor+0x5c>)
 8001742:	f007 f90f 	bl	8008964 <sniprintf>
    HAL_UART_Transmit(&huart2, uartTxBuffer, strlen((char *)uartTxBuffer), HAL_MAX_DELAY);
 8001746:	480b      	ldr	r0, [pc, #44]	@ (8001774 <StopMotor+0x5c>)
 8001748:	f7fe fd74 	bl	8000234 <strlen>
 800174c:	4603      	mov	r3, r0
 800174e:	b29a      	uxth	r2, r3
 8001750:	f04f 33ff 	mov.w	r3, #4294967295
 8001754:	4907      	ldr	r1, [pc, #28]	@ (8001774 <StopMotor+0x5c>)
 8001756:	4808      	ldr	r0, [pc, #32]	@ (8001778 <StopMotor+0x60>)
 8001758:	f004 ff93 	bl	8006682 <HAL_UART_Transmit>

    // Relancer la réception UART
    HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800175c:	2201      	movs	r2, #1
 800175e:	4907      	ldr	r1, [pc, #28]	@ (800177c <StopMotor+0x64>)
 8001760:	4805      	ldr	r0, [pc, #20]	@ (8001778 <StopMotor+0x60>)
 8001762:	f005 f825 	bl	80067b0 <HAL_UART_Receive_IT>
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	2000026c 	.word	0x2000026c
 8001770:	08009bf8 	.word	0x08009bf8
 8001774:	2000042c 	.word	0x2000042c
 8001778:	20000304 	.word	0x20000304
 800177c:	20000428 	.word	0x20000428

08001780 <StartMotor>:

//Start function
void StartMotor(void) {
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
    uint32_t midDutyCycle = __HAL_TIM_GET_AUTORELOAD(&htim1) / 2;
 8001786:	4b1b      	ldr	r3, [pc, #108]	@ (80017f4 <StartMotor+0x74>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800178c:	085b      	lsrs	r3, r3, #1
 800178e:	607b      	str	r3, [r7, #4]

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, midDutyCycle);
 8001790:	4b18      	ldr	r3, [pc, #96]	@ (80017f4 <StartMotor+0x74>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, midDutyCycle);
 8001798:	4b16      	ldr	r3, [pc, #88]	@ (80017f4 <StartMotor+0x74>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	639a      	str	r2, [r3, #56]	@ 0x38

    // Démarrage du PWM sans arrêter les interruptions
    HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 80017a0:	2100      	movs	r1, #0
 80017a2:	4814      	ldr	r0, [pc, #80]	@ (80017f4 <StartMotor+0x74>)
 80017a4:	f002 ffc6 	bl	8004734 <HAL_TIM_PWM_Start_IT>
    HAL_TIMEx_PWMN_Start_IT(&htim1, TIM_CHANNEL_1);
 80017a8:	2100      	movs	r1, #0
 80017aa:	4812      	ldr	r0, [pc, #72]	@ (80017f4 <StartMotor+0x74>)
 80017ac:	f004 fb94 	bl	8005ed8 <HAL_TIMEx_PWMN_Start_IT>
    HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2);
 80017b0:	2104      	movs	r1, #4
 80017b2:	4810      	ldr	r0, [pc, #64]	@ (80017f4 <StartMotor+0x74>)
 80017b4:	f002 ffbe 	bl	8004734 <HAL_TIM_PWM_Start_IT>
    HAL_TIMEx_PWMN_Start_IT(&htim1, TIM_CHANNEL_2);
 80017b8:	2104      	movs	r1, #4
 80017ba:	480e      	ldr	r0, [pc, #56]	@ (80017f4 <StartMotor+0x74>)
 80017bc:	f004 fb8c 	bl	8005ed8 <HAL_TIMEx_PWMN_Start_IT>

    snprintf((char *)uartTxBuffer, sizeof(uartTxBuffer), "Motor started with 50%% duty cycle\r\n");
 80017c0:	4a0d      	ldr	r2, [pc, #52]	@ (80017f8 <StartMotor+0x78>)
 80017c2:	2140      	movs	r1, #64	@ 0x40
 80017c4:	480d      	ldr	r0, [pc, #52]	@ (80017fc <StartMotor+0x7c>)
 80017c6:	f007 f8cd 	bl	8008964 <sniprintf>
    HAL_UART_Transmit(&huart2, uartTxBuffer, strlen((char *)uartTxBuffer), HAL_MAX_DELAY);
 80017ca:	480c      	ldr	r0, [pc, #48]	@ (80017fc <StartMotor+0x7c>)
 80017cc:	f7fe fd32 	bl	8000234 <strlen>
 80017d0:	4603      	mov	r3, r0
 80017d2:	b29a      	uxth	r2, r3
 80017d4:	f04f 33ff 	mov.w	r3, #4294967295
 80017d8:	4908      	ldr	r1, [pc, #32]	@ (80017fc <StartMotor+0x7c>)
 80017da:	4809      	ldr	r0, [pc, #36]	@ (8001800 <StartMotor+0x80>)
 80017dc:	f004 ff51 	bl	8006682 <HAL_UART_Transmit>

    // Relancer la réception UART
    HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80017e0:	2201      	movs	r2, #1
 80017e2:	4908      	ldr	r1, [pc, #32]	@ (8001804 <StartMotor+0x84>)
 80017e4:	4806      	ldr	r0, [pc, #24]	@ (8001800 <StartMotor+0x80>)
 80017e6:	f004 ffe3 	bl	80067b0 <HAL_UART_Receive_IT>
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	2000026c 	.word	0x2000026c
 80017f8:	08009c08 	.word	0x08009c08
 80017fc:	2000042c 	.word	0x2000042c
 8001800:	20000304 	.word	0x20000304
 8001804:	20000428 	.word	0x20000428

08001808 <Shell_Loop>:

void Shell_Loop(void){
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
	if(uartRxReceived){
 800180e:	4b76      	ldr	r3, [pc, #472]	@ (80019e8 <Shell_Loop+0x1e0>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d05b      	beq.n	80018ce <Shell_Loop+0xc6>
		switch(uartRxBuffer[0]){
 8001816:	4b75      	ldr	r3, [pc, #468]	@ (80019ec <Shell_Loop+0x1e4>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b08      	cmp	r3, #8
 800181c:	d034      	beq.n	8001888 <Shell_Loop+0x80>
 800181e:	2b0d      	cmp	r3, #13
 8001820:	d142      	bne.n	80018a8 <Shell_Loop+0xa0>
		case ASCII_CR: // Nouvelle ligne, instruction à traiter
			HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	2203      	movs	r2, #3
 8001828:	4971      	ldr	r1, [pc, #452]	@ (80019f0 <Shell_Loop+0x1e8>)
 800182a:	4872      	ldr	r0, [pc, #456]	@ (80019f4 <Shell_Loop+0x1ec>)
 800182c:	f004 ff29 	bl	8006682 <HAL_UART_Transmit>
			cmdBuffer[idx_cmd] = '\0';
 8001830:	4b71      	ldr	r3, [pc, #452]	@ (80019f8 <Shell_Loop+0x1f0>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a71      	ldr	r2, [pc, #452]	@ (80019fc <Shell_Loop+0x1f4>)
 8001836:	2100      	movs	r1, #0
 8001838:	54d1      	strb	r1, [r2, r3]
			argc = 0;
 800183a:	4b71      	ldr	r3, [pc, #452]	@ (8001a00 <Shell_Loop+0x1f8>)
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
			token = strtok(cmdBuffer, " ");
 8001840:	4970      	ldr	r1, [pc, #448]	@ (8001a04 <Shell_Loop+0x1fc>)
 8001842:	486e      	ldr	r0, [pc, #440]	@ (80019fc <Shell_Loop+0x1f4>)
 8001844:	f007 f90e 	bl	8008a64 <strtok>
 8001848:	4603      	mov	r3, r0
 800184a:	4a6f      	ldr	r2, [pc, #444]	@ (8001a08 <Shell_Loop+0x200>)
 800184c:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 800184e:	e010      	b.n	8001872 <Shell_Loop+0x6a>
				argv[argc++] = token;
 8001850:	4b6b      	ldr	r3, [pc, #428]	@ (8001a00 <Shell_Loop+0x1f8>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	1c5a      	adds	r2, r3, #1
 8001856:	496a      	ldr	r1, [pc, #424]	@ (8001a00 <Shell_Loop+0x1f8>)
 8001858:	600a      	str	r2, [r1, #0]
 800185a:	4a6b      	ldr	r2, [pc, #428]	@ (8001a08 <Shell_Loop+0x200>)
 800185c:	6812      	ldr	r2, [r2, #0]
 800185e:	496b      	ldr	r1, [pc, #428]	@ (8001a0c <Shell_Loop+0x204>)
 8001860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				token = strtok(NULL, " ");
 8001864:	4967      	ldr	r1, [pc, #412]	@ (8001a04 <Shell_Loop+0x1fc>)
 8001866:	2000      	movs	r0, #0
 8001868:	f007 f8fc 	bl	8008a64 <strtok>
 800186c:	4603      	mov	r3, r0
 800186e:	4a66      	ldr	r2, [pc, #408]	@ (8001a08 <Shell_Loop+0x200>)
 8001870:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8001872:	4b65      	ldr	r3, [pc, #404]	@ (8001a08 <Shell_Loop+0x200>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1ea      	bne.n	8001850 <Shell_Loop+0x48>
			}
			idx_cmd = 0;
 800187a:	4b5f      	ldr	r3, [pc, #380]	@ (80019f8 <Shell_Loop+0x1f0>)
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
			newCmdReady = 1;
 8001880:	4b63      	ldr	r3, [pc, #396]	@ (8001a10 <Shell_Loop+0x208>)
 8001882:	2201      	movs	r2, #1
 8001884:	601a      	str	r2, [r3, #0]
			break;
 8001886:	e01f      	b.n	80018c8 <Shell_Loop+0xc0>


		case ASCII_BACK: // Suppression du dernier caractère
			cmdBuffer[idx_cmd--] = '\0';
 8001888:	4b5b      	ldr	r3, [pc, #364]	@ (80019f8 <Shell_Loop+0x1f0>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	1e5a      	subs	r2, r3, #1
 800188e:	495a      	ldr	r1, [pc, #360]	@ (80019f8 <Shell_Loop+0x1f0>)
 8001890:	600a      	str	r2, [r1, #0]
 8001892:	4a5a      	ldr	r2, [pc, #360]	@ (80019fc <Shell_Loop+0x1f4>)
 8001894:	2100      	movs	r1, #0
 8001896:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, backspace, sizeof(backspace), HAL_MAX_DELAY);
 8001898:	f04f 33ff 	mov.w	r3, #4294967295
 800189c:	2204      	movs	r2, #4
 800189e:	495d      	ldr	r1, [pc, #372]	@ (8001a14 <Shell_Loop+0x20c>)
 80018a0:	4854      	ldr	r0, [pc, #336]	@ (80019f4 <Shell_Loop+0x1ec>)
 80018a2:	f004 feee 	bl	8006682 <HAL_UART_Transmit>
			break;
 80018a6:	e00f      	b.n	80018c8 <Shell_Loop+0xc0>

		default: // Nouveau caractère
			cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 80018a8:	4b53      	ldr	r3, [pc, #332]	@ (80019f8 <Shell_Loop+0x1f0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	1c5a      	adds	r2, r3, #1
 80018ae:	4952      	ldr	r1, [pc, #328]	@ (80019f8 <Shell_Loop+0x1f0>)
 80018b0:	600a      	str	r2, [r1, #0]
 80018b2:	4a4e      	ldr	r2, [pc, #312]	@ (80019ec <Shell_Loop+0x1e4>)
 80018b4:	7811      	ldrb	r1, [r2, #0]
 80018b6:	4a51      	ldr	r2, [pc, #324]	@ (80019fc <Shell_Loop+0x1f4>)
 80018b8:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	2201      	movs	r2, #1
 80018c0:	494a      	ldr	r1, [pc, #296]	@ (80019ec <Shell_Loop+0x1e4>)
 80018c2:	484c      	ldr	r0, [pc, #304]	@ (80019f4 <Shell_Loop+0x1ec>)
 80018c4:	f004 fedd 	bl	8006682 <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 80018c8:	4b47      	ldr	r3, [pc, #284]	@ (80019e8 <Shell_Loop+0x1e0>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
	}


	if (newCmdReady) {
 80018ce:	4b50      	ldr	r3, [pc, #320]	@ (8001a10 <Shell_Loop+0x208>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 8084 	beq.w	80019e0 <Shell_Loop+0x1d8>
	    if (strcmp(argv[0], "WhereisBrian?") == 0) {
 80018d8:	4b4c      	ldr	r3, [pc, #304]	@ (8001a0c <Shell_Loop+0x204>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	494e      	ldr	r1, [pc, #312]	@ (8001a18 <Shell_Loop+0x210>)
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fc9e 	bl	8000220 <strcmp>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d107      	bne.n	80018fa <Shell_Loop+0xf2>
	        HAL_UART_Transmit(&huart2, brian, sizeof(brian), HAL_MAX_DELAY);
 80018ea:	f04f 33ff 	mov.w	r3, #4294967295
 80018ee:	221a      	movs	r2, #26
 80018f0:	494a      	ldr	r1, [pc, #296]	@ (8001a1c <Shell_Loop+0x214>)
 80018f2:	4840      	ldr	r0, [pc, #256]	@ (80019f4 <Shell_Loop+0x1ec>)
 80018f4:	f004 fec5 	bl	8006682 <HAL_UART_Transmit>
 80018f8:	e068      	b.n	80019cc <Shell_Loop+0x1c4>
	    } else if (strcmp(argv[0], "help") == 0) {
 80018fa:	4b44      	ldr	r3, [pc, #272]	@ (8001a0c <Shell_Loop+0x204>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4948      	ldr	r1, [pc, #288]	@ (8001a20 <Shell_Loop+0x218>)
 8001900:	4618      	mov	r0, r3
 8001902:	f7fe fc8d 	bl	8000220 <strcmp>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d10e      	bne.n	800192a <Shell_Loop+0x122>
	        int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE,
 800190c:	4a45      	ldr	r2, [pc, #276]	@ (8001a24 <Shell_Loop+0x21c>)
 800190e:	2140      	movs	r1, #64	@ 0x40
 8001910:	4845      	ldr	r0, [pc, #276]	@ (8001a28 <Shell_Loop+0x220>)
 8001912:	f007 f827 	bl	8008964 <sniprintf>
 8001916:	6038      	str	r0, [r7, #0]
	                                          "Available commands:\r\n- WhereisBrian?\r\n- help\r\n- start\r\n- stop\r\n- speed <value>\r\n");
	        HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	b29a      	uxth	r2, r3
 800191c:	f04f 33ff 	mov.w	r3, #4294967295
 8001920:	4941      	ldr	r1, [pc, #260]	@ (8001a28 <Shell_Loop+0x220>)
 8001922:	4834      	ldr	r0, [pc, #208]	@ (80019f4 <Shell_Loop+0x1ec>)
 8001924:	f004 fead 	bl	8006682 <HAL_UART_Transmit>
 8001928:	e050      	b.n	80019cc <Shell_Loop+0x1c4>
	    } else if (strcmp(argv[0], "start") == 0) {
 800192a:	4b38      	ldr	r3, [pc, #224]	@ (8001a0c <Shell_Loop+0x204>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	493f      	ldr	r1, [pc, #252]	@ (8001a2c <Shell_Loop+0x224>)
 8001930:	4618      	mov	r0, r3
 8001932:	f7fe fc75 	bl	8000220 <strcmp>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d107      	bne.n	800194c <Shell_Loop+0x144>
	        StartMotor();
 800193c:	f7ff ff20 	bl	8001780 <StartMotor>
	        HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE); // Relancer la réception UART
 8001940:	2201      	movs	r2, #1
 8001942:	492a      	ldr	r1, [pc, #168]	@ (80019ec <Shell_Loop+0x1e4>)
 8001944:	482b      	ldr	r0, [pc, #172]	@ (80019f4 <Shell_Loop+0x1ec>)
 8001946:	f004 ff33 	bl	80067b0 <HAL_UART_Receive_IT>
 800194a:	e03f      	b.n	80019cc <Shell_Loop+0x1c4>

	    } else if (strcmp(argv[0], "stop") == 0) {
 800194c:	4b2f      	ldr	r3, [pc, #188]	@ (8001a0c <Shell_Loop+0x204>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4937      	ldr	r1, [pc, #220]	@ (8001a30 <Shell_Loop+0x228>)
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fc64 	bl	8000220 <strcmp>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d107      	bne.n	800196e <Shell_Loop+0x166>
	        StopMotor();
 800195e:	f7ff fedb 	bl	8001718 <StopMotor>
	        HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE); // Relancer la réception UART
 8001962:	2201      	movs	r2, #1
 8001964:	4921      	ldr	r1, [pc, #132]	@ (80019ec <Shell_Loop+0x1e4>)
 8001966:	4823      	ldr	r0, [pc, #140]	@ (80019f4 <Shell_Loop+0x1ec>)
 8001968:	f004 ff22 	bl	80067b0 <HAL_UART_Receive_IT>
 800196c:	e02e      	b.n	80019cc <Shell_Loop+0x1c4>

	    } else if (strcmp(argv[0], "speed") == 0) {
 800196e:	4b27      	ldr	r3, [pc, #156]	@ (8001a0c <Shell_Loop+0x204>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4930      	ldr	r1, [pc, #192]	@ (8001a34 <Shell_Loop+0x22c>)
 8001974:	4618      	mov	r0, r3
 8001976:	f7fe fc53 	bl	8000220 <strcmp>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d11e      	bne.n	80019be <Shell_Loop+0x1b6>
	        if (argc > 1) {
 8001980:	4b1f      	ldr	r3, [pc, #124]	@ (8001a00 <Shell_Loop+0x1f8>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b01      	cmp	r3, #1
 8001986:	dd09      	ble.n	800199c <Shell_Loop+0x194>
	            int speedValue = atoi(argv[1]);
 8001988:	4b20      	ldr	r3, [pc, #128]	@ (8001a0c <Shell_Loop+0x204>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	4618      	mov	r0, r3
 800198e:	f006 fe9f 	bl	80086d0 <atoi>
 8001992:	6078      	str	r0, [r7, #4]
	            SpeedCommand(speedValue);
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff fe59 	bl	800164c <SpeedCommand>
 800199a:	e017      	b.n	80019cc <Shell_Loop+0x1c4>
	        } else {
	            snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "Usage: speed <value>\r\n");
 800199c:	4a26      	ldr	r2, [pc, #152]	@ (8001a38 <Shell_Loop+0x230>)
 800199e:	2140      	movs	r1, #64	@ 0x40
 80019a0:	4821      	ldr	r0, [pc, #132]	@ (8001a28 <Shell_Loop+0x220>)
 80019a2:	f006 ffdf 	bl	8008964 <sniprintf>
	            HAL_UART_Transmit(&huart2, uartTxBuffer, strlen((char *)uartTxBuffer), HAL_MAX_DELAY);
 80019a6:	4820      	ldr	r0, [pc, #128]	@ (8001a28 <Shell_Loop+0x220>)
 80019a8:	f7fe fc44 	bl	8000234 <strlen>
 80019ac:	4603      	mov	r3, r0
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	f04f 33ff 	mov.w	r3, #4294967295
 80019b4:	491c      	ldr	r1, [pc, #112]	@ (8001a28 <Shell_Loop+0x220>)
 80019b6:	480f      	ldr	r0, [pc, #60]	@ (80019f4 <Shell_Loop+0x1ec>)
 80019b8:	f004 fe63 	bl	8006682 <HAL_UART_Transmit>
 80019bc:	e006      	b.n	80019cc <Shell_Loop+0x1c4>
	        }
	    } else {
	        HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80019be:	f04f 33ff 	mov.w	r3, #4294967295
 80019c2:	2214      	movs	r2, #20
 80019c4:	491d      	ldr	r1, [pc, #116]	@ (8001a3c <Shell_Loop+0x234>)
 80019c6:	480b      	ldr	r0, [pc, #44]	@ (80019f4 <Shell_Loop+0x1ec>)
 80019c8:	f004 fe5b 	bl	8006682 <HAL_UART_Transmit>
	    }
	    HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80019cc:	f04f 33ff 	mov.w	r3, #4294967295
 80019d0:	221c      	movs	r2, #28
 80019d2:	491b      	ldr	r1, [pc, #108]	@ (8001a40 <Shell_Loop+0x238>)
 80019d4:	4807      	ldr	r0, [pc, #28]	@ (80019f4 <Shell_Loop+0x1ec>)
 80019d6:	f004 fe54 	bl	8006682 <HAL_UART_Transmit>
	    newCmdReady = 0;
 80019da:	4b0d      	ldr	r3, [pc, #52]	@ (8001a10 <Shell_Loop+0x208>)
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
	}


}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20000424 	.word	0x20000424
 80019ec:	20000428 	.word	0x20000428
 80019f0:	20000088 	.word	0x20000088
 80019f4:	20000304 	.word	0x20000304
 80019f8:	200004ac 	.word	0x200004ac
 80019fc:	2000046c 	.word	0x2000046c
 8001a00:	200004d4 	.word	0x200004d4
 8001a04:	08009c30 	.word	0x08009c30
 8001a08:	200004d8 	.word	0x200004d8
 8001a0c:	200004b0 	.word	0x200004b0
 8001a10:	200004dc 	.word	0x200004dc
 8001a14:	2000008c 	.word	0x2000008c
 8001a18:	08009c34 	.word	0x08009c34
 8001a1c:	200000a4 	.word	0x200000a4
 8001a20:	08009c44 	.word	0x08009c44
 8001a24:	08009c4c 	.word	0x08009c4c
 8001a28:	2000042c 	.word	0x2000042c
 8001a2c:	08009ca0 	.word	0x08009ca0
 8001a30:	08009ca8 	.word	0x08009ca8
 8001a34:	08009cb0 	.word	0x08009cb0
 8001a38:	08009cb8 	.word	0x08009cb8
 8001a3c:	20000090 	.word	0x20000090
 8001a40:	20000004 	.word	0x20000004

08001a44 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
    uartRxReceived = 1;
 8001a4c:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <HAL_UART_RxCpltCallback+0x20>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE); // Relancer la réception UART
 8001a52:	2201      	movs	r2, #1
 8001a54:	4904      	ldr	r1, [pc, #16]	@ (8001a68 <HAL_UART_RxCpltCallback+0x24>)
 8001a56:	4805      	ldr	r0, [pc, #20]	@ (8001a6c <HAL_UART_RxCpltCallback+0x28>)
 8001a58:	f004 feaa 	bl	80067b0 <HAL_UART_Receive_IT>
}
 8001a5c:	bf00      	nop
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000424 	.word	0x20000424
 8001a68:	20000428 	.word	0x20000428
 8001a6c:	20000304 	.word	0x20000304

08001a70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a70:	480d      	ldr	r0, [pc, #52]	@ (8001aa8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a72:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a74:	480d      	ldr	r0, [pc, #52]	@ (8001aac <LoopForever+0x6>)
  ldr r1, =_edata
 8001a76:	490e      	ldr	r1, [pc, #56]	@ (8001ab0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a78:	4a0e      	ldr	r2, [pc, #56]	@ (8001ab4 <LoopForever+0xe>)
  movs r3, #0
 8001a7a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a7c:	e002      	b.n	8001a84 <LoopCopyDataInit>

08001a7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a82:	3304      	adds	r3, #4

08001a84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a88:	d3f9      	bcc.n	8001a7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a8a:	4a0b      	ldr	r2, [pc, #44]	@ (8001ab8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a8c:	4c0b      	ldr	r4, [pc, #44]	@ (8001abc <LoopForever+0x16>)
  movs r3, #0
 8001a8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a90:	e001      	b.n	8001a96 <LoopFillZerobss>

08001a92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a94:	3204      	adds	r2, #4

08001a96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a98:	d3fb      	bcc.n	8001a92 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001a9a:	f7ff fa41 	bl	8000f20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a9e:	f007 f889 	bl	8008bb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001aa2:	f7ff f817 	bl	8000ad4 <main>

08001aa6 <LoopForever>:

LoopForever:
    b LoopForever
 8001aa6:	e7fe      	b.n	8001aa6 <LoopForever>
  ldr   r0, =_estack
 8001aa8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001aac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab0:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8001ab4:	08009f04 	.word	0x08009f04
  ldr r2, =_sbss
 8001ab8:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 8001abc:	20000630 	.word	0x20000630

08001ac0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ac0:	e7fe      	b.n	8001ac0 <ADC1_2_IRQHandler>

08001ac2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001acc:	2003      	movs	r0, #3
 8001ace:	f001 f9e6 	bl	8002e9e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ad2:	200f      	movs	r0, #15
 8001ad4:	f7ff f89c 	bl	8000c10 <HAL_InitTick>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d002      	beq.n	8001ae4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	71fb      	strb	r3, [r7, #7]
 8001ae2:	e001      	b.n	8001ae8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ae4:	f7ff f870 	bl	8000bc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ae8:	79fb      	ldrb	r3, [r7, #7]

}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001af8:	4b05      	ldr	r3, [pc, #20]	@ (8001b10 <HAL_IncTick+0x1c>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	4b05      	ldr	r3, [pc, #20]	@ (8001b14 <HAL_IncTick+0x20>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4413      	add	r3, r2
 8001b02:	4a03      	ldr	r2, [pc, #12]	@ (8001b10 <HAL_IncTick+0x1c>)
 8001b04:	6013      	str	r3, [r2, #0]
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	200004e0 	.word	0x200004e0
 8001b14:	200000c4 	.word	0x200000c4

08001b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b1c:	4b03      	ldr	r3, [pc, #12]	@ (8001b2c <HAL_GetTick+0x14>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	200004e0 	.word	0x200004e0

08001b30 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	431a      	orrs	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	609a      	str	r2, [r3, #8]
}
 8001b4a:	bf00      	nop
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
 8001b5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b087      	sub	sp, #28
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
 8001ba4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	3360      	adds	r3, #96	@ 0x60
 8001baa:	461a      	mov	r2, r3
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	4413      	add	r3, r2
 8001bb2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	4b08      	ldr	r3, [pc, #32]	@ (8001bdc <LL_ADC_SetOffset+0x44>)
 8001bba:	4013      	ands	r3, r2
 8001bbc:	687a      	ldr	r2, [r7, #4]
 8001bbe:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001bc2:	683a      	ldr	r2, [r7, #0]
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001bd0:	bf00      	nop
 8001bd2:	371c      	adds	r7, #28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	03fff000 	.word	0x03fff000

08001be0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	3360      	adds	r3, #96	@ 0x60
 8001bee:	461a      	mov	r2, r3
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	4413      	add	r3, r2
 8001bf6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3714      	adds	r7, #20
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b087      	sub	sp, #28
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	3360      	adds	r3, #96	@ 0x60
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	4413      	add	r3, r2
 8001c24:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	431a      	orrs	r2, r3
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001c36:	bf00      	nop
 8001c38:	371c      	adds	r7, #28
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr

08001c42 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001c42:	b480      	push	{r7}
 8001c44:	b087      	sub	sp, #28
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	60f8      	str	r0, [r7, #12]
 8001c4a:	60b9      	str	r1, [r7, #8]
 8001c4c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	3360      	adds	r3, #96	@ 0x60
 8001c52:	461a      	mov	r2, r3
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	4413      	add	r3, r2
 8001c5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	431a      	orrs	r2, r3
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001c6c:	bf00      	nop
 8001c6e:	371c      	adds	r7, #28
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b087      	sub	sp, #28
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	3360      	adds	r3, #96	@ 0x60
 8001c88:	461a      	mov	r2, r3
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	4413      	add	r3, r2
 8001c90:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001ca2:	bf00      	nop
 8001ca4:	371c      	adds	r7, #28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	615a      	str	r2, [r3, #20]
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b087      	sub	sp, #28
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	60f8      	str	r0, [r7, #12]
 8001cdc:	60b9      	str	r1, [r7, #8]
 8001cde:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	3330      	adds	r3, #48	@ 0x30
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	009b      	lsls	r3, r3, #2
 8001cec:	f003 030c 	and.w	r3, r3, #12
 8001cf0:	4413      	add	r3, r2
 8001cf2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	211f      	movs	r1, #31
 8001d00:	fa01 f303 	lsl.w	r3, r1, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	401a      	ands	r2, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	0e9b      	lsrs	r3, r3, #26
 8001d0c:	f003 011f 	and.w	r1, r3, #31
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	f003 031f 	and.w	r3, r3, #31
 8001d16:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d20:	bf00      	nop
 8001d22:	371c      	adds	r7, #28
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b087      	sub	sp, #28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3314      	adds	r3, #20
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	0e5b      	lsrs	r3, r3, #25
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	4413      	add	r3, r2
 8001d4a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	0d1b      	lsrs	r3, r3, #20
 8001d54:	f003 031f 	and.w	r3, r3, #31
 8001d58:	2107      	movs	r1, #7
 8001d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	401a      	ands	r2, r3
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	0d1b      	lsrs	r3, r3, #20
 8001d66:	f003 031f 	and.w	r3, r3, #31
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d70:	431a      	orrs	r2, r3
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001d76:	bf00      	nop
 8001d78:	371c      	adds	r7, #28
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
	...

08001d84 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a0f      	ldr	r2, [pc, #60]	@ (8001dd0 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d10a      	bne.n	8001dae <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001da4:	431a      	orrs	r2, r3
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8001dac:	e00a      	b.n	8001dc4 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	401a      	ands	r2, r3
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8001dc4:	bf00      	nop
 8001dc6:	3714      	adds	r7, #20
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	407f0000 	.word	0x407f0000

08001dd4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001de4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6093      	str	r3, [r2, #8]
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001e0c:	d101      	bne.n	8001e12 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001e30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e34:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001e5c:	d101      	bne.n	8001e62 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e000      	b.n	8001e64 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 0301 	and.w	r3, r3, #1
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d101      	bne.n	8001e88 <LL_ADC_IsEnabled+0x18>
 8001e84:	2301      	movs	r3, #1
 8001e86:	e000      	b.n	8001e8a <LL_ADC_IsEnabled+0x1a>
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f003 0304 	and.w	r3, r3, #4
 8001ea6:	2b04      	cmp	r3, #4
 8001ea8:	d101      	bne.n	8001eae <LL_ADC_REG_IsConversionOngoing+0x18>
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e000      	b.n	8001eb0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f003 0308 	and.w	r3, r3, #8
 8001ecc:	2b08      	cmp	r3, #8
 8001ece:	d101      	bne.n	8001ed4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
	...

08001ee4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ee4:	b590      	push	{r4, r7, lr}
 8001ee6:	b089      	sub	sp, #36	@ 0x24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eec:	2300      	movs	r3, #0
 8001eee:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d101      	bne.n	8001efe <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e1af      	b.n	800225e <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d109      	bne.n	8001f20 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7fe fc45 	bl	800079c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff ff67 	bl	8001df8 <LL_ADC_IsDeepPowerDownEnabled>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d004      	beq.n	8001f3a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7ff ff4d 	bl	8001dd4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff ff82 	bl	8001e48 <LL_ADC_IsInternalRegulatorEnabled>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d115      	bne.n	8001f76 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff ff66 	bl	8001e20 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f54:	4b9f      	ldr	r3, [pc, #636]	@ (80021d4 <HAL_ADC_Init+0x2f0>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	099b      	lsrs	r3, r3, #6
 8001f5a:	4a9f      	ldr	r2, [pc, #636]	@ (80021d8 <HAL_ADC_Init+0x2f4>)
 8001f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f60:	099b      	lsrs	r3, r3, #6
 8001f62:	3301      	adds	r3, #1
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f68:	e002      	b.n	8001f70 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f9      	bne.n	8001f6a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7ff ff64 	bl	8001e48 <LL_ADC_IsInternalRegulatorEnabled>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d10d      	bne.n	8001fa2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f8a:	f043 0210 	orr.w	r2, r3, #16
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f96:	f043 0201 	orr.w	r2, r3, #1
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff ff75 	bl	8001e96 <LL_ADC_REG_IsConversionOngoing>
 8001fac:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fb2:	f003 0310 	and.w	r3, r3, #16
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f040 8148 	bne.w	800224c <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f040 8144 	bne.w	800224c <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001fcc:	f043 0202 	orr.w	r2, r3, #2
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff ff49 	bl	8001e70 <LL_ADC_IsEnabled>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d141      	bne.n	8002068 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fec:	d004      	beq.n	8001ff8 <HAL_ADC_Init+0x114>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a7a      	ldr	r2, [pc, #488]	@ (80021dc <HAL_ADC_Init+0x2f8>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d10f      	bne.n	8002018 <HAL_ADC_Init+0x134>
 8001ff8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001ffc:	f7ff ff38 	bl	8001e70 <LL_ADC_IsEnabled>
 8002000:	4604      	mov	r4, r0
 8002002:	4876      	ldr	r0, [pc, #472]	@ (80021dc <HAL_ADC_Init+0x2f8>)
 8002004:	f7ff ff34 	bl	8001e70 <LL_ADC_IsEnabled>
 8002008:	4603      	mov	r3, r0
 800200a:	4323      	orrs	r3, r4
 800200c:	2b00      	cmp	r3, #0
 800200e:	bf0c      	ite	eq
 8002010:	2301      	moveq	r3, #1
 8002012:	2300      	movne	r3, #0
 8002014:	b2db      	uxtb	r3, r3
 8002016:	e012      	b.n	800203e <HAL_ADC_Init+0x15a>
 8002018:	4871      	ldr	r0, [pc, #452]	@ (80021e0 <HAL_ADC_Init+0x2fc>)
 800201a:	f7ff ff29 	bl	8001e70 <LL_ADC_IsEnabled>
 800201e:	4604      	mov	r4, r0
 8002020:	4870      	ldr	r0, [pc, #448]	@ (80021e4 <HAL_ADC_Init+0x300>)
 8002022:	f7ff ff25 	bl	8001e70 <LL_ADC_IsEnabled>
 8002026:	4603      	mov	r3, r0
 8002028:	431c      	orrs	r4, r3
 800202a:	486f      	ldr	r0, [pc, #444]	@ (80021e8 <HAL_ADC_Init+0x304>)
 800202c:	f7ff ff20 	bl	8001e70 <LL_ADC_IsEnabled>
 8002030:	4603      	mov	r3, r0
 8002032:	4323      	orrs	r3, r4
 8002034:	2b00      	cmp	r3, #0
 8002036:	bf0c      	ite	eq
 8002038:	2301      	moveq	r3, #1
 800203a:	2300      	movne	r3, #0
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d012      	beq.n	8002068 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800204a:	d004      	beq.n	8002056 <HAL_ADC_Init+0x172>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a62      	ldr	r2, [pc, #392]	@ (80021dc <HAL_ADC_Init+0x2f8>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d101      	bne.n	800205a <HAL_ADC_Init+0x176>
 8002056:	4a65      	ldr	r2, [pc, #404]	@ (80021ec <HAL_ADC_Init+0x308>)
 8002058:	e000      	b.n	800205c <HAL_ADC_Init+0x178>
 800205a:	4a65      	ldr	r2, [pc, #404]	@ (80021f0 <HAL_ADC_Init+0x30c>)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	4619      	mov	r1, r3
 8002062:	4610      	mov	r0, r2
 8002064:	f7ff fd64 	bl	8001b30 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	7f5b      	ldrb	r3, [r3, #29]
 800206c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002072:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002078:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800207e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002086:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002088:	4313      	orrs	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002092:	2b01      	cmp	r3, #1
 8002094:	d106      	bne.n	80020a4 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209a:	3b01      	subs	r3, #1
 800209c:	045b      	lsls	r3, r3, #17
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d009      	beq.n	80020c0 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80020ba:	69ba      	ldr	r2, [r7, #24]
 80020bc:	4313      	orrs	r3, r2
 80020be:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68da      	ldr	r2, [r3, #12]
 80020c6:	4b4b      	ldr	r3, [pc, #300]	@ (80021f4 <HAL_ADC_Init+0x310>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	6812      	ldr	r2, [r2, #0]
 80020ce:	69b9      	ldr	r1, [r7, #24]
 80020d0:	430b      	orrs	r3, r1
 80020d2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff fed1 	bl	8001e96 <LL_ADC_REG_IsConversionOngoing>
 80020f4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fede 	bl	8001ebc <LL_ADC_INJ_IsConversionOngoing>
 8002100:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d17f      	bne.n	8002208 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d17c      	bne.n	8002208 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002112:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800211a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800211c:	4313      	orrs	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800212a:	f023 0302 	bic.w	r3, r3, #2
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	6812      	ldr	r2, [r2, #0]
 8002132:	69b9      	ldr	r1, [r7, #24]
 8002134:	430b      	orrs	r3, r1
 8002136:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d017      	beq.n	8002170 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	691a      	ldr	r2, [r3, #16]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800214e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002158:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800215c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6911      	ldr	r1, [r2, #16]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	6812      	ldr	r2, [r2, #0]
 8002168:	430b      	orrs	r3, r1
 800216a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800216e:	e013      	b.n	8002198 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	691a      	ldr	r2, [r3, #16]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800217e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	6812      	ldr	r2, [r2, #0]
 800218c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002190:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002194:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d12a      	bne.n	80021f8 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80021ac:	f023 0304 	bic.w	r3, r3, #4
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80021b8:	4311      	orrs	r1, r2
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80021be:	4311      	orrs	r1, r2
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021c4:	430a      	orrs	r2, r1
 80021c6:	431a      	orrs	r2, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f042 0201 	orr.w	r2, r2, #1
 80021d0:	611a      	str	r2, [r3, #16]
 80021d2:	e019      	b.n	8002208 <HAL_ADC_Init+0x324>
 80021d4:	20000000 	.word	0x20000000
 80021d8:	053e2d63 	.word	0x053e2d63
 80021dc:	50000100 	.word	0x50000100
 80021e0:	50000400 	.word	0x50000400
 80021e4:	50000500 	.word	0x50000500
 80021e8:	50000600 	.word	0x50000600
 80021ec:	50000300 	.word	0x50000300
 80021f0:	50000700 	.word	0x50000700
 80021f4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	691a      	ldr	r2, [r3, #16]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 0201 	bic.w	r2, r2, #1
 8002206:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d10c      	bne.n	800222a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002216:	f023 010f 	bic.w	r1, r3, #15
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a1b      	ldr	r3, [r3, #32]
 800221e:	1e5a      	subs	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	631a      	str	r2, [r3, #48]	@ 0x30
 8002228:	e007      	b.n	800223a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f022 020f 	bic.w	r2, r2, #15
 8002238:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223e:	f023 0303 	bic.w	r3, r3, #3
 8002242:	f043 0201 	orr.w	r2, r3, #1
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	65da      	str	r2, [r3, #92]	@ 0x5c
 800224a:	e007      	b.n	800225c <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002250:	f043 0210 	orr.w	r2, r3, #16
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800225c:	7ffb      	ldrb	r3, [r7, #31]
}
 800225e:	4618      	mov	r0, r3
 8002260:	3724      	adds	r7, #36	@ 0x24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd90      	pop	{r4, r7, pc}
 8002266:	bf00      	nop

08002268 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b0b6      	sub	sp, #216	@ 0xd8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002272:	2300      	movs	r3, #0
 8002274:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002278:	2300      	movs	r3, #0
 800227a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002282:	2b01      	cmp	r3, #1
 8002284:	d102      	bne.n	800228c <HAL_ADC_ConfigChannel+0x24>
 8002286:	2302      	movs	r3, #2
 8002288:	f000 bc13 	b.w	8002ab2 <HAL_ADC_ConfigChannel+0x84a>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff fdfc 	bl	8001e96 <LL_ADC_REG_IsConversionOngoing>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	f040 83f3 	bne.w	8002a8c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6818      	ldr	r0, [r3, #0]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	6859      	ldr	r1, [r3, #4]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	461a      	mov	r2, r3
 80022b4:	f7ff fd0e 	bl	8001cd4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff fdea 	bl	8001e96 <LL_ADC_REG_IsConversionOngoing>
 80022c2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7ff fdf6 	bl	8001ebc <LL_ADC_INJ_IsConversionOngoing>
 80022d0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80022d4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	f040 81d9 	bne.w	8002690 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80022de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f040 81d4 	bne.w	8002690 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80022f0:	d10f      	bne.n	8002312 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6818      	ldr	r0, [r3, #0]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2200      	movs	r2, #0
 80022fc:	4619      	mov	r1, r3
 80022fe:	f7ff fd15 	bl	8001d2c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff fccf 	bl	8001cae <LL_ADC_SetSamplingTimeCommonConfig>
 8002310:	e00e      	b.n	8002330 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6818      	ldr	r0, [r3, #0]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	6819      	ldr	r1, [r3, #0]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	461a      	mov	r2, r3
 8002320:	f7ff fd04 	bl	8001d2c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2100      	movs	r1, #0
 800232a:	4618      	mov	r0, r3
 800232c:	f7ff fcbf 	bl	8001cae <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	695a      	ldr	r2, [r3, #20]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	68db      	ldr	r3, [r3, #12]
 800233a:	08db      	lsrs	r3, r3, #3
 800233c:	f003 0303 	and.w	r3, r3, #3
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	fa02 f303 	lsl.w	r3, r2, r3
 8002346:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	691b      	ldr	r3, [r3, #16]
 800234e:	2b04      	cmp	r3, #4
 8002350:	d022      	beq.n	8002398 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6818      	ldr	r0, [r3, #0]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	6919      	ldr	r1, [r3, #16]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002362:	f7ff fc19 	bl	8001b98 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6818      	ldr	r0, [r3, #0]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	6919      	ldr	r1, [r3, #16]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	699b      	ldr	r3, [r3, #24]
 8002372:	461a      	mov	r2, r3
 8002374:	f7ff fc65 	bl	8001c42 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6818      	ldr	r0, [r3, #0]
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	6919      	ldr	r1, [r3, #16]
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	7f1b      	ldrb	r3, [r3, #28]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d102      	bne.n	800238e <HAL_ADC_ConfigChannel+0x126>
 8002388:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800238c:	e000      	b.n	8002390 <HAL_ADC_ConfigChannel+0x128>
 800238e:	2300      	movs	r3, #0
 8002390:	461a      	mov	r2, r3
 8002392:	f7ff fc71 	bl	8001c78 <LL_ADC_SetOffsetSaturation>
 8002396:	e17b      	b.n	8002690 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2100      	movs	r1, #0
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff fc1e 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 80023a4:	4603      	mov	r3, r0
 80023a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d10a      	bne.n	80023c4 <HAL_ADC_ConfigChannel+0x15c>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2100      	movs	r1, #0
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff fc13 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 80023ba:	4603      	mov	r3, r0
 80023bc:	0e9b      	lsrs	r3, r3, #26
 80023be:	f003 021f 	and.w	r2, r3, #31
 80023c2:	e01e      	b.n	8002402 <HAL_ADC_ConfigChannel+0x19a>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2100      	movs	r1, #0
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fc08 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 80023d0:	4603      	mov	r3, r0
 80023d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80023da:	fa93 f3a3 	rbit	r3, r3
 80023de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80023e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80023ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80023f2:	2320      	movs	r3, #32
 80023f4:	e004      	b.n	8002400 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80023f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023fa:	fab3 f383 	clz	r3, r3
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800240a:	2b00      	cmp	r3, #0
 800240c:	d105      	bne.n	800241a <HAL_ADC_ConfigChannel+0x1b2>
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	0e9b      	lsrs	r3, r3, #26
 8002414:	f003 031f 	and.w	r3, r3, #31
 8002418:	e018      	b.n	800244c <HAL_ADC_ConfigChannel+0x1e4>
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800242e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002432:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002436:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800243e:	2320      	movs	r3, #32
 8002440:	e004      	b.n	800244c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002442:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002446:	fab3 f383 	clz	r3, r3
 800244a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800244c:	429a      	cmp	r2, r3
 800244e:	d106      	bne.n	800245e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2200      	movs	r2, #0
 8002456:	2100      	movs	r1, #0
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff fbd7 	bl	8001c0c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2101      	movs	r1, #1
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff fbbb 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 800246a:	4603      	mov	r3, r0
 800246c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002470:	2b00      	cmp	r3, #0
 8002472:	d10a      	bne.n	800248a <HAL_ADC_ConfigChannel+0x222>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2101      	movs	r1, #1
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff fbb0 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 8002480:	4603      	mov	r3, r0
 8002482:	0e9b      	lsrs	r3, r3, #26
 8002484:	f003 021f 	and.w	r2, r3, #31
 8002488:	e01e      	b.n	80024c8 <HAL_ADC_ConfigChannel+0x260>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2101      	movs	r1, #1
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff fba5 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 8002496:	4603      	mov	r3, r0
 8002498:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800249c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80024a0:	fa93 f3a3 	rbit	r3, r3
 80024a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80024a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80024ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80024b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80024b8:	2320      	movs	r3, #32
 80024ba:	e004      	b.n	80024c6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80024bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024c0:	fab3 f383 	clz	r3, r3
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d105      	bne.n	80024e0 <HAL_ADC_ConfigChannel+0x278>
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	0e9b      	lsrs	r3, r3, #26
 80024da:	f003 031f 	and.w	r3, r3, #31
 80024de:	e018      	b.n	8002512 <HAL_ADC_ConfigChannel+0x2aa>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80024ec:	fa93 f3a3 	rbit	r3, r3
 80024f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80024f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80024f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80024fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002500:	2b00      	cmp	r3, #0
 8002502:	d101      	bne.n	8002508 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002504:	2320      	movs	r3, #32
 8002506:	e004      	b.n	8002512 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002508:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800250c:	fab3 f383 	clz	r3, r3
 8002510:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002512:	429a      	cmp	r2, r3
 8002514:	d106      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2200      	movs	r2, #0
 800251c:	2101      	movs	r1, #1
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff fb74 	bl	8001c0c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2102      	movs	r1, #2
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff fb58 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 8002530:	4603      	mov	r3, r0
 8002532:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002536:	2b00      	cmp	r3, #0
 8002538:	d10a      	bne.n	8002550 <HAL_ADC_ConfigChannel+0x2e8>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2102      	movs	r1, #2
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff fb4d 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 8002546:	4603      	mov	r3, r0
 8002548:	0e9b      	lsrs	r3, r3, #26
 800254a:	f003 021f 	and.w	r2, r3, #31
 800254e:	e01e      	b.n	800258e <HAL_ADC_ConfigChannel+0x326>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2102      	movs	r1, #2
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff fb42 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 800255c:	4603      	mov	r3, r0
 800255e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002562:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002566:	fa93 f3a3 	rbit	r3, r3
 800256a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800256e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002572:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002576:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800257e:	2320      	movs	r3, #32
 8002580:	e004      	b.n	800258c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002582:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002586:	fab3 f383 	clz	r3, r3
 800258a:	b2db      	uxtb	r3, r3
 800258c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002596:	2b00      	cmp	r3, #0
 8002598:	d105      	bne.n	80025a6 <HAL_ADC_ConfigChannel+0x33e>
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	0e9b      	lsrs	r3, r3, #26
 80025a0:	f003 031f 	and.w	r3, r3, #31
 80025a4:	e016      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x36c>
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80025b2:	fa93 f3a3 	rbit	r3, r3
 80025b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80025b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80025be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80025c6:	2320      	movs	r3, #32
 80025c8:	e004      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80025ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025ce:	fab3 f383 	clz	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d106      	bne.n	80025e6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2200      	movs	r2, #0
 80025de:	2102      	movs	r1, #2
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff fb13 	bl	8001c0c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2103      	movs	r1, #3
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff faf7 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 80025f2:	4603      	mov	r3, r0
 80025f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10a      	bne.n	8002612 <HAL_ADC_ConfigChannel+0x3aa>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2103      	movs	r1, #3
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff faec 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 8002608:	4603      	mov	r3, r0
 800260a:	0e9b      	lsrs	r3, r3, #26
 800260c:	f003 021f 	and.w	r2, r3, #31
 8002610:	e017      	b.n	8002642 <HAL_ADC_ConfigChannel+0x3da>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2103      	movs	r1, #3
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff fae1 	bl	8001be0 <LL_ADC_GetOffsetChannel>
 800261e:	4603      	mov	r3, r0
 8002620:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002622:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002624:	fa93 f3a3 	rbit	r3, r3
 8002628:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800262a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800262c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800262e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002634:	2320      	movs	r3, #32
 8002636:	e003      	b.n	8002640 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002638:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800263a:	fab3 f383 	clz	r3, r3
 800263e:	b2db      	uxtb	r3, r3
 8002640:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800264a:	2b00      	cmp	r3, #0
 800264c:	d105      	bne.n	800265a <HAL_ADC_ConfigChannel+0x3f2>
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	0e9b      	lsrs	r3, r3, #26
 8002654:	f003 031f 	and.w	r3, r3, #31
 8002658:	e011      	b.n	800267e <HAL_ADC_ConfigChannel+0x416>
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002660:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002662:	fa93 f3a3 	rbit	r3, r3
 8002666:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002668:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800266a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800266c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002672:	2320      	movs	r3, #32
 8002674:	e003      	b.n	800267e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002676:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002678:	fab3 f383 	clz	r3, r3
 800267c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800267e:	429a      	cmp	r2, r3
 8002680:	d106      	bne.n	8002690 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2200      	movs	r2, #0
 8002688:	2103      	movs	r1, #3
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fabe 	bl	8001c0c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff fbeb 	bl	8001e70 <LL_ADC_IsEnabled>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	f040 813d 	bne.w	800291c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6818      	ldr	r0, [r3, #0]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	6819      	ldr	r1, [r3, #0]
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	461a      	mov	r2, r3
 80026b0:	f7ff fb68 	bl	8001d84 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	4aa2      	ldr	r2, [pc, #648]	@ (8002944 <HAL_ADC_ConfigChannel+0x6dc>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	f040 812e 	bne.w	800291c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d10b      	bne.n	80026e8 <HAL_ADC_ConfigChannel+0x480>
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	0e9b      	lsrs	r3, r3, #26
 80026d6:	3301      	adds	r3, #1
 80026d8:	f003 031f 	and.w	r3, r3, #31
 80026dc:	2b09      	cmp	r3, #9
 80026de:	bf94      	ite	ls
 80026e0:	2301      	movls	r3, #1
 80026e2:	2300      	movhi	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	e019      	b.n	800271c <HAL_ADC_ConfigChannel+0x4b4>
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026f0:	fa93 f3a3 	rbit	r3, r3
 80026f4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80026f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80026f8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80026fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002700:	2320      	movs	r3, #32
 8002702:	e003      	b.n	800270c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002704:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002706:	fab3 f383 	clz	r3, r3
 800270a:	b2db      	uxtb	r3, r3
 800270c:	3301      	adds	r3, #1
 800270e:	f003 031f 	and.w	r3, r3, #31
 8002712:	2b09      	cmp	r3, #9
 8002714:	bf94      	ite	ls
 8002716:	2301      	movls	r3, #1
 8002718:	2300      	movhi	r3, #0
 800271a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800271c:	2b00      	cmp	r3, #0
 800271e:	d079      	beq.n	8002814 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002728:	2b00      	cmp	r3, #0
 800272a:	d107      	bne.n	800273c <HAL_ADC_ConfigChannel+0x4d4>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	0e9b      	lsrs	r3, r3, #26
 8002732:	3301      	adds	r3, #1
 8002734:	069b      	lsls	r3, r3, #26
 8002736:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800273a:	e015      	b.n	8002768 <HAL_ADC_ConfigChannel+0x500>
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002744:	fa93 f3a3 	rbit	r3, r3
 8002748:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800274a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800274c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800274e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002754:	2320      	movs	r3, #32
 8002756:	e003      	b.n	8002760 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002758:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800275a:	fab3 f383 	clz	r3, r3
 800275e:	b2db      	uxtb	r3, r3
 8002760:	3301      	adds	r3, #1
 8002762:	069b      	lsls	r3, r3, #26
 8002764:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002770:	2b00      	cmp	r3, #0
 8002772:	d109      	bne.n	8002788 <HAL_ADC_ConfigChannel+0x520>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	0e9b      	lsrs	r3, r3, #26
 800277a:	3301      	adds	r3, #1
 800277c:	f003 031f 	and.w	r3, r3, #31
 8002780:	2101      	movs	r1, #1
 8002782:	fa01 f303 	lsl.w	r3, r1, r3
 8002786:	e017      	b.n	80027b8 <HAL_ADC_ConfigChannel+0x550>
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002790:	fa93 f3a3 	rbit	r3, r3
 8002794:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002796:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002798:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800279a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80027a0:	2320      	movs	r3, #32
 80027a2:	e003      	b.n	80027ac <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80027a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027a6:	fab3 f383 	clz	r3, r3
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	3301      	adds	r3, #1
 80027ae:	f003 031f 	and.w	r3, r3, #31
 80027b2:	2101      	movs	r1, #1
 80027b4:	fa01 f303 	lsl.w	r3, r1, r3
 80027b8:	ea42 0103 	orr.w	r1, r2, r3
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d10a      	bne.n	80027de <HAL_ADC_ConfigChannel+0x576>
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	0e9b      	lsrs	r3, r3, #26
 80027ce:	3301      	adds	r3, #1
 80027d0:	f003 021f 	and.w	r2, r3, #31
 80027d4:	4613      	mov	r3, r2
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	4413      	add	r3, r2
 80027da:	051b      	lsls	r3, r3, #20
 80027dc:	e018      	b.n	8002810 <HAL_ADC_ConfigChannel+0x5a8>
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027e6:	fa93 f3a3 	rbit	r3, r3
 80027ea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80027ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80027f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80027f6:	2320      	movs	r3, #32
 80027f8:	e003      	b.n	8002802 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80027fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027fc:	fab3 f383 	clz	r3, r3
 8002800:	b2db      	uxtb	r3, r3
 8002802:	3301      	adds	r3, #1
 8002804:	f003 021f 	and.w	r2, r3, #31
 8002808:	4613      	mov	r3, r2
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	4413      	add	r3, r2
 800280e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002810:	430b      	orrs	r3, r1
 8002812:	e07e      	b.n	8002912 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800281c:	2b00      	cmp	r3, #0
 800281e:	d107      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x5c8>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	0e9b      	lsrs	r3, r3, #26
 8002826:	3301      	adds	r3, #1
 8002828:	069b      	lsls	r3, r3, #26
 800282a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800282e:	e015      	b.n	800285c <HAL_ADC_ConfigChannel+0x5f4>
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002838:	fa93 f3a3 	rbit	r3, r3
 800283c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800283e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002840:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002848:	2320      	movs	r3, #32
 800284a:	e003      	b.n	8002854 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800284c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800284e:	fab3 f383 	clz	r3, r3
 8002852:	b2db      	uxtb	r3, r3
 8002854:	3301      	adds	r3, #1
 8002856:	069b      	lsls	r3, r3, #26
 8002858:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002864:	2b00      	cmp	r3, #0
 8002866:	d109      	bne.n	800287c <HAL_ADC_ConfigChannel+0x614>
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	0e9b      	lsrs	r3, r3, #26
 800286e:	3301      	adds	r3, #1
 8002870:	f003 031f 	and.w	r3, r3, #31
 8002874:	2101      	movs	r1, #1
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	e017      	b.n	80028ac <HAL_ADC_ConfigChannel+0x644>
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002882:	6a3b      	ldr	r3, [r7, #32]
 8002884:	fa93 f3a3 	rbit	r3, r3
 8002888:	61fb      	str	r3, [r7, #28]
  return result;
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800288e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002894:	2320      	movs	r3, #32
 8002896:	e003      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289a:	fab3 f383 	clz	r3, r3
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	3301      	adds	r3, #1
 80028a2:	f003 031f 	and.w	r3, r3, #31
 80028a6:	2101      	movs	r1, #1
 80028a8:	fa01 f303 	lsl.w	r3, r1, r3
 80028ac:	ea42 0103 	orr.w	r1, r2, r3
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d10d      	bne.n	80028d8 <HAL_ADC_ConfigChannel+0x670>
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	0e9b      	lsrs	r3, r3, #26
 80028c2:	3301      	adds	r3, #1
 80028c4:	f003 021f 	and.w	r2, r3, #31
 80028c8:	4613      	mov	r3, r2
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	4413      	add	r3, r2
 80028ce:	3b1e      	subs	r3, #30
 80028d0:	051b      	lsls	r3, r3, #20
 80028d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028d6:	e01b      	b.n	8002910 <HAL_ADC_ConfigChannel+0x6a8>
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	fa93 f3a3 	rbit	r3, r3
 80028e4:	613b      	str	r3, [r7, #16]
  return result;
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80028f0:	2320      	movs	r3, #32
 80028f2:	e003      	b.n	80028fc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	fab3 f383 	clz	r3, r3
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	3301      	adds	r3, #1
 80028fe:	f003 021f 	and.w	r2, r3, #31
 8002902:	4613      	mov	r3, r2
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	4413      	add	r3, r2
 8002908:	3b1e      	subs	r3, #30
 800290a:	051b      	lsls	r3, r3, #20
 800290c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002910:	430b      	orrs	r3, r1
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	6892      	ldr	r2, [r2, #8]
 8002916:	4619      	mov	r1, r3
 8002918:	f7ff fa08 	bl	8001d2c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	4b09      	ldr	r3, [pc, #36]	@ (8002948 <HAL_ADC_ConfigChannel+0x6e0>)
 8002922:	4013      	ands	r3, r2
 8002924:	2b00      	cmp	r3, #0
 8002926:	f000 80be 	beq.w	8002aa6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002932:	d004      	beq.n	800293e <HAL_ADC_ConfigChannel+0x6d6>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a04      	ldr	r2, [pc, #16]	@ (800294c <HAL_ADC_ConfigChannel+0x6e4>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d10a      	bne.n	8002954 <HAL_ADC_ConfigChannel+0x6ec>
 800293e:	4b04      	ldr	r3, [pc, #16]	@ (8002950 <HAL_ADC_ConfigChannel+0x6e8>)
 8002940:	e009      	b.n	8002956 <HAL_ADC_ConfigChannel+0x6ee>
 8002942:	bf00      	nop
 8002944:	407f0000 	.word	0x407f0000
 8002948:	80080000 	.word	0x80080000
 800294c:	50000100 	.word	0x50000100
 8002950:	50000300 	.word	0x50000300
 8002954:	4b59      	ldr	r3, [pc, #356]	@ (8002abc <HAL_ADC_ConfigChannel+0x854>)
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff f910 	bl	8001b7c <LL_ADC_GetCommonPathInternalCh>
 800295c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a56      	ldr	r2, [pc, #344]	@ (8002ac0 <HAL_ADC_ConfigChannel+0x858>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d004      	beq.n	8002974 <HAL_ADC_ConfigChannel+0x70c>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a55      	ldr	r2, [pc, #340]	@ (8002ac4 <HAL_ADC_ConfigChannel+0x85c>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d13a      	bne.n	80029ea <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002974:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002978:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d134      	bne.n	80029ea <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002988:	d005      	beq.n	8002996 <HAL_ADC_ConfigChannel+0x72e>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a4e      	ldr	r2, [pc, #312]	@ (8002ac8 <HAL_ADC_ConfigChannel+0x860>)
 8002990:	4293      	cmp	r3, r2
 8002992:	f040 8085 	bne.w	8002aa0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800299e:	d004      	beq.n	80029aa <HAL_ADC_ConfigChannel+0x742>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a49      	ldr	r2, [pc, #292]	@ (8002acc <HAL_ADC_ConfigChannel+0x864>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d101      	bne.n	80029ae <HAL_ADC_ConfigChannel+0x746>
 80029aa:	4a49      	ldr	r2, [pc, #292]	@ (8002ad0 <HAL_ADC_ConfigChannel+0x868>)
 80029ac:	e000      	b.n	80029b0 <HAL_ADC_ConfigChannel+0x748>
 80029ae:	4a43      	ldr	r2, [pc, #268]	@ (8002abc <HAL_ADC_ConfigChannel+0x854>)
 80029b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80029b8:	4619      	mov	r1, r3
 80029ba:	4610      	mov	r0, r2
 80029bc:	f7ff f8cb 	bl	8001b56 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029c0:	4b44      	ldr	r3, [pc, #272]	@ (8002ad4 <HAL_ADC_ConfigChannel+0x86c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	099b      	lsrs	r3, r3, #6
 80029c6:	4a44      	ldr	r2, [pc, #272]	@ (8002ad8 <HAL_ADC_ConfigChannel+0x870>)
 80029c8:	fba2 2303 	umull	r2, r3, r2, r3
 80029cc:	099b      	lsrs	r3, r3, #6
 80029ce:	1c5a      	adds	r2, r3, #1
 80029d0:	4613      	mov	r3, r2
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	4413      	add	r3, r2
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80029da:	e002      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	3b01      	subs	r3, #1
 80029e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d1f9      	bne.n	80029dc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029e8:	e05a      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a3b      	ldr	r2, [pc, #236]	@ (8002adc <HAL_ADC_ConfigChannel+0x874>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d125      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x7d8>
 80029f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d11f      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a31      	ldr	r2, [pc, #196]	@ (8002acc <HAL_ADC_ConfigChannel+0x864>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d104      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x7ac>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a34      	ldr	r2, [pc, #208]	@ (8002ae0 <HAL_ADC_ConfigChannel+0x878>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d047      	beq.n	8002aa4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a1c:	d004      	beq.n	8002a28 <HAL_ADC_ConfigChannel+0x7c0>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a2a      	ldr	r2, [pc, #168]	@ (8002acc <HAL_ADC_ConfigChannel+0x864>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d101      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x7c4>
 8002a28:	4a29      	ldr	r2, [pc, #164]	@ (8002ad0 <HAL_ADC_ConfigChannel+0x868>)
 8002a2a:	e000      	b.n	8002a2e <HAL_ADC_ConfigChannel+0x7c6>
 8002a2c:	4a23      	ldr	r2, [pc, #140]	@ (8002abc <HAL_ADC_ConfigChannel+0x854>)
 8002a2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a36:	4619      	mov	r1, r3
 8002a38:	4610      	mov	r0, r2
 8002a3a:	f7ff f88c 	bl	8001b56 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a3e:	e031      	b.n	8002aa4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a27      	ldr	r2, [pc, #156]	@ (8002ae4 <HAL_ADC_ConfigChannel+0x87c>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d12d      	bne.n	8002aa6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d127      	bne.n	8002aa6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a1c      	ldr	r2, [pc, #112]	@ (8002acc <HAL_ADC_ConfigChannel+0x864>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d022      	beq.n	8002aa6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a68:	d004      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0x80c>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a17      	ldr	r2, [pc, #92]	@ (8002acc <HAL_ADC_ConfigChannel+0x864>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d101      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x810>
 8002a74:	4a16      	ldr	r2, [pc, #88]	@ (8002ad0 <HAL_ADC_ConfigChannel+0x868>)
 8002a76:	e000      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x812>
 8002a78:	4a10      	ldr	r2, [pc, #64]	@ (8002abc <HAL_ADC_ConfigChannel+0x854>)
 8002a7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a82:	4619      	mov	r1, r3
 8002a84:	4610      	mov	r0, r2
 8002a86:	f7ff f866 	bl	8001b56 <LL_ADC_SetCommonPathInternalCh>
 8002a8a:	e00c      	b.n	8002aa6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a90:	f043 0220 	orr.w	r2, r3, #32
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002a9e:	e002      	b.n	8002aa6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002aa0:	bf00      	nop
 8002aa2:	e000      	b.n	8002aa6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aa4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002aae:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	37d8      	adds	r7, #216	@ 0xd8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	50000700 	.word	0x50000700
 8002ac0:	c3210000 	.word	0xc3210000
 8002ac4:	90c00010 	.word	0x90c00010
 8002ac8:	50000600 	.word	0x50000600
 8002acc:	50000100 	.word	0x50000100
 8002ad0:	50000300 	.word	0x50000300
 8002ad4:	20000000 	.word	0x20000000
 8002ad8:	053e2d63 	.word	0x053e2d63
 8002adc:	c7520000 	.word	0xc7520000
 8002ae0:	50000500 	.word	0x50000500
 8002ae4:	cb840000 	.word	0xcb840000

08002ae8 <LL_ADC_IsEnabled>:
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <LL_ADC_IsEnabled+0x18>
 8002afc:	2301      	movs	r3, #1
 8002afe:	e000      	b.n	8002b02 <LL_ADC_IsEnabled+0x1a>
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <LL_ADC_REG_IsConversionOngoing>:
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 0304 	and.w	r3, r3, #4
 8002b1e:	2b04      	cmp	r3, #4
 8002b20:	d101      	bne.n	8002b26 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b22:	2301      	movs	r3, #1
 8002b24:	e000      	b.n	8002b28 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b26:	2300      	movs	r3, #0
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002b34:	b590      	push	{r4, r7, lr}
 8002b36:	b0a1      	sub	sp, #132	@ 0x84
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d101      	bne.n	8002b52 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	e0e7      	b.n	8002d22 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002b5e:	2300      	movs	r3, #0
 8002b60:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b6a:	d102      	bne.n	8002b72 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002b6c:	4b6f      	ldr	r3, [pc, #444]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002b6e:	60bb      	str	r3, [r7, #8]
 8002b70:	e009      	b.n	8002b86 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a6e      	ldr	r2, [pc, #440]	@ (8002d30 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d102      	bne.n	8002b82 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002b7c:	4b6d      	ldr	r3, [pc, #436]	@ (8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002b7e:	60bb      	str	r3, [r7, #8]
 8002b80:	e001      	b.n	8002b86 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002b82:	2300      	movs	r3, #0
 8002b84:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d10b      	bne.n	8002ba4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b90:	f043 0220 	orr.w	r2, r3, #32
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e0be      	b.n	8002d22 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7ff ffb1 	bl	8002b0e <LL_ADC_REG_IsConversionOngoing>
 8002bac:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff ffab 	bl	8002b0e <LL_ADC_REG_IsConversionOngoing>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f040 80a0 	bne.w	8002d00 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002bc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f040 809c 	bne.w	8002d00 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bd0:	d004      	beq.n	8002bdc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a55      	ldr	r2, [pc, #340]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d101      	bne.n	8002be0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002bdc:	4b56      	ldr	r3, [pc, #344]	@ (8002d38 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002bde:	e000      	b.n	8002be2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002be0:	4b56      	ldr	r3, [pc, #344]	@ (8002d3c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8002be2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d04b      	beq.n	8002c84 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002bec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	6859      	ldr	r1, [r3, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002bfe:	035b      	lsls	r3, r3, #13
 8002c00:	430b      	orrs	r3, r1
 8002c02:	431a      	orrs	r2, r3
 8002c04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c06:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c10:	d004      	beq.n	8002c1c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a45      	ldr	r2, [pc, #276]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d10f      	bne.n	8002c3c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002c1c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002c20:	f7ff ff62 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002c24:	4604      	mov	r4, r0
 8002c26:	4841      	ldr	r0, [pc, #260]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002c28:	f7ff ff5e 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	4323      	orrs	r3, r4
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	bf0c      	ite	eq
 8002c34:	2301      	moveq	r3, #1
 8002c36:	2300      	movne	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	e012      	b.n	8002c62 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002c3c:	483c      	ldr	r0, [pc, #240]	@ (8002d30 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002c3e:	f7ff ff53 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002c42:	4604      	mov	r4, r0
 8002c44:	483b      	ldr	r0, [pc, #236]	@ (8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002c46:	f7ff ff4f 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	431c      	orrs	r4, r3
 8002c4e:	483c      	ldr	r0, [pc, #240]	@ (8002d40 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002c50:	f7ff ff4a 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002c54:	4603      	mov	r3, r0
 8002c56:	4323      	orrs	r3, r4
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	bf0c      	ite	eq
 8002c5c:	2301      	moveq	r3, #1
 8002c5e:	2300      	movne	r3, #0
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d056      	beq.n	8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002c66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002c6e:	f023 030f 	bic.w	r3, r3, #15
 8002c72:	683a      	ldr	r2, [r7, #0]
 8002c74:	6811      	ldr	r1, [r2, #0]
 8002c76:	683a      	ldr	r2, [r7, #0]
 8002c78:	6892      	ldr	r2, [r2, #8]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c80:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c82:	e047      	b.n	8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002c84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c8e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c98:	d004      	beq.n	8002ca4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a23      	ldr	r2, [pc, #140]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d10f      	bne.n	8002cc4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8002ca4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002ca8:	f7ff ff1e 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002cac:	4604      	mov	r4, r0
 8002cae:	481f      	ldr	r0, [pc, #124]	@ (8002d2c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002cb0:	f7ff ff1a 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	4323      	orrs	r3, r4
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	bf0c      	ite	eq
 8002cbc:	2301      	moveq	r3, #1
 8002cbe:	2300      	movne	r3, #0
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	e012      	b.n	8002cea <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002cc4:	481a      	ldr	r0, [pc, #104]	@ (8002d30 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002cc6:	f7ff ff0f 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002cca:	4604      	mov	r4, r0
 8002ccc:	4819      	ldr	r0, [pc, #100]	@ (8002d34 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002cce:	f7ff ff0b 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	431c      	orrs	r4, r3
 8002cd6:	481a      	ldr	r0, [pc, #104]	@ (8002d40 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002cd8:	f7ff ff06 	bl	8002ae8 <LL_ADC_IsEnabled>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	4323      	orrs	r3, r4
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	bf0c      	ite	eq
 8002ce4:	2301      	moveq	r3, #1
 8002ce6:	2300      	movne	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d012      	beq.n	8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002cee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002cf6:	f023 030f 	bic.w	r3, r3, #15
 8002cfa:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002cfc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002cfe:	e009      	b.n	8002d14 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d04:	f043 0220 	orr.w	r2, r3, #32
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002d12:	e000      	b.n	8002d16 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d14:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002d1e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3784      	adds	r7, #132	@ 0x84
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd90      	pop	{r4, r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	50000100 	.word	0x50000100
 8002d30:	50000400 	.word	0x50000400
 8002d34:	50000500 	.word	0x50000500
 8002d38:	50000300 	.word	0x50000300
 8002d3c:	50000700 	.word	0x50000700
 8002d40:	50000600 	.word	0x50000600

08002d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f003 0307 	and.w	r3, r3, #7
 8002d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d54:	4b0c      	ldr	r3, [pc, #48]	@ (8002d88 <__NVIC_SetPriorityGrouping+0x44>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d60:	4013      	ands	r3, r2
 8002d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d76:	4a04      	ldr	r2, [pc, #16]	@ (8002d88 <__NVIC_SetPriorityGrouping+0x44>)
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	60d3      	str	r3, [r2, #12]
}
 8002d7c:	bf00      	nop
 8002d7e:	3714      	adds	r7, #20
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	e000ed00 	.word	0xe000ed00

08002d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d90:	4b04      	ldr	r3, [pc, #16]	@ (8002da4 <__NVIC_GetPriorityGrouping+0x18>)
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	0a1b      	lsrs	r3, r3, #8
 8002d96:	f003 0307 	and.w	r3, r3, #7
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr
 8002da4:	e000ed00 	.word	0xe000ed00

08002da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	db0b      	blt.n	8002dd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	f003 021f 	and.w	r2, r3, #31
 8002dc0:	4907      	ldr	r1, [pc, #28]	@ (8002de0 <__NVIC_EnableIRQ+0x38>)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	095b      	lsrs	r3, r3, #5
 8002dc8:	2001      	movs	r0, #1
 8002dca:	fa00 f202 	lsl.w	r2, r0, r2
 8002dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dd2:	bf00      	nop
 8002dd4:	370c      	adds	r7, #12
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	e000e100 	.word	0xe000e100

08002de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	4603      	mov	r3, r0
 8002dec:	6039      	str	r1, [r7, #0]
 8002dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	db0a      	blt.n	8002e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	490c      	ldr	r1, [pc, #48]	@ (8002e30 <__NVIC_SetPriority+0x4c>)
 8002dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e02:	0112      	lsls	r2, r2, #4
 8002e04:	b2d2      	uxtb	r2, r2
 8002e06:	440b      	add	r3, r1
 8002e08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e0c:	e00a      	b.n	8002e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	b2da      	uxtb	r2, r3
 8002e12:	4908      	ldr	r1, [pc, #32]	@ (8002e34 <__NVIC_SetPriority+0x50>)
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	3b04      	subs	r3, #4
 8002e1c:	0112      	lsls	r2, r2, #4
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	440b      	add	r3, r1
 8002e22:	761a      	strb	r2, [r3, #24]
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	e000e100 	.word	0xe000e100
 8002e34:	e000ed00 	.word	0xe000ed00

08002e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b089      	sub	sp, #36	@ 0x24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f003 0307 	and.w	r3, r3, #7
 8002e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	f1c3 0307 	rsb	r3, r3, #7
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	bf28      	it	cs
 8002e56:	2304      	movcs	r3, #4
 8002e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e5a:	69fb      	ldr	r3, [r7, #28]
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	2b06      	cmp	r3, #6
 8002e60:	d902      	bls.n	8002e68 <NVIC_EncodePriority+0x30>
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	3b03      	subs	r3, #3
 8002e66:	e000      	b.n	8002e6a <NVIC_EncodePriority+0x32>
 8002e68:	2300      	movs	r3, #0
 8002e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	fa02 f303 	lsl.w	r3, r2, r3
 8002e76:	43da      	mvns	r2, r3
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	401a      	ands	r2, r3
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e80:	f04f 31ff 	mov.w	r1, #4294967295
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8a:	43d9      	mvns	r1, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e90:	4313      	orrs	r3, r2
         );
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3724      	adds	r7, #36	@ 0x24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b082      	sub	sp, #8
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7ff ff4c 	bl	8002d44 <__NVIC_SetPriorityGrouping>
}
 8002eac:	bf00      	nop
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
 8002ec0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ec2:	f7ff ff63 	bl	8002d8c <__NVIC_GetPriorityGrouping>
 8002ec6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	68b9      	ldr	r1, [r7, #8]
 8002ecc:	6978      	ldr	r0, [r7, #20]
 8002ece:	f7ff ffb3 	bl	8002e38 <NVIC_EncodePriority>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ed8:	4611      	mov	r1, r2
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff ff82 	bl	8002de4 <__NVIC_SetPriority>
}
 8002ee0:	bf00      	nop
 8002ee2:	3718      	adds	r7, #24
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}

08002ee8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	4603      	mov	r3, r0
 8002ef0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff ff56 	bl	8002da8 <__NVIC_EnableIRQ>
}
 8002efc:	bf00      	nop
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d005      	beq.n	8002f28 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2204      	movs	r2, #4
 8002f20:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	73fb      	strb	r3, [r7, #15]
 8002f26:	e037      	b.n	8002f98 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f022 020e 	bic.w	r2, r2, #14
 8002f36:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f46:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 0201 	bic.w	r2, r2, #1
 8002f56:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f5c:	f003 021f 	and.w	r2, r3, #31
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f64:	2101      	movs	r1, #1
 8002f66:	fa01 f202 	lsl.w	r2, r1, r2
 8002f6a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002f74:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00c      	beq.n	8002f98 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f88:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f8c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002f96:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3714      	adds	r7, #20
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b084      	sub	sp, #16
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d00d      	beq.n	8002fea <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2204      	movs	r2, #4
 8002fd2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	73fb      	strb	r3, [r7, #15]
 8002fe8:	e047      	b.n	800307a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 020e 	bic.w	r2, r2, #14
 8002ff8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0201 	bic.w	r2, r2, #1
 8003008:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003014:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003018:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301e:	f003 021f 	and.w	r2, r3, #31
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	2101      	movs	r1, #1
 8003028:	fa01 f202 	lsl.w	r2, r1, r2
 800302c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003036:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00c      	beq.n	800305a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800304a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800304e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003058:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	4798      	blx	r3
    }
  }
  return status;
 800307a:	7bfb      	ldrb	r3, [r7, #15]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3710      	adds	r7, #16
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003084:	b480      	push	{r7}
 8003086:	b087      	sub	sp, #28
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800308e:	2300      	movs	r3, #0
 8003090:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003092:	e15a      	b.n	800334a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	2101      	movs	r1, #1
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	fa01 f303 	lsl.w	r3, r1, r3
 80030a0:	4013      	ands	r3, r2
 80030a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 814c 	beq.w	8003344 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 0303 	and.w	r3, r3, #3
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d005      	beq.n	80030c4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d130      	bne.n	8003126 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	2203      	movs	r2, #3
 80030d0:	fa02 f303 	lsl.w	r3, r2, r3
 80030d4:	43db      	mvns	r3, r3
 80030d6:	693a      	ldr	r2, [r7, #16]
 80030d8:	4013      	ands	r3, r2
 80030da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	68da      	ldr	r2, [r3, #12]
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	693a      	ldr	r2, [r7, #16]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80030fa:	2201      	movs	r2, #1
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	43db      	mvns	r3, r3
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	4013      	ands	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	091b      	lsrs	r3, r3, #4
 8003110:	f003 0201 	and.w	r2, r3, #1
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	fa02 f303 	lsl.w	r3, r2, r3
 800311a:	693a      	ldr	r2, [r7, #16]
 800311c:	4313      	orrs	r3, r2
 800311e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f003 0303 	and.w	r3, r3, #3
 800312e:	2b03      	cmp	r3, #3
 8003130:	d017      	beq.n	8003162 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	2203      	movs	r2, #3
 800313e:	fa02 f303 	lsl.w	r3, r2, r3
 8003142:	43db      	mvns	r3, r3
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	4013      	ands	r3, r2
 8003148:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	689a      	ldr	r2, [r3, #8]
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	2b02      	cmp	r3, #2
 800316c:	d123      	bne.n	80031b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	08da      	lsrs	r2, r3, #3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	3208      	adds	r2, #8
 8003176:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800317a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f003 0307 	and.w	r3, r3, #7
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	220f      	movs	r2, #15
 8003186:	fa02 f303 	lsl.w	r3, r2, r3
 800318a:	43db      	mvns	r3, r3
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	4013      	ands	r3, r2
 8003190:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	691a      	ldr	r2, [r3, #16]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	08da      	lsrs	r2, r3, #3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3208      	adds	r2, #8
 80031b0:	6939      	ldr	r1, [r7, #16]
 80031b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	2203      	movs	r2, #3
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43db      	mvns	r3, r3
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	4013      	ands	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f003 0203 	and.w	r2, r3, #3
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 80a6 	beq.w	8003344 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031f8:	4b5b      	ldr	r3, [pc, #364]	@ (8003368 <HAL_GPIO_Init+0x2e4>)
 80031fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031fc:	4a5a      	ldr	r2, [pc, #360]	@ (8003368 <HAL_GPIO_Init+0x2e4>)
 80031fe:	f043 0301 	orr.w	r3, r3, #1
 8003202:	6613      	str	r3, [r2, #96]	@ 0x60
 8003204:	4b58      	ldr	r3, [pc, #352]	@ (8003368 <HAL_GPIO_Init+0x2e4>)
 8003206:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	60bb      	str	r3, [r7, #8]
 800320e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003210:	4a56      	ldr	r2, [pc, #344]	@ (800336c <HAL_GPIO_Init+0x2e8>)
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	089b      	lsrs	r3, r3, #2
 8003216:	3302      	adds	r3, #2
 8003218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800321c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	220f      	movs	r2, #15
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	43db      	mvns	r3, r3
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	4013      	ands	r3, r2
 8003232:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800323a:	d01f      	beq.n	800327c <HAL_GPIO_Init+0x1f8>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a4c      	ldr	r2, [pc, #304]	@ (8003370 <HAL_GPIO_Init+0x2ec>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d019      	beq.n	8003278 <HAL_GPIO_Init+0x1f4>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a4b      	ldr	r2, [pc, #300]	@ (8003374 <HAL_GPIO_Init+0x2f0>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d013      	beq.n	8003274 <HAL_GPIO_Init+0x1f0>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a4a      	ldr	r2, [pc, #296]	@ (8003378 <HAL_GPIO_Init+0x2f4>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d00d      	beq.n	8003270 <HAL_GPIO_Init+0x1ec>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a49      	ldr	r2, [pc, #292]	@ (800337c <HAL_GPIO_Init+0x2f8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d007      	beq.n	800326c <HAL_GPIO_Init+0x1e8>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a48      	ldr	r2, [pc, #288]	@ (8003380 <HAL_GPIO_Init+0x2fc>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d101      	bne.n	8003268 <HAL_GPIO_Init+0x1e4>
 8003264:	2305      	movs	r3, #5
 8003266:	e00a      	b.n	800327e <HAL_GPIO_Init+0x1fa>
 8003268:	2306      	movs	r3, #6
 800326a:	e008      	b.n	800327e <HAL_GPIO_Init+0x1fa>
 800326c:	2304      	movs	r3, #4
 800326e:	e006      	b.n	800327e <HAL_GPIO_Init+0x1fa>
 8003270:	2303      	movs	r3, #3
 8003272:	e004      	b.n	800327e <HAL_GPIO_Init+0x1fa>
 8003274:	2302      	movs	r3, #2
 8003276:	e002      	b.n	800327e <HAL_GPIO_Init+0x1fa>
 8003278:	2301      	movs	r3, #1
 800327a:	e000      	b.n	800327e <HAL_GPIO_Init+0x1fa>
 800327c:	2300      	movs	r3, #0
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	f002 0203 	and.w	r2, r2, #3
 8003284:	0092      	lsls	r2, r2, #2
 8003286:	4093      	lsls	r3, r2
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	4313      	orrs	r3, r2
 800328c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800328e:	4937      	ldr	r1, [pc, #220]	@ (800336c <HAL_GPIO_Init+0x2e8>)
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	089b      	lsrs	r3, r3, #2
 8003294:	3302      	adds	r3, #2
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800329c:	4b39      	ldr	r3, [pc, #228]	@ (8003384 <HAL_GPIO_Init+0x300>)
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	43db      	mvns	r3, r3
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	4013      	ands	r3, r2
 80032aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d003      	beq.n	80032c0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80032b8:	693a      	ldr	r2, [r7, #16]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4313      	orrs	r3, r2
 80032be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80032c0:	4a30      	ldr	r2, [pc, #192]	@ (8003384 <HAL_GPIO_Init+0x300>)
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80032c6:	4b2f      	ldr	r3, [pc, #188]	@ (8003384 <HAL_GPIO_Init+0x300>)
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	43db      	mvns	r3, r3
 80032d0:	693a      	ldr	r2, [r7, #16]
 80032d2:	4013      	ands	r3, r2
 80032d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80032e2:	693a      	ldr	r2, [r7, #16]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80032ea:	4a26      	ldr	r2, [pc, #152]	@ (8003384 <HAL_GPIO_Init+0x300>)
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80032f0:	4b24      	ldr	r3, [pc, #144]	@ (8003384 <HAL_GPIO_Init+0x300>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	693a      	ldr	r2, [r7, #16]
 80032fc:	4013      	ands	r3, r2
 80032fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d003      	beq.n	8003314 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	4313      	orrs	r3, r2
 8003312:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003314:	4a1b      	ldr	r2, [pc, #108]	@ (8003384 <HAL_GPIO_Init+0x300>)
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800331a:	4b1a      	ldr	r3, [pc, #104]	@ (8003384 <HAL_GPIO_Init+0x300>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	43db      	mvns	r3, r3
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	4013      	ands	r3, r2
 8003328:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4313      	orrs	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800333e:	4a11      	ldr	r2, [pc, #68]	@ (8003384 <HAL_GPIO_Init+0x300>)
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	3301      	adds	r3, #1
 8003348:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	fa22 f303 	lsr.w	r3, r2, r3
 8003354:	2b00      	cmp	r3, #0
 8003356:	f47f ae9d 	bne.w	8003094 <HAL_GPIO_Init+0x10>
  }
}
 800335a:	bf00      	nop
 800335c:	bf00      	nop
 800335e:	371c      	adds	r7, #28
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	40021000 	.word	0x40021000
 800336c:	40010000 	.word	0x40010000
 8003370:	48000400 	.word	0x48000400
 8003374:	48000800 	.word	0x48000800
 8003378:	48000c00 	.word	0x48000c00
 800337c:	48001000 	.word	0x48001000
 8003380:	48001400 	.word	0x48001400
 8003384:	40010400 	.word	0x40010400

08003388 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	807b      	strh	r3, [r7, #2]
 8003394:	4613      	mov	r3, r2
 8003396:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003398:	787b      	ldrb	r3, [r7, #1]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d003      	beq.n	80033a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800339e:	887a      	ldrh	r2, [r7, #2]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80033a4:	e002      	b.n	80033ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80033a6:	887a      	ldrh	r2, [r7, #2]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	4603      	mov	r3, r0
 80033c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80033c2:	4b08      	ldr	r3, [pc, #32]	@ (80033e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033c4:	695a      	ldr	r2, [r3, #20]
 80033c6:	88fb      	ldrh	r3, [r7, #6]
 80033c8:	4013      	ands	r3, r2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d006      	beq.n	80033dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80033ce:	4a05      	ldr	r2, [pc, #20]	@ (80033e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033d0:	88fb      	ldrh	r3, [r7, #6]
 80033d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80033d4:	88fb      	ldrh	r3, [r7, #6]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f000 f806 	bl	80033e8 <HAL_GPIO_EXTI_Callback>
  }
}
 80033dc:	bf00      	nop
 80033de:	3708      	adds	r7, #8
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40010400 	.word	0x40010400

080033e8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80033f2:	bf00      	nop
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
	...

08003400 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003400:	b480      	push	{r7}
 8003402:	b085      	sub	sp, #20
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d141      	bne.n	8003492 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800340e:	4b4b      	ldr	r3, [pc, #300]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800341a:	d131      	bne.n	8003480 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800341c:	4b47      	ldr	r3, [pc, #284]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800341e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003422:	4a46      	ldr	r2, [pc, #280]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003424:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003428:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800342c:	4b43      	ldr	r3, [pc, #268]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003434:	4a41      	ldr	r2, [pc, #260]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003436:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800343a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800343c:	4b40      	ldr	r3, [pc, #256]	@ (8003540 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2232      	movs	r2, #50	@ 0x32
 8003442:	fb02 f303 	mul.w	r3, r2, r3
 8003446:	4a3f      	ldr	r2, [pc, #252]	@ (8003544 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003448:	fba2 2303 	umull	r2, r3, r2, r3
 800344c:	0c9b      	lsrs	r3, r3, #18
 800344e:	3301      	adds	r3, #1
 8003450:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003452:	e002      	b.n	800345a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	3b01      	subs	r3, #1
 8003458:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800345a:	4b38      	ldr	r3, [pc, #224]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800345c:	695b      	ldr	r3, [r3, #20]
 800345e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003462:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003466:	d102      	bne.n	800346e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1f2      	bne.n	8003454 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800346e:	4b33      	ldr	r3, [pc, #204]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003476:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800347a:	d158      	bne.n	800352e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e057      	b.n	8003530 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003480:	4b2e      	ldr	r3, [pc, #184]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003482:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003486:	4a2d      	ldr	r2, [pc, #180]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003488:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800348c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003490:	e04d      	b.n	800352e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003498:	d141      	bne.n	800351e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800349a:	4b28      	ldr	r3, [pc, #160]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80034a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034a6:	d131      	bne.n	800350c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80034a8:	4b24      	ldr	r3, [pc, #144]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034ae:	4a23      	ldr	r2, [pc, #140]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034b8:	4b20      	ldr	r3, [pc, #128]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034c0:	4a1e      	ldr	r2, [pc, #120]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80034c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003540 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2232      	movs	r2, #50	@ 0x32
 80034ce:	fb02 f303 	mul.w	r3, r2, r3
 80034d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003544 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80034d4:	fba2 2303 	umull	r2, r3, r2, r3
 80034d8:	0c9b      	lsrs	r3, r3, #18
 80034da:	3301      	adds	r3, #1
 80034dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034de:	e002      	b.n	80034e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034e6:	4b15      	ldr	r3, [pc, #84]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034f2:	d102      	bne.n	80034fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1f2      	bne.n	80034e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034fa:	4b10      	ldr	r3, [pc, #64]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003502:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003506:	d112      	bne.n	800352e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e011      	b.n	8003530 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800350c:	4b0b      	ldr	r3, [pc, #44]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800350e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003512:	4a0a      	ldr	r2, [pc, #40]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003518:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800351c:	e007      	b.n	800352e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800351e:	4b07      	ldr	r3, [pc, #28]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003526:	4a05      	ldr	r2, [pc, #20]	@ (800353c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003528:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800352c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	40007000 	.word	0x40007000
 8003540:	20000000 	.word	0x20000000
 8003544:	431bde83 	.word	0x431bde83

08003548 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800354c:	4b05      	ldr	r3, [pc, #20]	@ (8003564 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	4a04      	ldr	r2, [pc, #16]	@ (8003564 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003552:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003556:	6093      	str	r3, [r2, #8]
}
 8003558:	bf00      	nop
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40007000 	.word	0x40007000

08003568 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e306      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b00      	cmp	r3, #0
 8003584:	d075      	beq.n	8003672 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003586:	4b97      	ldr	r3, [pc, #604]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 030c 	and.w	r3, r3, #12
 800358e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003590:	4b94      	ldr	r3, [pc, #592]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f003 0303 	and.w	r3, r3, #3
 8003598:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	2b0c      	cmp	r3, #12
 800359e:	d102      	bne.n	80035a6 <HAL_RCC_OscConfig+0x3e>
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	2b03      	cmp	r3, #3
 80035a4:	d002      	beq.n	80035ac <HAL_RCC_OscConfig+0x44>
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d10b      	bne.n	80035c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035ac:	4b8d      	ldr	r3, [pc, #564]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d05b      	beq.n	8003670 <HAL_RCC_OscConfig+0x108>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d157      	bne.n	8003670 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e2e1      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035cc:	d106      	bne.n	80035dc <HAL_RCC_OscConfig+0x74>
 80035ce:	4b85      	ldr	r3, [pc, #532]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a84      	ldr	r2, [pc, #528]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	e01d      	b.n	8003618 <HAL_RCC_OscConfig+0xb0>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035e4:	d10c      	bne.n	8003600 <HAL_RCC_OscConfig+0x98>
 80035e6:	4b7f      	ldr	r3, [pc, #508]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a7e      	ldr	r2, [pc, #504]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	4b7c      	ldr	r3, [pc, #496]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a7b      	ldr	r2, [pc, #492]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80035f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035fc:	6013      	str	r3, [r2, #0]
 80035fe:	e00b      	b.n	8003618 <HAL_RCC_OscConfig+0xb0>
 8003600:	4b78      	ldr	r3, [pc, #480]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a77      	ldr	r2, [pc, #476]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003606:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800360a:	6013      	str	r3, [r2, #0]
 800360c:	4b75      	ldr	r3, [pc, #468]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a74      	ldr	r2, [pc, #464]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003612:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003616:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d013      	beq.n	8003648 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003620:	f7fe fa7a 	bl	8001b18 <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003628:	f7fe fa76 	bl	8001b18 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b64      	cmp	r3, #100	@ 0x64
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e2a6      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800363a:	4b6a      	ldr	r3, [pc, #424]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d0f0      	beq.n	8003628 <HAL_RCC_OscConfig+0xc0>
 8003646:	e014      	b.n	8003672 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003648:	f7fe fa66 	bl	8001b18 <HAL_GetTick>
 800364c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800364e:	e008      	b.n	8003662 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003650:	f7fe fa62 	bl	8001b18 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	2b64      	cmp	r3, #100	@ 0x64
 800365c:	d901      	bls.n	8003662 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e292      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003662:	4b60      	ldr	r3, [pc, #384]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d1f0      	bne.n	8003650 <HAL_RCC_OscConfig+0xe8>
 800366e:	e000      	b.n	8003672 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003670:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d075      	beq.n	800376a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800367e:	4b59      	ldr	r3, [pc, #356]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f003 030c 	and.w	r3, r3, #12
 8003686:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003688:	4b56      	ldr	r3, [pc, #344]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f003 0303 	and.w	r3, r3, #3
 8003690:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	2b0c      	cmp	r3, #12
 8003696:	d102      	bne.n	800369e <HAL_RCC_OscConfig+0x136>
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	2b02      	cmp	r3, #2
 800369c:	d002      	beq.n	80036a4 <HAL_RCC_OscConfig+0x13c>
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	2b04      	cmp	r3, #4
 80036a2:	d11f      	bne.n	80036e4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036a4:	4b4f      	ldr	r3, [pc, #316]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d005      	beq.n	80036bc <HAL_RCC_OscConfig+0x154>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e265      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036bc:	4b49      	ldr	r3, [pc, #292]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	061b      	lsls	r3, r3, #24
 80036ca:	4946      	ldr	r1, [pc, #280]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80036d0:	4b45      	ldr	r3, [pc, #276]	@ (80037e8 <HAL_RCC_OscConfig+0x280>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7fd fa9b 	bl	8000c10 <HAL_InitTick>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d043      	beq.n	8003768 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e251      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d023      	beq.n	8003734 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036ec:	4b3d      	ldr	r3, [pc, #244]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a3c      	ldr	r2, [pc, #240]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80036f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f8:	f7fe fa0e 	bl	8001b18 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003700:	f7fe fa0a 	bl	8001b18 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e23a      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003712:	4b34      	ldr	r3, [pc, #208]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f0      	beq.n	8003700 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800371e:	4b31      	ldr	r3, [pc, #196]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	061b      	lsls	r3, r3, #24
 800372c:	492d      	ldr	r1, [pc, #180]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800372e:	4313      	orrs	r3, r2
 8003730:	604b      	str	r3, [r1, #4]
 8003732:	e01a      	b.n	800376a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003734:	4b2b      	ldr	r3, [pc, #172]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a2a      	ldr	r2, [pc, #168]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800373a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800373e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003740:	f7fe f9ea 	bl	8001b18 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003748:	f7fe f9e6 	bl	8001b18 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e216      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800375a:	4b22      	ldr	r3, [pc, #136]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f0      	bne.n	8003748 <HAL_RCC_OscConfig+0x1e0>
 8003766:	e000      	b.n	800376a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003768:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	d041      	beq.n	80037fa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d01c      	beq.n	80037b8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800377e:	4b19      	ldr	r3, [pc, #100]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003780:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003784:	4a17      	ldr	r2, [pc, #92]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 8003786:	f043 0301 	orr.w	r3, r3, #1
 800378a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800378e:	f7fe f9c3 	bl	8001b18 <HAL_GetTick>
 8003792:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003794:	e008      	b.n	80037a8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003796:	f7fe f9bf 	bl	8001b18 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e1ef      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037a8:	4b0e      	ldr	r3, [pc, #56]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d0ef      	beq.n	8003796 <HAL_RCC_OscConfig+0x22e>
 80037b6:	e020      	b.n	80037fa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037b8:	4b0a      	ldr	r3, [pc, #40]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037be:	4a09      	ldr	r2, [pc, #36]	@ (80037e4 <HAL_RCC_OscConfig+0x27c>)
 80037c0:	f023 0301 	bic.w	r3, r3, #1
 80037c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037c8:	f7fe f9a6 	bl	8001b18 <HAL_GetTick>
 80037cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037ce:	e00d      	b.n	80037ec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037d0:	f7fe f9a2 	bl	8001b18 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d906      	bls.n	80037ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e1d2      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
 80037e2:	bf00      	nop
 80037e4:	40021000 	.word	0x40021000
 80037e8:	200000c0 	.word	0x200000c0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80037ec:	4b8c      	ldr	r3, [pc, #560]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80037ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1ea      	bne.n	80037d0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0304 	and.w	r3, r3, #4
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 80a6 	beq.w	8003954 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003808:	2300      	movs	r3, #0
 800380a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800380c:	4b84      	ldr	r3, [pc, #528]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800380e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d101      	bne.n	800381c <HAL_RCC_OscConfig+0x2b4>
 8003818:	2301      	movs	r3, #1
 800381a:	e000      	b.n	800381e <HAL_RCC_OscConfig+0x2b6>
 800381c:	2300      	movs	r3, #0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00d      	beq.n	800383e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003822:	4b7f      	ldr	r3, [pc, #508]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003826:	4a7e      	ldr	r2, [pc, #504]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800382c:	6593      	str	r3, [r2, #88]	@ 0x58
 800382e:	4b7c      	ldr	r3, [pc, #496]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800383a:	2301      	movs	r3, #1
 800383c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800383e:	4b79      	ldr	r3, [pc, #484]	@ (8003a24 <HAL_RCC_OscConfig+0x4bc>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003846:	2b00      	cmp	r3, #0
 8003848:	d118      	bne.n	800387c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800384a:	4b76      	ldr	r3, [pc, #472]	@ (8003a24 <HAL_RCC_OscConfig+0x4bc>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a75      	ldr	r2, [pc, #468]	@ (8003a24 <HAL_RCC_OscConfig+0x4bc>)
 8003850:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003854:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003856:	f7fe f95f 	bl	8001b18 <HAL_GetTick>
 800385a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800385c:	e008      	b.n	8003870 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800385e:	f7fe f95b 	bl	8001b18 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	2b02      	cmp	r3, #2
 800386a:	d901      	bls.n	8003870 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e18b      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003870:	4b6c      	ldr	r3, [pc, #432]	@ (8003a24 <HAL_RCC_OscConfig+0x4bc>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0f0      	beq.n	800385e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d108      	bne.n	8003896 <HAL_RCC_OscConfig+0x32e>
 8003884:	4b66      	ldr	r3, [pc, #408]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800388a:	4a65      	ldr	r2, [pc, #404]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800388c:	f043 0301 	orr.w	r3, r3, #1
 8003890:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003894:	e024      	b.n	80038e0 <HAL_RCC_OscConfig+0x378>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	2b05      	cmp	r3, #5
 800389c:	d110      	bne.n	80038c0 <HAL_RCC_OscConfig+0x358>
 800389e:	4b60      	ldr	r3, [pc, #384]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038a4:	4a5e      	ldr	r2, [pc, #376]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038a6:	f043 0304 	orr.w	r3, r3, #4
 80038aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038ae:	4b5c      	ldr	r3, [pc, #368]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038b4:	4a5a      	ldr	r2, [pc, #360]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038b6:	f043 0301 	orr.w	r3, r3, #1
 80038ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038be:	e00f      	b.n	80038e0 <HAL_RCC_OscConfig+0x378>
 80038c0:	4b57      	ldr	r3, [pc, #348]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038c6:	4a56      	ldr	r2, [pc, #344]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038c8:	f023 0301 	bic.w	r3, r3, #1
 80038cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038d0:	4b53      	ldr	r3, [pc, #332]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038d6:	4a52      	ldr	r2, [pc, #328]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80038d8:	f023 0304 	bic.w	r3, r3, #4
 80038dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d016      	beq.n	8003916 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e8:	f7fe f916 	bl	8001b18 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ee:	e00a      	b.n	8003906 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038f0:	f7fe f912 	bl	8001b18 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038fe:	4293      	cmp	r3, r2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e140      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003906:	4b46      	ldr	r3, [pc, #280]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0ed      	beq.n	80038f0 <HAL_RCC_OscConfig+0x388>
 8003914:	e015      	b.n	8003942 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003916:	f7fe f8ff 	bl	8001b18 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800391c:	e00a      	b.n	8003934 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800391e:	f7fe f8fb 	bl	8001b18 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	f241 3288 	movw	r2, #5000	@ 0x1388
 800392c:	4293      	cmp	r3, r2
 800392e:	d901      	bls.n	8003934 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e129      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003934:	4b3a      	ldr	r3, [pc, #232]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1ed      	bne.n	800391e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003942:	7ffb      	ldrb	r3, [r7, #31]
 8003944:	2b01      	cmp	r3, #1
 8003946:	d105      	bne.n	8003954 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003948:	4b35      	ldr	r3, [pc, #212]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800394a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394c:	4a34      	ldr	r2, [pc, #208]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800394e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003952:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0320 	and.w	r3, r3, #32
 800395c:	2b00      	cmp	r3, #0
 800395e:	d03c      	beq.n	80039da <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d01c      	beq.n	80039a2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003968:	4b2d      	ldr	r3, [pc, #180]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 800396a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800396e:	4a2c      	ldr	r2, [pc, #176]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003970:	f043 0301 	orr.w	r3, r3, #1
 8003974:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003978:	f7fe f8ce 	bl	8001b18 <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003980:	f7fe f8ca 	bl	8001b18 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b02      	cmp	r3, #2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e0fa      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003992:	4b23      	ldr	r3, [pc, #140]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003994:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003998:	f003 0302 	and.w	r3, r3, #2
 800399c:	2b00      	cmp	r3, #0
 800399e:	d0ef      	beq.n	8003980 <HAL_RCC_OscConfig+0x418>
 80039a0:	e01b      	b.n	80039da <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80039a2:	4b1f      	ldr	r3, [pc, #124]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039aa:	f023 0301 	bic.w	r3, r3, #1
 80039ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039b2:	f7fe f8b1 	bl	8001b18 <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039ba:	f7fe f8ad 	bl	8001b18 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e0dd      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80039cc:	4b14      	ldr	r3, [pc, #80]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1ef      	bne.n	80039ba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	f000 80d1 	beq.w	8003b86 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 030c 	and.w	r3, r3, #12
 80039ec:	2b0c      	cmp	r3, #12
 80039ee:	f000 808b 	beq.w	8003b08 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	69db      	ldr	r3, [r3, #28]
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d15e      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039fa:	4b09      	ldr	r3, [pc, #36]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a08      	ldr	r2, [pc, #32]	@ (8003a20 <HAL_RCC_OscConfig+0x4b8>)
 8003a00:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a06:	f7fe f887 	bl	8001b18 <HAL_GetTick>
 8003a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a0c:	e00c      	b.n	8003a28 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a0e:	f7fe f883 	bl	8001b18 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d905      	bls.n	8003a28 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e0b3      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
 8003a20:	40021000 	.word	0x40021000
 8003a24:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a28:	4b59      	ldr	r3, [pc, #356]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d1ec      	bne.n	8003a0e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a34:	4b56      	ldr	r3, [pc, #344]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003a36:	68da      	ldr	r2, [r3, #12]
 8003a38:	4b56      	ldr	r3, [pc, #344]	@ (8003b94 <HAL_RCC_OscConfig+0x62c>)
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	6a11      	ldr	r1, [r2, #32]
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a44:	3a01      	subs	r2, #1
 8003a46:	0112      	lsls	r2, r2, #4
 8003a48:	4311      	orrs	r1, r2
 8003a4a:	687a      	ldr	r2, [r7, #4]
 8003a4c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003a4e:	0212      	lsls	r2, r2, #8
 8003a50:	4311      	orrs	r1, r2
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a56:	0852      	lsrs	r2, r2, #1
 8003a58:	3a01      	subs	r2, #1
 8003a5a:	0552      	lsls	r2, r2, #21
 8003a5c:	4311      	orrs	r1, r2
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a62:	0852      	lsrs	r2, r2, #1
 8003a64:	3a01      	subs	r2, #1
 8003a66:	0652      	lsls	r2, r2, #25
 8003a68:	4311      	orrs	r1, r2
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003a6e:	06d2      	lsls	r2, r2, #27
 8003a70:	430a      	orrs	r2, r1
 8003a72:	4947      	ldr	r1, [pc, #284]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a78:	4b45      	ldr	r3, [pc, #276]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a44      	ldr	r2, [pc, #272]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003a7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a82:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a84:	4b42      	ldr	r3, [pc, #264]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	4a41      	ldr	r2, [pc, #260]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003a8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a8e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a90:	f7fe f842 	bl	8001b18 <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a98:	f7fe f83e 	bl	8001b18 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e06e      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aaa:	4b39      	ldr	r3, [pc, #228]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0f0      	beq.n	8003a98 <HAL_RCC_OscConfig+0x530>
 8003ab6:	e066      	b.n	8003b86 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab8:	4b35      	ldr	r3, [pc, #212]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a34      	ldr	r2, [pc, #208]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003abe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ac2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003ac4:	4b32      	ldr	r3, [pc, #200]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	4a31      	ldr	r2, [pc, #196]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003aca:	f023 0303 	bic.w	r3, r3, #3
 8003ace:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003ad0:	4b2f      	ldr	r3, [pc, #188]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4a2e      	ldr	r2, [pc, #184]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003ad6:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8003ada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ade:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae0:	f7fe f81a 	bl	8001b18 <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ae8:	f7fe f816 	bl	8001b18 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e046      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003afa:	4b25      	ldr	r3, [pc, #148]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d1f0      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x580>
 8003b06:	e03e      	b.n	8003b86 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	69db      	ldr	r3, [r3, #28]
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d101      	bne.n	8003b14 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e039      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003b14:	4b1e      	ldr	r3, [pc, #120]	@ (8003b90 <HAL_RCC_OscConfig+0x628>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f003 0203 	and.w	r2, r3, #3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d12c      	bne.n	8003b82 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b32:	3b01      	subs	r3, #1
 8003b34:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d123      	bne.n	8003b82 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b44:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d11b      	bne.n	8003b82 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b54:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d113      	bne.n	8003b82 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b64:	085b      	lsrs	r3, r3, #1
 8003b66:	3b01      	subs	r3, #1
 8003b68:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d109      	bne.n	8003b82 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b78:	085b      	lsrs	r3, r3, #1
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d001      	beq.n	8003b86 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e000      	b.n	8003b88 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3720      	adds	r7, #32
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	40021000 	.word	0x40021000
 8003b94:	019f800c 	.word	0x019f800c

08003b98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d101      	bne.n	8003bb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e11e      	b.n	8003dee <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb0:	4b91      	ldr	r3, [pc, #580]	@ (8003df8 <HAL_RCC_ClockConfig+0x260>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 030f 	and.w	r3, r3, #15
 8003bb8:	683a      	ldr	r2, [r7, #0]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d910      	bls.n	8003be0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bbe:	4b8e      	ldr	r3, [pc, #568]	@ (8003df8 <HAL_RCC_ClockConfig+0x260>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f023 020f 	bic.w	r2, r3, #15
 8003bc6:	498c      	ldr	r1, [pc, #560]	@ (8003df8 <HAL_RCC_ClockConfig+0x260>)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bce:	4b8a      	ldr	r3, [pc, #552]	@ (8003df8 <HAL_RCC_ClockConfig+0x260>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 030f 	and.w	r3, r3, #15
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d001      	beq.n	8003be0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e106      	b.n	8003dee <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d073      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b03      	cmp	r3, #3
 8003bf2:	d129      	bne.n	8003c48 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bf4:	4b81      	ldr	r3, [pc, #516]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0f4      	b.n	8003dee <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003c04:	f000 f9d0 	bl	8003fa8 <RCC_GetSysClockFreqFromPLLSource>
 8003c08:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	4a7c      	ldr	r2, [pc, #496]	@ (8003e00 <HAL_RCC_ClockConfig+0x268>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d93f      	bls.n	8003c92 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003c12:	4b7a      	ldr	r3, [pc, #488]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d009      	beq.n	8003c32 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d033      	beq.n	8003c92 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d12f      	bne.n	8003c92 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c32:	4b72      	ldr	r3, [pc, #456]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c3a:	4a70      	ldr	r2, [pc, #448]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003c3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c40:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003c42:	2380      	movs	r3, #128	@ 0x80
 8003c44:	617b      	str	r3, [r7, #20]
 8003c46:	e024      	b.n	8003c92 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d107      	bne.n	8003c60 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c50:	4b6a      	ldr	r3, [pc, #424]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d109      	bne.n	8003c70 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e0c6      	b.n	8003dee <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c60:	4b66      	ldr	r3, [pc, #408]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d101      	bne.n	8003c70 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e0be      	b.n	8003dee <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003c70:	f000 f8ce 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 8003c74:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	4a61      	ldr	r2, [pc, #388]	@ (8003e00 <HAL_RCC_ClockConfig+0x268>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d909      	bls.n	8003c92 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c7e:	4b5f      	ldr	r3, [pc, #380]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c86:	4a5d      	ldr	r2, [pc, #372]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003c88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c8c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003c8e:	2380      	movs	r3, #128	@ 0x80
 8003c90:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c92:	4b5a      	ldr	r3, [pc, #360]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f023 0203 	bic.w	r2, r3, #3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	4957      	ldr	r1, [pc, #348]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ca4:	f7fd ff38 	bl	8001b18 <HAL_GetTick>
 8003ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003caa:	e00a      	b.n	8003cc2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cac:	f7fd ff34 	bl	8001b18 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e095      	b.n	8003dee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc2:	4b4e      	ldr	r3, [pc, #312]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 020c 	and.w	r2, r3, #12
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d1eb      	bne.n	8003cac <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d023      	beq.n	8003d28 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0304 	and.w	r3, r3, #4
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d005      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cec:	4b43      	ldr	r3, [pc, #268]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	4a42      	ldr	r2, [pc, #264]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003cf2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003cf6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0308 	and.w	r3, r3, #8
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d007      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003d04:	4b3d      	ldr	r3, [pc, #244]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d0c:	4a3b      	ldr	r2, [pc, #236]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003d0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d12:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d14:	4b39      	ldr	r3, [pc, #228]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	4936      	ldr	r1, [pc, #216]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003d22:	4313      	orrs	r3, r2
 8003d24:	608b      	str	r3, [r1, #8]
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	2b80      	cmp	r3, #128	@ 0x80
 8003d2c:	d105      	bne.n	8003d3a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003d2e:	4b33      	ldr	r3, [pc, #204]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	4a32      	ldr	r2, [pc, #200]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003d34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d38:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d3a:	4b2f      	ldr	r3, [pc, #188]	@ (8003df8 <HAL_RCC_ClockConfig+0x260>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d21d      	bcs.n	8003d84 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d48:	4b2b      	ldr	r3, [pc, #172]	@ (8003df8 <HAL_RCC_ClockConfig+0x260>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f023 020f 	bic.w	r2, r3, #15
 8003d50:	4929      	ldr	r1, [pc, #164]	@ (8003df8 <HAL_RCC_ClockConfig+0x260>)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d58:	f7fd fede 	bl	8001b18 <HAL_GetTick>
 8003d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d5e:	e00a      	b.n	8003d76 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d60:	f7fd feda 	bl	8001b18 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e03b      	b.n	8003dee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d76:	4b20      	ldr	r3, [pc, #128]	@ (8003df8 <HAL_RCC_ClockConfig+0x260>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 030f 	and.w	r3, r3, #15
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d1ed      	bne.n	8003d60 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d008      	beq.n	8003da2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d90:	4b1a      	ldr	r3, [pc, #104]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	4917      	ldr	r1, [pc, #92]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0308 	and.w	r3, r3, #8
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d009      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dae:	4b13      	ldr	r3, [pc, #76]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	00db      	lsls	r3, r3, #3
 8003dbc:	490f      	ldr	r1, [pc, #60]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003dc2:	f000 f825 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8003dfc <HAL_RCC_ClockConfig+0x264>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	091b      	lsrs	r3, r3, #4
 8003dce:	f003 030f 	and.w	r3, r3, #15
 8003dd2:	490c      	ldr	r1, [pc, #48]	@ (8003e04 <HAL_RCC_ClockConfig+0x26c>)
 8003dd4:	5ccb      	ldrb	r3, [r1, r3]
 8003dd6:	f003 031f 	and.w	r3, r3, #31
 8003dda:	fa22 f303 	lsr.w	r3, r2, r3
 8003dde:	4a0a      	ldr	r2, [pc, #40]	@ (8003e08 <HAL_RCC_ClockConfig+0x270>)
 8003de0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003de2:	4b0a      	ldr	r3, [pc, #40]	@ (8003e0c <HAL_RCC_ClockConfig+0x274>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7fc ff12 	bl	8000c10 <HAL_InitTick>
 8003dec:	4603      	mov	r3, r0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3718      	adds	r7, #24
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	40022000 	.word	0x40022000
 8003dfc:	40021000 	.word	0x40021000
 8003e00:	04c4b400 	.word	0x04c4b400
 8003e04:	08009cd0 	.word	0x08009cd0
 8003e08:	20000000 	.word	0x20000000
 8003e0c:	200000c0 	.word	0x200000c0

08003e10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b087      	sub	sp, #28
 8003e14:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003e16:	4b2c      	ldr	r3, [pc, #176]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 030c 	and.w	r3, r3, #12
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	d102      	bne.n	8003e28 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e22:	4b2a      	ldr	r3, [pc, #168]	@ (8003ecc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e24:	613b      	str	r3, [r7, #16]
 8003e26:	e047      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e28:	4b27      	ldr	r3, [pc, #156]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f003 030c 	and.w	r3, r3, #12
 8003e30:	2b08      	cmp	r3, #8
 8003e32:	d102      	bne.n	8003e3a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e34:	4b26      	ldr	r3, [pc, #152]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003e36:	613b      	str	r3, [r7, #16]
 8003e38:	e03e      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003e3a:	4b23      	ldr	r3, [pc, #140]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f003 030c 	and.w	r3, r3, #12
 8003e42:	2b0c      	cmp	r3, #12
 8003e44:	d136      	bne.n	8003eb4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e46:	4b20      	ldr	r3, [pc, #128]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f003 0303 	and.w	r3, r3, #3
 8003e4e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e50:	4b1d      	ldr	r3, [pc, #116]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	091b      	lsrs	r3, r3, #4
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2b03      	cmp	r3, #3
 8003e62:	d10c      	bne.n	8003e7e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e64:	4a1a      	ldr	r2, [pc, #104]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e6c:	4a16      	ldr	r2, [pc, #88]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e6e:	68d2      	ldr	r2, [r2, #12]
 8003e70:	0a12      	lsrs	r2, r2, #8
 8003e72:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e76:	fb02 f303 	mul.w	r3, r2, r3
 8003e7a:	617b      	str	r3, [r7, #20]
      break;
 8003e7c:	e00c      	b.n	8003e98 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e7e:	4a13      	ldr	r2, [pc, #76]	@ (8003ecc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e86:	4a10      	ldr	r2, [pc, #64]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e88:	68d2      	ldr	r2, [r2, #12]
 8003e8a:	0a12      	lsrs	r2, r2, #8
 8003e8c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e90:	fb02 f303 	mul.w	r3, r2, r3
 8003e94:	617b      	str	r3, [r7, #20]
      break;
 8003e96:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e98:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	0e5b      	lsrs	r3, r3, #25
 8003e9e:	f003 0303 	and.w	r3, r3, #3
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	005b      	lsls	r3, r3, #1
 8003ea6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb0:	613b      	str	r3, [r7, #16]
 8003eb2:	e001      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003eb8:	693b      	ldr	r3, [r7, #16]
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	371c      	adds	r7, #28
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	00f42400 	.word	0x00f42400
 8003ed0:	016e3600 	.word	0x016e3600

08003ed4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ed8:	4b03      	ldr	r3, [pc, #12]	@ (8003ee8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003eda:	681b      	ldr	r3, [r3, #0]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	20000000 	.word	0x20000000

08003eec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ef0:	f7ff fff0 	bl	8003ed4 <HAL_RCC_GetHCLKFreq>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	4b06      	ldr	r3, [pc, #24]	@ (8003f10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	0a1b      	lsrs	r3, r3, #8
 8003efc:	f003 0307 	and.w	r3, r3, #7
 8003f00:	4904      	ldr	r1, [pc, #16]	@ (8003f14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f02:	5ccb      	ldrb	r3, [r1, r3]
 8003f04:	f003 031f 	and.w	r3, r3, #31
 8003f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40021000 	.word	0x40021000
 8003f14:	08009ce0 	.word	0x08009ce0

08003f18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f1c:	f7ff ffda 	bl	8003ed4 <HAL_RCC_GetHCLKFreq>
 8003f20:	4602      	mov	r2, r0
 8003f22:	4b06      	ldr	r3, [pc, #24]	@ (8003f3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	0adb      	lsrs	r3, r3, #11
 8003f28:	f003 0307 	and.w	r3, r3, #7
 8003f2c:	4904      	ldr	r1, [pc, #16]	@ (8003f40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f2e:	5ccb      	ldrb	r3, [r1, r3]
 8003f30:	f003 031f 	and.w	r3, r3, #31
 8003f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40021000 	.word	0x40021000
 8003f40:	08009ce0 	.word	0x08009ce0

08003f44 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	220f      	movs	r2, #15
 8003f52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003f54:	4b12      	ldr	r3, [pc, #72]	@ (8003fa0 <HAL_RCC_GetClockConfig+0x5c>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f003 0203 	and.w	r2, r3, #3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003f60:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa0 <HAL_RCC_GetClockConfig+0x5c>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa0 <HAL_RCC_GetClockConfig+0x5c>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003f78:	4b09      	ldr	r3, [pc, #36]	@ (8003fa0 <HAL_RCC_GetClockConfig+0x5c>)
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	08db      	lsrs	r3, r3, #3
 8003f7e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003f86:	4b07      	ldr	r3, [pc, #28]	@ (8003fa4 <HAL_RCC_GetClockConfig+0x60>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 020f 	and.w	r2, r3, #15
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	601a      	str	r2, [r3, #0]
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	40022000 	.word	0x40022000

08003fa8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b087      	sub	sp, #28
 8003fac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fae:	4b1e      	ldr	r3, [pc, #120]	@ (8004028 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	f003 0303 	and.w	r3, r3, #3
 8003fb6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8004028 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	091b      	lsrs	r3, r3, #4
 8003fbe:	f003 030f 	and.w	r3, r3, #15
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	2b03      	cmp	r3, #3
 8003fca:	d10c      	bne.n	8003fe6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fcc:	4a17      	ldr	r2, [pc, #92]	@ (800402c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd4:	4a14      	ldr	r2, [pc, #80]	@ (8004028 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fd6:	68d2      	ldr	r2, [r2, #12]
 8003fd8:	0a12      	lsrs	r2, r2, #8
 8003fda:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003fde:	fb02 f303 	mul.w	r3, r2, r3
 8003fe2:	617b      	str	r3, [r7, #20]
    break;
 8003fe4:	e00c      	b.n	8004000 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fe6:	4a12      	ldr	r2, [pc, #72]	@ (8004030 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fee:	4a0e      	ldr	r2, [pc, #56]	@ (8004028 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ff0:	68d2      	ldr	r2, [r2, #12]
 8003ff2:	0a12      	lsrs	r2, r2, #8
 8003ff4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ff8:	fb02 f303 	mul.w	r3, r2, r3
 8003ffc:	617b      	str	r3, [r7, #20]
    break;
 8003ffe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004000:	4b09      	ldr	r3, [pc, #36]	@ (8004028 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	0e5b      	lsrs	r3, r3, #25
 8004006:	f003 0303 	and.w	r3, r3, #3
 800400a:	3301      	adds	r3, #1
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	fbb2 f3f3 	udiv	r3, r2, r3
 8004018:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800401a:	687b      	ldr	r3, [r7, #4]
}
 800401c:	4618      	mov	r0, r3
 800401e:	371c      	adds	r7, #28
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	40021000 	.word	0x40021000
 800402c:	016e3600 	.word	0x016e3600
 8004030:	00f42400 	.word	0x00f42400

08004034 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800403c:	2300      	movs	r3, #0
 800403e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004040:	2300      	movs	r3, #0
 8004042:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800404c:	2b00      	cmp	r3, #0
 800404e:	f000 8098 	beq.w	8004182 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004052:	2300      	movs	r3, #0
 8004054:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004056:	4b43      	ldr	r3, [pc, #268]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800405a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10d      	bne.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004062:	4b40      	ldr	r3, [pc, #256]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004064:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004066:	4a3f      	ldr	r2, [pc, #252]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004068:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800406c:	6593      	str	r3, [r2, #88]	@ 0x58
 800406e:	4b3d      	ldr	r3, [pc, #244]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004072:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004076:	60bb      	str	r3, [r7, #8]
 8004078:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800407a:	2301      	movs	r3, #1
 800407c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800407e:	4b3a      	ldr	r3, [pc, #232]	@ (8004168 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a39      	ldr	r2, [pc, #228]	@ (8004168 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004088:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800408a:	f7fd fd45 	bl	8001b18 <HAL_GetTick>
 800408e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004090:	e009      	b.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004092:	f7fd fd41 	bl	8001b18 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d902      	bls.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	74fb      	strb	r3, [r7, #19]
        break;
 80040a4:	e005      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040a6:	4b30      	ldr	r3, [pc, #192]	@ (8004168 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0ef      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80040b2:	7cfb      	ldrb	r3, [r7, #19]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d159      	bne.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040c2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040c4:	697b      	ldr	r3, [r7, #20]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d01e      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d019      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040d4:	4b23      	ldr	r3, [pc, #140]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040e0:	4b20      	ldr	r3, [pc, #128]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e6:	4a1f      	ldr	r2, [pc, #124]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040f0:	4b1c      	ldr	r3, [pc, #112]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004100:	4a18      	ldr	r2, [pc, #96]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d016      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004112:	f7fd fd01 	bl	8001b18 <HAL_GetTick>
 8004116:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004118:	e00b      	b.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800411a:	f7fd fcfd 	bl	8001b18 <HAL_GetTick>
 800411e:	4602      	mov	r2, r0
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004128:	4293      	cmp	r3, r2
 800412a:	d902      	bls.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	74fb      	strb	r3, [r7, #19]
            break;
 8004130:	e006      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004132:	4b0c      	ldr	r3, [pc, #48]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d0ec      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004140:	7cfb      	ldrb	r3, [r7, #19]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10b      	bne.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004146:	4b07      	ldr	r3, [pc, #28]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004148:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800414c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004154:	4903      	ldr	r1, [pc, #12]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004156:	4313      	orrs	r3, r2
 8004158:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800415c:	e008      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800415e:	7cfb      	ldrb	r3, [r7, #19]
 8004160:	74bb      	strb	r3, [r7, #18]
 8004162:	e005      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004164:	40021000 	.word	0x40021000
 8004168:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800416c:	7cfb      	ldrb	r3, [r7, #19]
 800416e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004170:	7c7b      	ldrb	r3, [r7, #17]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d105      	bne.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004176:	4ba7      	ldr	r3, [pc, #668]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800417a:	4aa6      	ldr	r2, [pc, #664]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800417c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004180:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00a      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800418e:	4ba1      	ldr	r3, [pc, #644]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004194:	f023 0203 	bic.w	r2, r3, #3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	499d      	ldr	r1, [pc, #628]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00a      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041b0:	4b98      	ldr	r3, [pc, #608]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b6:	f023 020c 	bic.w	r2, r3, #12
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	4995      	ldr	r1, [pc, #596]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0304 	and.w	r3, r3, #4
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00a      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041d2:	4b90      	ldr	r3, [pc, #576]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	498c      	ldr	r1, [pc, #560]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0308 	and.w	r3, r3, #8
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d00a      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041f4:	4b87      	ldr	r3, [pc, #540]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	4984      	ldr	r1, [pc, #528]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004204:	4313      	orrs	r3, r2
 8004206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0310 	and.w	r3, r3, #16
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00a      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004216:	4b7f      	ldr	r3, [pc, #508]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800421c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	695b      	ldr	r3, [r3, #20]
 8004224:	497b      	ldr	r1, [pc, #492]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004226:	4313      	orrs	r3, r2
 8004228:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0320 	and.w	r3, r3, #32
 8004234:	2b00      	cmp	r3, #0
 8004236:	d00a      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004238:	4b76      	ldr	r3, [pc, #472]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800423a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800423e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	699b      	ldr	r3, [r3, #24]
 8004246:	4973      	ldr	r1, [pc, #460]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004248:	4313      	orrs	r3, r2
 800424a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00a      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800425a:	4b6e      	ldr	r3, [pc, #440]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800425c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004260:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	496a      	ldr	r1, [pc, #424]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800426a:	4313      	orrs	r3, r2
 800426c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004278:	2b00      	cmp	r3, #0
 800427a:	d00a      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800427c:	4b65      	ldr	r3, [pc, #404]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800427e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004282:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	4962      	ldr	r1, [pc, #392]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800428c:	4313      	orrs	r3, r2
 800428e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00a      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800429e:	4b5d      	ldr	r3, [pc, #372]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ac:	4959      	ldr	r1, [pc, #356]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ae:	4313      	orrs	r3, r2
 80042b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00a      	beq.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80042c0:	4b54      	ldr	r3, [pc, #336]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042c6:	f023 0203 	bic.w	r2, r3, #3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ce:	4951      	ldr	r1, [pc, #324]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d0:	4313      	orrs	r3, r2
 80042d2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00a      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042e2:	4b4c      	ldr	r3, [pc, #304]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f0:	4948      	ldr	r1, [pc, #288]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042f2:	4313      	orrs	r3, r2
 80042f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004300:	2b00      	cmp	r3, #0
 8004302:	d015      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004304:	4b43      	ldr	r3, [pc, #268]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800430a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004312:	4940      	ldr	r1, [pc, #256]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004314:	4313      	orrs	r3, r2
 8004316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004322:	d105      	bne.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004324:	4b3b      	ldr	r3, [pc, #236]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	4a3a      	ldr	r2, [pc, #232]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800432a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800432e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004338:	2b00      	cmp	r3, #0
 800433a:	d015      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800433c:	4b35      	ldr	r3, [pc, #212]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800433e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004342:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800434a:	4932      	ldr	r1, [pc, #200]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800434c:	4313      	orrs	r3, r2
 800434e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004356:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800435a:	d105      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800435c:	4b2d      	ldr	r3, [pc, #180]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	4a2c      	ldr	r2, [pc, #176]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004362:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004366:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d015      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004374:	4b27      	ldr	r3, [pc, #156]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004376:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800437a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004382:	4924      	ldr	r1, [pc, #144]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004384:	4313      	orrs	r3, r2
 8004386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800438e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004392:	d105      	bne.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004394:	4b1f      	ldr	r3, [pc, #124]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	4a1e      	ldr	r2, [pc, #120]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800439a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800439e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d015      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043ac:	4b19      	ldr	r3, [pc, #100]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ba:	4916      	ldr	r1, [pc, #88]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043ca:	d105      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043cc:	4b11      	ldr	r3, [pc, #68]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	4a10      	ldr	r2, [pc, #64]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043d6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d019      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	4908      	ldr	r1, [pc, #32]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004402:	d109      	bne.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004404:	4b03      	ldr	r3, [pc, #12]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	4a02      	ldr	r2, [pc, #8]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800440a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800440e:	60d3      	str	r3, [r2, #12]
 8004410:	e002      	b.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004412:	bf00      	nop
 8004414:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d015      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004424:	4b29      	ldr	r3, [pc, #164]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800442a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004432:	4926      	ldr	r1, [pc, #152]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004434:	4313      	orrs	r3, r2
 8004436:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800443e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004442:	d105      	bne.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004444:	4b21      	ldr	r3, [pc, #132]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	4a20      	ldr	r2, [pc, #128]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800444a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800444e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d015      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800445c:	4b1b      	ldr	r3, [pc, #108]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800445e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004462:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800446a:	4918      	ldr	r1, [pc, #96]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800446c:	4313      	orrs	r3, r2
 800446e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004476:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800447a:	d105      	bne.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800447c:	4b13      	ldr	r3, [pc, #76]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	4a12      	ldr	r2, [pc, #72]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004482:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004486:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d015      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004494:	4b0d      	ldr	r3, [pc, #52]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004496:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800449a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044a2:	490a      	ldr	r1, [pc, #40]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044b2:	d105      	bne.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044b4:	4b05      	ldr	r3, [pc, #20]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	4a04      	ldr	r2, [pc, #16]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80044ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044be:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80044c0:	7cbb      	ldrb	r3, [r7, #18]
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3718      	adds	r7, #24
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	40021000 	.word	0x40021000

080044d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e049      	b.n	8004576 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d106      	bne.n	80044fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f7fc fe3e 	bl	8001178 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3304      	adds	r3, #4
 800450c:	4619      	mov	r1, r3
 800450e:	4610      	mov	r0, r2
 8004510:	f000 ff2c 	bl	800536c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
	...

08004580 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b01      	cmp	r3, #1
 8004592:	d001      	beq.n	8004598 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e054      	b.n	8004642 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2202      	movs	r2, #2
 800459c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68da      	ldr	r2, [r3, #12]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0201 	orr.w	r2, r2, #1
 80045ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a26      	ldr	r2, [pc, #152]	@ (8004650 <HAL_TIM_Base_Start_IT+0xd0>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d022      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045c2:	d01d      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a22      	ldr	r2, [pc, #136]	@ (8004654 <HAL_TIM_Base_Start_IT+0xd4>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d018      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a21      	ldr	r2, [pc, #132]	@ (8004658 <HAL_TIM_Base_Start_IT+0xd8>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d013      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a1f      	ldr	r2, [pc, #124]	@ (800465c <HAL_TIM_Base_Start_IT+0xdc>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00e      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004660 <HAL_TIM_Base_Start_IT+0xe0>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d009      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a1c      	ldr	r2, [pc, #112]	@ (8004664 <HAL_TIM_Base_Start_IT+0xe4>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d004      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004668 <HAL_TIM_Base_Start_IT+0xe8>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d115      	bne.n	800462c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689a      	ldr	r2, [r3, #8]
 8004606:	4b19      	ldr	r3, [pc, #100]	@ (800466c <HAL_TIM_Base_Start_IT+0xec>)
 8004608:	4013      	ands	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2b06      	cmp	r3, #6
 8004610:	d015      	beq.n	800463e <HAL_TIM_Base_Start_IT+0xbe>
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004618:	d011      	beq.n	800463e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f042 0201 	orr.w	r2, r2, #1
 8004628:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800462a:	e008      	b.n	800463e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f042 0201 	orr.w	r2, r2, #1
 800463a:	601a      	str	r2, [r3, #0]
 800463c:	e000      	b.n	8004640 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800463e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3714      	adds	r7, #20
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	40012c00 	.word	0x40012c00
 8004654:	40000400 	.word	0x40000400
 8004658:	40000800 	.word	0x40000800
 800465c:	40000c00 	.word	0x40000c00
 8004660:	40013400 	.word	0x40013400
 8004664:	40014000 	.word	0x40014000
 8004668:	40015000 	.word	0x40015000
 800466c:	00010007 	.word	0x00010007

08004670 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e049      	b.n	8004716 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d106      	bne.n	800469c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 f841 	bl	800471e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2202      	movs	r2, #2
 80046a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3304      	adds	r3, #4
 80046ac:	4619      	mov	r1, r3
 80046ae:	4610      	mov	r0, r2
 80046b0:	f000 fe5c 	bl	800536c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800471e:	b480      	push	{r7}
 8004720:	b083      	sub	sp, #12
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004726:	bf00      	nop
 8004728:	370c      	adds	r7, #12
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
	...

08004734 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800473e:	2300      	movs	r3, #0
 8004740:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d109      	bne.n	800475c <HAL_TIM_PWM_Start_IT+0x28>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b01      	cmp	r3, #1
 8004752:	bf14      	ite	ne
 8004754:	2301      	movne	r3, #1
 8004756:	2300      	moveq	r3, #0
 8004758:	b2db      	uxtb	r3, r3
 800475a:	e03c      	b.n	80047d6 <HAL_TIM_PWM_Start_IT+0xa2>
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	2b04      	cmp	r3, #4
 8004760:	d109      	bne.n	8004776 <HAL_TIM_PWM_Start_IT+0x42>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b01      	cmp	r3, #1
 800476c:	bf14      	ite	ne
 800476e:	2301      	movne	r3, #1
 8004770:	2300      	moveq	r3, #0
 8004772:	b2db      	uxtb	r3, r3
 8004774:	e02f      	b.n	80047d6 <HAL_TIM_PWM_Start_IT+0xa2>
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	2b08      	cmp	r3, #8
 800477a:	d109      	bne.n	8004790 <HAL_TIM_PWM_Start_IT+0x5c>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b01      	cmp	r3, #1
 8004786:	bf14      	ite	ne
 8004788:	2301      	movne	r3, #1
 800478a:	2300      	moveq	r3, #0
 800478c:	b2db      	uxtb	r3, r3
 800478e:	e022      	b.n	80047d6 <HAL_TIM_PWM_Start_IT+0xa2>
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	2b0c      	cmp	r3, #12
 8004794:	d109      	bne.n	80047aa <HAL_TIM_PWM_Start_IT+0x76>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b01      	cmp	r3, #1
 80047a0:	bf14      	ite	ne
 80047a2:	2301      	movne	r3, #1
 80047a4:	2300      	moveq	r3, #0
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	e015      	b.n	80047d6 <HAL_TIM_PWM_Start_IT+0xa2>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	2b10      	cmp	r3, #16
 80047ae:	d109      	bne.n	80047c4 <HAL_TIM_PWM_Start_IT+0x90>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	bf14      	ite	ne
 80047bc:	2301      	movne	r3, #1
 80047be:	2300      	moveq	r3, #0
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	e008      	b.n	80047d6 <HAL_TIM_PWM_Start_IT+0xa2>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	bf14      	ite	ne
 80047d0:	2301      	movne	r3, #1
 80047d2:	2300      	moveq	r3, #0
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e0f1      	b.n	80049c2 <HAL_TIM_PWM_Start_IT+0x28e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d104      	bne.n	80047ee <HAL_TIM_PWM_Start_IT+0xba>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2202      	movs	r2, #2
 80047e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047ec:	e023      	b.n	8004836 <HAL_TIM_PWM_Start_IT+0x102>
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b04      	cmp	r3, #4
 80047f2:	d104      	bne.n	80047fe <HAL_TIM_PWM_Start_IT+0xca>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047fc:	e01b      	b.n	8004836 <HAL_TIM_PWM_Start_IT+0x102>
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2b08      	cmp	r3, #8
 8004802:	d104      	bne.n	800480e <HAL_TIM_PWM_Start_IT+0xda>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800480c:	e013      	b.n	8004836 <HAL_TIM_PWM_Start_IT+0x102>
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	2b0c      	cmp	r3, #12
 8004812:	d104      	bne.n	800481e <HAL_TIM_PWM_Start_IT+0xea>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2202      	movs	r2, #2
 8004818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800481c:	e00b      	b.n	8004836 <HAL_TIM_PWM_Start_IT+0x102>
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	2b10      	cmp	r3, #16
 8004822:	d104      	bne.n	800482e <HAL_TIM_PWM_Start_IT+0xfa>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2202      	movs	r2, #2
 8004828:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800482c:	e003      	b.n	8004836 <HAL_TIM_PWM_Start_IT+0x102>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2202      	movs	r2, #2
 8004832:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b0c      	cmp	r3, #12
 800483a:	d841      	bhi.n	80048c0 <HAL_TIM_PWM_Start_IT+0x18c>
 800483c:	a201      	add	r2, pc, #4	@ (adr r2, 8004844 <HAL_TIM_PWM_Start_IT+0x110>)
 800483e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004842:	bf00      	nop
 8004844:	08004879 	.word	0x08004879
 8004848:	080048c1 	.word	0x080048c1
 800484c:	080048c1 	.word	0x080048c1
 8004850:	080048c1 	.word	0x080048c1
 8004854:	0800488b 	.word	0x0800488b
 8004858:	080048c1 	.word	0x080048c1
 800485c:	080048c1 	.word	0x080048c1
 8004860:	080048c1 	.word	0x080048c1
 8004864:	0800489d 	.word	0x0800489d
 8004868:	080048c1 	.word	0x080048c1
 800486c:	080048c1 	.word	0x080048c1
 8004870:	080048c1 	.word	0x080048c1
 8004874:	080048af 	.word	0x080048af
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68da      	ldr	r2, [r3, #12]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f042 0202 	orr.w	r2, r2, #2
 8004886:	60da      	str	r2, [r3, #12]
      break;
 8004888:	e01d      	b.n	80048c6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68da      	ldr	r2, [r3, #12]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f042 0204 	orr.w	r2, r2, #4
 8004898:	60da      	str	r2, [r3, #12]
      break;
 800489a:	e014      	b.n	80048c6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68da      	ldr	r2, [r3, #12]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f042 0208 	orr.w	r2, r2, #8
 80048aa:	60da      	str	r2, [r3, #12]
      break;
 80048ac:	e00b      	b.n	80048c6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	68da      	ldr	r2, [r3, #12]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f042 0210 	orr.w	r2, r2, #16
 80048bc:	60da      	str	r2, [r3, #12]
      break;
 80048be:	e002      	b.n	80048c6 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	73fb      	strb	r3, [r7, #15]
      break;
 80048c4:	bf00      	nop
  }

  if (status == HAL_OK)
 80048c6:	7bfb      	ldrb	r3, [r7, #15]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d179      	bne.n	80049c0 <HAL_TIM_PWM_Start_IT+0x28c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2201      	movs	r2, #1
 80048d2:	6839      	ldr	r1, [r7, #0]
 80048d4:	4618      	mov	r0, r3
 80048d6:	f001 fa2b 	bl	8005d30 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a3b      	ldr	r2, [pc, #236]	@ (80049cc <HAL_TIM_PWM_Start_IT+0x298>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d018      	beq.n	8004916 <HAL_TIM_PWM_Start_IT+0x1e2>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a39      	ldr	r2, [pc, #228]	@ (80049d0 <HAL_TIM_PWM_Start_IT+0x29c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d013      	beq.n	8004916 <HAL_TIM_PWM_Start_IT+0x1e2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a38      	ldr	r2, [pc, #224]	@ (80049d4 <HAL_TIM_PWM_Start_IT+0x2a0>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d00e      	beq.n	8004916 <HAL_TIM_PWM_Start_IT+0x1e2>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a36      	ldr	r2, [pc, #216]	@ (80049d8 <HAL_TIM_PWM_Start_IT+0x2a4>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d009      	beq.n	8004916 <HAL_TIM_PWM_Start_IT+0x1e2>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a35      	ldr	r2, [pc, #212]	@ (80049dc <HAL_TIM_PWM_Start_IT+0x2a8>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d004      	beq.n	8004916 <HAL_TIM_PWM_Start_IT+0x1e2>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a33      	ldr	r2, [pc, #204]	@ (80049e0 <HAL_TIM_PWM_Start_IT+0x2ac>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d101      	bne.n	800491a <HAL_TIM_PWM_Start_IT+0x1e6>
 8004916:	2301      	movs	r3, #1
 8004918:	e000      	b.n	800491c <HAL_TIM_PWM_Start_IT+0x1e8>
 800491a:	2300      	movs	r3, #0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d007      	beq.n	8004930 <HAL_TIM_PWM_Start_IT+0x1fc>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800492e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a25      	ldr	r2, [pc, #148]	@ (80049cc <HAL_TIM_PWM_Start_IT+0x298>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d022      	beq.n	8004980 <HAL_TIM_PWM_Start_IT+0x24c>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004942:	d01d      	beq.n	8004980 <HAL_TIM_PWM_Start_IT+0x24c>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a26      	ldr	r2, [pc, #152]	@ (80049e4 <HAL_TIM_PWM_Start_IT+0x2b0>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d018      	beq.n	8004980 <HAL_TIM_PWM_Start_IT+0x24c>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a25      	ldr	r2, [pc, #148]	@ (80049e8 <HAL_TIM_PWM_Start_IT+0x2b4>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d013      	beq.n	8004980 <HAL_TIM_PWM_Start_IT+0x24c>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a23      	ldr	r2, [pc, #140]	@ (80049ec <HAL_TIM_PWM_Start_IT+0x2b8>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d00e      	beq.n	8004980 <HAL_TIM_PWM_Start_IT+0x24c>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a1a      	ldr	r2, [pc, #104]	@ (80049d0 <HAL_TIM_PWM_Start_IT+0x29c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d009      	beq.n	8004980 <HAL_TIM_PWM_Start_IT+0x24c>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a18      	ldr	r2, [pc, #96]	@ (80049d4 <HAL_TIM_PWM_Start_IT+0x2a0>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d004      	beq.n	8004980 <HAL_TIM_PWM_Start_IT+0x24c>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a19      	ldr	r2, [pc, #100]	@ (80049e0 <HAL_TIM_PWM_Start_IT+0x2ac>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d115      	bne.n	80049ac <HAL_TIM_PWM_Start_IT+0x278>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	689a      	ldr	r2, [r3, #8]
 8004986:	4b1a      	ldr	r3, [pc, #104]	@ (80049f0 <HAL_TIM_PWM_Start_IT+0x2bc>)
 8004988:	4013      	ands	r3, r2
 800498a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	2b06      	cmp	r3, #6
 8004990:	d015      	beq.n	80049be <HAL_TIM_PWM_Start_IT+0x28a>
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004998:	d011      	beq.n	80049be <HAL_TIM_PWM_Start_IT+0x28a>
      {
        __HAL_TIM_ENABLE(htim);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f042 0201 	orr.w	r2, r2, #1
 80049a8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049aa:	e008      	b.n	80049be <HAL_TIM_PWM_Start_IT+0x28a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f042 0201 	orr.w	r2, r2, #1
 80049ba:	601a      	str	r2, [r3, #0]
 80049bc:	e000      	b.n	80049c0 <HAL_TIM_PWM_Start_IT+0x28c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049be:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	40012c00 	.word	0x40012c00
 80049d0:	40013400 	.word	0x40013400
 80049d4:	40014000 	.word	0x40014000
 80049d8:	40014400 	.word	0x40014400
 80049dc:	40014800 	.word	0x40014800
 80049e0:	40015000 	.word	0x40015000
 80049e4:	40000400 	.word	0x40000400
 80049e8:	40000800 	.word	0x40000800
 80049ec:	40000c00 	.word	0x40000c00
 80049f0:	00010007 	.word	0x00010007

080049f4 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049fe:	2300      	movs	r3, #0
 8004a00:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b0c      	cmp	r3, #12
 8004a06:	d841      	bhi.n	8004a8c <HAL_TIM_PWM_Stop_IT+0x98>
 8004a08:	a201      	add	r2, pc, #4	@ (adr r2, 8004a10 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8004a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0e:	bf00      	nop
 8004a10:	08004a45 	.word	0x08004a45
 8004a14:	08004a8d 	.word	0x08004a8d
 8004a18:	08004a8d 	.word	0x08004a8d
 8004a1c:	08004a8d 	.word	0x08004a8d
 8004a20:	08004a57 	.word	0x08004a57
 8004a24:	08004a8d 	.word	0x08004a8d
 8004a28:	08004a8d 	.word	0x08004a8d
 8004a2c:	08004a8d 	.word	0x08004a8d
 8004a30:	08004a69 	.word	0x08004a69
 8004a34:	08004a8d 	.word	0x08004a8d
 8004a38:	08004a8d 	.word	0x08004a8d
 8004a3c:	08004a8d 	.word	0x08004a8d
 8004a40:	08004a7b 	.word	0x08004a7b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68da      	ldr	r2, [r3, #12]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f022 0202 	bic.w	r2, r2, #2
 8004a52:	60da      	str	r2, [r3, #12]
      break;
 8004a54:	e01d      	b.n	8004a92 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	68da      	ldr	r2, [r3, #12]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f022 0204 	bic.w	r2, r2, #4
 8004a64:	60da      	str	r2, [r3, #12]
      break;
 8004a66:	e014      	b.n	8004a92 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68da      	ldr	r2, [r3, #12]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f022 0208 	bic.w	r2, r2, #8
 8004a76:	60da      	str	r2, [r3, #12]
      break;
 8004a78:	e00b      	b.n	8004a92 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68da      	ldr	r2, [r3, #12]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f022 0210 	bic.w	r2, r2, #16
 8004a88:	60da      	str	r2, [r3, #12]
      break;
 8004a8a:	e002      	b.n	8004a92 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a90:	bf00      	nop
  }

  if (status == HAL_OK)
 8004a92:	7bfb      	ldrb	r3, [r7, #15]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f040 8086 	bne.w	8004ba6 <HAL_TIM_PWM_Stop_IT+0x1b2>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	6839      	ldr	r1, [r7, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f001 f944 	bl	8005d30 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a40      	ldr	r2, [pc, #256]	@ (8004bb0 <HAL_TIM_PWM_Stop_IT+0x1bc>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d018      	beq.n	8004ae4 <HAL_TIM_PWM_Stop_IT+0xf0>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a3f      	ldr	r2, [pc, #252]	@ (8004bb4 <HAL_TIM_PWM_Stop_IT+0x1c0>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d013      	beq.n	8004ae4 <HAL_TIM_PWM_Stop_IT+0xf0>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a3d      	ldr	r2, [pc, #244]	@ (8004bb8 <HAL_TIM_PWM_Stop_IT+0x1c4>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d00e      	beq.n	8004ae4 <HAL_TIM_PWM_Stop_IT+0xf0>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a3c      	ldr	r2, [pc, #240]	@ (8004bbc <HAL_TIM_PWM_Stop_IT+0x1c8>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d009      	beq.n	8004ae4 <HAL_TIM_PWM_Stop_IT+0xf0>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a3a      	ldr	r2, [pc, #232]	@ (8004bc0 <HAL_TIM_PWM_Stop_IT+0x1cc>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d004      	beq.n	8004ae4 <HAL_TIM_PWM_Stop_IT+0xf0>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a39      	ldr	r2, [pc, #228]	@ (8004bc4 <HAL_TIM_PWM_Stop_IT+0x1d0>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d101      	bne.n	8004ae8 <HAL_TIM_PWM_Stop_IT+0xf4>
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e000      	b.n	8004aea <HAL_TIM_PWM_Stop_IT+0xf6>
 8004ae8:	2300      	movs	r3, #0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d017      	beq.n	8004b1e <HAL_TIM_PWM_Stop_IT+0x12a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6a1a      	ldr	r2, [r3, #32]
 8004af4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004af8:	4013      	ands	r3, r2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10f      	bne.n	8004b1e <HAL_TIM_PWM_Stop_IT+0x12a>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	6a1a      	ldr	r2, [r3, #32]
 8004b04:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004b08:	4013      	ands	r3, r2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d107      	bne.n	8004b1e <HAL_TIM_PWM_Stop_IT+0x12a>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6a1a      	ldr	r2, [r3, #32]
 8004b24:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b28:	4013      	ands	r3, r2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10f      	bne.n	8004b4e <HAL_TIM_PWM_Stop_IT+0x15a>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6a1a      	ldr	r2, [r3, #32]
 8004b34:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004b38:	4013      	ands	r3, r2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d107      	bne.n	8004b4e <HAL_TIM_PWM_Stop_IT+0x15a>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f022 0201 	bic.w	r2, r2, #1
 8004b4c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d104      	bne.n	8004b5e <HAL_TIM_PWM_Stop_IT+0x16a>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b5c:	e023      	b.n	8004ba6 <HAL_TIM_PWM_Stop_IT+0x1b2>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d104      	bne.n	8004b6e <HAL_TIM_PWM_Stop_IT+0x17a>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b6c:	e01b      	b.n	8004ba6 <HAL_TIM_PWM_Stop_IT+0x1b2>
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	d104      	bne.n	8004b7e <HAL_TIM_PWM_Stop_IT+0x18a>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b7c:	e013      	b.n	8004ba6 <HAL_TIM_PWM_Stop_IT+0x1b2>
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	2b0c      	cmp	r3, #12
 8004b82:	d104      	bne.n	8004b8e <HAL_TIM_PWM_Stop_IT+0x19a>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b8c:	e00b      	b.n	8004ba6 <HAL_TIM_PWM_Stop_IT+0x1b2>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2b10      	cmp	r3, #16
 8004b92:	d104      	bne.n	8004b9e <HAL_TIM_PWM_Stop_IT+0x1aa>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b9c:	e003      	b.n	8004ba6 <HAL_TIM_PWM_Stop_IT+0x1b2>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	40012c00 	.word	0x40012c00
 8004bb4:	40013400 	.word	0x40013400
 8004bb8:	40014000 	.word	0x40014000
 8004bbc:	40014400 	.word	0x40014400
 8004bc0:	40014800 	.word	0x40014800
 8004bc4:	40015000 	.word	0x40015000

08004bc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	f003 0302 	and.w	r3, r3, #2
 8004bda:	2b02      	cmp	r3, #2
 8004bdc:	d122      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	f003 0302 	and.w	r3, r3, #2
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d11b      	bne.n	8004c24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f06f 0202 	mvn.w	r2, #2
 8004bf4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	f003 0303 	and.w	r3, r3, #3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f000 fb90 	bl	8005330 <HAL_TIM_IC_CaptureCallback>
 8004c10:	e005      	b.n	8004c1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 fb82 	bl	800531c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 fb93 	bl	8005344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	f003 0304 	and.w	r3, r3, #4
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d122      	bne.n	8004c78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b04      	cmp	r3, #4
 8004c3e:	d11b      	bne.n	8004c78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f06f 0204 	mvn.w	r2, #4
 8004c48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2202      	movs	r2, #2
 8004c4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 fb66 	bl	8005330 <HAL_TIM_IC_CaptureCallback>
 8004c64:	e005      	b.n	8004c72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 fb58 	bl	800531c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 fb69 	bl	8005344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	f003 0308 	and.w	r3, r3, #8
 8004c82:	2b08      	cmp	r3, #8
 8004c84:	d122      	bne.n	8004ccc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	f003 0308 	and.w	r3, r3, #8
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d11b      	bne.n	8004ccc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f06f 0208 	mvn.w	r2, #8
 8004c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2204      	movs	r2, #4
 8004ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	f003 0303 	and.w	r3, r3, #3
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d003      	beq.n	8004cba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 fb3c 	bl	8005330 <HAL_TIM_IC_CaptureCallback>
 8004cb8:	e005      	b.n	8004cc6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 fb2e 	bl	800531c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 fb3f 	bl	8005344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	f003 0310 	and.w	r3, r3, #16
 8004cd6:	2b10      	cmp	r3, #16
 8004cd8:	d122      	bne.n	8004d20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	f003 0310 	and.w	r3, r3, #16
 8004ce4:	2b10      	cmp	r3, #16
 8004ce6:	d11b      	bne.n	8004d20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f06f 0210 	mvn.w	r2, #16
 8004cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2208      	movs	r2, #8
 8004cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 fb12 	bl	8005330 <HAL_TIM_IC_CaptureCallback>
 8004d0c:	e005      	b.n	8004d1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 fb04 	bl	800531c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 fb15 	bl	8005344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	f003 0301 	and.w	r3, r3, #1
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d10e      	bne.n	8004d4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	f003 0301 	and.w	r3, r3, #1
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d107      	bne.n	8004d4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f06f 0201 	mvn.w	r2, #1
 8004d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f7fb ff26 	bl	8000b98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d56:	2b80      	cmp	r3, #128	@ 0x80
 8004d58:	d10e      	bne.n	8004d78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d64:	2b80      	cmp	r3, #128	@ 0x80
 8004d66:	d107      	bne.n	8004d78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f001 fbd4 	bl	8006520 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d86:	d10e      	bne.n	8004da6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d92:	2b80      	cmp	r3, #128	@ 0x80
 8004d94:	d107      	bne.n	8004da6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004d9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f001 fbc7 	bl	8006534 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db0:	2b40      	cmp	r3, #64	@ 0x40
 8004db2:	d10e      	bne.n	8004dd2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dbe:	2b40      	cmp	r3, #64	@ 0x40
 8004dc0:	d107      	bne.n	8004dd2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004dca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 fac3 	bl	8005358 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	f003 0320 	and.w	r3, r3, #32
 8004ddc:	2b20      	cmp	r3, #32
 8004dde:	d10e      	bne.n	8004dfe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	f003 0320 	and.w	r3, r3, #32
 8004dea:	2b20      	cmp	r3, #32
 8004dec:	d107      	bne.n	8004dfe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f06f 0220 	mvn.w	r2, #32
 8004df6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f001 fb87 	bl	800650c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e0c:	d10f      	bne.n	8004e2e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e1c:	d107      	bne.n	8004e2e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f001 fb8d 	bl	8006548 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e3c:	d10f      	bne.n	8004e5e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e4c:	d107      	bne.n	8004e5e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004e56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f001 fb7f 	bl	800655c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e6c:	d10f      	bne.n	8004e8e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e7c:	d107      	bne.n	8004e8e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004e86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f001 fb71 	bl	8006570 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e98:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e9c:	d10f      	bne.n	8004ebe <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ea8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004eac:	d107      	bne.n	8004ebe <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004eb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f001 fb63 	bl	8006584 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ebe:	bf00      	nop
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
	...

08004ec8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d101      	bne.n	8004ee6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	e0ff      	b.n	80050e6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2b14      	cmp	r3, #20
 8004ef2:	f200 80f0 	bhi.w	80050d6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8004efc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004efc:	08004f51 	.word	0x08004f51
 8004f00:	080050d7 	.word	0x080050d7
 8004f04:	080050d7 	.word	0x080050d7
 8004f08:	080050d7 	.word	0x080050d7
 8004f0c:	08004f91 	.word	0x08004f91
 8004f10:	080050d7 	.word	0x080050d7
 8004f14:	080050d7 	.word	0x080050d7
 8004f18:	080050d7 	.word	0x080050d7
 8004f1c:	08004fd3 	.word	0x08004fd3
 8004f20:	080050d7 	.word	0x080050d7
 8004f24:	080050d7 	.word	0x080050d7
 8004f28:	080050d7 	.word	0x080050d7
 8004f2c:	08005013 	.word	0x08005013
 8004f30:	080050d7 	.word	0x080050d7
 8004f34:	080050d7 	.word	0x080050d7
 8004f38:	080050d7 	.word	0x080050d7
 8004f3c:	08005055 	.word	0x08005055
 8004f40:	080050d7 	.word	0x080050d7
 8004f44:	080050d7 	.word	0x080050d7
 8004f48:	080050d7 	.word	0x080050d7
 8004f4c:	08005095 	.word	0x08005095
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68b9      	ldr	r1, [r7, #8]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fab0 	bl	80054bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	699a      	ldr	r2, [r3, #24]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f042 0208 	orr.w	r2, r2, #8
 8004f6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699a      	ldr	r2, [r3, #24]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0204 	bic.w	r2, r2, #4
 8004f7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	6999      	ldr	r1, [r3, #24]
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	691a      	ldr	r2, [r3, #16]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	619a      	str	r2, [r3, #24]
      break;
 8004f8e:	e0a5      	b.n	80050dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68b9      	ldr	r1, [r7, #8]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 fb2a 	bl	80055f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	699a      	ldr	r2, [r3, #24]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004faa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	699a      	ldr	r2, [r3, #24]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	6999      	ldr	r1, [r3, #24]
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	021a      	lsls	r2, r3, #8
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	619a      	str	r2, [r3, #24]
      break;
 8004fd0:	e084      	b.n	80050dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68b9      	ldr	r1, [r7, #8]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f000 fb9d 	bl	8005718 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	69da      	ldr	r2, [r3, #28]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f042 0208 	orr.w	r2, r2, #8
 8004fec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	69da      	ldr	r2, [r3, #28]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 0204 	bic.w	r2, r2, #4
 8004ffc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	69d9      	ldr	r1, [r3, #28]
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	691a      	ldr	r2, [r3, #16]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	430a      	orrs	r2, r1
 800500e:	61da      	str	r2, [r3, #28]
      break;
 8005010:	e064      	b.n	80050dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68b9      	ldr	r1, [r7, #8]
 8005018:	4618      	mov	r0, r3
 800501a:	f000 fc0f 	bl	800583c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	69da      	ldr	r2, [r3, #28]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800502c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	69da      	ldr	r2, [r3, #28]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800503c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	69d9      	ldr	r1, [r3, #28]
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	021a      	lsls	r2, r3, #8
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	430a      	orrs	r2, r1
 8005050:	61da      	str	r2, [r3, #28]
      break;
 8005052:	e043      	b.n	80050dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68b9      	ldr	r1, [r7, #8]
 800505a:	4618      	mov	r0, r3
 800505c:	f000 fc82 	bl	8005964 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0208 	orr.w	r2, r2, #8
 800506e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 0204 	bic.w	r2, r2, #4
 800507e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	691a      	ldr	r2, [r3, #16]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	430a      	orrs	r2, r1
 8005090:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005092:	e023      	b.n	80050dc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68b9      	ldr	r1, [r7, #8]
 800509a:	4618      	mov	r0, r3
 800509c:	f000 fccc 	bl	8005a38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050ae:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050be:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	021a      	lsls	r2, r3, #8
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80050d4:	e002      	b.n	80050dc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	75fb      	strb	r3, [r7, #23]
      break;
 80050da:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80050e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3718      	adds	r7, #24
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop

080050f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050fa:	2300      	movs	r3, #0
 80050fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005104:	2b01      	cmp	r3, #1
 8005106:	d101      	bne.n	800510c <HAL_TIM_ConfigClockSource+0x1c>
 8005108:	2302      	movs	r3, #2
 800510a:	e0f6      	b.n	80052fa <HAL_TIM_ConfigClockSource+0x20a>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2202      	movs	r2, #2
 8005118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800512a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800512e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005136:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a6f      	ldr	r2, [pc, #444]	@ (8005304 <HAL_TIM_ConfigClockSource+0x214>)
 8005146:	4293      	cmp	r3, r2
 8005148:	f000 80c1 	beq.w	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 800514c:	4a6d      	ldr	r2, [pc, #436]	@ (8005304 <HAL_TIM_ConfigClockSource+0x214>)
 800514e:	4293      	cmp	r3, r2
 8005150:	f200 80c6 	bhi.w	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005154:	4a6c      	ldr	r2, [pc, #432]	@ (8005308 <HAL_TIM_ConfigClockSource+0x218>)
 8005156:	4293      	cmp	r3, r2
 8005158:	f000 80b9 	beq.w	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 800515c:	4a6a      	ldr	r2, [pc, #424]	@ (8005308 <HAL_TIM_ConfigClockSource+0x218>)
 800515e:	4293      	cmp	r3, r2
 8005160:	f200 80be 	bhi.w	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005164:	4a69      	ldr	r2, [pc, #420]	@ (800530c <HAL_TIM_ConfigClockSource+0x21c>)
 8005166:	4293      	cmp	r3, r2
 8005168:	f000 80b1 	beq.w	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 800516c:	4a67      	ldr	r2, [pc, #412]	@ (800530c <HAL_TIM_ConfigClockSource+0x21c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	f200 80b6 	bhi.w	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005174:	4a66      	ldr	r2, [pc, #408]	@ (8005310 <HAL_TIM_ConfigClockSource+0x220>)
 8005176:	4293      	cmp	r3, r2
 8005178:	f000 80a9 	beq.w	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 800517c:	4a64      	ldr	r2, [pc, #400]	@ (8005310 <HAL_TIM_ConfigClockSource+0x220>)
 800517e:	4293      	cmp	r3, r2
 8005180:	f200 80ae 	bhi.w	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005184:	4a63      	ldr	r2, [pc, #396]	@ (8005314 <HAL_TIM_ConfigClockSource+0x224>)
 8005186:	4293      	cmp	r3, r2
 8005188:	f000 80a1 	beq.w	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 800518c:	4a61      	ldr	r2, [pc, #388]	@ (8005314 <HAL_TIM_ConfigClockSource+0x224>)
 800518e:	4293      	cmp	r3, r2
 8005190:	f200 80a6 	bhi.w	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005194:	4a60      	ldr	r2, [pc, #384]	@ (8005318 <HAL_TIM_ConfigClockSource+0x228>)
 8005196:	4293      	cmp	r3, r2
 8005198:	f000 8099 	beq.w	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 800519c:	4a5e      	ldr	r2, [pc, #376]	@ (8005318 <HAL_TIM_ConfigClockSource+0x228>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	f200 809e 	bhi.w	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80051a4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80051a8:	f000 8091 	beq.w	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 80051ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80051b0:	f200 8096 	bhi.w	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80051b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051b8:	f000 8089 	beq.w	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 80051bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051c0:	f200 808e 	bhi.w	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80051c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051c8:	d03e      	beq.n	8005248 <HAL_TIM_ConfigClockSource+0x158>
 80051ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051ce:	f200 8087 	bhi.w	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80051d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051d6:	f000 8086 	beq.w	80052e6 <HAL_TIM_ConfigClockSource+0x1f6>
 80051da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051de:	d87f      	bhi.n	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80051e0:	2b70      	cmp	r3, #112	@ 0x70
 80051e2:	d01a      	beq.n	800521a <HAL_TIM_ConfigClockSource+0x12a>
 80051e4:	2b70      	cmp	r3, #112	@ 0x70
 80051e6:	d87b      	bhi.n	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80051e8:	2b60      	cmp	r3, #96	@ 0x60
 80051ea:	d050      	beq.n	800528e <HAL_TIM_ConfigClockSource+0x19e>
 80051ec:	2b60      	cmp	r3, #96	@ 0x60
 80051ee:	d877      	bhi.n	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80051f0:	2b50      	cmp	r3, #80	@ 0x50
 80051f2:	d03c      	beq.n	800526e <HAL_TIM_ConfigClockSource+0x17e>
 80051f4:	2b50      	cmp	r3, #80	@ 0x50
 80051f6:	d873      	bhi.n	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 80051f8:	2b40      	cmp	r3, #64	@ 0x40
 80051fa:	d058      	beq.n	80052ae <HAL_TIM_ConfigClockSource+0x1be>
 80051fc:	2b40      	cmp	r3, #64	@ 0x40
 80051fe:	d86f      	bhi.n	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005200:	2b30      	cmp	r3, #48	@ 0x30
 8005202:	d064      	beq.n	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 8005204:	2b30      	cmp	r3, #48	@ 0x30
 8005206:	d86b      	bhi.n	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005208:	2b20      	cmp	r3, #32
 800520a:	d060      	beq.n	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 800520c:	2b20      	cmp	r3, #32
 800520e:	d867      	bhi.n	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
 8005210:	2b00      	cmp	r3, #0
 8005212:	d05c      	beq.n	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 8005214:	2b10      	cmp	r3, #16
 8005216:	d05a      	beq.n	80052ce <HAL_TIM_ConfigClockSource+0x1de>
 8005218:	e062      	b.n	80052e0 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6818      	ldr	r0, [r3, #0]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	6899      	ldr	r1, [r3, #8]
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	685a      	ldr	r2, [r3, #4]
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	f000 fd61 	bl	8005cf0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800523c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	609a      	str	r2, [r3, #8]
      break;
 8005246:	e04f      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6818      	ldr	r0, [r3, #0]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	6899      	ldr	r1, [r3, #8]
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	f000 fd4a 	bl	8005cf0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	689a      	ldr	r2, [r3, #8]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800526a:	609a      	str	r2, [r3, #8]
      break;
 800526c:	e03c      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6818      	ldr	r0, [r3, #0]
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	6859      	ldr	r1, [r3, #4]
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	461a      	mov	r2, r3
 800527c:	f000 fcbc 	bl	8005bf8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2150      	movs	r1, #80	@ 0x50
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fd15 	bl	8005cb6 <TIM_ITRx_SetConfig>
      break;
 800528c:	e02c      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6818      	ldr	r0, [r3, #0]
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	6859      	ldr	r1, [r3, #4]
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	461a      	mov	r2, r3
 800529c:	f000 fcdb 	bl	8005c56 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	2160      	movs	r1, #96	@ 0x60
 80052a6:	4618      	mov	r0, r3
 80052a8:	f000 fd05 	bl	8005cb6 <TIM_ITRx_SetConfig>
      break;
 80052ac:	e01c      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6818      	ldr	r0, [r3, #0]
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	6859      	ldr	r1, [r3, #4]
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	461a      	mov	r2, r3
 80052bc:	f000 fc9c 	bl	8005bf8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2140      	movs	r1, #64	@ 0x40
 80052c6:	4618      	mov	r0, r3
 80052c8:	f000 fcf5 	bl	8005cb6 <TIM_ITRx_SetConfig>
      break;
 80052cc:	e00c      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4619      	mov	r1, r3
 80052d8:	4610      	mov	r0, r2
 80052da:	f000 fcec 	bl	8005cb6 <TIM_ITRx_SetConfig>
      break;
 80052de:	e003      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	73fb      	strb	r3, [r7, #15]
      break;
 80052e4:	e000      	b.n	80052e8 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80052e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	00100070 	.word	0x00100070
 8005308:	00100060 	.word	0x00100060
 800530c:	00100050 	.word	0x00100050
 8005310:	00100040 	.word	0x00100040
 8005314:	00100030 	.word	0x00100030
 8005318:	00100020 	.word	0x00100020

0800531c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005360:	bf00      	nop
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a46      	ldr	r2, [pc, #280]	@ (8005498 <TIM_Base_SetConfig+0x12c>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d017      	beq.n	80053b4 <TIM_Base_SetConfig+0x48>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800538a:	d013      	beq.n	80053b4 <TIM_Base_SetConfig+0x48>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a43      	ldr	r2, [pc, #268]	@ (800549c <TIM_Base_SetConfig+0x130>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d00f      	beq.n	80053b4 <TIM_Base_SetConfig+0x48>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a42      	ldr	r2, [pc, #264]	@ (80054a0 <TIM_Base_SetConfig+0x134>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d00b      	beq.n	80053b4 <TIM_Base_SetConfig+0x48>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a41      	ldr	r2, [pc, #260]	@ (80054a4 <TIM_Base_SetConfig+0x138>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d007      	beq.n	80053b4 <TIM_Base_SetConfig+0x48>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a40      	ldr	r2, [pc, #256]	@ (80054a8 <TIM_Base_SetConfig+0x13c>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d003      	beq.n	80053b4 <TIM_Base_SetConfig+0x48>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a3f      	ldr	r2, [pc, #252]	@ (80054ac <TIM_Base_SetConfig+0x140>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d108      	bne.n	80053c6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a33      	ldr	r2, [pc, #204]	@ (8005498 <TIM_Base_SetConfig+0x12c>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d023      	beq.n	8005416 <TIM_Base_SetConfig+0xaa>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053d4:	d01f      	beq.n	8005416 <TIM_Base_SetConfig+0xaa>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a30      	ldr	r2, [pc, #192]	@ (800549c <TIM_Base_SetConfig+0x130>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d01b      	beq.n	8005416 <TIM_Base_SetConfig+0xaa>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a2f      	ldr	r2, [pc, #188]	@ (80054a0 <TIM_Base_SetConfig+0x134>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d017      	beq.n	8005416 <TIM_Base_SetConfig+0xaa>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a2e      	ldr	r2, [pc, #184]	@ (80054a4 <TIM_Base_SetConfig+0x138>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d013      	beq.n	8005416 <TIM_Base_SetConfig+0xaa>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a2d      	ldr	r2, [pc, #180]	@ (80054a8 <TIM_Base_SetConfig+0x13c>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d00f      	beq.n	8005416 <TIM_Base_SetConfig+0xaa>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a2d      	ldr	r2, [pc, #180]	@ (80054b0 <TIM_Base_SetConfig+0x144>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d00b      	beq.n	8005416 <TIM_Base_SetConfig+0xaa>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a2c      	ldr	r2, [pc, #176]	@ (80054b4 <TIM_Base_SetConfig+0x148>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d007      	beq.n	8005416 <TIM_Base_SetConfig+0xaa>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a2b      	ldr	r2, [pc, #172]	@ (80054b8 <TIM_Base_SetConfig+0x14c>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d003      	beq.n	8005416 <TIM_Base_SetConfig+0xaa>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a26      	ldr	r2, [pc, #152]	@ (80054ac <TIM_Base_SetConfig+0x140>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d108      	bne.n	8005428 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800541c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	68db      	ldr	r3, [r3, #12]
 8005422:	68fa      	ldr	r2, [r7, #12]
 8005424:	4313      	orrs	r3, r2
 8005426:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	4313      	orrs	r3, r2
 8005434:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	689a      	ldr	r2, [r3, #8]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a12      	ldr	r2, [pc, #72]	@ (8005498 <TIM_Base_SetConfig+0x12c>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d013      	beq.n	800547c <TIM_Base_SetConfig+0x110>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a14      	ldr	r2, [pc, #80]	@ (80054a8 <TIM_Base_SetConfig+0x13c>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00f      	beq.n	800547c <TIM_Base_SetConfig+0x110>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a14      	ldr	r2, [pc, #80]	@ (80054b0 <TIM_Base_SetConfig+0x144>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d00b      	beq.n	800547c <TIM_Base_SetConfig+0x110>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a13      	ldr	r2, [pc, #76]	@ (80054b4 <TIM_Base_SetConfig+0x148>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d007      	beq.n	800547c <TIM_Base_SetConfig+0x110>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a12      	ldr	r2, [pc, #72]	@ (80054b8 <TIM_Base_SetConfig+0x14c>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d003      	beq.n	800547c <TIM_Base_SetConfig+0x110>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a0d      	ldr	r2, [pc, #52]	@ (80054ac <TIM_Base_SetConfig+0x140>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d103      	bne.n	8005484 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	691a      	ldr	r2, [r3, #16]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	615a      	str	r2, [r3, #20]
}
 800548a:	bf00      	nop
 800548c:	3714      	adds	r7, #20
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	40012c00 	.word	0x40012c00
 800549c:	40000400 	.word	0x40000400
 80054a0:	40000800 	.word	0x40000800
 80054a4:	40000c00 	.word	0x40000c00
 80054a8:	40013400 	.word	0x40013400
 80054ac:	40015000 	.word	0x40015000
 80054b0:	40014000 	.word	0x40014000
 80054b4:	40014400 	.word	0x40014400
 80054b8:	40014800 	.word	0x40014800

080054bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a1b      	ldr	r3, [r3, #32]
 80054ca:	f023 0201 	bic.w	r2, r3, #1
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0303 	bic.w	r3, r3, #3
 80054f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4313      	orrs	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f023 0302 	bic.w	r3, r3, #2
 8005508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4313      	orrs	r3, r2
 8005512:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a30      	ldr	r2, [pc, #192]	@ (80055d8 <TIM_OC1_SetConfig+0x11c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d013      	beq.n	8005544 <TIM_OC1_SetConfig+0x88>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a2f      	ldr	r2, [pc, #188]	@ (80055dc <TIM_OC1_SetConfig+0x120>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d00f      	beq.n	8005544 <TIM_OC1_SetConfig+0x88>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a2e      	ldr	r2, [pc, #184]	@ (80055e0 <TIM_OC1_SetConfig+0x124>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d00b      	beq.n	8005544 <TIM_OC1_SetConfig+0x88>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a2d      	ldr	r2, [pc, #180]	@ (80055e4 <TIM_OC1_SetConfig+0x128>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d007      	beq.n	8005544 <TIM_OC1_SetConfig+0x88>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a2c      	ldr	r2, [pc, #176]	@ (80055e8 <TIM_OC1_SetConfig+0x12c>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d003      	beq.n	8005544 <TIM_OC1_SetConfig+0x88>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a2b      	ldr	r2, [pc, #172]	@ (80055ec <TIM_OC1_SetConfig+0x130>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d10c      	bne.n	800555e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	f023 0308 	bic.w	r3, r3, #8
 800554a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	4313      	orrs	r3, r2
 8005554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	f023 0304 	bic.w	r3, r3, #4
 800555c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a1d      	ldr	r2, [pc, #116]	@ (80055d8 <TIM_OC1_SetConfig+0x11c>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d013      	beq.n	800558e <TIM_OC1_SetConfig+0xd2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a1c      	ldr	r2, [pc, #112]	@ (80055dc <TIM_OC1_SetConfig+0x120>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00f      	beq.n	800558e <TIM_OC1_SetConfig+0xd2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a1b      	ldr	r2, [pc, #108]	@ (80055e0 <TIM_OC1_SetConfig+0x124>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d00b      	beq.n	800558e <TIM_OC1_SetConfig+0xd2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a1a      	ldr	r2, [pc, #104]	@ (80055e4 <TIM_OC1_SetConfig+0x128>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d007      	beq.n	800558e <TIM_OC1_SetConfig+0xd2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a19      	ldr	r2, [pc, #100]	@ (80055e8 <TIM_OC1_SetConfig+0x12c>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d003      	beq.n	800558e <TIM_OC1_SetConfig+0xd2>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a18      	ldr	r2, [pc, #96]	@ (80055ec <TIM_OC1_SetConfig+0x130>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d111      	bne.n	80055b2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005594:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800559c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	699b      	ldr	r3, [r3, #24]
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	685a      	ldr	r2, [r3, #4]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	621a      	str	r2, [r3, #32]
}
 80055cc:	bf00      	nop
 80055ce:	371c      	adds	r7, #28
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr
 80055d8:	40012c00 	.word	0x40012c00
 80055dc:	40013400 	.word	0x40013400
 80055e0:	40014000 	.word	0x40014000
 80055e4:	40014400 	.word	0x40014400
 80055e8:	40014800 	.word	0x40014800
 80055ec:	40015000 	.word	0x40015000

080055f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
 80055f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	f023 0210 	bic.w	r2, r3, #16
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800561e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800562a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	021b      	lsls	r3, r3, #8
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	4313      	orrs	r3, r2
 8005636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f023 0320 	bic.w	r3, r3, #32
 800563e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	011b      	lsls	r3, r3, #4
 8005646:	697a      	ldr	r2, [r7, #20]
 8005648:	4313      	orrs	r3, r2
 800564a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a2c      	ldr	r2, [pc, #176]	@ (8005700 <TIM_OC2_SetConfig+0x110>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d007      	beq.n	8005664 <TIM_OC2_SetConfig+0x74>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a2b      	ldr	r2, [pc, #172]	@ (8005704 <TIM_OC2_SetConfig+0x114>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d003      	beq.n	8005664 <TIM_OC2_SetConfig+0x74>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a2a      	ldr	r2, [pc, #168]	@ (8005708 <TIM_OC2_SetConfig+0x118>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d10d      	bne.n	8005680 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800566a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	011b      	lsls	r3, r3, #4
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	4313      	orrs	r3, r2
 8005676:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800567e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a1f      	ldr	r2, [pc, #124]	@ (8005700 <TIM_OC2_SetConfig+0x110>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d013      	beq.n	80056b0 <TIM_OC2_SetConfig+0xc0>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a1e      	ldr	r2, [pc, #120]	@ (8005704 <TIM_OC2_SetConfig+0x114>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d00f      	beq.n	80056b0 <TIM_OC2_SetConfig+0xc0>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a1e      	ldr	r2, [pc, #120]	@ (800570c <TIM_OC2_SetConfig+0x11c>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d00b      	beq.n	80056b0 <TIM_OC2_SetConfig+0xc0>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a1d      	ldr	r2, [pc, #116]	@ (8005710 <TIM_OC2_SetConfig+0x120>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d007      	beq.n	80056b0 <TIM_OC2_SetConfig+0xc0>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a1c      	ldr	r2, [pc, #112]	@ (8005714 <TIM_OC2_SetConfig+0x124>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d003      	beq.n	80056b0 <TIM_OC2_SetConfig+0xc0>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a17      	ldr	r2, [pc, #92]	@ (8005708 <TIM_OC2_SetConfig+0x118>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d113      	bne.n	80056d8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	693a      	ldr	r2, [r7, #16]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	697a      	ldr	r2, [r7, #20]
 80056f0:	621a      	str	r2, [r3, #32]
}
 80056f2:	bf00      	nop
 80056f4:	371c      	adds	r7, #28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	40012c00 	.word	0x40012c00
 8005704:	40013400 	.word	0x40013400
 8005708:	40015000 	.word	0x40015000
 800570c:	40014000 	.word	0x40014000
 8005710:	40014400 	.word	0x40014400
 8005714:	40014800 	.word	0x40014800

08005718 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005718:	b480      	push	{r7}
 800571a:	b087      	sub	sp, #28
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	69db      	ldr	r3, [r3, #28]
 800573e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800574a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f023 0303 	bic.w	r3, r3, #3
 8005752:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68fa      	ldr	r2, [r7, #12]
 800575a:	4313      	orrs	r3, r2
 800575c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005764:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	021b      	lsls	r3, r3, #8
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	4313      	orrs	r3, r2
 8005770:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a2b      	ldr	r2, [pc, #172]	@ (8005824 <TIM_OC3_SetConfig+0x10c>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d007      	beq.n	800578a <TIM_OC3_SetConfig+0x72>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a2a      	ldr	r2, [pc, #168]	@ (8005828 <TIM_OC3_SetConfig+0x110>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d003      	beq.n	800578a <TIM_OC3_SetConfig+0x72>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a29      	ldr	r2, [pc, #164]	@ (800582c <TIM_OC3_SetConfig+0x114>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d10d      	bne.n	80057a6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005790:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	021b      	lsls	r3, r3, #8
 8005798:	697a      	ldr	r2, [r7, #20]
 800579a:	4313      	orrs	r3, r2
 800579c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a1e      	ldr	r2, [pc, #120]	@ (8005824 <TIM_OC3_SetConfig+0x10c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d013      	beq.n	80057d6 <TIM_OC3_SetConfig+0xbe>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005828 <TIM_OC3_SetConfig+0x110>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d00f      	beq.n	80057d6 <TIM_OC3_SetConfig+0xbe>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a1d      	ldr	r2, [pc, #116]	@ (8005830 <TIM_OC3_SetConfig+0x118>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d00b      	beq.n	80057d6 <TIM_OC3_SetConfig+0xbe>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005834 <TIM_OC3_SetConfig+0x11c>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d007      	beq.n	80057d6 <TIM_OC3_SetConfig+0xbe>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005838 <TIM_OC3_SetConfig+0x120>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d003      	beq.n	80057d6 <TIM_OC3_SetConfig+0xbe>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a16      	ldr	r2, [pc, #88]	@ (800582c <TIM_OC3_SetConfig+0x114>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d113      	bne.n	80057fe <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	011b      	lsls	r3, r3, #4
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	011b      	lsls	r3, r3, #4
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	693a      	ldr	r2, [r7, #16]
 8005802:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	697a      	ldr	r2, [r7, #20]
 8005816:	621a      	str	r2, [r3, #32]
}
 8005818:	bf00      	nop
 800581a:	371c      	adds	r7, #28
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr
 8005824:	40012c00 	.word	0x40012c00
 8005828:	40013400 	.word	0x40013400
 800582c:	40015000 	.word	0x40015000
 8005830:	40014000 	.word	0x40014000
 8005834:	40014400 	.word	0x40014400
 8005838:	40014800 	.word	0x40014800

0800583c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800583c:	b480      	push	{r7}
 800583e:	b087      	sub	sp, #28
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a1b      	ldr	r3, [r3, #32]
 800584a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	69db      	ldr	r3, [r3, #28]
 8005862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800586a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800586e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	021b      	lsls	r3, r3, #8
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	4313      	orrs	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800588a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	031b      	lsls	r3, r3, #12
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	4313      	orrs	r3, r2
 8005896:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a2c      	ldr	r2, [pc, #176]	@ (800594c <TIM_OC4_SetConfig+0x110>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d007      	beq.n	80058b0 <TIM_OC4_SetConfig+0x74>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a2b      	ldr	r2, [pc, #172]	@ (8005950 <TIM_OC4_SetConfig+0x114>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d003      	beq.n	80058b0 <TIM_OC4_SetConfig+0x74>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a2a      	ldr	r2, [pc, #168]	@ (8005954 <TIM_OC4_SetConfig+0x118>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d10d      	bne.n	80058cc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80058b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	031b      	lsls	r3, r3, #12
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a1f      	ldr	r2, [pc, #124]	@ (800594c <TIM_OC4_SetConfig+0x110>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d013      	beq.n	80058fc <TIM_OC4_SetConfig+0xc0>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005950 <TIM_OC4_SetConfig+0x114>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00f      	beq.n	80058fc <TIM_OC4_SetConfig+0xc0>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a1e      	ldr	r2, [pc, #120]	@ (8005958 <TIM_OC4_SetConfig+0x11c>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d00b      	beq.n	80058fc <TIM_OC4_SetConfig+0xc0>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a1d      	ldr	r2, [pc, #116]	@ (800595c <TIM_OC4_SetConfig+0x120>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d007      	beq.n	80058fc <TIM_OC4_SetConfig+0xc0>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a1c      	ldr	r2, [pc, #112]	@ (8005960 <TIM_OC4_SetConfig+0x124>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d003      	beq.n	80058fc <TIM_OC4_SetConfig+0xc0>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a17      	ldr	r2, [pc, #92]	@ (8005954 <TIM_OC4_SetConfig+0x118>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d113      	bne.n	8005924 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005902:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800590a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	019b      	lsls	r3, r3, #6
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	699b      	ldr	r3, [r3, #24]
 800591c:	019b      	lsls	r3, r3, #6
 800591e:	693a      	ldr	r2, [r7, #16]
 8005920:	4313      	orrs	r3, r2
 8005922:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	68fa      	ldr	r2, [r7, #12]
 800592e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	685a      	ldr	r2, [r3, #4]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	621a      	str	r2, [r3, #32]
}
 800593e:	bf00      	nop
 8005940:	371c      	adds	r7, #28
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	40012c00 	.word	0x40012c00
 8005950:	40013400 	.word	0x40013400
 8005954:	40015000 	.word	0x40015000
 8005958:	40014000 	.word	0x40014000
 800595c:	40014400 	.word	0x40014400
 8005960:	40014800 	.word	0x40014800

08005964 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005964:	b480      	push	{r7}
 8005966:	b087      	sub	sp, #28
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a1b      	ldr	r3, [r3, #32]
 8005972:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800598a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	4313      	orrs	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80059a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	041b      	lsls	r3, r3, #16
 80059b0:	693a      	ldr	r2, [r7, #16]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a19      	ldr	r2, [pc, #100]	@ (8005a20 <TIM_OC5_SetConfig+0xbc>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d013      	beq.n	80059e6 <TIM_OC5_SetConfig+0x82>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a18      	ldr	r2, [pc, #96]	@ (8005a24 <TIM_OC5_SetConfig+0xc0>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d00f      	beq.n	80059e6 <TIM_OC5_SetConfig+0x82>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a17      	ldr	r2, [pc, #92]	@ (8005a28 <TIM_OC5_SetConfig+0xc4>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d00b      	beq.n	80059e6 <TIM_OC5_SetConfig+0x82>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a16      	ldr	r2, [pc, #88]	@ (8005a2c <TIM_OC5_SetConfig+0xc8>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d007      	beq.n	80059e6 <TIM_OC5_SetConfig+0x82>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a15      	ldr	r2, [pc, #84]	@ (8005a30 <TIM_OC5_SetConfig+0xcc>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d003      	beq.n	80059e6 <TIM_OC5_SetConfig+0x82>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a14      	ldr	r2, [pc, #80]	@ (8005a34 <TIM_OC5_SetConfig+0xd0>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d109      	bne.n	80059fa <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	697a      	ldr	r2, [r7, #20]
 80059fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	685a      	ldr	r2, [r3, #4]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	693a      	ldr	r2, [r7, #16]
 8005a12:	621a      	str	r2, [r3, #32]
}
 8005a14:	bf00      	nop
 8005a16:	371c      	adds	r7, #28
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr
 8005a20:	40012c00 	.word	0x40012c00
 8005a24:	40013400 	.word	0x40013400
 8005a28:	40014000 	.word	0x40014000
 8005a2c:	40014400 	.word	0x40014400
 8005a30:	40014800 	.word	0x40014800
 8005a34:	40015000 	.word	0x40015000

08005a38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b087      	sub	sp, #28
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	021b      	lsls	r3, r3, #8
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a78:	693b      	ldr	r3, [r7, #16]
 8005a7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005a7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	051b      	lsls	r3, r3, #20
 8005a86:	693a      	ldr	r2, [r7, #16]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a1a      	ldr	r2, [pc, #104]	@ (8005af8 <TIM_OC6_SetConfig+0xc0>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d013      	beq.n	8005abc <TIM_OC6_SetConfig+0x84>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a19      	ldr	r2, [pc, #100]	@ (8005afc <TIM_OC6_SetConfig+0xc4>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d00f      	beq.n	8005abc <TIM_OC6_SetConfig+0x84>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a18      	ldr	r2, [pc, #96]	@ (8005b00 <TIM_OC6_SetConfig+0xc8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00b      	beq.n	8005abc <TIM_OC6_SetConfig+0x84>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a17      	ldr	r2, [pc, #92]	@ (8005b04 <TIM_OC6_SetConfig+0xcc>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d007      	beq.n	8005abc <TIM_OC6_SetConfig+0x84>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a16      	ldr	r2, [pc, #88]	@ (8005b08 <TIM_OC6_SetConfig+0xd0>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d003      	beq.n	8005abc <TIM_OC6_SetConfig+0x84>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a15      	ldr	r2, [pc, #84]	@ (8005b0c <TIM_OC6_SetConfig+0xd4>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d109      	bne.n	8005ad0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ac2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	695b      	ldr	r3, [r3, #20]
 8005ac8:	029b      	lsls	r3, r3, #10
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	697a      	ldr	r2, [r7, #20]
 8005ad4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	621a      	str	r2, [r3, #32]
}
 8005aea:	bf00      	nop
 8005aec:	371c      	adds	r7, #28
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	40012c00 	.word	0x40012c00
 8005afc:	40013400 	.word	0x40013400
 8005b00:	40014000 	.word	0x40014000
 8005b04:	40014400 	.word	0x40014400
 8005b08:	40014800 	.word	0x40014800
 8005b0c:	40015000 	.word	0x40015000

08005b10 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b087      	sub	sp, #28
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
 8005b1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	f023 0201 	bic.w	r2, r3, #1
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6a1b      	ldr	r3, [r3, #32]
 8005b34:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	4a28      	ldr	r2, [pc, #160]	@ (8005bdc <TIM_TI1_SetConfig+0xcc>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d01b      	beq.n	8005b76 <TIM_TI1_SetConfig+0x66>
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b44:	d017      	beq.n	8005b76 <TIM_TI1_SetConfig+0x66>
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	4a25      	ldr	r2, [pc, #148]	@ (8005be0 <TIM_TI1_SetConfig+0xd0>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d013      	beq.n	8005b76 <TIM_TI1_SetConfig+0x66>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4a24      	ldr	r2, [pc, #144]	@ (8005be4 <TIM_TI1_SetConfig+0xd4>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d00f      	beq.n	8005b76 <TIM_TI1_SetConfig+0x66>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	4a23      	ldr	r2, [pc, #140]	@ (8005be8 <TIM_TI1_SetConfig+0xd8>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d00b      	beq.n	8005b76 <TIM_TI1_SetConfig+0x66>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	4a22      	ldr	r2, [pc, #136]	@ (8005bec <TIM_TI1_SetConfig+0xdc>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d007      	beq.n	8005b76 <TIM_TI1_SetConfig+0x66>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	4a21      	ldr	r2, [pc, #132]	@ (8005bf0 <TIM_TI1_SetConfig+0xe0>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d003      	beq.n	8005b76 <TIM_TI1_SetConfig+0x66>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	4a20      	ldr	r2, [pc, #128]	@ (8005bf4 <TIM_TI1_SetConfig+0xe4>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d101      	bne.n	8005b7a <TIM_TI1_SetConfig+0x6a>
 8005b76:	2301      	movs	r3, #1
 8005b78:	e000      	b.n	8005b7c <TIM_TI1_SetConfig+0x6c>
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d008      	beq.n	8005b92 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	f023 0303 	bic.w	r3, r3, #3
 8005b86:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	617b      	str	r3, [r7, #20]
 8005b90:	e003      	b.n	8005b9a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	f043 0301 	orr.w	r3, r3, #1
 8005b98:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ba0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	011b      	lsls	r3, r3, #4
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	697a      	ldr	r2, [r7, #20]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f023 030a 	bic.w	r3, r3, #10
 8005bb4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	f003 030a 	and.w	r3, r3, #10
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	693a      	ldr	r2, [r7, #16]
 8005bcc:	621a      	str	r2, [r3, #32]
}
 8005bce:	bf00      	nop
 8005bd0:	371c      	adds	r7, #28
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	40012c00 	.word	0x40012c00
 8005be0:	40000400 	.word	0x40000400
 8005be4:	40000800 	.word	0x40000800
 8005be8:	40000c00 	.word	0x40000c00
 8005bec:	40013400 	.word	0x40013400
 8005bf0:	40014000 	.word	0x40014000
 8005bf4:	40015000 	.word	0x40015000

08005bf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b087      	sub	sp, #28
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6a1b      	ldr	r3, [r3, #32]
 8005c08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	f023 0201 	bic.w	r2, r3, #1
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	011b      	lsls	r3, r3, #4
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f023 030a 	bic.w	r3, r3, #10
 8005c34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	693a      	ldr	r2, [r7, #16]
 8005c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	621a      	str	r2, [r3, #32]
}
 8005c4a:	bf00      	nop
 8005c4c:	371c      	adds	r7, #28
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr

08005c56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c56:	b480      	push	{r7}
 8005c58:	b087      	sub	sp, #28
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	60f8      	str	r0, [r7, #12]
 8005c5e:	60b9      	str	r1, [r7, #8]
 8005c60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	f023 0210 	bic.w	r2, r3, #16
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6a1b      	ldr	r3, [r3, #32]
 8005c78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	031b      	lsls	r3, r3, #12
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	011b      	lsls	r3, r3, #4
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	697a      	ldr	r2, [r7, #20]
 8005ca2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	621a      	str	r2, [r3, #32]
}
 8005caa:	bf00      	nop
 8005cac:	371c      	adds	r7, #28
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb4:	4770      	bx	lr

08005cb6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cb6:	b480      	push	{r7}
 8005cb8:	b085      	sub	sp, #20
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6078      	str	r0, [r7, #4]
 8005cbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005ccc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	f043 0307 	orr.w	r3, r3, #7
 8005cdc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	609a      	str	r2, [r3, #8]
}
 8005ce4:	bf00      	nop
 8005ce6:	3714      	adds	r7, #20
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
 8005cfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	021a      	lsls	r2, r3, #8
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	431a      	orrs	r2, r3
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	609a      	str	r2, [r3, #8]
}
 8005d24:	bf00      	nop
 8005d26:	371c      	adds	r7, #28
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	f003 031f 	and.w	r3, r3, #31
 8005d42:	2201      	movs	r2, #1
 8005d44:	fa02 f303 	lsl.w	r3, r2, r3
 8005d48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	6a1a      	ldr	r2, [r3, #32]
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	43db      	mvns	r3, r3
 8005d52:	401a      	ands	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6a1a      	ldr	r2, [r3, #32]
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f003 031f 	and.w	r3, r3, #31
 8005d62:	6879      	ldr	r1, [r7, #4]
 8005d64:	fa01 f303 	lsl.w	r3, r1, r3
 8005d68:	431a      	orrs	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	621a      	str	r2, [r3, #32]
}
 8005d6e:	bf00      	nop
 8005d70:	371c      	adds	r7, #28
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr

08005d7a <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 8005d7a:	b580      	push	{r7, lr}
 8005d7c:	b08a      	sub	sp, #40	@ 0x28
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
 8005d82:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d101      	bne.n	8005d8e <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e0a0      	b.n	8005ed0 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d106      	bne.n	8005da8 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7fb fa08 	bl	80011b8 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2202      	movs	r2, #2
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	3304      	adds	r3, #4
 8005db8:	4619      	mov	r1, r3
 8005dba:	4610      	mov	r0, r2
 8005dbc:	f7ff fad6 	bl	800536c <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6818      	ldr	r0, [r3, #0]
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	6819      	ldr	r1, [r3, #0]
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	2203      	movs	r2, #3
 8005dce:	f7ff fe9f 	bl	8005b10 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	699a      	ldr	r2, [r3, #24]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 020c 	bic.w	r2, r2, #12
 8005de0:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6999      	ldr	r1, [r3, #24]
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	685a      	ldr	r2, [r3, #4]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	685a      	ldr	r2, [r3, #4]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e02:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	6812      	ldr	r2, [r2, #0]
 8005e0e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e16:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689a      	ldr	r2, [r3, #8]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e26:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	6812      	ldr	r2, [r2, #0]
 8005e32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e36:	f023 0307 	bic.w	r3, r3, #7
 8005e3a:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689a      	ldr	r2, [r3, #8]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0204 	orr.w	r2, r2, #4
 8005e4a:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005e50:	2300      	movs	r3, #0
 8005e52:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8005e54:	2370      	movs	r3, #112	@ 0x70
 8005e56:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005e60:	2300      	movs	r3, #0
 8005e62:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f107 020c 	add.w	r2, r7, #12
 8005e72:	4611      	mov	r1, r2
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7ff fbbb 	bl	80055f0 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6812      	ldr	r2, [r2, #0]
 8005e84:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005e88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e8c:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	685a      	ldr	r2, [r3, #4]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8005e9c:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2201      	movs	r2, #1
 8005eba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2201      	movs	r2, #1
 8005eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3728      	adds	r7, #40	@ 0x28
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d109      	bne.n	8005f00 <HAL_TIMEx_PWMN_Start_IT+0x28>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	bf14      	ite	ne
 8005ef8:	2301      	movne	r3, #1
 8005efa:	2300      	moveq	r3, #0
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	e022      	b.n	8005f46 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	2b04      	cmp	r3, #4
 8005f04:	d109      	bne.n	8005f1a <HAL_TIMEx_PWMN_Start_IT+0x42>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	bf14      	ite	ne
 8005f12:	2301      	movne	r3, #1
 8005f14:	2300      	moveq	r3, #0
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	e015      	b.n	8005f46 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	2b08      	cmp	r3, #8
 8005f1e:	d109      	bne.n	8005f34 <HAL_TIMEx_PWMN_Start_IT+0x5c>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	bf14      	ite	ne
 8005f2c:	2301      	movne	r3, #1
 8005f2e:	2300      	moveq	r3, #0
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	e008      	b.n	8005f46 <HAL_TIMEx_PWMN_Start_IT+0x6e>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	bf14      	ite	ne
 8005f40:	2301      	movne	r3, #1
 8005f42:	2300      	moveq	r3, #0
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d001      	beq.n	8005f4e <HAL_TIMEx_PWMN_Start_IT+0x76>
  {
    return HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	e0c6      	b.n	80060dc <HAL_TIMEx_PWMN_Start_IT+0x204>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d104      	bne.n	8005f5e <HAL_TIMEx_PWMN_Start_IT+0x86>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2202      	movs	r2, #2
 8005f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f5c:	e013      	b.n	8005f86 <HAL_TIMEx_PWMN_Start_IT+0xae>
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	d104      	bne.n	8005f6e <HAL_TIMEx_PWMN_Start_IT+0x96>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2202      	movs	r2, #2
 8005f68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f6c:	e00b      	b.n	8005f86 <HAL_TIMEx_PWMN_Start_IT+0xae>
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	2b08      	cmp	r3, #8
 8005f72:	d104      	bne.n	8005f7e <HAL_TIMEx_PWMN_Start_IT+0xa6>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f7c:	e003      	b.n	8005f86 <HAL_TIMEx_PWMN_Start_IT+0xae>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2202      	movs	r2, #2
 8005f82:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	2b0c      	cmp	r3, #12
 8005f8a:	d841      	bhi.n	8006010 <HAL_TIMEx_PWMN_Start_IT+0x138>
 8005f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8005f94 <HAL_TIMEx_PWMN_Start_IT+0xbc>)
 8005f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f92:	bf00      	nop
 8005f94:	08005fc9 	.word	0x08005fc9
 8005f98:	08006011 	.word	0x08006011
 8005f9c:	08006011 	.word	0x08006011
 8005fa0:	08006011 	.word	0x08006011
 8005fa4:	08005fdb 	.word	0x08005fdb
 8005fa8:	08006011 	.word	0x08006011
 8005fac:	08006011 	.word	0x08006011
 8005fb0:	08006011 	.word	0x08006011
 8005fb4:	08005fed 	.word	0x08005fed
 8005fb8:	08006011 	.word	0x08006011
 8005fbc:	08006011 	.word	0x08006011
 8005fc0:	08006011 	.word	0x08006011
 8005fc4:	08005fff 	.word	0x08005fff
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	68da      	ldr	r2, [r3, #12]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f042 0202 	orr.w	r2, r2, #2
 8005fd6:	60da      	str	r2, [r3, #12]
      break;
 8005fd8:	e01d      	b.n	8006016 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68da      	ldr	r2, [r3, #12]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f042 0204 	orr.w	r2, r2, #4
 8005fe8:	60da      	str	r2, [r3, #12]
      break;
 8005fea:	e014      	b.n	8006016 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68da      	ldr	r2, [r3, #12]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f042 0208 	orr.w	r2, r2, #8
 8005ffa:	60da      	str	r2, [r3, #12]
      break;
 8005ffc:	e00b      	b.n	8006016 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	68da      	ldr	r2, [r3, #12]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f042 0210 	orr.w	r2, r2, #16
 800600c:	60da      	str	r2, [r3, #12]
      break;
 800600e:	e002      	b.n	8006016 <HAL_TIMEx_PWMN_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	73fb      	strb	r3, [r7, #15]
      break;
 8006014:	bf00      	nop
  }

  if (status == HAL_OK)
 8006016:	7bfb      	ldrb	r3, [r7, #15]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d15e      	bne.n	80060da <HAL_TIMEx_PWMN_Start_IT+0x202>
  {
    /* Enable the TIM Break interrupt */
    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	68da      	ldr	r2, [r3, #12]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800602a:	60da      	str	r2, [r3, #12]

    /* Enable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2204      	movs	r2, #4
 8006032:	6839      	ldr	r1, [r7, #0]
 8006034:	4618      	mov	r0, r3
 8006036:	f000 faaf 	bl	8006598 <TIM_CCxNChannelCmd>

    /* Enable the Main Output */
    __HAL_TIM_MOE_ENABLE(htim);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006048:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a25      	ldr	r2, [pc, #148]	@ (80060e4 <HAL_TIMEx_PWMN_Start_IT+0x20c>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d022      	beq.n	800609a <HAL_TIMEx_PWMN_Start_IT+0x1c2>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800605c:	d01d      	beq.n	800609a <HAL_TIMEx_PWMN_Start_IT+0x1c2>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a21      	ldr	r2, [pc, #132]	@ (80060e8 <HAL_TIMEx_PWMN_Start_IT+0x210>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d018      	beq.n	800609a <HAL_TIMEx_PWMN_Start_IT+0x1c2>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a1f      	ldr	r2, [pc, #124]	@ (80060ec <HAL_TIMEx_PWMN_Start_IT+0x214>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d013      	beq.n	800609a <HAL_TIMEx_PWMN_Start_IT+0x1c2>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	4a1e      	ldr	r2, [pc, #120]	@ (80060f0 <HAL_TIMEx_PWMN_Start_IT+0x218>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d00e      	beq.n	800609a <HAL_TIMEx_PWMN_Start_IT+0x1c2>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a1c      	ldr	r2, [pc, #112]	@ (80060f4 <HAL_TIMEx_PWMN_Start_IT+0x21c>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d009      	beq.n	800609a <HAL_TIMEx_PWMN_Start_IT+0x1c2>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a1b      	ldr	r2, [pc, #108]	@ (80060f8 <HAL_TIMEx_PWMN_Start_IT+0x220>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d004      	beq.n	800609a <HAL_TIMEx_PWMN_Start_IT+0x1c2>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a19      	ldr	r2, [pc, #100]	@ (80060fc <HAL_TIMEx_PWMN_Start_IT+0x224>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d115      	bne.n	80060c6 <HAL_TIMEx_PWMN_Start_IT+0x1ee>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689a      	ldr	r2, [r3, #8]
 80060a0:	4b17      	ldr	r3, [pc, #92]	@ (8006100 <HAL_TIMEx_PWMN_Start_IT+0x228>)
 80060a2:	4013      	ands	r3, r2
 80060a4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	2b06      	cmp	r3, #6
 80060aa:	d015      	beq.n	80060d8 <HAL_TIMEx_PWMN_Start_IT+0x200>
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060b2:	d011      	beq.n	80060d8 <HAL_TIMEx_PWMN_Start_IT+0x200>
      {
        __HAL_TIM_ENABLE(htim);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681a      	ldr	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f042 0201 	orr.w	r2, r2, #1
 80060c2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c4:	e008      	b.n	80060d8 <HAL_TIMEx_PWMN_Start_IT+0x200>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f042 0201 	orr.w	r2, r2, #1
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	e000      	b.n	80060da <HAL_TIMEx_PWMN_Start_IT+0x202>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80060da:	7bfb      	ldrb	r3, [r7, #15]
}
 80060dc:	4618      	mov	r0, r3
 80060de:	3710      	adds	r7, #16
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	40012c00 	.word	0x40012c00
 80060e8:	40000400 	.word	0x40000400
 80060ec:	40000800 	.word	0x40000800
 80060f0:	40000c00 	.word	0x40000c00
 80060f4:	40013400 	.word	0x40013400
 80060f8:	40014000 	.word	0x40014000
 80060fc:	40015000 	.word	0x40015000
 8006100:	00010007 	.word	0x00010007

08006104 <HAL_TIMEx_PWMN_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800610e:	2300      	movs	r3, #0
 8006110:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpccer;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	2b0c      	cmp	r3, #12
 8006116:	d841      	bhi.n	800619c <HAL_TIMEx_PWMN_Stop_IT+0x98>
 8006118:	a201      	add	r2, pc, #4	@ (adr r2, 8006120 <HAL_TIMEx_PWMN_Stop_IT+0x1c>)
 800611a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611e:	bf00      	nop
 8006120:	08006155 	.word	0x08006155
 8006124:	0800619d 	.word	0x0800619d
 8006128:	0800619d 	.word	0x0800619d
 800612c:	0800619d 	.word	0x0800619d
 8006130:	08006167 	.word	0x08006167
 8006134:	0800619d 	.word	0x0800619d
 8006138:	0800619d 	.word	0x0800619d
 800613c:	0800619d 	.word	0x0800619d
 8006140:	08006179 	.word	0x08006179
 8006144:	0800619d 	.word	0x0800619d
 8006148:	0800619d 	.word	0x0800619d
 800614c:	0800619d 	.word	0x0800619d
 8006150:	0800618b 	.word	0x0800618b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68da      	ldr	r2, [r3, #12]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0202 	bic.w	r2, r2, #2
 8006162:	60da      	str	r2, [r3, #12]
      break;
 8006164:	e01d      	b.n	80061a2 <HAL_TIMEx_PWMN_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68da      	ldr	r2, [r3, #12]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f022 0204 	bic.w	r2, r2, #4
 8006174:	60da      	str	r2, [r3, #12]
      break;
 8006176:	e014      	b.n	80061a2 <HAL_TIMEx_PWMN_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68da      	ldr	r2, [r3, #12]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f022 0208 	bic.w	r2, r2, #8
 8006186:	60da      	str	r2, [r3, #12]
      break;
 8006188:	e00b      	b.n	80061a2 <HAL_TIMEx_PWMN_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68da      	ldr	r2, [r3, #12]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f022 0210 	bic.w	r2, r2, #16
 8006198:	60da      	str	r2, [r3, #12]
      break;
 800619a:	e002      	b.n	80061a2 <HAL_TIMEx_PWMN_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	73fb      	strb	r3, [r7, #15]
      break;
 80061a0:	bf00      	nop
  }

  if (status == HAL_OK)
 80061a2:	7bfb      	ldrb	r3, [r7, #15]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d164      	bne.n	8006272 <HAL_TIMEx_PWMN_Stop_IT+0x16e>
  {
    /* Disable the complementary PWM output  */
    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2200      	movs	r2, #0
 80061ae:	6839      	ldr	r1, [r7, #0]
 80061b0:	4618      	mov	r0, r3
 80061b2:	f000 f9f1 	bl	8006598 <TIM_CCxNChannelCmd>

    /* Disable the TIM Break interrupt (only if no more channel is active) */
    tmpccer = htim->Instance->CCER;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	6a1b      	ldr	r3, [r3, #32]
 80061bc:	60bb      	str	r3, [r7, #8]
    if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE  | TIM_CCER_CC4NE)) == (uint32_t)RESET)
 80061be:	68ba      	ldr	r2, [r7, #8]
 80061c0:	f244 4344 	movw	r3, #17476	@ 0x4444
 80061c4:	4013      	ands	r3, r2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d107      	bne.n	80061da <HAL_TIMEx_PWMN_Stop_IT+0xd6>
    {
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68da      	ldr	r2, [r3, #12]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061d8:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	6a1a      	ldr	r2, [r3, #32]
 80061e0:	f241 1311 	movw	r3, #4369	@ 0x1111
 80061e4:	4013      	ands	r3, r2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10f      	bne.n	800620a <HAL_TIMEx_PWMN_Stop_IT+0x106>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	6a1a      	ldr	r2, [r3, #32]
 80061f0:	f244 4344 	movw	r3, #17476	@ 0x4444
 80061f4:	4013      	ands	r3, r2
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d107      	bne.n	800620a <HAL_TIMEx_PWMN_Stop_IT+0x106>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006208:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6a1a      	ldr	r2, [r3, #32]
 8006210:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006214:	4013      	ands	r3, r2
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10f      	bne.n	800623a <HAL_TIMEx_PWMN_Stop_IT+0x136>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	6a1a      	ldr	r2, [r3, #32]
 8006220:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006224:	4013      	ands	r3, r2
 8006226:	2b00      	cmp	r3, #0
 8006228:	d107      	bne.n	800623a <HAL_TIMEx_PWMN_Stop_IT+0x136>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 0201 	bic.w	r2, r2, #1
 8006238:	601a      	str	r2, [r3, #0]

    /* Set the TIM complementary channel state */
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d104      	bne.n	800624a <HAL_TIMEx_PWMN_Stop_IT+0x146>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006248:	e013      	b.n	8006272 <HAL_TIMEx_PWMN_Stop_IT+0x16e>
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	2b04      	cmp	r3, #4
 800624e:	d104      	bne.n	800625a <HAL_TIMEx_PWMN_Stop_IT+0x156>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2201      	movs	r2, #1
 8006254:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006258:	e00b      	b.n	8006272 <HAL_TIMEx_PWMN_Stop_IT+0x16e>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b08      	cmp	r3, #8
 800625e:	d104      	bne.n	800626a <HAL_TIMEx_PWMN_Stop_IT+0x166>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006268:	e003      	b.n	8006272 <HAL_TIMEx_PWMN_Stop_IT+0x16e>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2201      	movs	r2, #1
 800626e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

  /* Return function status */
  return status;
 8006272:	7bfb      	ldrb	r3, [r7, #15]
}
 8006274:	4618      	mov	r0, r3
 8006276:	3710      	adds	r7, #16
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}

0800627c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800627c:	b480      	push	{r7}
 800627e:	b085      	sub	sp, #20
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800628c:	2b01      	cmp	r3, #1
 800628e:	d101      	bne.n	8006294 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006290:	2302      	movs	r3, #2
 8006292:	e074      	b.n	800637e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2202      	movs	r2, #2
 80062a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a34      	ldr	r2, [pc, #208]	@ (800638c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d009      	beq.n	80062d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a33      	ldr	r2, [pc, #204]	@ (8006390 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d004      	beq.n	80062d2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a31      	ldr	r2, [pc, #196]	@ (8006394 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d108      	bne.n	80062e4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80062d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80062ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a21      	ldr	r2, [pc, #132]	@ (800638c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d022      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006314:	d01d      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a1f      	ldr	r2, [pc, #124]	@ (8006398 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d018      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a1d      	ldr	r2, [pc, #116]	@ (800639c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d013      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a1c      	ldr	r2, [pc, #112]	@ (80063a0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d00e      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a15      	ldr	r2, [pc, #84]	@ (8006390 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d009      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a18      	ldr	r2, [pc, #96]	@ (80063a4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d004      	beq.n	8006352 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a11      	ldr	r2, [pc, #68]	@ (8006394 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d10c      	bne.n	800636c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006358:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	4313      	orrs	r3, r2
 8006362:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	68ba      	ldr	r2, [r7, #8]
 800636a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800637c:	2300      	movs	r3, #0
}
 800637e:	4618      	mov	r0, r3
 8006380:	3714      	adds	r7, #20
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	40012c00 	.word	0x40012c00
 8006390:	40013400 	.word	0x40013400
 8006394:	40015000 	.word	0x40015000
 8006398:	40000400 	.word	0x40000400
 800639c:	40000800 	.word	0x40000800
 80063a0:	40000c00 	.word	0x40000c00
 80063a4:	40014000 	.word	0x40014000

080063a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80063b2:	2300      	movs	r3, #0
 80063b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d101      	bne.n	80063c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80063c0:	2302      	movs	r3, #2
 80063c2:	e096      	b.n	80064f2 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	4313      	orrs	r3, r2
 80063d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	4313      	orrs	r3, r2
 80063f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4313      	orrs	r3, r2
 8006402:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	4313      	orrs	r3, r2
 8006410:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	4313      	orrs	r3, r2
 800641e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	699b      	ldr	r3, [r3, #24]
 8006438:	041b      	lsls	r3, r3, #16
 800643a:	4313      	orrs	r3, r2
 800643c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a2f      	ldr	r2, [pc, #188]	@ (8006500 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d009      	beq.n	800645c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a2d      	ldr	r2, [pc, #180]	@ (8006504 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d004      	beq.n	800645c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a2c      	ldr	r2, [pc, #176]	@ (8006508 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d106      	bne.n	800646a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	4a24      	ldr	r2, [pc, #144]	@ (8006500 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d009      	beq.n	8006488 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a22      	ldr	r2, [pc, #136]	@ (8006504 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d004      	beq.n	8006488 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a21      	ldr	r2, [pc, #132]	@ (8006508 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d12b      	bne.n	80064e0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006492:	051b      	lsls	r3, r3, #20
 8006494:	4313      	orrs	r3, r2
 8006496:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	6a1b      	ldr	r3, [r3, #32]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b0:	4313      	orrs	r3, r2
 80064b2:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a11      	ldr	r2, [pc, #68]	@ (8006500 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d009      	beq.n	80064d2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a10      	ldr	r2, [pc, #64]	@ (8006504 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d004      	beq.n	80064d2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a0e      	ldr	r2, [pc, #56]	@ (8006508 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d106      	bne.n	80064e0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064dc:	4313      	orrs	r3, r2
 80064de:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3714      	adds	r7, #20
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	40012c00 	.word	0x40012c00
 8006504:	40013400 	.word	0x40013400
 8006508:	40015000 	.word	0x40015000

0800650c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006514:	bf00      	nop
 8006516:	370c      	adds	r7, #12
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr

08006520 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006528:	bf00      	nop
 800652a:	370c      	adds	r7, #12
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800653c:	bf00      	nop
 800653e:	370c      	adds	r7, #12
 8006540:	46bd      	mov	sp, r7
 8006542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006546:	4770      	bx	lr

08006548 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006564:	bf00      	nop
 8006566:	370c      	adds	r7, #12
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006582:	4770      	bx	lr

08006584 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006584:	b480      	push	{r7}
 8006586:	b083      	sub	sp, #12
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800658c:	bf00      	nop
 800658e:	370c      	adds	r7, #12
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	f003 031f 	and.w	r3, r3, #31
 80065aa:	2204      	movs	r2, #4
 80065ac:	fa02 f303 	lsl.w	r3, r2, r3
 80065b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6a1a      	ldr	r2, [r3, #32]
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	43db      	mvns	r3, r3
 80065ba:	401a      	ands	r2, r3
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6a1a      	ldr	r2, [r3, #32]
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 031f 	and.w	r3, r3, #31
 80065ca:	6879      	ldr	r1, [r7, #4]
 80065cc:	fa01 f303 	lsl.w	r3, r1, r3
 80065d0:	431a      	orrs	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	621a      	str	r2, [r3, #32]
}
 80065d6:	bf00      	nop
 80065d8:	371c      	adds	r7, #28
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b082      	sub	sp, #8
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d101      	bne.n	80065f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e042      	b.n	800667a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d106      	bne.n	800660c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f7fa ff38 	bl	800147c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2224      	movs	r2, #36	@ 0x24
 8006610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f022 0201 	bic.w	r2, r2, #1
 8006622:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fc51 	bl	8006ecc <UART_SetConfig>
 800662a:	4603      	mov	r3, r0
 800662c:	2b01      	cmp	r3, #1
 800662e:	d101      	bne.n	8006634 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e022      	b.n	800667a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006638:	2b00      	cmp	r3, #0
 800663a:	d002      	beq.n	8006642 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 ff41 	bl	80074c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	685a      	ldr	r2, [r3, #4]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006650:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	689a      	ldr	r2, [r3, #8]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006660:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f042 0201 	orr.w	r2, r2, #1
 8006670:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 ffc8 	bl	8007608 <UART_CheckIdleState>
 8006678:	4603      	mov	r3, r0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3708      	adds	r7, #8
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}

08006682 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006682:	b580      	push	{r7, lr}
 8006684:	b08a      	sub	sp, #40	@ 0x28
 8006686:	af02      	add	r7, sp, #8
 8006688:	60f8      	str	r0, [r7, #12]
 800668a:	60b9      	str	r1, [r7, #8]
 800668c:	603b      	str	r3, [r7, #0]
 800668e:	4613      	mov	r3, r2
 8006690:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006698:	2b20      	cmp	r3, #32
 800669a:	f040 8083 	bne.w	80067a4 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d002      	beq.n	80066aa <HAL_UART_Transmit+0x28>
 80066a4:	88fb      	ldrh	r3, [r7, #6]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d101      	bne.n	80066ae <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e07b      	b.n	80067a6 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d101      	bne.n	80066bc <HAL_UART_Transmit+0x3a>
 80066b8:	2302      	movs	r3, #2
 80066ba:	e074      	b.n	80067a6 <HAL_UART_Transmit+0x124>
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2221      	movs	r2, #33	@ 0x21
 80066d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80066d4:	f7fb fa20 	bl	8001b18 <HAL_GetTick>
 80066d8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	88fa      	ldrh	r2, [r7, #6]
 80066de:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	88fa      	ldrh	r2, [r7, #6]
 80066e6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066f2:	d108      	bne.n	8006706 <HAL_UART_Transmit+0x84>
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d104      	bne.n	8006706 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80066fc:	2300      	movs	r3, #0
 80066fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	61bb      	str	r3, [r7, #24]
 8006704:	e003      	b.n	800670e <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800670a:	2300      	movs	r3, #0
 800670c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    while (huart->TxXferCount > 0U)
 8006716:	e02c      	b.n	8006772 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	9300      	str	r3, [sp, #0]
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	2200      	movs	r2, #0
 8006720:	2180      	movs	r1, #128	@ 0x80
 8006722:	68f8      	ldr	r0, [r7, #12]
 8006724:	f000 ffbb 	bl	800769e <UART_WaitOnFlagUntilTimeout>
 8006728:	4603      	mov	r3, r0
 800672a:	2b00      	cmp	r3, #0
 800672c:	d001      	beq.n	8006732 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e039      	b.n	80067a6 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d10b      	bne.n	8006750 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	881b      	ldrh	r3, [r3, #0]
 800673c:	461a      	mov	r2, r3
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006746:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006748:	69bb      	ldr	r3, [r7, #24]
 800674a:	3302      	adds	r3, #2
 800674c:	61bb      	str	r3, [r7, #24]
 800674e:	e007      	b.n	8006760 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	781a      	ldrb	r2, [r3, #0]
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	3301      	adds	r3, #1
 800675e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006766:	b29b      	uxth	r3, r3
 8006768:	3b01      	subs	r3, #1
 800676a:	b29a      	uxth	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006778:	b29b      	uxth	r3, r3
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1cc      	bne.n	8006718 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	9300      	str	r3, [sp, #0]
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	2200      	movs	r2, #0
 8006786:	2140      	movs	r1, #64	@ 0x40
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f000 ff88 	bl	800769e <UART_WaitOnFlagUntilTimeout>
 800678e:	4603      	mov	r3, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d001      	beq.n	8006798 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8006794:	2303      	movs	r3, #3
 8006796:	e006      	b.n	80067a6 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2220      	movs	r2, #32
 800679c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 80067a0:	2300      	movs	r3, #0
 80067a2:	e000      	b.n	80067a6 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80067a4:	2302      	movs	r3, #2
  }
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3720      	adds	r7, #32
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
	...

080067b0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b08a      	sub	sp, #40	@ 0x28
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	4613      	mov	r3, r2
 80067bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c4:	2b20      	cmp	r3, #32
 80067c6:	d142      	bne.n	800684e <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d002      	beq.n	80067d4 <HAL_UART_Receive_IT+0x24>
 80067ce:	88fb      	ldrh	r3, [r7, #6]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d101      	bne.n	80067d8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e03b      	b.n	8006850 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d101      	bne.n	80067e6 <HAL_UART_Receive_IT+0x36>
 80067e2:	2302      	movs	r3, #2
 80067e4:	e034      	b.n	8006850 <HAL_UART_Receive_IT+0xa0>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a17      	ldr	r2, [pc, #92]	@ (8006858 <HAL_UART_Receive_IT+0xa8>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d01f      	beq.n	800683e <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006808:	2b00      	cmp	r3, #0
 800680a:	d018      	beq.n	800683e <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	e853 3f00 	ldrex	r3, [r3]
 8006818:	613b      	str	r3, [r7, #16]
   return(result);
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006820:	627b      	str	r3, [r7, #36]	@ 0x24
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	461a      	mov	r2, r3
 8006828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682a:	623b      	str	r3, [r7, #32]
 800682c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682e:	69f9      	ldr	r1, [r7, #28]
 8006830:	6a3a      	ldr	r2, [r7, #32]
 8006832:	e841 2300 	strex	r3, r2, [r1]
 8006836:	61bb      	str	r3, [r7, #24]
   return(result);
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1e6      	bne.n	800680c <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800683e:	88fb      	ldrh	r3, [r7, #6]
 8006840:	461a      	mov	r2, r3
 8006842:	68b9      	ldr	r1, [r7, #8]
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f000 fff3 	bl	8007830 <UART_Start_Receive_IT>
 800684a:	4603      	mov	r3, r0
 800684c:	e000      	b.n	8006850 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800684e:	2302      	movs	r3, #2
  }
}
 8006850:	4618      	mov	r0, r3
 8006852:	3728      	adds	r7, #40	@ 0x28
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}
 8006858:	40008000 	.word	0x40008000

0800685c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b0ba      	sub	sp, #232	@ 0xe8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	69db      	ldr	r3, [r3, #28]
 800686a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006882:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006886:	f640 030f 	movw	r3, #2063	@ 0x80f
 800688a:	4013      	ands	r3, r2
 800688c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006890:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006894:	2b00      	cmp	r3, #0
 8006896:	d11b      	bne.n	80068d0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800689c:	f003 0320 	and.w	r3, r3, #32
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d015      	beq.n	80068d0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80068a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068a8:	f003 0320 	and.w	r3, r3, #32
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d105      	bne.n	80068bc <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80068b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d009      	beq.n	80068d0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	f000 82d6 	beq.w	8006e72 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	4798      	blx	r3
      }
      return;
 80068ce:	e2d0      	b.n	8006e72 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80068d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f000 811f 	beq.w	8006b18 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80068da:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80068de:	4b8b      	ldr	r3, [pc, #556]	@ (8006b0c <HAL_UART_IRQHandler+0x2b0>)
 80068e0:	4013      	ands	r3, r2
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d106      	bne.n	80068f4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80068e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80068ea:	4b89      	ldr	r3, [pc, #548]	@ (8006b10 <HAL_UART_IRQHandler+0x2b4>)
 80068ec:	4013      	ands	r3, r2
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f000 8112 	beq.w	8006b18 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80068f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068f8:	f003 0301 	and.w	r3, r3, #1
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d011      	beq.n	8006924 <HAL_UART_IRQHandler+0xc8>
 8006900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006908:	2b00      	cmp	r3, #0
 800690a:	d00b      	beq.n	8006924 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	2201      	movs	r2, #1
 8006912:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800691a:	f043 0201 	orr.w	r2, r3, #1
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006924:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006928:	f003 0302 	and.w	r3, r3, #2
 800692c:	2b00      	cmp	r3, #0
 800692e:	d011      	beq.n	8006954 <HAL_UART_IRQHandler+0xf8>
 8006930:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006934:	f003 0301 	and.w	r3, r3, #1
 8006938:	2b00      	cmp	r3, #0
 800693a:	d00b      	beq.n	8006954 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2202      	movs	r2, #2
 8006942:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800694a:	f043 0204 	orr.w	r2, r3, #4
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006958:	f003 0304 	and.w	r3, r3, #4
 800695c:	2b00      	cmp	r3, #0
 800695e:	d011      	beq.n	8006984 <HAL_UART_IRQHandler+0x128>
 8006960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006964:	f003 0301 	and.w	r3, r3, #1
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00b      	beq.n	8006984 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2204      	movs	r2, #4
 8006972:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800697a:	f043 0202 	orr.w	r2, r3, #2
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006988:	f003 0308 	and.w	r3, r3, #8
 800698c:	2b00      	cmp	r3, #0
 800698e:	d017      	beq.n	80069c0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006994:	f003 0320 	and.w	r3, r3, #32
 8006998:	2b00      	cmp	r3, #0
 800699a:	d105      	bne.n	80069a8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800699c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80069a0:	4b5a      	ldr	r3, [pc, #360]	@ (8006b0c <HAL_UART_IRQHandler+0x2b0>)
 80069a2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00b      	beq.n	80069c0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2208      	movs	r2, #8
 80069ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069b6:	f043 0208 	orr.w	r2, r3, #8
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80069c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d012      	beq.n	80069f2 <HAL_UART_IRQHandler+0x196>
 80069cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d00c      	beq.n	80069f2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069e8:	f043 0220 	orr.w	r2, r3, #32
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	f000 823c 	beq.w	8006e76 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80069fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a02:	f003 0320 	and.w	r3, r3, #32
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d013      	beq.n	8006a32 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a0e:	f003 0320 	and.w	r3, r3, #32
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d105      	bne.n	8006a22 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d007      	beq.n	8006a32 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d003      	beq.n	8006a32 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a38:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a46:	2b40      	cmp	r3, #64	@ 0x40
 8006a48:	d005      	beq.n	8006a56 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006a4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a4e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d04f      	beq.n	8006af6 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f001 f814 	bl	8007a84 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a66:	2b40      	cmp	r3, #64	@ 0x40
 8006a68:	d141      	bne.n	8006aee <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	3308      	adds	r3, #8
 8006a70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a78:	e853 3f00 	ldrex	r3, [r3]
 8006a7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006a80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	3308      	adds	r3, #8
 8006a92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006a96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006a9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006aa2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006aa6:	e841 2300 	strex	r3, r2, [r1]
 8006aaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006aae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1d9      	bne.n	8006a6a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d013      	beq.n	8006ae6 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ac2:	4a14      	ldr	r2, [pc, #80]	@ (8006b14 <HAL_UART_IRQHandler+0x2b8>)
 8006ac4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7fc fa73 	bl	8002fb6 <HAL_DMA_Abort_IT>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d017      	beq.n	8006b06 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 8006ae0:	4610      	mov	r0, r2
 8006ae2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ae4:	e00f      	b.n	8006b06 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 f9da 	bl	8006ea0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aec:	e00b      	b.n	8006b06 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f000 f9d6 	bl	8006ea0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006af4:	e007      	b.n	8006b06 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f9d2 	bl	8006ea0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 8006b04:	e1b7      	b.n	8006e76 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b06:	bf00      	nop
    return;
 8006b08:	e1b5      	b.n	8006e76 <HAL_UART_IRQHandler+0x61a>
 8006b0a:	bf00      	nop
 8006b0c:	10000001 	.word	0x10000001
 8006b10:	04000120 	.word	0x04000120
 8006b14:	08007b51 	.word	0x08007b51

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	f040 814a 	bne.w	8006db6 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b26:	f003 0310 	and.w	r3, r3, #16
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 8143 	beq.w	8006db6 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b34:	f003 0310 	and.w	r3, r3, #16
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	f000 813c 	beq.w	8006db6 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2210      	movs	r2, #16
 8006b44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b50:	2b40      	cmp	r3, #64	@ 0x40
 8006b52:	f040 80b5 	bne.w	8006cc0 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b62:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f000 8187 	beq.w	8006e7a <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b76:	429a      	cmp	r2, r3
 8006b78:	f080 817f 	bcs.w	8006e7a <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b82:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0320 	and.w	r3, r3, #32
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	f040 8086 	bne.w	8006ca4 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ba4:	e853 3f00 	ldrex	r3, [r3]
 8006ba8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006bac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006bc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006bc6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006bce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006bd2:	e841 2300 	strex	r3, r2, [r1]
 8006bd6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006bda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1da      	bne.n	8006b98 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3308      	adds	r3, #8
 8006be8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006bec:	e853 3f00 	ldrex	r3, [r3]
 8006bf0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006bf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006bf4:	f023 0301 	bic.w	r3, r3, #1
 8006bf8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	3308      	adds	r3, #8
 8006c02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006c06:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006c0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006c0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006c12:	e841 2300 	strex	r3, r2, [r1]
 8006c16:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006c18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1e1      	bne.n	8006be2 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	3308      	adds	r3, #8
 8006c24:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c28:	e853 3f00 	ldrex	r3, [r3]
 8006c2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	3308      	adds	r3, #8
 8006c3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006c42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006c44:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c46:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c48:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006c4a:	e841 2300 	strex	r3, r2, [r1]
 8006c4e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006c50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1e3      	bne.n	8006c1e <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2220      	movs	r2, #32
 8006c5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c6c:	e853 3f00 	ldrex	r3, [r3]
 8006c70:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c74:	f023 0310 	bic.w	r3, r3, #16
 8006c78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	461a      	mov	r2, r3
 8006c82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c88:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c8a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c8e:	e841 2300 	strex	r3, r2, [r1]
 8006c92:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1e4      	bne.n	8006c64 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7fc f930 	bl	8002f04 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 f8fb 	bl	8006eb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006cbe:	e0dc      	b.n	8006e7a <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f000 80ce 	beq.w	8006e7e <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8006ce2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	f000 80c9 	beq.w	8006e7e <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cf4:	e853 3f00 	ldrex	r3, [r3]
 8006cf8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	461a      	mov	r2, r3
 8006d0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d10:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d16:	e841 2300 	strex	r3, r2, [r1]
 8006d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1e4      	bne.n	8006cec <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	3308      	adds	r3, #8
 8006d28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d2c:	e853 3f00 	ldrex	r3, [r3]
 8006d30:	623b      	str	r3, [r7, #32]
   return(result);
 8006d32:	6a3b      	ldr	r3, [r7, #32]
 8006d34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d38:	f023 0301 	bic.w	r3, r3, #1
 8006d3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3308      	adds	r3, #8
 8006d46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006d4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d52:	e841 2300 	strex	r3, r2, [r1]
 8006d56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1e1      	bne.n	8006d22 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2220      	movs	r2, #32
 8006d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	e853 3f00 	ldrex	r3, [r3]
 8006d7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f023 0310 	bic.w	r3, r3, #16
 8006d86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006d94:	61fb      	str	r3, [r7, #28]
 8006d96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d98:	69b9      	ldr	r1, [r7, #24]
 8006d9a:	69fa      	ldr	r2, [r7, #28]
 8006d9c:	e841 2300 	strex	r3, r2, [r1]
 8006da0:	617b      	str	r3, [r7, #20]
   return(result);
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1e4      	bne.n	8006d72 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006da8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006dac:	4619      	mov	r1, r3
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 f880 	bl	8006eb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006db4:	e063      	b.n	8006e7e <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00e      	beq.n	8006de0 <HAL_UART_IRQHandler+0x584>
 8006dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d008      	beq.n	8006de0 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006dd6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f001 fb57 	bl	800848c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006dde:	e051      	b.n	8006e84 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006de4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d014      	beq.n	8006e16 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006df0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d105      	bne.n	8006e04 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006df8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dfc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d008      	beq.n	8006e16 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d03a      	beq.n	8006e82 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	4798      	blx	r3
    }
    return;
 8006e14:	e035      	b.n	8006e82 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d009      	beq.n	8006e36 <HAL_UART_IRQHandler+0x5da>
 8006e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d003      	beq.n	8006e36 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fea4 	bl	8007b7c <UART_EndTransmit_IT>
    return;
 8006e34:	e026      	b.n	8006e84 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006e36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d009      	beq.n	8006e56 <HAL_UART_IRQHandler+0x5fa>
 8006e42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e46:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d003      	beq.n	8006e56 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f001 fb30 	bl	80084b4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e54:	e016      	b.n	8006e84 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d010      	beq.n	8006e84 <HAL_UART_IRQHandler+0x628>
 8006e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	da0c      	bge.n	8006e84 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f001 fb18 	bl	80084a0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e70:	e008      	b.n	8006e84 <HAL_UART_IRQHandler+0x628>
      return;
 8006e72:	bf00      	nop
 8006e74:	e006      	b.n	8006e84 <HAL_UART_IRQHandler+0x628>
    return;
 8006e76:	bf00      	nop
 8006e78:	e004      	b.n	8006e84 <HAL_UART_IRQHandler+0x628>
      return;
 8006e7a:	bf00      	nop
 8006e7c:	e002      	b.n	8006e84 <HAL_UART_IRQHandler+0x628>
      return;
 8006e7e:	bf00      	nop
 8006e80:	e000      	b.n	8006e84 <HAL_UART_IRQHandler+0x628>
    return;
 8006e82:	bf00      	nop
  }
}
 8006e84:	37e8      	adds	r7, #232	@ 0xe8
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop

08006e8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006e94:	bf00      	nop
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006ea8:	bf00      	nop
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006ec0:	bf00      	nop
 8006ec2:	370c      	adds	r7, #12
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr

08006ecc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ecc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ed0:	b08c      	sub	sp, #48	@ 0x30
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	691b      	ldr	r3, [r3, #16]
 8006ee4:	431a      	orrs	r2, r3
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	695b      	ldr	r3, [r3, #20]
 8006eea:	431a      	orrs	r2, r3
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	69db      	ldr	r3, [r3, #28]
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	4baa      	ldr	r3, [pc, #680]	@ (80071a4 <UART_SetConfig+0x2d8>)
 8006efc:	4013      	ands	r3, r2
 8006efe:	697a      	ldr	r2, [r7, #20]
 8006f00:	6812      	ldr	r2, [r2, #0]
 8006f02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f04:	430b      	orrs	r3, r1
 8006f06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	68da      	ldr	r2, [r3, #12]
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	430a      	orrs	r2, r1
 8006f1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a9f      	ldr	r2, [pc, #636]	@ (80071a8 <UART_SetConfig+0x2dc>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d004      	beq.n	8006f38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f34:	4313      	orrs	r3, r2
 8006f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006f42:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006f46:	697a      	ldr	r2, [r7, #20]
 8006f48:	6812      	ldr	r2, [r2, #0]
 8006f4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f4c:	430b      	orrs	r3, r1
 8006f4e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f56:	f023 010f 	bic.w	r1, r3, #15
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	430a      	orrs	r2, r1
 8006f64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a90      	ldr	r2, [pc, #576]	@ (80071ac <UART_SetConfig+0x2e0>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d125      	bne.n	8006fbc <UART_SetConfig+0xf0>
 8006f70:	4b8f      	ldr	r3, [pc, #572]	@ (80071b0 <UART_SetConfig+0x2e4>)
 8006f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f76:	f003 0303 	and.w	r3, r3, #3
 8006f7a:	2b03      	cmp	r3, #3
 8006f7c:	d81a      	bhi.n	8006fb4 <UART_SetConfig+0xe8>
 8006f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f84 <UART_SetConfig+0xb8>)
 8006f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f84:	08006f95 	.word	0x08006f95
 8006f88:	08006fa5 	.word	0x08006fa5
 8006f8c:	08006f9d 	.word	0x08006f9d
 8006f90:	08006fad 	.word	0x08006fad
 8006f94:	2301      	movs	r3, #1
 8006f96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f9a:	e116      	b.n	80071ca <UART_SetConfig+0x2fe>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fa2:	e112      	b.n	80071ca <UART_SetConfig+0x2fe>
 8006fa4:	2304      	movs	r3, #4
 8006fa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006faa:	e10e      	b.n	80071ca <UART_SetConfig+0x2fe>
 8006fac:	2308      	movs	r3, #8
 8006fae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fb2:	e10a      	b.n	80071ca <UART_SetConfig+0x2fe>
 8006fb4:	2310      	movs	r3, #16
 8006fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fba:	e106      	b.n	80071ca <UART_SetConfig+0x2fe>
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a7c      	ldr	r2, [pc, #496]	@ (80071b4 <UART_SetConfig+0x2e8>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d138      	bne.n	8007038 <UART_SetConfig+0x16c>
 8006fc6:	4b7a      	ldr	r3, [pc, #488]	@ (80071b0 <UART_SetConfig+0x2e4>)
 8006fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fcc:	f003 030c 	and.w	r3, r3, #12
 8006fd0:	2b0c      	cmp	r3, #12
 8006fd2:	d82d      	bhi.n	8007030 <UART_SetConfig+0x164>
 8006fd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006fdc <UART_SetConfig+0x110>)
 8006fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fda:	bf00      	nop
 8006fdc:	08007011 	.word	0x08007011
 8006fe0:	08007031 	.word	0x08007031
 8006fe4:	08007031 	.word	0x08007031
 8006fe8:	08007031 	.word	0x08007031
 8006fec:	08007021 	.word	0x08007021
 8006ff0:	08007031 	.word	0x08007031
 8006ff4:	08007031 	.word	0x08007031
 8006ff8:	08007031 	.word	0x08007031
 8006ffc:	08007019 	.word	0x08007019
 8007000:	08007031 	.word	0x08007031
 8007004:	08007031 	.word	0x08007031
 8007008:	08007031 	.word	0x08007031
 800700c:	08007029 	.word	0x08007029
 8007010:	2300      	movs	r3, #0
 8007012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007016:	e0d8      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007018:	2302      	movs	r3, #2
 800701a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800701e:	e0d4      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007020:	2304      	movs	r3, #4
 8007022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007026:	e0d0      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007028:	2308      	movs	r3, #8
 800702a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800702e:	e0cc      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007030:	2310      	movs	r3, #16
 8007032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007036:	e0c8      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a5e      	ldr	r2, [pc, #376]	@ (80071b8 <UART_SetConfig+0x2ec>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d125      	bne.n	800708e <UART_SetConfig+0x1c2>
 8007042:	4b5b      	ldr	r3, [pc, #364]	@ (80071b0 <UART_SetConfig+0x2e4>)
 8007044:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007048:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800704c:	2b30      	cmp	r3, #48	@ 0x30
 800704e:	d016      	beq.n	800707e <UART_SetConfig+0x1b2>
 8007050:	2b30      	cmp	r3, #48	@ 0x30
 8007052:	d818      	bhi.n	8007086 <UART_SetConfig+0x1ba>
 8007054:	2b20      	cmp	r3, #32
 8007056:	d00a      	beq.n	800706e <UART_SetConfig+0x1a2>
 8007058:	2b20      	cmp	r3, #32
 800705a:	d814      	bhi.n	8007086 <UART_SetConfig+0x1ba>
 800705c:	2b00      	cmp	r3, #0
 800705e:	d002      	beq.n	8007066 <UART_SetConfig+0x19a>
 8007060:	2b10      	cmp	r3, #16
 8007062:	d008      	beq.n	8007076 <UART_SetConfig+0x1aa>
 8007064:	e00f      	b.n	8007086 <UART_SetConfig+0x1ba>
 8007066:	2300      	movs	r3, #0
 8007068:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800706c:	e0ad      	b.n	80071ca <UART_SetConfig+0x2fe>
 800706e:	2302      	movs	r3, #2
 8007070:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007074:	e0a9      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007076:	2304      	movs	r3, #4
 8007078:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800707c:	e0a5      	b.n	80071ca <UART_SetConfig+0x2fe>
 800707e:	2308      	movs	r3, #8
 8007080:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007084:	e0a1      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007086:	2310      	movs	r3, #16
 8007088:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800708c:	e09d      	b.n	80071ca <UART_SetConfig+0x2fe>
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a4a      	ldr	r2, [pc, #296]	@ (80071bc <UART_SetConfig+0x2f0>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d125      	bne.n	80070e4 <UART_SetConfig+0x218>
 8007098:	4b45      	ldr	r3, [pc, #276]	@ (80071b0 <UART_SetConfig+0x2e4>)
 800709a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800709e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80070a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80070a4:	d016      	beq.n	80070d4 <UART_SetConfig+0x208>
 80070a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80070a8:	d818      	bhi.n	80070dc <UART_SetConfig+0x210>
 80070aa:	2b80      	cmp	r3, #128	@ 0x80
 80070ac:	d00a      	beq.n	80070c4 <UART_SetConfig+0x1f8>
 80070ae:	2b80      	cmp	r3, #128	@ 0x80
 80070b0:	d814      	bhi.n	80070dc <UART_SetConfig+0x210>
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d002      	beq.n	80070bc <UART_SetConfig+0x1f0>
 80070b6:	2b40      	cmp	r3, #64	@ 0x40
 80070b8:	d008      	beq.n	80070cc <UART_SetConfig+0x200>
 80070ba:	e00f      	b.n	80070dc <UART_SetConfig+0x210>
 80070bc:	2300      	movs	r3, #0
 80070be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070c2:	e082      	b.n	80071ca <UART_SetConfig+0x2fe>
 80070c4:	2302      	movs	r3, #2
 80070c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ca:	e07e      	b.n	80071ca <UART_SetConfig+0x2fe>
 80070cc:	2304      	movs	r3, #4
 80070ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070d2:	e07a      	b.n	80071ca <UART_SetConfig+0x2fe>
 80070d4:	2308      	movs	r3, #8
 80070d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070da:	e076      	b.n	80071ca <UART_SetConfig+0x2fe>
 80070dc:	2310      	movs	r3, #16
 80070de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070e2:	e072      	b.n	80071ca <UART_SetConfig+0x2fe>
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a35      	ldr	r2, [pc, #212]	@ (80071c0 <UART_SetConfig+0x2f4>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d12a      	bne.n	8007144 <UART_SetConfig+0x278>
 80070ee:	4b30      	ldr	r3, [pc, #192]	@ (80071b0 <UART_SetConfig+0x2e4>)
 80070f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070fc:	d01a      	beq.n	8007134 <UART_SetConfig+0x268>
 80070fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007102:	d81b      	bhi.n	800713c <UART_SetConfig+0x270>
 8007104:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007108:	d00c      	beq.n	8007124 <UART_SetConfig+0x258>
 800710a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800710e:	d815      	bhi.n	800713c <UART_SetConfig+0x270>
 8007110:	2b00      	cmp	r3, #0
 8007112:	d003      	beq.n	800711c <UART_SetConfig+0x250>
 8007114:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007118:	d008      	beq.n	800712c <UART_SetConfig+0x260>
 800711a:	e00f      	b.n	800713c <UART_SetConfig+0x270>
 800711c:	2300      	movs	r3, #0
 800711e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007122:	e052      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007124:	2302      	movs	r3, #2
 8007126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800712a:	e04e      	b.n	80071ca <UART_SetConfig+0x2fe>
 800712c:	2304      	movs	r3, #4
 800712e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007132:	e04a      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007134:	2308      	movs	r3, #8
 8007136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800713a:	e046      	b.n	80071ca <UART_SetConfig+0x2fe>
 800713c:	2310      	movs	r3, #16
 800713e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007142:	e042      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a17      	ldr	r2, [pc, #92]	@ (80071a8 <UART_SetConfig+0x2dc>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d13a      	bne.n	80071c4 <UART_SetConfig+0x2f8>
 800714e:	4b18      	ldr	r3, [pc, #96]	@ (80071b0 <UART_SetConfig+0x2e4>)
 8007150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007154:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007158:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800715c:	d01a      	beq.n	8007194 <UART_SetConfig+0x2c8>
 800715e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007162:	d81b      	bhi.n	800719c <UART_SetConfig+0x2d0>
 8007164:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007168:	d00c      	beq.n	8007184 <UART_SetConfig+0x2b8>
 800716a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800716e:	d815      	bhi.n	800719c <UART_SetConfig+0x2d0>
 8007170:	2b00      	cmp	r3, #0
 8007172:	d003      	beq.n	800717c <UART_SetConfig+0x2b0>
 8007174:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007178:	d008      	beq.n	800718c <UART_SetConfig+0x2c0>
 800717a:	e00f      	b.n	800719c <UART_SetConfig+0x2d0>
 800717c:	2300      	movs	r3, #0
 800717e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007182:	e022      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007184:	2302      	movs	r3, #2
 8007186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800718a:	e01e      	b.n	80071ca <UART_SetConfig+0x2fe>
 800718c:	2304      	movs	r3, #4
 800718e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007192:	e01a      	b.n	80071ca <UART_SetConfig+0x2fe>
 8007194:	2308      	movs	r3, #8
 8007196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800719a:	e016      	b.n	80071ca <UART_SetConfig+0x2fe>
 800719c:	2310      	movs	r3, #16
 800719e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071a2:	e012      	b.n	80071ca <UART_SetConfig+0x2fe>
 80071a4:	cfff69f3 	.word	0xcfff69f3
 80071a8:	40008000 	.word	0x40008000
 80071ac:	40013800 	.word	0x40013800
 80071b0:	40021000 	.word	0x40021000
 80071b4:	40004400 	.word	0x40004400
 80071b8:	40004800 	.word	0x40004800
 80071bc:	40004c00 	.word	0x40004c00
 80071c0:	40005000 	.word	0x40005000
 80071c4:	2310      	movs	r3, #16
 80071c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4aae      	ldr	r2, [pc, #696]	@ (8007488 <UART_SetConfig+0x5bc>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	f040 8097 	bne.w	8007304 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80071d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80071da:	2b08      	cmp	r3, #8
 80071dc:	d823      	bhi.n	8007226 <UART_SetConfig+0x35a>
 80071de:	a201      	add	r2, pc, #4	@ (adr r2, 80071e4 <UART_SetConfig+0x318>)
 80071e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071e4:	08007209 	.word	0x08007209
 80071e8:	08007227 	.word	0x08007227
 80071ec:	08007211 	.word	0x08007211
 80071f0:	08007227 	.word	0x08007227
 80071f4:	08007217 	.word	0x08007217
 80071f8:	08007227 	.word	0x08007227
 80071fc:	08007227 	.word	0x08007227
 8007200:	08007227 	.word	0x08007227
 8007204:	0800721f 	.word	0x0800721f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007208:	f7fc fe70 	bl	8003eec <HAL_RCC_GetPCLK1Freq>
 800720c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800720e:	e010      	b.n	8007232 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007210:	4b9e      	ldr	r3, [pc, #632]	@ (800748c <UART_SetConfig+0x5c0>)
 8007212:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007214:	e00d      	b.n	8007232 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007216:	f7fc fdfb 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 800721a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800721c:	e009      	b.n	8007232 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800721e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007222:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007224:	e005      	b.n	8007232 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007226:	2300      	movs	r3, #0
 8007228:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007230:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007234:	2b00      	cmp	r3, #0
 8007236:	f000 8130 	beq.w	800749a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800723e:	4a94      	ldr	r2, [pc, #592]	@ (8007490 <UART_SetConfig+0x5c4>)
 8007240:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007244:	461a      	mov	r2, r3
 8007246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007248:	fbb3 f3f2 	udiv	r3, r3, r2
 800724c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	685a      	ldr	r2, [r3, #4]
 8007252:	4613      	mov	r3, r2
 8007254:	005b      	lsls	r3, r3, #1
 8007256:	4413      	add	r3, r2
 8007258:	69ba      	ldr	r2, [r7, #24]
 800725a:	429a      	cmp	r2, r3
 800725c:	d305      	bcc.n	800726a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007264:	69ba      	ldr	r2, [r7, #24]
 8007266:	429a      	cmp	r2, r3
 8007268:	d903      	bls.n	8007272 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007270:	e113      	b.n	800749a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007274:	2200      	movs	r2, #0
 8007276:	60bb      	str	r3, [r7, #8]
 8007278:	60fa      	str	r2, [r7, #12]
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800727e:	4a84      	ldr	r2, [pc, #528]	@ (8007490 <UART_SetConfig+0x5c4>)
 8007280:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007284:	b29b      	uxth	r3, r3
 8007286:	2200      	movs	r2, #0
 8007288:	603b      	str	r3, [r7, #0]
 800728a:	607a      	str	r2, [r7, #4]
 800728c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007290:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007294:	f7f9 f82c 	bl	80002f0 <__aeabi_uldivmod>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	4610      	mov	r0, r2
 800729e:	4619      	mov	r1, r3
 80072a0:	f04f 0200 	mov.w	r2, #0
 80072a4:	f04f 0300 	mov.w	r3, #0
 80072a8:	020b      	lsls	r3, r1, #8
 80072aa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80072ae:	0202      	lsls	r2, r0, #8
 80072b0:	6979      	ldr	r1, [r7, #20]
 80072b2:	6849      	ldr	r1, [r1, #4]
 80072b4:	0849      	lsrs	r1, r1, #1
 80072b6:	2000      	movs	r0, #0
 80072b8:	460c      	mov	r4, r1
 80072ba:	4605      	mov	r5, r0
 80072bc:	eb12 0804 	adds.w	r8, r2, r4
 80072c0:	eb43 0905 	adc.w	r9, r3, r5
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	469a      	mov	sl, r3
 80072cc:	4693      	mov	fp, r2
 80072ce:	4652      	mov	r2, sl
 80072d0:	465b      	mov	r3, fp
 80072d2:	4640      	mov	r0, r8
 80072d4:	4649      	mov	r1, r9
 80072d6:	f7f9 f80b 	bl	80002f0 <__aeabi_uldivmod>
 80072da:	4602      	mov	r2, r0
 80072dc:	460b      	mov	r3, r1
 80072de:	4613      	mov	r3, r2
 80072e0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072e2:	6a3b      	ldr	r3, [r7, #32]
 80072e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072e8:	d308      	bcc.n	80072fc <UART_SetConfig+0x430>
 80072ea:	6a3b      	ldr	r3, [r7, #32]
 80072ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072f0:	d204      	bcs.n	80072fc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	6a3a      	ldr	r2, [r7, #32]
 80072f8:	60da      	str	r2, [r3, #12]
 80072fa:	e0ce      	b.n	800749a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007302:	e0ca      	b.n	800749a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	69db      	ldr	r3, [r3, #28]
 8007308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800730c:	d166      	bne.n	80073dc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800730e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007312:	2b08      	cmp	r3, #8
 8007314:	d827      	bhi.n	8007366 <UART_SetConfig+0x49a>
 8007316:	a201      	add	r2, pc, #4	@ (adr r2, 800731c <UART_SetConfig+0x450>)
 8007318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800731c:	08007341 	.word	0x08007341
 8007320:	08007349 	.word	0x08007349
 8007324:	08007351 	.word	0x08007351
 8007328:	08007367 	.word	0x08007367
 800732c:	08007357 	.word	0x08007357
 8007330:	08007367 	.word	0x08007367
 8007334:	08007367 	.word	0x08007367
 8007338:	08007367 	.word	0x08007367
 800733c:	0800735f 	.word	0x0800735f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007340:	f7fc fdd4 	bl	8003eec <HAL_RCC_GetPCLK1Freq>
 8007344:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007346:	e014      	b.n	8007372 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007348:	f7fc fde6 	bl	8003f18 <HAL_RCC_GetPCLK2Freq>
 800734c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800734e:	e010      	b.n	8007372 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007350:	4b4e      	ldr	r3, [pc, #312]	@ (800748c <UART_SetConfig+0x5c0>)
 8007352:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007354:	e00d      	b.n	8007372 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007356:	f7fc fd5b 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 800735a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800735c:	e009      	b.n	8007372 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800735e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007362:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007364:	e005      	b.n	8007372 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007366:	2300      	movs	r3, #0
 8007368:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007370:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007374:	2b00      	cmp	r3, #0
 8007376:	f000 8090 	beq.w	800749a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800737a:	697b      	ldr	r3, [r7, #20]
 800737c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800737e:	4a44      	ldr	r2, [pc, #272]	@ (8007490 <UART_SetConfig+0x5c4>)
 8007380:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007384:	461a      	mov	r2, r3
 8007386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007388:	fbb3 f3f2 	udiv	r3, r3, r2
 800738c:	005a      	lsls	r2, r3, #1
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	085b      	lsrs	r3, r3, #1
 8007394:	441a      	add	r2, r3
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	fbb2 f3f3 	udiv	r3, r2, r3
 800739e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073a0:	6a3b      	ldr	r3, [r7, #32]
 80073a2:	2b0f      	cmp	r3, #15
 80073a4:	d916      	bls.n	80073d4 <UART_SetConfig+0x508>
 80073a6:	6a3b      	ldr	r3, [r7, #32]
 80073a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073ac:	d212      	bcs.n	80073d4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	f023 030f 	bic.w	r3, r3, #15
 80073b6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073b8:	6a3b      	ldr	r3, [r7, #32]
 80073ba:	085b      	lsrs	r3, r3, #1
 80073bc:	b29b      	uxth	r3, r3
 80073be:	f003 0307 	and.w	r3, r3, #7
 80073c2:	b29a      	uxth	r2, r3
 80073c4:	8bfb      	ldrh	r3, [r7, #30]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	8bfa      	ldrh	r2, [r7, #30]
 80073d0:	60da      	str	r2, [r3, #12]
 80073d2:	e062      	b.n	800749a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80073da:	e05e      	b.n	800749a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80073dc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073e0:	2b08      	cmp	r3, #8
 80073e2:	d828      	bhi.n	8007436 <UART_SetConfig+0x56a>
 80073e4:	a201      	add	r2, pc, #4	@ (adr r2, 80073ec <UART_SetConfig+0x520>)
 80073e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ea:	bf00      	nop
 80073ec:	08007411 	.word	0x08007411
 80073f0:	08007419 	.word	0x08007419
 80073f4:	08007421 	.word	0x08007421
 80073f8:	08007437 	.word	0x08007437
 80073fc:	08007427 	.word	0x08007427
 8007400:	08007437 	.word	0x08007437
 8007404:	08007437 	.word	0x08007437
 8007408:	08007437 	.word	0x08007437
 800740c:	0800742f 	.word	0x0800742f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007410:	f7fc fd6c 	bl	8003eec <HAL_RCC_GetPCLK1Freq>
 8007414:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007416:	e014      	b.n	8007442 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007418:	f7fc fd7e 	bl	8003f18 <HAL_RCC_GetPCLK2Freq>
 800741c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800741e:	e010      	b.n	8007442 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007420:	4b1a      	ldr	r3, [pc, #104]	@ (800748c <UART_SetConfig+0x5c0>)
 8007422:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007424:	e00d      	b.n	8007442 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007426:	f7fc fcf3 	bl	8003e10 <HAL_RCC_GetSysClockFreq>
 800742a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800742c:	e009      	b.n	8007442 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800742e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007432:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007434:	e005      	b.n	8007442 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007436:	2300      	movs	r3, #0
 8007438:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007440:	bf00      	nop
    }

    if (pclk != 0U)
 8007442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007444:	2b00      	cmp	r3, #0
 8007446:	d028      	beq.n	800749a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800744c:	4a10      	ldr	r2, [pc, #64]	@ (8007490 <UART_SetConfig+0x5c4>)
 800744e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007452:	461a      	mov	r2, r3
 8007454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007456:	fbb3 f2f2 	udiv	r2, r3, r2
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	085b      	lsrs	r3, r3, #1
 8007460:	441a      	add	r2, r3
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	fbb2 f3f3 	udiv	r3, r2, r3
 800746a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	2b0f      	cmp	r3, #15
 8007470:	d910      	bls.n	8007494 <UART_SetConfig+0x5c8>
 8007472:	6a3b      	ldr	r3, [r7, #32]
 8007474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007478:	d20c      	bcs.n	8007494 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800747a:	6a3b      	ldr	r3, [r7, #32]
 800747c:	b29a      	uxth	r2, r3
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	60da      	str	r2, [r3, #12]
 8007484:	e009      	b.n	800749a <UART_SetConfig+0x5ce>
 8007486:	bf00      	nop
 8007488:	40008000 	.word	0x40008000
 800748c:	00f42400 	.word	0x00f42400
 8007490:	08009ce8 	.word	0x08009ce8
      }
      else
      {
        ret = HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	2201      	movs	r2, #1
 800749e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	2201      	movs	r2, #1
 80074a6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	2200      	movs	r2, #0
 80074ae:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	2200      	movs	r2, #0
 80074b4:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 80074b6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3730      	adds	r7, #48	@ 0x30
 80074be:	46bd      	mov	sp, r7
 80074c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080074c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074d0:	f003 0301 	and.w	r3, r3, #1
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d00a      	beq.n	80074ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	685b      	ldr	r3, [r3, #4]
 80074de:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	430a      	orrs	r2, r1
 80074ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f2:	f003 0302 	and.w	r3, r3, #2
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00a      	beq.n	8007510 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	430a      	orrs	r2, r1
 800750e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007514:	f003 0304 	and.w	r3, r3, #4
 8007518:	2b00      	cmp	r3, #0
 800751a:	d00a      	beq.n	8007532 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	430a      	orrs	r2, r1
 8007530:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007536:	f003 0308 	and.w	r3, r3, #8
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00a      	beq.n	8007554 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	430a      	orrs	r2, r1
 8007552:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007558:	f003 0310 	and.w	r3, r3, #16
 800755c:	2b00      	cmp	r3, #0
 800755e:	d00a      	beq.n	8007576 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	430a      	orrs	r2, r1
 8007574:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800757a:	f003 0320 	and.w	r3, r3, #32
 800757e:	2b00      	cmp	r3, #0
 8007580:	d00a      	beq.n	8007598 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	689b      	ldr	r3, [r3, #8]
 8007588:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	430a      	orrs	r2, r1
 8007596:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800759c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d01a      	beq.n	80075da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	430a      	orrs	r2, r1
 80075b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075c2:	d10a      	bne.n	80075da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d00a      	beq.n	80075fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	430a      	orrs	r2, r1
 80075fa:	605a      	str	r2, [r3, #4]
  }
}
 80075fc:	bf00      	nop
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b086      	sub	sp, #24
 800760c:	af02      	add	r7, sp, #8
 800760e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007618:	f7fa fa7e 	bl	8001b18 <HAL_GetTick>
 800761c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 0308 	and.w	r3, r3, #8
 8007628:	2b08      	cmp	r3, #8
 800762a:	d10e      	bne.n	800764a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800762c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2200      	movs	r2, #0
 8007636:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 f82f 	bl	800769e <UART_WaitOnFlagUntilTimeout>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d001      	beq.n	800764a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007646:	2303      	movs	r3, #3
 8007648:	e025      	b.n	8007696 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 0304 	and.w	r3, r3, #4
 8007654:	2b04      	cmp	r3, #4
 8007656:	d10e      	bne.n	8007676 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007658:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800765c:	9300      	str	r3, [sp, #0]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2200      	movs	r2, #0
 8007662:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f000 f819 	bl	800769e <UART_WaitOnFlagUntilTimeout>
 800766c:	4603      	mov	r3, r0
 800766e:	2b00      	cmp	r3, #0
 8007670:	d001      	beq.n	8007676 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e00f      	b.n	8007696 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2220      	movs	r2, #32
 800767a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2220      	movs	r2, #32
 8007682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b09c      	sub	sp, #112	@ 0x70
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	60f8      	str	r0, [r7, #12]
 80076a6:	60b9      	str	r1, [r7, #8]
 80076a8:	603b      	str	r3, [r7, #0]
 80076aa:	4613      	mov	r3, r2
 80076ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076ae:	e0a9      	b.n	8007804 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b6:	f000 80a5 	beq.w	8007804 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076ba:	f7fa fa2d 	bl	8001b18 <HAL_GetTick>
 80076be:	4602      	mov	r2, r0
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	1ad3      	subs	r3, r2, r3
 80076c4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d302      	bcc.n	80076d0 <UART_WaitOnFlagUntilTimeout+0x32>
 80076ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d140      	bne.n	8007752 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076d8:	e853 3f00 	ldrex	r3, [r3]
 80076dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80076de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076e0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80076e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	461a      	mov	r2, r3
 80076ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076f0:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80076f4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80076f6:	e841 2300 	strex	r3, r2, [r1]
 80076fa:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80076fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d1e6      	bne.n	80076d0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	3308      	adds	r3, #8
 8007708:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800770c:	e853 3f00 	ldrex	r3, [r3]
 8007710:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007714:	f023 0301 	bic.w	r3, r3, #1
 8007718:	663b      	str	r3, [r7, #96]	@ 0x60
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	3308      	adds	r3, #8
 8007720:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007722:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007724:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007726:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007728:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800772a:	e841 2300 	strex	r3, r2, [r1]
 800772e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007730:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007732:	2b00      	cmp	r3, #0
 8007734:	d1e5      	bne.n	8007702 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	2220      	movs	r2, #32
 800773a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2220      	movs	r2, #32
 8007742:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800774e:	2303      	movs	r3, #3
 8007750:	e069      	b.n	8007826 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 0304 	and.w	r3, r3, #4
 800775c:	2b00      	cmp	r3, #0
 800775e:	d051      	beq.n	8007804 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	69db      	ldr	r3, [r3, #28]
 8007766:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800776a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800776e:	d149      	bne.n	8007804 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007778:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007782:	e853 3f00 	ldrex	r3, [r3]
 8007786:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800778a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800778e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	461a      	mov	r2, r3
 8007796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007798:	637b      	str	r3, [r7, #52]	@ 0x34
 800779a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800779e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077a0:	e841 2300 	strex	r3, r2, [r1]
 80077a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80077a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d1e6      	bne.n	800777a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	3308      	adds	r3, #8
 80077b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	e853 3f00 	ldrex	r3, [r3]
 80077ba:	613b      	str	r3, [r7, #16]
   return(result);
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	f023 0301 	bic.w	r3, r3, #1
 80077c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	3308      	adds	r3, #8
 80077ca:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80077cc:	623a      	str	r2, [r7, #32]
 80077ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d0:	69f9      	ldr	r1, [r7, #28]
 80077d2:	6a3a      	ldr	r2, [r7, #32]
 80077d4:	e841 2300 	strex	r3, r2, [r1]
 80077d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80077da:	69bb      	ldr	r3, [r7, #24]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d1e5      	bne.n	80077ac <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2220      	movs	r2, #32
 80077e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2220      	movs	r2, #32
 80077ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2220      	movs	r2, #32
 80077f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2200      	movs	r2, #0
 80077fc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007800:	2303      	movs	r3, #3
 8007802:	e010      	b.n	8007826 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	69da      	ldr	r2, [r3, #28]
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	4013      	ands	r3, r2
 800780e:	68ba      	ldr	r2, [r7, #8]
 8007810:	429a      	cmp	r2, r3
 8007812:	bf0c      	ite	eq
 8007814:	2301      	moveq	r3, #1
 8007816:	2300      	movne	r3, #0
 8007818:	b2db      	uxtb	r3, r3
 800781a:	461a      	mov	r2, r3
 800781c:	79fb      	ldrb	r3, [r7, #7]
 800781e:	429a      	cmp	r2, r3
 8007820:	f43f af46 	beq.w	80076b0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007824:	2300      	movs	r3, #0
}
 8007826:	4618      	mov	r0, r3
 8007828:	3770      	adds	r7, #112	@ 0x70
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}
	...

08007830 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007830:	b480      	push	{r7}
 8007832:	b0a3      	sub	sp, #140	@ 0x8c
 8007834:	af00      	add	r7, sp, #0
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	60b9      	str	r1, [r7, #8]
 800783a:	4613      	mov	r3, r2
 800783c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	68ba      	ldr	r2, [r7, #8]
 8007842:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	88fa      	ldrh	r2, [r7, #6]
 8007848:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	88fa      	ldrh	r2, [r7, #6]
 8007850:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007862:	d10e      	bne.n	8007882 <UART_Start_Receive_IT+0x52>
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	691b      	ldr	r3, [r3, #16]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d105      	bne.n	8007878 <UART_Start_Receive_IT+0x48>
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007872:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007876:	e02d      	b.n	80078d4 <UART_Start_Receive_IT+0xa4>
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	22ff      	movs	r2, #255	@ 0xff
 800787c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007880:	e028      	b.n	80078d4 <UART_Start_Receive_IT+0xa4>
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d10d      	bne.n	80078a6 <UART_Start_Receive_IT+0x76>
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d104      	bne.n	800789c <UART_Start_Receive_IT+0x6c>
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	22ff      	movs	r2, #255	@ 0xff
 8007896:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800789a:	e01b      	b.n	80078d4 <UART_Start_Receive_IT+0xa4>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	227f      	movs	r2, #127	@ 0x7f
 80078a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80078a4:	e016      	b.n	80078d4 <UART_Start_Receive_IT+0xa4>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078ae:	d10d      	bne.n	80078cc <UART_Start_Receive_IT+0x9c>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d104      	bne.n	80078c2 <UART_Start_Receive_IT+0x92>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	227f      	movs	r2, #127	@ 0x7f
 80078bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80078c0:	e008      	b.n	80078d4 <UART_Start_Receive_IT+0xa4>
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	223f      	movs	r2, #63	@ 0x3f
 80078c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80078ca:	e003      	b.n	80078d4 <UART_Start_Receive_IT+0xa4>
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2222      	movs	r2, #34	@ 0x22
 80078e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	3308      	adds	r3, #8
 80078ea:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078ee:	e853 3f00 	ldrex	r3, [r3]
 80078f2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80078f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078f6:	f043 0301 	orr.w	r3, r3, #1
 80078fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3308      	adds	r3, #8
 8007904:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007908:	673a      	str	r2, [r7, #112]	@ 0x70
 800790a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800790e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007910:	e841 2300 	strex	r3, r2, [r1]
 8007914:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007916:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007918:	2b00      	cmp	r3, #0
 800791a:	d1e3      	bne.n	80078e4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007920:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007924:	d153      	bne.n	80079ce <UART_Start_Receive_IT+0x19e>
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800792c:	88fa      	ldrh	r2, [r7, #6]
 800792e:	429a      	cmp	r2, r3
 8007930:	d34d      	bcc.n	80079ce <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800793a:	d107      	bne.n	800794c <UART_Start_Receive_IT+0x11c>
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	691b      	ldr	r3, [r3, #16]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d103      	bne.n	800794c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	4a4b      	ldr	r2, [pc, #300]	@ (8007a74 <UART_Start_Receive_IT+0x244>)
 8007948:	671a      	str	r2, [r3, #112]	@ 0x70
 800794a:	e002      	b.n	8007952 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	4a4a      	ldr	r2, [pc, #296]	@ (8007a78 <UART_Start_Receive_IT+0x248>)
 8007950:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d01a      	beq.n	8007998 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007968:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800796a:	e853 3f00 	ldrex	r3, [r3]
 800796e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007972:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007976:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	461a      	mov	r2, r3
 8007980:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007984:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007986:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007988:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800798a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800798c:	e841 2300 	strex	r3, r2, [r1]
 8007990:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007992:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007994:	2b00      	cmp	r3, #0
 8007996:	d1e4      	bne.n	8007962 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	3308      	adds	r3, #8
 800799e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a2:	e853 3f00 	ldrex	r3, [r3]
 80079a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80079a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	3308      	adds	r3, #8
 80079b6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80079b8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80079ba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80079be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079c0:	e841 2300 	strex	r3, r2, [r1]
 80079c4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80079c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1e5      	bne.n	8007998 <UART_Start_Receive_IT+0x168>
 80079cc:	e04a      	b.n	8007a64 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079d6:	d107      	bne.n	80079e8 <UART_Start_Receive_IT+0x1b8>
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	691b      	ldr	r3, [r3, #16]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d103      	bne.n	80079e8 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	4a26      	ldr	r2, [pc, #152]	@ (8007a7c <UART_Start_Receive_IT+0x24c>)
 80079e4:	671a      	str	r2, [r3, #112]	@ 0x70
 80079e6:	e002      	b.n	80079ee <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	4a25      	ldr	r2, [pc, #148]	@ (8007a80 <UART_Start_Receive_IT+0x250>)
 80079ec:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	691b      	ldr	r3, [r3, #16]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d019      	beq.n	8007a32 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a06:	e853 3f00 	ldrex	r3, [r3]
 8007a0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007a12:	677b      	str	r3, [r7, #116]	@ 0x74
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	461a      	mov	r2, r3
 8007a1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a1e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007a22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a24:	e841 2300 	strex	r3, r2, [r1]
 8007a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d1e6      	bne.n	80079fe <UART_Start_Receive_IT+0x1ce>
 8007a30:	e018      	b.n	8007a64 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	e853 3f00 	ldrex	r3, [r3]
 8007a3e:	613b      	str	r3, [r7, #16]
   return(result);
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	f043 0320 	orr.w	r3, r3, #32
 8007a46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a50:	623b      	str	r3, [r7, #32]
 8007a52:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a54:	69f9      	ldr	r1, [r7, #28]
 8007a56:	6a3a      	ldr	r2, [r7, #32]
 8007a58:	e841 2300 	strex	r3, r2, [r1]
 8007a5c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d1e6      	bne.n	8007a32 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8007a64:	2300      	movs	r3, #0
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	378c      	adds	r7, #140	@ 0x8c
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop
 8007a74:	0800818d 	.word	0x0800818d
 8007a78:	08007e95 	.word	0x08007e95
 8007a7c:	08007d33 	.word	0x08007d33
 8007a80:	08007bd3 	.word	0x08007bd3

08007a84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b095      	sub	sp, #84	@ 0x54
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a94:	e853 3f00 	ldrex	r3, [r3]
 8007a98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007aa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aaa:	643b      	str	r3, [r7, #64]	@ 0x40
 8007aac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ab0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ab2:	e841 2300 	strex	r3, r2, [r1]
 8007ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1e6      	bne.n	8007a8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	3308      	adds	r3, #8
 8007ac4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac6:	6a3b      	ldr	r3, [r7, #32]
 8007ac8:	e853 3f00 	ldrex	r3, [r3]
 8007acc:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ad4:	f023 0301 	bic.w	r3, r3, #1
 8007ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3308      	adds	r3, #8
 8007ae0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ae2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ae8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007aea:	e841 2300 	strex	r3, r2, [r1]
 8007aee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1e3      	bne.n	8007abe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d118      	bne.n	8007b30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	e853 3f00 	ldrex	r3, [r3]
 8007b0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	f023 0310 	bic.w	r3, r3, #16
 8007b12:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	461a      	mov	r2, r3
 8007b1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b1c:	61bb      	str	r3, [r7, #24]
 8007b1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b20:	6979      	ldr	r1, [r7, #20]
 8007b22:	69ba      	ldr	r2, [r7, #24]
 8007b24:	e841 2300 	strex	r3, r2, [r1]
 8007b28:	613b      	str	r3, [r7, #16]
   return(result);
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1e6      	bne.n	8007afe <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2220      	movs	r2, #32
 8007b34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2200      	movs	r2, #0
 8007b42:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8007b44:	bf00      	nop
 8007b46:	3754      	adds	r7, #84	@ 0x54
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b084      	sub	sp, #16
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f7ff f996 	bl	8006ea0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b74:	bf00      	nop
 8007b76:	3710      	adds	r7, #16
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b088      	sub	sp, #32
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	e853 3f00 	ldrex	r3, [r3]
 8007b90:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b98:	61fb      	str	r3, [r7, #28]
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	69fb      	ldr	r3, [r7, #28]
 8007ba2:	61bb      	str	r3, [r7, #24]
 8007ba4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba6:	6979      	ldr	r1, [r7, #20]
 8007ba8:	69ba      	ldr	r2, [r7, #24]
 8007baa:	e841 2300 	strex	r3, r2, [r1]
 8007bae:	613b      	str	r3, [r7, #16]
   return(result);
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1e6      	bne.n	8007b84 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2220      	movs	r2, #32
 8007bba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f7ff f961 	bl	8006e8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007bca:	bf00      	nop
 8007bcc:	3720      	adds	r7, #32
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}

08007bd2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007bd2:	b580      	push	{r7, lr}
 8007bd4:	b096      	sub	sp, #88	@ 0x58
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007be0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bea:	2b22      	cmp	r3, #34	@ 0x22
 8007bec:	f040 8095 	bne.w	8007d1a <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bf6:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007bfa:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8007bfe:	b2d9      	uxtb	r1, r3
 8007c00:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007c04:	b2da      	uxtb	r2, r3
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c0a:	400a      	ands	r2, r1
 8007c0c:	b2d2      	uxtb	r2, r2
 8007c0e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c14:	1c5a      	adds	r2, r3, #1
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	3b01      	subs	r3, #1
 8007c24:	b29a      	uxth	r2, r3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d178      	bne.n	8007d2a <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c40:	e853 3f00 	ldrex	r3, [r3]
 8007c44:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	461a      	mov	r2, r3
 8007c54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c56:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c58:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c5e:	e841 2300 	strex	r3, r2, [r1]
 8007c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d1e6      	bne.n	8007c38 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	3308      	adds	r3, #8
 8007c70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c74:	e853 3f00 	ldrex	r3, [r3]
 8007c78:	623b      	str	r3, [r7, #32]
   return(result);
 8007c7a:	6a3b      	ldr	r3, [r7, #32]
 8007c7c:	f023 0301 	bic.w	r3, r3, #1
 8007c80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	3308      	adds	r3, #8
 8007c88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c8a:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c92:	e841 2300 	strex	r3, r2, [r1]
 8007c96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d1e5      	bne.n	8007c6a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2220      	movs	r2, #32
 8007ca2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d12e      	bne.n	8007d12 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	e853 3f00 	ldrex	r3, [r3]
 8007cc6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f023 0310 	bic.w	r3, r3, #16
 8007cce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007cd8:	61fb      	str	r3, [r7, #28]
 8007cda:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cdc:	69b9      	ldr	r1, [r7, #24]
 8007cde:	69fa      	ldr	r2, [r7, #28]
 8007ce0:	e841 2300 	strex	r3, r2, [r1]
 8007ce4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d1e6      	bne.n	8007cba <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	69db      	ldr	r3, [r3, #28]
 8007cf2:	f003 0310 	and.w	r3, r3, #16
 8007cf6:	2b10      	cmp	r3, #16
 8007cf8:	d103      	bne.n	8007d02 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2210      	movs	r2, #16
 8007d00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d08:	4619      	mov	r1, r3
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f7ff f8d2 	bl	8006eb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007d10:	e00b      	b.n	8007d2a <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f7f9 fe96 	bl	8001a44 <HAL_UART_RxCpltCallback>
}
 8007d18:	e007      	b.n	8007d2a <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	699a      	ldr	r2, [r3, #24]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f042 0208 	orr.w	r2, r2, #8
 8007d28:	619a      	str	r2, [r3, #24]
}
 8007d2a:	bf00      	nop
 8007d2c:	3758      	adds	r7, #88	@ 0x58
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}

08007d32 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007d32:	b580      	push	{r7, lr}
 8007d34:	b096      	sub	sp, #88	@ 0x58
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007d40:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d4a:	2b22      	cmp	r3, #34	@ 0x22
 8007d4c:	f040 8095 	bne.w	8007e7a <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d56:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d5e:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007d60:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8007d64:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007d68:	4013      	ands	r3, r2
 8007d6a:	b29a      	uxth	r2, r3
 8007d6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d6e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d74:	1c9a      	adds	r2, r3, #2
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	3b01      	subs	r3, #1
 8007d84:	b29a      	uxth	r2, r3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d178      	bne.n	8007e8a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007da0:	e853 3f00 	ldrex	r3, [r3]
 8007da4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	461a      	mov	r2, r3
 8007db4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007db6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007db8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007dbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007dbe:	e841 2300 	strex	r3, r2, [r1]
 8007dc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d1e6      	bne.n	8007d98 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	3308      	adds	r3, #8
 8007dd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd2:	6a3b      	ldr	r3, [r7, #32]
 8007dd4:	e853 3f00 	ldrex	r3, [r3]
 8007dd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8007dda:	69fb      	ldr	r3, [r7, #28]
 8007ddc:	f023 0301 	bic.w	r3, r3, #1
 8007de0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	3308      	adds	r3, #8
 8007de8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007dea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007dec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007df0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007df2:	e841 2300 	strex	r3, r2, [r1]
 8007df6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d1e5      	bne.n	8007dca <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2220      	movs	r2, #32
 8007e02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d12e      	bne.n	8007e72 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	e853 3f00 	ldrex	r3, [r3]
 8007e26:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	f023 0310 	bic.w	r3, r3, #16
 8007e2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	461a      	mov	r2, r3
 8007e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e38:	61bb      	str	r3, [r7, #24]
 8007e3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3c:	6979      	ldr	r1, [r7, #20]
 8007e3e:	69ba      	ldr	r2, [r7, #24]
 8007e40:	e841 2300 	strex	r3, r2, [r1]
 8007e44:	613b      	str	r3, [r7, #16]
   return(result);
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d1e6      	bne.n	8007e1a <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	69db      	ldr	r3, [r3, #28]
 8007e52:	f003 0310 	and.w	r3, r3, #16
 8007e56:	2b10      	cmp	r3, #16
 8007e58:	d103      	bne.n	8007e62 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	2210      	movs	r2, #16
 8007e60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e68:	4619      	mov	r1, r3
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f7ff f822 	bl	8006eb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007e70:	e00b      	b.n	8007e8a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f7f9 fde6 	bl	8001a44 <HAL_UART_RxCpltCallback>
}
 8007e78:	e007      	b.n	8007e8a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	699a      	ldr	r2, [r3, #24]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f042 0208 	orr.w	r2, r2, #8
 8007e88:	619a      	str	r2, [r3, #24]
}
 8007e8a:	bf00      	nop
 8007e8c:	3758      	adds	r7, #88	@ 0x58
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
	...

08007e94 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b0a6      	sub	sp, #152	@ 0x98
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007ea2:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	69db      	ldr	r3, [r3, #28]
 8007eac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eca:	2b22      	cmp	r3, #34	@ 0x22
 8007ecc:	f040 814f 	bne.w	800816e <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007ed6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007eda:	e0f6      	b.n	80080ca <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ee2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007ee6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8007eea:	b2d9      	uxtb	r1, r3
 8007eec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007ef0:	b2da      	uxtb	r2, r3
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ef6:	400a      	ands	r2, r1
 8007ef8:	b2d2      	uxtb	r2, r2
 8007efa:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f00:	1c5a      	adds	r2, r3, #1
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	b29a      	uxth	r2, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	69db      	ldr	r3, [r3, #28]
 8007f1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007f22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007f26:	f003 0307 	and.w	r3, r3, #7
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d053      	beq.n	8007fd6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007f2e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007f32:	f003 0301 	and.w	r3, r3, #1
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d011      	beq.n	8007f5e <UART_RxISR_8BIT_FIFOEN+0xca>
 8007f3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00b      	beq.n	8007f5e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f54:	f043 0201 	orr.w	r2, r3, #1
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007f62:	f003 0302 	and.w	r3, r3, #2
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d011      	beq.n	8007f8e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007f6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f6e:	f003 0301 	and.w	r3, r3, #1
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d00b      	beq.n	8007f8e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2202      	movs	r2, #2
 8007f7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f84:	f043 0204 	orr.w	r2, r3, #4
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007f92:	f003 0304 	and.w	r3, r3, #4
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d011      	beq.n	8007fbe <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007f9a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007f9e:	f003 0301 	and.w	r3, r3, #1
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00b      	beq.n	8007fbe <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	2204      	movs	r2, #4
 8007fac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fb4:	f043 0202 	orr.w	r2, r3, #2
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d006      	beq.n	8007fd6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f7fe ff69 	bl	8006ea0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d173      	bne.n	80080ca <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007fea:	e853 3f00 	ldrex	r3, [r3]
 8007fee:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007ff0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ff2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ff6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	461a      	mov	r2, r3
 8008000:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008004:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008006:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008008:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800800a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800800c:	e841 2300 	strex	r3, r2, [r1]
 8008010:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008012:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008014:	2b00      	cmp	r3, #0
 8008016:	d1e4      	bne.n	8007fe2 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	3308      	adds	r3, #8
 800801e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008020:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008022:	e853 3f00 	ldrex	r3, [r3]
 8008026:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008028:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800802a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800802e:	f023 0301 	bic.w	r3, r3, #1
 8008032:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3308      	adds	r3, #8
 800803a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800803c:	657a      	str	r2, [r7, #84]	@ 0x54
 800803e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008040:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008042:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008044:	e841 2300 	strex	r3, r2, [r1]
 8008048:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800804a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800804c:	2b00      	cmp	r3, #0
 800804e:	d1e3      	bne.n	8008018 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2220      	movs	r2, #32
 8008054:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008062:	2b01      	cmp	r3, #1
 8008064:	d12e      	bne.n	80080c4 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008074:	e853 3f00 	ldrex	r3, [r3]
 8008078:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800807a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807c:	f023 0310 	bic.w	r3, r3, #16
 8008080:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	461a      	mov	r2, r3
 8008088:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800808a:	643b      	str	r3, [r7, #64]	@ 0x40
 800808c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008090:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008092:	e841 2300 	strex	r3, r2, [r1]
 8008096:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1e6      	bne.n	800806c <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	69db      	ldr	r3, [r3, #28]
 80080a4:	f003 0310 	and.w	r3, r3, #16
 80080a8:	2b10      	cmp	r3, #16
 80080aa:	d103      	bne.n	80080b4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2210      	movs	r2, #16
 80080b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80080ba:	4619      	mov	r1, r3
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f7fe fef9 	bl	8006eb4 <HAL_UARTEx_RxEventCallback>
 80080c2:	e002      	b.n	80080ca <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f7f9 fcbd 	bl	8001a44 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80080ca:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d006      	beq.n	80080e0 <UART_RxISR_8BIT_FIFOEN+0x24c>
 80080d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80080d6:	f003 0320 	and.w	r3, r3, #32
 80080da:	2b00      	cmp	r3, #0
 80080dc:	f47f aefe 	bne.w	8007edc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080e6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80080ea:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d045      	beq.n	800817e <UART_RxISR_8BIT_FIFOEN+0x2ea>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80080f8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d23e      	bcs.n	800817e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	3308      	adds	r3, #8
 8008106:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008108:	6a3b      	ldr	r3, [r7, #32]
 800810a:	e853 3f00 	ldrex	r3, [r3]
 800810e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008116:	673b      	str	r3, [r7, #112]	@ 0x70
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	3308      	adds	r3, #8
 800811e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008120:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008122:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008124:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008126:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008128:	e841 2300 	strex	r3, r2, [r1]
 800812c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800812e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1e5      	bne.n	8008100 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	4a14      	ldr	r2, [pc, #80]	@ (8008188 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8008138:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	e853 3f00 	ldrex	r3, [r3]
 8008146:	60bb      	str	r3, [r7, #8]
   return(result);
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	f043 0320 	orr.w	r3, r3, #32
 800814e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	461a      	mov	r2, r3
 8008156:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008158:	61bb      	str	r3, [r7, #24]
 800815a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800815c:	6979      	ldr	r1, [r7, #20]
 800815e:	69ba      	ldr	r2, [r7, #24]
 8008160:	e841 2300 	strex	r3, r2, [r1]
 8008164:	613b      	str	r3, [r7, #16]
   return(result);
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1e6      	bne.n	800813a <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800816c:	e007      	b.n	800817e <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	699a      	ldr	r2, [r3, #24]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f042 0208 	orr.w	r2, r2, #8
 800817c:	619a      	str	r2, [r3, #24]
}
 800817e:	bf00      	nop
 8008180:	3798      	adds	r7, #152	@ 0x98
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	08007bd3 	.word	0x08007bd3

0800818c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b0a8      	sub	sp, #160	@ 0xa0
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800819a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	69db      	ldr	r3, [r3, #28]
 80081a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	689b      	ldr	r3, [r3, #8]
 80081b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081c2:	2b22      	cmp	r3, #34	@ 0x22
 80081c4:	f040 8153 	bne.w	800846e <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80081ce:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80081d2:	e0fa      	b.n	80083ca <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081da:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 80081e6:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 80081ea:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 80081ee:	4013      	ands	r3, r2
 80081f0:	b29a      	uxth	r2, r3
 80081f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80081f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081fc:	1c9a      	adds	r2, r3, #2
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008208:	b29b      	uxth	r3, r3
 800820a:	3b01      	subs	r3, #1
 800820c:	b29a      	uxth	r2, r3
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	69db      	ldr	r3, [r3, #28]
 800821a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800821e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008222:	f003 0307 	and.w	r3, r3, #7
 8008226:	2b00      	cmp	r3, #0
 8008228:	d053      	beq.n	80082d2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800822a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800822e:	f003 0301 	and.w	r3, r3, #1
 8008232:	2b00      	cmp	r3, #0
 8008234:	d011      	beq.n	800825a <UART_RxISR_16BIT_FIFOEN+0xce>
 8008236:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800823a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00b      	beq.n	800825a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	2201      	movs	r2, #1
 8008248:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008250:	f043 0201 	orr.w	r2, r3, #1
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800825a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800825e:	f003 0302 	and.w	r3, r3, #2
 8008262:	2b00      	cmp	r3, #0
 8008264:	d011      	beq.n	800828a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008266:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800826a:	f003 0301 	and.w	r3, r3, #1
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00b      	beq.n	800828a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2202      	movs	r2, #2
 8008278:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008280:	f043 0204 	orr.w	r2, r3, #4
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800828a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800828e:	f003 0304 	and.w	r3, r3, #4
 8008292:	2b00      	cmp	r3, #0
 8008294:	d011      	beq.n	80082ba <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008296:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800829a:	f003 0301 	and.w	r3, r3, #1
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d00b      	beq.n	80082ba <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	2204      	movs	r2, #4
 80082a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082b0:	f043 0202 	orr.w	r2, r3, #2
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d006      	beq.n	80082d2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	f7fe fdeb 	bl	8006ea0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2200      	movs	r2, #0
 80082ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80082d8:	b29b      	uxth	r3, r3
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d175      	bne.n	80083ca <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082e6:	e853 3f00 	ldrex	r3, [r3]
 80082ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80082ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	461a      	mov	r2, r3
 80082fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008300:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008302:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008304:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008306:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008308:	e841 2300 	strex	r3, r2, [r1]
 800830c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800830e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008310:	2b00      	cmp	r3, #0
 8008312:	d1e4      	bne.n	80082de <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	3308      	adds	r3, #8
 800831a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800831e:	e853 3f00 	ldrex	r3, [r3]
 8008322:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008324:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008326:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800832a:	f023 0301 	bic.w	r3, r3, #1
 800832e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	3308      	adds	r3, #8
 8008338:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800833c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800833e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008340:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008342:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008344:	e841 2300 	strex	r3, r2, [r1]
 8008348:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800834a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800834c:	2b00      	cmp	r3, #0
 800834e:	d1e1      	bne.n	8008314 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2220      	movs	r2, #32
 8008354:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008362:	2b01      	cmp	r3, #1
 8008364:	d12e      	bne.n	80083c4 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008374:	e853 3f00 	ldrex	r3, [r3]
 8008378:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800837a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800837c:	f023 0310 	bic.w	r3, r3, #16
 8008380:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	461a      	mov	r2, r3
 8008388:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800838a:	647b      	str	r3, [r7, #68]	@ 0x44
 800838c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008390:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008392:	e841 2300 	strex	r3, r2, [r1]
 8008396:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1e6      	bne.n	800836c <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	69db      	ldr	r3, [r3, #28]
 80083a4:	f003 0310 	and.w	r3, r3, #16
 80083a8:	2b10      	cmp	r3, #16
 80083aa:	d103      	bne.n	80083b4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	2210      	movs	r2, #16
 80083b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80083ba:	4619      	mov	r1, r3
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f7fe fd79 	bl	8006eb4 <HAL_UARTEx_RxEventCallback>
 80083c2:	e002      	b.n	80083ca <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f7f9 fb3d 	bl	8001a44 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80083ca:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d006      	beq.n	80083e0 <UART_RxISR_16BIT_FIFOEN+0x254>
 80083d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80083d6:	f003 0320 	and.w	r3, r3, #32
 80083da:	2b00      	cmp	r3, #0
 80083dc:	f47f aefa 	bne.w	80081d4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083e6:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80083ea:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d045      	beq.n	800847e <UART_RxISR_16BIT_FIFOEN+0x2f2>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80083f8:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d23e      	bcs.n	800847e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	3308      	adds	r3, #8
 8008406:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840a:	e853 3f00 	ldrex	r3, [r3]
 800840e:	623b      	str	r3, [r7, #32]
   return(result);
 8008410:	6a3b      	ldr	r3, [r7, #32]
 8008412:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008416:	677b      	str	r3, [r7, #116]	@ 0x74
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	3308      	adds	r3, #8
 800841e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8008420:	633a      	str	r2, [r7, #48]	@ 0x30
 8008422:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008424:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008428:	e841 2300 	strex	r3, r2, [r1]
 800842c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800842e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008430:	2b00      	cmp	r3, #0
 8008432:	d1e5      	bne.n	8008400 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	4a14      	ldr	r2, [pc, #80]	@ (8008488 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8008438:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	e853 3f00 	ldrex	r3, [r3]
 8008446:	60fb      	str	r3, [r7, #12]
   return(result);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f043 0320 	orr.w	r3, r3, #32
 800844e:	673b      	str	r3, [r7, #112]	@ 0x70
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	461a      	mov	r2, r3
 8008456:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008458:	61fb      	str	r3, [r7, #28]
 800845a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800845c:	69b9      	ldr	r1, [r7, #24]
 800845e:	69fa      	ldr	r2, [r7, #28]
 8008460:	e841 2300 	strex	r3, r2, [r1]
 8008464:	617b      	str	r3, [r7, #20]
   return(result);
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d1e6      	bne.n	800843a <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800846c:	e007      	b.n	800847e <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	699a      	ldr	r2, [r3, #24]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f042 0208 	orr.w	r2, r2, #8
 800847c:	619a      	str	r2, [r3, #24]
}
 800847e:	bf00      	nop
 8008480:	37a0      	adds	r7, #160	@ 0xa0
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	08007d33 	.word	0x08007d33

0800848c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800848c:	b480      	push	{r7}
 800848e:	b083      	sub	sp, #12
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008494:	bf00      	nop
 8008496:	370c      	adds	r7, #12
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr

080084a0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr

080084b4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b083      	sub	sp, #12
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80084bc:	bf00      	nop
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b085      	sub	sp, #20
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d101      	bne.n	80084de <HAL_UARTEx_DisableFifoMode+0x16>
 80084da:	2302      	movs	r3, #2
 80084dc:	e027      	b.n	800852e <HAL_UARTEx_DisableFifoMode+0x66>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2224      	movs	r2, #36	@ 0x24
 80084ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 0201 	bic.w	r2, r2, #1
 8008504:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800850c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	68fa      	ldr	r2, [r7, #12]
 800851a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2220      	movs	r2, #32
 8008520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3714      	adds	r7, #20
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr

0800853a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800853a:	b580      	push	{r7, lr}
 800853c:	b084      	sub	sp, #16
 800853e:	af00      	add	r7, sp, #0
 8008540:	6078      	str	r0, [r7, #4]
 8008542:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800854a:	2b01      	cmp	r3, #1
 800854c:	d101      	bne.n	8008552 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800854e:	2302      	movs	r3, #2
 8008550:	e02d      	b.n	80085ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2201      	movs	r2, #1
 8008556:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2224      	movs	r2, #36	@ 0x24
 800855e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f022 0201 	bic.w	r2, r2, #1
 8008578:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	689b      	ldr	r3, [r3, #8]
 8008580:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	683a      	ldr	r2, [r7, #0]
 800858a:	430a      	orrs	r2, r1
 800858c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 f850 	bl	8008634 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	68fa      	ldr	r2, [r7, #12]
 800859a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2220      	movs	r2, #32
 80085a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3710      	adds	r7, #16
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b084      	sub	sp, #16
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d101      	bne.n	80085ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80085ca:	2302      	movs	r3, #2
 80085cc:	e02d      	b.n	800862a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2201      	movs	r2, #1
 80085d2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2224      	movs	r2, #36	@ 0x24
 80085da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f022 0201 	bic.w	r2, r2, #1
 80085f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	683a      	ldr	r2, [r7, #0]
 8008606:	430a      	orrs	r2, r1
 8008608:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 f812 	bl	8008634 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	68fa      	ldr	r2, [r7, #12]
 8008616:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2220      	movs	r2, #32
 800861c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2200      	movs	r2, #0
 8008624:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008628:	2300      	movs	r3, #0
}
 800862a:	4618      	mov	r0, r3
 800862c:	3710      	adds	r7, #16
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
	...

08008634 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008634:	b480      	push	{r7}
 8008636:	b085      	sub	sp, #20
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008640:	2b00      	cmp	r3, #0
 8008642:	d108      	bne.n	8008656 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008654:	e031      	b.n	80086ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008656:	2308      	movs	r3, #8
 8008658:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800865a:	2308      	movs	r3, #8
 800865c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	0e5b      	lsrs	r3, r3, #25
 8008666:	b2db      	uxtb	r3, r3
 8008668:	f003 0307 	and.w	r3, r3, #7
 800866c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	689b      	ldr	r3, [r3, #8]
 8008674:	0f5b      	lsrs	r3, r3, #29
 8008676:	b2db      	uxtb	r3, r3
 8008678:	f003 0307 	and.w	r3, r3, #7
 800867c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800867e:	7bbb      	ldrb	r3, [r7, #14]
 8008680:	7b3a      	ldrb	r2, [r7, #12]
 8008682:	4911      	ldr	r1, [pc, #68]	@ (80086c8 <UARTEx_SetNbDataToProcess+0x94>)
 8008684:	5c8a      	ldrb	r2, [r1, r2]
 8008686:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800868a:	7b3a      	ldrb	r2, [r7, #12]
 800868c:	490f      	ldr	r1, [pc, #60]	@ (80086cc <UARTEx_SetNbDataToProcess+0x98>)
 800868e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008690:	fb93 f3f2 	sdiv	r3, r3, r2
 8008694:	b29a      	uxth	r2, r3
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800869c:	7bfb      	ldrb	r3, [r7, #15]
 800869e:	7b7a      	ldrb	r2, [r7, #13]
 80086a0:	4909      	ldr	r1, [pc, #36]	@ (80086c8 <UARTEx_SetNbDataToProcess+0x94>)
 80086a2:	5c8a      	ldrb	r2, [r1, r2]
 80086a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80086a8:	7b7a      	ldrb	r2, [r7, #13]
 80086aa:	4908      	ldr	r1, [pc, #32]	@ (80086cc <UARTEx_SetNbDataToProcess+0x98>)
 80086ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80086ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80086b2:	b29a      	uxth	r2, r3
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80086ba:	bf00      	nop
 80086bc:	3714      	adds	r7, #20
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr
 80086c6:	bf00      	nop
 80086c8:	08009d00 	.word	0x08009d00
 80086cc:	08009d08 	.word	0x08009d08

080086d0 <atoi>:
 80086d0:	220a      	movs	r2, #10
 80086d2:	2100      	movs	r1, #0
 80086d4:	f000 b87a 	b.w	80087cc <strtol>

080086d8 <_strtol_l.constprop.0>:
 80086d8:	2b24      	cmp	r3, #36	@ 0x24
 80086da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086de:	4686      	mov	lr, r0
 80086e0:	4690      	mov	r8, r2
 80086e2:	d801      	bhi.n	80086e8 <_strtol_l.constprop.0+0x10>
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d106      	bne.n	80086f6 <_strtol_l.constprop.0+0x1e>
 80086e8:	f000 fa5e 	bl	8008ba8 <__errno>
 80086ec:	2316      	movs	r3, #22
 80086ee:	6003      	str	r3, [r0, #0]
 80086f0:	2000      	movs	r0, #0
 80086f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f6:	4834      	ldr	r0, [pc, #208]	@ (80087c8 <_strtol_l.constprop.0+0xf0>)
 80086f8:	460d      	mov	r5, r1
 80086fa:	462a      	mov	r2, r5
 80086fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008700:	5d06      	ldrb	r6, [r0, r4]
 8008702:	f016 0608 	ands.w	r6, r6, #8
 8008706:	d1f8      	bne.n	80086fa <_strtol_l.constprop.0+0x22>
 8008708:	2c2d      	cmp	r4, #45	@ 0x2d
 800870a:	d12d      	bne.n	8008768 <_strtol_l.constprop.0+0x90>
 800870c:	782c      	ldrb	r4, [r5, #0]
 800870e:	2601      	movs	r6, #1
 8008710:	1c95      	adds	r5, r2, #2
 8008712:	f033 0210 	bics.w	r2, r3, #16
 8008716:	d109      	bne.n	800872c <_strtol_l.constprop.0+0x54>
 8008718:	2c30      	cmp	r4, #48	@ 0x30
 800871a:	d12a      	bne.n	8008772 <_strtol_l.constprop.0+0x9a>
 800871c:	782a      	ldrb	r2, [r5, #0]
 800871e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008722:	2a58      	cmp	r2, #88	@ 0x58
 8008724:	d125      	bne.n	8008772 <_strtol_l.constprop.0+0x9a>
 8008726:	786c      	ldrb	r4, [r5, #1]
 8008728:	2310      	movs	r3, #16
 800872a:	3502      	adds	r5, #2
 800872c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008730:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008734:	2200      	movs	r2, #0
 8008736:	fbbc f9f3 	udiv	r9, ip, r3
 800873a:	4610      	mov	r0, r2
 800873c:	fb03 ca19 	mls	sl, r3, r9, ip
 8008740:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008744:	2f09      	cmp	r7, #9
 8008746:	d81b      	bhi.n	8008780 <_strtol_l.constprop.0+0xa8>
 8008748:	463c      	mov	r4, r7
 800874a:	42a3      	cmp	r3, r4
 800874c:	dd27      	ble.n	800879e <_strtol_l.constprop.0+0xc6>
 800874e:	1c57      	adds	r7, r2, #1
 8008750:	d007      	beq.n	8008762 <_strtol_l.constprop.0+0x8a>
 8008752:	4581      	cmp	r9, r0
 8008754:	d320      	bcc.n	8008798 <_strtol_l.constprop.0+0xc0>
 8008756:	d101      	bne.n	800875c <_strtol_l.constprop.0+0x84>
 8008758:	45a2      	cmp	sl, r4
 800875a:	db1d      	blt.n	8008798 <_strtol_l.constprop.0+0xc0>
 800875c:	fb00 4003 	mla	r0, r0, r3, r4
 8008760:	2201      	movs	r2, #1
 8008762:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008766:	e7eb      	b.n	8008740 <_strtol_l.constprop.0+0x68>
 8008768:	2c2b      	cmp	r4, #43	@ 0x2b
 800876a:	bf04      	itt	eq
 800876c:	782c      	ldrbeq	r4, [r5, #0]
 800876e:	1c95      	addeq	r5, r2, #2
 8008770:	e7cf      	b.n	8008712 <_strtol_l.constprop.0+0x3a>
 8008772:	2b00      	cmp	r3, #0
 8008774:	d1da      	bne.n	800872c <_strtol_l.constprop.0+0x54>
 8008776:	2c30      	cmp	r4, #48	@ 0x30
 8008778:	bf0c      	ite	eq
 800877a:	2308      	moveq	r3, #8
 800877c:	230a      	movne	r3, #10
 800877e:	e7d5      	b.n	800872c <_strtol_l.constprop.0+0x54>
 8008780:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008784:	2f19      	cmp	r7, #25
 8008786:	d801      	bhi.n	800878c <_strtol_l.constprop.0+0xb4>
 8008788:	3c37      	subs	r4, #55	@ 0x37
 800878a:	e7de      	b.n	800874a <_strtol_l.constprop.0+0x72>
 800878c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008790:	2f19      	cmp	r7, #25
 8008792:	d804      	bhi.n	800879e <_strtol_l.constprop.0+0xc6>
 8008794:	3c57      	subs	r4, #87	@ 0x57
 8008796:	e7d8      	b.n	800874a <_strtol_l.constprop.0+0x72>
 8008798:	f04f 32ff 	mov.w	r2, #4294967295
 800879c:	e7e1      	b.n	8008762 <_strtol_l.constprop.0+0x8a>
 800879e:	1c53      	adds	r3, r2, #1
 80087a0:	d108      	bne.n	80087b4 <_strtol_l.constprop.0+0xdc>
 80087a2:	2322      	movs	r3, #34	@ 0x22
 80087a4:	f8ce 3000 	str.w	r3, [lr]
 80087a8:	4660      	mov	r0, ip
 80087aa:	f1b8 0f00 	cmp.w	r8, #0
 80087ae:	d0a0      	beq.n	80086f2 <_strtol_l.constprop.0+0x1a>
 80087b0:	1e69      	subs	r1, r5, #1
 80087b2:	e006      	b.n	80087c2 <_strtol_l.constprop.0+0xea>
 80087b4:	b106      	cbz	r6, 80087b8 <_strtol_l.constprop.0+0xe0>
 80087b6:	4240      	negs	r0, r0
 80087b8:	f1b8 0f00 	cmp.w	r8, #0
 80087bc:	d099      	beq.n	80086f2 <_strtol_l.constprop.0+0x1a>
 80087be:	2a00      	cmp	r2, #0
 80087c0:	d1f6      	bne.n	80087b0 <_strtol_l.constprop.0+0xd8>
 80087c2:	f8c8 1000 	str.w	r1, [r8]
 80087c6:	e794      	b.n	80086f2 <_strtol_l.constprop.0+0x1a>
 80087c8:	08009d11 	.word	0x08009d11

080087cc <strtol>:
 80087cc:	4613      	mov	r3, r2
 80087ce:	460a      	mov	r2, r1
 80087d0:	4601      	mov	r1, r0
 80087d2:	4802      	ldr	r0, [pc, #8]	@ (80087dc <strtol+0x10>)
 80087d4:	6800      	ldr	r0, [r0, #0]
 80087d6:	f7ff bf7f 	b.w	80086d8 <_strtol_l.constprop.0>
 80087da:	bf00      	nop
 80087dc:	200000d4 	.word	0x200000d4

080087e0 <std>:
 80087e0:	2300      	movs	r3, #0
 80087e2:	b510      	push	{r4, lr}
 80087e4:	4604      	mov	r4, r0
 80087e6:	e9c0 3300 	strd	r3, r3, [r0]
 80087ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087ee:	6083      	str	r3, [r0, #8]
 80087f0:	8181      	strh	r1, [r0, #12]
 80087f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80087f4:	81c2      	strh	r2, [r0, #14]
 80087f6:	6183      	str	r3, [r0, #24]
 80087f8:	4619      	mov	r1, r3
 80087fa:	2208      	movs	r2, #8
 80087fc:	305c      	adds	r0, #92	@ 0x5c
 80087fe:	f000 f928 	bl	8008a52 <memset>
 8008802:	4b0d      	ldr	r3, [pc, #52]	@ (8008838 <std+0x58>)
 8008804:	6263      	str	r3, [r4, #36]	@ 0x24
 8008806:	4b0d      	ldr	r3, [pc, #52]	@ (800883c <std+0x5c>)
 8008808:	62a3      	str	r3, [r4, #40]	@ 0x28
 800880a:	4b0d      	ldr	r3, [pc, #52]	@ (8008840 <std+0x60>)
 800880c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800880e:	4b0d      	ldr	r3, [pc, #52]	@ (8008844 <std+0x64>)
 8008810:	6323      	str	r3, [r4, #48]	@ 0x30
 8008812:	4b0d      	ldr	r3, [pc, #52]	@ (8008848 <std+0x68>)
 8008814:	6224      	str	r4, [r4, #32]
 8008816:	429c      	cmp	r4, r3
 8008818:	d006      	beq.n	8008828 <std+0x48>
 800881a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800881e:	4294      	cmp	r4, r2
 8008820:	d002      	beq.n	8008828 <std+0x48>
 8008822:	33d0      	adds	r3, #208	@ 0xd0
 8008824:	429c      	cmp	r4, r3
 8008826:	d105      	bne.n	8008834 <std+0x54>
 8008828:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800882c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008830:	f000 b9e4 	b.w	8008bfc <__retarget_lock_init_recursive>
 8008834:	bd10      	pop	{r4, pc}
 8008836:	bf00      	nop
 8008838:	080089cd 	.word	0x080089cd
 800883c:	080089ef 	.word	0x080089ef
 8008840:	08008a27 	.word	0x08008a27
 8008844:	08008a4b 	.word	0x08008a4b
 8008848:	200004e4 	.word	0x200004e4

0800884c <stdio_exit_handler>:
 800884c:	4a02      	ldr	r2, [pc, #8]	@ (8008858 <stdio_exit_handler+0xc>)
 800884e:	4903      	ldr	r1, [pc, #12]	@ (800885c <stdio_exit_handler+0x10>)
 8008850:	4803      	ldr	r0, [pc, #12]	@ (8008860 <stdio_exit_handler+0x14>)
 8008852:	f000 b869 	b.w	8008928 <_fwalk_sglue>
 8008856:	bf00      	nop
 8008858:	200000c8 	.word	0x200000c8
 800885c:	08009515 	.word	0x08009515
 8008860:	200000d8 	.word	0x200000d8

08008864 <cleanup_stdio>:
 8008864:	6841      	ldr	r1, [r0, #4]
 8008866:	4b0c      	ldr	r3, [pc, #48]	@ (8008898 <cleanup_stdio+0x34>)
 8008868:	4299      	cmp	r1, r3
 800886a:	b510      	push	{r4, lr}
 800886c:	4604      	mov	r4, r0
 800886e:	d001      	beq.n	8008874 <cleanup_stdio+0x10>
 8008870:	f000 fe50 	bl	8009514 <_fflush_r>
 8008874:	68a1      	ldr	r1, [r4, #8]
 8008876:	4b09      	ldr	r3, [pc, #36]	@ (800889c <cleanup_stdio+0x38>)
 8008878:	4299      	cmp	r1, r3
 800887a:	d002      	beq.n	8008882 <cleanup_stdio+0x1e>
 800887c:	4620      	mov	r0, r4
 800887e:	f000 fe49 	bl	8009514 <_fflush_r>
 8008882:	68e1      	ldr	r1, [r4, #12]
 8008884:	4b06      	ldr	r3, [pc, #24]	@ (80088a0 <cleanup_stdio+0x3c>)
 8008886:	4299      	cmp	r1, r3
 8008888:	d004      	beq.n	8008894 <cleanup_stdio+0x30>
 800888a:	4620      	mov	r0, r4
 800888c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008890:	f000 be40 	b.w	8009514 <_fflush_r>
 8008894:	bd10      	pop	{r4, pc}
 8008896:	bf00      	nop
 8008898:	200004e4 	.word	0x200004e4
 800889c:	2000054c 	.word	0x2000054c
 80088a0:	200005b4 	.word	0x200005b4

080088a4 <global_stdio_init.part.0>:
 80088a4:	b510      	push	{r4, lr}
 80088a6:	4b0b      	ldr	r3, [pc, #44]	@ (80088d4 <global_stdio_init.part.0+0x30>)
 80088a8:	4c0b      	ldr	r4, [pc, #44]	@ (80088d8 <global_stdio_init.part.0+0x34>)
 80088aa:	4a0c      	ldr	r2, [pc, #48]	@ (80088dc <global_stdio_init.part.0+0x38>)
 80088ac:	601a      	str	r2, [r3, #0]
 80088ae:	4620      	mov	r0, r4
 80088b0:	2200      	movs	r2, #0
 80088b2:	2104      	movs	r1, #4
 80088b4:	f7ff ff94 	bl	80087e0 <std>
 80088b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80088bc:	2201      	movs	r2, #1
 80088be:	2109      	movs	r1, #9
 80088c0:	f7ff ff8e 	bl	80087e0 <std>
 80088c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80088c8:	2202      	movs	r2, #2
 80088ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088ce:	2112      	movs	r1, #18
 80088d0:	f7ff bf86 	b.w	80087e0 <std>
 80088d4:	2000061c 	.word	0x2000061c
 80088d8:	200004e4 	.word	0x200004e4
 80088dc:	0800884d 	.word	0x0800884d

080088e0 <__sfp_lock_acquire>:
 80088e0:	4801      	ldr	r0, [pc, #4]	@ (80088e8 <__sfp_lock_acquire+0x8>)
 80088e2:	f000 b98c 	b.w	8008bfe <__retarget_lock_acquire_recursive>
 80088e6:	bf00      	nop
 80088e8:	20000625 	.word	0x20000625

080088ec <__sfp_lock_release>:
 80088ec:	4801      	ldr	r0, [pc, #4]	@ (80088f4 <__sfp_lock_release+0x8>)
 80088ee:	f000 b987 	b.w	8008c00 <__retarget_lock_release_recursive>
 80088f2:	bf00      	nop
 80088f4:	20000625 	.word	0x20000625

080088f8 <__sinit>:
 80088f8:	b510      	push	{r4, lr}
 80088fa:	4604      	mov	r4, r0
 80088fc:	f7ff fff0 	bl	80088e0 <__sfp_lock_acquire>
 8008900:	6a23      	ldr	r3, [r4, #32]
 8008902:	b11b      	cbz	r3, 800890c <__sinit+0x14>
 8008904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008908:	f7ff bff0 	b.w	80088ec <__sfp_lock_release>
 800890c:	4b04      	ldr	r3, [pc, #16]	@ (8008920 <__sinit+0x28>)
 800890e:	6223      	str	r3, [r4, #32]
 8008910:	4b04      	ldr	r3, [pc, #16]	@ (8008924 <__sinit+0x2c>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1f5      	bne.n	8008904 <__sinit+0xc>
 8008918:	f7ff ffc4 	bl	80088a4 <global_stdio_init.part.0>
 800891c:	e7f2      	b.n	8008904 <__sinit+0xc>
 800891e:	bf00      	nop
 8008920:	08008865 	.word	0x08008865
 8008924:	2000061c 	.word	0x2000061c

08008928 <_fwalk_sglue>:
 8008928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800892c:	4607      	mov	r7, r0
 800892e:	4688      	mov	r8, r1
 8008930:	4614      	mov	r4, r2
 8008932:	2600      	movs	r6, #0
 8008934:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008938:	f1b9 0901 	subs.w	r9, r9, #1
 800893c:	d505      	bpl.n	800894a <_fwalk_sglue+0x22>
 800893e:	6824      	ldr	r4, [r4, #0]
 8008940:	2c00      	cmp	r4, #0
 8008942:	d1f7      	bne.n	8008934 <_fwalk_sglue+0xc>
 8008944:	4630      	mov	r0, r6
 8008946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800894a:	89ab      	ldrh	r3, [r5, #12]
 800894c:	2b01      	cmp	r3, #1
 800894e:	d907      	bls.n	8008960 <_fwalk_sglue+0x38>
 8008950:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008954:	3301      	adds	r3, #1
 8008956:	d003      	beq.n	8008960 <_fwalk_sglue+0x38>
 8008958:	4629      	mov	r1, r5
 800895a:	4638      	mov	r0, r7
 800895c:	47c0      	blx	r8
 800895e:	4306      	orrs	r6, r0
 8008960:	3568      	adds	r5, #104	@ 0x68
 8008962:	e7e9      	b.n	8008938 <_fwalk_sglue+0x10>

08008964 <sniprintf>:
 8008964:	b40c      	push	{r2, r3}
 8008966:	b530      	push	{r4, r5, lr}
 8008968:	4b17      	ldr	r3, [pc, #92]	@ (80089c8 <sniprintf+0x64>)
 800896a:	1e0c      	subs	r4, r1, #0
 800896c:	681d      	ldr	r5, [r3, #0]
 800896e:	b09d      	sub	sp, #116	@ 0x74
 8008970:	da08      	bge.n	8008984 <sniprintf+0x20>
 8008972:	238b      	movs	r3, #139	@ 0x8b
 8008974:	602b      	str	r3, [r5, #0]
 8008976:	f04f 30ff 	mov.w	r0, #4294967295
 800897a:	b01d      	add	sp, #116	@ 0x74
 800897c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008980:	b002      	add	sp, #8
 8008982:	4770      	bx	lr
 8008984:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008988:	f8ad 3014 	strh.w	r3, [sp, #20]
 800898c:	bf14      	ite	ne
 800898e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008992:	4623      	moveq	r3, r4
 8008994:	9304      	str	r3, [sp, #16]
 8008996:	9307      	str	r3, [sp, #28]
 8008998:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800899c:	9002      	str	r0, [sp, #8]
 800899e:	9006      	str	r0, [sp, #24]
 80089a0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80089a4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80089a6:	ab21      	add	r3, sp, #132	@ 0x84
 80089a8:	a902      	add	r1, sp, #8
 80089aa:	4628      	mov	r0, r5
 80089ac:	9301      	str	r3, [sp, #4]
 80089ae:	f000 faa3 	bl	8008ef8 <_svfiprintf_r>
 80089b2:	1c43      	adds	r3, r0, #1
 80089b4:	bfbc      	itt	lt
 80089b6:	238b      	movlt	r3, #139	@ 0x8b
 80089b8:	602b      	strlt	r3, [r5, #0]
 80089ba:	2c00      	cmp	r4, #0
 80089bc:	d0dd      	beq.n	800897a <sniprintf+0x16>
 80089be:	9b02      	ldr	r3, [sp, #8]
 80089c0:	2200      	movs	r2, #0
 80089c2:	701a      	strb	r2, [r3, #0]
 80089c4:	e7d9      	b.n	800897a <sniprintf+0x16>
 80089c6:	bf00      	nop
 80089c8:	200000d4 	.word	0x200000d4

080089cc <__sread>:
 80089cc:	b510      	push	{r4, lr}
 80089ce:	460c      	mov	r4, r1
 80089d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089d4:	f000 f8c4 	bl	8008b60 <_read_r>
 80089d8:	2800      	cmp	r0, #0
 80089da:	bfab      	itete	ge
 80089dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80089de:	89a3      	ldrhlt	r3, [r4, #12]
 80089e0:	181b      	addge	r3, r3, r0
 80089e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80089e6:	bfac      	ite	ge
 80089e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80089ea:	81a3      	strhlt	r3, [r4, #12]
 80089ec:	bd10      	pop	{r4, pc}

080089ee <__swrite>:
 80089ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089f2:	461f      	mov	r7, r3
 80089f4:	898b      	ldrh	r3, [r1, #12]
 80089f6:	05db      	lsls	r3, r3, #23
 80089f8:	4605      	mov	r5, r0
 80089fa:	460c      	mov	r4, r1
 80089fc:	4616      	mov	r6, r2
 80089fe:	d505      	bpl.n	8008a0c <__swrite+0x1e>
 8008a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a04:	2302      	movs	r3, #2
 8008a06:	2200      	movs	r2, #0
 8008a08:	f000 f898 	bl	8008b3c <_lseek_r>
 8008a0c:	89a3      	ldrh	r3, [r4, #12]
 8008a0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a16:	81a3      	strh	r3, [r4, #12]
 8008a18:	4632      	mov	r2, r6
 8008a1a:	463b      	mov	r3, r7
 8008a1c:	4628      	mov	r0, r5
 8008a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a22:	f000 b8af 	b.w	8008b84 <_write_r>

08008a26 <__sseek>:
 8008a26:	b510      	push	{r4, lr}
 8008a28:	460c      	mov	r4, r1
 8008a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a2e:	f000 f885 	bl	8008b3c <_lseek_r>
 8008a32:	1c43      	adds	r3, r0, #1
 8008a34:	89a3      	ldrh	r3, [r4, #12]
 8008a36:	bf15      	itete	ne
 8008a38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008a3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008a3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008a42:	81a3      	strheq	r3, [r4, #12]
 8008a44:	bf18      	it	ne
 8008a46:	81a3      	strhne	r3, [r4, #12]
 8008a48:	bd10      	pop	{r4, pc}

08008a4a <__sclose>:
 8008a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a4e:	f000 b865 	b.w	8008b1c <_close_r>

08008a52 <memset>:
 8008a52:	4402      	add	r2, r0
 8008a54:	4603      	mov	r3, r0
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d100      	bne.n	8008a5c <memset+0xa>
 8008a5a:	4770      	bx	lr
 8008a5c:	f803 1b01 	strb.w	r1, [r3], #1
 8008a60:	e7f9      	b.n	8008a56 <memset+0x4>
	...

08008a64 <strtok>:
 8008a64:	4b16      	ldr	r3, [pc, #88]	@ (8008ac0 <strtok+0x5c>)
 8008a66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a6a:	681f      	ldr	r7, [r3, #0]
 8008a6c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008a6e:	4605      	mov	r5, r0
 8008a70:	460e      	mov	r6, r1
 8008a72:	b9ec      	cbnz	r4, 8008ab0 <strtok+0x4c>
 8008a74:	2050      	movs	r0, #80	@ 0x50
 8008a76:	f000 f92d 	bl	8008cd4 <malloc>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	6478      	str	r0, [r7, #68]	@ 0x44
 8008a7e:	b920      	cbnz	r0, 8008a8a <strtok+0x26>
 8008a80:	4b10      	ldr	r3, [pc, #64]	@ (8008ac4 <strtok+0x60>)
 8008a82:	4811      	ldr	r0, [pc, #68]	@ (8008ac8 <strtok+0x64>)
 8008a84:	215b      	movs	r1, #91	@ 0x5b
 8008a86:	f000 f8bd 	bl	8008c04 <__assert_func>
 8008a8a:	e9c0 4400 	strd	r4, r4, [r0]
 8008a8e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008a92:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008a96:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8008a9a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8008a9e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8008aa2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8008aa6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8008aaa:	6184      	str	r4, [r0, #24]
 8008aac:	7704      	strb	r4, [r0, #28]
 8008aae:	6244      	str	r4, [r0, #36]	@ 0x24
 8008ab0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ab2:	4631      	mov	r1, r6
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008abc:	f000 b806 	b.w	8008acc <__strtok_r>
 8008ac0:	200000d4 	.word	0x200000d4
 8008ac4:	08009e11 	.word	0x08009e11
 8008ac8:	08009e28 	.word	0x08009e28

08008acc <__strtok_r>:
 8008acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ace:	4604      	mov	r4, r0
 8008ad0:	b908      	cbnz	r0, 8008ad6 <__strtok_r+0xa>
 8008ad2:	6814      	ldr	r4, [r2, #0]
 8008ad4:	b144      	cbz	r4, 8008ae8 <__strtok_r+0x1c>
 8008ad6:	4620      	mov	r0, r4
 8008ad8:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008adc:	460f      	mov	r7, r1
 8008ade:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008ae2:	b91e      	cbnz	r6, 8008aec <__strtok_r+0x20>
 8008ae4:	b965      	cbnz	r5, 8008b00 <__strtok_r+0x34>
 8008ae6:	6015      	str	r5, [r2, #0]
 8008ae8:	2000      	movs	r0, #0
 8008aea:	e005      	b.n	8008af8 <__strtok_r+0x2c>
 8008aec:	42b5      	cmp	r5, r6
 8008aee:	d1f6      	bne.n	8008ade <__strtok_r+0x12>
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d1f0      	bne.n	8008ad6 <__strtok_r+0xa>
 8008af4:	6014      	str	r4, [r2, #0]
 8008af6:	7003      	strb	r3, [r0, #0]
 8008af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008afa:	461c      	mov	r4, r3
 8008afc:	e00c      	b.n	8008b18 <__strtok_r+0x4c>
 8008afe:	b915      	cbnz	r5, 8008b06 <__strtok_r+0x3a>
 8008b00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008b04:	460e      	mov	r6, r1
 8008b06:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008b0a:	42ab      	cmp	r3, r5
 8008b0c:	d1f7      	bne.n	8008afe <__strtok_r+0x32>
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d0f3      	beq.n	8008afa <__strtok_r+0x2e>
 8008b12:	2300      	movs	r3, #0
 8008b14:	f804 3c01 	strb.w	r3, [r4, #-1]
 8008b18:	6014      	str	r4, [r2, #0]
 8008b1a:	e7ed      	b.n	8008af8 <__strtok_r+0x2c>

08008b1c <_close_r>:
 8008b1c:	b538      	push	{r3, r4, r5, lr}
 8008b1e:	4d06      	ldr	r5, [pc, #24]	@ (8008b38 <_close_r+0x1c>)
 8008b20:	2300      	movs	r3, #0
 8008b22:	4604      	mov	r4, r0
 8008b24:	4608      	mov	r0, r1
 8008b26:	602b      	str	r3, [r5, #0]
 8008b28:	f7f8 f990 	bl	8000e4c <_close>
 8008b2c:	1c43      	adds	r3, r0, #1
 8008b2e:	d102      	bne.n	8008b36 <_close_r+0x1a>
 8008b30:	682b      	ldr	r3, [r5, #0]
 8008b32:	b103      	cbz	r3, 8008b36 <_close_r+0x1a>
 8008b34:	6023      	str	r3, [r4, #0]
 8008b36:	bd38      	pop	{r3, r4, r5, pc}
 8008b38:	20000620 	.word	0x20000620

08008b3c <_lseek_r>:
 8008b3c:	b538      	push	{r3, r4, r5, lr}
 8008b3e:	4d07      	ldr	r5, [pc, #28]	@ (8008b5c <_lseek_r+0x20>)
 8008b40:	4604      	mov	r4, r0
 8008b42:	4608      	mov	r0, r1
 8008b44:	4611      	mov	r1, r2
 8008b46:	2200      	movs	r2, #0
 8008b48:	602a      	str	r2, [r5, #0]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	f7f8 f9a5 	bl	8000e9a <_lseek>
 8008b50:	1c43      	adds	r3, r0, #1
 8008b52:	d102      	bne.n	8008b5a <_lseek_r+0x1e>
 8008b54:	682b      	ldr	r3, [r5, #0]
 8008b56:	b103      	cbz	r3, 8008b5a <_lseek_r+0x1e>
 8008b58:	6023      	str	r3, [r4, #0]
 8008b5a:	bd38      	pop	{r3, r4, r5, pc}
 8008b5c:	20000620 	.word	0x20000620

08008b60 <_read_r>:
 8008b60:	b538      	push	{r3, r4, r5, lr}
 8008b62:	4d07      	ldr	r5, [pc, #28]	@ (8008b80 <_read_r+0x20>)
 8008b64:	4604      	mov	r4, r0
 8008b66:	4608      	mov	r0, r1
 8008b68:	4611      	mov	r1, r2
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	602a      	str	r2, [r5, #0]
 8008b6e:	461a      	mov	r2, r3
 8008b70:	f7f8 f933 	bl	8000dda <_read>
 8008b74:	1c43      	adds	r3, r0, #1
 8008b76:	d102      	bne.n	8008b7e <_read_r+0x1e>
 8008b78:	682b      	ldr	r3, [r5, #0]
 8008b7a:	b103      	cbz	r3, 8008b7e <_read_r+0x1e>
 8008b7c:	6023      	str	r3, [r4, #0]
 8008b7e:	bd38      	pop	{r3, r4, r5, pc}
 8008b80:	20000620 	.word	0x20000620

08008b84 <_write_r>:
 8008b84:	b538      	push	{r3, r4, r5, lr}
 8008b86:	4d07      	ldr	r5, [pc, #28]	@ (8008ba4 <_write_r+0x20>)
 8008b88:	4604      	mov	r4, r0
 8008b8a:	4608      	mov	r0, r1
 8008b8c:	4611      	mov	r1, r2
 8008b8e:	2200      	movs	r2, #0
 8008b90:	602a      	str	r2, [r5, #0]
 8008b92:	461a      	mov	r2, r3
 8008b94:	f7f8 f93e 	bl	8000e14 <_write>
 8008b98:	1c43      	adds	r3, r0, #1
 8008b9a:	d102      	bne.n	8008ba2 <_write_r+0x1e>
 8008b9c:	682b      	ldr	r3, [r5, #0]
 8008b9e:	b103      	cbz	r3, 8008ba2 <_write_r+0x1e>
 8008ba0:	6023      	str	r3, [r4, #0]
 8008ba2:	bd38      	pop	{r3, r4, r5, pc}
 8008ba4:	20000620 	.word	0x20000620

08008ba8 <__errno>:
 8008ba8:	4b01      	ldr	r3, [pc, #4]	@ (8008bb0 <__errno+0x8>)
 8008baa:	6818      	ldr	r0, [r3, #0]
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop
 8008bb0:	200000d4 	.word	0x200000d4

08008bb4 <__libc_init_array>:
 8008bb4:	b570      	push	{r4, r5, r6, lr}
 8008bb6:	4d0d      	ldr	r5, [pc, #52]	@ (8008bec <__libc_init_array+0x38>)
 8008bb8:	4c0d      	ldr	r4, [pc, #52]	@ (8008bf0 <__libc_init_array+0x3c>)
 8008bba:	1b64      	subs	r4, r4, r5
 8008bbc:	10a4      	asrs	r4, r4, #2
 8008bbe:	2600      	movs	r6, #0
 8008bc0:	42a6      	cmp	r6, r4
 8008bc2:	d109      	bne.n	8008bd8 <__libc_init_array+0x24>
 8008bc4:	4d0b      	ldr	r5, [pc, #44]	@ (8008bf4 <__libc_init_array+0x40>)
 8008bc6:	4c0c      	ldr	r4, [pc, #48]	@ (8008bf8 <__libc_init_array+0x44>)
 8008bc8:	f000 fff0 	bl	8009bac <_init>
 8008bcc:	1b64      	subs	r4, r4, r5
 8008bce:	10a4      	asrs	r4, r4, #2
 8008bd0:	2600      	movs	r6, #0
 8008bd2:	42a6      	cmp	r6, r4
 8008bd4:	d105      	bne.n	8008be2 <__libc_init_array+0x2e>
 8008bd6:	bd70      	pop	{r4, r5, r6, pc}
 8008bd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bdc:	4798      	blx	r3
 8008bde:	3601      	adds	r6, #1
 8008be0:	e7ee      	b.n	8008bc0 <__libc_init_array+0xc>
 8008be2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008be6:	4798      	blx	r3
 8008be8:	3601      	adds	r6, #1
 8008bea:	e7f2      	b.n	8008bd2 <__libc_init_array+0x1e>
 8008bec:	08009efc 	.word	0x08009efc
 8008bf0:	08009efc 	.word	0x08009efc
 8008bf4:	08009efc 	.word	0x08009efc
 8008bf8:	08009f00 	.word	0x08009f00

08008bfc <__retarget_lock_init_recursive>:
 8008bfc:	4770      	bx	lr

08008bfe <__retarget_lock_acquire_recursive>:
 8008bfe:	4770      	bx	lr

08008c00 <__retarget_lock_release_recursive>:
 8008c00:	4770      	bx	lr
	...

08008c04 <__assert_func>:
 8008c04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c06:	4614      	mov	r4, r2
 8008c08:	461a      	mov	r2, r3
 8008c0a:	4b09      	ldr	r3, [pc, #36]	@ (8008c30 <__assert_func+0x2c>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4605      	mov	r5, r0
 8008c10:	68d8      	ldr	r0, [r3, #12]
 8008c12:	b954      	cbnz	r4, 8008c2a <__assert_func+0x26>
 8008c14:	4b07      	ldr	r3, [pc, #28]	@ (8008c34 <__assert_func+0x30>)
 8008c16:	461c      	mov	r4, r3
 8008c18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c1c:	9100      	str	r1, [sp, #0]
 8008c1e:	462b      	mov	r3, r5
 8008c20:	4905      	ldr	r1, [pc, #20]	@ (8008c38 <__assert_func+0x34>)
 8008c22:	f000 fc9f 	bl	8009564 <fiprintf>
 8008c26:	f000 fce7 	bl	80095f8 <abort>
 8008c2a:	4b04      	ldr	r3, [pc, #16]	@ (8008c3c <__assert_func+0x38>)
 8008c2c:	e7f4      	b.n	8008c18 <__assert_func+0x14>
 8008c2e:	bf00      	nop
 8008c30:	200000d4 	.word	0x200000d4
 8008c34:	08009ebd 	.word	0x08009ebd
 8008c38:	08009e8f 	.word	0x08009e8f
 8008c3c:	08009e82 	.word	0x08009e82

08008c40 <_free_r>:
 8008c40:	b538      	push	{r3, r4, r5, lr}
 8008c42:	4605      	mov	r5, r0
 8008c44:	2900      	cmp	r1, #0
 8008c46:	d041      	beq.n	8008ccc <_free_r+0x8c>
 8008c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c4c:	1f0c      	subs	r4, r1, #4
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	bfb8      	it	lt
 8008c52:	18e4      	addlt	r4, r4, r3
 8008c54:	f000 f8e8 	bl	8008e28 <__malloc_lock>
 8008c58:	4a1d      	ldr	r2, [pc, #116]	@ (8008cd0 <_free_r+0x90>)
 8008c5a:	6813      	ldr	r3, [r2, #0]
 8008c5c:	b933      	cbnz	r3, 8008c6c <_free_r+0x2c>
 8008c5e:	6063      	str	r3, [r4, #4]
 8008c60:	6014      	str	r4, [r2, #0]
 8008c62:	4628      	mov	r0, r5
 8008c64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c68:	f000 b8e4 	b.w	8008e34 <__malloc_unlock>
 8008c6c:	42a3      	cmp	r3, r4
 8008c6e:	d908      	bls.n	8008c82 <_free_r+0x42>
 8008c70:	6820      	ldr	r0, [r4, #0]
 8008c72:	1821      	adds	r1, r4, r0
 8008c74:	428b      	cmp	r3, r1
 8008c76:	bf01      	itttt	eq
 8008c78:	6819      	ldreq	r1, [r3, #0]
 8008c7a:	685b      	ldreq	r3, [r3, #4]
 8008c7c:	1809      	addeq	r1, r1, r0
 8008c7e:	6021      	streq	r1, [r4, #0]
 8008c80:	e7ed      	b.n	8008c5e <_free_r+0x1e>
 8008c82:	461a      	mov	r2, r3
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	b10b      	cbz	r3, 8008c8c <_free_r+0x4c>
 8008c88:	42a3      	cmp	r3, r4
 8008c8a:	d9fa      	bls.n	8008c82 <_free_r+0x42>
 8008c8c:	6811      	ldr	r1, [r2, #0]
 8008c8e:	1850      	adds	r0, r2, r1
 8008c90:	42a0      	cmp	r0, r4
 8008c92:	d10b      	bne.n	8008cac <_free_r+0x6c>
 8008c94:	6820      	ldr	r0, [r4, #0]
 8008c96:	4401      	add	r1, r0
 8008c98:	1850      	adds	r0, r2, r1
 8008c9a:	4283      	cmp	r3, r0
 8008c9c:	6011      	str	r1, [r2, #0]
 8008c9e:	d1e0      	bne.n	8008c62 <_free_r+0x22>
 8008ca0:	6818      	ldr	r0, [r3, #0]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	6053      	str	r3, [r2, #4]
 8008ca6:	4408      	add	r0, r1
 8008ca8:	6010      	str	r0, [r2, #0]
 8008caa:	e7da      	b.n	8008c62 <_free_r+0x22>
 8008cac:	d902      	bls.n	8008cb4 <_free_r+0x74>
 8008cae:	230c      	movs	r3, #12
 8008cb0:	602b      	str	r3, [r5, #0]
 8008cb2:	e7d6      	b.n	8008c62 <_free_r+0x22>
 8008cb4:	6820      	ldr	r0, [r4, #0]
 8008cb6:	1821      	adds	r1, r4, r0
 8008cb8:	428b      	cmp	r3, r1
 8008cba:	bf04      	itt	eq
 8008cbc:	6819      	ldreq	r1, [r3, #0]
 8008cbe:	685b      	ldreq	r3, [r3, #4]
 8008cc0:	6063      	str	r3, [r4, #4]
 8008cc2:	bf04      	itt	eq
 8008cc4:	1809      	addeq	r1, r1, r0
 8008cc6:	6021      	streq	r1, [r4, #0]
 8008cc8:	6054      	str	r4, [r2, #4]
 8008cca:	e7ca      	b.n	8008c62 <_free_r+0x22>
 8008ccc:	bd38      	pop	{r3, r4, r5, pc}
 8008cce:	bf00      	nop
 8008cd0:	2000062c 	.word	0x2000062c

08008cd4 <malloc>:
 8008cd4:	4b02      	ldr	r3, [pc, #8]	@ (8008ce0 <malloc+0xc>)
 8008cd6:	4601      	mov	r1, r0
 8008cd8:	6818      	ldr	r0, [r3, #0]
 8008cda:	f000 b825 	b.w	8008d28 <_malloc_r>
 8008cde:	bf00      	nop
 8008ce0:	200000d4 	.word	0x200000d4

08008ce4 <sbrk_aligned>:
 8008ce4:	b570      	push	{r4, r5, r6, lr}
 8008ce6:	4e0f      	ldr	r6, [pc, #60]	@ (8008d24 <sbrk_aligned+0x40>)
 8008ce8:	460c      	mov	r4, r1
 8008cea:	6831      	ldr	r1, [r6, #0]
 8008cec:	4605      	mov	r5, r0
 8008cee:	b911      	cbnz	r1, 8008cf6 <sbrk_aligned+0x12>
 8008cf0:	f000 fc64 	bl	80095bc <_sbrk_r>
 8008cf4:	6030      	str	r0, [r6, #0]
 8008cf6:	4621      	mov	r1, r4
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	f000 fc5f 	bl	80095bc <_sbrk_r>
 8008cfe:	1c43      	adds	r3, r0, #1
 8008d00:	d103      	bne.n	8008d0a <sbrk_aligned+0x26>
 8008d02:	f04f 34ff 	mov.w	r4, #4294967295
 8008d06:	4620      	mov	r0, r4
 8008d08:	bd70      	pop	{r4, r5, r6, pc}
 8008d0a:	1cc4      	adds	r4, r0, #3
 8008d0c:	f024 0403 	bic.w	r4, r4, #3
 8008d10:	42a0      	cmp	r0, r4
 8008d12:	d0f8      	beq.n	8008d06 <sbrk_aligned+0x22>
 8008d14:	1a21      	subs	r1, r4, r0
 8008d16:	4628      	mov	r0, r5
 8008d18:	f000 fc50 	bl	80095bc <_sbrk_r>
 8008d1c:	3001      	adds	r0, #1
 8008d1e:	d1f2      	bne.n	8008d06 <sbrk_aligned+0x22>
 8008d20:	e7ef      	b.n	8008d02 <sbrk_aligned+0x1e>
 8008d22:	bf00      	nop
 8008d24:	20000628 	.word	0x20000628

08008d28 <_malloc_r>:
 8008d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d2c:	1ccd      	adds	r5, r1, #3
 8008d2e:	f025 0503 	bic.w	r5, r5, #3
 8008d32:	3508      	adds	r5, #8
 8008d34:	2d0c      	cmp	r5, #12
 8008d36:	bf38      	it	cc
 8008d38:	250c      	movcc	r5, #12
 8008d3a:	2d00      	cmp	r5, #0
 8008d3c:	4606      	mov	r6, r0
 8008d3e:	db01      	blt.n	8008d44 <_malloc_r+0x1c>
 8008d40:	42a9      	cmp	r1, r5
 8008d42:	d904      	bls.n	8008d4e <_malloc_r+0x26>
 8008d44:	230c      	movs	r3, #12
 8008d46:	6033      	str	r3, [r6, #0]
 8008d48:	2000      	movs	r0, #0
 8008d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e24 <_malloc_r+0xfc>
 8008d52:	f000 f869 	bl	8008e28 <__malloc_lock>
 8008d56:	f8d8 3000 	ldr.w	r3, [r8]
 8008d5a:	461c      	mov	r4, r3
 8008d5c:	bb44      	cbnz	r4, 8008db0 <_malloc_r+0x88>
 8008d5e:	4629      	mov	r1, r5
 8008d60:	4630      	mov	r0, r6
 8008d62:	f7ff ffbf 	bl	8008ce4 <sbrk_aligned>
 8008d66:	1c43      	adds	r3, r0, #1
 8008d68:	4604      	mov	r4, r0
 8008d6a:	d158      	bne.n	8008e1e <_malloc_r+0xf6>
 8008d6c:	f8d8 4000 	ldr.w	r4, [r8]
 8008d70:	4627      	mov	r7, r4
 8008d72:	2f00      	cmp	r7, #0
 8008d74:	d143      	bne.n	8008dfe <_malloc_r+0xd6>
 8008d76:	2c00      	cmp	r4, #0
 8008d78:	d04b      	beq.n	8008e12 <_malloc_r+0xea>
 8008d7a:	6823      	ldr	r3, [r4, #0]
 8008d7c:	4639      	mov	r1, r7
 8008d7e:	4630      	mov	r0, r6
 8008d80:	eb04 0903 	add.w	r9, r4, r3
 8008d84:	f000 fc1a 	bl	80095bc <_sbrk_r>
 8008d88:	4581      	cmp	r9, r0
 8008d8a:	d142      	bne.n	8008e12 <_malloc_r+0xea>
 8008d8c:	6821      	ldr	r1, [r4, #0]
 8008d8e:	1a6d      	subs	r5, r5, r1
 8008d90:	4629      	mov	r1, r5
 8008d92:	4630      	mov	r0, r6
 8008d94:	f7ff ffa6 	bl	8008ce4 <sbrk_aligned>
 8008d98:	3001      	adds	r0, #1
 8008d9a:	d03a      	beq.n	8008e12 <_malloc_r+0xea>
 8008d9c:	6823      	ldr	r3, [r4, #0]
 8008d9e:	442b      	add	r3, r5
 8008da0:	6023      	str	r3, [r4, #0]
 8008da2:	f8d8 3000 	ldr.w	r3, [r8]
 8008da6:	685a      	ldr	r2, [r3, #4]
 8008da8:	bb62      	cbnz	r2, 8008e04 <_malloc_r+0xdc>
 8008daa:	f8c8 7000 	str.w	r7, [r8]
 8008dae:	e00f      	b.n	8008dd0 <_malloc_r+0xa8>
 8008db0:	6822      	ldr	r2, [r4, #0]
 8008db2:	1b52      	subs	r2, r2, r5
 8008db4:	d420      	bmi.n	8008df8 <_malloc_r+0xd0>
 8008db6:	2a0b      	cmp	r2, #11
 8008db8:	d917      	bls.n	8008dea <_malloc_r+0xc2>
 8008dba:	1961      	adds	r1, r4, r5
 8008dbc:	42a3      	cmp	r3, r4
 8008dbe:	6025      	str	r5, [r4, #0]
 8008dc0:	bf18      	it	ne
 8008dc2:	6059      	strne	r1, [r3, #4]
 8008dc4:	6863      	ldr	r3, [r4, #4]
 8008dc6:	bf08      	it	eq
 8008dc8:	f8c8 1000 	streq.w	r1, [r8]
 8008dcc:	5162      	str	r2, [r4, r5]
 8008dce:	604b      	str	r3, [r1, #4]
 8008dd0:	4630      	mov	r0, r6
 8008dd2:	f000 f82f 	bl	8008e34 <__malloc_unlock>
 8008dd6:	f104 000b 	add.w	r0, r4, #11
 8008dda:	1d23      	adds	r3, r4, #4
 8008ddc:	f020 0007 	bic.w	r0, r0, #7
 8008de0:	1ac2      	subs	r2, r0, r3
 8008de2:	bf1c      	itt	ne
 8008de4:	1a1b      	subne	r3, r3, r0
 8008de6:	50a3      	strne	r3, [r4, r2]
 8008de8:	e7af      	b.n	8008d4a <_malloc_r+0x22>
 8008dea:	6862      	ldr	r2, [r4, #4]
 8008dec:	42a3      	cmp	r3, r4
 8008dee:	bf0c      	ite	eq
 8008df0:	f8c8 2000 	streq.w	r2, [r8]
 8008df4:	605a      	strne	r2, [r3, #4]
 8008df6:	e7eb      	b.n	8008dd0 <_malloc_r+0xa8>
 8008df8:	4623      	mov	r3, r4
 8008dfa:	6864      	ldr	r4, [r4, #4]
 8008dfc:	e7ae      	b.n	8008d5c <_malloc_r+0x34>
 8008dfe:	463c      	mov	r4, r7
 8008e00:	687f      	ldr	r7, [r7, #4]
 8008e02:	e7b6      	b.n	8008d72 <_malloc_r+0x4a>
 8008e04:	461a      	mov	r2, r3
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	42a3      	cmp	r3, r4
 8008e0a:	d1fb      	bne.n	8008e04 <_malloc_r+0xdc>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	6053      	str	r3, [r2, #4]
 8008e10:	e7de      	b.n	8008dd0 <_malloc_r+0xa8>
 8008e12:	230c      	movs	r3, #12
 8008e14:	6033      	str	r3, [r6, #0]
 8008e16:	4630      	mov	r0, r6
 8008e18:	f000 f80c 	bl	8008e34 <__malloc_unlock>
 8008e1c:	e794      	b.n	8008d48 <_malloc_r+0x20>
 8008e1e:	6005      	str	r5, [r0, #0]
 8008e20:	e7d6      	b.n	8008dd0 <_malloc_r+0xa8>
 8008e22:	bf00      	nop
 8008e24:	2000062c 	.word	0x2000062c

08008e28 <__malloc_lock>:
 8008e28:	4801      	ldr	r0, [pc, #4]	@ (8008e30 <__malloc_lock+0x8>)
 8008e2a:	f7ff bee8 	b.w	8008bfe <__retarget_lock_acquire_recursive>
 8008e2e:	bf00      	nop
 8008e30:	20000624 	.word	0x20000624

08008e34 <__malloc_unlock>:
 8008e34:	4801      	ldr	r0, [pc, #4]	@ (8008e3c <__malloc_unlock+0x8>)
 8008e36:	f7ff bee3 	b.w	8008c00 <__retarget_lock_release_recursive>
 8008e3a:	bf00      	nop
 8008e3c:	20000624 	.word	0x20000624

08008e40 <__ssputs_r>:
 8008e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e44:	688e      	ldr	r6, [r1, #8]
 8008e46:	461f      	mov	r7, r3
 8008e48:	42be      	cmp	r6, r7
 8008e4a:	680b      	ldr	r3, [r1, #0]
 8008e4c:	4682      	mov	sl, r0
 8008e4e:	460c      	mov	r4, r1
 8008e50:	4690      	mov	r8, r2
 8008e52:	d82d      	bhi.n	8008eb0 <__ssputs_r+0x70>
 8008e54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008e5c:	d026      	beq.n	8008eac <__ssputs_r+0x6c>
 8008e5e:	6965      	ldr	r5, [r4, #20]
 8008e60:	6909      	ldr	r1, [r1, #16]
 8008e62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008e66:	eba3 0901 	sub.w	r9, r3, r1
 8008e6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008e6e:	1c7b      	adds	r3, r7, #1
 8008e70:	444b      	add	r3, r9
 8008e72:	106d      	asrs	r5, r5, #1
 8008e74:	429d      	cmp	r5, r3
 8008e76:	bf38      	it	cc
 8008e78:	461d      	movcc	r5, r3
 8008e7a:	0553      	lsls	r3, r2, #21
 8008e7c:	d527      	bpl.n	8008ece <__ssputs_r+0x8e>
 8008e7e:	4629      	mov	r1, r5
 8008e80:	f7ff ff52 	bl	8008d28 <_malloc_r>
 8008e84:	4606      	mov	r6, r0
 8008e86:	b360      	cbz	r0, 8008ee2 <__ssputs_r+0xa2>
 8008e88:	6921      	ldr	r1, [r4, #16]
 8008e8a:	464a      	mov	r2, r9
 8008e8c:	f000 fba6 	bl	80095dc <memcpy>
 8008e90:	89a3      	ldrh	r3, [r4, #12]
 8008e92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e9a:	81a3      	strh	r3, [r4, #12]
 8008e9c:	6126      	str	r6, [r4, #16]
 8008e9e:	6165      	str	r5, [r4, #20]
 8008ea0:	444e      	add	r6, r9
 8008ea2:	eba5 0509 	sub.w	r5, r5, r9
 8008ea6:	6026      	str	r6, [r4, #0]
 8008ea8:	60a5      	str	r5, [r4, #8]
 8008eaa:	463e      	mov	r6, r7
 8008eac:	42be      	cmp	r6, r7
 8008eae:	d900      	bls.n	8008eb2 <__ssputs_r+0x72>
 8008eb0:	463e      	mov	r6, r7
 8008eb2:	6820      	ldr	r0, [r4, #0]
 8008eb4:	4632      	mov	r2, r6
 8008eb6:	4641      	mov	r1, r8
 8008eb8:	f000 fb66 	bl	8009588 <memmove>
 8008ebc:	68a3      	ldr	r3, [r4, #8]
 8008ebe:	1b9b      	subs	r3, r3, r6
 8008ec0:	60a3      	str	r3, [r4, #8]
 8008ec2:	6823      	ldr	r3, [r4, #0]
 8008ec4:	4433      	add	r3, r6
 8008ec6:	6023      	str	r3, [r4, #0]
 8008ec8:	2000      	movs	r0, #0
 8008eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ece:	462a      	mov	r2, r5
 8008ed0:	f000 fb99 	bl	8009606 <_realloc_r>
 8008ed4:	4606      	mov	r6, r0
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	d1e0      	bne.n	8008e9c <__ssputs_r+0x5c>
 8008eda:	6921      	ldr	r1, [r4, #16]
 8008edc:	4650      	mov	r0, sl
 8008ede:	f7ff feaf 	bl	8008c40 <_free_r>
 8008ee2:	230c      	movs	r3, #12
 8008ee4:	f8ca 3000 	str.w	r3, [sl]
 8008ee8:	89a3      	ldrh	r3, [r4, #12]
 8008eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008eee:	81a3      	strh	r3, [r4, #12]
 8008ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ef4:	e7e9      	b.n	8008eca <__ssputs_r+0x8a>
	...

08008ef8 <_svfiprintf_r>:
 8008ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008efc:	4698      	mov	r8, r3
 8008efe:	898b      	ldrh	r3, [r1, #12]
 8008f00:	061b      	lsls	r3, r3, #24
 8008f02:	b09d      	sub	sp, #116	@ 0x74
 8008f04:	4607      	mov	r7, r0
 8008f06:	460d      	mov	r5, r1
 8008f08:	4614      	mov	r4, r2
 8008f0a:	d510      	bpl.n	8008f2e <_svfiprintf_r+0x36>
 8008f0c:	690b      	ldr	r3, [r1, #16]
 8008f0e:	b973      	cbnz	r3, 8008f2e <_svfiprintf_r+0x36>
 8008f10:	2140      	movs	r1, #64	@ 0x40
 8008f12:	f7ff ff09 	bl	8008d28 <_malloc_r>
 8008f16:	6028      	str	r0, [r5, #0]
 8008f18:	6128      	str	r0, [r5, #16]
 8008f1a:	b930      	cbnz	r0, 8008f2a <_svfiprintf_r+0x32>
 8008f1c:	230c      	movs	r3, #12
 8008f1e:	603b      	str	r3, [r7, #0]
 8008f20:	f04f 30ff 	mov.w	r0, #4294967295
 8008f24:	b01d      	add	sp, #116	@ 0x74
 8008f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f2a:	2340      	movs	r3, #64	@ 0x40
 8008f2c:	616b      	str	r3, [r5, #20]
 8008f2e:	2300      	movs	r3, #0
 8008f30:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f32:	2320      	movs	r3, #32
 8008f34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f38:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f3c:	2330      	movs	r3, #48	@ 0x30
 8008f3e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80090dc <_svfiprintf_r+0x1e4>
 8008f42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f46:	f04f 0901 	mov.w	r9, #1
 8008f4a:	4623      	mov	r3, r4
 8008f4c:	469a      	mov	sl, r3
 8008f4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f52:	b10a      	cbz	r2, 8008f58 <_svfiprintf_r+0x60>
 8008f54:	2a25      	cmp	r2, #37	@ 0x25
 8008f56:	d1f9      	bne.n	8008f4c <_svfiprintf_r+0x54>
 8008f58:	ebba 0b04 	subs.w	fp, sl, r4
 8008f5c:	d00b      	beq.n	8008f76 <_svfiprintf_r+0x7e>
 8008f5e:	465b      	mov	r3, fp
 8008f60:	4622      	mov	r2, r4
 8008f62:	4629      	mov	r1, r5
 8008f64:	4638      	mov	r0, r7
 8008f66:	f7ff ff6b 	bl	8008e40 <__ssputs_r>
 8008f6a:	3001      	adds	r0, #1
 8008f6c:	f000 80a7 	beq.w	80090be <_svfiprintf_r+0x1c6>
 8008f70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f72:	445a      	add	r2, fp
 8008f74:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f76:	f89a 3000 	ldrb.w	r3, [sl]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	f000 809f 	beq.w	80090be <_svfiprintf_r+0x1c6>
 8008f80:	2300      	movs	r3, #0
 8008f82:	f04f 32ff 	mov.w	r2, #4294967295
 8008f86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f8a:	f10a 0a01 	add.w	sl, sl, #1
 8008f8e:	9304      	str	r3, [sp, #16]
 8008f90:	9307      	str	r3, [sp, #28]
 8008f92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f96:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f98:	4654      	mov	r4, sl
 8008f9a:	2205      	movs	r2, #5
 8008f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fa0:	484e      	ldr	r0, [pc, #312]	@ (80090dc <_svfiprintf_r+0x1e4>)
 8008fa2:	f7f7 f955 	bl	8000250 <memchr>
 8008fa6:	9a04      	ldr	r2, [sp, #16]
 8008fa8:	b9d8      	cbnz	r0, 8008fe2 <_svfiprintf_r+0xea>
 8008faa:	06d0      	lsls	r0, r2, #27
 8008fac:	bf44      	itt	mi
 8008fae:	2320      	movmi	r3, #32
 8008fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fb4:	0711      	lsls	r1, r2, #28
 8008fb6:	bf44      	itt	mi
 8008fb8:	232b      	movmi	r3, #43	@ 0x2b
 8008fba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fbe:	f89a 3000 	ldrb.w	r3, [sl]
 8008fc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fc4:	d015      	beq.n	8008ff2 <_svfiprintf_r+0xfa>
 8008fc6:	9a07      	ldr	r2, [sp, #28]
 8008fc8:	4654      	mov	r4, sl
 8008fca:	2000      	movs	r0, #0
 8008fcc:	f04f 0c0a 	mov.w	ip, #10
 8008fd0:	4621      	mov	r1, r4
 8008fd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fd6:	3b30      	subs	r3, #48	@ 0x30
 8008fd8:	2b09      	cmp	r3, #9
 8008fda:	d94b      	bls.n	8009074 <_svfiprintf_r+0x17c>
 8008fdc:	b1b0      	cbz	r0, 800900c <_svfiprintf_r+0x114>
 8008fde:	9207      	str	r2, [sp, #28]
 8008fe0:	e014      	b.n	800900c <_svfiprintf_r+0x114>
 8008fe2:	eba0 0308 	sub.w	r3, r0, r8
 8008fe6:	fa09 f303 	lsl.w	r3, r9, r3
 8008fea:	4313      	orrs	r3, r2
 8008fec:	9304      	str	r3, [sp, #16]
 8008fee:	46a2      	mov	sl, r4
 8008ff0:	e7d2      	b.n	8008f98 <_svfiprintf_r+0xa0>
 8008ff2:	9b03      	ldr	r3, [sp, #12]
 8008ff4:	1d19      	adds	r1, r3, #4
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	9103      	str	r1, [sp, #12]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	bfbb      	ittet	lt
 8008ffe:	425b      	neglt	r3, r3
 8009000:	f042 0202 	orrlt.w	r2, r2, #2
 8009004:	9307      	strge	r3, [sp, #28]
 8009006:	9307      	strlt	r3, [sp, #28]
 8009008:	bfb8      	it	lt
 800900a:	9204      	strlt	r2, [sp, #16]
 800900c:	7823      	ldrb	r3, [r4, #0]
 800900e:	2b2e      	cmp	r3, #46	@ 0x2e
 8009010:	d10a      	bne.n	8009028 <_svfiprintf_r+0x130>
 8009012:	7863      	ldrb	r3, [r4, #1]
 8009014:	2b2a      	cmp	r3, #42	@ 0x2a
 8009016:	d132      	bne.n	800907e <_svfiprintf_r+0x186>
 8009018:	9b03      	ldr	r3, [sp, #12]
 800901a:	1d1a      	adds	r2, r3, #4
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	9203      	str	r2, [sp, #12]
 8009020:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009024:	3402      	adds	r4, #2
 8009026:	9305      	str	r3, [sp, #20]
 8009028:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80090ec <_svfiprintf_r+0x1f4>
 800902c:	7821      	ldrb	r1, [r4, #0]
 800902e:	2203      	movs	r2, #3
 8009030:	4650      	mov	r0, sl
 8009032:	f7f7 f90d 	bl	8000250 <memchr>
 8009036:	b138      	cbz	r0, 8009048 <_svfiprintf_r+0x150>
 8009038:	9b04      	ldr	r3, [sp, #16]
 800903a:	eba0 000a 	sub.w	r0, r0, sl
 800903e:	2240      	movs	r2, #64	@ 0x40
 8009040:	4082      	lsls	r2, r0
 8009042:	4313      	orrs	r3, r2
 8009044:	3401      	adds	r4, #1
 8009046:	9304      	str	r3, [sp, #16]
 8009048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800904c:	4824      	ldr	r0, [pc, #144]	@ (80090e0 <_svfiprintf_r+0x1e8>)
 800904e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009052:	2206      	movs	r2, #6
 8009054:	f7f7 f8fc 	bl	8000250 <memchr>
 8009058:	2800      	cmp	r0, #0
 800905a:	d036      	beq.n	80090ca <_svfiprintf_r+0x1d2>
 800905c:	4b21      	ldr	r3, [pc, #132]	@ (80090e4 <_svfiprintf_r+0x1ec>)
 800905e:	bb1b      	cbnz	r3, 80090a8 <_svfiprintf_r+0x1b0>
 8009060:	9b03      	ldr	r3, [sp, #12]
 8009062:	3307      	adds	r3, #7
 8009064:	f023 0307 	bic.w	r3, r3, #7
 8009068:	3308      	adds	r3, #8
 800906a:	9303      	str	r3, [sp, #12]
 800906c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800906e:	4433      	add	r3, r6
 8009070:	9309      	str	r3, [sp, #36]	@ 0x24
 8009072:	e76a      	b.n	8008f4a <_svfiprintf_r+0x52>
 8009074:	fb0c 3202 	mla	r2, ip, r2, r3
 8009078:	460c      	mov	r4, r1
 800907a:	2001      	movs	r0, #1
 800907c:	e7a8      	b.n	8008fd0 <_svfiprintf_r+0xd8>
 800907e:	2300      	movs	r3, #0
 8009080:	3401      	adds	r4, #1
 8009082:	9305      	str	r3, [sp, #20]
 8009084:	4619      	mov	r1, r3
 8009086:	f04f 0c0a 	mov.w	ip, #10
 800908a:	4620      	mov	r0, r4
 800908c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009090:	3a30      	subs	r2, #48	@ 0x30
 8009092:	2a09      	cmp	r2, #9
 8009094:	d903      	bls.n	800909e <_svfiprintf_r+0x1a6>
 8009096:	2b00      	cmp	r3, #0
 8009098:	d0c6      	beq.n	8009028 <_svfiprintf_r+0x130>
 800909a:	9105      	str	r1, [sp, #20]
 800909c:	e7c4      	b.n	8009028 <_svfiprintf_r+0x130>
 800909e:	fb0c 2101 	mla	r1, ip, r1, r2
 80090a2:	4604      	mov	r4, r0
 80090a4:	2301      	movs	r3, #1
 80090a6:	e7f0      	b.n	800908a <_svfiprintf_r+0x192>
 80090a8:	ab03      	add	r3, sp, #12
 80090aa:	9300      	str	r3, [sp, #0]
 80090ac:	462a      	mov	r2, r5
 80090ae:	4b0e      	ldr	r3, [pc, #56]	@ (80090e8 <_svfiprintf_r+0x1f0>)
 80090b0:	a904      	add	r1, sp, #16
 80090b2:	4638      	mov	r0, r7
 80090b4:	f3af 8000 	nop.w
 80090b8:	1c42      	adds	r2, r0, #1
 80090ba:	4606      	mov	r6, r0
 80090bc:	d1d6      	bne.n	800906c <_svfiprintf_r+0x174>
 80090be:	89ab      	ldrh	r3, [r5, #12]
 80090c0:	065b      	lsls	r3, r3, #25
 80090c2:	f53f af2d 	bmi.w	8008f20 <_svfiprintf_r+0x28>
 80090c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090c8:	e72c      	b.n	8008f24 <_svfiprintf_r+0x2c>
 80090ca:	ab03      	add	r3, sp, #12
 80090cc:	9300      	str	r3, [sp, #0]
 80090ce:	462a      	mov	r2, r5
 80090d0:	4b05      	ldr	r3, [pc, #20]	@ (80090e8 <_svfiprintf_r+0x1f0>)
 80090d2:	a904      	add	r1, sp, #16
 80090d4:	4638      	mov	r0, r7
 80090d6:	f000 f879 	bl	80091cc <_printf_i>
 80090da:	e7ed      	b.n	80090b8 <_svfiprintf_r+0x1c0>
 80090dc:	08009ebe 	.word	0x08009ebe
 80090e0:	08009ec8 	.word	0x08009ec8
 80090e4:	00000000 	.word	0x00000000
 80090e8:	08008e41 	.word	0x08008e41
 80090ec:	08009ec4 	.word	0x08009ec4

080090f0 <_printf_common>:
 80090f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090f4:	4616      	mov	r6, r2
 80090f6:	4698      	mov	r8, r3
 80090f8:	688a      	ldr	r2, [r1, #8]
 80090fa:	690b      	ldr	r3, [r1, #16]
 80090fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009100:	4293      	cmp	r3, r2
 8009102:	bfb8      	it	lt
 8009104:	4613      	movlt	r3, r2
 8009106:	6033      	str	r3, [r6, #0]
 8009108:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800910c:	4607      	mov	r7, r0
 800910e:	460c      	mov	r4, r1
 8009110:	b10a      	cbz	r2, 8009116 <_printf_common+0x26>
 8009112:	3301      	adds	r3, #1
 8009114:	6033      	str	r3, [r6, #0]
 8009116:	6823      	ldr	r3, [r4, #0]
 8009118:	0699      	lsls	r1, r3, #26
 800911a:	bf42      	ittt	mi
 800911c:	6833      	ldrmi	r3, [r6, #0]
 800911e:	3302      	addmi	r3, #2
 8009120:	6033      	strmi	r3, [r6, #0]
 8009122:	6825      	ldr	r5, [r4, #0]
 8009124:	f015 0506 	ands.w	r5, r5, #6
 8009128:	d106      	bne.n	8009138 <_printf_common+0x48>
 800912a:	f104 0a19 	add.w	sl, r4, #25
 800912e:	68e3      	ldr	r3, [r4, #12]
 8009130:	6832      	ldr	r2, [r6, #0]
 8009132:	1a9b      	subs	r3, r3, r2
 8009134:	42ab      	cmp	r3, r5
 8009136:	dc26      	bgt.n	8009186 <_printf_common+0x96>
 8009138:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800913c:	6822      	ldr	r2, [r4, #0]
 800913e:	3b00      	subs	r3, #0
 8009140:	bf18      	it	ne
 8009142:	2301      	movne	r3, #1
 8009144:	0692      	lsls	r2, r2, #26
 8009146:	d42b      	bmi.n	80091a0 <_printf_common+0xb0>
 8009148:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800914c:	4641      	mov	r1, r8
 800914e:	4638      	mov	r0, r7
 8009150:	47c8      	blx	r9
 8009152:	3001      	adds	r0, #1
 8009154:	d01e      	beq.n	8009194 <_printf_common+0xa4>
 8009156:	6823      	ldr	r3, [r4, #0]
 8009158:	6922      	ldr	r2, [r4, #16]
 800915a:	f003 0306 	and.w	r3, r3, #6
 800915e:	2b04      	cmp	r3, #4
 8009160:	bf02      	ittt	eq
 8009162:	68e5      	ldreq	r5, [r4, #12]
 8009164:	6833      	ldreq	r3, [r6, #0]
 8009166:	1aed      	subeq	r5, r5, r3
 8009168:	68a3      	ldr	r3, [r4, #8]
 800916a:	bf0c      	ite	eq
 800916c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009170:	2500      	movne	r5, #0
 8009172:	4293      	cmp	r3, r2
 8009174:	bfc4      	itt	gt
 8009176:	1a9b      	subgt	r3, r3, r2
 8009178:	18ed      	addgt	r5, r5, r3
 800917a:	2600      	movs	r6, #0
 800917c:	341a      	adds	r4, #26
 800917e:	42b5      	cmp	r5, r6
 8009180:	d11a      	bne.n	80091b8 <_printf_common+0xc8>
 8009182:	2000      	movs	r0, #0
 8009184:	e008      	b.n	8009198 <_printf_common+0xa8>
 8009186:	2301      	movs	r3, #1
 8009188:	4652      	mov	r2, sl
 800918a:	4641      	mov	r1, r8
 800918c:	4638      	mov	r0, r7
 800918e:	47c8      	blx	r9
 8009190:	3001      	adds	r0, #1
 8009192:	d103      	bne.n	800919c <_printf_common+0xac>
 8009194:	f04f 30ff 	mov.w	r0, #4294967295
 8009198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800919c:	3501      	adds	r5, #1
 800919e:	e7c6      	b.n	800912e <_printf_common+0x3e>
 80091a0:	18e1      	adds	r1, r4, r3
 80091a2:	1c5a      	adds	r2, r3, #1
 80091a4:	2030      	movs	r0, #48	@ 0x30
 80091a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80091aa:	4422      	add	r2, r4
 80091ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80091b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80091b4:	3302      	adds	r3, #2
 80091b6:	e7c7      	b.n	8009148 <_printf_common+0x58>
 80091b8:	2301      	movs	r3, #1
 80091ba:	4622      	mov	r2, r4
 80091bc:	4641      	mov	r1, r8
 80091be:	4638      	mov	r0, r7
 80091c0:	47c8      	blx	r9
 80091c2:	3001      	adds	r0, #1
 80091c4:	d0e6      	beq.n	8009194 <_printf_common+0xa4>
 80091c6:	3601      	adds	r6, #1
 80091c8:	e7d9      	b.n	800917e <_printf_common+0x8e>
	...

080091cc <_printf_i>:
 80091cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091d0:	7e0f      	ldrb	r7, [r1, #24]
 80091d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80091d4:	2f78      	cmp	r7, #120	@ 0x78
 80091d6:	4691      	mov	r9, r2
 80091d8:	4680      	mov	r8, r0
 80091da:	460c      	mov	r4, r1
 80091dc:	469a      	mov	sl, r3
 80091de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80091e2:	d807      	bhi.n	80091f4 <_printf_i+0x28>
 80091e4:	2f62      	cmp	r7, #98	@ 0x62
 80091e6:	d80a      	bhi.n	80091fe <_printf_i+0x32>
 80091e8:	2f00      	cmp	r7, #0
 80091ea:	f000 80d2 	beq.w	8009392 <_printf_i+0x1c6>
 80091ee:	2f58      	cmp	r7, #88	@ 0x58
 80091f0:	f000 80b9 	beq.w	8009366 <_printf_i+0x19a>
 80091f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80091fc:	e03a      	b.n	8009274 <_printf_i+0xa8>
 80091fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009202:	2b15      	cmp	r3, #21
 8009204:	d8f6      	bhi.n	80091f4 <_printf_i+0x28>
 8009206:	a101      	add	r1, pc, #4	@ (adr r1, 800920c <_printf_i+0x40>)
 8009208:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800920c:	08009265 	.word	0x08009265
 8009210:	08009279 	.word	0x08009279
 8009214:	080091f5 	.word	0x080091f5
 8009218:	080091f5 	.word	0x080091f5
 800921c:	080091f5 	.word	0x080091f5
 8009220:	080091f5 	.word	0x080091f5
 8009224:	08009279 	.word	0x08009279
 8009228:	080091f5 	.word	0x080091f5
 800922c:	080091f5 	.word	0x080091f5
 8009230:	080091f5 	.word	0x080091f5
 8009234:	080091f5 	.word	0x080091f5
 8009238:	08009379 	.word	0x08009379
 800923c:	080092a3 	.word	0x080092a3
 8009240:	08009333 	.word	0x08009333
 8009244:	080091f5 	.word	0x080091f5
 8009248:	080091f5 	.word	0x080091f5
 800924c:	0800939b 	.word	0x0800939b
 8009250:	080091f5 	.word	0x080091f5
 8009254:	080092a3 	.word	0x080092a3
 8009258:	080091f5 	.word	0x080091f5
 800925c:	080091f5 	.word	0x080091f5
 8009260:	0800933b 	.word	0x0800933b
 8009264:	6833      	ldr	r3, [r6, #0]
 8009266:	1d1a      	adds	r2, r3, #4
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	6032      	str	r2, [r6, #0]
 800926c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009270:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009274:	2301      	movs	r3, #1
 8009276:	e09d      	b.n	80093b4 <_printf_i+0x1e8>
 8009278:	6833      	ldr	r3, [r6, #0]
 800927a:	6820      	ldr	r0, [r4, #0]
 800927c:	1d19      	adds	r1, r3, #4
 800927e:	6031      	str	r1, [r6, #0]
 8009280:	0606      	lsls	r6, r0, #24
 8009282:	d501      	bpl.n	8009288 <_printf_i+0xbc>
 8009284:	681d      	ldr	r5, [r3, #0]
 8009286:	e003      	b.n	8009290 <_printf_i+0xc4>
 8009288:	0645      	lsls	r5, r0, #25
 800928a:	d5fb      	bpl.n	8009284 <_printf_i+0xb8>
 800928c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009290:	2d00      	cmp	r5, #0
 8009292:	da03      	bge.n	800929c <_printf_i+0xd0>
 8009294:	232d      	movs	r3, #45	@ 0x2d
 8009296:	426d      	negs	r5, r5
 8009298:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800929c:	4859      	ldr	r0, [pc, #356]	@ (8009404 <_printf_i+0x238>)
 800929e:	230a      	movs	r3, #10
 80092a0:	e011      	b.n	80092c6 <_printf_i+0xfa>
 80092a2:	6821      	ldr	r1, [r4, #0]
 80092a4:	6833      	ldr	r3, [r6, #0]
 80092a6:	0608      	lsls	r0, r1, #24
 80092a8:	f853 5b04 	ldr.w	r5, [r3], #4
 80092ac:	d402      	bmi.n	80092b4 <_printf_i+0xe8>
 80092ae:	0649      	lsls	r1, r1, #25
 80092b0:	bf48      	it	mi
 80092b2:	b2ad      	uxthmi	r5, r5
 80092b4:	2f6f      	cmp	r7, #111	@ 0x6f
 80092b6:	4853      	ldr	r0, [pc, #332]	@ (8009404 <_printf_i+0x238>)
 80092b8:	6033      	str	r3, [r6, #0]
 80092ba:	bf14      	ite	ne
 80092bc:	230a      	movne	r3, #10
 80092be:	2308      	moveq	r3, #8
 80092c0:	2100      	movs	r1, #0
 80092c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80092c6:	6866      	ldr	r6, [r4, #4]
 80092c8:	60a6      	str	r6, [r4, #8]
 80092ca:	2e00      	cmp	r6, #0
 80092cc:	bfa2      	ittt	ge
 80092ce:	6821      	ldrge	r1, [r4, #0]
 80092d0:	f021 0104 	bicge.w	r1, r1, #4
 80092d4:	6021      	strge	r1, [r4, #0]
 80092d6:	b90d      	cbnz	r5, 80092dc <_printf_i+0x110>
 80092d8:	2e00      	cmp	r6, #0
 80092da:	d04b      	beq.n	8009374 <_printf_i+0x1a8>
 80092dc:	4616      	mov	r6, r2
 80092de:	fbb5 f1f3 	udiv	r1, r5, r3
 80092e2:	fb03 5711 	mls	r7, r3, r1, r5
 80092e6:	5dc7      	ldrb	r7, [r0, r7]
 80092e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80092ec:	462f      	mov	r7, r5
 80092ee:	42bb      	cmp	r3, r7
 80092f0:	460d      	mov	r5, r1
 80092f2:	d9f4      	bls.n	80092de <_printf_i+0x112>
 80092f4:	2b08      	cmp	r3, #8
 80092f6:	d10b      	bne.n	8009310 <_printf_i+0x144>
 80092f8:	6823      	ldr	r3, [r4, #0]
 80092fa:	07df      	lsls	r7, r3, #31
 80092fc:	d508      	bpl.n	8009310 <_printf_i+0x144>
 80092fe:	6923      	ldr	r3, [r4, #16]
 8009300:	6861      	ldr	r1, [r4, #4]
 8009302:	4299      	cmp	r1, r3
 8009304:	bfde      	ittt	le
 8009306:	2330      	movle	r3, #48	@ 0x30
 8009308:	f806 3c01 	strble.w	r3, [r6, #-1]
 800930c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009310:	1b92      	subs	r2, r2, r6
 8009312:	6122      	str	r2, [r4, #16]
 8009314:	f8cd a000 	str.w	sl, [sp]
 8009318:	464b      	mov	r3, r9
 800931a:	aa03      	add	r2, sp, #12
 800931c:	4621      	mov	r1, r4
 800931e:	4640      	mov	r0, r8
 8009320:	f7ff fee6 	bl	80090f0 <_printf_common>
 8009324:	3001      	adds	r0, #1
 8009326:	d14a      	bne.n	80093be <_printf_i+0x1f2>
 8009328:	f04f 30ff 	mov.w	r0, #4294967295
 800932c:	b004      	add	sp, #16
 800932e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009332:	6823      	ldr	r3, [r4, #0]
 8009334:	f043 0320 	orr.w	r3, r3, #32
 8009338:	6023      	str	r3, [r4, #0]
 800933a:	4833      	ldr	r0, [pc, #204]	@ (8009408 <_printf_i+0x23c>)
 800933c:	2778      	movs	r7, #120	@ 0x78
 800933e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009342:	6823      	ldr	r3, [r4, #0]
 8009344:	6831      	ldr	r1, [r6, #0]
 8009346:	061f      	lsls	r7, r3, #24
 8009348:	f851 5b04 	ldr.w	r5, [r1], #4
 800934c:	d402      	bmi.n	8009354 <_printf_i+0x188>
 800934e:	065f      	lsls	r7, r3, #25
 8009350:	bf48      	it	mi
 8009352:	b2ad      	uxthmi	r5, r5
 8009354:	6031      	str	r1, [r6, #0]
 8009356:	07d9      	lsls	r1, r3, #31
 8009358:	bf44      	itt	mi
 800935a:	f043 0320 	orrmi.w	r3, r3, #32
 800935e:	6023      	strmi	r3, [r4, #0]
 8009360:	b11d      	cbz	r5, 800936a <_printf_i+0x19e>
 8009362:	2310      	movs	r3, #16
 8009364:	e7ac      	b.n	80092c0 <_printf_i+0xf4>
 8009366:	4827      	ldr	r0, [pc, #156]	@ (8009404 <_printf_i+0x238>)
 8009368:	e7e9      	b.n	800933e <_printf_i+0x172>
 800936a:	6823      	ldr	r3, [r4, #0]
 800936c:	f023 0320 	bic.w	r3, r3, #32
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	e7f6      	b.n	8009362 <_printf_i+0x196>
 8009374:	4616      	mov	r6, r2
 8009376:	e7bd      	b.n	80092f4 <_printf_i+0x128>
 8009378:	6833      	ldr	r3, [r6, #0]
 800937a:	6825      	ldr	r5, [r4, #0]
 800937c:	6961      	ldr	r1, [r4, #20]
 800937e:	1d18      	adds	r0, r3, #4
 8009380:	6030      	str	r0, [r6, #0]
 8009382:	062e      	lsls	r6, r5, #24
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	d501      	bpl.n	800938c <_printf_i+0x1c0>
 8009388:	6019      	str	r1, [r3, #0]
 800938a:	e002      	b.n	8009392 <_printf_i+0x1c6>
 800938c:	0668      	lsls	r0, r5, #25
 800938e:	d5fb      	bpl.n	8009388 <_printf_i+0x1bc>
 8009390:	8019      	strh	r1, [r3, #0]
 8009392:	2300      	movs	r3, #0
 8009394:	6123      	str	r3, [r4, #16]
 8009396:	4616      	mov	r6, r2
 8009398:	e7bc      	b.n	8009314 <_printf_i+0x148>
 800939a:	6833      	ldr	r3, [r6, #0]
 800939c:	1d1a      	adds	r2, r3, #4
 800939e:	6032      	str	r2, [r6, #0]
 80093a0:	681e      	ldr	r6, [r3, #0]
 80093a2:	6862      	ldr	r2, [r4, #4]
 80093a4:	2100      	movs	r1, #0
 80093a6:	4630      	mov	r0, r6
 80093a8:	f7f6 ff52 	bl	8000250 <memchr>
 80093ac:	b108      	cbz	r0, 80093b2 <_printf_i+0x1e6>
 80093ae:	1b80      	subs	r0, r0, r6
 80093b0:	6060      	str	r0, [r4, #4]
 80093b2:	6863      	ldr	r3, [r4, #4]
 80093b4:	6123      	str	r3, [r4, #16]
 80093b6:	2300      	movs	r3, #0
 80093b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093bc:	e7aa      	b.n	8009314 <_printf_i+0x148>
 80093be:	6923      	ldr	r3, [r4, #16]
 80093c0:	4632      	mov	r2, r6
 80093c2:	4649      	mov	r1, r9
 80093c4:	4640      	mov	r0, r8
 80093c6:	47d0      	blx	sl
 80093c8:	3001      	adds	r0, #1
 80093ca:	d0ad      	beq.n	8009328 <_printf_i+0x15c>
 80093cc:	6823      	ldr	r3, [r4, #0]
 80093ce:	079b      	lsls	r3, r3, #30
 80093d0:	d413      	bmi.n	80093fa <_printf_i+0x22e>
 80093d2:	68e0      	ldr	r0, [r4, #12]
 80093d4:	9b03      	ldr	r3, [sp, #12]
 80093d6:	4298      	cmp	r0, r3
 80093d8:	bfb8      	it	lt
 80093da:	4618      	movlt	r0, r3
 80093dc:	e7a6      	b.n	800932c <_printf_i+0x160>
 80093de:	2301      	movs	r3, #1
 80093e0:	4632      	mov	r2, r6
 80093e2:	4649      	mov	r1, r9
 80093e4:	4640      	mov	r0, r8
 80093e6:	47d0      	blx	sl
 80093e8:	3001      	adds	r0, #1
 80093ea:	d09d      	beq.n	8009328 <_printf_i+0x15c>
 80093ec:	3501      	adds	r5, #1
 80093ee:	68e3      	ldr	r3, [r4, #12]
 80093f0:	9903      	ldr	r1, [sp, #12]
 80093f2:	1a5b      	subs	r3, r3, r1
 80093f4:	42ab      	cmp	r3, r5
 80093f6:	dcf2      	bgt.n	80093de <_printf_i+0x212>
 80093f8:	e7eb      	b.n	80093d2 <_printf_i+0x206>
 80093fa:	2500      	movs	r5, #0
 80093fc:	f104 0619 	add.w	r6, r4, #25
 8009400:	e7f5      	b.n	80093ee <_printf_i+0x222>
 8009402:	bf00      	nop
 8009404:	08009ecf 	.word	0x08009ecf
 8009408:	08009ee0 	.word	0x08009ee0

0800940c <__sflush_r>:
 800940c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009414:	0716      	lsls	r6, r2, #28
 8009416:	4605      	mov	r5, r0
 8009418:	460c      	mov	r4, r1
 800941a:	d454      	bmi.n	80094c6 <__sflush_r+0xba>
 800941c:	684b      	ldr	r3, [r1, #4]
 800941e:	2b00      	cmp	r3, #0
 8009420:	dc02      	bgt.n	8009428 <__sflush_r+0x1c>
 8009422:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009424:	2b00      	cmp	r3, #0
 8009426:	dd48      	ble.n	80094ba <__sflush_r+0xae>
 8009428:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800942a:	2e00      	cmp	r6, #0
 800942c:	d045      	beq.n	80094ba <__sflush_r+0xae>
 800942e:	2300      	movs	r3, #0
 8009430:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009434:	682f      	ldr	r7, [r5, #0]
 8009436:	6a21      	ldr	r1, [r4, #32]
 8009438:	602b      	str	r3, [r5, #0]
 800943a:	d030      	beq.n	800949e <__sflush_r+0x92>
 800943c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800943e:	89a3      	ldrh	r3, [r4, #12]
 8009440:	0759      	lsls	r1, r3, #29
 8009442:	d505      	bpl.n	8009450 <__sflush_r+0x44>
 8009444:	6863      	ldr	r3, [r4, #4]
 8009446:	1ad2      	subs	r2, r2, r3
 8009448:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800944a:	b10b      	cbz	r3, 8009450 <__sflush_r+0x44>
 800944c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800944e:	1ad2      	subs	r2, r2, r3
 8009450:	2300      	movs	r3, #0
 8009452:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009454:	6a21      	ldr	r1, [r4, #32]
 8009456:	4628      	mov	r0, r5
 8009458:	47b0      	blx	r6
 800945a:	1c43      	adds	r3, r0, #1
 800945c:	89a3      	ldrh	r3, [r4, #12]
 800945e:	d106      	bne.n	800946e <__sflush_r+0x62>
 8009460:	6829      	ldr	r1, [r5, #0]
 8009462:	291d      	cmp	r1, #29
 8009464:	d82b      	bhi.n	80094be <__sflush_r+0xb2>
 8009466:	4a2a      	ldr	r2, [pc, #168]	@ (8009510 <__sflush_r+0x104>)
 8009468:	410a      	asrs	r2, r1
 800946a:	07d6      	lsls	r6, r2, #31
 800946c:	d427      	bmi.n	80094be <__sflush_r+0xb2>
 800946e:	2200      	movs	r2, #0
 8009470:	6062      	str	r2, [r4, #4]
 8009472:	04d9      	lsls	r1, r3, #19
 8009474:	6922      	ldr	r2, [r4, #16]
 8009476:	6022      	str	r2, [r4, #0]
 8009478:	d504      	bpl.n	8009484 <__sflush_r+0x78>
 800947a:	1c42      	adds	r2, r0, #1
 800947c:	d101      	bne.n	8009482 <__sflush_r+0x76>
 800947e:	682b      	ldr	r3, [r5, #0]
 8009480:	b903      	cbnz	r3, 8009484 <__sflush_r+0x78>
 8009482:	6560      	str	r0, [r4, #84]	@ 0x54
 8009484:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009486:	602f      	str	r7, [r5, #0]
 8009488:	b1b9      	cbz	r1, 80094ba <__sflush_r+0xae>
 800948a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800948e:	4299      	cmp	r1, r3
 8009490:	d002      	beq.n	8009498 <__sflush_r+0x8c>
 8009492:	4628      	mov	r0, r5
 8009494:	f7ff fbd4 	bl	8008c40 <_free_r>
 8009498:	2300      	movs	r3, #0
 800949a:	6363      	str	r3, [r4, #52]	@ 0x34
 800949c:	e00d      	b.n	80094ba <__sflush_r+0xae>
 800949e:	2301      	movs	r3, #1
 80094a0:	4628      	mov	r0, r5
 80094a2:	47b0      	blx	r6
 80094a4:	4602      	mov	r2, r0
 80094a6:	1c50      	adds	r0, r2, #1
 80094a8:	d1c9      	bne.n	800943e <__sflush_r+0x32>
 80094aa:	682b      	ldr	r3, [r5, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d0c6      	beq.n	800943e <__sflush_r+0x32>
 80094b0:	2b1d      	cmp	r3, #29
 80094b2:	d001      	beq.n	80094b8 <__sflush_r+0xac>
 80094b4:	2b16      	cmp	r3, #22
 80094b6:	d11e      	bne.n	80094f6 <__sflush_r+0xea>
 80094b8:	602f      	str	r7, [r5, #0]
 80094ba:	2000      	movs	r0, #0
 80094bc:	e022      	b.n	8009504 <__sflush_r+0xf8>
 80094be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094c2:	b21b      	sxth	r3, r3
 80094c4:	e01b      	b.n	80094fe <__sflush_r+0xf2>
 80094c6:	690f      	ldr	r7, [r1, #16]
 80094c8:	2f00      	cmp	r7, #0
 80094ca:	d0f6      	beq.n	80094ba <__sflush_r+0xae>
 80094cc:	0793      	lsls	r3, r2, #30
 80094ce:	680e      	ldr	r6, [r1, #0]
 80094d0:	bf08      	it	eq
 80094d2:	694b      	ldreq	r3, [r1, #20]
 80094d4:	600f      	str	r7, [r1, #0]
 80094d6:	bf18      	it	ne
 80094d8:	2300      	movne	r3, #0
 80094da:	eba6 0807 	sub.w	r8, r6, r7
 80094de:	608b      	str	r3, [r1, #8]
 80094e0:	f1b8 0f00 	cmp.w	r8, #0
 80094e4:	dde9      	ble.n	80094ba <__sflush_r+0xae>
 80094e6:	6a21      	ldr	r1, [r4, #32]
 80094e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80094ea:	4643      	mov	r3, r8
 80094ec:	463a      	mov	r2, r7
 80094ee:	4628      	mov	r0, r5
 80094f0:	47b0      	blx	r6
 80094f2:	2800      	cmp	r0, #0
 80094f4:	dc08      	bgt.n	8009508 <__sflush_r+0xfc>
 80094f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094fe:	81a3      	strh	r3, [r4, #12]
 8009500:	f04f 30ff 	mov.w	r0, #4294967295
 8009504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009508:	4407      	add	r7, r0
 800950a:	eba8 0800 	sub.w	r8, r8, r0
 800950e:	e7e7      	b.n	80094e0 <__sflush_r+0xd4>
 8009510:	dfbffffe 	.word	0xdfbffffe

08009514 <_fflush_r>:
 8009514:	b538      	push	{r3, r4, r5, lr}
 8009516:	690b      	ldr	r3, [r1, #16]
 8009518:	4605      	mov	r5, r0
 800951a:	460c      	mov	r4, r1
 800951c:	b913      	cbnz	r3, 8009524 <_fflush_r+0x10>
 800951e:	2500      	movs	r5, #0
 8009520:	4628      	mov	r0, r5
 8009522:	bd38      	pop	{r3, r4, r5, pc}
 8009524:	b118      	cbz	r0, 800952e <_fflush_r+0x1a>
 8009526:	6a03      	ldr	r3, [r0, #32]
 8009528:	b90b      	cbnz	r3, 800952e <_fflush_r+0x1a>
 800952a:	f7ff f9e5 	bl	80088f8 <__sinit>
 800952e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d0f3      	beq.n	800951e <_fflush_r+0xa>
 8009536:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009538:	07d0      	lsls	r0, r2, #31
 800953a:	d404      	bmi.n	8009546 <_fflush_r+0x32>
 800953c:	0599      	lsls	r1, r3, #22
 800953e:	d402      	bmi.n	8009546 <_fflush_r+0x32>
 8009540:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009542:	f7ff fb5c 	bl	8008bfe <__retarget_lock_acquire_recursive>
 8009546:	4628      	mov	r0, r5
 8009548:	4621      	mov	r1, r4
 800954a:	f7ff ff5f 	bl	800940c <__sflush_r>
 800954e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009550:	07da      	lsls	r2, r3, #31
 8009552:	4605      	mov	r5, r0
 8009554:	d4e4      	bmi.n	8009520 <_fflush_r+0xc>
 8009556:	89a3      	ldrh	r3, [r4, #12]
 8009558:	059b      	lsls	r3, r3, #22
 800955a:	d4e1      	bmi.n	8009520 <_fflush_r+0xc>
 800955c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800955e:	f7ff fb4f 	bl	8008c00 <__retarget_lock_release_recursive>
 8009562:	e7dd      	b.n	8009520 <_fflush_r+0xc>

08009564 <fiprintf>:
 8009564:	b40e      	push	{r1, r2, r3}
 8009566:	b503      	push	{r0, r1, lr}
 8009568:	4601      	mov	r1, r0
 800956a:	ab03      	add	r3, sp, #12
 800956c:	4805      	ldr	r0, [pc, #20]	@ (8009584 <fiprintf+0x20>)
 800956e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009572:	6800      	ldr	r0, [r0, #0]
 8009574:	9301      	str	r3, [sp, #4]
 8009576:	f000 f89d 	bl	80096b4 <_vfiprintf_r>
 800957a:	b002      	add	sp, #8
 800957c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009580:	b003      	add	sp, #12
 8009582:	4770      	bx	lr
 8009584:	200000d4 	.word	0x200000d4

08009588 <memmove>:
 8009588:	4288      	cmp	r0, r1
 800958a:	b510      	push	{r4, lr}
 800958c:	eb01 0402 	add.w	r4, r1, r2
 8009590:	d902      	bls.n	8009598 <memmove+0x10>
 8009592:	4284      	cmp	r4, r0
 8009594:	4623      	mov	r3, r4
 8009596:	d807      	bhi.n	80095a8 <memmove+0x20>
 8009598:	1e43      	subs	r3, r0, #1
 800959a:	42a1      	cmp	r1, r4
 800959c:	d008      	beq.n	80095b0 <memmove+0x28>
 800959e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095a6:	e7f8      	b.n	800959a <memmove+0x12>
 80095a8:	4402      	add	r2, r0
 80095aa:	4601      	mov	r1, r0
 80095ac:	428a      	cmp	r2, r1
 80095ae:	d100      	bne.n	80095b2 <memmove+0x2a>
 80095b0:	bd10      	pop	{r4, pc}
 80095b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095ba:	e7f7      	b.n	80095ac <memmove+0x24>

080095bc <_sbrk_r>:
 80095bc:	b538      	push	{r3, r4, r5, lr}
 80095be:	4d06      	ldr	r5, [pc, #24]	@ (80095d8 <_sbrk_r+0x1c>)
 80095c0:	2300      	movs	r3, #0
 80095c2:	4604      	mov	r4, r0
 80095c4:	4608      	mov	r0, r1
 80095c6:	602b      	str	r3, [r5, #0]
 80095c8:	f7f7 fc74 	bl	8000eb4 <_sbrk>
 80095cc:	1c43      	adds	r3, r0, #1
 80095ce:	d102      	bne.n	80095d6 <_sbrk_r+0x1a>
 80095d0:	682b      	ldr	r3, [r5, #0]
 80095d2:	b103      	cbz	r3, 80095d6 <_sbrk_r+0x1a>
 80095d4:	6023      	str	r3, [r4, #0]
 80095d6:	bd38      	pop	{r3, r4, r5, pc}
 80095d8:	20000620 	.word	0x20000620

080095dc <memcpy>:
 80095dc:	440a      	add	r2, r1
 80095de:	4291      	cmp	r1, r2
 80095e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80095e4:	d100      	bne.n	80095e8 <memcpy+0xc>
 80095e6:	4770      	bx	lr
 80095e8:	b510      	push	{r4, lr}
 80095ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095f2:	4291      	cmp	r1, r2
 80095f4:	d1f9      	bne.n	80095ea <memcpy+0xe>
 80095f6:	bd10      	pop	{r4, pc}

080095f8 <abort>:
 80095f8:	b508      	push	{r3, lr}
 80095fa:	2006      	movs	r0, #6
 80095fc:	f000 fa2e 	bl	8009a5c <raise>
 8009600:	2001      	movs	r0, #1
 8009602:	f7f7 fbdf 	bl	8000dc4 <_exit>

08009606 <_realloc_r>:
 8009606:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800960a:	4680      	mov	r8, r0
 800960c:	4615      	mov	r5, r2
 800960e:	460c      	mov	r4, r1
 8009610:	b921      	cbnz	r1, 800961c <_realloc_r+0x16>
 8009612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009616:	4611      	mov	r1, r2
 8009618:	f7ff bb86 	b.w	8008d28 <_malloc_r>
 800961c:	b92a      	cbnz	r2, 800962a <_realloc_r+0x24>
 800961e:	f7ff fb0f 	bl	8008c40 <_free_r>
 8009622:	2400      	movs	r4, #0
 8009624:	4620      	mov	r0, r4
 8009626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800962a:	f000 fa33 	bl	8009a94 <_malloc_usable_size_r>
 800962e:	4285      	cmp	r5, r0
 8009630:	4606      	mov	r6, r0
 8009632:	d802      	bhi.n	800963a <_realloc_r+0x34>
 8009634:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009638:	d8f4      	bhi.n	8009624 <_realloc_r+0x1e>
 800963a:	4629      	mov	r1, r5
 800963c:	4640      	mov	r0, r8
 800963e:	f7ff fb73 	bl	8008d28 <_malloc_r>
 8009642:	4607      	mov	r7, r0
 8009644:	2800      	cmp	r0, #0
 8009646:	d0ec      	beq.n	8009622 <_realloc_r+0x1c>
 8009648:	42b5      	cmp	r5, r6
 800964a:	462a      	mov	r2, r5
 800964c:	4621      	mov	r1, r4
 800964e:	bf28      	it	cs
 8009650:	4632      	movcs	r2, r6
 8009652:	f7ff ffc3 	bl	80095dc <memcpy>
 8009656:	4621      	mov	r1, r4
 8009658:	4640      	mov	r0, r8
 800965a:	f7ff faf1 	bl	8008c40 <_free_r>
 800965e:	463c      	mov	r4, r7
 8009660:	e7e0      	b.n	8009624 <_realloc_r+0x1e>

08009662 <__sfputc_r>:
 8009662:	6893      	ldr	r3, [r2, #8]
 8009664:	3b01      	subs	r3, #1
 8009666:	2b00      	cmp	r3, #0
 8009668:	b410      	push	{r4}
 800966a:	6093      	str	r3, [r2, #8]
 800966c:	da08      	bge.n	8009680 <__sfputc_r+0x1e>
 800966e:	6994      	ldr	r4, [r2, #24]
 8009670:	42a3      	cmp	r3, r4
 8009672:	db01      	blt.n	8009678 <__sfputc_r+0x16>
 8009674:	290a      	cmp	r1, #10
 8009676:	d103      	bne.n	8009680 <__sfputc_r+0x1e>
 8009678:	f85d 4b04 	ldr.w	r4, [sp], #4
 800967c:	f000 b932 	b.w	80098e4 <__swbuf_r>
 8009680:	6813      	ldr	r3, [r2, #0]
 8009682:	1c58      	adds	r0, r3, #1
 8009684:	6010      	str	r0, [r2, #0]
 8009686:	7019      	strb	r1, [r3, #0]
 8009688:	4608      	mov	r0, r1
 800968a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800968e:	4770      	bx	lr

08009690 <__sfputs_r>:
 8009690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009692:	4606      	mov	r6, r0
 8009694:	460f      	mov	r7, r1
 8009696:	4614      	mov	r4, r2
 8009698:	18d5      	adds	r5, r2, r3
 800969a:	42ac      	cmp	r4, r5
 800969c:	d101      	bne.n	80096a2 <__sfputs_r+0x12>
 800969e:	2000      	movs	r0, #0
 80096a0:	e007      	b.n	80096b2 <__sfputs_r+0x22>
 80096a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096a6:	463a      	mov	r2, r7
 80096a8:	4630      	mov	r0, r6
 80096aa:	f7ff ffda 	bl	8009662 <__sfputc_r>
 80096ae:	1c43      	adds	r3, r0, #1
 80096b0:	d1f3      	bne.n	800969a <__sfputs_r+0xa>
 80096b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080096b4 <_vfiprintf_r>:
 80096b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096b8:	460d      	mov	r5, r1
 80096ba:	b09d      	sub	sp, #116	@ 0x74
 80096bc:	4614      	mov	r4, r2
 80096be:	4698      	mov	r8, r3
 80096c0:	4606      	mov	r6, r0
 80096c2:	b118      	cbz	r0, 80096cc <_vfiprintf_r+0x18>
 80096c4:	6a03      	ldr	r3, [r0, #32]
 80096c6:	b90b      	cbnz	r3, 80096cc <_vfiprintf_r+0x18>
 80096c8:	f7ff f916 	bl	80088f8 <__sinit>
 80096cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096ce:	07d9      	lsls	r1, r3, #31
 80096d0:	d405      	bmi.n	80096de <_vfiprintf_r+0x2a>
 80096d2:	89ab      	ldrh	r3, [r5, #12]
 80096d4:	059a      	lsls	r2, r3, #22
 80096d6:	d402      	bmi.n	80096de <_vfiprintf_r+0x2a>
 80096d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80096da:	f7ff fa90 	bl	8008bfe <__retarget_lock_acquire_recursive>
 80096de:	89ab      	ldrh	r3, [r5, #12]
 80096e0:	071b      	lsls	r3, r3, #28
 80096e2:	d501      	bpl.n	80096e8 <_vfiprintf_r+0x34>
 80096e4:	692b      	ldr	r3, [r5, #16]
 80096e6:	b99b      	cbnz	r3, 8009710 <_vfiprintf_r+0x5c>
 80096e8:	4629      	mov	r1, r5
 80096ea:	4630      	mov	r0, r6
 80096ec:	f000 f938 	bl	8009960 <__swsetup_r>
 80096f0:	b170      	cbz	r0, 8009710 <_vfiprintf_r+0x5c>
 80096f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80096f4:	07dc      	lsls	r4, r3, #31
 80096f6:	d504      	bpl.n	8009702 <_vfiprintf_r+0x4e>
 80096f8:	f04f 30ff 	mov.w	r0, #4294967295
 80096fc:	b01d      	add	sp, #116	@ 0x74
 80096fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009702:	89ab      	ldrh	r3, [r5, #12]
 8009704:	0598      	lsls	r0, r3, #22
 8009706:	d4f7      	bmi.n	80096f8 <_vfiprintf_r+0x44>
 8009708:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800970a:	f7ff fa79 	bl	8008c00 <__retarget_lock_release_recursive>
 800970e:	e7f3      	b.n	80096f8 <_vfiprintf_r+0x44>
 8009710:	2300      	movs	r3, #0
 8009712:	9309      	str	r3, [sp, #36]	@ 0x24
 8009714:	2320      	movs	r3, #32
 8009716:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800971a:	f8cd 800c 	str.w	r8, [sp, #12]
 800971e:	2330      	movs	r3, #48	@ 0x30
 8009720:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80098d0 <_vfiprintf_r+0x21c>
 8009724:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009728:	f04f 0901 	mov.w	r9, #1
 800972c:	4623      	mov	r3, r4
 800972e:	469a      	mov	sl, r3
 8009730:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009734:	b10a      	cbz	r2, 800973a <_vfiprintf_r+0x86>
 8009736:	2a25      	cmp	r2, #37	@ 0x25
 8009738:	d1f9      	bne.n	800972e <_vfiprintf_r+0x7a>
 800973a:	ebba 0b04 	subs.w	fp, sl, r4
 800973e:	d00b      	beq.n	8009758 <_vfiprintf_r+0xa4>
 8009740:	465b      	mov	r3, fp
 8009742:	4622      	mov	r2, r4
 8009744:	4629      	mov	r1, r5
 8009746:	4630      	mov	r0, r6
 8009748:	f7ff ffa2 	bl	8009690 <__sfputs_r>
 800974c:	3001      	adds	r0, #1
 800974e:	f000 80a7 	beq.w	80098a0 <_vfiprintf_r+0x1ec>
 8009752:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009754:	445a      	add	r2, fp
 8009756:	9209      	str	r2, [sp, #36]	@ 0x24
 8009758:	f89a 3000 	ldrb.w	r3, [sl]
 800975c:	2b00      	cmp	r3, #0
 800975e:	f000 809f 	beq.w	80098a0 <_vfiprintf_r+0x1ec>
 8009762:	2300      	movs	r3, #0
 8009764:	f04f 32ff 	mov.w	r2, #4294967295
 8009768:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800976c:	f10a 0a01 	add.w	sl, sl, #1
 8009770:	9304      	str	r3, [sp, #16]
 8009772:	9307      	str	r3, [sp, #28]
 8009774:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009778:	931a      	str	r3, [sp, #104]	@ 0x68
 800977a:	4654      	mov	r4, sl
 800977c:	2205      	movs	r2, #5
 800977e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009782:	4853      	ldr	r0, [pc, #332]	@ (80098d0 <_vfiprintf_r+0x21c>)
 8009784:	f7f6 fd64 	bl	8000250 <memchr>
 8009788:	9a04      	ldr	r2, [sp, #16]
 800978a:	b9d8      	cbnz	r0, 80097c4 <_vfiprintf_r+0x110>
 800978c:	06d1      	lsls	r1, r2, #27
 800978e:	bf44      	itt	mi
 8009790:	2320      	movmi	r3, #32
 8009792:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009796:	0713      	lsls	r3, r2, #28
 8009798:	bf44      	itt	mi
 800979a:	232b      	movmi	r3, #43	@ 0x2b
 800979c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80097a0:	f89a 3000 	ldrb.w	r3, [sl]
 80097a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80097a6:	d015      	beq.n	80097d4 <_vfiprintf_r+0x120>
 80097a8:	9a07      	ldr	r2, [sp, #28]
 80097aa:	4654      	mov	r4, sl
 80097ac:	2000      	movs	r0, #0
 80097ae:	f04f 0c0a 	mov.w	ip, #10
 80097b2:	4621      	mov	r1, r4
 80097b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097b8:	3b30      	subs	r3, #48	@ 0x30
 80097ba:	2b09      	cmp	r3, #9
 80097bc:	d94b      	bls.n	8009856 <_vfiprintf_r+0x1a2>
 80097be:	b1b0      	cbz	r0, 80097ee <_vfiprintf_r+0x13a>
 80097c0:	9207      	str	r2, [sp, #28]
 80097c2:	e014      	b.n	80097ee <_vfiprintf_r+0x13a>
 80097c4:	eba0 0308 	sub.w	r3, r0, r8
 80097c8:	fa09 f303 	lsl.w	r3, r9, r3
 80097cc:	4313      	orrs	r3, r2
 80097ce:	9304      	str	r3, [sp, #16]
 80097d0:	46a2      	mov	sl, r4
 80097d2:	e7d2      	b.n	800977a <_vfiprintf_r+0xc6>
 80097d4:	9b03      	ldr	r3, [sp, #12]
 80097d6:	1d19      	adds	r1, r3, #4
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	9103      	str	r1, [sp, #12]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	bfbb      	ittet	lt
 80097e0:	425b      	neglt	r3, r3
 80097e2:	f042 0202 	orrlt.w	r2, r2, #2
 80097e6:	9307      	strge	r3, [sp, #28]
 80097e8:	9307      	strlt	r3, [sp, #28]
 80097ea:	bfb8      	it	lt
 80097ec:	9204      	strlt	r2, [sp, #16]
 80097ee:	7823      	ldrb	r3, [r4, #0]
 80097f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80097f2:	d10a      	bne.n	800980a <_vfiprintf_r+0x156>
 80097f4:	7863      	ldrb	r3, [r4, #1]
 80097f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80097f8:	d132      	bne.n	8009860 <_vfiprintf_r+0x1ac>
 80097fa:	9b03      	ldr	r3, [sp, #12]
 80097fc:	1d1a      	adds	r2, r3, #4
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	9203      	str	r2, [sp, #12]
 8009802:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009806:	3402      	adds	r4, #2
 8009808:	9305      	str	r3, [sp, #20]
 800980a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80098e0 <_vfiprintf_r+0x22c>
 800980e:	7821      	ldrb	r1, [r4, #0]
 8009810:	2203      	movs	r2, #3
 8009812:	4650      	mov	r0, sl
 8009814:	f7f6 fd1c 	bl	8000250 <memchr>
 8009818:	b138      	cbz	r0, 800982a <_vfiprintf_r+0x176>
 800981a:	9b04      	ldr	r3, [sp, #16]
 800981c:	eba0 000a 	sub.w	r0, r0, sl
 8009820:	2240      	movs	r2, #64	@ 0x40
 8009822:	4082      	lsls	r2, r0
 8009824:	4313      	orrs	r3, r2
 8009826:	3401      	adds	r4, #1
 8009828:	9304      	str	r3, [sp, #16]
 800982a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800982e:	4829      	ldr	r0, [pc, #164]	@ (80098d4 <_vfiprintf_r+0x220>)
 8009830:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009834:	2206      	movs	r2, #6
 8009836:	f7f6 fd0b 	bl	8000250 <memchr>
 800983a:	2800      	cmp	r0, #0
 800983c:	d03f      	beq.n	80098be <_vfiprintf_r+0x20a>
 800983e:	4b26      	ldr	r3, [pc, #152]	@ (80098d8 <_vfiprintf_r+0x224>)
 8009840:	bb1b      	cbnz	r3, 800988a <_vfiprintf_r+0x1d6>
 8009842:	9b03      	ldr	r3, [sp, #12]
 8009844:	3307      	adds	r3, #7
 8009846:	f023 0307 	bic.w	r3, r3, #7
 800984a:	3308      	adds	r3, #8
 800984c:	9303      	str	r3, [sp, #12]
 800984e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009850:	443b      	add	r3, r7
 8009852:	9309      	str	r3, [sp, #36]	@ 0x24
 8009854:	e76a      	b.n	800972c <_vfiprintf_r+0x78>
 8009856:	fb0c 3202 	mla	r2, ip, r2, r3
 800985a:	460c      	mov	r4, r1
 800985c:	2001      	movs	r0, #1
 800985e:	e7a8      	b.n	80097b2 <_vfiprintf_r+0xfe>
 8009860:	2300      	movs	r3, #0
 8009862:	3401      	adds	r4, #1
 8009864:	9305      	str	r3, [sp, #20]
 8009866:	4619      	mov	r1, r3
 8009868:	f04f 0c0a 	mov.w	ip, #10
 800986c:	4620      	mov	r0, r4
 800986e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009872:	3a30      	subs	r2, #48	@ 0x30
 8009874:	2a09      	cmp	r2, #9
 8009876:	d903      	bls.n	8009880 <_vfiprintf_r+0x1cc>
 8009878:	2b00      	cmp	r3, #0
 800987a:	d0c6      	beq.n	800980a <_vfiprintf_r+0x156>
 800987c:	9105      	str	r1, [sp, #20]
 800987e:	e7c4      	b.n	800980a <_vfiprintf_r+0x156>
 8009880:	fb0c 2101 	mla	r1, ip, r1, r2
 8009884:	4604      	mov	r4, r0
 8009886:	2301      	movs	r3, #1
 8009888:	e7f0      	b.n	800986c <_vfiprintf_r+0x1b8>
 800988a:	ab03      	add	r3, sp, #12
 800988c:	9300      	str	r3, [sp, #0]
 800988e:	462a      	mov	r2, r5
 8009890:	4b12      	ldr	r3, [pc, #72]	@ (80098dc <_vfiprintf_r+0x228>)
 8009892:	a904      	add	r1, sp, #16
 8009894:	4630      	mov	r0, r6
 8009896:	f3af 8000 	nop.w
 800989a:	4607      	mov	r7, r0
 800989c:	1c78      	adds	r0, r7, #1
 800989e:	d1d6      	bne.n	800984e <_vfiprintf_r+0x19a>
 80098a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098a2:	07d9      	lsls	r1, r3, #31
 80098a4:	d405      	bmi.n	80098b2 <_vfiprintf_r+0x1fe>
 80098a6:	89ab      	ldrh	r3, [r5, #12]
 80098a8:	059a      	lsls	r2, r3, #22
 80098aa:	d402      	bmi.n	80098b2 <_vfiprintf_r+0x1fe>
 80098ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098ae:	f7ff f9a7 	bl	8008c00 <__retarget_lock_release_recursive>
 80098b2:	89ab      	ldrh	r3, [r5, #12]
 80098b4:	065b      	lsls	r3, r3, #25
 80098b6:	f53f af1f 	bmi.w	80096f8 <_vfiprintf_r+0x44>
 80098ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098bc:	e71e      	b.n	80096fc <_vfiprintf_r+0x48>
 80098be:	ab03      	add	r3, sp, #12
 80098c0:	9300      	str	r3, [sp, #0]
 80098c2:	462a      	mov	r2, r5
 80098c4:	4b05      	ldr	r3, [pc, #20]	@ (80098dc <_vfiprintf_r+0x228>)
 80098c6:	a904      	add	r1, sp, #16
 80098c8:	4630      	mov	r0, r6
 80098ca:	f7ff fc7f 	bl	80091cc <_printf_i>
 80098ce:	e7e4      	b.n	800989a <_vfiprintf_r+0x1e6>
 80098d0:	08009ebe 	.word	0x08009ebe
 80098d4:	08009ec8 	.word	0x08009ec8
 80098d8:	00000000 	.word	0x00000000
 80098dc:	08009691 	.word	0x08009691
 80098e0:	08009ec4 	.word	0x08009ec4

080098e4 <__swbuf_r>:
 80098e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098e6:	460e      	mov	r6, r1
 80098e8:	4614      	mov	r4, r2
 80098ea:	4605      	mov	r5, r0
 80098ec:	b118      	cbz	r0, 80098f6 <__swbuf_r+0x12>
 80098ee:	6a03      	ldr	r3, [r0, #32]
 80098f0:	b90b      	cbnz	r3, 80098f6 <__swbuf_r+0x12>
 80098f2:	f7ff f801 	bl	80088f8 <__sinit>
 80098f6:	69a3      	ldr	r3, [r4, #24]
 80098f8:	60a3      	str	r3, [r4, #8]
 80098fa:	89a3      	ldrh	r3, [r4, #12]
 80098fc:	071a      	lsls	r2, r3, #28
 80098fe:	d501      	bpl.n	8009904 <__swbuf_r+0x20>
 8009900:	6923      	ldr	r3, [r4, #16]
 8009902:	b943      	cbnz	r3, 8009916 <__swbuf_r+0x32>
 8009904:	4621      	mov	r1, r4
 8009906:	4628      	mov	r0, r5
 8009908:	f000 f82a 	bl	8009960 <__swsetup_r>
 800990c:	b118      	cbz	r0, 8009916 <__swbuf_r+0x32>
 800990e:	f04f 37ff 	mov.w	r7, #4294967295
 8009912:	4638      	mov	r0, r7
 8009914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009916:	6823      	ldr	r3, [r4, #0]
 8009918:	6922      	ldr	r2, [r4, #16]
 800991a:	1a98      	subs	r0, r3, r2
 800991c:	6963      	ldr	r3, [r4, #20]
 800991e:	b2f6      	uxtb	r6, r6
 8009920:	4283      	cmp	r3, r0
 8009922:	4637      	mov	r7, r6
 8009924:	dc05      	bgt.n	8009932 <__swbuf_r+0x4e>
 8009926:	4621      	mov	r1, r4
 8009928:	4628      	mov	r0, r5
 800992a:	f7ff fdf3 	bl	8009514 <_fflush_r>
 800992e:	2800      	cmp	r0, #0
 8009930:	d1ed      	bne.n	800990e <__swbuf_r+0x2a>
 8009932:	68a3      	ldr	r3, [r4, #8]
 8009934:	3b01      	subs	r3, #1
 8009936:	60a3      	str	r3, [r4, #8]
 8009938:	6823      	ldr	r3, [r4, #0]
 800993a:	1c5a      	adds	r2, r3, #1
 800993c:	6022      	str	r2, [r4, #0]
 800993e:	701e      	strb	r6, [r3, #0]
 8009940:	6962      	ldr	r2, [r4, #20]
 8009942:	1c43      	adds	r3, r0, #1
 8009944:	429a      	cmp	r2, r3
 8009946:	d004      	beq.n	8009952 <__swbuf_r+0x6e>
 8009948:	89a3      	ldrh	r3, [r4, #12]
 800994a:	07db      	lsls	r3, r3, #31
 800994c:	d5e1      	bpl.n	8009912 <__swbuf_r+0x2e>
 800994e:	2e0a      	cmp	r6, #10
 8009950:	d1df      	bne.n	8009912 <__swbuf_r+0x2e>
 8009952:	4621      	mov	r1, r4
 8009954:	4628      	mov	r0, r5
 8009956:	f7ff fddd 	bl	8009514 <_fflush_r>
 800995a:	2800      	cmp	r0, #0
 800995c:	d0d9      	beq.n	8009912 <__swbuf_r+0x2e>
 800995e:	e7d6      	b.n	800990e <__swbuf_r+0x2a>

08009960 <__swsetup_r>:
 8009960:	b538      	push	{r3, r4, r5, lr}
 8009962:	4b29      	ldr	r3, [pc, #164]	@ (8009a08 <__swsetup_r+0xa8>)
 8009964:	4605      	mov	r5, r0
 8009966:	6818      	ldr	r0, [r3, #0]
 8009968:	460c      	mov	r4, r1
 800996a:	b118      	cbz	r0, 8009974 <__swsetup_r+0x14>
 800996c:	6a03      	ldr	r3, [r0, #32]
 800996e:	b90b      	cbnz	r3, 8009974 <__swsetup_r+0x14>
 8009970:	f7fe ffc2 	bl	80088f8 <__sinit>
 8009974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009978:	0719      	lsls	r1, r3, #28
 800997a:	d422      	bmi.n	80099c2 <__swsetup_r+0x62>
 800997c:	06da      	lsls	r2, r3, #27
 800997e:	d407      	bmi.n	8009990 <__swsetup_r+0x30>
 8009980:	2209      	movs	r2, #9
 8009982:	602a      	str	r2, [r5, #0]
 8009984:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009988:	81a3      	strh	r3, [r4, #12]
 800998a:	f04f 30ff 	mov.w	r0, #4294967295
 800998e:	e033      	b.n	80099f8 <__swsetup_r+0x98>
 8009990:	0758      	lsls	r0, r3, #29
 8009992:	d512      	bpl.n	80099ba <__swsetup_r+0x5a>
 8009994:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009996:	b141      	cbz	r1, 80099aa <__swsetup_r+0x4a>
 8009998:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800999c:	4299      	cmp	r1, r3
 800999e:	d002      	beq.n	80099a6 <__swsetup_r+0x46>
 80099a0:	4628      	mov	r0, r5
 80099a2:	f7ff f94d 	bl	8008c40 <_free_r>
 80099a6:	2300      	movs	r3, #0
 80099a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80099aa:	89a3      	ldrh	r3, [r4, #12]
 80099ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80099b0:	81a3      	strh	r3, [r4, #12]
 80099b2:	2300      	movs	r3, #0
 80099b4:	6063      	str	r3, [r4, #4]
 80099b6:	6923      	ldr	r3, [r4, #16]
 80099b8:	6023      	str	r3, [r4, #0]
 80099ba:	89a3      	ldrh	r3, [r4, #12]
 80099bc:	f043 0308 	orr.w	r3, r3, #8
 80099c0:	81a3      	strh	r3, [r4, #12]
 80099c2:	6923      	ldr	r3, [r4, #16]
 80099c4:	b94b      	cbnz	r3, 80099da <__swsetup_r+0x7a>
 80099c6:	89a3      	ldrh	r3, [r4, #12]
 80099c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80099cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80099d0:	d003      	beq.n	80099da <__swsetup_r+0x7a>
 80099d2:	4621      	mov	r1, r4
 80099d4:	4628      	mov	r0, r5
 80099d6:	f000 f88b 	bl	8009af0 <__smakebuf_r>
 80099da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099de:	f013 0201 	ands.w	r2, r3, #1
 80099e2:	d00a      	beq.n	80099fa <__swsetup_r+0x9a>
 80099e4:	2200      	movs	r2, #0
 80099e6:	60a2      	str	r2, [r4, #8]
 80099e8:	6962      	ldr	r2, [r4, #20]
 80099ea:	4252      	negs	r2, r2
 80099ec:	61a2      	str	r2, [r4, #24]
 80099ee:	6922      	ldr	r2, [r4, #16]
 80099f0:	b942      	cbnz	r2, 8009a04 <__swsetup_r+0xa4>
 80099f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80099f6:	d1c5      	bne.n	8009984 <__swsetup_r+0x24>
 80099f8:	bd38      	pop	{r3, r4, r5, pc}
 80099fa:	0799      	lsls	r1, r3, #30
 80099fc:	bf58      	it	pl
 80099fe:	6962      	ldrpl	r2, [r4, #20]
 8009a00:	60a2      	str	r2, [r4, #8]
 8009a02:	e7f4      	b.n	80099ee <__swsetup_r+0x8e>
 8009a04:	2000      	movs	r0, #0
 8009a06:	e7f7      	b.n	80099f8 <__swsetup_r+0x98>
 8009a08:	200000d4 	.word	0x200000d4

08009a0c <_raise_r>:
 8009a0c:	291f      	cmp	r1, #31
 8009a0e:	b538      	push	{r3, r4, r5, lr}
 8009a10:	4605      	mov	r5, r0
 8009a12:	460c      	mov	r4, r1
 8009a14:	d904      	bls.n	8009a20 <_raise_r+0x14>
 8009a16:	2316      	movs	r3, #22
 8009a18:	6003      	str	r3, [r0, #0]
 8009a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a1e:	bd38      	pop	{r3, r4, r5, pc}
 8009a20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a22:	b112      	cbz	r2, 8009a2a <_raise_r+0x1e>
 8009a24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a28:	b94b      	cbnz	r3, 8009a3e <_raise_r+0x32>
 8009a2a:	4628      	mov	r0, r5
 8009a2c:	f000 f830 	bl	8009a90 <_getpid_r>
 8009a30:	4622      	mov	r2, r4
 8009a32:	4601      	mov	r1, r0
 8009a34:	4628      	mov	r0, r5
 8009a36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a3a:	f000 b817 	b.w	8009a6c <_kill_r>
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d00a      	beq.n	8009a58 <_raise_r+0x4c>
 8009a42:	1c59      	adds	r1, r3, #1
 8009a44:	d103      	bne.n	8009a4e <_raise_r+0x42>
 8009a46:	2316      	movs	r3, #22
 8009a48:	6003      	str	r3, [r0, #0]
 8009a4a:	2001      	movs	r0, #1
 8009a4c:	e7e7      	b.n	8009a1e <_raise_r+0x12>
 8009a4e:	2100      	movs	r1, #0
 8009a50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009a54:	4620      	mov	r0, r4
 8009a56:	4798      	blx	r3
 8009a58:	2000      	movs	r0, #0
 8009a5a:	e7e0      	b.n	8009a1e <_raise_r+0x12>

08009a5c <raise>:
 8009a5c:	4b02      	ldr	r3, [pc, #8]	@ (8009a68 <raise+0xc>)
 8009a5e:	4601      	mov	r1, r0
 8009a60:	6818      	ldr	r0, [r3, #0]
 8009a62:	f7ff bfd3 	b.w	8009a0c <_raise_r>
 8009a66:	bf00      	nop
 8009a68:	200000d4 	.word	0x200000d4

08009a6c <_kill_r>:
 8009a6c:	b538      	push	{r3, r4, r5, lr}
 8009a6e:	4d07      	ldr	r5, [pc, #28]	@ (8009a8c <_kill_r+0x20>)
 8009a70:	2300      	movs	r3, #0
 8009a72:	4604      	mov	r4, r0
 8009a74:	4608      	mov	r0, r1
 8009a76:	4611      	mov	r1, r2
 8009a78:	602b      	str	r3, [r5, #0]
 8009a7a:	f7f7 f993 	bl	8000da4 <_kill>
 8009a7e:	1c43      	adds	r3, r0, #1
 8009a80:	d102      	bne.n	8009a88 <_kill_r+0x1c>
 8009a82:	682b      	ldr	r3, [r5, #0]
 8009a84:	b103      	cbz	r3, 8009a88 <_kill_r+0x1c>
 8009a86:	6023      	str	r3, [r4, #0]
 8009a88:	bd38      	pop	{r3, r4, r5, pc}
 8009a8a:	bf00      	nop
 8009a8c:	20000620 	.word	0x20000620

08009a90 <_getpid_r>:
 8009a90:	f7f7 b980 	b.w	8000d94 <_getpid>

08009a94 <_malloc_usable_size_r>:
 8009a94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a98:	1f18      	subs	r0, r3, #4
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	bfbc      	itt	lt
 8009a9e:	580b      	ldrlt	r3, [r1, r0]
 8009aa0:	18c0      	addlt	r0, r0, r3
 8009aa2:	4770      	bx	lr

08009aa4 <__swhatbuf_r>:
 8009aa4:	b570      	push	{r4, r5, r6, lr}
 8009aa6:	460c      	mov	r4, r1
 8009aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aac:	2900      	cmp	r1, #0
 8009aae:	b096      	sub	sp, #88	@ 0x58
 8009ab0:	4615      	mov	r5, r2
 8009ab2:	461e      	mov	r6, r3
 8009ab4:	da0d      	bge.n	8009ad2 <__swhatbuf_r+0x2e>
 8009ab6:	89a3      	ldrh	r3, [r4, #12]
 8009ab8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009abc:	f04f 0100 	mov.w	r1, #0
 8009ac0:	bf14      	ite	ne
 8009ac2:	2340      	movne	r3, #64	@ 0x40
 8009ac4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ac8:	2000      	movs	r0, #0
 8009aca:	6031      	str	r1, [r6, #0]
 8009acc:	602b      	str	r3, [r5, #0]
 8009ace:	b016      	add	sp, #88	@ 0x58
 8009ad0:	bd70      	pop	{r4, r5, r6, pc}
 8009ad2:	466a      	mov	r2, sp
 8009ad4:	f000 f848 	bl	8009b68 <_fstat_r>
 8009ad8:	2800      	cmp	r0, #0
 8009ada:	dbec      	blt.n	8009ab6 <__swhatbuf_r+0x12>
 8009adc:	9901      	ldr	r1, [sp, #4]
 8009ade:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009ae2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ae6:	4259      	negs	r1, r3
 8009ae8:	4159      	adcs	r1, r3
 8009aea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009aee:	e7eb      	b.n	8009ac8 <__swhatbuf_r+0x24>

08009af0 <__smakebuf_r>:
 8009af0:	898b      	ldrh	r3, [r1, #12]
 8009af2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009af4:	079d      	lsls	r5, r3, #30
 8009af6:	4606      	mov	r6, r0
 8009af8:	460c      	mov	r4, r1
 8009afa:	d507      	bpl.n	8009b0c <__smakebuf_r+0x1c>
 8009afc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009b00:	6023      	str	r3, [r4, #0]
 8009b02:	6123      	str	r3, [r4, #16]
 8009b04:	2301      	movs	r3, #1
 8009b06:	6163      	str	r3, [r4, #20]
 8009b08:	b003      	add	sp, #12
 8009b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b0c:	ab01      	add	r3, sp, #4
 8009b0e:	466a      	mov	r2, sp
 8009b10:	f7ff ffc8 	bl	8009aa4 <__swhatbuf_r>
 8009b14:	9f00      	ldr	r7, [sp, #0]
 8009b16:	4605      	mov	r5, r0
 8009b18:	4639      	mov	r1, r7
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f7ff f904 	bl	8008d28 <_malloc_r>
 8009b20:	b948      	cbnz	r0, 8009b36 <__smakebuf_r+0x46>
 8009b22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b26:	059a      	lsls	r2, r3, #22
 8009b28:	d4ee      	bmi.n	8009b08 <__smakebuf_r+0x18>
 8009b2a:	f023 0303 	bic.w	r3, r3, #3
 8009b2e:	f043 0302 	orr.w	r3, r3, #2
 8009b32:	81a3      	strh	r3, [r4, #12]
 8009b34:	e7e2      	b.n	8009afc <__smakebuf_r+0xc>
 8009b36:	89a3      	ldrh	r3, [r4, #12]
 8009b38:	6020      	str	r0, [r4, #0]
 8009b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b3e:	81a3      	strh	r3, [r4, #12]
 8009b40:	9b01      	ldr	r3, [sp, #4]
 8009b42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009b46:	b15b      	cbz	r3, 8009b60 <__smakebuf_r+0x70>
 8009b48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b4c:	4630      	mov	r0, r6
 8009b4e:	f000 f81d 	bl	8009b8c <_isatty_r>
 8009b52:	b128      	cbz	r0, 8009b60 <__smakebuf_r+0x70>
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	f023 0303 	bic.w	r3, r3, #3
 8009b5a:	f043 0301 	orr.w	r3, r3, #1
 8009b5e:	81a3      	strh	r3, [r4, #12]
 8009b60:	89a3      	ldrh	r3, [r4, #12]
 8009b62:	431d      	orrs	r5, r3
 8009b64:	81a5      	strh	r5, [r4, #12]
 8009b66:	e7cf      	b.n	8009b08 <__smakebuf_r+0x18>

08009b68 <_fstat_r>:
 8009b68:	b538      	push	{r3, r4, r5, lr}
 8009b6a:	4d07      	ldr	r5, [pc, #28]	@ (8009b88 <_fstat_r+0x20>)
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	4604      	mov	r4, r0
 8009b70:	4608      	mov	r0, r1
 8009b72:	4611      	mov	r1, r2
 8009b74:	602b      	str	r3, [r5, #0]
 8009b76:	f7f7 f975 	bl	8000e64 <_fstat>
 8009b7a:	1c43      	adds	r3, r0, #1
 8009b7c:	d102      	bne.n	8009b84 <_fstat_r+0x1c>
 8009b7e:	682b      	ldr	r3, [r5, #0]
 8009b80:	b103      	cbz	r3, 8009b84 <_fstat_r+0x1c>
 8009b82:	6023      	str	r3, [r4, #0]
 8009b84:	bd38      	pop	{r3, r4, r5, pc}
 8009b86:	bf00      	nop
 8009b88:	20000620 	.word	0x20000620

08009b8c <_isatty_r>:
 8009b8c:	b538      	push	{r3, r4, r5, lr}
 8009b8e:	4d06      	ldr	r5, [pc, #24]	@ (8009ba8 <_isatty_r+0x1c>)
 8009b90:	2300      	movs	r3, #0
 8009b92:	4604      	mov	r4, r0
 8009b94:	4608      	mov	r0, r1
 8009b96:	602b      	str	r3, [r5, #0]
 8009b98:	f7f7 f974 	bl	8000e84 <_isatty>
 8009b9c:	1c43      	adds	r3, r0, #1
 8009b9e:	d102      	bne.n	8009ba6 <_isatty_r+0x1a>
 8009ba0:	682b      	ldr	r3, [r5, #0]
 8009ba2:	b103      	cbz	r3, 8009ba6 <_isatty_r+0x1a>
 8009ba4:	6023      	str	r3, [r4, #0]
 8009ba6:	bd38      	pop	{r3, r4, r5, pc}
 8009ba8:	20000620 	.word	0x20000620

08009bac <_init>:
 8009bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bae:	bf00      	nop
 8009bb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bb2:	bc08      	pop	{r3}
 8009bb4:	469e      	mov	lr, r3
 8009bb6:	4770      	bx	lr

08009bb8 <_fini>:
 8009bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bba:	bf00      	nop
 8009bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bbe:	bc08      	pop	{r3}
 8009bc0:	469e      	mov	lr, r3
 8009bc2:	4770      	bx	lr
