// Generated by CIRCT firtool-1.135.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module WriteBuffer_54(
  input        clock,
  input        reset,
  input        io_write_0_valid,
  input  [6:0] io_write_0_bits_setIdx,
  input        io_write_0_bits_wayMask_0,
  input        io_write_0_bits_wayMask_1,
  input        io_write_0_bits_wayMask_2,
  input        io_write_0_bits_wayMask_3,
  input        io_write_0_bits_wayMask_4,
  input        io_write_0_bits_wayMask_5,
  input        io_write_0_bits_wayMask_6,
  input        io_write_0_bits_wayMask_7,
  input  [5:0] io_write_0_bits_entryVec_0_ctr_value,
  input  [5:0] io_write_0_bits_entryVec_1_ctr_value,
  input  [5:0] io_write_0_bits_entryVec_2_ctr_value,
  input  [5:0] io_write_0_bits_entryVec_3_ctr_value,
  input  [5:0] io_write_0_bits_entryVec_4_ctr_value,
  input  [5:0] io_write_0_bits_entryVec_5_ctr_value,
  input  [5:0] io_write_0_bits_entryVec_6_ctr_value,
  input  [5:0] io_write_0_bits_entryVec_7_ctr_value,
  input        io_read_0_ready,
  output       io_read_0_valid,
  output [6:0] io_read_0_bits_setIdx,
  output       io_read_0_bits_wayMask_0,
  output       io_read_0_bits_wayMask_1,
  output       io_read_0_bits_wayMask_2,
  output       io_read_0_bits_wayMask_3,
  output       io_read_0_bits_wayMask_4,
  output       io_read_0_bits_wayMask_5,
  output       io_read_0_bits_wayMask_6,
  output       io_read_0_bits_wayMask_7,
  output [5:0] io_read_0_bits_entryVec_0_ctr_value,
  output [5:0] io_read_0_bits_entryVec_1_ctr_value,
  output [5:0] io_read_0_bits_entryVec_2_ctr_value,
  output [5:0] io_read_0_bits_entryVec_3_ctr_value,
  output [5:0] io_read_0_bits_entryVec_4_ctr_value,
  output [5:0] io_read_0_bits_entryVec_5_ctr_value,
  output [5:0] io_read_0_bits_entryVec_6_ctr_value,
  output [5:0] io_read_0_bits_entryVec_7_ctr_value
);

  wire            io_read_0_ready_probe = io_read_0_ready;
  reg             needWrite_0_0;
  wire            readValidVec_0_0 = needWrite_0_0;
  reg             needWrite_0_1;
  wire            readValidVec_0_1 = needWrite_0_1;
  reg             needWrite_0_2;
  wire            readValidVec_0_2 = needWrite_0_2;
  reg             needWrite_0_3;
  wire            readValidVec_0_3 = needWrite_0_3;
  reg  [6:0]      entries_0_0_setIdx;
  reg             entries_0_0_wayMask_0;
  reg             entries_0_0_wayMask_1;
  reg             entries_0_0_wayMask_2;
  reg             entries_0_0_wayMask_3;
  reg             entries_0_0_wayMask_4;
  reg             entries_0_0_wayMask_5;
  reg             entries_0_0_wayMask_6;
  reg             entries_0_0_wayMask_7;
  reg  [5:0]      entries_0_0_entryVec_0_ctr_value;
  reg  [5:0]      entries_0_0_entryVec_1_ctr_value;
  reg  [5:0]      entries_0_0_entryVec_2_ctr_value;
  reg  [5:0]      entries_0_0_entryVec_3_ctr_value;
  reg  [5:0]      entries_0_0_entryVec_4_ctr_value;
  reg  [5:0]      entries_0_0_entryVec_5_ctr_value;
  reg  [5:0]      entries_0_0_entryVec_6_ctr_value;
  reg  [5:0]      entries_0_0_entryVec_7_ctr_value;
  reg  [6:0]      entries_0_1_setIdx;
  reg             entries_0_1_wayMask_0;
  reg             entries_0_1_wayMask_1;
  reg             entries_0_1_wayMask_2;
  reg             entries_0_1_wayMask_3;
  reg             entries_0_1_wayMask_4;
  reg             entries_0_1_wayMask_5;
  reg             entries_0_1_wayMask_6;
  reg             entries_0_1_wayMask_7;
  reg  [5:0]      entries_0_1_entryVec_0_ctr_value;
  reg  [5:0]      entries_0_1_entryVec_1_ctr_value;
  reg  [5:0]      entries_0_1_entryVec_2_ctr_value;
  reg  [5:0]      entries_0_1_entryVec_3_ctr_value;
  reg  [5:0]      entries_0_1_entryVec_4_ctr_value;
  reg  [5:0]      entries_0_1_entryVec_5_ctr_value;
  reg  [5:0]      entries_0_1_entryVec_6_ctr_value;
  reg  [5:0]      entries_0_1_entryVec_7_ctr_value;
  reg  [6:0]      entries_0_2_setIdx;
  reg             entries_0_2_wayMask_0;
  reg             entries_0_2_wayMask_1;
  reg             entries_0_2_wayMask_2;
  reg             entries_0_2_wayMask_3;
  reg             entries_0_2_wayMask_4;
  reg             entries_0_2_wayMask_5;
  reg             entries_0_2_wayMask_6;
  reg             entries_0_2_wayMask_7;
  reg  [5:0]      entries_0_2_entryVec_0_ctr_value;
  reg  [5:0]      entries_0_2_entryVec_1_ctr_value;
  reg  [5:0]      entries_0_2_entryVec_2_ctr_value;
  reg  [5:0]      entries_0_2_entryVec_3_ctr_value;
  reg  [5:0]      entries_0_2_entryVec_4_ctr_value;
  reg  [5:0]      entries_0_2_entryVec_5_ctr_value;
  reg  [5:0]      entries_0_2_entryVec_6_ctr_value;
  reg  [5:0]      entries_0_2_entryVec_7_ctr_value;
  reg  [6:0]      entries_0_3_setIdx;
  reg             entries_0_3_wayMask_0;
  reg             entries_0_3_wayMask_1;
  reg             entries_0_3_wayMask_2;
  reg             entries_0_3_wayMask_3;
  reg             entries_0_3_wayMask_4;
  reg             entries_0_3_wayMask_5;
  reg             entries_0_3_wayMask_6;
  reg             entries_0_3_wayMask_7;
  reg  [5:0]      entries_0_3_entryVec_0_ctr_value;
  reg  [5:0]      entries_0_3_entryVec_1_ctr_value;
  reg  [5:0]      entries_0_3_entryVec_2_ctr_value;
  reg  [5:0]      entries_0_3_entryVec_3_ctr_value;
  reg  [5:0]      entries_0_3_entryVec_4_ctr_value;
  reg  [5:0]      entries_0_3_entryVec_5_ctr_value;
  reg  [5:0]      entries_0_3_entryVec_6_ctr_value;
  reg  [5:0]      entries_0_3_entryVec_7_ctr_value;
  reg             valids_0_0;
  reg             valids_0_1;
  reg             valids_0_2;
  reg             valids_0_3;
  wire            _hitMask_0_0_T = io_write_0_valid & valids_0_0;
  wire            _hitMask_0_0_T_1 = io_write_0_bits_setIdx == entries_0_0_setIdx;
  wire            setIdxHitVec_0 = _hitMask_0_0_T & _hitMask_0_0_T_1;
  wire            _hitMask_0_1_T = io_write_0_valid & valids_0_1;
  wire            _hitMask_0_1_T_1 = io_write_0_bits_setIdx == entries_0_1_setIdx;
  wire            setIdxHitVec_1 = _hitMask_0_1_T & _hitMask_0_1_T_1;
  wire            _hitMask_0_2_T = io_write_0_valid & valids_0_2;
  wire            _hitMask_0_2_T_1 = io_write_0_bits_setIdx == entries_0_2_setIdx;
  wire            setIdxHitVec_2 = _hitMask_0_2_T & _hitMask_0_2_T_1;
  wire            _hitMask_0_3_T = io_write_0_valid & valids_0_3;
  wire            _hitMask_0_3_T_1 = io_write_0_bits_setIdx == entries_0_3_setIdx;
  wire            setIdxHitVec_3 = _hitMask_0_3_T & _hitMask_0_3_T_1;
  wire [2:0]      _GEN =
    3'({1'h0, 2'({1'h0, setIdxHitVec_0} + {1'h0, setIdxHitVec_1})}
       + {1'h0, 2'({1'h0, setIdxHitVec_2} + {1'h0, setIdxHitVec_3})});
  wire            _GEN_0 = io_write_0_valid & (|(_GEN[2:1]));
  wire [7:0]      _hitMask_0_3_T_3 =
    {io_write_0_bits_wayMask_7,
     io_write_0_bits_wayMask_6,
     io_write_0_bits_wayMask_5,
     io_write_0_bits_wayMask_4,
     io_write_0_bits_wayMask_3,
     io_write_0_bits_wayMask_2,
     io_write_0_bits_wayMask_1,
     io_write_0_bits_wayMask_0};
  wire            hitMask_0_0 =
    _hitMask_0_0_T & _hitMask_0_0_T_1
    & _hitMask_0_3_T_3 == {entries_0_0_wayMask_7,
                           entries_0_0_wayMask_6,
                           entries_0_0_wayMask_5,
                           entries_0_0_wayMask_4,
                           entries_0_0_wayMask_3,
                           entries_0_0_wayMask_2,
                           entries_0_0_wayMask_1,
                           entries_0_0_wayMask_0};
  wire            hitMask_0_1 =
    _hitMask_0_1_T & _hitMask_0_1_T_1
    & _hitMask_0_3_T_3 == {entries_0_1_wayMask_7,
                           entries_0_1_wayMask_6,
                           entries_0_1_wayMask_5,
                           entries_0_1_wayMask_4,
                           entries_0_1_wayMask_3,
                           entries_0_1_wayMask_2,
                           entries_0_1_wayMask_1,
                           entries_0_1_wayMask_0};
  wire            hitMask_0_2 =
    _hitMask_0_2_T & _hitMask_0_2_T_1
    & _hitMask_0_3_T_3 == {entries_0_2_wayMask_7,
                           entries_0_2_wayMask_6,
                           entries_0_2_wayMask_5,
                           entries_0_2_wayMask_4,
                           entries_0_2_wayMask_3,
                           entries_0_2_wayMask_2,
                           entries_0_2_wayMask_1,
                           entries_0_2_wayMask_0};
  wire            hitMask_0_3 =
    _hitMask_0_3_T & _hitMask_0_3_T_1
    & _hitMask_0_3_T_3 == {entries_0_3_wayMask_7,
                           entries_0_3_wayMask_6,
                           entries_0_3_wayMask_5,
                           entries_0_3_wayMask_4,
                           entries_0_3_wayMask_3,
                           entries_0_3_wayMask_2,
                           entries_0_3_wayMask_1,
                           entries_0_3_wayMask_0};
  wire [2:0]      _GEN_1 =
    3'({1'h0, 2'({1'h0, hitMask_0_0} + {1'h0, hitMask_0_1})}
       + {1'h0, 2'({1'h0, hitMask_0_2} + {1'h0, hitMask_0_3})});
  wire            _GEN_2 = io_write_0_valid & (|(_GEN_1[2:1]));
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (_GEN_0 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_2 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire            _hitRowsVec_T = hitMask_0_0 | hitMask_0_1;
  wire            hit = _hitRowsVec_T | hitMask_0_2 | hitMask_0_3;
  wire            hitRowsVec_0 = _hitRowsVec_T | hitMask_0_2 | hitMask_0_3;
  wire [1:0]      hitRowIdxVec_0 =
    {|{hitMask_0_3, hitMask_0_2}, hitMask_0_3 | hitMask_0_1};
  wire [3:0]      _GEN_3 =
    {{needWrite_0_3}, {needWrite_0_2}, {needWrite_0_1}, {needWrite_0_0}};
  wire            hitNotWritten = hit & _GEN_3[hitRowIdxVec_0];
  wire            hitWritten = hit & ~_GEN_3[hitRowIdxVec_0];
  wire            _GEN_4 = io_write_0_valid & ~hit;
  wire [3:0][6:0] _GEN_5 =
    {{entries_0_3_setIdx},
     {entries_0_2_setIdx},
     {entries_0_1_setIdx},
     {entries_0_0_setIdx}};
  wire [3:0]      _GEN_6 =
    {{entries_0_3_wayMask_0},
     {entries_0_2_wayMask_0},
     {entries_0_1_wayMask_0},
     {entries_0_0_wayMask_0}};
  wire [3:0]      _GEN_7 =
    {{entries_0_3_wayMask_1},
     {entries_0_2_wayMask_1},
     {entries_0_1_wayMask_1},
     {entries_0_0_wayMask_1}};
  wire [3:0]      _GEN_8 =
    {{entries_0_3_wayMask_2},
     {entries_0_2_wayMask_2},
     {entries_0_1_wayMask_2},
     {entries_0_0_wayMask_2}};
  wire [3:0]      _GEN_9 =
    {{entries_0_3_wayMask_3},
     {entries_0_2_wayMask_3},
     {entries_0_1_wayMask_3},
     {entries_0_0_wayMask_3}};
  wire [3:0]      _GEN_10 =
    {{entries_0_3_wayMask_4},
     {entries_0_2_wayMask_4},
     {entries_0_1_wayMask_4},
     {entries_0_0_wayMask_4}};
  wire [3:0]      _GEN_11 =
    {{entries_0_3_wayMask_5},
     {entries_0_2_wayMask_5},
     {entries_0_1_wayMask_5},
     {entries_0_0_wayMask_5}};
  wire [3:0]      _GEN_12 =
    {{entries_0_3_wayMask_6},
     {entries_0_2_wayMask_6},
     {entries_0_1_wayMask_6},
     {entries_0_0_wayMask_6}};
  wire [3:0]      _GEN_13 =
    {{entries_0_3_wayMask_7},
     {entries_0_2_wayMask_7},
     {entries_0_1_wayMask_7},
     {entries_0_0_wayMask_7}};
  wire [3:0][5:0] _GEN_14 =
    {{entries_0_3_entryVec_0_ctr_value},
     {entries_0_2_entryVec_0_ctr_value},
     {entries_0_1_entryVec_0_ctr_value},
     {entries_0_0_entryVec_0_ctr_value}};
  wire [3:0][5:0] _GEN_15 =
    {{entries_0_3_entryVec_1_ctr_value},
     {entries_0_2_entryVec_1_ctr_value},
     {entries_0_1_entryVec_1_ctr_value},
     {entries_0_0_entryVec_1_ctr_value}};
  wire [3:0][5:0] _GEN_16 =
    {{entries_0_3_entryVec_2_ctr_value},
     {entries_0_2_entryVec_2_ctr_value},
     {entries_0_1_entryVec_2_ctr_value},
     {entries_0_0_entryVec_2_ctr_value}};
  wire [3:0][5:0] _GEN_17 =
    {{entries_0_3_entryVec_3_ctr_value},
     {entries_0_2_entryVec_3_ctr_value},
     {entries_0_1_entryVec_3_ctr_value},
     {entries_0_0_entryVec_3_ctr_value}};
  wire [3:0][5:0] _GEN_18 =
    {{entries_0_3_entryVec_4_ctr_value},
     {entries_0_2_entryVec_4_ctr_value},
     {entries_0_1_entryVec_4_ctr_value},
     {entries_0_0_entryVec_4_ctr_value}};
  wire [3:0][5:0] _GEN_19 =
    {{entries_0_3_entryVec_5_ctr_value},
     {entries_0_2_entryVec_5_ctr_value},
     {entries_0_1_entryVec_5_ctr_value},
     {entries_0_0_entryVec_5_ctr_value}};
  wire [3:0][5:0] _GEN_20 =
    {{entries_0_3_entryVec_6_ctr_value},
     {entries_0_2_entryVec_6_ctr_value},
     {entries_0_1_entryVec_6_ctr_value},
     {entries_0_0_entryVec_6_ctr_value}};
  wire [3:0][5:0] _GEN_21 =
    {{entries_0_3_entryVec_7_ctr_value},
     {entries_0_2_entryVec_7_ctr_value},
     {entries_0_1_entryVec_7_ctr_value},
     {entries_0_0_entryVec_7_ctr_value}};
  wire            _GEN_22 = io_write_0_valid & hitNotWritten;
  wire            _GEN_23 = io_write_0_valid & hitWritten;
  wire            _GEN_24 = io_write_0_valid & hit;
  reg  [2:0]      state_reg;
  wire            emptyVec_0 =
    ~(readValidVec_0_0 | readValidVec_0_1 | readValidVec_0_2 | readValidVec_0_3);
  wire [1:0]      readIdx =
    readValidVec_0_0 ? 2'h0 : readValidVec_0_1 ? 2'h1 : {1'h1, ~readValidVec_0_2};
  wire [1:0]      replacerWay_0 =
    {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]};
  wire            _GEN_25 =
    io_write_0_valid & readValidVec_0_0 & readValidVec_0_1 & readValidVec_0_2
    & readValidVec_0_3;
  wire [2:0]      _GEN_26 =
    3'({1'h0, 2'({1'h0, readValidVec_0_0} + {1'h0, readValidVec_0_1})}
       + {1'h0, 2'({1'h0, readValidVec_0_2} + {1'h0, readValidVec_0_3})});
  wire [1:0]      victim =
    setIdxHitVec_0 | setIdxHitVec_1 | setIdxHitVec_2 | setIdxHitVec_3
      ? {|{setIdxHitVec_3, setIdxHitVec_2}, setIdxHitVec_3 | setIdxHitVec_1}
      : needWrite_0_0 & needWrite_0_1 & needWrite_0_2 & needWrite_0_3
          ? replacerWay_0
          : needWrite_0_0 ? (needWrite_0_1 ? {1'h1, needWrite_0_2} : 2'h1) : 2'h0;
  wire            _GEN_27 = ~hit & victim == 2'h0;
  wire            _GEN_28 = ~hit & victim == 2'h1;
  wire            _GEN_29 = ~hit & victim == 2'h2;
  wire            _GEN_30 = ~hit & (&victim);
  wire            _GEN_31 = hitRowIdxVec_0 == 2'h0;
  wire            _GEN_32 = _GEN_31 | _GEN_27;
  wire            _GEN_33 = hitRowIdxVec_0 == 2'h1;
  wire            _GEN_34 = _GEN_33 | _GEN_28;
  wire            _GEN_35 = hitRowIdxVec_0 == 2'h2;
  wire            _GEN_36 = _GEN_35 | _GEN_29;
  wire            _GEN_37 = (&hitRowIdxVec_0) | _GEN_30;
  wire            _GEN_38 =
    {_GEN_5[hitRowIdxVec_0],
     _GEN_13[hitRowIdxVec_0],
     _GEN_12[hitRowIdxVec_0],
     _GEN_11[hitRowIdxVec_0],
     _GEN_10[hitRowIdxVec_0],
     _GEN_9[hitRowIdxVec_0],
     _GEN_8[hitRowIdxVec_0],
     _GEN_7[hitRowIdxVec_0],
     _GEN_6[hitRowIdxVec_0],
     _GEN_21[hitRowIdxVec_0],
     _GEN_20[hitRowIdxVec_0],
     _GEN_19[hitRowIdxVec_0],
     _GEN_18[hitRowIdxVec_0],
     _GEN_17[hitRowIdxVec_0],
     _GEN_16[hitRowIdxVec_0],
     _GEN_15[hitRowIdxVec_0],
     _GEN_14[hitRowIdxVec_0]} == {io_write_0_bits_setIdx,
                                  io_write_0_bits_wayMask_7,
                                  io_write_0_bits_wayMask_6,
                                  io_write_0_bits_wayMask_5,
                                  io_write_0_bits_wayMask_4,
                                  io_write_0_bits_wayMask_3,
                                  io_write_0_bits_wayMask_2,
                                  io_write_0_bits_wayMask_1,
                                  io_write_0_bits_wayMask_0,
                                  io_write_0_bits_entryVec_7_ctr_value,
                                  io_write_0_bits_entryVec_6_ctr_value,
                                  io_write_0_bits_entryVec_5_ctr_value,
                                  io_write_0_bits_entryVec_4_ctr_value,
                                  io_write_0_bits_entryVec_3_ctr_value,
                                  io_write_0_bits_entryVec_2_ctr_value,
                                  io_write_0_bits_entryVec_1_ctr_value,
                                  io_write_0_bits_entryVec_0_ctr_value};
  wire            _GEN_39 = ~hit | hitNotWritten | ~hitWritten | _GEN_38;
  wire            _GEN_40 = io_read_0_ready & ~emptyVec_0;
  wire            _GEN_41 = hit & (hitNotWritten | ~(~hitWritten | _GEN_38));
  wire [1:0]      writeTouchVec_0_bits = _GEN_4 ? victim : 2'h0;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      needWrite_0_0 <= 1'h0;
      needWrite_0_1 <= 1'h0;
      needWrite_0_2 <= 1'h0;
      needWrite_0_3 <= 1'h0;
      entries_0_0_setIdx <= 7'h0;
      entries_0_0_wayMask_0 <= 1'h0;
      entries_0_0_wayMask_1 <= 1'h0;
      entries_0_0_wayMask_2 <= 1'h0;
      entries_0_0_wayMask_3 <= 1'h0;
      entries_0_0_wayMask_4 <= 1'h0;
      entries_0_0_wayMask_5 <= 1'h0;
      entries_0_0_wayMask_6 <= 1'h0;
      entries_0_0_wayMask_7 <= 1'h0;
      entries_0_0_entryVec_0_ctr_value <= 6'h0;
      entries_0_0_entryVec_1_ctr_value <= 6'h0;
      entries_0_0_entryVec_2_ctr_value <= 6'h0;
      entries_0_0_entryVec_3_ctr_value <= 6'h0;
      entries_0_0_entryVec_4_ctr_value <= 6'h0;
      entries_0_0_entryVec_5_ctr_value <= 6'h0;
      entries_0_0_entryVec_6_ctr_value <= 6'h0;
      entries_0_0_entryVec_7_ctr_value <= 6'h0;
      entries_0_1_setIdx <= 7'h0;
      entries_0_1_wayMask_0 <= 1'h0;
      entries_0_1_wayMask_1 <= 1'h0;
      entries_0_1_wayMask_2 <= 1'h0;
      entries_0_1_wayMask_3 <= 1'h0;
      entries_0_1_wayMask_4 <= 1'h0;
      entries_0_1_wayMask_5 <= 1'h0;
      entries_0_1_wayMask_6 <= 1'h0;
      entries_0_1_wayMask_7 <= 1'h0;
      entries_0_1_entryVec_0_ctr_value <= 6'h0;
      entries_0_1_entryVec_1_ctr_value <= 6'h0;
      entries_0_1_entryVec_2_ctr_value <= 6'h0;
      entries_0_1_entryVec_3_ctr_value <= 6'h0;
      entries_0_1_entryVec_4_ctr_value <= 6'h0;
      entries_0_1_entryVec_5_ctr_value <= 6'h0;
      entries_0_1_entryVec_6_ctr_value <= 6'h0;
      entries_0_1_entryVec_7_ctr_value <= 6'h0;
      entries_0_2_setIdx <= 7'h0;
      entries_0_2_wayMask_0 <= 1'h0;
      entries_0_2_wayMask_1 <= 1'h0;
      entries_0_2_wayMask_2 <= 1'h0;
      entries_0_2_wayMask_3 <= 1'h0;
      entries_0_2_wayMask_4 <= 1'h0;
      entries_0_2_wayMask_5 <= 1'h0;
      entries_0_2_wayMask_6 <= 1'h0;
      entries_0_2_wayMask_7 <= 1'h0;
      entries_0_2_entryVec_0_ctr_value <= 6'h0;
      entries_0_2_entryVec_1_ctr_value <= 6'h0;
      entries_0_2_entryVec_2_ctr_value <= 6'h0;
      entries_0_2_entryVec_3_ctr_value <= 6'h0;
      entries_0_2_entryVec_4_ctr_value <= 6'h0;
      entries_0_2_entryVec_5_ctr_value <= 6'h0;
      entries_0_2_entryVec_6_ctr_value <= 6'h0;
      entries_0_2_entryVec_7_ctr_value <= 6'h0;
      entries_0_3_setIdx <= 7'h0;
      entries_0_3_wayMask_0 <= 1'h0;
      entries_0_3_wayMask_1 <= 1'h0;
      entries_0_3_wayMask_2 <= 1'h0;
      entries_0_3_wayMask_3 <= 1'h0;
      entries_0_3_wayMask_4 <= 1'h0;
      entries_0_3_wayMask_5 <= 1'h0;
      entries_0_3_wayMask_6 <= 1'h0;
      entries_0_3_wayMask_7 <= 1'h0;
      entries_0_3_entryVec_0_ctr_value <= 6'h0;
      entries_0_3_entryVec_1_ctr_value <= 6'h0;
      entries_0_3_entryVec_2_ctr_value <= 6'h0;
      entries_0_3_entryVec_3_ctr_value <= 6'h0;
      entries_0_3_entryVec_4_ctr_value <= 6'h0;
      entries_0_3_entryVec_5_ctr_value <= 6'h0;
      entries_0_3_entryVec_6_ctr_value <= 6'h0;
      entries_0_3_entryVec_7_ctr_value <= 6'h0;
      valids_0_0 <= 1'h0;
      valids_0_1 <= 1'h0;
      valids_0_2 <= 1'h0;
      valids_0_3 <= 1'h0;
      state_reg <= 3'h0;
    end
    else begin
      needWrite_0_0 <=
        ~(_GEN_40 & readIdx == 2'h0)
        & (io_write_0_valid
             ? (_GEN_39 ? _GEN_27 | needWrite_0_0 : _GEN_32 | needWrite_0_0)
             : needWrite_0_0);
      needWrite_0_1 <=
        ~(_GEN_40 & readIdx == 2'h1)
        & (io_write_0_valid
             ? (_GEN_39 ? _GEN_28 | needWrite_0_1 : _GEN_34 | needWrite_0_1)
             : needWrite_0_1);
      needWrite_0_2 <=
        ~(_GEN_40 & readIdx == 2'h2)
        & (io_write_0_valid
             ? (_GEN_39 ? _GEN_29 | needWrite_0_2 : _GEN_36 | needWrite_0_2)
             : needWrite_0_2);
      needWrite_0_3 <=
        ~(_GEN_40 & (&readIdx))
        & (io_write_0_valid
             ? (_GEN_39 ? _GEN_30 | needWrite_0_3 : _GEN_37 | needWrite_0_3)
             : needWrite_0_3);
      if (io_write_0_valid
          & (hit
               ? (hitNotWritten ? _GEN_32 : hitWritten & ~_GEN_38 & _GEN_31 | _GEN_27)
               : _GEN_27)) begin
        entries_0_0_setIdx <= io_write_0_bits_setIdx;
        entries_0_0_wayMask_0 <= io_write_0_bits_wayMask_0;
        entries_0_0_wayMask_1 <= io_write_0_bits_wayMask_1;
        entries_0_0_wayMask_2 <= io_write_0_bits_wayMask_2;
        entries_0_0_wayMask_3 <= io_write_0_bits_wayMask_3;
        entries_0_0_wayMask_4 <= io_write_0_bits_wayMask_4;
        entries_0_0_wayMask_5 <= io_write_0_bits_wayMask_5;
        entries_0_0_wayMask_6 <= io_write_0_bits_wayMask_6;
        entries_0_0_wayMask_7 <= io_write_0_bits_wayMask_7;
        entries_0_0_entryVec_0_ctr_value <= io_write_0_bits_entryVec_0_ctr_value;
        entries_0_0_entryVec_1_ctr_value <= io_write_0_bits_entryVec_1_ctr_value;
        entries_0_0_entryVec_2_ctr_value <= io_write_0_bits_entryVec_2_ctr_value;
        entries_0_0_entryVec_3_ctr_value <= io_write_0_bits_entryVec_3_ctr_value;
        entries_0_0_entryVec_4_ctr_value <= io_write_0_bits_entryVec_4_ctr_value;
        entries_0_0_entryVec_5_ctr_value <= io_write_0_bits_entryVec_5_ctr_value;
        entries_0_0_entryVec_6_ctr_value <= io_write_0_bits_entryVec_6_ctr_value;
        entries_0_0_entryVec_7_ctr_value <= io_write_0_bits_entryVec_7_ctr_value;
      end
      if (io_write_0_valid
          & (hit
               ? (hitNotWritten ? _GEN_34 : hitWritten & ~_GEN_38 & _GEN_33 | _GEN_28)
               : _GEN_28)) begin
        entries_0_1_setIdx <= io_write_0_bits_setIdx;
        entries_0_1_wayMask_0 <= io_write_0_bits_wayMask_0;
        entries_0_1_wayMask_1 <= io_write_0_bits_wayMask_1;
        entries_0_1_wayMask_2 <= io_write_0_bits_wayMask_2;
        entries_0_1_wayMask_3 <= io_write_0_bits_wayMask_3;
        entries_0_1_wayMask_4 <= io_write_0_bits_wayMask_4;
        entries_0_1_wayMask_5 <= io_write_0_bits_wayMask_5;
        entries_0_1_wayMask_6 <= io_write_0_bits_wayMask_6;
        entries_0_1_wayMask_7 <= io_write_0_bits_wayMask_7;
        entries_0_1_entryVec_0_ctr_value <= io_write_0_bits_entryVec_0_ctr_value;
        entries_0_1_entryVec_1_ctr_value <= io_write_0_bits_entryVec_1_ctr_value;
        entries_0_1_entryVec_2_ctr_value <= io_write_0_bits_entryVec_2_ctr_value;
        entries_0_1_entryVec_3_ctr_value <= io_write_0_bits_entryVec_3_ctr_value;
        entries_0_1_entryVec_4_ctr_value <= io_write_0_bits_entryVec_4_ctr_value;
        entries_0_1_entryVec_5_ctr_value <= io_write_0_bits_entryVec_5_ctr_value;
        entries_0_1_entryVec_6_ctr_value <= io_write_0_bits_entryVec_6_ctr_value;
        entries_0_1_entryVec_7_ctr_value <= io_write_0_bits_entryVec_7_ctr_value;
      end
      if (io_write_0_valid
          & (hit
               ? (hitNotWritten ? _GEN_36 : hitWritten & ~_GEN_38 & _GEN_35 | _GEN_29)
               : _GEN_29)) begin
        entries_0_2_setIdx <= io_write_0_bits_setIdx;
        entries_0_2_wayMask_0 <= io_write_0_bits_wayMask_0;
        entries_0_2_wayMask_1 <= io_write_0_bits_wayMask_1;
        entries_0_2_wayMask_2 <= io_write_0_bits_wayMask_2;
        entries_0_2_wayMask_3 <= io_write_0_bits_wayMask_3;
        entries_0_2_wayMask_4 <= io_write_0_bits_wayMask_4;
        entries_0_2_wayMask_5 <= io_write_0_bits_wayMask_5;
        entries_0_2_wayMask_6 <= io_write_0_bits_wayMask_6;
        entries_0_2_wayMask_7 <= io_write_0_bits_wayMask_7;
        entries_0_2_entryVec_0_ctr_value <= io_write_0_bits_entryVec_0_ctr_value;
        entries_0_2_entryVec_1_ctr_value <= io_write_0_bits_entryVec_1_ctr_value;
        entries_0_2_entryVec_2_ctr_value <= io_write_0_bits_entryVec_2_ctr_value;
        entries_0_2_entryVec_3_ctr_value <= io_write_0_bits_entryVec_3_ctr_value;
        entries_0_2_entryVec_4_ctr_value <= io_write_0_bits_entryVec_4_ctr_value;
        entries_0_2_entryVec_5_ctr_value <= io_write_0_bits_entryVec_5_ctr_value;
        entries_0_2_entryVec_6_ctr_value <= io_write_0_bits_entryVec_6_ctr_value;
        entries_0_2_entryVec_7_ctr_value <= io_write_0_bits_entryVec_7_ctr_value;
      end
      if (io_write_0_valid
          & (hit
               ? (hitNotWritten
                    ? _GEN_37
                    : hitWritten & ~_GEN_38 & (&hitRowIdxVec_0) | _GEN_30)
               : _GEN_30)) begin
        entries_0_3_setIdx <= io_write_0_bits_setIdx;
        entries_0_3_wayMask_0 <= io_write_0_bits_wayMask_0;
        entries_0_3_wayMask_1 <= io_write_0_bits_wayMask_1;
        entries_0_3_wayMask_2 <= io_write_0_bits_wayMask_2;
        entries_0_3_wayMask_3 <= io_write_0_bits_wayMask_3;
        entries_0_3_wayMask_4 <= io_write_0_bits_wayMask_4;
        entries_0_3_wayMask_5 <= io_write_0_bits_wayMask_5;
        entries_0_3_wayMask_6 <= io_write_0_bits_wayMask_6;
        entries_0_3_wayMask_7 <= io_write_0_bits_wayMask_7;
        entries_0_3_entryVec_0_ctr_value <= io_write_0_bits_entryVec_0_ctr_value;
        entries_0_3_entryVec_1_ctr_value <= io_write_0_bits_entryVec_1_ctr_value;
        entries_0_3_entryVec_2_ctr_value <= io_write_0_bits_entryVec_2_ctr_value;
        entries_0_3_entryVec_3_ctr_value <= io_write_0_bits_entryVec_3_ctr_value;
        entries_0_3_entryVec_4_ctr_value <= io_write_0_bits_entryVec_4_ctr_value;
        entries_0_3_entryVec_5_ctr_value <= io_write_0_bits_entryVec_5_ctr_value;
        entries_0_3_entryVec_6_ctr_value <= io_write_0_bits_entryVec_6_ctr_value;
        entries_0_3_entryVec_7_ctr_value <= io_write_0_bits_entryVec_7_ctr_value;
      end
      if (io_write_0_valid) begin
        valids_0_0 <= _GEN_41 ? _GEN_32 | valids_0_0 : _GEN_27 | valids_0_0;
        valids_0_1 <= _GEN_41 ? _GEN_34 | valids_0_1 : _GEN_28 | valids_0_1;
        valids_0_2 <= _GEN_41 ? _GEN_36 | valids_0_2 : _GEN_29 | valids_0_2;
        valids_0_3 <= _GEN_41 ? _GEN_37 | valids_0_3 : _GEN_30 | valids_0_3;
      end
      if (io_write_0_valid & ~hit)
        state_reg <=
          {~(writeTouchVec_0_bits[1]),
           writeTouchVec_0_bits[1] ? ~(writeTouchVec_0_bits[0]) : state_reg[1],
           writeTouchVec_0_bits[1] ? state_reg[0] : ~(writeTouchVec_0_bits[0])};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        needWrite_0_0 = _RANDOM[4'h0][0];
        needWrite_0_1 = _RANDOM[4'h0][1];
        needWrite_0_2 = _RANDOM[4'h0][2];
        needWrite_0_3 = _RANDOM[4'h0][3];
        entries_0_0_setIdx = _RANDOM[4'h0][10:4];
        entries_0_0_wayMask_0 = _RANDOM[4'h0][11];
        entries_0_0_wayMask_1 = _RANDOM[4'h0][12];
        entries_0_0_wayMask_2 = _RANDOM[4'h0][13];
        entries_0_0_wayMask_3 = _RANDOM[4'h0][14];
        entries_0_0_wayMask_4 = _RANDOM[4'h0][15];
        entries_0_0_wayMask_5 = _RANDOM[4'h0][16];
        entries_0_0_wayMask_6 = _RANDOM[4'h0][17];
        entries_0_0_wayMask_7 = _RANDOM[4'h0][18];
        entries_0_0_entryVec_0_ctr_value = _RANDOM[4'h0][24:19];
        entries_0_0_entryVec_1_ctr_value = _RANDOM[4'h0][30:25];
        entries_0_0_entryVec_2_ctr_value = {_RANDOM[4'h0][31], _RANDOM[4'h1][4:0]};
        entries_0_0_entryVec_3_ctr_value = _RANDOM[4'h1][10:5];
        entries_0_0_entryVec_4_ctr_value = _RANDOM[4'h1][16:11];
        entries_0_0_entryVec_5_ctr_value = _RANDOM[4'h1][22:17];
        entries_0_0_entryVec_6_ctr_value = _RANDOM[4'h1][28:23];
        entries_0_0_entryVec_7_ctr_value = {_RANDOM[4'h1][31:29], _RANDOM[4'h2][2:0]};
        entries_0_1_setIdx = _RANDOM[4'h2][9:3];
        entries_0_1_wayMask_0 = _RANDOM[4'h2][10];
        entries_0_1_wayMask_1 = _RANDOM[4'h2][11];
        entries_0_1_wayMask_2 = _RANDOM[4'h2][12];
        entries_0_1_wayMask_3 = _RANDOM[4'h2][13];
        entries_0_1_wayMask_4 = _RANDOM[4'h2][14];
        entries_0_1_wayMask_5 = _RANDOM[4'h2][15];
        entries_0_1_wayMask_6 = _RANDOM[4'h2][16];
        entries_0_1_wayMask_7 = _RANDOM[4'h2][17];
        entries_0_1_entryVec_0_ctr_value = _RANDOM[4'h2][23:18];
        entries_0_1_entryVec_1_ctr_value = _RANDOM[4'h2][29:24];
        entries_0_1_entryVec_2_ctr_value = {_RANDOM[4'h2][31:30], _RANDOM[4'h3][3:0]};
        entries_0_1_entryVec_3_ctr_value = _RANDOM[4'h3][9:4];
        entries_0_1_entryVec_4_ctr_value = _RANDOM[4'h3][15:10];
        entries_0_1_entryVec_5_ctr_value = _RANDOM[4'h3][21:16];
        entries_0_1_entryVec_6_ctr_value = _RANDOM[4'h3][27:22];
        entries_0_1_entryVec_7_ctr_value = {_RANDOM[4'h3][31:28], _RANDOM[4'h4][1:0]};
        entries_0_2_setIdx = _RANDOM[4'h4][8:2];
        entries_0_2_wayMask_0 = _RANDOM[4'h4][9];
        entries_0_2_wayMask_1 = _RANDOM[4'h4][10];
        entries_0_2_wayMask_2 = _RANDOM[4'h4][11];
        entries_0_2_wayMask_3 = _RANDOM[4'h4][12];
        entries_0_2_wayMask_4 = _RANDOM[4'h4][13];
        entries_0_2_wayMask_5 = _RANDOM[4'h4][14];
        entries_0_2_wayMask_6 = _RANDOM[4'h4][15];
        entries_0_2_wayMask_7 = _RANDOM[4'h4][16];
        entries_0_2_entryVec_0_ctr_value = _RANDOM[4'h4][22:17];
        entries_0_2_entryVec_1_ctr_value = _RANDOM[4'h4][28:23];
        entries_0_2_entryVec_2_ctr_value = {_RANDOM[4'h4][31:29], _RANDOM[4'h5][2:0]};
        entries_0_2_entryVec_3_ctr_value = _RANDOM[4'h5][8:3];
        entries_0_2_entryVec_4_ctr_value = _RANDOM[4'h5][14:9];
        entries_0_2_entryVec_5_ctr_value = _RANDOM[4'h5][20:15];
        entries_0_2_entryVec_6_ctr_value = _RANDOM[4'h5][26:21];
        entries_0_2_entryVec_7_ctr_value = {_RANDOM[4'h5][31:27], _RANDOM[4'h6][0]};
        entries_0_3_setIdx = _RANDOM[4'h6][7:1];
        entries_0_3_wayMask_0 = _RANDOM[4'h6][8];
        entries_0_3_wayMask_1 = _RANDOM[4'h6][9];
        entries_0_3_wayMask_2 = _RANDOM[4'h6][10];
        entries_0_3_wayMask_3 = _RANDOM[4'h6][11];
        entries_0_3_wayMask_4 = _RANDOM[4'h6][12];
        entries_0_3_wayMask_5 = _RANDOM[4'h6][13];
        entries_0_3_wayMask_6 = _RANDOM[4'h6][14];
        entries_0_3_wayMask_7 = _RANDOM[4'h6][15];
        entries_0_3_entryVec_0_ctr_value = _RANDOM[4'h6][21:16];
        entries_0_3_entryVec_1_ctr_value = _RANDOM[4'h6][27:22];
        entries_0_3_entryVec_2_ctr_value = {_RANDOM[4'h6][31:28], _RANDOM[4'h7][1:0]};
        entries_0_3_entryVec_3_ctr_value = _RANDOM[4'h7][7:2];
        entries_0_3_entryVec_4_ctr_value = _RANDOM[4'h7][13:8];
        entries_0_3_entryVec_5_ctr_value = _RANDOM[4'h7][19:14];
        entries_0_3_entryVec_6_ctr_value = _RANDOM[4'h7][25:20];
        entries_0_3_entryVec_7_ctr_value = _RANDOM[4'h7][31:26];
        valids_0_0 = _RANDOM[4'h8][0];
        valids_0_1 = _RANDOM[4'h8][1];
        valids_0_2 = _RANDOM[4'h8][2];
        valids_0_3 = _RANDOM[4'h8][3];
        state_reg = _RANDOM[4'h8][6:4];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        needWrite_0_0 = 1'h0;
        needWrite_0_1 = 1'h0;
        needWrite_0_2 = 1'h0;
        needWrite_0_3 = 1'h0;
        entries_0_0_setIdx = 7'h0;
        entries_0_0_wayMask_0 = 1'h0;
        entries_0_0_wayMask_1 = 1'h0;
        entries_0_0_wayMask_2 = 1'h0;
        entries_0_0_wayMask_3 = 1'h0;
        entries_0_0_wayMask_4 = 1'h0;
        entries_0_0_wayMask_5 = 1'h0;
        entries_0_0_wayMask_6 = 1'h0;
        entries_0_0_wayMask_7 = 1'h0;
        entries_0_0_entryVec_0_ctr_value = 6'h0;
        entries_0_0_entryVec_1_ctr_value = 6'h0;
        entries_0_0_entryVec_2_ctr_value = 6'h0;
        entries_0_0_entryVec_3_ctr_value = 6'h0;
        entries_0_0_entryVec_4_ctr_value = 6'h0;
        entries_0_0_entryVec_5_ctr_value = 6'h0;
        entries_0_0_entryVec_6_ctr_value = 6'h0;
        entries_0_0_entryVec_7_ctr_value = 6'h0;
        entries_0_1_setIdx = 7'h0;
        entries_0_1_wayMask_0 = 1'h0;
        entries_0_1_wayMask_1 = 1'h0;
        entries_0_1_wayMask_2 = 1'h0;
        entries_0_1_wayMask_3 = 1'h0;
        entries_0_1_wayMask_4 = 1'h0;
        entries_0_1_wayMask_5 = 1'h0;
        entries_0_1_wayMask_6 = 1'h0;
        entries_0_1_wayMask_7 = 1'h0;
        entries_0_1_entryVec_0_ctr_value = 6'h0;
        entries_0_1_entryVec_1_ctr_value = 6'h0;
        entries_0_1_entryVec_2_ctr_value = 6'h0;
        entries_0_1_entryVec_3_ctr_value = 6'h0;
        entries_0_1_entryVec_4_ctr_value = 6'h0;
        entries_0_1_entryVec_5_ctr_value = 6'h0;
        entries_0_1_entryVec_6_ctr_value = 6'h0;
        entries_0_1_entryVec_7_ctr_value = 6'h0;
        entries_0_2_setIdx = 7'h0;
        entries_0_2_wayMask_0 = 1'h0;
        entries_0_2_wayMask_1 = 1'h0;
        entries_0_2_wayMask_2 = 1'h0;
        entries_0_2_wayMask_3 = 1'h0;
        entries_0_2_wayMask_4 = 1'h0;
        entries_0_2_wayMask_5 = 1'h0;
        entries_0_2_wayMask_6 = 1'h0;
        entries_0_2_wayMask_7 = 1'h0;
        entries_0_2_entryVec_0_ctr_value = 6'h0;
        entries_0_2_entryVec_1_ctr_value = 6'h0;
        entries_0_2_entryVec_2_ctr_value = 6'h0;
        entries_0_2_entryVec_3_ctr_value = 6'h0;
        entries_0_2_entryVec_4_ctr_value = 6'h0;
        entries_0_2_entryVec_5_ctr_value = 6'h0;
        entries_0_2_entryVec_6_ctr_value = 6'h0;
        entries_0_2_entryVec_7_ctr_value = 6'h0;
        entries_0_3_setIdx = 7'h0;
        entries_0_3_wayMask_0 = 1'h0;
        entries_0_3_wayMask_1 = 1'h0;
        entries_0_3_wayMask_2 = 1'h0;
        entries_0_3_wayMask_3 = 1'h0;
        entries_0_3_wayMask_4 = 1'h0;
        entries_0_3_wayMask_5 = 1'h0;
        entries_0_3_wayMask_6 = 1'h0;
        entries_0_3_wayMask_7 = 1'h0;
        entries_0_3_entryVec_0_ctr_value = 6'h0;
        entries_0_3_entryVec_1_ctr_value = 6'h0;
        entries_0_3_entryVec_2_ctr_value = 6'h0;
        entries_0_3_entryVec_3_ctr_value = 6'h0;
        entries_0_3_entryVec_4_ctr_value = 6'h0;
        entries_0_3_entryVec_5_ctr_value = 6'h0;
        entries_0_3_entryVec_6_ctr_value = 6'h0;
        entries_0_3_entryVec_7_ctr_value = 6'h0;
        valids_0_0 = 1'h0;
        valids_0_1 = 1'h0;
        valids_0_2 = 1'h0;
        valids_0_3 = 1'h0;
        state_reg = 3'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_read_0_valid = ~emptyVec_0;
  assign io_read_0_bits_setIdx = _GEN_5[readIdx];
  assign io_read_0_bits_wayMask_0 = _GEN_6[readIdx];
  assign io_read_0_bits_wayMask_1 = _GEN_7[readIdx];
  assign io_read_0_bits_wayMask_2 = _GEN_8[readIdx];
  assign io_read_0_bits_wayMask_3 = _GEN_9[readIdx];
  assign io_read_0_bits_wayMask_4 = _GEN_10[readIdx];
  assign io_read_0_bits_wayMask_5 = _GEN_11[readIdx];
  assign io_read_0_bits_wayMask_6 = _GEN_12[readIdx];
  assign io_read_0_bits_wayMask_7 = _GEN_13[readIdx];
  assign io_read_0_bits_entryVec_0_ctr_value = _GEN_14[readIdx];
  assign io_read_0_bits_entryVec_1_ctr_value = _GEN_15[readIdx];
  assign io_read_0_bits_entryVec_2_ctr_value = _GEN_16[readIdx];
  assign io_read_0_bits_entryVec_3_ctr_value = _GEN_17[readIdx];
  assign io_read_0_bits_entryVec_4_ctr_value = _GEN_18[readIdx];
  assign io_read_0_bits_entryVec_5_ctr_value = _GEN_19[readIdx];
  assign io_read_0_bits_entryVec_6_ctr_value = _GEN_20[readIdx];
  assign io_read_0_bits_entryVec_7_ctr_value = _GEN_21[readIdx];
endmodule

