
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flex_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401730 <.init>:
  401730:	stp	x29, x30, [sp, #-16]!
  401734:	mov	x29, sp
  401738:	bl	401cc0 <ferror@plt+0xd0>
  40173c:	ldp	x29, x30, [sp], #16
  401740:	ret

Disassembly of section .plt:

0000000000401750 <memcpy@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 45d000 <ferror@plt+0x5b410>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <strtoul@plt>:
  401780:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <strlen@plt>:
  401790:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <fputs@plt>:
  4017a0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <exit@plt>:
  4017b0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <_setjmp@plt>:
  4017c0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <fgetpos@plt>:
  4017d0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <dup@plt>:
  4017e0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <reallocarray@plt>:
  4017f0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <putc@plt>:
  401800:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <pipe@plt>:
  401810:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <fputc@plt>:
  401820:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <qsort@plt>:
  401830:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <fork@plt>:
  401840:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <__ctype_tolower_loc@plt>:
  401850:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <snprintf@plt>:
  401860:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <log10@plt>:
  401870:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <fileno@plt>:
  401880:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <fopen@plt>:
  4018a0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <strncmp@plt>:
  4018c0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <bindtextdomain@plt>:
  4018d0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <__libc_start_main@plt>:
  4018e0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <fgetc@plt>:
  4018f0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <fdopen@plt>:
  401910:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <calloc@plt>:
  401920:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <__xpg_basename@plt>:
  401930:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <strcasecmp@plt>:
  401940:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <realloc@plt>:
  401950:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <__ctype_toupper_loc@plt>:
  401960:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <getc@plt>:
  401970:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <strdup@plt>:
  401980:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <close@plt>:
  401990:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <__gmon_start__@plt>:
  4019a0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <fseek@plt>:
  4019b0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <abort@plt>:
  4019c0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <textdomain@plt>:
  4019d0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <execvp@plt>:
  4019e0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <__ctype_b_loc@plt>:
  401a00:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <strtol@plt>:
  401a10:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <fread@plt>:
  401a20:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <free@plt>:
  401a30:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <fsetpos@plt>:
  401a40:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <ungetc@plt>:
  401a50:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <freopen@plt>:
  401a60:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <wait@plt>:
  401a90:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <clearerr@plt>:
  401aa0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <fflush@plt>:
  401ab0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <strcpy@plt>:
  401ac0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <isatty@plt>:
  401ad0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <dcgettext@plt>:
  401ae0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <__isoc99_sscanf@plt>:
  401af0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <vsnprintf@plt>:
  401b00:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <regexec@plt>:
  401b10:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <longjmp@plt>:
  401b20:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <dup2@plt>:
  401b30:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <regcomp@plt>:
  401b40:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <strncpy@plt>:
  401b50:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <printf@plt>:
  401b60:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <__errno_location@plt>:
  401b70:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <regerror@plt>:
  401b80:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <getenv@plt>:
  401b90:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <__xstat@plt>:
  401ba0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <unlink@plt>:
  401bb0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <fprintf@plt>:
  401bc0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <fgets@plt>:
  401bd0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <setlocale@plt>:
  401be0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

0000000000401bf0 <ferror@plt>:
  401bf0:	adrp	x16, 45e000 <ferror@plt+0x5c410>
  401bf4:	ldr	x17, [x16, #576]
  401bf8:	add	x16, x16, #0x240
  401bfc:	br	x17

Disassembly of section .text:

0000000000401c00 <.text>:
  401c00:	stp	x29, x30, [sp, #-48]!
  401c04:	mov	x29, sp
  401c08:	stp	x19, x20, [sp, #16]
  401c0c:	adrp	x19, 426000 <ferror@plt+0x24410>
  401c10:	add	x19, x19, #0xba0
  401c14:	mov	w20, w0
  401c18:	mov	w0, #0x5                   	// #5
  401c1c:	str	x21, [sp, #32]
  401c20:	mov	x21, x1
  401c24:	mov	x1, x19
  401c28:	bl	401be0 <setlocale@plt>
  401c2c:	mov	x1, x19
  401c30:	mov	w0, #0x0                   	// #0
  401c34:	adrp	x19, 42a000 <ferror@plt+0x28410>
  401c38:	bl	401be0 <setlocale@plt>
  401c3c:	add	x19, x19, #0xd00
  401c40:	mov	x0, x19
  401c44:	bl	4019d0 <textdomain@plt>
  401c48:	mov	x0, x19
  401c4c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  401c50:	add	x1, x1, #0xd08
  401c54:	bl	4018d0 <bindtextdomain@plt>
  401c58:	mov	x1, x21
  401c5c:	mov	w0, w20
  401c60:	ldp	x19, x20, [sp, #16]
  401c64:	ldr	x21, [sp, #32]
  401c68:	ldp	x29, x30, [sp], #48
  401c6c:	b	411770 <ferror@plt+0xfb80>
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x40, lsl #16
  401c94:	movk	x0, #0x1c00
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x42, lsl #16
  401ca4:	movk	x3, #0x5ce0
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x42, lsl #16
  401cb4:	movk	x4, #0x5d60
  401cb8:	bl	4018e0 <__libc_start_main@plt>
  401cbc:	bl	4019c0 <abort@plt>
  401cc0:	adrp	x0, 45d000 <ferror@plt+0x5b410>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <ferror@plt+0xe0>
  401ccc:	b	4019a0 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	nop
  401cd8:	adrp	x0, 466000 <ferror@plt+0x64410>
  401cdc:	add	x0, x0, #0xce8
  401ce0:	adrp	x1, 466000 <ferror@plt+0x64410>
  401ce4:	add	x1, x1, #0xce8
  401ce8:	cmp	x1, x0
  401cec:	b.eq	401d04 <ferror@plt+0x114>  // b.none
  401cf0:	adrp	x1, 425000 <ferror@plt+0x23410>
  401cf4:	ldr	x1, [x1, #3464]
  401cf8:	cbz	x1, 401d04 <ferror@plt+0x114>
  401cfc:	mov	x16, x1
  401d00:	br	x16
  401d04:	ret
  401d08:	adrp	x0, 466000 <ferror@plt+0x64410>
  401d0c:	add	x0, x0, #0xce8
  401d10:	adrp	x1, 466000 <ferror@plt+0x64410>
  401d14:	add	x1, x1, #0xce8
  401d18:	sub	x1, x1, x0
  401d1c:	lsr	x2, x1, #63
  401d20:	add	x1, x2, x1, asr #3
  401d24:	cmp	xzr, x1, asr #1
  401d28:	asr	x1, x1, #1
  401d2c:	b.eq	401d44 <ferror@plt+0x154>  // b.none
  401d30:	adrp	x2, 425000 <ferror@plt+0x23410>
  401d34:	ldr	x2, [x2, #3472]
  401d38:	cbz	x2, 401d44 <ferror@plt+0x154>
  401d3c:	mov	x16, x2
  401d40:	br	x16
  401d44:	ret
  401d48:	stp	x29, x30, [sp, #-32]!
  401d4c:	mov	x29, sp
  401d50:	str	x19, [sp, #16]
  401d54:	adrp	x19, 466000 <ferror@plt+0x64410>
  401d58:	ldrb	w0, [x19, #3336]
  401d5c:	cbnz	w0, 401d6c <ferror@plt+0x17c>
  401d60:	bl	401cd8 <ferror@plt+0xe8>
  401d64:	mov	w0, #0x1                   	// #1
  401d68:	strb	w0, [x19, #3336]
  401d6c:	ldr	x19, [sp, #16]
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	b	401d08 <ferror@plt+0x118>
  401d7c:	nop
  401d80:	stp	x29, x30, [sp, #-48]!
  401d84:	mov	x29, sp
  401d88:	ldr	w3, [x0, #8]
  401d8c:	stp	x19, x20, [sp, #16]
  401d90:	mov	x19, x0
  401d94:	ldr	w0, [x0, #24]
  401d98:	stp	x21, x22, [sp, #32]
  401d9c:	add	w22, w3, w2
  401da0:	mov	w20, w2
  401da4:	cmp	w22, w0
  401da8:	mov	x21, x1
  401dac:	ldr	x0, [x19]
  401db0:	ldr	x2, [x19, #16]
  401db4:	b.le	401de8 <ferror@plt+0x1f8>
  401db8:	mul	x1, x2, x22
  401dbc:	cmp	x2, #0x1ff
  401dc0:	and	x1, x1, #0x1ff
  401dc4:	ccmp	x1, #0x0, #0x4, ls  // ls = plast
  401dc8:	b.ne	401e30 <ferror@plt+0x240>  // b.any
  401dcc:	cbz	x0, 401e1c <ferror@plt+0x22c>
  401dd0:	mov	w1, w22
  401dd4:	bl	412ab0 <ferror@plt+0x10ec0>
  401dd8:	str	x0, [x19]
  401ddc:	ldr	w3, [x19, #8]
  401de0:	ldr	x2, [x19, #16]
  401de4:	str	w22, [x19, #24]
  401de8:	sxtw	x4, w20
  401dec:	sxtw	x3, w3
  401df0:	mov	x1, x21
  401df4:	madd	x0, x3, x2, x0
  401df8:	mul	x2, x4, x2
  401dfc:	bl	401770 <memcpy@plt>
  401e00:	ldr	w2, [x19, #8]
  401e04:	ldp	x21, x22, [sp, #32]
  401e08:	add	w20, w2, w20
  401e0c:	str	w20, [x19, #8]
  401e10:	ldp	x19, x20, [sp, #16]
  401e14:	ldp	x29, x30, [sp], #48
  401e18:	ret
  401e1c:	mov	x1, x2
  401e20:	mov	w0, w22
  401e24:	bl	411d48 <ferror@plt+0x10158>
  401e28:	str	x0, [x19]
  401e2c:	b	401ddc <ferror@plt+0x1ec>
  401e30:	mov	x3, #0x200                 	// #512
  401e34:	sub	x1, x3, x1
  401e38:	udiv	x1, x1, x2
  401e3c:	add	w22, w22, w1
  401e40:	cbnz	x0, 401dd0 <ferror@plt+0x1e0>
  401e44:	b	401e1c <ferror@plt+0x22c>
  401e48:	stp	x29, x30, [sp, #-48]!
  401e4c:	cmp	x0, #0x0
  401e50:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  401e54:	mov	x29, sp
  401e58:	stp	x19, x20, [sp, #16]
  401e5c:	mov	x20, x0
  401e60:	b.eq	401ec0 <ferror@plt+0x2d0>  // b.none
  401e64:	ldr	w2, [x0, #8]
  401e68:	cmp	w2, #0x0
  401e6c:	b.le	401ec0 <ferror@plt+0x2d0>
  401e70:	ldr	x3, [x0]
  401e74:	str	x21, [sp, #32]
  401e78:	mov	x21, x1
  401e7c:	mov	x19, #0x0                   	// #0
  401e80:	ldr	x0, [x3, x19, lsl #3]
  401e84:	mov	x1, x21
  401e88:	cbz	x0, 401eb0 <ferror@plt+0x2c0>
  401e8c:	bl	4017a0 <fputs@plt>
  401e90:	add	x19, x19, #0x1
  401e94:	ldr	w2, [x20, #8]
  401e98:	cmp	w2, w19
  401e9c:	b.le	401ebc <ferror@plt+0x2cc>
  401ea0:	ldr	x3, [x20]
  401ea4:	mov	x1, x21
  401ea8:	ldr	x0, [x3, x19, lsl #3]
  401eac:	cbnz	x0, 401e8c <ferror@plt+0x29c>
  401eb0:	add	x19, x19, #0x1
  401eb4:	cmp	w2, w19
  401eb8:	b.gt	401e80 <ferror@plt+0x290>
  401ebc:	ldr	x21, [sp, #32]
  401ec0:	mov	x0, x20
  401ec4:	ldp	x19, x20, [sp, #16]
  401ec8:	ldp	x29, x30, [sp], #48
  401ecc:	ret
  401ed0:	stp	x29, x30, [sp, #-64]!
  401ed4:	mov	x29, sp
  401ed8:	stp	x19, x20, [sp, #16]
  401edc:	stp	x21, x22, [sp, #32]
  401ee0:	mov	x22, x1
  401ee4:	mov	x21, x0
  401ee8:	mov	x0, x1
  401eec:	str	x23, [sp, #48]
  401ef0:	mov	x23, x2
  401ef4:	bl	401790 <strlen@plt>
  401ef8:	mov	x19, x0
  401efc:	mov	x0, x23
  401f00:	bl	401790 <strlen@plt>
  401f04:	add	x19, x19, x0
  401f08:	add	x19, x19, #0x1
  401f0c:	mov	x0, x19
  401f10:	bl	4018b0 <malloc@plt>
  401f14:	mov	x20, x0
  401f18:	cbz	x0, 401f78 <ferror@plt+0x388>
  401f1c:	mov	x2, x22
  401f20:	mov	x3, x23
  401f24:	mov	x1, x19
  401f28:	mov	x0, x20
  401f2c:	bl	401860 <snprintf@plt>
  401f30:	mov	x0, x20
  401f34:	bl	401790 <strlen@plt>
  401f38:	adds	w2, w0, #0x1
  401f3c:	b.eq	401f4c <ferror@plt+0x35c>  // b.none
  401f40:	mov	x1, x20
  401f44:	mov	x0, x21
  401f48:	bl	401d80 <ferror@plt+0x190>
  401f4c:	ldr	w1, [x21, #8]
  401f50:	mov	x0, x20
  401f54:	sub	w1, w1, #0x1
  401f58:	str	w1, [x21, #8]
  401f5c:	bl	401a30 <free@plt>
  401f60:	mov	x0, x21
  401f64:	ldp	x19, x20, [sp, #16]
  401f68:	ldp	x21, x22, [sp, #32]
  401f6c:	ldr	x23, [sp, #48]
  401f70:	ldp	x29, x30, [sp], #64
  401f74:	ret
  401f78:	adrp	x1, 425000 <ferror@plt+0x23410>
  401f7c:	add	x1, x1, #0xd98
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	bl	401ae0 <dcgettext@plt>
  401f88:	bl	411cf0 <ferror@plt+0x10100>
  401f8c:	b	401f1c <ferror@plt+0x32c>
  401f90:	stp	x29, x30, [sp, #-64]!
  401f94:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  401f98:	mov	x29, sp
  401f9c:	ldr	w3, [x3, #3212]
  401fa0:	stp	x19, x20, [sp, #16]
  401fa4:	mov	x20, x0
  401fa8:	cbz	w3, 401fbc <ferror@plt+0x3cc>
  401fac:	mov	x0, x20
  401fb0:	ldp	x19, x20, [sp, #16]
  401fb4:	ldp	x29, x30, [sp], #64
  401fb8:	ret
  401fbc:	mov	x19, x1
  401fc0:	mov	x0, x1
  401fc4:	stp	x21, x22, [sp, #32]
  401fc8:	mov	w21, w2
  401fcc:	str	x23, [sp, #48]
  401fd0:	bl	401790 <strlen@plt>
  401fd4:	cmp	w21, #0x0
  401fd8:	mov	x22, x0
  401fdc:	cneg	w1, w21, lt  // lt = tstop
  401fe0:	scvtf	d0, w1
  401fe4:	bl	401870 <log10@plt>
  401fe8:	frintp	d0, d0
  401fec:	fmov	d1, #1.000000000000000000e+00
  401ff0:	fadd	d0, d0, d1
  401ff4:	fcvtzu	x0, d0
  401ff8:	add	x22, x0, x22, lsl #1
  401ffc:	add	x22, x22, #0xa
  402000:	mov	x0, x22
  402004:	bl	4018b0 <malloc@plt>
  402008:	mov	x23, x0
  40200c:	cbz	x0, 4020d0 <ferror@plt+0x4e0>
  402010:	mov	w3, w21
  402014:	mov	x1, x22
  402018:	mov	x0, x23
  40201c:	adrp	x2, 425000 <ferror@plt+0x23410>
  402020:	add	x2, x2, #0xdf8
  402024:	bl	401860 <snprintf@plt>
  402028:	ldrb	w2, [x19]
  40202c:	add	x3, x23, w0, sxtw
  402030:	cbz	w2, 4020c8 <ferror@plt+0x4d8>
  402034:	cmp	w2, #0x5c
  402038:	add	x4, x3, #0x1
  40203c:	mov	w0, #0x5c5c                	// #23644
  402040:	b.eq	402064 <ferror@plt+0x474>  // b.none
  402044:	nop
  402048:	strb	w2, [x3]
  40204c:	ldrb	w2, [x19, #1]!
  402050:	cbz	w2, 402074 <ferror@plt+0x484>
  402054:	mov	x3, x4
  402058:	cmp	w2, #0x5c
  40205c:	add	x4, x3, #0x1
  402060:	b.ne	402048 <ferror@plt+0x458>  // b.any
  402064:	mov	x4, x3
  402068:	ldrb	w2, [x19, #1]!
  40206c:	strh	w0, [x4], #2
  402070:	cbnz	w2, 402054 <ferror@plt+0x464>
  402074:	mov	w0, #0xa22                 	// #2594
  402078:	strh	w0, [x4]
  40207c:	strb	wzr, [x4, #2]
  402080:	mov	x0, x23
  402084:	bl	401790 <strlen@plt>
  402088:	adds	w2, w0, #0x1
  40208c:	b.eq	40209c <ferror@plt+0x4ac>  // b.none
  402090:	mov	x1, x23
  402094:	mov	x0, x20
  402098:	bl	401d80 <ferror@plt+0x190>
  40209c:	ldr	w1, [x20, #8]
  4020a0:	mov	x0, x23
  4020a4:	sub	w1, w1, #0x1
  4020a8:	str	w1, [x20, #8]
  4020ac:	bl	401a30 <free@plt>
  4020b0:	mov	x0, x20
  4020b4:	ldp	x19, x20, [sp, #16]
  4020b8:	ldp	x21, x22, [sp, #32]
  4020bc:	ldr	x23, [sp, #48]
  4020c0:	ldp	x29, x30, [sp], #64
  4020c4:	ret
  4020c8:	mov	x4, x3
  4020cc:	b	402074 <ferror@plt+0x484>
  4020d0:	adrp	x1, 425000 <ferror@plt+0x23410>
  4020d4:	add	x1, x1, #0xdc8
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	bl	401ae0 <dcgettext@plt>
  4020e0:	bl	411cf0 <ferror@plt+0x10100>
  4020e4:	b	402010 <ferror@plt+0x420>
  4020e8:	stp	x29, x30, [sp, #-48]!
  4020ec:	mov	x29, sp
  4020f0:	stp	x21, x22, [sp, #32]
  4020f4:	ldr	x21, [x1]
  4020f8:	stp	x19, x20, [sp, #16]
  4020fc:	ldr	w20, [x1, #8]
  402100:	cmp	x21, #0x0
  402104:	mov	x19, x0
  402108:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  40210c:	b.eq	402150 <ferror@plt+0x560>  // b.none
  402110:	ldr	w1, [x0, #8]
  402114:	ldr	w0, [x0, #24]
  402118:	add	w22, w20, w1
  40211c:	cmp	w22, w0
  402120:	ldr	x0, [x19]
  402124:	ldr	x2, [x19, #16]
  402128:	b.gt	402164 <ferror@plt+0x574>
  40212c:	sxtw	x3, w1
  402130:	sxtw	x4, w20
  402134:	mov	x1, x21
  402138:	madd	x0, x3, x2, x0
  40213c:	mul	x2, x4, x2
  402140:	bl	401770 <memcpy@plt>
  402144:	ldr	w0, [x19, #8]
  402148:	add	w20, w0, w20
  40214c:	str	w20, [x19, #8]
  402150:	mov	x0, x19
  402154:	ldp	x19, x20, [sp, #16]
  402158:	ldp	x21, x22, [sp, #32]
  40215c:	ldp	x29, x30, [sp], #48
  402160:	ret
  402164:	mul	x1, x2, x22
  402168:	cmp	x2, #0x1ff
  40216c:	and	x1, x1, #0x1ff
  402170:	ccmp	x1, #0x0, #0x4, ls  // ls = plast
  402174:	b.ne	402198 <ferror@plt+0x5a8>  // b.any
  402178:	cbz	x0, 4021ac <ferror@plt+0x5bc>
  40217c:	mov	w1, w22
  402180:	bl	412ab0 <ferror@plt+0x10ec0>
  402184:	str	x0, [x19]
  402188:	ldr	w1, [x19, #8]
  40218c:	str	w22, [x19, #24]
  402190:	ldr	x2, [x19, #16]
  402194:	b	40212c <ferror@plt+0x53c>
  402198:	mov	x3, #0x200                 	// #512
  40219c:	sub	x1, x3, x1
  4021a0:	udiv	x1, x1, x2
  4021a4:	add	w22, w22, w1
  4021a8:	b	402178 <ferror@plt+0x588>
  4021ac:	mov	x1, x2
  4021b0:	mov	w0, w22
  4021b4:	bl	411d48 <ferror@plt+0x10158>
  4021b8:	str	x0, [x19]
  4021bc:	b	402188 <ferror@plt+0x598>
  4021c0:	stp	x29, x30, [sp, #-64]!
  4021c4:	cmp	x1, #0x0
  4021c8:	mov	x29, sp
  4021cc:	stp	x19, x20, [sp, #16]
  4021d0:	add	w20, w2, #0x1
  4021d4:	ldr	w3, [x0, #8]
  4021d8:	mov	x19, x0
  4021dc:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4021e0:	b.eq	402228 <ferror@plt+0x638>  // b.none
  4021e4:	stp	x21, x22, [sp, #32]
  4021e8:	mov	x21, x1
  4021ec:	ldr	w1, [x0, #24]
  4021f0:	add	w22, w20, w3
  4021f4:	cmp	w22, w1
  4021f8:	ldr	x0, [x0]
  4021fc:	ldr	x2, [x19, #16]
  402200:	b.gt	402240 <ferror@plt+0x650>
  402204:	sxtw	x3, w3
  402208:	sxtw	x4, w20
  40220c:	mov	x1, x21
  402210:	madd	x0, x3, x2, x0
  402214:	mul	x2, x4, x2
  402218:	bl	401770 <memcpy@plt>
  40221c:	ldp	x21, x22, [sp, #32]
  402220:	ldr	w3, [x19, #8]
  402224:	add	w3, w20, w3
  402228:	sub	w3, w3, #0x1
  40222c:	str	w3, [x19, #8]
  402230:	mov	x0, x19
  402234:	ldp	x19, x20, [sp, #16]
  402238:	ldp	x29, x30, [sp], #64
  40223c:	ret
  402240:	mul	x1, x2, x22
  402244:	cmp	x2, #0x1ff
  402248:	and	x1, x1, #0x1ff
  40224c:	ccmp	x1, #0x0, #0x4, ls  // ls = plast
  402250:	b.ne	402278 <ferror@plt+0x688>  // b.any
  402254:	cbz	x0, 40228c <ferror@plt+0x69c>
  402258:	mov	w1, w22
  40225c:	bl	412ab0 <ferror@plt+0x10ec0>
  402260:	str	x0, [x19]
  402264:	str	x0, [sp, #56]
  402268:	ldr	w3, [x19, #8]
  40226c:	str	w22, [x19, #24]
  402270:	ldr	x2, [x19, #16]
  402274:	b	402204 <ferror@plt+0x614>
  402278:	mov	x3, #0x200                 	// #512
  40227c:	sub	x1, x3, x1
  402280:	udiv	x1, x1, x2
  402284:	add	w22, w22, w1
  402288:	b	402254 <ferror@plt+0x664>
  40228c:	mov	x1, x2
  402290:	mov	w0, w22
  402294:	bl	411d48 <ferror@plt+0x10158>
  402298:	str	x0, [x19]
  40229c:	b	402268 <ferror@plt+0x678>
  4022a0:	stp	x29, x30, [sp, #-48]!
  4022a4:	mov	x29, sp
  4022a8:	stp	x19, x20, [sp, #16]
  4022ac:	mov	x19, x0
  4022b0:	mov	x0, x1
  4022b4:	stp	x21, x22, [sp, #32]
  4022b8:	mov	x21, x1
  4022bc:	bl	401790 <strlen@plt>
  4022c0:	ldr	w3, [x19, #8]
  4022c4:	adds	w20, w0, #0x1
  4022c8:	b.eq	402304 <ferror@plt+0x714>  // b.none
  4022cc:	ldr	w1, [x19, #24]
  4022d0:	add	w22, w20, w3
  4022d4:	ldr	x0, [x19]
  4022d8:	cmp	w22, w1
  4022dc:	ldr	x2, [x19, #16]
  4022e0:	b.gt	402320 <ferror@plt+0x730>
  4022e4:	sxtw	x3, w3
  4022e8:	sxtw	x4, w20
  4022ec:	mov	x1, x21
  4022f0:	madd	x0, x3, x2, x0
  4022f4:	mul	x2, x4, x2
  4022f8:	bl	401770 <memcpy@plt>
  4022fc:	ldr	w3, [x19, #8]
  402300:	add	w3, w20, w3
  402304:	sub	w3, w3, #0x1
  402308:	mov	x0, x19
  40230c:	ldp	x21, x22, [sp, #32]
  402310:	str	w3, [x19, #8]
  402314:	ldp	x19, x20, [sp, #16]
  402318:	ldp	x29, x30, [sp], #48
  40231c:	ret
  402320:	mul	x1, x2, x22
  402324:	cmp	x2, #0x1ff
  402328:	and	x1, x1, #0x1ff
  40232c:	ccmp	x1, #0x0, #0x4, ls  // ls = plast
  402330:	b.ne	402354 <ferror@plt+0x764>  // b.any
  402334:	cbz	x0, 402368 <ferror@plt+0x778>
  402338:	mov	w1, w22
  40233c:	bl	412ab0 <ferror@plt+0x10ec0>
  402340:	str	x0, [x19]
  402344:	ldr	w3, [x19, #8]
  402348:	str	w22, [x19, #24]
  40234c:	ldr	x2, [x19, #16]
  402350:	b	4022e4 <ferror@plt+0x6f4>
  402354:	mov	x3, #0x200                 	// #512
  402358:	sub	x1, x3, x1
  40235c:	udiv	x1, x1, x2
  402360:	add	w22, w22, w1
  402364:	b	402334 <ferror@plt+0x744>
  402368:	mov	x1, x2
  40236c:	mov	w0, w22
  402370:	bl	411d48 <ferror@plt+0x10158>
  402374:	str	x0, [x19]
  402378:	b	402344 <ferror@plt+0x754>
  40237c:	nop
  402380:	stp	x29, x30, [sp, #-64]!
  402384:	mov	x29, sp
  402388:	stp	x19, x20, [sp, #16]
  40238c:	mov	x19, x0
  402390:	stp	x21, x22, [sp, #32]
  402394:	mov	x22, x2
  402398:	mov	w2, #0x9                   	// #9
  40239c:	str	x23, [sp, #48]
  4023a0:	mov	x23, x1
  4023a4:	adrp	x1, 425000 <ferror@plt+0x23410>
  4023a8:	add	x1, x1, #0xe08
  4023ac:	bl	401d80 <ferror@plt+0x190>
  4023b0:	adrp	x21, 43f000 <ferror@plt+0x3d410>
  4023b4:	ldr	w1, [x19, #8]
  4023b8:	add	x21, x21, #0x1a0
  4023bc:	mov	w2, #0x2                   	// #2
  4023c0:	mov	x0, x19
  4023c4:	sub	w1, w1, #0x1
  4023c8:	str	w1, [x19, #8]
  4023cc:	mov	x1, x21
  4023d0:	bl	401d80 <ferror@plt+0x190>
  4023d4:	ldr	w20, [x19, #8]
  4023d8:	mov	x0, x23
  4023dc:	sub	w20, w20, #0x1
  4023e0:	str	w20, [x19, #8]
  4023e4:	bl	401790 <strlen@plt>
  4023e8:	adds	w2, w0, #0x1
  4023ec:	b.eq	402400 <ferror@plt+0x810>  // b.none
  4023f0:	mov	x1, x23
  4023f4:	mov	x0, x19
  4023f8:	bl	401d80 <ferror@plt+0x190>
  4023fc:	ldr	w20, [x19, #8]
  402400:	sub	w20, w20, #0x1
  402404:	str	w20, [x19, #8]
  402408:	mov	w2, #0x2                   	// #2
  40240c:	mov	x1, x21
  402410:	mov	x0, x19
  402414:	bl	401d80 <ferror@plt+0x190>
  402418:	ldr	w20, [x19, #8]
  40241c:	mov	x0, x22
  402420:	sub	w20, w20, #0x1
  402424:	str	w20, [x19, #8]
  402428:	bl	401790 <strlen@plt>
  40242c:	adds	w2, w0, #0x1
  402430:	b.eq	402444 <ferror@plt+0x854>  // b.none
  402434:	mov	x1, x22
  402438:	mov	x0, x19
  40243c:	bl	401d80 <ferror@plt+0x190>
  402440:	ldr	w20, [x19, #8]
  402444:	sub	w20, w20, #0x1
  402448:	str	w20, [x19, #8]
  40244c:	mov	x0, x19
  402450:	mov	w2, #0x2                   	// #2
  402454:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  402458:	add	x1, x1, #0x778
  40245c:	bl	401d80 <ferror@plt+0x190>
  402460:	ldr	w1, [x19, #8]
  402464:	mov	x0, x19
  402468:	ldp	x21, x22, [sp, #32]
  40246c:	sub	w1, w1, #0x1
  402470:	ldr	x23, [sp, #48]
  402474:	str	w1, [x19, #8]
  402478:	ldp	x19, x20, [sp, #16]
  40247c:	ldp	x29, x30, [sp], #64
  402480:	ret
  402484:	nop
  402488:	stp	x29, x30, [sp, #-80]!
  40248c:	mov	x29, sp
  402490:	stp	x19, x20, [sp, #16]
  402494:	mov	x19, x0
  402498:	stp	x21, x22, [sp, #32]
  40249c:	str	x23, [sp, #48]
  4024a0:	mov	x23, x1
  4024a4:	cbz	x2, 402580 <ferror@plt+0x990>
  4024a8:	mov	x21, x2
  4024ac:	mov	x0, x2
  4024b0:	bl	401790 <strlen@plt>
  4024b4:	mov	x20, x0
  4024b8:	mov	x0, x23
  4024bc:	bl	401790 <strlen@plt>
  4024c0:	add	x20, x0, x20
  4024c4:	add	x20, x20, #0x27
  4024c8:	mov	x0, x20
  4024cc:	bl	4018b0 <malloc@plt>
  4024d0:	str	x0, [sp, #72]
  4024d4:	mov	x22, x0
  4024d8:	cbz	x0, 4025c0 <ferror@plt+0x9d0>
  4024dc:	mov	x1, x20
  4024e0:	mov	x4, x21
  4024e4:	mov	x3, x23
  4024e8:	mov	x0, x22
  4024ec:	adrp	x2, 425000 <ferror@plt+0x23410>
  4024f0:	add	x2, x2, #0xe40
  4024f4:	bl	401860 <snprintf@plt>
  4024f8:	ldr	w1, [x19, #8]
  4024fc:	ldr	w0, [x19, #24]
  402500:	add	w20, w1, #0x1
  402504:	cmp	w20, w0
  402508:	b.gt	402548 <ferror@plt+0x958>
  40250c:	ldr	x0, [x19]
  402510:	sxtw	x3, w1
  402514:	ldr	x2, [x19, #16]
  402518:	add	x1, sp, #0x48
  40251c:	madd	x0, x3, x2, x0
  402520:	bl	401770 <memcpy@plt>
  402524:	ldr	w1, [x19, #8]
  402528:	mov	x0, x19
  40252c:	ldp	x21, x22, [sp, #32]
  402530:	add	w1, w1, #0x1
  402534:	ldr	x23, [sp, #48]
  402538:	str	w1, [x19, #8]
  40253c:	ldp	x19, x20, [sp, #16]
  402540:	ldp	x29, x30, [sp], #80
  402544:	ret
  402548:	ldr	x2, [x19, #16]
  40254c:	cmp	x2, #0x1ff
  402550:	mul	x0, x2, x20
  402554:	and	x0, x0, #0x1ff
  402558:	ccmp	x0, #0x0, #0x4, ls  // ls = plast
  40255c:	b.ne	4025a4 <ferror@plt+0x9b4>  // b.any
  402560:	ldr	x0, [x19]
  402564:	cbz	x0, 402590 <ferror@plt+0x9a0>
  402568:	mov	w1, w20
  40256c:	bl	412ab0 <ferror@plt+0x10ec0>
  402570:	str	x0, [x19]
  402574:	ldr	w1, [x19, #8]
  402578:	str	w20, [x19, #24]
  40257c:	b	402510 <ferror@plt+0x920>
  402580:	adrp	x21, 426000 <ferror@plt+0x24410>
  402584:	mov	x20, #0x0                   	// #0
  402588:	add	x21, x21, #0xba0
  40258c:	b	4024b8 <ferror@plt+0x8c8>
  402590:	mov	x1, x2
  402594:	mov	w0, w20
  402598:	bl	411d48 <ferror@plt+0x10158>
  40259c:	str	x0, [x19]
  4025a0:	b	402574 <ferror@plt+0x984>
  4025a4:	mov	x1, #0x200                 	// #512
  4025a8:	sub	x0, x1, x0
  4025ac:	udiv	x0, x0, x2
  4025b0:	add	w20, w20, w0
  4025b4:	ldr	x0, [x19]
  4025b8:	cbnz	x0, 402568 <ferror@plt+0x978>
  4025bc:	b	402590 <ferror@plt+0x9a0>
  4025c0:	adrp	x1, 425000 <ferror@plt+0x23410>
  4025c4:	add	x1, x1, #0xe18
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	bl	401ae0 <dcgettext@plt>
  4025d0:	bl	411cf0 <ferror@plt+0x10100>
  4025d4:	b	4024dc <ferror@plt+0x8ec>
  4025d8:	stp	x29, x30, [sp, #-64]!
  4025dc:	mov	x29, sp
  4025e0:	stp	x19, x20, [sp, #16]
  4025e4:	mov	x19, x0
  4025e8:	mov	x0, x1
  4025ec:	stp	x21, x22, [sp, #32]
  4025f0:	mov	x22, x1
  4025f4:	bl	401790 <strlen@plt>
  4025f8:	add	x21, x0, #0x1d
  4025fc:	mov	x0, x21
  402600:	bl	4018b0 <malloc@plt>
  402604:	str	x0, [sp, #56]
  402608:	mov	x20, x0
  40260c:	cbz	x0, 4026dc <ferror@plt+0xaec>
  402610:	mov	x1, x21
  402614:	mov	x0, x20
  402618:	mov	x3, x22
  40261c:	adrp	x2, 425000 <ferror@plt+0x23410>
  402620:	add	x2, x2, #0xe98
  402624:	bl	401860 <snprintf@plt>
  402628:	ldr	w1, [x19, #8]
  40262c:	ldr	w0, [x19, #24]
  402630:	add	w20, w1, #0x1
  402634:	cmp	w20, w0
  402638:	b.gt	402674 <ferror@plt+0xa84>
  40263c:	ldr	x0, [x19]
  402640:	sxtw	x3, w1
  402644:	ldr	x2, [x19, #16]
  402648:	add	x1, sp, #0x38
  40264c:	madd	x0, x3, x2, x0
  402650:	bl	401770 <memcpy@plt>
  402654:	ldr	w1, [x19, #8]
  402658:	mov	x0, x19
  40265c:	ldp	x21, x22, [sp, #32]
  402660:	add	w1, w1, #0x1
  402664:	str	w1, [x19, #8]
  402668:	ldp	x19, x20, [sp, #16]
  40266c:	ldp	x29, x30, [sp], #64
  402670:	ret
  402674:	ldr	x2, [x19, #16]
  402678:	cmp	x2, #0x1ff
  40267c:	mul	x0, x2, x20
  402680:	and	x0, x0, #0x1ff
  402684:	ccmp	x0, #0x0, #0x4, ls  // ls = plast
  402688:	b.ne	4026c0 <ferror@plt+0xad0>  // b.any
  40268c:	ldr	x0, [x19]
  402690:	cbz	x0, 4026ac <ferror@plt+0xabc>
  402694:	mov	w1, w20
  402698:	bl	412ab0 <ferror@plt+0x10ec0>
  40269c:	str	x0, [x19]
  4026a0:	ldr	w1, [x19, #8]
  4026a4:	str	w20, [x19, #24]
  4026a8:	b	402640 <ferror@plt+0xa50>
  4026ac:	mov	x1, x2
  4026b0:	mov	w0, w20
  4026b4:	bl	411d48 <ferror@plt+0x10158>
  4026b8:	str	x0, [x19]
  4026bc:	b	4026a0 <ferror@plt+0xab0>
  4026c0:	mov	x1, #0x200                 	// #512
  4026c4:	sub	x0, x1, x0
  4026c8:	udiv	x0, x0, x2
  4026cc:	add	w20, w20, w0
  4026d0:	ldr	x0, [x19]
  4026d4:	cbnz	x0, 402694 <ferror@plt+0xaa4>
  4026d8:	b	4026ac <ferror@plt+0xabc>
  4026dc:	adrp	x1, 425000 <ferror@plt+0x23410>
  4026e0:	add	x1, x1, #0xe68
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	bl	401ae0 <dcgettext@plt>
  4026ec:	bl	411cf0 <ferror@plt+0x10100>
  4026f0:	b	402610 <ferror@plt+0xa20>
  4026f4:	nop
  4026f8:	str	xzr, [x0]
  4026fc:	str	wzr, [x0, #8]
  402700:	str	x1, [x0, #16]
  402704:	str	wzr, [x0, #24]
  402708:	ret
  40270c:	nop
  402710:	cbz	x0, 40273c <ferror@plt+0xb4c>
  402714:	stp	x29, x30, [sp, #-32]!
  402718:	mov	x29, sp
  40271c:	str	x19, [sp, #16]
  402720:	mov	x19, x0
  402724:	ldr	x0, [x0]
  402728:	bl	401a30 <free@plt>
  40272c:	str	xzr, [x19]
  402730:	ldr	x19, [sp, #16]
  402734:	ldp	x29, x30, [sp], #32
  402738:	ret
  40273c:	ret
  402740:	stp	x29, x30, [sp, #-48]!
  402744:	cmp	x1, #0x0
  402748:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40274c:	mov	x29, sp
  402750:	stp	x19, x20, [sp, #16]
  402754:	mov	x19, x0
  402758:	b.eq	4027ac <ferror@plt+0xbbc>  // b.none
  40275c:	stp	x21, x22, [sp, #32]
  402760:	mov	x21, x1
  402764:	ldr	w1, [x0, #8]
  402768:	ldr	w0, [x0, #24]
  40276c:	mov	w20, w2
  402770:	add	w22, w2, w1
  402774:	cmp	w22, w0
  402778:	ldr	x0, [x19]
  40277c:	ldr	x2, [x19, #16]
  402780:	b.gt	4027bc <ferror@plt+0xbcc>
  402784:	sxtw	x3, w1
  402788:	sxtw	x4, w20
  40278c:	mov	x1, x21
  402790:	madd	x0, x3, x2, x0
  402794:	mul	x2, x4, x2
  402798:	bl	401770 <memcpy@plt>
  40279c:	ldr	w2, [x19, #8]
  4027a0:	ldp	x21, x22, [sp, #32]
  4027a4:	add	w20, w2, w20
  4027a8:	str	w20, [x19, #8]
  4027ac:	mov	x0, x19
  4027b0:	ldp	x19, x20, [sp, #16]
  4027b4:	ldp	x29, x30, [sp], #48
  4027b8:	ret
  4027bc:	mul	x1, x2, x22
  4027c0:	cmp	x2, #0x1ff
  4027c4:	and	x1, x1, #0x1ff
  4027c8:	ccmp	x1, #0x0, #0x4, ls  // ls = plast
  4027cc:	b.ne	4027f0 <ferror@plt+0xc00>  // b.any
  4027d0:	cbz	x0, 402804 <ferror@plt+0xc14>
  4027d4:	mov	w1, w22
  4027d8:	bl	412ab0 <ferror@plt+0x10ec0>
  4027dc:	str	x0, [x19]
  4027e0:	ldr	w1, [x19, #8]
  4027e4:	str	w22, [x19, #24]
  4027e8:	ldr	x2, [x19, #16]
  4027ec:	b	402784 <ferror@plt+0xb94>
  4027f0:	mov	x3, #0x200                 	// #512
  4027f4:	sub	x1, x3, x1
  4027f8:	udiv	x1, x1, x2
  4027fc:	add	w22, w22, w1
  402800:	b	4027d0 <ferror@plt+0xbe0>
  402804:	mov	x1, x2
  402808:	mov	w0, w22
  40280c:	bl	411d48 <ferror@plt+0x10158>
  402810:	str	x0, [x19]
  402814:	b	4027e0 <ferror@plt+0xbf0>
  402818:	stp	x29, x30, [sp, #-64]!
  40281c:	mov	x29, sp
  402820:	stp	x23, x24, [sp, #48]
  402824:	adrp	x23, 46c000 <stdin@@GLIBC_2.17+0x5300>
  402828:	adrp	x24, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40282c:	stp	x19, x20, [sp, #16]
  402830:	mov	w20, w0
  402834:	mov	w19, w1
  402838:	mov	w0, w1
  40283c:	stp	x21, x22, [sp, #32]
  402840:	bl	4120e0 <ferror@plt+0x104f0>
  402844:	ldr	x0, [x23, #664]
  402848:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40284c:	sxtw	x2, w20
  402850:	sbfiz	x22, x20, #2, #32
  402854:	ldr	x3, [x1, #2520]
  402858:	add	x1, x0, x22
  40285c:	ldr	w21, [x0, x2, lsl #2]
  402860:	ldr	w5, [x3, x2, lsl #2]
  402864:	cmp	w21, #0x0
  402868:	b.le	4028b8 <ferror@plt+0xcc8>
  40286c:	ldr	x0, [x24, #3128]
  402870:	sxtw	x2, w5
  402874:	sub	w4, w21, #0x1
  402878:	add	x4, x4, x2
  40287c:	add	x3, x0, #0x1
  402880:	add	x2, x0, x2
  402884:	add	x4, x4, x3
  402888:	b	402894 <ferror@plt+0xca4>
  40288c:	cmp	x2, x4
  402890:	b.eq	4028c0 <ferror@plt+0xcd0>  // b.none
  402894:	ldrb	w3, [x2]
  402898:	add	x2, x2, #0x1
  40289c:	cmp	w3, w19
  4028a0:	b.ne	40288c <ferror@plt+0xc9c>  // b.any
  4028a4:	ldp	x19, x20, [sp, #16]
  4028a8:	ldp	x21, x22, [sp, #32]
  4028ac:	ldp	x23, x24, [sp, #48]
  4028b0:	ldp	x29, x30, [sp], #64
  4028b4:	ret
  4028b8:	ldr	x0, [x24, #3128]
  4028bc:	nop
  4028c0:	adrp	x2, 45e000 <ferror@plt+0x5c410>
  4028c4:	ldr	w2, [x2, #744]
  4028c8:	cmp	w2, w19
  4028cc:	b.eq	402904 <ferror@plt+0xd14>  // b.none
  4028d0:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  4028d4:	add	w20, w21, w5
  4028d8:	ldr	w2, [x3, #452]
  4028dc:	cmp	w2, w20
  4028e0:	b.le	402928 <ferror@plt+0xd38>
  4028e4:	add	w2, w21, #0x1
  4028e8:	str	w2, [x1]
  4028ec:	strb	w19, [x0, w20, sxtw]
  4028f0:	ldp	x19, x20, [sp, #16]
  4028f4:	ldp	x21, x22, [sp, #32]
  4028f8:	ldp	x23, x24, [sp, #48]
  4028fc:	ldp	x29, x30, [sp], #64
  402900:	ret
  402904:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  402908:	mov	w3, #0x1                   	// #1
  40290c:	ldr	x2, [x2, #688]
  402910:	strb	w3, [x2, w20, sxtw]
  402914:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  402918:	add	w20, w21, w5
  40291c:	ldr	w2, [x3, #452]
  402920:	cmp	w2, w20
  402924:	b.gt	4028e4 <ferror@plt+0xcf4>
  402928:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40292c:	add	w1, w2, #0xfa
  402930:	str	w1, [x3, #452]
  402934:	mov	x2, #0x1                   	// #1
  402938:	ldr	w3, [x4, #4032]
  40293c:	add	w3, w3, #0x1
  402940:	str	w3, [x4, #4032]
  402944:	bl	412ab0 <ferror@plt+0x10ec0>
  402948:	str	x0, [x24, #3128]
  40294c:	ldr	x1, [x23, #664]
  402950:	add	w2, w21, #0x1
  402954:	add	x1, x1, x22
  402958:	str	w2, [x1]
  40295c:	strb	w19, [x0, w20, sxtw]
  402960:	b	4028f0 <ferror@plt+0xd00>
  402964:	nop
  402968:	stp	x29, x30, [sp, #-64]!
  40296c:	mov	x29, sp
  402970:	stp	x19, x20, [sp, #16]
  402974:	adrp	x19, 46a000 <stdin@@GLIBC_2.17+0x3300>
  402978:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  40297c:	ldr	w2, [x19, #3140]
  402980:	ldr	w1, [x20, #2592]
  402984:	add	w2, w2, #0x1
  402988:	str	w2, [x19, #3140]
  40298c:	stp	x21, x22, [sp, #32]
  402990:	cmp	w2, w1
  402994:	stp	x23, x24, [sp, #48]
  402998:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  40299c:	ldr	x3, [x23, #2520]
  4029a0:	b.ge	402a18 <ferror@plt+0xe28>  // b.tcont
  4029a4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4029a8:	adrp	x22, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4029ac:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4029b0:	ldr	x1, [x0, #688]
  4029b4:	cmp	w2, #0x1
  4029b8:	sxtw	x5, w2
  4029bc:	sbfiz	x2, x2, #2, #32
  4029c0:	ldr	x0, [x22, #664]
  4029c4:	b.eq	402a10 <ferror@plt+0xe20>  // b.none
  4029c8:	sub	x2, x2, #0x4
  4029cc:	ldr	w4, [x3, x2]
  4029d0:	ldr	w2, [x0, x2]
  4029d4:	add	w2, w4, w2
  4029d8:	str	w2, [x3, x5, lsl #2]
  4029dc:	ldrsw	x2, [x19, #3140]
  4029e0:	lsl	x2, x2, #2
  4029e4:	str	wzr, [x0, x2]
  4029e8:	ldr	x0, [x21, #2752]
  4029ec:	ldrsw	x2, [x19, #3140]
  4029f0:	ldp	x21, x22, [sp, #32]
  4029f4:	ldp	x23, x24, [sp, #48]
  4029f8:	str	wzr, [x0, x2, lsl #2]
  4029fc:	ldr	w0, [x19, #3140]
  402a00:	ldp	x19, x20, [sp, #16]
  402a04:	strb	wzr, [x1, w0, sxtw]
  402a08:	ldp	x29, x30, [sp], #64
  402a0c:	ret
  402a10:	str	wzr, [x3, #4]
  402a14:	b	4029e4 <ferror@plt+0xdf4>
  402a18:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  402a1c:	adrp	x22, 46c000 <stdin@@GLIBC_2.17+0x5300>
  402a20:	add	w1, w1, #0x64
  402a24:	mov	x0, x3
  402a28:	ldr	w4, [x5, #4032]
  402a2c:	mov	x2, #0x4                   	// #4
  402a30:	str	w1, [x20, #2592]
  402a34:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  402a38:	add	w4, w4, #0x1
  402a3c:	str	w4, [x5, #4032]
  402a40:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  402a44:	bl	412ab0 <ferror@plt+0x10ec0>
  402a48:	mov	x2, x0
  402a4c:	ldr	w1, [x20, #2592]
  402a50:	ldr	x0, [x22, #664]
  402a54:	str	x2, [x23, #2520]
  402a58:	mov	x2, #0x4                   	// #4
  402a5c:	bl	412ab0 <ferror@plt+0x10ec0>
  402a60:	mov	x3, x0
  402a64:	ldr	w1, [x20, #2592]
  402a68:	mov	x2, #0x4                   	// #4
  402a6c:	ldr	x0, [x21, #2752]
  402a70:	str	x3, [x22, #664]
  402a74:	bl	412ab0 <ferror@plt+0x10ec0>
  402a78:	mov	x3, x0
  402a7c:	ldr	w1, [x20, #2592]
  402a80:	mov	x2, #0x1                   	// #1
  402a84:	ldr	x0, [x24, #688]
  402a88:	str	x3, [x21, #2752]
  402a8c:	bl	412ab0 <ferror@plt+0x10ec0>
  402a90:	mov	x1, x0
  402a94:	ldr	x3, [x23, #2520]
  402a98:	str	x0, [x24, #688]
  402a9c:	ldr	w2, [x19, #3140]
  402aa0:	b	4029b4 <ferror@plt+0xdc4>
  402aa4:	nop
  402aa8:	stp	x29, x30, [sp, #-96]!
  402aac:	mov	x29, sp
  402ab0:	stp	x19, x20, [sp, #16]
  402ab4:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  402ab8:	stp	x21, x22, [sp, #32]
  402abc:	mov	w21, w0
  402ac0:	mov	w22, w1
  402ac4:	str	x27, [sp, #80]
  402ac8:	bl	402968 <ferror@plt+0xd78>
  402acc:	ldr	w6, [x20, #3120]
  402ad0:	mov	w27, w0
  402ad4:	cmp	w6, #0x0
  402ad8:	b.le	402be4 <ferror@plt+0xff4>
  402adc:	sbfiz	x21, x21, #2, #32
  402ae0:	sbfiz	x22, x22, #2, #32
  402ae4:	add	x20, x20, #0xc30
  402ae8:	stp	x23, x24, [sp, #48]
  402aec:	adrp	x24, 468000 <stdin@@GLIBC_2.17+0x1300>
  402af0:	add	x24, x24, #0x9d8
  402af4:	stp	x25, x26, [sp, #64]
  402af8:	adrp	x25, 46c000 <stdin@@GLIBC_2.17+0x5300>
  402afc:	adrp	x26, 46a000 <stdin@@GLIBC_2.17+0x3300>
  402b00:	add	x25, x25, #0x298
  402b04:	add	x26, x26, #0xac0
  402b08:	mov	w19, #0x0                   	// #0
  402b0c:	adrp	x23, 46a000 <stdin@@GLIBC_2.17+0x3300>
  402b10:	ldr	x5, [x25]
  402b14:	ldr	x4, [x24]
  402b18:	ldr	w2, [x5, x21]
  402b1c:	ldr	w1, [x4, x21]
  402b20:	cmp	w2, #0x0
  402b24:	b.le	402bfc <ferror@plt+0x100c>
  402b28:	ldr	x3, [x23, #3128]
  402b2c:	sxtw	x1, w1
  402b30:	sub	w2, w2, #0x1
  402b34:	add	x0, x3, #0x1
  402b38:	add	x2, x2, x1
  402b3c:	add	x3, x3, x1
  402b40:	add	x2, x2, x0
  402b44:	b	402b50 <ferror@plt+0xf60>
  402b48:	cmp	x2, x3
  402b4c:	b.eq	402bfc <ferror@plt+0x100c>  // b.none
  402b50:	ldrb	w0, [x3]
  402b54:	add	x3, x3, #0x1
  402b58:	cmp	w19, w0
  402b5c:	b.ne	402b48 <ferror@plt+0xf58>  // b.any
  402b60:	ldr	x3, [x26]
  402b64:	ldr	w0, [x3, x21]
  402b68:	cmp	w0, #0x0
  402b6c:	cset	w0, eq  // eq = none
  402b70:	cbz	w0, 402bd0 <ferror@plt+0xfe0>
  402b74:	ldr	w1, [x5, x22]
  402b78:	ldr	w0, [x4, x22]
  402b7c:	cmp	w1, #0x0
  402b80:	b.le	402c10 <ferror@plt+0x1020>
  402b84:	ldr	x2, [x23, #3128]
  402b88:	sxtw	x0, w0
  402b8c:	sub	w1, w1, #0x1
  402b90:	add	x4, x2, #0x1
  402b94:	add	x1, x1, x0
  402b98:	add	x2, x2, x0
  402b9c:	add	x1, x1, x4
  402ba0:	b	402bac <ferror@plt+0xfbc>
  402ba4:	cmp	x1, x2
  402ba8:	b.eq	402c10 <ferror@plt+0x1020>  // b.none
  402bac:	ldrb	w0, [x2]
  402bb0:	add	x2, x2, #0x1
  402bb4:	cmp	w19, w0
  402bb8:	b.ne	402ba4 <ferror@plt+0xfb4>  // b.any
  402bbc:	ldr	w0, [x3, x22]
  402bc0:	cmp	w0, #0x0
  402bc4:	cset	w0, eq  // eq = none
  402bc8:	cbz	w0, 402c20 <ferror@plt+0x1030>
  402bcc:	nop
  402bd0:	add	w19, w19, #0x1
  402bd4:	cmp	w19, w6
  402bd8:	b.lt	402b10 <ferror@plt+0xf20>  // b.tstop
  402bdc:	ldp	x23, x24, [sp, #48]
  402be0:	ldp	x25, x26, [sp, #64]
  402be4:	mov	w0, w27
  402be8:	ldp	x19, x20, [sp, #16]
  402bec:	ldp	x21, x22, [sp, #32]
  402bf0:	ldr	x27, [sp, #80]
  402bf4:	ldp	x29, x30, [sp], #96
  402bf8:	ret
  402bfc:	ldr	x3, [x26]
  402c00:	ldr	w0, [x3, x21]
  402c04:	cmp	w0, #0x0
  402c08:	cset	w0, ne  // ne = any
  402c0c:	b	402b70 <ferror@plt+0xf80>
  402c10:	ldr	w0, [x3, x22]
  402c14:	cmp	w0, #0x0
  402c18:	cset	w0, ne  // ne = any
  402c1c:	cbnz	w0, 402bd0 <ferror@plt+0xfe0>
  402c20:	mov	w1, w19
  402c24:	mov	w0, w27
  402c28:	bl	402818 <ferror@plt+0xc28>
  402c2c:	ldr	w6, [x20]
  402c30:	b	402bd0 <ferror@plt+0xfe0>
  402c34:	nop
  402c38:	stp	x29, x30, [sp, #-80]!
  402c3c:	mov	x29, sp
  402c40:	stp	x19, x20, [sp, #16]
  402c44:	adrp	x20, 46c000 <stdin@@GLIBC_2.17+0x5300>
  402c48:	mov	w19, w0
  402c4c:	stp	x21, x22, [sp, #32]
  402c50:	stp	x23, x24, [sp, #48]
  402c54:	mov	w24, w1
  402c58:	bl	402968 <ferror@plt+0xd78>
  402c5c:	ldr	x1, [x20, #664]
  402c60:	mov	w23, w0
  402c64:	ldr	w0, [x1, w19, sxtw #2]
  402c68:	cmp	w0, #0x0
  402c6c:	b.le	402cc4 <ferror@plt+0x10d4>
  402c70:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  402c74:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  402c78:	add	x20, x20, #0x298
  402c7c:	add	x22, x22, #0x9d8
  402c80:	add	x21, x21, #0xc38
  402c84:	str	x25, [sp, #64]
  402c88:	sbfiz	x25, x19, #2, #32
  402c8c:	mov	w19, #0x0                   	// #0
  402c90:	ldr	x2, [x22]
  402c94:	mov	w0, w23
  402c98:	ldr	x1, [x21]
  402c9c:	ldr	w2, [x2, x25]
  402ca0:	add	w2, w19, w2
  402ca4:	add	w19, w19, #0x1
  402ca8:	ldrb	w1, [x1, w2, sxtw]
  402cac:	bl	402818 <ferror@plt+0xc28>
  402cb0:	ldr	x1, [x20]
  402cb4:	ldr	w0, [x1, x25]
  402cb8:	cmp	w0, w19
  402cbc:	b.gt	402c90 <ferror@plt+0x10a0>
  402cc0:	ldr	x25, [sp, #64]
  402cc4:	ldr	w0, [x1, w24, sxtw #2]
  402cc8:	sbfiz	x24, x24, #2, #32
  402ccc:	cmp	w0, #0x0
  402cd0:	b.le	402d20 <ferror@plt+0x1130>
  402cd4:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  402cd8:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  402cdc:	adrp	x20, 46c000 <stdin@@GLIBC_2.17+0x5300>
  402ce0:	add	x22, x22, #0x9d8
  402ce4:	add	x21, x21, #0xc38
  402ce8:	add	x20, x20, #0x298
  402cec:	mov	w19, #0x0                   	// #0
  402cf0:	ldr	x1, [x22]
  402cf4:	mov	w0, w23
  402cf8:	ldr	x2, [x21]
  402cfc:	ldr	w1, [x1, x24]
  402d00:	add	w1, w19, w1
  402d04:	add	w19, w19, #0x1
  402d08:	ldrb	w1, [x2, w1, sxtw]
  402d0c:	bl	402818 <ferror@plt+0xc28>
  402d10:	ldr	x0, [x20]
  402d14:	ldr	w0, [x0, x24]
  402d18:	cmp	w0, w19
  402d1c:	b.gt	402cf0 <ferror@plt+0x1100>
  402d20:	mov	w0, w23
  402d24:	ldp	x19, x20, [sp, #16]
  402d28:	ldp	x21, x22, [sp, #32]
  402d2c:	ldp	x23, x24, [sp, #48]
  402d30:	ldp	x29, x30, [sp], #80
  402d34:	ret
  402d38:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  402d3c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  402d40:	mov	w4, #0x1                   	// #1
  402d44:	ldr	x2, [x2, #688]
  402d48:	ldr	x3, [x1, #2752]
  402d4c:	ldrb	w1, [x2, w0, sxtw]
  402d50:	str	w4, [x3, w0, sxtw #2]
  402d54:	eor	w1, w1, w4
  402d58:	strb	w1, [x2, w0, sxtw]
  402d5c:	ret
  402d60:	stp	x29, x30, [sp, #-80]!
  402d64:	mov	x29, sp
  402d68:	stp	x21, x22, [sp, #32]
  402d6c:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  402d70:	stp	x23, x24, [sp, #48]
  402d74:	mov	x23, x1
  402d78:	mov	x1, x0
  402d7c:	str	x25, [sp, #64]
  402d80:	mov	x25, x0
  402d84:	mov	w0, #0x5b                  	// #91
  402d88:	bl	401800 <putc@plt>
  402d8c:	ldr	w1, [x21, #3120]
  402d90:	cmp	w1, #0x0
  402d94:	b.le	402e3c <ferror@plt+0x124c>
  402d98:	adrp	x22, 425000 <ferror@plt+0x23410>
  402d9c:	sub	x24, x23, #0x4
  402da0:	add	x22, x22, #0xeb8
  402da4:	stp	x19, x20, [sp, #16]
  402da8:	mov	w19, #0x0                   	// #0
  402dac:	b	402dbc <ferror@plt+0x11cc>
  402db0:	add	w19, w19, #0x1
  402db4:	cmp	w19, w1
  402db8:	b.ge	402e38 <ferror@plt+0x1248>  // b.tcont
  402dbc:	ldr	w2, [x23, w19, sxtw #2]
  402dc0:	cbz	w2, 402db0 <ferror@plt+0x11c0>
  402dc4:	mov	x1, x25
  402dc8:	mov	w0, #0x20                  	// #32
  402dcc:	bl	401800 <putc@plt>
  402dd0:	mov	w0, w19
  402dd4:	bl	4129e0 <ferror@plt+0x10df0>
  402dd8:	mov	x1, x25
  402ddc:	bl	4017a0 <fputs@plt>
  402de0:	add	w2, w19, #0x1
  402de4:	ldr	w4, [x21, #3120]
  402de8:	sxtw	x2, w2
  402dec:	b	402df8 <ferror@plt+0x1208>
  402df0:	ldr	w3, [x24, x2, lsl #2]
  402df4:	cbz	w3, 402e0c <ferror@plt+0x121c>
  402df8:	cmp	w4, w2
  402dfc:	sub	w0, w2, #0x1
  402e00:	mov	w20, w2
  402e04:	add	x2, x2, #0x1
  402e08:	b.gt	402df0 <ferror@plt+0x1200>
  402e0c:	cmp	w19, w0
  402e10:	b.lt	402e58 <ferror@plt+0x1268>  // b.tstop
  402e14:	mov	x1, x25
  402e18:	mov	w0, #0x20                  	// #32
  402e1c:	bl	401800 <putc@plt>
  402e20:	mov	w19, w20
  402e24:	ldr	w1, [x21, #3120]
  402e28:	add	w19, w19, #0x1
  402e2c:	cmp	w19, w1
  402e30:	b.lt	402dbc <ferror@plt+0x11cc>  // b.tstop
  402e34:	nop
  402e38:	ldp	x19, x20, [sp, #16]
  402e3c:	mov	x1, x25
  402e40:	ldp	x21, x22, [sp, #32]
  402e44:	mov	w0, #0x5d                  	// #93
  402e48:	ldp	x23, x24, [sp, #48]
  402e4c:	ldr	x25, [sp, #64]
  402e50:	ldp	x29, x30, [sp], #80
  402e54:	b	401800 <putc@plt>
  402e58:	bl	4129e0 <ferror@plt+0x10df0>
  402e5c:	mov	x2, x0
  402e60:	mov	x1, x22
  402e64:	mov	x0, x25
  402e68:	bl	401bc0 <fprintf@plt>
  402e6c:	b	402e14 <ferror@plt+0x1224>
  402e70:	stp	x29, x30, [sp, #-64]!
  402e74:	mov	x29, sp
  402e78:	stp	x21, x22, [sp, #32]
  402e7c:	mov	w22, w0
  402e80:	cmp	w22, w1
  402e84:	str	w0, [sp, #60]
  402e88:	b.gt	402f38 <ferror@plt+0x1348>
  402e8c:	stp	x19, x20, [sp, #16]
  402e90:	mov	w20, w1
  402e94:	sxtw	x19, w22
  402e98:	bl	401a00 <__ctype_b_loc@plt>
  402e9c:	ldr	x21, [x0]
  402ea0:	b	402ed0 <ferror@plt+0x12e0>
  402ea4:	cmp	w1, #0x17f
  402ea8:	b.hi	402eb8 <ferror@plt+0x12c8>  // b.pmore
  402eac:	bl	401850 <__ctype_tolower_loc@plt>
  402eb0:	ldr	x0, [x0]
  402eb4:	ldr	w0, [x0, x19, lsl #2]
  402eb8:	cmp	w22, w0
  402ebc:	ccmp	w20, w0, #0x1, le
  402ec0:	b.lt	402f10 <ferror@plt+0x1320>  // b.tstop
  402ec4:	add	x19, x19, #0x1
  402ec8:	cmp	w20, w19
  402ecc:	b.lt	402f24 <ferror@plt+0x1334>  // b.tstop
  402ed0:	ldrh	w2, [x21, x19, lsl #1]
  402ed4:	mov	w0, w19
  402ed8:	tst	w2, #0x300
  402edc:	b.eq	402ec4 <ferror@plt+0x12d4>  // b.none
  402ee0:	add	w1, w19, #0x80
  402ee4:	tbnz	w2, #8, 402ea4 <ferror@plt+0x12b4>
  402ee8:	add	w1, w19, #0x80
  402eec:	tbz	w2, #9, 402eb8 <ferror@plt+0x12c8>
  402ef0:	cmp	w1, #0x17f
  402ef4:	b.hi	402eb8 <ferror@plt+0x12c8>  // b.pmore
  402ef8:	bl	401960 <__ctype_toupper_loc@plt>
  402efc:	ldr	x0, [x0]
  402f00:	ldr	w0, [x0, x19, lsl #2]
  402f04:	cmp	w22, w0
  402f08:	ccmp	w20, w0, #0x1, le
  402f0c:	b.ge	402ec4 <ferror@plt+0x12d4>  // b.tcont
  402f10:	mov	w0, #0x0                   	// #0
  402f14:	ldp	x19, x20, [sp, #16]
  402f18:	ldp	x21, x22, [sp, #32]
  402f1c:	ldp	x29, x30, [sp], #64
  402f20:	ret
  402f24:	ldp	x19, x20, [sp, #16]
  402f28:	mov	w0, #0x1                   	// #1
  402f2c:	ldp	x21, x22, [sp, #32]
  402f30:	ldp	x29, x30, [sp], #64
  402f34:	ret
  402f38:	mov	w0, #0x1                   	// #1
  402f3c:	b	402f2c <ferror@plt+0x133c>
  402f40:	stp	x29, x30, [sp, #-32]!
  402f44:	mov	x29, sp
  402f48:	stp	x19, x20, [sp, #16]
  402f4c:	sxtw	x20, w0
  402f50:	bl	401a00 <__ctype_b_loc@plt>
  402f54:	ldr	x0, [x0]
  402f58:	ldrh	w1, [x0, w20, sxtw #1]
  402f5c:	tbz	w1, #8, 402f88 <ferror@plt+0x1398>
  402f60:	add	w1, w20, #0x80
  402f64:	mov	w0, w20
  402f68:	cmp	w1, #0x17f
  402f6c:	b.hi	402f7c <ferror@plt+0x138c>  // b.pmore
  402f70:	bl	401850 <__ctype_tolower_loc@plt>
  402f74:	ldr	x0, [x0]
  402f78:	ldr	w0, [x0, x20, lsl #2]
  402f7c:	ldp	x19, x20, [sp, #16]
  402f80:	ldp	x29, x30, [sp], #32
  402f84:	ret
  402f88:	mov	w0, w20
  402f8c:	tbz	w1, #9, 402f7c <ferror@plt+0x138c>
  402f90:	add	w1, w20, #0x80
  402f94:	cmp	w1, #0x17f
  402f98:	b.hi	402f7c <ferror@plt+0x138c>  // b.pmore
  402f9c:	bl	401960 <__ctype_toupper_loc@plt>
  402fa0:	ldr	x0, [x0]
  402fa4:	ldr	w0, [x0, x20, lsl #2]
  402fa8:	b	402f7c <ferror@plt+0x138c>
  402fac:	nop
  402fb0:	stp	x29, x30, [sp, #-32]!
  402fb4:	mov	x29, sp
  402fb8:	str	x19, [sp, #16]
  402fbc:	mov	w19, w0
  402fc0:	bl	401a00 <__ctype_b_loc@plt>
  402fc4:	ldr	x0, [x0]
  402fc8:	ldrh	w0, [x0, w19, sxtw #1]
  402fcc:	ldr	x19, [sp, #16]
  402fd0:	tst	w0, #0x300
  402fd4:	cset	w0, ne  // ne = any
  402fd8:	ldp	x29, x30, [sp], #32
  402fdc:	ret
  402fe0:	cmp	w1, #0x0
  402fe4:	b.le	4030dc <ferror@plt+0x14ec>
  402fe8:	adrp	x7, 468000 <stdin@@GLIBC_2.17+0x1300>
  402fec:	adrp	x6, 46b000 <stdin@@GLIBC_2.17+0x4300>
  402ff0:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  402ff4:	mov	x4, #0x1                   	// #1
  402ff8:	ldr	x7, [x7, #2568]
  402ffc:	ldr	x9, [x6, #1424]
  403000:	ldr	x8, [x5, #2872]
  403004:	nop
  403008:	ldrsw	x6, [x0, x4, lsl #2]
  40300c:	ldr	w5, [x7, x6, lsl #2]
  403010:	cmp	w5, #0x1
  403014:	b.eq	4030c0 <ferror@plt+0x14d0>  // b.none
  403018:	stp	x29, x30, [sp, #-32]!
  40301c:	mov	x29, sp
  403020:	ldrsw	x6, [x9, x6, lsl #2]
  403024:	str	x19, [sp, #16]
  403028:	lsl	x19, x6, #2
  40302c:	ldr	w6, [x8, x6, lsl #2]
  403030:	cmp	w6, #0x1
  403034:	ccmp	w5, #0x2, #0x0, eq  // eq = none
  403038:	b.eq	403070 <ferror@plt+0x1480>  // b.none
  40303c:	add	x4, x4, #0x1
  403040:	cmp	w1, w4
  403044:	b.lt	4030d0 <ferror@plt+0x14e0>  // b.tstop
  403048:	ldrsw	x6, [x0, x4, lsl #2]
  40304c:	ldr	w5, [x7, x6, lsl #2]
  403050:	cmp	w5, #0x1
  403054:	b.eq	40303c <ferror@plt+0x144c>  // b.none
  403058:	ldrsw	x6, [x9, x6, lsl #2]
  40305c:	lsl	x19, x6, #2
  403060:	ldr	w6, [x8, x6, lsl #2]
  403064:	cmp	w6, #0x1
  403068:	ccmp	w5, #0x2, #0x0, eq  // eq = none
  40306c:	b.ne	40303c <ferror@plt+0x144c>  // b.any
  403070:	cmp	w3, #0x0
  403074:	b.le	40303c <ferror@plt+0x144c>
  403078:	mov	x5, #0x1                   	// #1
  40307c:	b	403088 <ferror@plt+0x1498>
  403080:	cmp	w3, w5
  403084:	b.lt	40303c <ferror@plt+0x144c>  // b.tstop
  403088:	ldr	w6, [x2, x5, lsl #2]
  40308c:	add	x5, x5, #0x1
  403090:	tbz	w6, #14, 403080 <ferror@plt+0x1490>
  403094:	mov	w2, #0x5                   	// #5
  403098:	adrp	x1, 425000 <ferror@plt+0x23410>
  40309c:	mov	x0, #0x0                   	// #0
  4030a0:	add	x1, x1, #0xec0
  4030a4:	bl	401ae0 <dcgettext@plt>
  4030a8:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4030ac:	ldr	x1, [x1, #720]
  4030b0:	ldr	w1, [x1, x19]
  4030b4:	ldr	x19, [sp, #16]
  4030b8:	ldp	x29, x30, [sp], #32
  4030bc:	b	417af8 <ferror@plt+0x15f08>
  4030c0:	add	x4, x4, #0x1
  4030c4:	cmp	w1, w4
  4030c8:	b.ge	403008 <ferror@plt+0x1418>  // b.tcont
  4030cc:	ret
  4030d0:	ldr	x19, [sp, #16]
  4030d4:	ldp	x29, x30, [sp], #32
  4030d8:	ret
  4030dc:	ret
  4030e0:	stp	x29, x30, [sp, #-480]!
  4030e4:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  4030e8:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4030ec:	mov	x29, sp
  4030f0:	ldr	x3, [x3, #2504]
  4030f4:	sxtw	x1, w1
  4030f8:	ldr	x2, [x2, #4016]
  4030fc:	stp	x21, x22, [sp, #32]
  403100:	mov	x22, x0
  403104:	ldr	w0, [x3, x1, lsl #2]
  403108:	ldr	x6, [x2, x1, lsl #3]
  40310c:	cmp	w0, #0x0
  403110:	b.le	403264 <ferror@plt+0x1674>
  403114:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  403118:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40311c:	stp	x19, x20, [sp, #16]
  403120:	add	x20, sp, #0x48
  403124:	add	x9, x20, #0x4
  403128:	ldr	x8, [x2, #720]
  40312c:	mov	x5, #0x1                   	// #1
  403130:	ldr	x7, [x1, #1424]
  403134:	mov	w21, #0x0                   	// #0
  403138:	str	x23, [sp, #48]
  40313c:	nop
  403140:	ldrsw	x1, [x6, x5, lsl #2]
  403144:	ldrsw	x1, [x7, x1, lsl #2]
  403148:	ldr	w4, [x8, x1, lsl #2]
  40314c:	cbz	w21, 403220 <ferror@plt+0x1630>
  403150:	sub	w3, w21, #0x1
  403154:	mov	x1, x20
  403158:	add	x3, x9, w3, uxtw #2
  40315c:	b	403168 <ferror@plt+0x1578>
  403160:	cmp	x3, x1
  403164:	b.eq	403218 <ferror@plt+0x1628>  // b.none
  403168:	ldr	w2, [x1, #4]
  40316c:	add	x1, x1, #0x4
  403170:	cmp	w2, w4
  403174:	b.ne	403160 <ferror@plt+0x1570>  // b.any
  403178:	add	x5, x5, #0x1
  40317c:	cmp	w0, w5
  403180:	b.ge	403140 <ferror@plt+0x1550>  // b.tcont
  403184:	adrp	x3, 411000 <ferror@plt+0xf410>
  403188:	add	x3, x3, #0xad8
  40318c:	sxtw	x1, w21
  403190:	mov	x2, #0x4                   	// #4
  403194:	adrp	x23, 425000 <ferror@plt+0x23410>
  403198:	add	x0, x20, x2
  40319c:	add	w21, w21, #0x1
  4031a0:	bl	401830 <qsort@plt>
  4031a4:	add	x23, x23, #0xee0
  4031a8:	mov	w2, #0x5                   	// #5
  4031ac:	mov	w19, #0x1                   	// #1
  4031b0:	adrp	x1, 425000 <ferror@plt+0x23410>
  4031b4:	mov	x0, #0x0                   	// #0
  4031b8:	add	x1, x1, #0xee8
  4031bc:	bl	401ae0 <dcgettext@plt>
  4031c0:	mov	x1, x0
  4031c4:	mov	x0, x22
  4031c8:	bl	401bc0 <fprintf@plt>
  4031cc:	nop
  4031d0:	and	w2, w19, #0x7
  4031d4:	mov	x1, x23
  4031d8:	mov	x0, x22
  4031dc:	cmp	w2, #0x1
  4031e0:	b.eq	403238 <ferror@plt+0x1648>  // b.none
  4031e4:	ldr	w2, [x20, #4]!
  4031e8:	add	w19, w19, #0x1
  4031ec:	bl	401bc0 <fprintf@plt>
  4031f0:	cmp	w19, w21
  4031f4:	b.ne	4031d0 <ferror@plt+0x15e0>  // b.any
  4031f8:	mov	x1, x22
  4031fc:	mov	w0, #0xa                   	// #10
  403200:	ldp	x19, x20, [sp, #16]
  403204:	ldr	x23, [sp, #48]
  403208:	bl	401800 <putc@plt>
  40320c:	ldp	x21, x22, [sp, #32]
  403210:	ldp	x29, x30, [sp], #480
  403214:	ret
  403218:	cmp	w21, #0x64
  40321c:	b.eq	403178 <ferror@plt+0x1588>  // b.none
  403220:	add	w21, w21, #0x1
  403224:	add	x5, x5, #0x1
  403228:	cmp	w0, w5
  40322c:	str	w4, [x20, w21, sxtw #2]
  403230:	b.ge	403140 <ferror@plt+0x1550>  // b.tcont
  403234:	b	403184 <ferror@plt+0x1594>
  403238:	mov	x1, x22
  40323c:	mov	w0, #0xa                   	// #10
  403240:	bl	401800 <putc@plt>
  403244:	add	w19, w19, #0x1
  403248:	ldr	w2, [x20, #4]!
  40324c:	mov	x1, x23
  403250:	mov	x0, x22
  403254:	bl	401bc0 <fprintf@plt>
  403258:	cmp	w19, w21
  40325c:	b.ne	4031d0 <ferror@plt+0x15e0>  // b.any
  403260:	b	4031f8 <ferror@plt+0x1608>
  403264:	adrp	x3, 411000 <ferror@plt+0xf410>
  403268:	add	x3, x3, #0xad8
  40326c:	add	x0, sp, #0x4c
  403270:	mov	x2, #0x4                   	// #4
  403274:	mov	x1, #0x0                   	// #0
  403278:	bl	401830 <qsort@plt>
  40327c:	mov	w2, #0x5                   	// #5
  403280:	adrp	x1, 425000 <ferror@plt+0x23410>
  403284:	mov	x0, #0x0                   	// #0
  403288:	add	x1, x1, #0xee8
  40328c:	bl	401ae0 <dcgettext@plt>
  403290:	mov	x1, x0
  403294:	mov	x0, x22
  403298:	bl	401bc0 <fprintf@plt>
  40329c:	mov	x1, x22
  4032a0:	mov	w0, #0xa                   	// #10
  4032a4:	bl	401800 <putc@plt>
  4032a8:	ldp	x21, x22, [sp, #32]
  4032ac:	ldp	x29, x30, [sp], #480
  4032b0:	ret
  4032b4:	nop
  4032b8:	sub	sp, sp, #0x430
  4032bc:	stp	x29, x30, [sp]
  4032c0:	mov	x29, sp
  4032c4:	str	x21, [sp, #32]
  4032c8:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4032cc:	stp	x19, x20, [sp, #16]
  4032d0:	mov	x20, x0
  4032d4:	ldr	w5, [x21, #3120]
  4032d8:	add	x19, sp, #0x30
  4032dc:	cmp	w5, #0x0
  4032e0:	b.le	403324 <ferror@plt+0x1734>
  4032e4:	sub	w5, w5, #0x1
  4032e8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4032ec:	add	x5, x5, #0x2
  4032f0:	add	x0, x0, #0xadc
  4032f4:	add	x19, sp, #0x30
  4032f8:	mov	x3, #0x1                   	// #1
  4032fc:	nop
  403300:	ldr	w2, [x0, x3, lsl #2]
  403304:	add	x4, x19, x3, lsl #2
  403308:	add	x3, x3, #0x1
  40330c:	cmp	w2, #0x0
  403310:	cneg	w2, w2, lt  // lt = tstop
  403314:	cmp	x3, x5
  403318:	ldr	w2, [x1, w2, sxtw #2]
  40331c:	stur	w2, [x4, #-4]
  403320:	b.ne	403300 <ferror@plt+0x1710>  // b.any
  403324:	mov	w2, #0x5                   	// #5
  403328:	adrp	x1, 425000 <ferror@plt+0x23410>
  40332c:	mov	x0, #0x0                   	// #0
  403330:	add	x1, x1, #0xf08
  403334:	bl	401ae0 <dcgettext@plt>
  403338:	mov	x1, x0
  40333c:	mov	x0, x20
  403340:	bl	401bc0 <fprintf@plt>
  403344:	mov	x1, x19
  403348:	mov	x0, x20
  40334c:	bl	402d60 <ferror@plt+0x1170>
  403350:	ldr	w2, [x21, #3120]
  403354:	cmp	w2, #0x0
  403358:	b.le	4033f0 <ferror@plt+0x1800>
  40335c:	sub	w0, w2, #0x1
  403360:	cmp	w0, #0x2
  403364:	b.ls	40343c <ferror@plt+0x184c>  // b.plast
  403368:	lsr	w0, w2, #2
  40336c:	mov	x1, x19
  403370:	movi	v1.4s, #0x1
  403374:	add	x0, x19, x0, lsl #4
  403378:	ldr	q0, [x1]
  40337c:	cmeq	v0.4s, v0.4s, #0
  403380:	and	v0.16b, v1.16b, v0.16b
  403384:	str	q0, [x1], #16
  403388:	cmp	x1, x0
  40338c:	b.ne	403378 <ferror@plt+0x1788>  // b.any
  403390:	tst	x2, #0x3
  403394:	and	w0, w2, #0xfffffffc
  403398:	b.eq	4033f0 <ferror@plt+0x1800>  // b.none
  40339c:	sxtw	x3, w0
  4033a0:	add	w1, w0, #0x1
  4033a4:	ldr	w4, [x19, x3, lsl #2]
  4033a8:	cmp	w4, #0x0
  4033ac:	cset	w4, eq  // eq = none
  4033b0:	str	w4, [x19, x3, lsl #2]
  4033b4:	cmp	w2, w1
  4033b8:	b.le	4033f0 <ferror@plt+0x1800>
  4033bc:	sxtw	x1, w1
  4033c0:	add	w0, w0, #0x2
  4033c4:	ldr	w3, [x19, x1, lsl #2]
  4033c8:	cmp	w3, #0x0
  4033cc:	cset	w3, eq  // eq = none
  4033d0:	str	w3, [x19, x1, lsl #2]
  4033d4:	cmp	w2, w0
  4033d8:	b.le	4033f0 <ferror@plt+0x1800>
  4033dc:	sxtw	x0, w0
  4033e0:	ldr	w1, [x19, x0, lsl #2]
  4033e4:	cmp	w1, #0x0
  4033e8:	cset	w1, eq  // eq = none
  4033ec:	str	w1, [x19, x0, lsl #2]
  4033f0:	mov	w2, #0x5                   	// #5
  4033f4:	adrp	x1, 425000 <ferror@plt+0x23410>
  4033f8:	mov	x0, #0x0                   	// #0
  4033fc:	add	x1, x1, #0xf20
  403400:	bl	401ae0 <dcgettext@plt>
  403404:	mov	x1, x0
  403408:	mov	x0, x20
  40340c:	bl	401bc0 <fprintf@plt>
  403410:	mov	x1, x19
  403414:	mov	x0, x20
  403418:	bl	402d60 <ferror@plt+0x1170>
  40341c:	mov	x1, x20
  403420:	mov	w0, #0xa                   	// #10
  403424:	bl	401800 <putc@plt>
  403428:	ldp	x29, x30, [sp]
  40342c:	ldp	x19, x20, [sp, #16]
  403430:	ldr	x21, [sp, #32]
  403434:	add	sp, sp, #0x430
  403438:	ret
  40343c:	mov	w0, #0x0                   	// #0
  403440:	b	40339c <ferror@plt+0x17ac>
  403444:	nop
  403448:	stp	x29, x30, [sp, #-48]!
  40344c:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  403450:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403454:	mov	x29, sp
  403458:	stp	x19, x20, [sp, #16]
  40345c:	mov	w19, w0
  403460:	ldr	w0, [x3, #2864]
  403464:	mov	x20, x1
  403468:	ldr	x1, [x2, #3432]
  40346c:	cbnz	w0, 4034a4 <ferror@plt+0x18b4>
  403470:	sbfiz	x4, x19, #3, #32
  403474:	ldr	w0, [x1, x4]
  403478:	cbnz	w0, 403498 <ferror@plt+0x18a8>
  40347c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403480:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403484:	ldr	w0, [x1, #3204]
  403488:	ldr	w2, [x2, #696]
  40348c:	add	w0, w0, #0x1
  403490:	str	w0, [x1, #3204]
  403494:	cbnz	w2, 4034bc <ferror@plt+0x18cc>
  403498:	ldp	x19, x20, [sp, #16]
  40349c:	ldp	x29, x30, [sp], #48
  4034a0:	ret
  4034a4:	sxtw	x3, w19
  4034a8:	ldr	x0, [x1, x3, lsl #3]
  4034ac:	cbz	x0, 40347c <ferror@plt+0x188c>
  4034b0:	ldp	x19, x20, [sp, #16]
  4034b4:	ldp	x29, x30, [sp], #48
  4034b8:	ret
  4034bc:	stp	x21, x22, [sp, #32]
  4034c0:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4034c4:	mov	w2, #0x5                   	// #5
  4034c8:	ldr	x22, [x21, #720]
  4034cc:	adrp	x1, 425000 <ferror@plt+0x23410>
  4034d0:	mov	x0, #0x0                   	// #0
  4034d4:	add	x1, x1, #0xf38
  4034d8:	bl	401ae0 <dcgettext@plt>
  4034dc:	mov	x1, x0
  4034e0:	mov	w2, w19
  4034e4:	mov	x0, x22
  4034e8:	bl	401bc0 <fprintf@plt>
  4034ec:	ldr	x0, [x21, #720]
  4034f0:	mov	w1, w19
  4034f4:	bl	4030e0 <ferror@plt+0x14f0>
  4034f8:	ldr	x0, [x21, #720]
  4034fc:	mov	x1, x20
  403500:	bl	4032b8 <ferror@plt+0x16c8>
  403504:	ldr	x1, [x21, #720]
  403508:	mov	w0, #0xa                   	// #10
  40350c:	ldp	x19, x20, [sp, #16]
  403510:	ldp	x21, x22, [sp, #32]
  403514:	ldp	x29, x30, [sp], #48
  403518:	b	401800 <putc@plt>
  40351c:	nop
  403520:	stp	x29, x30, [sp, #-160]!
  403524:	mov	x29, sp
  403528:	stp	x19, x20, [sp, #16]
  40352c:	adrp	x20, 466000 <ferror@plt+0x64410>
  403530:	stp	x21, x22, [sp, #32]
  403534:	ldr	w22, [x1]
  403538:	stp	x1, x3, [sp, #136]
  40353c:	ldr	w1, [x20, #3344]
  403540:	stp	x23, x24, [sp, #48]
  403544:	add	x24, x20, #0xd10
  403548:	stp	x25, x26, [sp, #64]
  40354c:	mov	x25, x0
  403550:	str	x2, [sp, #104]
  403554:	str	x4, [sp, #152]
  403558:	cbz	w1, 403910 <ferror@plt+0x1d20>
  40355c:	cmp	w22, #0x0
  403560:	b.le	403934 <ferror@plt+0x1d44>
  403564:	sub	w8, w22, #0x1
  403568:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40356c:	add	x8, x8, #0x2
  403570:	adrp	x9, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403574:	adrp	x10, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403578:	add	x23, x9, #0xc88
  40357c:	ldr	x5, [x20, #3168]
  403580:	lsl	x8, x8, #2
  403584:	add	x10, x10, #0xd70
  403588:	mov	w26, #0x0                   	// #0
  40358c:	mov	w21, #0x0                   	// #0
  403590:	adrp	x11, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403594:	stp	x27, x28, [sp, #80]
  403598:	mov	x28, #0x4                   	// #4
  40359c:	mov	w27, #0x0                   	// #0
  4035a0:	b	4035e8 <ferror@plt+0x19f8>
  4035a4:	ldr	x0, [x24, #8]
  4035a8:	str	w19, [x0, w27, sxtw #2]
  4035ac:	ldr	x12, [x11, #672]
  4035b0:	add	w26, w26, w19
  4035b4:	ldr	w1, [x10]
  4035b8:	ldr	w0, [x2]
  4035bc:	add	w1, w1, #0x2
  4035c0:	sub	w0, w0, w1
  4035c4:	str	w0, [x2]
  4035c8:	ldr	w0, [x12, x7, lsl #2]
  4035cc:	cbz	w0, 4035dc <ferror@plt+0x19ec>
  4035d0:	ldr	x1, [sp, #104]
  4035d4:	add	w21, w21, #0x1
  4035d8:	str	w0, [x1, w21, sxtw #2]
  4035dc:	add	x28, x28, #0x4
  4035e0:	cmp	x8, x28
  4035e4:	b.eq	403674 <ferror@plt+0x1a84>  // b.none
  4035e8:	ldr	w19, [x25, x28]
  4035ec:	sxtw	x7, w19
  4035f0:	sbfiz	x12, x19, #2, #32
  4035f4:	add	x2, x5, x12
  4035f8:	ldr	w0, [x5, x7, lsl #2]
  4035fc:	tbnz	w0, #31, 4035dc <ferror@plt+0x19ec>
  403600:	ldr	w1, [x23]
  403604:	add	w27, w27, #0x1
  403608:	cmp	w1, w27
  40360c:	b.gt	4035a4 <ferror@plt+0x19b4>
  403610:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403614:	add	w1, w1, #0x2ee
  403618:	mov	x0, x25
  40361c:	mov	x2, #0x4                   	// #4
  403620:	ldr	w3, [x5, #4032]
  403624:	str	w1, [x23]
  403628:	add	w3, w3, #0x1
  40362c:	str	w3, [x5, #4032]
  403630:	stp	x12, x8, [sp, #112]
  403634:	str	x7, [sp, #128]
  403638:	bl	412ab0 <ferror@plt+0x10ec0>
  40363c:	ldr	w1, [x23]
  403640:	mov	x25, x0
  403644:	ldr	x0, [x24, #8]
  403648:	mov	x2, #0x4                   	// #4
  40364c:	bl	412ab0 <ferror@plt+0x10ec0>
  403650:	str	x0, [x24, #8]
  403654:	ldp	x12, x8, [sp, #112]
  403658:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40365c:	ldr	x5, [x20, #3168]
  403660:	add	x10, x1, #0xd70
  403664:	adrp	x11, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403668:	ldr	x7, [sp, #128]
  40366c:	add	x2, x5, x12
  403670:	b	4035a8 <ferror@plt+0x19b8>
  403674:	cbz	w27, 40384c <ferror@plt+0x1c5c>
  403678:	adrp	x7, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40367c:	adrp	x8, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403680:	adrp	x9, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403684:	add	x7, x7, #0x2c8
  403688:	add	x8, x8, #0xd70
  40368c:	add	x9, x9, #0xc88
  403690:	mov	x19, #0x0                   	// #0
  403694:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  403698:	ldr	x2, [x24, #8]
  40369c:	b	4036ac <ferror@plt+0x1abc>
  4036a0:	add	w0, w19, #0x1
  4036a4:	cmp	w27, w0
  4036a8:	b.lt	4037d8 <ferror@plt+0x1be8>  // b.tstop
  4036ac:	add	x19, x19, #0x1
  4036b0:	ldr	x0, [x7]
  4036b4:	ldrsw	x23, [x2, x19, lsl #2]
  4036b8:	ldr	w0, [x0, x23, lsl #2]
  4036bc:	cmp	w0, #0x101
  4036c0:	b.ne	4036a0 <ferror@plt+0x1ab0>  // b.any
  4036c4:	ldr	w0, [x8]
  4036c8:	ldr	w28, [x5, x23, lsl #2]
  4036cc:	add	w0, w0, #0x2
  4036d0:	adds	w28, w0, w28
  4036d4:	b.eq	4036a0 <ferror@plt+0x1ab0>  // b.none
  4036d8:	sxtw	x12, w28
  4036dc:	sbfiz	x13, x28, #2, #32
  4036e0:	add	x0, x5, x13
  4036e4:	ldr	w1, [x5, x12, lsl #2]
  4036e8:	tbnz	w1, #31, 40374c <ferror@plt+0x1b5c>
  4036ec:	ldr	w1, [x9]
  4036f0:	add	w27, w27, #0x1
  4036f4:	cmp	w1, w27
  4036f8:	b.le	403940 <ferror@plt+0x1d50>
  4036fc:	str	w28, [x2, w27, sxtw #2]
  403700:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403704:	ldr	w1, [x8]
  403708:	ldr	x13, [x2, #672]
  40370c:	add	w2, w1, #0x2
  403710:	ldr	w1, [x0]
  403714:	sub	w1, w1, w2
  403718:	str	w1, [x0]
  40371c:	ldr	w0, [x13, x12, lsl #2]
  403720:	cbnz	w0, 40388c <ferror@plt+0x1c9c>
  403724:	ldr	x0, [x7]
  403728:	ldr	w0, [x0, x12, lsl #2]
  40372c:	cmp	w0, #0x101
  403730:	b.eq	40374c <ferror@plt+0x1b5c>  // b.none
  403734:	ldr	w0, [x9]
  403738:	add	w22, w22, #0x1
  40373c:	cmp	w0, w22
  403740:	b.le	4038a8 <ferror@plt+0x1cb8>
  403744:	add	w26, w26, w28
  403748:	str	w28, [x25, w22, sxtw #2]
  40374c:	ldr	x0, [x10, #440]
  403750:	ldr	w28, [x0, x23, lsl #2]
  403754:	cbz	w28, 403884 <ferror@plt+0x1c94>
  403758:	sxtw	x23, w28
  40375c:	sbfiz	x12, x28, #2, #32
  403760:	add	x0, x5, x12
  403764:	ldr	w1, [x5, x23, lsl #2]
  403768:	tbnz	w1, #31, 403884 <ferror@plt+0x1c94>
  40376c:	ldr	w1, [x9]
  403770:	add	w27, w27, #0x1
  403774:	cmp	w1, w27
  403778:	b.le	403a44 <ferror@plt+0x1e54>
  40377c:	ldr	x2, [x24, #8]
  403780:	str	w28, [x2, w27, sxtw #2]
  403784:	adrp	x12, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403788:	ldr	w1, [x8]
  40378c:	ldr	x13, [x12, #672]
  403790:	add	w12, w1, #0x2
  403794:	ldr	w1, [x0]
  403798:	sub	w1, w1, w12
  40379c:	str	w1, [x0]
  4037a0:	ldr	w0, [x13, x23, lsl #2]
  4037a4:	cbz	w0, 4039b8 <ferror@plt+0x1dc8>
  4037a8:	ldr	x1, [sp, #104]
  4037ac:	add	w21, w21, #0x1
  4037b0:	add	w22, w22, #0x1
  4037b4:	str	w0, [x1, w21, sxtw #2]
  4037b8:	ldr	w0, [x9]
  4037bc:	cmp	w0, w22
  4037c0:	b.le	4039d8 <ferror@plt+0x1de8>
  4037c4:	str	w28, [x25, w22, sxtw #2]
  4037c8:	add	w0, w19, #0x1
  4037cc:	add	w26, w26, w28
  4037d0:	cmp	w27, w0
  4037d4:	b.ge	4036ac <ferror@plt+0x1abc>  // b.tcont
  4037d8:	sub	w19, w27, #0x1
  4037dc:	adrp	x28, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4037e0:	add	x19, x19, #0x2
  4037e4:	adrp	x27, 425000 <ferror@plt+0x23410>
  4037e8:	add	x28, x28, #0xd70
  4037ec:	add	x27, x27, #0xf58
  4037f0:	lsl	x19, x19, #2
  4037f4:	mov	x23, #0x4                   	// #4
  4037f8:	b	403820 <ferror@plt+0x1c30>
  4037fc:	ldr	w1, [x28]
  403800:	add	x23, x23, #0x4
  403804:	cmp	x19, x23
  403808:	add	w1, w1, #0x2
  40380c:	add	w1, w1, w8
  403810:	str	w1, [x5, x7, lsl #2]
  403814:	b.eq	40384c <ferror@plt+0x1c5c>  // b.none
  403818:	ldr	x5, [x20, #3168]
  40381c:	ldr	x2, [x24, #8]
  403820:	mov	x1, x27
  403824:	ldrsw	x7, [x2, x23]
  403828:	mov	x0, #0x0                   	// #0
  40382c:	mov	w2, #0x5                   	// #5
  403830:	ldr	w8, [x5, x7, lsl #2]
  403834:	tbnz	w8, #31, 4037fc <ferror@plt+0x1c0c>
  403838:	bl	401ae0 <dcgettext@plt>
  40383c:	add	x23, x23, #0x4
  403840:	bl	411cf0 <ferror@plt+0x10100>
  403844:	cmp	x19, x23
  403848:	b.ne	403818 <ferror@plt+0x1c28>  // b.any
  40384c:	ldp	x27, x28, [sp, #80]
  403850:	ldr	x0, [sp, #136]
  403854:	ldp	x19, x20, [sp, #16]
  403858:	ldp	x23, x24, [sp, #48]
  40385c:	str	w22, [x0]
  403860:	ldr	x0, [sp, #152]
  403864:	str	w26, [x0]
  403868:	ldr	x0, [sp, #144]
  40386c:	str	w21, [x0]
  403870:	mov	x0, x25
  403874:	ldp	x21, x22, [sp, #32]
  403878:	ldp	x25, x26, [sp, #64]
  40387c:	ldp	x29, x30, [sp], #160
  403880:	ret
  403884:	ldr	x2, [x24, #8]
  403888:	b	4036a0 <ferror@plt+0x1ab0>
  40388c:	ldr	x1, [sp, #104]
  403890:	add	w21, w21, #0x1
  403894:	add	w22, w22, #0x1
  403898:	str	w0, [x1, w21, sxtw #2]
  40389c:	ldr	w0, [x9]
  4038a0:	cmp	w0, w22
  4038a4:	b.gt	403744 <ferror@plt+0x1b54>
  4038a8:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4038ac:	add	w1, w0, #0x2ee
  4038b0:	mov	x2, #0x4                   	// #4
  4038b4:	mov	x0, x25
  4038b8:	ldr	w3, [x5, #4032]
  4038bc:	str	w1, [x9]
  4038c0:	add	w3, w3, #0x1
  4038c4:	str	w3, [x5, #4032]
  4038c8:	bl	412ab0 <ferror@plt+0x10ec0>
  4038cc:	mov	x25, x0
  4038d0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4038d4:	add	x9, x1, #0xc88
  4038d8:	ldr	x0, [x24, #8]
  4038dc:	mov	x2, #0x4                   	// #4
  4038e0:	ldr	w1, [x9]
  4038e4:	bl	412ab0 <ferror@plt+0x10ec0>
  4038e8:	str	x0, [x24, #8]
  4038ec:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4038f0:	add	x8, x0, #0xd70
  4038f4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4038f8:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  4038fc:	add	x7, x0, #0x2c8
  403900:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403904:	ldr	x5, [x20, #3168]
  403908:	add	x9, x0, #0xc88
  40390c:	b	403744 <ferror@plt+0x1b54>
  403910:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403914:	mov	x1, #0x4                   	// #4
  403918:	ldr	w0, [x0, #3208]
  40391c:	bl	411d48 <ferror@plt+0x10158>
  403920:	str	x0, [x24, #8]
  403924:	mov	w1, #0x1                   	// #1
  403928:	str	w1, [x20, #3344]
  40392c:	cmp	w22, #0x0
  403930:	b.gt	403564 <ferror@plt+0x1974>
  403934:	mov	w26, #0x0                   	// #0
  403938:	mov	w21, #0x0                   	// #0
  40393c:	b	403850 <ferror@plt+0x1c60>
  403940:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403944:	add	w1, w1, #0x2ee
  403948:	mov	x0, x25
  40394c:	mov	x2, #0x4                   	// #4
  403950:	ldr	w3, [x5, #4032]
  403954:	str	w1, [x9]
  403958:	add	w3, w3, #0x1
  40395c:	str	w3, [x5, #4032]
  403960:	stp	x13, x12, [sp, #112]
  403964:	bl	412ab0 <ferror@plt+0x10ec0>
  403968:	mov	x25, x0
  40396c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403970:	add	x9, x1, #0xc88
  403974:	ldr	x0, [x24, #8]
  403978:	mov	x2, #0x4                   	// #4
  40397c:	ldr	w1, [x9]
  403980:	bl	412ab0 <ferror@plt+0x10ec0>
  403984:	mov	x2, x0
  403988:	ldp	x13, x12, [sp, #112]
  40398c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403990:	ldr	x5, [x20, #3168]
  403994:	add	x8, x1, #0xd70
  403998:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40399c:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  4039a0:	add	x7, x1, #0x2c8
  4039a4:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4039a8:	add	x0, x5, x13
  4039ac:	add	x9, x1, #0xc88
  4039b0:	str	x2, [x24, #8]
  4039b4:	b	4036fc <ferror@plt+0x1b0c>
  4039b8:	ldr	x0, [x7]
  4039bc:	ldr	w0, [x0, x23, lsl #2]
  4039c0:	cmp	w0, #0x101
  4039c4:	b.eq	4036a0 <ferror@plt+0x1ab0>  // b.none
  4039c8:	ldr	w0, [x9]
  4039cc:	add	w22, w22, #0x1
  4039d0:	cmp	w0, w22
  4039d4:	b.gt	4037c4 <ferror@plt+0x1bd4>
  4039d8:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4039dc:	add	w1, w0, #0x2ee
  4039e0:	mov	x2, #0x4                   	// #4
  4039e4:	mov	x0, x25
  4039e8:	ldr	w3, [x5, #4032]
  4039ec:	str	w1, [x9]
  4039f0:	add	w3, w3, #0x1
  4039f4:	str	w3, [x5, #4032]
  4039f8:	bl	412ab0 <ferror@plt+0x10ec0>
  4039fc:	mov	x25, x0
  403a00:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403a04:	add	x9, x1, #0xc88
  403a08:	ldr	x0, [x24, #8]
  403a0c:	mov	x2, #0x4                   	// #4
  403a10:	ldr	w1, [x9]
  403a14:	bl	412ab0 <ferror@plt+0x10ec0>
  403a18:	mov	x2, x0
  403a1c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403a20:	add	x8, x0, #0xd70
  403a24:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403a28:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  403a2c:	add	x7, x0, #0x2c8
  403a30:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403a34:	ldr	x5, [x20, #3168]
  403a38:	add	x9, x0, #0xc88
  403a3c:	str	x2, [x24, #8]
  403a40:	b	4037c4 <ferror@plt+0x1bd4>
  403a44:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403a48:	add	w1, w1, #0x2ee
  403a4c:	mov	x0, x25
  403a50:	mov	x2, #0x4                   	// #4
  403a54:	ldr	w3, [x5, #4032]
  403a58:	str	w1, [x9]
  403a5c:	add	w3, w3, #0x1
  403a60:	str	w3, [x5, #4032]
  403a64:	str	x12, [sp, #112]
  403a68:	bl	412ab0 <ferror@plt+0x10ec0>
  403a6c:	mov	x25, x0
  403a70:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403a74:	add	x9, x1, #0xc88
  403a78:	ldr	x0, [x24, #8]
  403a7c:	mov	x2, #0x4                   	// #4
  403a80:	ldr	w1, [x9]
  403a84:	bl	412ab0 <ferror@plt+0x10ec0>
  403a88:	mov	x2, x0
  403a8c:	ldr	x5, [x20, #3168]
  403a90:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403a94:	ldr	x12, [sp, #112]
  403a98:	add	x8, x1, #0xd70
  403a9c:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403aa0:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  403aa4:	add	x7, x1, #0x2c8
  403aa8:	add	x0, x5, x12
  403aac:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403ab0:	add	x9, x1, #0xc88
  403ab4:	str	x2, [x24, #8]
  403ab8:	b	403780 <ferror@plt+0x1b90>
  403abc:	nop
  403ac0:	stp	x29, x30, [sp, #-80]!
  403ac4:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403ac8:	mov	x2, #0x4                   	// #4
  403acc:	mov	x29, sp
  403ad0:	stp	x19, x20, [sp, #16]
  403ad4:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  403ad8:	ldr	w3, [x4, #4032]
  403adc:	adrp	x19, 46c000 <stdin@@GLIBC_2.17+0x5300>
  403ae0:	stp	x23, x24, [sp, #48]
  403ae4:	add	w3, w3, #0x1
  403ae8:	ldr	x0, [x20, #456]
  403aec:	adrp	x24, 46c000 <stdin@@GLIBC_2.17+0x5300>
  403af0:	ldr	w1, [x19, #2752]
  403af4:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  403af8:	str	w3, [x4, #4032]
  403afc:	add	w1, w1, #0x3e8
  403b00:	str	w1, [x19, #2752]
  403b04:	stp	x21, x22, [sp, #32]
  403b08:	adrp	x22, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403b0c:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403b10:	str	x25, [sp, #64]
  403b14:	bl	412ab0 <ferror@plt+0x10ec0>
  403b18:	ldr	w1, [x19, #2752]
  403b1c:	mov	x2, x0
  403b20:	ldr	x0, [x24, #704]
  403b24:	str	x2, [x20, #456]
  403b28:	mov	x2, #0x4                   	// #4
  403b2c:	adrp	x25, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403b30:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403b34:	bl	412ab0 <ferror@plt+0x10ec0>
  403b38:	mov	x3, x0
  403b3c:	ldr	w1, [x19, #2752]
  403b40:	mov	x2, #0x4                   	// #4
  403b44:	ldr	x0, [x23, #2504]
  403b48:	str	x3, [x24, #704]
  403b4c:	adrp	x24, 468000 <stdin@@GLIBC_2.17+0x1300>
  403b50:	bl	412ab0 <ferror@plt+0x10ec0>
  403b54:	mov	x3, x0
  403b58:	ldr	w1, [x19, #2752]
  403b5c:	mov	x2, #0x4                   	// #4
  403b60:	ldr	x0, [x22, #2776]
  403b64:	str	x3, [x23, #2504]
  403b68:	bl	412ab0 <ferror@plt+0x10ec0>
  403b6c:	mov	x3, x0
  403b70:	ldr	w1, [x19, #2752]
  403b74:	mov	x2, #0x4                   	// #4
  403b78:	ldr	x0, [x25, #2704]
  403b7c:	str	x3, [x22, #2776]
  403b80:	bl	412ab0 <ferror@plt+0x10ec0>
  403b84:	mov	x3, x0
  403b88:	ldr	w1, [x19, #2752]
  403b8c:	mov	x2, #0x8                   	// #8
  403b90:	ldr	x0, [x21, #4016]
  403b94:	str	x3, [x25, #2704]
  403b98:	bl	412ab0 <ferror@plt+0x10ec0>
  403b9c:	mov	x3, x0
  403ba0:	ldr	w1, [x19, #2752]
  403ba4:	mov	x2, #0x8                   	// #8
  403ba8:	ldr	x0, [x20, #3432]
  403bac:	str	x3, [x21, #4016]
  403bb0:	bl	412ab0 <ferror@plt+0x10ec0>
  403bb4:	str	x0, [x20, #3432]
  403bb8:	ldr	x2, [x24, #2608]
  403bbc:	cbz	x2, 403bd4 <ferror@plt+0x1fe4>
  403bc0:	ldr	w1, [x19, #2752]
  403bc4:	mov	x0, x2
  403bc8:	mov	x2, #0x4                   	// #4
  403bcc:	bl	412ab0 <ferror@plt+0x10ec0>
  403bd0:	str	x0, [x24, #2608]
  403bd4:	ldp	x19, x20, [sp, #16]
  403bd8:	ldp	x21, x22, [sp, #32]
  403bdc:	ldp	x23, x24, [sp, #48]
  403be0:	ldr	x25, [sp, #64]
  403be4:	ldp	x29, x30, [sp], #80
  403be8:	ret
  403bec:	nop
  403bf0:	stp	x29, x30, [sp, #-128]!
  403bf4:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  403bf8:	mov	x29, sp
  403bfc:	ldr	w7, [x10, #2596]
  403c00:	stp	x19, x20, [sp, #16]
  403c04:	cmp	w7, #0x0
  403c08:	stp	x21, x22, [sp, #32]
  403c0c:	mov	x21, x2
  403c10:	mov	w22, w3
  403c14:	stp	x23, x24, [sp, #48]
  403c18:	mov	w23, w1
  403c1c:	mov	w24, w4
  403c20:	stp	x25, x26, [sp, #64]
  403c24:	mov	x25, x0
  403c28:	stp	x27, x28, [sp, #80]
  403c2c:	str	x5, [sp, #96]
  403c30:	b.le	403f58 <ferror@plt+0x2368>
  403c34:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403c38:	adrp	x27, 46c000 <stdin@@GLIBC_2.17+0x5300>
  403c3c:	adrp	x4, 46b000 <stdin@@GLIBC_2.17+0x4300>
  403c40:	add	x26, x0, #0xa90
  403c44:	add	x27, x27, #0xabc
  403c48:	add	x11, x10, #0xa24
  403c4c:	add	x4, x4, #0x17c
  403c50:	mov	x19, #0x4                   	// #4
  403c54:	mov	w20, #0x1                   	// #1
  403c58:	mov	w2, #0x0                   	// #0
  403c5c:	adrp	x28, 468000 <stdin@@GLIBC_2.17+0x1300>
  403c60:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403c64:	str	x0, [sp, #104]
  403c68:	b	403c7c <ferror@plt+0x208c>
  403c6c:	add	w20, w20, #0x1
  403c70:	add	x19, x19, #0x4
  403c74:	cmp	w20, w7
  403c78:	b.gt	403cb8 <ferror@plt+0x20c8>
  403c7c:	ldr	x6, [x26]
  403c80:	ldr	w6, [x6, x19]
  403c84:	cmp	w6, w24
  403c88:	b.ne	403c6c <ferror@plt+0x207c>  // b.any
  403c8c:	ldr	x0, [x28, #2504]
  403c90:	ldr	w0, [x0, x19]
  403c94:	cmp	w0, w23
  403c98:	b.eq	403e14 <ferror@plt+0x2224>  // b.none
  403c9c:	ldr	w0, [x27]
  403ca0:	add	w20, w20, #0x1
  403ca4:	add	x19, x19, #0x4
  403ca8:	cmp	w20, w7
  403cac:	add	w0, w0, #0x1
  403cb0:	str	w0, [x27]
  403cb4:	b.le	403c7c <ferror@plt+0x208c>
  403cb8:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  403cbc:	add	w19, w7, #0x1
  403cc0:	str	w19, [x10, #2596]
  403cc4:	add	w26, w23, #0x1
  403cc8:	ldr	w0, [x0, #2752]
  403ccc:	cmp	w19, w0
  403cd0:	b.ge	403fe0 <ferror@plt+0x23f0>  // b.tcont
  403cd4:	ldr	x27, [x5, #4016]
  403cd8:	mov	w0, w26
  403cdc:	sxtw	x20, w19
  403ce0:	mov	x1, #0x4                   	// #4
  403ce4:	str	x5, [sp, #112]
  403ce8:	sbfiz	x26, x19, #3, #32
  403cec:	str	w2, [sp, #120]
  403cf0:	bl	411d48 <ferror@plt+0x10158>
  403cf4:	ldr	w2, [sp, #120]
  403cf8:	str	x0, [x27, x20, lsl #3]
  403cfc:	ldr	x5, [sp, #112]
  403d00:	cbz	w2, 403fa8 <ferror@plt+0x23b8>
  403d04:	cmp	w23, #0x0
  403d08:	b.le	403dac <ferror@plt+0x21bc>
  403d0c:	ldr	x0, [x5, #4016]
  403d10:	add	x3, x25, #0x14
  403d14:	add	x2, x25, #0x4
  403d18:	sub	w1, w23, #0x1
  403d1c:	ldr	x0, [x0, x26]
  403d20:	add	x5, x0, #0x4
  403d24:	add	x4, x0, #0x14
  403d28:	cmp	x5, x3
  403d2c:	ccmp	x2, x4, #0x2, cc  // cc = lo, ul, last
  403d30:	ccmp	w1, #0x7, #0x0, cs  // cs = hs, nlast
  403d34:	b.ls	404040 <ferror@plt+0x2450>  // b.plast
  403d38:	lsr	w1, w23, #2
  403d3c:	mov	x2, #0x4                   	// #4
  403d40:	mov	x6, x2
  403d44:	add	x1, x2, w1, uxtw #4
  403d48:	ldr	q0, [x25, x6]
  403d4c:	str	q0, [x0, x6]
  403d50:	add	x6, x6, #0x10
  403d54:	cmp	x6, x1
  403d58:	b.ne	403d48 <ferror@plt+0x2158>  // b.any
  403d5c:	and	w2, w23, #0xfffffffc
  403d60:	cmp	w23, w2
  403d64:	add	w1, w2, #0x1
  403d68:	b.eq	403dac <ferror@plt+0x21bc>  // b.none
  403d6c:	sxtw	x4, w1
  403d70:	add	w3, w2, #0x2
  403d74:	cmp	w3, w23
  403d78:	sbfiz	x1, x1, #2, #32
  403d7c:	ldr	w3, [x25, x4, lsl #2]
  403d80:	str	w3, [x0, x4, lsl #2]
  403d84:	b.gt	403dac <ferror@plt+0x21bc>
  403d88:	add	x3, x1, #0x4
  403d8c:	add	w2, w2, #0x3
  403d90:	cmp	w23, w2
  403d94:	ldr	w2, [x25, x3]
  403d98:	str	w2, [x0, x3]
  403d9c:	b.lt	403dac <ferror@plt+0x21bc>  // b.tstop
  403da0:	add	x1, x1, #0x8
  403da4:	ldr	w2, [x25, x1]
  403da8:	str	w2, [x0, x1]
  403dac:	ldr	x0, [sp, #104]
  403db0:	lsl	x25, x20, #2
  403db4:	ldr	x1, [x28, #2504]
  403db8:	ldr	x0, [x0, #2704]
  403dbc:	str	w23, [x1, x20, lsl #2]
  403dc0:	str	w24, [x0, x20, lsl #2]
  403dc4:	cbnz	w22, 403e68 <ferror@plt+0x2278>
  403dc8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  403dcc:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403dd0:	ldr	w0, [x0, #2864]
  403dd4:	ldr	x1, [x1, #3432]
  403dd8:	cbz	w0, 404038 <ferror@plt+0x2448>
  403ddc:	str	xzr, [x1, x26]
  403de0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403de4:	ldr	x0, [x0, #2776]
  403de8:	str	wzr, [x0, x25]
  403dec:	ldr	x1, [sp, #96]
  403df0:	mov	w0, #0x1                   	// #1
  403df4:	str	w19, [x1]
  403df8:	ldp	x19, x20, [sp, #16]
  403dfc:	ldp	x21, x22, [sp, #32]
  403e00:	ldp	x23, x24, [sp, #48]
  403e04:	ldp	x25, x26, [sp, #64]
  403e08:	ldp	x27, x28, [sp, #80]
  403e0c:	ldp	x29, x30, [sp], #128
  403e10:	ret
  403e14:	ldr	x1, [x5, #4016]
  403e18:	lsl	x0, x19, #1
  403e1c:	ldr	x7, [x1, x0]
  403e20:	cbz	w2, 404000 <ferror@plt+0x2410>
  403e24:	cmp	w23, #0x0
  403e28:	b.le	40411c <ferror@plt+0x252c>
  403e2c:	mov	x6, #0x1                   	// #1
  403e30:	b	403e3c <ferror@plt+0x224c>
  403e34:	cmp	w23, w6
  403e38:	b.lt	40411c <ferror@plt+0x252c>  // b.tstop
  403e3c:	ldr	w1, [x25, x6, lsl #2]
  403e40:	ldr	w0, [x7, x6, lsl #2]
  403e44:	add	x6, x6, #0x1
  403e48:	cmp	w1, w0
  403e4c:	b.eq	403e34 <ferror@plt+0x2244>  // b.none
  403e50:	ldr	w0, [x4]
  403e54:	mov	w2, #0x1                   	// #1
  403e58:	ldr	w7, [x11]
  403e5c:	add	w0, w0, w2
  403e60:	str	w0, [x4]
  403e64:	b	403c6c <ferror@plt+0x207c>
  403e68:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  403e6c:	ldr	w0, [x0, #2864]
  403e70:	cbnz	w0, 40407c <ferror@plt+0x248c>
  403e74:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403e78:	cmp	w22, #0x0
  403e7c:	ldr	w0, [x4, #680]
  403e80:	add	w0, w0, #0x1
  403e84:	b.le	403f2c <ferror@plt+0x233c>
  403e88:	sub	w1, w22, #0x1
  403e8c:	cmp	w1, #0x3
  403e90:	b.ls	40413c <ferror@plt+0x254c>  // b.plast
  403e94:	lsr	w2, w22, #2
  403e98:	add	x1, x21, #0x4
  403e9c:	dup	v0.4s, w0
  403ea0:	add	x0, x1, w2, uxtw #4
  403ea4:	nop
  403ea8:	ldr	q1, [x1], #16
  403eac:	smin	v0.4s, v0.4s, v1.4s
  403eb0:	cmp	x1, x0
  403eb4:	b.ne	403ea8 <ferror@plt+0x22b8>  // b.any
  403eb8:	sminv	s0, v0.4s
  403ebc:	and	w1, w22, #0xfffffffc
  403ec0:	cmp	w1, w22
  403ec4:	add	w1, w1, #0x1
  403ec8:	mov	w0, v0.s[0]
  403ecc:	b.eq	403f2c <ferror@plt+0x233c>  // b.none
  403ed0:	ldr	w5, [x21, w1, sxtw #2]
  403ed4:	add	w3, w1, #0x1
  403ed8:	sbfiz	x2, x1, #2, #32
  403edc:	cmp	w0, w5
  403ee0:	csel	w0, w0, w5, le
  403ee4:	cmp	w22, w3
  403ee8:	b.lt	403f2c <ferror@plt+0x233c>  // b.tstop
  403eec:	add	x9, x21, x2
  403ef0:	add	w2, w1, #0x2
  403ef4:	ldr	w3, [x9, #4]
  403ef8:	cmp	w0, w3
  403efc:	csel	w0, w0, w3, le
  403f00:	cmp	w22, w2
  403f04:	b.lt	403f2c <ferror@plt+0x233c>  // b.tstop
  403f08:	ldr	w2, [x9, #8]
  403f0c:	add	w1, w1, #0x3
  403f10:	cmp	w0, w2
  403f14:	csel	w0, w0, w2, le
  403f18:	cmp	w22, w1
  403f1c:	b.lt	403f2c <ferror@plt+0x233c>  // b.tstop
  403f20:	ldr	w1, [x9, #12]
  403f24:	cmp	w0, w1
  403f28:	csel	w0, w0, w1, le
  403f2c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403f30:	ldr	x1, [x1, #3432]
  403f34:	str	w0, [x1, x26]
  403f38:	ldr	w1, [x4, #680]
  403f3c:	cmp	w1, w0
  403f40:	b.lt	403dec <ferror@plt+0x21fc>  // b.tstop
  403f44:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403f48:	mov	w2, #0x1                   	// #1
  403f4c:	ldr	x1, [x1, #3184]
  403f50:	str	w2, [x1, w0, sxtw #2]
  403f54:	b	403dec <ferror@plt+0x21fc>
  403f58:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  403f5c:	add	w19, w7, #0x1
  403f60:	str	w19, [x10, #2596]
  403f64:	add	w26, w1, #0x1
  403f68:	ldr	w0, [x0, #2752]
  403f6c:	cmp	w19, w0
  403f70:	b.ge	403fcc <ferror@plt+0x23dc>  // b.tcont
  403f74:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403f78:	mov	w0, w26
  403f7c:	mov	x1, #0x4                   	// #4
  403f80:	sxtw	x20, w19
  403f84:	ldr	x27, [x5, #4016]
  403f88:	str	x5, [sp, #112]
  403f8c:	bl	411d48 <ferror@plt+0x10158>
  403f90:	sbfiz	x26, x19, #3, #32
  403f94:	ldr	x5, [sp, #112]
  403f98:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403f9c:	adrp	x28, 468000 <stdin@@GLIBC_2.17+0x1300>
  403fa0:	str	x0, [x27, x20, lsl #3]
  403fa4:	str	x1, [sp, #104]
  403fa8:	mov	x2, #0x4                   	// #4
  403fac:	sxtw	x1, w23
  403fb0:	add	x0, x25, x2
  403fb4:	adrp	x3, 411000 <ferror@plt+0xf410>
  403fb8:	add	x3, x3, #0xad8
  403fbc:	str	x5, [sp, #112]
  403fc0:	bl	401830 <qsort@plt>
  403fc4:	ldr	x5, [sp, #112]
  403fc8:	b	403d04 <ferror@plt+0x2114>
  403fcc:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  403fd0:	mov	w2, #0x0                   	// #0
  403fd4:	adrp	x28, 468000 <stdin@@GLIBC_2.17+0x1300>
  403fd8:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  403fdc:	str	x0, [sp, #104]
  403fe0:	str	w2, [sp, #112]
  403fe4:	str	x5, [sp, #120]
  403fe8:	bl	403ac0 <ferror@plt+0x1ed0>
  403fec:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  403ff0:	ldr	w2, [sp, #112]
  403ff4:	ldr	x5, [sp, #120]
  403ff8:	ldr	w19, [x10, #2596]
  403ffc:	b	403cd4 <ferror@plt+0x20e4>
  404000:	mov	x2, #0x4                   	// #4
  404004:	sxtw	x1, w23
  404008:	add	x0, x25, x2
  40400c:	adrp	x3, 411000 <ferror@plt+0xf410>
  404010:	add	x3, x3, #0xad8
  404014:	stp	x7, x5, [sp, #112]
  404018:	bl	401830 <qsort@plt>
  40401c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  404020:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  404024:	add	x11, x0, #0xa24
  404028:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40402c:	add	x4, x0, #0x17c
  404030:	ldp	x7, x5, [sp, #112]
  404034:	b	403e24 <ferror@plt+0x2234>
  404038:	str	wzr, [x1, x26]
  40403c:	b	403de0 <ferror@plt+0x21f0>
  404040:	mov	x1, #0x1                   	// #1
  404044:	nop
  404048:	ldr	w2, [x25, x1, lsl #2]
  40404c:	str	w2, [x0, x1, lsl #2]
  404050:	add	x1, x1, #0x1
  404054:	cmp	w23, w1
  404058:	b.ge	404048 <ferror@plt+0x2458>  // b.tcont
  40405c:	ldr	x0, [sp, #104]
  404060:	lsl	x25, x20, #2
  404064:	ldr	x1, [x28, #2504]
  404068:	ldr	x0, [x0, #2704]
  40406c:	str	w23, [x1, x20, lsl #2]
  404070:	str	w24, [x0, x20, lsl #2]
  404074:	cbz	w22, 403dc8 <ferror@plt+0x21d8>
  404078:	b	403e68 <ferror@plt+0x2278>
  40407c:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404080:	mov	x2, #0x4                   	// #4
  404084:	sxtw	x1, w22
  404088:	add	x0, x21, x2
  40408c:	adrp	x3, 411000 <ferror@plt+0xf410>
  404090:	add	x3, x3, #0xad8
  404094:	bl	401830 <qsort@plt>
  404098:	ldr	x23, [x20, #3432]
  40409c:	add	w0, w22, #0x1
  4040a0:	mov	x1, #0x4                   	// #4
  4040a4:	bl	411d48 <ferror@plt+0x10158>
  4040a8:	cmp	w22, #0x0
  4040ac:	str	x0, [x23, x26]
  4040b0:	b.le	40410c <ferror@plt+0x251c>
  4040b4:	sub	w3, w22, #0x1
  4040b8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4040bc:	ldr	x0, [x20, #3432]
  4040c0:	add	x3, x3, #0x2
  4040c4:	ldr	x6, [x1, #3184]
  4040c8:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4040cc:	lsl	x3, x3, #2
  4040d0:	add	x4, x4, #0x2a8
  4040d4:	add	x26, x0, x26
  4040d8:	mov	w5, #0x1                   	// #1
  4040dc:	mov	x0, #0x4                   	// #4
  4040e0:	ldr	x1, [x26]
  4040e4:	ldr	w2, [x21, x0]
  4040e8:	str	w2, [x1, x0]
  4040ec:	ldr	w1, [x21, x0]
  4040f0:	add	x0, x0, #0x4
  4040f4:	ldr	w2, [x4]
  4040f8:	cmp	w1, w2
  4040fc:	b.gt	404104 <ferror@plt+0x2514>
  404100:	str	w5, [x6, w1, sxtw #2]
  404104:	cmp	x0, x3
  404108:	b.ne	4040e0 <ferror@plt+0x24f0>  // b.any
  40410c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404110:	ldr	x0, [x0, #2776]
  404114:	str	w22, [x0, x25]
  404118:	b	403dec <ferror@plt+0x21fc>
  40411c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  404120:	mov	w0, #0x0                   	// #0
  404124:	ldr	w1, [x2, #2560]
  404128:	add	w1, w1, #0x1
  40412c:	str	w1, [x2, #2560]
  404130:	ldr	x1, [sp, #96]
  404134:	str	w20, [x1]
  404138:	b	403df8 <ferror@plt+0x2208>
  40413c:	mov	w1, #0x1                   	// #1
  404140:	b	403ed0 <ferror@plt+0x22e0>
  404144:	nop
  404148:	cmp	w1, #0x0
  40414c:	b.le	4042f8 <ferror@plt+0x2708>
  404150:	mov	x8, x0
  404154:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404158:	adrp	x7, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40415c:	adrp	x6, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404160:	ldr	x14, [x0, #3128]
  404164:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  404168:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40416c:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  404170:	ldr	x11, [x7, #712]
  404174:	adrp	x13, 46d000 <stdin@@GLIBC_2.17+0x6300>
  404178:	ldr	x15, [x0, #2752]
  40417c:	adrp	x12, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404180:	ldr	x10, [x6, #3168]
  404184:	add	x18, x14, #0x1
  404188:	ldr	x17, [x5, #2520]
  40418c:	add	x13, x13, #0xae0
  404190:	ldr	x16, [x4, #664]
  404194:	add	x12, x12, #0xc40
  404198:	mov	x7, #0x1                   	// #1
  40419c:	mov	w0, #0x0                   	// #0
  4041a0:	b	4041d4 <ferror@plt+0x25e4>
  4041a4:	cmp	w4, #0x101
  4041a8:	b.eq	4041c8 <ferror@plt+0x25d8>  // b.none
  4041ac:	ldr	w4, [x13, w4, sxtw #2]
  4041b0:	cmp	w4, #0x0
  4041b4:	cneg	w4, w4, lt  // lt = tstop
  4041b8:	cmp	w4, w2
  4041bc:	b.ne	4041c8 <ferror@plt+0x25d8>  // b.any
  4041c0:	add	w0, w0, #0x1
  4041c4:	str	w9, [x3, w0, sxtw #2]
  4041c8:	add	x7, x7, #0x1
  4041cc:	cmp	w1, w7
  4041d0:	b.lt	4042f4 <ferror@plt+0x2704>  // b.tstop
  4041d4:	ldrsw	x5, [x8, x7, lsl #2]
  4041d8:	ldr	w4, [x11, x5, lsl #2]
  4041dc:	ldr	w9, [x10, x5, lsl #2]
  4041e0:	tbz	w4, #31, 4041a4 <ferror@plt+0x25b4>
  4041e4:	stp	x29, x30, [sp, #-16]!
  4041e8:	mov	x29, sp
  4041ec:	neg	w4, w4
  4041f0:	sxtw	x5, w4
  4041f4:	ldr	w6, [x15, x5, lsl #2]
  4041f8:	ldr	w4, [x17, x5, lsl #2]
  4041fc:	ldr	w5, [x16, x5, lsl #2]
  404200:	cmp	w5, #0x0
  404204:	cbnz	w6, 4042a4 <ferror@plt+0x26b4>
  404208:	b.le	404250 <ferror@plt+0x2660>
  40420c:	sxtw	x4, w4
  404210:	sub	w6, w5, #0x1
  404214:	add	x6, x6, x4
  404218:	ldr	w30, [x12]
  40421c:	add	x6, x6, x18
  404220:	add	x4, x14, x4
  404224:	b	404234 <ferror@plt+0x2644>
  404228:	b.eq	404288 <ferror@plt+0x2698>  // b.none
  40422c:	cmp	x6, x4
  404230:	b.eq	404250 <ferror@plt+0x2660>  // b.none
  404234:	ldrb	w5, [x4]
  404238:	add	x4, x4, #0x1
  40423c:	cmp	w5, #0x0
  404240:	csel	w5, w5, w30, ne  // ne = any
  404244:	cmp	w5, w2
  404248:	b.le	404228 <ferror@plt+0x2638>
  40424c:	nop
  404250:	add	x7, x7, #0x1
  404254:	cmp	w1, w7
  404258:	b.lt	40429c <ferror@plt+0x26ac>  // b.tstop
  40425c:	ldrsw	x5, [x8, x7, lsl #2]
  404260:	ldr	w4, [x11, x5, lsl #2]
  404264:	ldr	w9, [x10, x5, lsl #2]
  404268:	tbnz	w4, #31, 4041ec <ferror@plt+0x25fc>
  40426c:	cmp	w4, #0x101
  404270:	b.eq	404250 <ferror@plt+0x2660>  // b.none
  404274:	ldr	w4, [x13, w4, sxtw #2]
  404278:	cmp	w4, #0x0
  40427c:	cneg	w4, w4, lt  // lt = tstop
  404280:	cmp	w4, w2
  404284:	b.ne	404250 <ferror@plt+0x2660>  // b.any
  404288:	add	w0, w0, #0x1
  40428c:	str	w9, [x3, w0, sxtw #2]
  404290:	add	x7, x7, #0x1
  404294:	cmp	w1, w7
  404298:	b.ge	40425c <ferror@plt+0x266c>  // b.tcont
  40429c:	ldp	x29, x30, [sp], #16
  4042a0:	ret
  4042a4:	b.le	404288 <ferror@plt+0x2698>
  4042a8:	sxtw	x4, w4
  4042ac:	sub	w6, w5, #0x1
  4042b0:	add	x6, x6, x4
  4042b4:	ldr	w30, [x12]
  4042b8:	add	x6, x6, x18
  4042bc:	add	x4, x14, x4
  4042c0:	b	4042d0 <ferror@plt+0x26e0>
  4042c4:	b.eq	404250 <ferror@plt+0x2660>  // b.none
  4042c8:	cmp	x6, x4
  4042cc:	b.eq	404288 <ferror@plt+0x2698>  // b.none
  4042d0:	ldrb	w5, [x4]
  4042d4:	add	x4, x4, #0x1
  4042d8:	cmp	w5, #0x0
  4042dc:	csel	w5, w5, w30, ne  // ne = any
  4042e0:	cmp	w5, w2
  4042e4:	b.le	4042c4 <ferror@plt+0x26d4>
  4042e8:	add	w0, w0, #0x1
  4042ec:	str	w9, [x3, w0, sxtw #2]
  4042f0:	b	404290 <ferror@plt+0x26a0>
  4042f4:	ret
  4042f8:	mov	w0, #0x0                   	// #0
  4042fc:	ret
  404300:	sub	sp, sp, #0x490
  404304:	stp	x29, x30, [sp]
  404308:	mov	x29, sp
  40430c:	stp	x23, x24, [sp, #48]
  404310:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  404314:	ldr	w5, [x23, #2536]
  404318:	stp	x21, x22, [sp, #32]
  40431c:	mov	x22, x3
  404320:	cmp	w5, #0x0
  404324:	stp	x25, x26, [sp, #64]
  404328:	add	x25, sp, #0x88
  40432c:	stp	x27, x28, [sp, #80]
  404330:	mov	x27, x2
  404334:	b.le	404370 <ferror@plt+0x2780>
  404338:	add	x25, sp, #0x88
  40433c:	add	x26, x23, #0x9e8
  404340:	add	x7, x3, #0x4
  404344:	mov	x2, #0x0                   	// #0
  404348:	mov	w3, #0x1                   	// #1
  40434c:	nop
  404350:	add	x4, x25, x2, lsl #2
  404354:	str	w2, [x7, x2, lsl #2]
  404358:	add	w3, w3, #0x1
  40435c:	add	x2, x2, #0x1
  404360:	ldr	w5, [x26]
  404364:	str	w3, [x4, #4]
  404368:	cmp	w3, w5
  40436c:	b.le	404350 <ferror@plt+0x2760>
  404370:	str	wzr, [x25, w5, sxtw #2]
  404374:	cmp	w1, #0x0
  404378:	str	wzr, [x22, #4]
  40437c:	b.le	404434 <ferror@plt+0x2844>
  404380:	sub	w1, w1, #0x1
  404384:	stp	x19, x20, [sp, #16]
  404388:	add	x19, x0, #0x8
  40438c:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  404390:	adrp	x24, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404394:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404398:	add	x28, x0, #0x4
  40439c:	add	x19, x19, w1, uxtw #2
  4043a0:	add	x21, x21, #0x2c8
  4043a4:	add	x24, x24, #0xc44
  4043a8:	add	x20, x20, #0xc40
  4043ac:	nop
  4043b0:	ldrsw	x1, [x28]
  4043b4:	ldr	x0, [x21]
  4043b8:	ldr	w26, [x0, x1, lsl #2]
  4043bc:	cmp	w26, #0x101
  4043c0:	b.eq	404424 <ferror@plt+0x2834>  // b.none
  4043c4:	ldr	w0, [x24]
  4043c8:	neg	w0, w0
  4043cc:	cmp	w0, w26
  4043d0:	b.gt	4043e4 <ferror@plt+0x27f4>
  4043d4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4043d8:	ldr	w0, [x0, #3120]
  4043dc:	cmp	w0, w26
  4043e0:	b.gt	4043fc <ferror@plt+0x280c>
  4043e4:	adrp	x1, 425000 <ferror@plt+0x23410>
  4043e8:	add	x1, x1, #0xf88
  4043ec:	mov	w2, #0x5                   	// #5
  4043f0:	mov	x0, #0x0                   	// #0
  4043f4:	bl	401ae0 <dcgettext@plt>
  4043f8:	bl	411cf0 <ferror@plt+0x10100>
  4043fc:	tbnz	w26, #31, 404450 <ferror@plt+0x2860>
  404400:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  404404:	add	x0, x0, #0xae0
  404408:	mov	x2, x22
  40440c:	mov	x1, x25
  404410:	ldr	w26, [x0, w26, sxtw #2]
  404414:	mov	w0, w26
  404418:	bl	405600 <ferror@plt+0x3a10>
  40441c:	mov	w0, #0x1                   	// #1
  404420:	str	w0, [x27, w26, sxtw #2]
  404424:	add	x28, x28, #0x4
  404428:	cmp	x28, x19
  40442c:	b.ne	4043b0 <ferror@plt+0x27c0>  // b.any
  404430:	ldp	x19, x20, [sp, #16]
  404434:	ldp	x29, x30, [sp]
  404438:	ldp	x21, x22, [sp, #32]
  40443c:	ldp	x23, x24, [sp, #48]
  404440:	ldp	x25, x26, [sp, #64]
  404444:	ldp	x27, x28, [sp, #80]
  404448:	add	sp, sp, #0x490
  40444c:	ret
  404450:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  404454:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  404458:	neg	w7, w26
  40445c:	adrp	x9, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404460:	ldr	x8, [x0, #2520]
  404464:	sxtw	x7, w7
  404468:	ldr	x1, [x1, #664]
  40446c:	mov	x3, x22
  404470:	ldrsw	x8, [x8, x7, lsl #2]
  404474:	mov	x2, x25
  404478:	ldr	w4, [x23, #2536]
  40447c:	add	x26, x23, #0x9e8
  404480:	ldr	w1, [x1, x7, lsl #2]
  404484:	ldr	w5, [x20]
  404488:	ldr	x0, [x9, #3128]
  40448c:	str	w1, [sp, #108]
  404490:	stp	x8, x7, [sp, #112]
  404494:	add	x0, x0, x8
  404498:	bl	405450 <ferror@plt+0x3860>
  40449c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4044a0:	ldr	w1, [sp, #108]
  4044a4:	ldp	x8, x7, [sp, #112]
  4044a8:	cmp	w1, #0x0
  4044ac:	ldr	x0, [x0, #2752]
  4044b0:	adrp	x9, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4044b4:	ldr	w0, [x0, x7, lsl #2]
  4044b8:	cbnz	w0, 404518 <ferror@plt+0x2928>
  4044bc:	b.le	404424 <ferror@plt+0x2834>
  4044c0:	ldr	x0, [x9, #3128]
  4044c4:	sub	w1, w1, #0x1
  4044c8:	add	x1, x1, x8
  4044cc:	mov	w4, #0x1                   	// #1
  4044d0:	add	x2, x0, #0x1
  4044d4:	add	x0, x0, x8
  4044d8:	add	x1, x1, x2
  4044dc:	nop
  4044e0:	ldrb	w3, [x0]
  4044e4:	cbnz	w3, 404504 <ferror@plt+0x2914>
  4044e8:	ldrsw	x2, [x20]
  4044ec:	add	x0, x0, #0x1
  4044f0:	cmp	x1, x0
  4044f4:	str	w4, [x27, x2, lsl #2]
  4044f8:	b.eq	404424 <ferror@plt+0x2834>  // b.none
  4044fc:	ldrb	w3, [x0]
  404500:	cbz	w3, 4044e8 <ferror@plt+0x28f8>
  404504:	str	w4, [x27, x3, lsl #2]
  404508:	add	x0, x0, #0x1
  40450c:	cmp	x1, x0
  404510:	b.ne	4044e0 <ferror@plt+0x28f0>  // b.any
  404514:	b	404424 <ferror@plt+0x2834>
  404518:	b.le	404608 <ferror@plt+0x2a18>
  40451c:	ldr	x2, [x9, #3128]
  404520:	sub	w7, w1, #0x1
  404524:	add	x7, x7, x8
  404528:	mov	w3, #0x0                   	// #0
  40452c:	add	x0, x2, #0x1
  404530:	add	x2, x2, x8
  404534:	movi	v0.4s, #0x1
  404538:	add	x7, x7, x0
  40453c:	mov	w10, #0x1                   	// #1
  404540:	ldrb	w5, [x2]
  404544:	cbnz	w5, 40454c <ferror@plt+0x295c>
  404548:	ldr	w5, [x20]
  40454c:	add	w4, w3, #0x1
  404550:	cmp	w5, w4
  404554:	b.le	404600 <ferror@plt+0x2a10>
  404558:	sub	w8, w5, w3
  40455c:	sub	w0, w8, #0x2
  404560:	sub	w9, w8, #0x1
  404564:	cmp	w0, #0x2
  404568:	b.ls	404594 <ferror@plt+0x29a4>  // b.plast
  40456c:	lsr	w1, w9, #2
  404570:	add	x0, x27, w4, sxtw #2
  404574:	add	x1, x0, w1, uxtw #4
  404578:	str	q0, [x0], #16
  40457c:	cmp	x1, x0
  404580:	b.ne	404578 <ferror@plt+0x2988>  // b.any
  404584:	and	w0, w9, #0xfffffffc
  404588:	add	w4, w4, w0
  40458c:	cmp	w0, w9
  404590:	b.eq	4045c0 <ferror@plt+0x29d0>  // b.none
  404594:	str	w10, [x27, w4, sxtw #2]
  404598:	add	w0, w4, #0x1
  40459c:	cmp	w5, w0
  4045a0:	sbfiz	x0, x4, #2, #32
  4045a4:	b.le	4045c0 <ferror@plt+0x29d0>
  4045a8:	add	x0, x27, x0
  4045ac:	add	w4, w4, #0x2
  4045b0:	cmp	w4, w5
  4045b4:	str	w10, [x0, #4]
  4045b8:	b.ge	4045c0 <ferror@plt+0x29d0>  // b.tcont
  4045bc:	str	w10, [x0, #8]
  4045c0:	add	w3, w3, w8
  4045c4:	add	x2, x2, #0x1
  4045c8:	cmp	x2, x7
  4045cc:	b.ne	404540 <ferror@plt+0x2950>  // b.any
  4045d0:	add	w0, w3, #0x1
  4045d4:	ldr	w1, [x23, #2536]
  4045d8:	cmp	w1, w0
  4045dc:	b.lt	404424 <ferror@plt+0x2834>  // b.tstop
  4045e0:	sxtw	x0, w0
  4045e4:	mov	w2, #0x1                   	// #1
  4045e8:	str	w2, [x27, x0, lsl #2]
  4045ec:	add	x0, x0, #0x1
  4045f0:	ldr	w1, [x26]
  4045f4:	cmp	w1, w0
  4045f8:	b.ge	4045e8 <ferror@plt+0x29f8>  // b.tcont
  4045fc:	b	404424 <ferror@plt+0x2834>
  404600:	mov	w3, w4
  404604:	b	4045c4 <ferror@plt+0x29d4>
  404608:	mov	w0, #0x1                   	// #1
  40460c:	b	4045d4 <ferror@plt+0x29e4>
  404610:	mov	x12, #0x1530                	// #5424
  404614:	sub	sp, sp, x12
  404618:	mov	x2, #0x404                 	// #1028
  40461c:	mov	w1, #0x0                   	// #0
  404620:	stp	x29, x30, [sp]
  404624:	mov	x29, sp
  404628:	stp	x21, x22, [sp, #32]
  40462c:	add	x22, sp, #0xd20
  404630:	mov	x0, x22
  404634:	stp	x23, x24, [sp, #48]
  404638:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40463c:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404640:	stp	x19, x20, [sp, #16]
  404644:	stp	x25, x26, [sp, #64]
  404648:	stp	x27, x28, [sp, #80]
  40464c:	bl	401900 <memset@plt>
  404650:	ldr	w0, [x24, #680]
  404654:	mov	x1, #0x4                   	// #4
  404658:	add	w0, w0, #0x1
  40465c:	lsl	w0, w0, #1
  404660:	bl	411d48 <ferror@plt+0x10158>
  404664:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404668:	mov	x23, x0
  40466c:	mov	x1, #0x4                   	// #4
  404670:	ldr	w0, [x2, #3208]
  404674:	bl	411d48 <ferror@plt+0x10158>
  404678:	mov	x19, x0
  40467c:	ldr	w1, [x21, #3120]
  404680:	tbnz	w1, #31, 4046b0 <ferror@plt+0x2ac0>
  404684:	sxtw	x20, w1
  404688:	add	x0, sp, #0x510
  40468c:	add	x20, x20, #0x1
  404690:	mov	w1, #0x0                   	// #0
  404694:	lsl	x20, x20, #2
  404698:	mov	x2, x20
  40469c:	bl	401900 <memset@plt>
  4046a0:	mov	x2, x20
  4046a4:	add	x0, sp, #0x108
  4046a8:	mov	w1, #0x0                   	// #0
  4046ac:	bl	401900 <memset@plt>
  4046b0:	ldr	w1, [x24, #680]
  4046b4:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4046b8:	mov	x0, #0x0                   	// #0
  4046bc:	add	x2, x2, #0x2a8
  4046c0:	tbnz	w1, #31, 4046dc <ferror@plt+0x2aec>
  4046c4:	nop
  4046c8:	str	wzr, [x23, x0, lsl #2]
  4046cc:	add	x0, x0, #0x1
  4046d0:	ldr	w1, [x2]
  4046d4:	cmp	w1, w0
  4046d8:	b.ge	4046c8 <ferror@plt+0x2ad8>  // b.tcont
  4046dc:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4046e0:	ldr	w0, [x0, #728]
  4046e4:	cbnz	w0, 404fa0 <ferror@plt+0x33b0>
  4046e8:	bl	41b9c0 <ferror@plt+0x19dd0>
  4046ec:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  4046f0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4046f4:	ldr	w0, [x0, #2740]
  4046f8:	cbz	w0, 404854 <ferror@plt+0x2c64>
  4046fc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  404700:	str	x0, [sp, #232]
  404704:	ldr	w0, [x20, #2536]
  404708:	tbnz	w0, #31, 405258 <ferror@plt+0x3668>
  40470c:	add	x3, sp, #0x918
  404710:	sxtw	x0, w0
  404714:	add	x2, x0, #0x1
  404718:	mov	w1, #0x0                   	// #0
  40471c:	mov	x0, x3
  404720:	lsl	x2, x2, #2
  404724:	bl	401900 <memset@plt>
  404728:	mov	x3, x0
  40472c:	mov	x0, x3
  404730:	mov	w2, #0x0                   	// #0
  404734:	mov	w1, #0x0                   	// #0
  404738:	bl	41d838 <ferror@plt+0x1bc48>
  40473c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404740:	str	xzr, [sp, #208]
  404744:	stp	wzr, wzr, [sp, #216]
  404748:	ldr	x0, [x0, #3432]
  40474c:	str	xzr, [sp, #224]
  404750:	str	wzr, [x0]
  404754:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  404758:	ldr	w0, [x0, #1452]
  40475c:	cmp	wzr, w0, lsl #1
  404760:	lsl	w0, w0, #1
  404764:	str	w0, [sp, #156]
  404768:	b.ge	404f68 <ferror@plt+0x3378>  // b.tcont
  40476c:	mov	w27, #0x1                   	// #1
  404770:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  404774:	adrp	x24, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404778:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40477c:	mov	w26, w27
  404780:	add	x20, x20, #0xa40
  404784:	add	x24, x24, #0xc6c
  404788:	add	x21, x21, #0xa80
  40478c:	add	w25, w0, w27
  404790:	mov	w28, #0x0                   	// #0
  404794:	b	404824 <ferror@plt+0x2c34>
  404798:	ldr	x0, [x20]
  40479c:	add	x2, x2, #0x1
  4047a0:	ldr	w0, [x0, x2, lsl #2]
  4047a4:	str	w0, [x19, #4]
  4047a8:	mov	x0, x19
  4047ac:	add	x4, sp, #0x100
  4047b0:	add	x3, sp, #0xf8
  4047b4:	mov	x2, x23
  4047b8:	add	x1, sp, #0x104
  4047bc:	bl	403520 <ferror@plt+0x1930>
  4047c0:	ldr	w4, [sp, #256]
  4047c4:	mov	x19, x0
  4047c8:	ldr	w3, [sp, #248]
  4047cc:	add	x5, sp, #0xf4
  4047d0:	ldr	w1, [sp, #260]
  4047d4:	mov	x2, x23
  4047d8:	add	w27, w27, #0x1
  4047dc:	bl	403bf0 <ferror@plt+0x2000>
  4047e0:	adrp	x4, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4047e4:	cbz	w0, 40481c <ferror@plt+0x2c2c>
  4047e8:	ldr	w0, [x21]
  4047ec:	add	w28, w28, #0x1
  4047f0:	ldr	w2, [x24]
  4047f4:	ldr	w3, [sp, #248]
  4047f8:	ldr	w1, [sp, #260]
  4047fc:	ldr	w4, [x4, #2484]
  404800:	add	w2, w2, w3
  404804:	add	w0, w0, w1
  404808:	str	w2, [x24]
  40480c:	str	w0, [x21]
  404810:	cmp	w4, #0x0
  404814:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404818:	b.gt	404f28 <ferror@plt+0x3338>
  40481c:	cmp	w27, w25
  404820:	b.eq	404984 <ferror@plt+0x2d94>  // b.none
  404824:	asr	w2, w27, #1
  404828:	str	w26, [sp, #260]
  40482c:	sxtw	x2, w2
  404830:	tbnz	w27, #0, 404798 <ferror@plt+0x2ba8>
  404834:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  404838:	ldr	x1, [x20]
  40483c:	ldr	x0, [x0, #2856]
  404840:	ldr	w1, [x1, x2, lsl #2]
  404844:	ldr	w0, [x0, x2, lsl #2]
  404848:	bl	413d30 <ferror@plt+0x12140>
  40484c:	str	w0, [x19, #4]
  404850:	b	4047a8 <ferror@plt+0x2bb8>
  404854:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  404858:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40485c:	str	x2, [sp, #232]
  404860:	ldr	w2, [x2, #2532]
  404864:	ldr	w1, [x20, #2536]
  404868:	ldr	w0, [x0, #2784]
  40486c:	str	w2, [sp, #216]
  404870:	cmp	w0, w1
  404874:	b.eq	4051bc <ferror@plt+0x35cc>  // b.none
  404878:	ldr	w0, [sp, #216]
  40487c:	cbz	w0, 405140 <ferror@plt+0x3550>
  404880:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  404884:	ldr	w3, [x20, #2536]
  404888:	mov	x1, #0x18                  	// #24
  40488c:	mov	x0, #0x1                   	// #1
  404890:	ldr	x2, [x2, #2608]
  404894:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404898:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  40489c:	adrp	x25, 425000 <ferror@plt+0x23410>
  4048a0:	cmp	x2, #0x0
  4048a4:	add	x25, x25, #0xfc0
  4048a8:	cinc	w26, w3, eq  // eq = none
  4048ac:	str	w26, [sp, #220]
  4048b0:	bl	401920 <calloc@plt>
  4048b4:	mov	x24, x0
  4048b8:	mov	w1, #0x8                   	// #8
  4048bc:	str	x0, [sp, #224]
  4048c0:	bl	419728 <ferror@plt+0x17b38>
  4048c4:	mov	w2, #0x1                   	// #1
  4048c8:	stp	w2, w26, [x24, #4]
  4048cc:	mov	x1, #0x4                   	// #4
  4048d0:	mov	w0, w26
  4048d4:	bl	401920 <calloc@plt>
  4048d8:	str	x0, [x24, #16]
  4048dc:	ldr	w1, [x21, #2740]
  4048e0:	adrp	x24, 425000 <ferror@plt+0x23410>
  4048e4:	add	x24, x24, #0xfd0
  4048e8:	str	x0, [sp, #208]
  4048ec:	cmp	w1, #0x0
  4048f0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4048f4:	csel	x2, x25, x24, ne  // ne = any
  4048f8:	add	x0, x0, #0x170
  4048fc:	adrp	x1, 425000 <ferror@plt+0x23410>
  404900:	add	x1, x1, #0xff0
  404904:	bl	401ed0 <ferror@plt+0x2e0>
  404908:	ldrb	w0, [x20, #2544]
  40490c:	cbz	w0, 40522c <ferror@plt+0x363c>
  404910:	ldr	w1, [x21, #2740]
  404914:	adrp	x0, 426000 <ferror@plt+0x24410>
  404918:	mov	w2, w26
  40491c:	add	x0, x0, #0x20
  404920:	cmp	w1, #0x0
  404924:	csel	x1, x25, x24, ne  // ne = any
  404928:	bl	412958 <ferror@plt+0x10d68>
  40492c:	ldrb	w0, [x20, #2544]
  404930:	cbnz	w0, 4052a8 <ferror@plt+0x36b8>
  404934:	ldr	w25, [sp, #220]
  404938:	cmp	w25, #0x0
  40493c:	b.le	4052cc <ferror@plt+0x36dc>
  404940:	ldr	x24, [sp, #208]
  404944:	mov	x21, #0x0                   	// #0
  404948:	mov	w0, #0x0                   	// #0
  40494c:	bl	412510 <ferror@plt+0x10920>
  404950:	str	wzr, [x24, x21, lsl #2]
  404954:	add	x21, x21, #0x1
  404958:	cmp	w25, w21
  40495c:	b.gt	404948 <ferror@plt+0x2d58>
  404960:	ldr	w0, [sp, #220]
  404964:	str	w0, [sp, #216]
  404968:	bl	411c38 <ferror@plt+0x10048>
  40496c:	ldrb	w0, [x20, #2544]
  404970:	cbz	w0, 404754 <ferror@plt+0x2b64>
  404974:	adrp	x0, 426000 <ferror@plt+0x24410>
  404978:	add	x0, x0, #0x98
  40497c:	bl	412988 <ferror@plt+0x10d98>
  404980:	b	404754 <ferror@plt+0x2b64>
  404984:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  404988:	str	w28, [sp, #152]
  40498c:	ldr	w0, [x0, #2740]
  404990:	cbz	w0, 404fdc <ferror@plt+0x33ec>
  404994:	ldr	w0, [sp, #152]
  404998:	cbz	w0, 404f74 <ferror@plt+0x3384>
  40499c:	ldr	w0, [sp, #220]
  4049a0:	add	x20, sp, #0x918
  4049a4:	add	x1, x20, #0x4
  4049a8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4049ac:	sub	w0, w0, #0x2
  4049b0:	str	x1, [sp, #200]
  4049b4:	add	x0, x0, #0x1
  4049b8:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4049bc:	adrp	x24, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4049c0:	add	x21, sp, #0x510
  4049c4:	lsl	x0, x0, #2
  4049c8:	str	x0, [sp, #144]
  4049cc:	add	x0, x2, #0xa30
  4049d0:	str	x0, [sp, #160]
  4049d4:	add	x0, x1, #0xfb0
  4049d8:	str	x0, [sp, #176]
  4049dc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4049e0:	add	x0, x0, #0x9c8
  4049e4:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4049e8:	add	x24, x24, #0x2d8
  4049ec:	add	x1, x1, #0x9e8
  4049f0:	add	x25, sp, #0x108
  4049f4:	str	x0, [sp, #168]
  4049f8:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4049fc:	add	x0, x0, #0x2e0
  404a00:	mov	x26, #0x0                   	// #0
  404a04:	str	x1, [sp, #96]
  404a08:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  404a0c:	add	x1, x1, #0x9e4
  404a10:	str	x1, [sp, #184]
  404a14:	str	x0, [sp, #192]
  404a18:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  404a1c:	add	x0, x0, #0x9e0
  404a20:	str	x0, [sp, #136]
  404a24:	nop
  404a28:	ldr	x0, [sp, #96]
  404a2c:	ldr	w0, [x0]
  404a30:	cmp	w0, #0x0
  404a34:	b.le	404a50 <ferror@plt+0x2e60>
  404a38:	sub	w0, w0, #0x1
  404a3c:	mov	w1, #0x0                   	// #0
  404a40:	add	x2, x0, #0x1
  404a44:	ldr	x0, [sp, #200]
  404a48:	lsl	x2, x2, #2
  404a4c:	bl	401900 <memset@plt>
  404a50:	ldr	x0, [sp, #168]
  404a54:	add	x3, x26, #0x1
  404a58:	add	w26, w26, #0x1
  404a5c:	str	x3, [sp, #128]
  404a60:	ldr	x1, [x0]
  404a64:	ldr	x0, [sp, #176]
  404a68:	ldr	x2, [x0]
  404a6c:	ldr	w0, [x24]
  404a70:	ldr	x2, [x2, x3, lsl #3]
  404a74:	str	w26, [sp, #244]
  404a78:	str	x2, [sp, #104]
  404a7c:	ldr	w1, [x1, x3, lsl #2]
  404a80:	str	w1, [sp, #116]
  404a84:	cbnz	w0, 404db4 <ferror@plt+0x31c4>
  404a88:	ldr	w1, [sp, #116]
  404a8c:	mov	x3, x21
  404a90:	ldr	x0, [sp, #104]
  404a94:	mov	x2, x25
  404a98:	bl	404300 <ferror@plt+0x2710>
  404a9c:	ldr	x0, [sp, #96]
  404aa0:	ldr	w1, [x0]
  404aa4:	cmp	w1, #0x0
  404aa8:	b.le	404f1c <ferror@plt+0x332c>
  404aac:	adrp	x0, 426000 <ferror@plt+0x24410>
  404ab0:	add	x0, x0, #0xe0
  404ab4:	mov	w26, #0x0                   	// #0
  404ab8:	str	x0, [sp, #120]
  404abc:	mov	w0, w26
  404ac0:	mov	x28, #0x1                   	// #1
  404ac4:	mov	x26, x19
  404ac8:	mov	w27, #0x0                   	// #0
  404acc:	mov	w19, w0
  404ad0:	b	404bcc <ferror@plt+0x2fdc>
  404ad4:	ldr	w1, [sp, #116]
  404ad8:	mov	x3, x26
  404adc:	ldr	x0, [sp, #104]
  404ae0:	mov	w2, w28
  404ae4:	bl	404148 <ferror@plt+0x2558>
  404ae8:	mov	w5, w0
  404aec:	add	x4, sp, #0x100
  404af0:	mov	x0, x26
  404af4:	add	x3, sp, #0xf8
  404af8:	mov	x2, x23
  404afc:	add	x1, sp, #0x104
  404b00:	str	w5, [sp, #260]
  404b04:	bl	403520 <ferror@plt+0x1930>
  404b08:	mov	x26, x0
  404b0c:	ldr	w3, [sp, #248]
  404b10:	add	x5, sp, #0xfc
  404b14:	ldr	w4, [sp, #256]
  404b18:	mov	x2, x23
  404b1c:	ldr	w1, [sp, #260]
  404b20:	bl	403bf0 <ferror@plt+0x2000>
  404b24:	ldr	w9, [sp, #112]
  404b28:	cbz	w0, 404b74 <ferror@plt+0x2f84>
  404b2c:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404b30:	ldr	w5, [sp, #152]
  404b34:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404b38:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  404b3c:	ldr	w2, [x3, #2688]
  404b40:	add	w5, w5, #0x1
  404b44:	ldr	w1, [sp, #260]
  404b48:	str	w5, [sp, #152]
  404b4c:	add	w2, w2, w1
  404b50:	ldr	w5, [x0, #2484]
  404b54:	str	w2, [x3, #2688]
  404b58:	ldr	w0, [x4, #3180]
  404b5c:	cmp	w5, #0x0
  404b60:	ldr	w3, [sp, #248]
  404b64:	add	w0, w0, w3
  404b68:	str	w0, [x4, #3180]
  404b6c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404b70:	b.gt	404df4 <ferror@plt+0x3204>
  404b74:	ldr	w0, [x24]
  404b78:	ldr	w3, [sp, #252]
  404b7c:	str	w3, [x20, x28, lsl #2]
  404b80:	cbnz	w0, 404d6c <ferror@plt+0x317c>
  404b84:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  404b88:	add	w19, w19, #0x1
  404b8c:	mov	x5, #0x1128                	// #4392
  404b90:	add	x4, sp, x5
  404b94:	ldr	w0, [x2, #2548]
  404b98:	sxtw	x1, w19
  404b9c:	add	w0, w0, #0x1
  404ba0:	str	w0, [x2, #2548]
  404ba4:	mov	w0, #0x1                   	// #1
  404ba8:	str	w3, [x4, x1, lsl #2]
  404bac:	str	w0, [x22, x1, lsl #2]
  404bb0:	ldr	x0, [sp, #96]
  404bb4:	add	w27, w27, #0x1
  404bb8:	str	wzr, [x21, x28, lsl #2]
  404bbc:	ldr	w1, [x0]
  404bc0:	add	x28, x28, #0x1
  404bc4:	cmp	w1, w28
  404bc8:	b.lt	404c34 <ferror@plt+0x3044>  // b.tstop
  404bcc:	ldr	w2, [x25, x28, lsl #2]
  404bd0:	str	w28, [sp, #112]
  404bd4:	cbz	w2, 404bc0 <ferror@plt+0x2fd0>
  404bd8:	ldr	w0, [x21, x28, lsl #2]
  404bdc:	str	wzr, [x25, x28, lsl #2]
  404be0:	cbz	w0, 404ad4 <ferror@plt+0x2ee4>
  404be4:	ldr	w1, [x24]
  404be8:	ldr	w3, [x20, w0, sxtw #2]
  404bec:	str	w3, [x20, x28, lsl #2]
  404bf0:	cbnz	w1, 404d88 <ferror@plt+0x3198>
  404bf4:	mov	x4, #0x1128                	// #4392
  404bf8:	add	x2, sp, x4
  404bfc:	mov	w1, #0x0                   	// #0
  404c00:	ldr	w0, [x2, #4]!
  404c04:	add	w1, w1, #0x1
  404c08:	cmp	w0, w3
  404c0c:	b.ne	404c00 <ferror@plt+0x3010>  // b.any
  404c10:	ldr	x2, [sp, #136]
  404c14:	sxtw	x1, w1
  404c18:	ldr	w0, [x2]
  404c1c:	add	w0, w0, #0x1
  404c20:	str	w0, [x2]
  404c24:	ldr	w0, [x22, x1, lsl #2]
  404c28:	add	w0, w0, #0x1
  404c2c:	str	w0, [x22, x1, lsl #2]
  404c30:	b	404bb0 <ferror@plt+0x2fc0>
  404c34:	mov	w0, w19
  404c38:	mov	x19, x26
  404c3c:	mov	w26, w0
  404c40:	ldr	x2, [sp, #192]
  404c44:	ldr	w0, [sp, #244]
  404c48:	ldr	w1, [x2]
  404c4c:	add	w1, w1, w27
  404c50:	str	w1, [x2]
  404c54:	ldr	w1, [sp, #156]
  404c58:	cmp	w0, w1
  404c5c:	b.gt	404da8 <ferror@plt+0x31b8>
  404c60:	ldr	x0, [sp, #160]
  404c64:	ldr	x0, [x0]
  404c68:	cbz	x0, 404c88 <ferror@plt+0x3098>
  404c6c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404c70:	ldrsw	x2, [sp, #244]
  404c74:	ldrsw	x3, [x1, #3136]
  404c78:	ldr	w3, [x20, x3, lsl #2]
  404c7c:	str	w3, [x0, x2, lsl #2]
  404c80:	ldrsw	x0, [x1, #3136]
  404c84:	str	wzr, [x20, x0, lsl #2]
  404c88:	ldr	x0, [sp, #184]
  404c8c:	ldr	w0, [x0]
  404c90:	cbnz	w0, 404e20 <ferror@plt+0x3230>
  404c94:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  404c98:	ldr	w1, [sp, #244]
  404c9c:	ldr	w3, [x0, #2740]
  404ca0:	cbnz	w3, 404de4 <ferror@plt+0x31f4>
  404ca4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404ca8:	ldr	w0, [x0, #2744]
  404cac:	cmp	w0, w1
  404cb0:	b.eq	404e0c <ferror@plt+0x321c>  // b.none
  404cb4:	cbz	w26, 404fd4 <ferror@plt+0x33e4>
  404cb8:	sub	w4, w26, #0x1
  404cbc:	mov	x0, #0x0                   	// #0
  404cc0:	add	x4, x4, #0x1
  404cc4:	mov	w26, #0x0                   	// #0
  404cc8:	lsl	x4, x4, #2
  404ccc:	nop
  404cd0:	mov	x2, #0x1128                	// #4392
  404cd4:	add	x2, sp, x2
  404cd8:	add	x5, x0, x2
  404cdc:	add	x2, x22, x0
  404ce0:	add	x0, x0, #0x4
  404ce4:	ldr	w2, [x2, #4]
  404ce8:	cmp	w26, w2
  404cec:	b.ge	404cf8 <ferror@plt+0x3108>  // b.tcont
  404cf0:	ldr	w3, [x5, #4]
  404cf4:	mov	w26, w2
  404cf8:	cmp	x4, x0
  404cfc:	b.ne	404cd0 <ferror@plt+0x30e0>  // b.any
  404d00:	mov	w4, w26
  404d04:	mov	w2, w27
  404d08:	mov	x0, x20
  404d0c:	bl	41cd90 <ferror@plt+0x1b1a0>
  404d10:	ldr	x26, [sp, #128]
  404d14:	ldr	w0, [sp, #152]
  404d18:	cmp	w0, w26
  404d1c:	b.gt	404a28 <ferror@plt+0x2e38>
  404d20:	ldr	x0, [sp, #232]
  404d24:	ldr	w0, [x0, #2532]
  404d28:	cbnz	w0, 404f80 <ferror@plt+0x3390>
  404d2c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  404d30:	ldr	w0, [x0, #2740]
  404d34:	cbz	w0, 405150 <ferror@plt+0x3560>
  404d38:	mov	x0, x23
  404d3c:	bl	401a30 <free@plt>
  404d40:	mov	x0, x19
  404d44:	bl	401a30 <free@plt>
  404d48:	mov	x12, #0x1530                	// #5424
  404d4c:	ldp	x29, x30, [sp]
  404d50:	ldp	x19, x20, [sp, #16]
  404d54:	ldp	x21, x22, [sp, #32]
  404d58:	ldp	x23, x24, [sp, #48]
  404d5c:	ldp	x25, x26, [sp, #64]
  404d60:	ldp	x27, x28, [sp, #80]
  404d64:	add	sp, sp, x12
  404d68:	ret
  404d6c:	adrp	x0, 466000 <ferror@plt+0x64410>
  404d70:	mov	w2, w9
  404d74:	ldr	x1, [sp, #120]
  404d78:	ldr	x0, [x0, #3312]
  404d7c:	bl	401bc0 <fprintf@plt>
  404d80:	ldr	w3, [sp, #252]
  404d84:	b	404b84 <ferror@plt+0x2f94>
  404d88:	adrp	x0, 466000 <ferror@plt+0x64410>
  404d8c:	mov	w2, w28
  404d90:	ldr	x1, [sp, #120]
  404d94:	str	w3, [sp, #112]
  404d98:	ldr	x0, [x0, #3312]
  404d9c:	bl	401bc0 <fprintf@plt>
  404da0:	ldr	w3, [sp, #112]
  404da4:	b	404bf4 <ferror@plt+0x3004>
  404da8:	mov	x1, x20
  404dac:	bl	403448 <ferror@plt+0x1858>
  404db0:	b	404c60 <ferror@plt+0x3070>
  404db4:	adrp	x0, 466000 <ferror@plt+0x64410>
  404db8:	mov	w2, #0x5                   	// #5
  404dbc:	adrp	x1, 426000 <ferror@plt+0x24410>
  404dc0:	add	x1, x1, #0xd0
  404dc4:	ldr	x26, [x0, #3312]
  404dc8:	mov	x0, #0x0                   	// #0
  404dcc:	bl	401ae0 <dcgettext@plt>
  404dd0:	mov	x1, x0
  404dd4:	ldr	w2, [sp, #244]
  404dd8:	mov	x0, x26
  404ddc:	bl	401bc0 <fprintf@plt>
  404de0:	b	404a88 <ferror@plt+0x2e98>
  404de4:	mov	w2, w27
  404de8:	mov	x0, x20
  404dec:	bl	41d838 <ferror@plt+0x1bc48>
  404df0:	b	404d10 <ferror@plt+0x3120>
  404df4:	mov	x2, x23
  404df8:	mov	x0, x26
  404dfc:	str	w9, [sp, #112]
  404e00:	bl	402fe0 <ferror@plt+0x13f0>
  404e04:	ldr	w9, [sp, #112]
  404e08:	b	404b74 <ferror@plt+0x2f84>
  404e0c:	mov	w3, #0xffff8002            	// #-32766
  404e10:	mov	w2, #0x0                   	// #0
  404e14:	mov	w1, #0x0                   	// #0
  404e18:	bl	41d900 <ferror@plt+0x1bd10>
  404e1c:	b	404d10 <ferror@plt+0x3120>
  404e20:	ldr	x27, [sp, #224]
  404e24:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  404e28:	ldr	x0, [sp, #208]
  404e2c:	add	x28, x26, #0x9f0
  404e30:	ldp	w1, w2, [x27, #4]
  404e34:	add	w1, w1, #0x1
  404e38:	str	w1, [x27, #4]
  404e3c:	mul	w1, w1, w2
  404e40:	lsl	x1, x1, #2
  404e44:	bl	401950 <realloc@plt>
  404e48:	ldrb	w1, [x26, #2544]
  404e4c:	str	x0, [x27, #16]
  404e50:	str	x0, [sp, #208]
  404e54:	cbnz	w1, 404f58 <ferror@plt+0x3368>
  404e58:	ldr	x0, [sp, #208]
  404e5c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404e60:	ldr	w3, [sp, #216]
  404e64:	ldr	w2, [sp, #244]
  404e68:	add	x26, x0, w3, sxtw #2
  404e6c:	sxtw	x27, w3
  404e70:	ldr	w0, [x1, #2744]
  404e74:	add	w3, w3, #0x1
  404e78:	str	w3, [sp, #216]
  404e7c:	cmp	w2, w0
  404e80:	b.eq	404f38 <ferror@plt+0x3348>  // b.none
  404e84:	bl	412510 <ferror@plt+0x10920>
  404e88:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404e8c:	ldr	w0, [x1, #2744]
  404e90:	ldr	x1, [sp, #208]
  404e94:	str	w0, [x1, x27, lsl #2]
  404e98:	ldr	w0, [sp, #220]
  404e9c:	add	x26, x26, #0x4
  404ea0:	mov	x27, #0x0                   	// #0
  404ea4:	cmp	w0, #0x1
  404ea8:	b.le	404f00 <ferror@plt+0x3310>
  404eac:	nop
  404eb0:	add	x0, x20, x27
  404eb4:	ldr	w0, [x0, #4]
  404eb8:	cbnz	w0, 404ec4 <ferror@plt+0x32d4>
  404ebc:	ldr	w0, [sp, #244]
  404ec0:	neg	w0, w0
  404ec4:	bl	412510 <ferror@plt+0x10920>
  404ec8:	add	x0, x20, x27
  404ecc:	ldr	w0, [x0, #4]
  404ed0:	cbnz	w0, 404edc <ferror@plt+0x32ec>
  404ed4:	ldr	w0, [sp, #244]
  404ed8:	neg	w0, w0
  404edc:	str	w0, [x26, x27]
  404ee0:	add	x27, x27, #0x4
  404ee4:	ldr	x0, [sp, #144]
  404ee8:	cmp	x0, x27
  404eec:	b.ne	404eb0 <ferror@plt+0x32c0>  // b.any
  404ef0:	ldp	w1, w0, [sp, #216]
  404ef4:	sub	w0, w0, #0x1
  404ef8:	add	w0, w1, w0
  404efc:	str	w0, [sp, #216]
  404f00:	bl	411c38 <ferror@plt+0x10048>
  404f04:	ldrb	w0, [x28]
  404f08:	cbz	w0, 404d10 <ferror@plt+0x3120>
  404f0c:	adrp	x0, 426000 <ferror@plt+0x24410>
  404f10:	add	x0, x0, #0x98
  404f14:	bl	412988 <ferror@plt+0x10d98>
  404f18:	b	404d10 <ferror@plt+0x3120>
  404f1c:	mov	w27, #0x0                   	// #0
  404f20:	mov	w26, #0x0                   	// #0
  404f24:	b	404c40 <ferror@plt+0x3050>
  404f28:	mov	x2, x23
  404f2c:	mov	x0, x19
  404f30:	bl	402fe0 <ferror@plt+0x13f0>
  404f34:	b	40481c <ferror@plt+0x2c2c>
  404f38:	neg	w0, w2
  404f3c:	bl	412510 <ferror@plt+0x10920>
  404f40:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404f44:	ldr	w0, [x1, #2744]
  404f48:	ldr	x1, [sp, #208]
  404f4c:	neg	w0, w0
  404f50:	str	w0, [x1, x27, lsl #2]
  404f54:	b	404e98 <ferror@plt+0x32a8>
  404f58:	adrp	x0, 440000 <ferror@plt+0x3e410>
  404f5c:	add	x0, x0, #0x800
  404f60:	bl	412988 <ferror@plt+0x10d98>
  404f64:	b	404e58 <ferror@plt+0x3268>
  404f68:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  404f6c:	ldr	w0, [x0, #2740]
  404f70:	cbz	w0, 4052b8 <ferror@plt+0x36c8>
  404f74:	ldr	x0, [sp, #232]
  404f78:	ldr	w0, [x0, #2532]
  404f7c:	cbz	w0, 404d38 <ferror@plt+0x3148>
  404f80:	bl	411b68 <ferror@plt+0xff78>
  404f84:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404f88:	ldrb	w0, [x0, #3164]
  404f8c:	cbnz	w0, 405260 <ferror@plt+0x3670>
  404f90:	ldr	x0, [sp, #224]
  404f94:	cbz	x0, 404d38 <ferror@plt+0x3148>
  404f98:	bl	419748 <ferror@plt+0x17b58>
  404f9c:	b	404d38 <ferror@plt+0x3148>
  404fa0:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  404fa4:	ldr	x0, [x20, #2624]
  404fa8:	ldr	w0, [x0, #4]
  404fac:	bl	413278 <ferror@plt+0x11688>
  404fb0:	mov	w2, #0x5                   	// #5
  404fb4:	adrp	x1, 425000 <ferror@plt+0x23410>
  404fb8:	mov	x0, #0x0                   	// #0
  404fbc:	add	x1, x1, #0xfe0
  404fc0:	bl	401ae0 <dcgettext@plt>
  404fc4:	adrp	x1, 466000 <ferror@plt+0x64410>
  404fc8:	ldr	x1, [x1, #3312]
  404fcc:	bl	4017a0 <fputs@plt>
  404fd0:	b	4046e8 <ferror@plt+0x2af8>
  404fd4:	mov	w3, w26
  404fd8:	b	404d00 <ferror@plt+0x3110>
  404fdc:	mov	w0, w28
  404fe0:	add	w0, w0, #0x1
  404fe4:	str	w0, [sp, #152]
  404fe8:	adrp	x27, 468000 <stdin@@GLIBC_2.17+0x1300>
  404fec:	adrp	x24, 46a000 <stdin@@GLIBC_2.17+0x3300>
  404ff0:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  404ff4:	ldr	w1, [x27, #2596]
  404ff8:	cmp	w1, #0x0
  404ffc:	b.le	40504c <ferror@plt+0x345c>
  405000:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  405004:	mov	x20, #0x1                   	// #1
  405008:	ldr	x2, [x24, #2704]
  40500c:	add	x3, x3, #0xabc
  405010:	ldr	x4, [x26, #2504]
  405014:	b	405024 <ferror@plt+0x3434>
  405018:	add	x20, x20, #0x1
  40501c:	cmp	w1, w20
  405020:	b.lt	40504c <ferror@plt+0x345c>  // b.tstop
  405024:	ldr	w0, [x2, x20, lsl #2]
  405028:	cbnz	w0, 405018 <ferror@plt+0x3428>
  40502c:	ldr	w0, [x4, x20, lsl #2]
  405030:	cbz	w0, 4050dc <ferror@plt+0x34ec>
  405034:	ldr	w0, [x3]
  405038:	add	x20, x20, #0x1
  40503c:	cmp	w1, w20
  405040:	add	w0, w0, #0x1
  405044:	str	w0, [x3]
  405048:	b.ge	405024 <ferror@plt+0x3434>  // b.tcont
  40504c:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  405050:	add	w21, w1, #0x1
  405054:	str	w21, [x27, #2596]
  405058:	ldr	w0, [x0, #2752]
  40505c:	cmp	w21, w0
  405060:	b.ge	40529c <ferror@plt+0x36ac>  // b.tcont
  405064:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  405068:	sxtw	x27, w21
  40506c:	mov	x1, #0x4                   	// #4
  405070:	mov	w0, #0x1                   	// #1
  405074:	ldr	x20, [x2, #4016]
  405078:	bl	411d48 <ferror@plt+0x10158>
  40507c:	mov	x2, #0x4                   	// #4
  405080:	mov	x1, #0x0                   	// #0
  405084:	adrp	x3, 411000 <ferror@plt+0xf410>
  405088:	add	x3, x3, #0xad8
  40508c:	str	x0, [x20, x27, lsl #3]
  405090:	add	x0, x19, x2
  405094:	sbfiz	x20, x21, #3, #32
  405098:	bl	401830 <qsort@plt>
  40509c:	ldr	x2, [x26, #2504]
  4050a0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4050a4:	ldr	x1, [x24, #2704]
  4050a8:	str	wzr, [x2, x27, lsl #2]
  4050ac:	str	wzr, [x1, x27, lsl #2]
  4050b0:	ldr	w0, [x0, #2864]
  4050b4:	cbnz	w0, 40521c <ferror@plt+0x362c>
  4050b8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4050bc:	ldr	x0, [x0, #3432]
  4050c0:	str	wzr, [x0, x20]
  4050c4:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4050c8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4050cc:	ldr	x1, [x1, #2776]
  4050d0:	str	wzr, [x1, x27, lsl #2]
  4050d4:	str	w21, [x0, #2744]
  4050d8:	b	405124 <ferror@plt+0x3534>
  4050dc:	mov	x2, #0x4                   	// #4
  4050e0:	mov	x1, #0x0                   	// #0
  4050e4:	add	x0, x19, x2
  4050e8:	adrp	x3, 411000 <ferror@plt+0xf410>
  4050ec:	add	x3, x3, #0xad8
  4050f0:	bl	401830 <qsort@plt>
  4050f4:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  4050f8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4050fc:	add	x1, x1, #0xa0
  405100:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  405104:	ldr	w3, [x4, #2560]
  405108:	mov	w2, #0x5                   	// #5
  40510c:	str	w20, [x0, #2744]
  405110:	mov	x0, #0x0                   	// #0
  405114:	add	w3, w3, #0x1
  405118:	str	w3, [x4, #2560]
  40511c:	bl	401ae0 <dcgettext@plt>
  405120:	bl	411cf0 <ferror@plt+0x10100>
  405124:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  405128:	str	w25, [sp, #156]
  40512c:	ldr	w0, [x1, #3180]
  405130:	add	w0, w0, #0x1
  405134:	str	w0, [x1, #3180]
  405138:	b	40499c <ferror@plt+0x2dac>
  40513c:	b.eq	4051e8 <ferror@plt+0x35f8>  // b.none
  405140:	str	xzr, [sp, #208]
  405144:	str	wzr, [sp, #220]
  405148:	str	xzr, [sp, #224]
  40514c:	b	404754 <ferror@plt+0x2b64>
  405150:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  405154:	bl	41c480 <ferror@plt+0x1a890>
  405158:	ldr	w0, [x20, #2488]
  40515c:	cmp	w0, #0x0
  405160:	b.le	4051b4 <ferror@plt+0x35c4>
  405164:	adrp	x25, 46c000 <stdin@@GLIBC_2.17+0x5300>
  405168:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40516c:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  405170:	adrp	x21, 46c000 <stdin@@GLIBC_2.17+0x5300>
  405174:	add	x20, x20, #0x9b8
  405178:	add	x25, x25, #0x2e8
  40517c:	add	x24, x24, #0x2d8
  405180:	add	x22, x22, #0x1f8
  405184:	add	x21, x21, #0xad0
  405188:	sxtw	x0, w0
  40518c:	ldr	w3, [x25, x0, lsl #2]
  405190:	ldr	w2, [x24, x0, lsl #2]
  405194:	ldr	w1, [x22, x0, lsl #2]
  405198:	ldr	w0, [x21, x0, lsl #2]
  40519c:	bl	41bce8 <ferror@plt+0x1a0f8>
  4051a0:	ldr	w0, [x20]
  4051a4:	sub	w0, w0, #0x1
  4051a8:	str	w0, [x20]
  4051ac:	cmp	w0, #0x0
  4051b0:	b.gt	405188 <ferror@plt+0x3598>
  4051b4:	bl	41bb00 <ferror@plt+0x19f10>
  4051b8:	b	404d38 <ferror@plt+0x3148>
  4051bc:	ldr	w1, [x21, #3120]
  4051c0:	mov	w2, w2
  4051c4:	cmp	w0, w1
  4051c8:	cbz	w2, 40513c <ferror@plt+0x354c>
  4051cc:	b.eq	4051e8 <ferror@plt+0x35f8>  // b.none
  4051d0:	cmp	w0, #0x0
  4051d4:	ccmp	w0, w1, #0x0, gt
  4051d8:	b.gt	404880 <ferror@plt+0x2c90>
  4051dc:	sub	w1, w0, #0x1
  4051e0:	tst	w1, w0
  4051e4:	b.ne	404880 <ferror@plt+0x2c90>  // b.any
  4051e8:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4051ec:	mov	x1, #0x4                   	// #4
  4051f0:	ldr	w0, [x0, #2752]
  4051f4:	bl	411d48 <ferror@plt+0x10158>
  4051f8:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4051fc:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  405200:	ldr	w1, [x1, #2740]
  405204:	str	x0, [x2, #2608]
  405208:	cbnz	w1, 404704 <ferror@plt+0x2b14>
  40520c:	ldr	x0, [sp, #232]
  405210:	ldr	w0, [x0, #2532]
  405214:	str	w0, [sp, #216]
  405218:	b	404878 <ferror@plt+0x2c88>
  40521c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  405220:	ldr	x0, [x0, #3432]
  405224:	str	xzr, [x0, x27, lsl #3]
  405228:	b	4050c4 <ferror@plt+0x34d4>
  40522c:	ldr	w1, [sp, #220]
  405230:	adrp	x0, 426000 <ferror@plt+0x24410>
  405234:	add	x0, x0, #0x48
  405238:	bl	4128c8 <ferror@plt+0x10cd8>
  40523c:	ldr	w1, [x21, #2740]
  405240:	adrp	x0, 426000 <ferror@plt+0x24410>
  405244:	add	x0, x0, #0x78
  405248:	cmp	w1, #0x0
  40524c:	csel	x1, x25, x24, ne  // ne = any
  405250:	bl	412918 <ferror@plt+0x10d28>
  405254:	b	40492c <ferror@plt+0x2d3c>
  405258:	add	x3, sp, #0x918
  40525c:	b	40472c <ferror@plt+0x2b3c>
  405260:	ldr	x20, [sp, #224]
  405264:	mov	x0, x20
  405268:	bl	41a1b8 <ferror@plt+0x185c8>
  40526c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  405270:	mov	x1, x20
  405274:	add	x0, x0, #0x1d8
  405278:	bl	419bf0 <ferror@plt+0x18000>
  40527c:	tbz	w0, #31, 404f90 <ferror@plt+0x33a0>
  405280:	adrp	x1, 426000 <ferror@plt+0x24410>
  405284:	add	x1, x1, #0xe8
  405288:	mov	w2, #0x5                   	// #5
  40528c:	mov	x0, #0x0                   	// #0
  405290:	bl	401ae0 <dcgettext@plt>
  405294:	bl	411cb8 <ferror@plt+0x100c8>
  405298:	b	404f90 <ferror@plt+0x33a0>
  40529c:	bl	403ac0 <ferror@plt+0x1ed0>
  4052a0:	ldr	w21, [x27, #2596]
  4052a4:	b	405064 <ferror@plt+0x3474>
  4052a8:	adrp	x0, 440000 <ferror@plt+0x3e410>
  4052ac:	add	x0, x0, #0x800
  4052b0:	bl	412988 <ferror@plt+0x10d98>
  4052b4:	b	404934 <ferror@plt+0x2d44>
  4052b8:	ldr	w0, [sp, #156]
  4052bc:	add	w25, w0, #0x1
  4052c0:	mov	w0, #0x1                   	// #1
  4052c4:	str	w0, [sp, #152]
  4052c8:	b	404fe8 <ferror@plt+0x33f8>
  4052cc:	str	wzr, [sp, #216]
  4052d0:	b	404968 <ferror@plt+0x2d78>
  4052d4:	nop
  4052d8:	adrp	x15, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4052dc:	ldr	w0, [x15, #3140]
  4052e0:	cmp	w0, #0x0
  4052e4:	b.le	40538c <ferror@plt+0x379c>
  4052e8:	adrp	x13, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4052ec:	adrp	x16, 468000 <stdin@@GLIBC_2.17+0x1300>
  4052f0:	adrp	x11, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4052f4:	add	x15, x15, #0xc44
  4052f8:	ldr	x5, [x13, #664]
  4052fc:	add	x16, x16, #0x9d8
  405300:	add	x11, x11, #0xae0
  405304:	mov	x7, #0x4                   	// #4
  405308:	mov	w14, #0x1                   	// #1
  40530c:	adrp	x17, 46a000 <stdin@@GLIBC_2.17+0x3300>
  405310:	ldr	x0, [x16]
  405314:	add	x12, x5, x7
  405318:	ldr	w6, [x5, x7]
  40531c:	ldr	w9, [x0, x7]
  405320:	cmp	w6, #0x0
  405324:	b.le	4053bc <ferror@plt+0x37cc>
  405328:	sxtw	x0, w9
  40532c:	add	x10, x17, #0xc38
  405330:	mov	w1, #0x0                   	// #0
  405334:	mov	w4, #0x0                   	// #0
  405338:	ldr	x2, [x10]
  40533c:	add	w8, w9, w4
  405340:	ldrb	w3, [x2, x0]
  405344:	ldr	w3, [x11, x3, lsl #2]
  405348:	cmp	w3, #0x0
  40534c:	b.le	405390 <ferror@plt+0x37a0>
  405350:	strb	w3, [x2, w8, sxtw]
  405354:	add	w1, w1, #0x1
  405358:	add	w4, w4, #0x1
  40535c:	add	x0, x0, #0x1
  405360:	ldr	x5, [x13, #664]
  405364:	add	x12, x5, x7
  405368:	ldr	w6, [x5, x7]
  40536c:	cmp	w1, w6
  405370:	b.lt	405338 <ferror@plt+0x3748>  // b.tstop
  405374:	str	w4, [x12]
  405378:	add	w14, w14, #0x1
  40537c:	add	x7, x7, #0x4
  405380:	ldr	w0, [x15]
  405384:	cmp	w0, w14
  405388:	b.ge	405310 <ferror@plt+0x3720>  // b.tcont
  40538c:	ret
  405390:	add	w1, w1, #0x1
  405394:	add	x0, x0, #0x1
  405398:	cmp	w1, w6
  40539c:	b.lt	405338 <ferror@plt+0x3748>  // b.tstop
  4053a0:	str	w4, [x12]
  4053a4:	add	w14, w14, #0x1
  4053a8:	add	x7, x7, #0x4
  4053ac:	ldr	w0, [x15]
  4053b0:	cmp	w0, w14
  4053b4:	b.ge	405310 <ferror@plt+0x3720>  // b.tcont
  4053b8:	b	40538c <ferror@plt+0x379c>
  4053bc:	mov	w4, #0x0                   	// #0
  4053c0:	str	w4, [x12]
  4053c4:	add	w14, w14, #0x1
  4053c8:	add	x7, x7, #0x4
  4053cc:	ldr	w0, [x15]
  4053d0:	cmp	w0, w14
  4053d4:	b.ge	405310 <ferror@plt+0x3720>  // b.tcont
  4053d8:	b	40538c <ferror@plt+0x379c>
  4053dc:	nop
  4053e0:	cmp	w2, #0x0
  4053e4:	mov	x6, x0
  4053e8:	b.le	405444 <ferror@plt+0x3854>
  4053ec:	mov	x4, #0x1                   	// #1
  4053f0:	mov	w0, #0x0                   	// #0
  4053f4:	b	405404 <ferror@plt+0x3814>
  4053f8:	add	x4, x4, #0x1
  4053fc:	cmp	w2, w4
  405400:	b.lt	405440 <ferror@plt+0x3850>  // b.tstop
  405404:	ldr	w3, [x1, x4, lsl #2]
  405408:	cbnz	w3, 4053f8 <ferror@plt+0x3808>
  40540c:	add	w7, w0, #0x1
  405410:	str	w7, [x1, x4, lsl #2]
  405414:	ldr	w3, [x6, x4, lsl #2]
  405418:	cbz	w3, 405430 <ferror@plt+0x3840>
  40541c:	mvn	w5, w0
  405420:	sxtw	x3, w3
  405424:	str	w5, [x1, x3, lsl #2]
  405428:	ldr	w3, [x6, x3, lsl #2]
  40542c:	cbnz	w3, 405420 <ferror@plt+0x3830>
  405430:	add	x4, x4, #0x1
  405434:	mov	w0, w7
  405438:	cmp	w2, w4
  40543c:	b.ge	405404 <ferror@plt+0x3814>  // b.tcont
  405440:	ret
  405444:	mov	w0, #0x0                   	// #0
  405448:	ret
  40544c:	nop
  405450:	mov	w6, w1
  405454:	cmp	w1, #0x0
  405458:	mov	x7, x0
  40545c:	mov	x12, x2
  405460:	mov	x14, x3
  405464:	mov	w15, w4
  405468:	b.le	4055b8 <ferror@plt+0x39c8>
  40546c:	cmp	w5, #0x0
  405470:	adrp	x9, 466000 <ferror@plt+0x64410>
  405474:	cset	w17, ne  // ne = any
  405478:	add	x9, x9, #0xd20
  40547c:	mov	w8, #0x0                   	// #0
  405480:	mov	w16, #0x1                   	// #1
  405484:	nop
  405488:	ldrb	w13, [x7, w8, sxtw]
  40548c:	add	w8, w8, #0x1
  405490:	mov	w2, w8
  405494:	cmp	w13, #0x0
  405498:	ccmp	w17, #0x0, #0x4, eq  // eq = none
  40549c:	csel	w13, w13, w5, eq  // eq = none
  4054a0:	sxtw	x10, w13
  4054a4:	sbfiz	x18, x13, #2, #32
  4054a8:	add	x1, x12, x18
  4054ac:	ldr	w3, [x12, x10, lsl #2]
  4054b0:	ldr	w11, [x14, x10, lsl #2]
  4054b4:	cmp	w3, #0x0
  4054b8:	ccmp	w3, w15, #0x0, ne  // ne = any
  4054bc:	mov	w0, w11
  4054c0:	b.gt	405574 <ferror@plt+0x3984>
  4054c4:	cmp	w6, w2
  4054c8:	b.le	405540 <ferror@plt+0x3950>
  4054cc:	nop
  4054d0:	sxtw	x0, w2
  4054d4:	cbnz	w5, 4055d4 <ferror@plt+0x39e4>
  4054d8:	b	4054ec <ferror@plt+0x38fc>
  4054dc:	add	x0, x0, #0x1
  4054e0:	add	w2, w4, #0x1
  4054e4:	cmp	w6, w0
  4054e8:	b.le	405540 <ferror@plt+0x3950>
  4054ec:	ldrb	w1, [x7, x0]
  4054f0:	mov	w4, w0
  4054f4:	mov	w2, w0
  4054f8:	cmp	w3, w1
  4054fc:	b.lt	405540 <ferror@plt+0x3950>  // b.tstop
  405500:	b.ne	4054dc <ferror@plt+0x38ec>  // b.any
  405504:	ldrb	w1, [x9, x0]
  405508:	cbnz	w1, 4054dc <ferror@plt+0x38ec>
  40550c:	sbfiz	x0, x3, #2, #32
  405510:	str	w13, [x14, w3, sxtw #2]
  405514:	mov	w13, w3
  405518:	str	w3, [x12, x10, lsl #2]
  40551c:	mov	x10, x0
  405520:	strb	w16, [x9, w2, sxtw]
  405524:	ldr	w3, [x12, x0]
  405528:	cmp	w3, #0x0
  40552c:	ccmp	w15, w3, #0x1, ne  // ne = any
  405530:	b.lt	405568 <ferror@plt+0x3978>  // b.tstop
  405534:	sxtw	x10, w13
  405538:	cmp	w6, w2
  40553c:	b.gt	4054d0 <ferror@plt+0x38e0>
  405540:	str	w11, [x14, w3, sxtw #2]
  405544:	lsl	x10, x10, #2
  405548:	sbfiz	x0, x3, #2, #32
  40554c:	cbz	w11, 4055f8 <ferror@plt+0x3a08>
  405550:	str	w3, [x12, w11, sxtw #2]
  405554:	mov	w11, w3
  405558:	ldr	w3, [x12, x0]
  40555c:	cmp	w3, #0x0
  405560:	ccmp	w15, w3, #0x1, ne  // ne = any
  405564:	b.ge	405534 <ferror@plt+0x3944>  // b.tcont
  405568:	ldr	w0, [x14, x18]
  40556c:	add	x1, x12, x10
  405570:	orr	w0, w11, w0
  405574:	cbz	w0, 405580 <ferror@plt+0x3990>
  405578:	str	wzr, [x14, x18]
  40557c:	str	wzr, [x12, w11, sxtw #2]
  405580:	str	wzr, [x1]
  405584:	cmp	w6, w8
  405588:	b.le	4055b8 <ferror@plt+0x39c8>
  40558c:	sxtw	x0, w8
  405590:	b	4055a4 <ferror@plt+0x39b4>
  405594:	strb	wzr, [x9, x0]
  405598:	add	x0, x0, #0x1
  40559c:	cmp	w6, w0
  4055a0:	b.le	4055b8 <ferror@plt+0x39c8>
  4055a4:	ldrb	w1, [x9, x0]
  4055a8:	mov	w8, w0
  4055ac:	cbnz	w1, 405594 <ferror@plt+0x39a4>
  4055b0:	cmp	w6, w0
  4055b4:	b.gt	405488 <ferror@plt+0x3898>
  4055b8:	ret
  4055bc:	ldrb	w1, [x9, x0]
  4055c0:	cbz	w1, 40550c <ferror@plt+0x391c>
  4055c4:	add	x0, x0, #0x1
  4055c8:	add	w2, w4, #0x1
  4055cc:	cmp	w6, w0
  4055d0:	b.le	405540 <ferror@plt+0x3950>
  4055d4:	ldrb	w1, [x7, x0]
  4055d8:	mov	w4, w0
  4055dc:	mov	w2, w0
  4055e0:	cmp	w1, #0x0
  4055e4:	csel	w1, w5, w1, eq  // eq = none
  4055e8:	cmp	w1, w3
  4055ec:	b.gt	405540 <ferror@plt+0x3950>
  4055f0:	b.ne	4055c4 <ferror@plt+0x39d4>  // b.any
  4055f4:	b	4055bc <ferror@plt+0x39cc>
  4055f8:	mov	w11, w3
  4055fc:	b	405524 <ferror@plt+0x3934>
  405600:	sxtw	x0, w0
  405604:	ldr	w4, [x1, x0, lsl #2]
  405608:	ldr	w3, [x2, x0, lsl #2]
  40560c:	cbz	w4, 405618 <ferror@plt+0x3a28>
  405610:	str	w3, [x2, w4, sxtw #2]
  405614:	ldr	w3, [x2, x0, lsl #2]
  405618:	cbz	w3, 405624 <ferror@plt+0x3a34>
  40561c:	ldr	w4, [x1, x0, lsl #2]
  405620:	str	w4, [x1, w3, sxtw #2]
  405624:	str	wzr, [x1, x0, lsl #2]
  405628:	str	wzr, [x2, x0, lsl #2]
  40562c:	ret
  405630:	stp	x29, x30, [sp, #-64]!
  405634:	mov	x29, sp
  405638:	stp	x19, x20, [sp, #16]
  40563c:	mov	x19, x0
  405640:	ldr	x0, [x0, #32]
  405644:	cbz	x0, 40564c <ferror@plt+0x3a5c>
  405648:	bl	405630 <ferror@plt+0x3a40>
  40564c:	adrp	x20, 466000 <ferror@plt+0x64410>
  405650:	ldr	x0, [x20, #3320]
  405654:	bl	401ab0 <fflush@plt>
  405658:	adrp	x0, 466000 <ferror@plt+0x64410>
  40565c:	ldr	x0, [x0, #3312]
  405660:	bl	401ab0 <fflush@plt>
  405664:	add	x0, sp, #0x38
  405668:	bl	401810 <pipe@plt>
  40566c:	cmn	w0, #0x1
  405670:	b.eq	405774 <ferror@plt+0x3b84>  // b.none
  405674:	bl	401840 <fork@plt>
  405678:	cmn	w0, #0x1
  40567c:	b.eq	405710 <ferror@plt+0x3b20>  // b.none
  405680:	cbnz	w0, 405728 <ferror@plt+0x3b38>
  405684:	ldr	w0, [sp, #60]
  405688:	adrp	x20, 466000 <ferror@plt+0x64410>
  40568c:	str	x21, [sp, #32]
  405690:	bl	401990 <close@plt>
  405694:	ldr	x0, [x20, #3328]
  405698:	bl	401aa0 <clearerr@plt>
  40569c:	ldr	w21, [sp, #56]
  4056a0:	ldr	x0, [x20, #3328]
  4056a4:	bl	401880 <fileno@plt>
  4056a8:	mov	w1, w0
  4056ac:	mov	w0, w21
  4056b0:	bl	401b30 <dup2@plt>
  4056b4:	cmn	w0, #0x1
  4056b8:	b.eq	405790 <ferror@plt+0x3ba0>  // b.none
  4056bc:	ldr	w0, [sp, #56]
  4056c0:	bl	401990 <close@plt>
  4056c4:	ldr	x0, [x20, #3328]
  4056c8:	mov	w2, #0x1                   	// #1
  4056cc:	mov	x1, #0x0                   	// #0
  4056d0:	bl	4019b0 <fseek@plt>
  4056d4:	ldr	x1, [x20, #3328]
  4056d8:	mov	w0, #0x20                  	// #32
  4056dc:	bl	401a50 <ungetc@plt>
  4056e0:	ldr	x0, [x20, #3328]
  4056e4:	bl	4018f0 <fgetc@plt>
  4056e8:	ldr	x1, [x19]
  4056ec:	cbz	x1, 4057c8 <ferror@plt+0x3bd8>
  4056f0:	mov	x0, x19
  4056f4:	blr	x1
  4056f8:	cmn	w0, #0x1
  4056fc:	b.eq	405804 <ferror@plt+0x3c14>  // b.none
  405700:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  405704:	mov	w1, #0x1                   	// #1
  405708:	add	x0, x0, #0xaf8
  40570c:	bl	401b20 <longjmp@plt>
  405710:	adrp	x1, 426000 <ferror@plt+0x24410>
  405714:	add	x1, x1, #0x118
  405718:	mov	w2, #0x5                   	// #5
  40571c:	mov	x0, #0x0                   	// #0
  405720:	bl	401ae0 <dcgettext@plt>
  405724:	bl	411cb8 <ferror@plt+0x100c8>
  405728:	ldr	w0, [sp, #56]
  40572c:	bl	401990 <close@plt>
  405730:	ldr	w19, [sp, #60]
  405734:	ldr	x0, [x20, #3320]
  405738:	bl	401880 <fileno@plt>
  40573c:	mov	w1, w0
  405740:	mov	w0, w19
  405744:	bl	401b30 <dup2@plt>
  405748:	cmn	w0, #0x1
  40574c:	b.eq	4057ac <ferror@plt+0x3bbc>  // b.none
  405750:	ldr	w0, [sp, #60]
  405754:	bl	401990 <close@plt>
  405758:	ldr	x0, [x20, #3320]
  40575c:	mov	w2, #0x1                   	// #1
  405760:	mov	x1, #0x0                   	// #0
  405764:	bl	4019b0 <fseek@plt>
  405768:	ldp	x19, x20, [sp, #16]
  40576c:	ldp	x29, x30, [sp], #64
  405770:	ret
  405774:	adrp	x1, 426000 <ferror@plt+0x24410>
  405778:	add	x1, x1, #0x108
  40577c:	mov	w2, #0x5                   	// #5
  405780:	mov	x0, #0x0                   	// #0
  405784:	bl	401ae0 <dcgettext@plt>
  405788:	bl	411cb8 <ferror@plt+0x100c8>
  40578c:	b	405674 <ferror@plt+0x3a84>
  405790:	adrp	x1, 426000 <ferror@plt+0x24410>
  405794:	add	x1, x1, #0x128
  405798:	mov	w2, #0x5                   	// #5
  40579c:	mov	x0, #0x0                   	// #0
  4057a0:	bl	401ae0 <dcgettext@plt>
  4057a4:	bl	411cf0 <ferror@plt+0x10100>
  4057a8:	b	4056bc <ferror@plt+0x3acc>
  4057ac:	adrp	x1, 426000 <ferror@plt+0x24410>
  4057b0:	add	x1, x1, #0x170
  4057b4:	mov	w2, #0x5                   	// #5
  4057b8:	mov	x0, #0x0                   	// #0
  4057bc:	bl	401ae0 <dcgettext@plt>
  4057c0:	bl	411cf0 <ferror@plt+0x10100>
  4057c4:	b	405750 <ferror@plt+0x3b60>
  4057c8:	ldr	x1, [x19, #24]
  4057cc:	ldr	x0, [x1]
  4057d0:	bl	4019e0 <execvp@plt>
  4057d4:	mov	w2, #0x5                   	// #5
  4057d8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4057dc:	mov	x0, #0x0                   	// #0
  4057e0:	add	x1, x1, #0x158
  4057e4:	bl	401ae0 <dcgettext@plt>
  4057e8:	ldr	x1, [x19, #24]
  4057ec:	ldr	x1, [x1]
  4057f0:	bl	4122a8 <ferror@plt+0x106b8>
  4057f4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4057f8:	mov	w1, #0x2                   	// #2
  4057fc:	add	x0, x0, #0xaf8
  405800:	bl	401b20 <longjmp@plt>
  405804:	adrp	x1, 426000 <ferror@plt+0x24410>
  405808:	add	x1, x1, #0x140
  40580c:	mov	w2, #0x5                   	// #5
  405810:	mov	x0, #0x0                   	// #0
  405814:	bl	401ae0 <dcgettext@plt>
  405818:	bl	411cf0 <ferror@plt+0x10100>
  40581c:	b	405700 <ferror@plt+0x3b10>
  405820:	stp	x29, x30, [sp, #-144]!
  405824:	mov	x29, sp
  405828:	stp	x19, x20, [sp, #16]
  40582c:	mov	x19, x0
  405830:	mov	x20, x1
  405834:	mov	x0, #0x28                  	// #40
  405838:	stp	x21, x22, [sp, #32]
  40583c:	str	x23, [sp, #48]
  405840:	stp	x2, x3, [sp, #96]
  405844:	stp	x4, x5, [sp, #112]
  405848:	stp	x6, x7, [sp, #128]
  40584c:	bl	4018b0 <malloc@plt>
  405850:	mov	x22, x0
  405854:	cbz	x0, 405978 <ferror@plt+0x3d88>
  405858:	stp	xzr, xzr, [x22]
  40585c:	stp	xzr, xzr, [x22, #16]
  405860:	str	xzr, [x22, #32]
  405864:	cbz	x19, 405878 <ferror@plt+0x3c88>
  405868:	mov	x0, x19
  40586c:	ldr	x19, [x19, #32]
  405870:	cbnz	x19, 405868 <ferror@plt+0x3c78>
  405874:	str	x22, [x0, #32]
  405878:	mov	x0, #0x48                  	// #72
  40587c:	bl	4018b0 <malloc@plt>
  405880:	str	x0, [x22, #24]
  405884:	mov	x1, x0
  405888:	cbz	x0, 405990 <ferror@plt+0x3da0>
  40588c:	mov	x3, x0
  405890:	mov	w2, #0x1                   	// #1
  405894:	str	w2, [x22, #16]
  405898:	mov	w0, #0xffffffd0            	// #-48
  40589c:	add	x5, sp, #0x60
  4058a0:	add	x19, sp, #0x90
  4058a4:	mov	w21, w0
  4058a8:	mov	w4, #0x8                   	// #8
  4058ac:	str	x20, [x1]
  4058b0:	stp	x19, x19, [sp, #64]
  4058b4:	str	x5, [sp, #80]
  4058b8:	stp	w0, wzr, [sp, #88]
  4058bc:	b	4058ec <ferror@plt+0x3cfc>
  4058c0:	mov	x0, x19
  4058c4:	mov	x19, x5
  4058c8:	str	x5, [sp, #64]
  4058cc:	ldr	x20, [x0]
  4058d0:	cmp	w4, w2
  4058d4:	cbz	x20, 405924 <ferror@plt+0x3d34>
  4058d8:	b.le	405940 <ferror@plt+0x3d50>
  4058dc:	add	w1, w2, #0x1
  4058e0:	str	w1, [x22, #16]
  4058e4:	str	x20, [x3, w2, sxtw #3]
  4058e8:	mov	w2, w1
  4058ec:	add	w1, w21, #0x8
  4058f0:	add	x5, x19, #0x8
  4058f4:	tbz	w21, #31, 4058c0 <ferror@plt+0x3cd0>
  4058f8:	str	w1, [sp, #88]
  4058fc:	add	x5, x19, #0x8
  405900:	cmp	w1, #0x0
  405904:	mov	x0, x19
  405908:	b.le	405968 <ferror@plt+0x3d78>
  40590c:	ldr	x20, [x0]
  405910:	str	x5, [sp, #64]
  405914:	mov	w21, w1
  405918:	mov	x19, x5
  40591c:	cmp	w4, w2
  405920:	cbnz	x20, 4058d8 <ferror@plt+0x3ce8>
  405924:	str	xzr, [x3, w2, sxtw #3]
  405928:	mov	x0, x22
  40592c:	ldp	x19, x20, [sp, #16]
  405930:	ldp	x21, x22, [sp, #32]
  405934:	ldr	x23, [sp, #48]
  405938:	ldp	x29, x30, [sp], #144
  40593c:	ret
  405940:	add	w1, w4, #0x9
  405944:	mov	x0, x3
  405948:	add	w23, w4, #0x8
  40594c:	sbfiz	x1, x1, #3, #32
  405950:	bl	401950 <realloc@plt>
  405954:	ldr	w2, [x22, #16]
  405958:	mov	w4, w23
  40595c:	mov	x3, x0
  405960:	str	x0, [x22, #24]
  405964:	b	4058dc <ferror@plt+0x3cec>
  405968:	ldr	x0, [sp, #72]
  40596c:	add	x0, x0, w21, sxtw
  405970:	mov	w21, w1
  405974:	b	4058cc <ferror@plt+0x3cdc>
  405978:	adrp	x1, 426000 <ferror@plt+0x24410>
  40597c:	add	x1, x1, #0x188
  405980:	mov	w2, #0x5                   	// #5
  405984:	bl	401ae0 <dcgettext@plt>
  405988:	bl	411cb8 <ferror@plt+0x100c8>
  40598c:	b	405858 <ferror@plt+0x3c68>
  405990:	adrp	x1, 426000 <ferror@plt+0x24410>
  405994:	add	x1, x1, #0x1b0
  405998:	mov	w2, #0x5                   	// #5
  40599c:	bl	401ae0 <dcgettext@plt>
  4059a0:	bl	411cb8 <ferror@plt+0x100c8>
  4059a4:	ldr	x3, [x22, #24]
  4059a8:	ldr	w1, [x22, #16]
  4059ac:	add	w2, w1, #0x1
  4059b0:	add	x1, x3, w1, sxtw #3
  4059b4:	b	405894 <ferror@plt+0x3ca4>
  4059b8:	stp	x29, x30, [sp, #-48]!
  4059bc:	mov	x29, sp
  4059c0:	stp	x19, x20, [sp, #16]
  4059c4:	mov	x19, x0
  4059c8:	mov	x0, #0x28                  	// #40
  4059cc:	stp	x21, x22, [sp, #32]
  4059d0:	mov	x22, x1
  4059d4:	mov	x21, x2
  4059d8:	bl	4018b0 <malloc@plt>
  4059dc:	mov	x20, x0
  4059e0:	cbz	x0, 405a1c <ferror@plt+0x3e2c>
  4059e4:	stp	x22, x21, [x20]
  4059e8:	stp	xzr, xzr, [x20, #16]
  4059ec:	str	xzr, [x20, #32]
  4059f0:	cbz	x19, 405a08 <ferror@plt+0x3e18>
  4059f4:	nop
  4059f8:	mov	x0, x19
  4059fc:	ldr	x19, [x19, #32]
  405a00:	cbnz	x19, 4059f8 <ferror@plt+0x3e08>
  405a04:	str	x20, [x0, #32]
  405a08:	mov	x0, x20
  405a0c:	ldp	x19, x20, [sp, #16]
  405a10:	ldp	x21, x22, [sp, #32]
  405a14:	ldp	x29, x30, [sp], #48
  405a18:	ret
  405a1c:	adrp	x1, 426000 <ferror@plt+0x24410>
  405a20:	add	x1, x1, #0x1e0
  405a24:	mov	w2, #0x5                   	// #5
  405a28:	bl	401ae0 <dcgettext@plt>
  405a2c:	bl	411cb8 <ferror@plt+0x100c8>
  405a30:	b	4059e4 <ferror@plt+0x3df4>
  405a34:	nop
  405a38:	cbz	x0, 405a54 <ferror@plt+0x3e64>
  405a3c:	stp	x29, x30, [sp, #-16]!
  405a40:	mov	x29, sp
  405a44:	bl	405630 <ferror@plt+0x3a40>
  405a48:	mov	w0, #0x1                   	// #1
  405a4c:	ldp	x29, x30, [sp], #16
  405a50:	ret
  405a54:	mov	w0, #0x1                   	// #1
  405a58:	ret
  405a5c:	nop
  405a60:	mov	x3, x0
  405a64:	cbz	x0, 405aa0 <ferror@plt+0x3eb0>
  405a68:	ldr	x2, [x3, #32]
  405a6c:	mov	w0, #0x1                   	// #1
  405a70:	cmp	x2, #0x0
  405a74:	ccmp	w1, #0x1, #0x4, ne  // ne = any
  405a78:	b.le	405a98 <ferror@plt+0x3ea8>
  405a7c:	nop
  405a80:	mov	x3, x2
  405a84:	add	w0, w0, #0x1
  405a88:	ldr	x2, [x2, #32]
  405a8c:	cmp	x2, #0x0
  405a90:	ccmp	w1, w0, #0x4, ne  // ne = any
  405a94:	b.gt	405a80 <ferror@plt+0x3e90>
  405a98:	str	xzr, [x3, #32]
  405a9c:	ret
  405aa0:	mov	w0, #0x0                   	// #0
  405aa4:	ret
  405aa8:	stp	x29, x30, [sp, #-96]!
  405aac:	mov	x29, sp
  405ab0:	stp	x23, x24, [sp, #48]
  405ab4:	mov	x23, x0
  405ab8:	mov	w0, #0x1                   	// #1
  405abc:	stp	x19, x20, [sp, #16]
  405ac0:	stp	x21, x22, [sp, #32]
  405ac4:	stp	x25, x26, [sp, #64]
  405ac8:	stp	x27, x28, [sp, #80]
  405acc:	ldr	x24, [x23, #8]
  405ad0:	bl	4017e0 <dup@plt>
  405ad4:	mov	w19, w0
  405ad8:	cmn	w0, #0x1
  405adc:	b.eq	405e78 <ferror@plt+0x4288>  // b.none
  405ae0:	adrp	x21, 426000 <ferror@plt+0x24410>
  405ae4:	add	x21, x21, #0x228
  405ae8:	mov	w0, w19
  405aec:	mov	x1, x21
  405af0:	bl	401910 <fdopen@plt>
  405af4:	mov	x20, x0
  405af8:	cbz	x24, 405e40 <ferror@plt+0x4250>
  405afc:	adrp	x19, 466000 <ferror@plt+0x64410>
  405b00:	mov	x1, x21
  405b04:	ldr	x0, [x23, #8]
  405b08:	ldr	x2, [x19, #3320]
  405b0c:	bl	401a60 <freopen@plt>
  405b10:	cbz	x0, 405ee8 <ferror@plt+0x42f8>
  405b14:	ldr	x0, [x23, #32]
  405b18:	cbz	x0, 405b20 <ferror@plt+0x3f30>
  405b1c:	bl	405630 <ferror@plt+0x3a40>
  405b20:	ldr	x22, [x19, #3320]
  405b24:	adrp	x28, 426000 <ferror@plt+0x24410>
  405b28:	add	x28, x28, #0x250
  405b2c:	mov	x2, #0x88                  	// #136
  405b30:	mov	x3, x22
  405b34:	mov	x1, #0x1                   	// #1
  405b38:	mov	x0, x28
  405b3c:	adrp	x27, 426000 <ferror@plt+0x24410>
  405b40:	bl	401a80 <fwrite@plt>
  405b44:	add	x27, x27, #0x2e0
  405b48:	mov	x3, x22
  405b4c:	mov	x2, #0x15                  	// #21
  405b50:	mov	x1, #0x1                   	// #1
  405b54:	mov	x0, x27
  405b58:	adrp	x25, 426000 <ferror@plt+0x24410>
  405b5c:	bl	401a80 <fwrite@plt>
  405b60:	add	x25, x25, #0x2f8
  405b64:	mov	x3, x22
  405b68:	mov	x2, #0x17                  	// #23
  405b6c:	mov	x1, #0x1                   	// #1
  405b70:	mov	x0, x25
  405b74:	adrp	x26, 426000 <ferror@plt+0x24410>
  405b78:	bl	401a80 <fwrite@plt>
  405b7c:	add	x26, x26, #0x310
  405b80:	mov	x3, x22
  405b84:	mov	x2, #0x20                  	// #32
  405b88:	mov	x1, #0x1                   	// #1
  405b8c:	mov	x0, x26
  405b90:	adrp	x21, 426000 <ferror@plt+0x24410>
  405b94:	bl	401a80 <fwrite@plt>
  405b98:	add	x21, x21, #0x338
  405b9c:	adrp	x19, 46c000 <stdin@@GLIBC_2.17+0x5300>
  405ba0:	mov	x3, x22
  405ba4:	mov	x2, #0x24                  	// #36
  405ba8:	mov	x1, #0x1                   	// #1
  405bac:	mov	x0, x21
  405bb0:	bl	401a80 <fwrite@plt>
  405bb4:	mov	x3, x22
  405bb8:	mov	x2, #0x2b                  	// #43
  405bbc:	mov	x1, #0x1                   	// #1
  405bc0:	adrp	x0, 426000 <ferror@plt+0x24410>
  405bc4:	add	x0, x0, #0x360
  405bc8:	bl	401a80 <fwrite@plt>
  405bcc:	ldr	x2, [x19, #648]
  405bd0:	mov	x0, x22
  405bd4:	adrp	x1, 426000 <ferror@plt+0x24410>
  405bd8:	add	x1, x1, #0x390
  405bdc:	bl	401bc0 <fprintf@plt>
  405be0:	ldr	x2, [x19, #648]
  405be4:	mov	x0, x22
  405be8:	adrp	x1, 426000 <ferror@plt+0x24410>
  405bec:	add	x1, x1, #0x3a8
  405bf0:	bl	401bc0 <fprintf@plt>
  405bf4:	ldr	x2, [x19, #648]
  405bf8:	mov	x0, x22
  405bfc:	adrp	x1, 426000 <ferror@plt+0x24410>
  405c00:	add	x1, x1, #0x3c0
  405c04:	bl	401bc0 <fprintf@plt>
  405c08:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  405c0c:	ldr	x2, [x0, #1608]
  405c10:	cbz	x2, 405eb0 <ferror@plt+0x42c0>
  405c14:	adrp	x19, 426000 <ferror@plt+0x24410>
  405c18:	add	x19, x19, #0x3d8
  405c1c:	mov	x1, x19
  405c20:	mov	x0, x22
  405c24:	bl	401bc0 <fprintf@plt>
  405c28:	mov	x3, x20
  405c2c:	mov	x2, #0x88                  	// #136
  405c30:	mov	x1, #0x1                   	// #1
  405c34:	mov	x0, x28
  405c38:	bl	401a80 <fwrite@plt>
  405c3c:	mov	x3, x20
  405c40:	mov	x2, #0x15                  	// #21
  405c44:	mov	x1, #0x1                   	// #1
  405c48:	mov	x0, x27
  405c4c:	bl	401a80 <fwrite@plt>
  405c50:	mov	x3, x20
  405c54:	mov	x0, x25
  405c58:	mov	x2, #0x17                  	// #23
  405c5c:	mov	x1, #0x1                   	// #1
  405c60:	bl	401a80 <fwrite@plt>
  405c64:	adrp	x25, 467000 <stdin@@GLIBC_2.17+0x300>
  405c68:	mov	x3, x20
  405c6c:	mov	x2, #0x20                  	// #32
  405c70:	mov	x1, #0x1                   	// #1
  405c74:	mov	x0, x26
  405c78:	bl	401a80 <fwrite@plt>
  405c7c:	mov	x3, x20
  405c80:	mov	x2, #0x24                  	// #36
  405c84:	mov	x1, #0x1                   	// #1
  405c88:	mov	x0, x21
  405c8c:	bl	401a80 <fwrite@plt>
  405c90:	ldr	x3, [x25, #1592]
  405c94:	adrp	x2, 426000 <ferror@plt+0x24410>
  405c98:	add	x2, x2, #0x208
  405c9c:	mov	x1, x19
  405ca0:	cmp	x3, #0x0
  405ca4:	mov	x0, x20
  405ca8:	csel	x2, x2, x3, eq  // eq = none
  405cac:	bl	401bc0 <fprintf@plt>
  405cb0:	mov	x0, #0x200                 	// #512
  405cb4:	bl	4018b0 <malloc@plt>
  405cb8:	mov	x19, x0
  405cbc:	cbz	x0, 405f00 <ferror@plt+0x4310>
  405cc0:	adrp	x21, 466000 <ferror@plt+0x64410>
  405cc4:	add	x21, x21, #0xd00
  405cc8:	cbz	x24, 405cdc <ferror@plt+0x40ec>
  405ccc:	b	405d30 <ferror@plt+0x4140>
  405cd0:	mov	x1, x20
  405cd4:	mov	x0, x19
  405cd8:	bl	4017a0 <fputs@plt>
  405cdc:	ldr	x2, [x21]
  405ce0:	mov	x0, x19
  405ce4:	mov	w1, #0x200                 	// #512
  405ce8:	bl	401bd0 <fgets@plt>
  405cec:	cbnz	x0, 405cd0 <ferror@plt+0x40e0>
  405cf0:	mov	x0, x20
  405cf4:	bl	401ab0 <fflush@plt>
  405cf8:	mov	x0, x20
  405cfc:	bl	401bf0 <ferror@plt>
  405d00:	cbnz	w0, 405df0 <ferror@plt+0x4200>
  405d04:	mov	x0, x20
  405d08:	bl	401890 <fclose@plt>
  405d0c:	cbnz	w0, 405ebc <ferror@plt+0x42cc>
  405d10:	mov	x0, #0x0                   	// #0
  405d14:	bl	401a90 <wait@plt>
  405d18:	cmp	w0, #0x0
  405d1c:	b.gt	405d10 <ferror@plt+0x4120>
  405d20:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  405d24:	mov	w1, #0x1                   	// #1
  405d28:	add	x0, x0, #0xaf8
  405d2c:	bl	401b20 <longjmp@plt>
  405d30:	ldr	x2, [x21]
  405d34:	mov	x0, x19
  405d38:	mov	w1, #0x200                 	// #512
  405d3c:	bl	401bd0 <fgets@plt>
  405d40:	cbz	x0, 405d60 <ferror@plt+0x4170>
  405d44:	mov	x1, x20
  405d48:	mov	x0, x19
  405d4c:	bl	4017a0 <fputs@plt>
  405d50:	mov	x1, x22
  405d54:	mov	x0, x19
  405d58:	bl	4017a0 <fputs@plt>
  405d5c:	b	405cc8 <ferror@plt+0x40d8>
  405d60:	mov	x1, x22
  405d64:	mov	w0, #0xa                   	// #10
  405d68:	bl	401820 <fputc@plt>
  405d6c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  405d70:	ldr	w0, [x0, #3212]
  405d74:	cbnz	w0, 405e94 <ferror@plt+0x42a4>
  405d78:	adrp	x19, 46c000 <stdin@@GLIBC_2.17+0x5300>
  405d7c:	mov	x0, x22
  405d80:	adrp	x1, 426000 <ferror@plt+0x24410>
  405d84:	add	x1, x1, #0x460
  405d88:	ldr	x2, [x19, #648]
  405d8c:	bl	401bc0 <fprintf@plt>
  405d90:	ldr	x2, [x19, #648]
  405d94:	mov	x0, x22
  405d98:	adrp	x1, 426000 <ferror@plt+0x24410>
  405d9c:	add	x1, x1, #0x478
  405da0:	bl	401bc0 <fprintf@plt>
  405da4:	mov	x3, x22
  405da8:	mov	x2, #0x28                  	// #40
  405dac:	mov	x1, #0x1                   	// #1
  405db0:	adrp	x0, 426000 <ferror@plt+0x24410>
  405db4:	add	x0, x0, #0x498
  405db8:	bl	401a80 <fwrite@plt>
  405dbc:	mov	x0, x22
  405dc0:	bl	401ab0 <fflush@plt>
  405dc4:	mov	x0, x22
  405dc8:	bl	401bf0 <ferror@plt>
  405dcc:	cbz	w0, 405e14 <ferror@plt+0x4224>
  405dd0:	mov	w2, #0x5                   	// #5
  405dd4:	adrp	x1, 426000 <ferror@plt+0x24410>
  405dd8:	mov	x0, #0x0                   	// #0
  405ddc:	add	x1, x1, #0x4c8
  405de0:	bl	401ae0 <dcgettext@plt>
  405de4:	ldr	x1, [x23, #8]
  405de8:	bl	412020 <ferror@plt+0x10430>
  405dec:	b	405cf0 <ferror@plt+0x4100>
  405df0:	adrp	x1, 426000 <ferror@plt+0x24410>
  405df4:	mov	w2, #0x5                   	// #5
  405df8:	add	x1, x1, #0x4c8
  405dfc:	mov	x0, #0x0                   	// #0
  405e00:	bl	401ae0 <dcgettext@plt>
  405e04:	ldr	x1, [x25, #1592]
  405e08:	cbz	x1, 405ed8 <ferror@plt+0x42e8>
  405e0c:	bl	412020 <ferror@plt+0x10430>
  405e10:	b	405d10 <ferror@plt+0x4120>
  405e14:	mov	x0, x22
  405e18:	bl	401890 <fclose@plt>
  405e1c:	cbz	w0, 405cf0 <ferror@plt+0x4100>
  405e20:	mov	w2, #0x5                   	// #5
  405e24:	adrp	x1, 426000 <ferror@plt+0x24410>
  405e28:	mov	x0, #0x0                   	// #0
  405e2c:	add	x1, x1, #0x4e8
  405e30:	bl	401ae0 <dcgettext@plt>
  405e34:	ldr	x1, [x23, #8]
  405e38:	bl	412020 <ferror@plt+0x10430>
  405e3c:	b	405cf0 <ferror@plt+0x4100>
  405e40:	adrp	x28, 426000 <ferror@plt+0x24410>
  405e44:	adrp	x27, 426000 <ferror@plt+0x24410>
  405e48:	adrp	x25, 426000 <ferror@plt+0x24410>
  405e4c:	adrp	x26, 426000 <ferror@plt+0x24410>
  405e50:	adrp	x21, 426000 <ferror@plt+0x24410>
  405e54:	adrp	x19, 426000 <ferror@plt+0x24410>
  405e58:	add	x28, x28, #0x250
  405e5c:	add	x27, x27, #0x2e0
  405e60:	add	x25, x25, #0x2f8
  405e64:	add	x26, x26, #0x310
  405e68:	add	x21, x21, #0x338
  405e6c:	add	x19, x19, #0x3d8
  405e70:	mov	x22, #0x0                   	// #0
  405e74:	b	405c28 <ferror@plt+0x4038>
  405e78:	adrp	x1, 426000 <ferror@plt+0x24410>
  405e7c:	add	x1, x1, #0x218
  405e80:	mov	w2, #0x5                   	// #5
  405e84:	mov	x0, #0x0                   	// #0
  405e88:	bl	401ae0 <dcgettext@plt>
  405e8c:	bl	411cf0 <ferror@plt+0x10100>
  405e90:	b	405ae0 <ferror@plt+0x3ef0>
  405e94:	mov	x3, x22
  405e98:	adrp	x0, 426000 <ferror@plt+0x24410>
  405e9c:	mov	x2, #0x20                  	// #32
  405ea0:	mov	x1, #0x1                   	// #1
  405ea4:	add	x0, x0, #0x438
  405ea8:	bl	401a80 <fwrite@plt>
  405eac:	b	405d78 <ferror@plt+0x4188>
  405eb0:	adrp	x2, 426000 <ferror@plt+0x24410>
  405eb4:	add	x2, x2, #0x208
  405eb8:	b	405c14 <ferror@plt+0x4024>
  405ebc:	adrp	x1, 426000 <ferror@plt+0x24410>
  405ec0:	mov	w2, #0x5                   	// #5
  405ec4:	add	x1, x1, #0x4e8
  405ec8:	mov	x0, #0x0                   	// #0
  405ecc:	bl	401ae0 <dcgettext@plt>
  405ed0:	ldr	x1, [x25, #1592]
  405ed4:	cbnz	x1, 405e0c <ferror@plt+0x421c>
  405ed8:	adrp	x1, 426000 <ferror@plt+0x24410>
  405edc:	add	x1, x1, #0x208
  405ee0:	bl	412020 <ferror@plt+0x10430>
  405ee4:	b	405d10 <ferror@plt+0x4120>
  405ee8:	adrp	x1, 426000 <ferror@plt+0x24410>
  405eec:	add	x1, x1, #0x230
  405ef0:	mov	w2, #0x5                   	// #5
  405ef4:	bl	401ae0 <dcgettext@plt>
  405ef8:	bl	411cf0 <ferror@plt+0x10100>
  405efc:	b	405b14 <ferror@plt+0x3f24>
  405f00:	adrp	x1, 426000 <ferror@plt+0x24410>
  405f04:	add	x1, x1, #0x410
  405f08:	mov	w2, #0x5                   	// #5
  405f0c:	bl	401ae0 <dcgettext@plt>
  405f10:	bl	411cb8 <ferror@plt+0x100c8>
  405f14:	b	405cc0 <ferror@plt+0x40d0>
  405f18:	cbz	x0, 4060f4 <ferror@plt+0x4504>
  405f1c:	sub	sp, sp, #0x8a0
  405f20:	mov	x0, #0x200                 	// #512
  405f24:	stp	x29, x30, [sp]
  405f28:	mov	x29, sp
  405f2c:	stp	x19, x20, [sp, #16]
  405f30:	stp	x21, x22, [sp, #32]
  405f34:	stp	x23, x24, [sp, #48]
  405f38:	stp	x25, x26, [sp, #64]
  405f3c:	bl	4018b0 <malloc@plt>
  405f40:	mov	x19, x0
  405f44:	cbz	x0, 4061cc <ferror@plt+0x45dc>
  405f48:	mov	w25, #0x1                   	// #1
  405f4c:	adrp	x21, 466000 <ferror@plt+0x64410>
  405f50:	add	x24, sp, #0x60
  405f54:	mov	w20, w25
  405f58:	add	x21, x21, #0xd00
  405f5c:	add	x23, sp, #0xa0
  405f60:	mov	w26, #0x0                   	// #0
  405f64:	adrp	x22, 466000 <ferror@plt+0x64410>
  405f68:	ldr	x2, [x21]
  405f6c:	mov	x0, x19
  405f70:	mov	w1, #0x200                 	// #512
  405f74:	bl	401bd0 <fgets@plt>
  405f78:	cbz	x0, 405fb8 <ferror@plt+0x43c8>
  405f7c:	nop
  405f80:	ldrb	w0, [x19]
  405f84:	cmp	w0, #0x23
  405f88:	b.eq	406048 <ferror@plt+0x4458>  // b.none
  405f8c:	cbnz	w25, 40601c <ferror@plt+0x442c>
  405f90:	mov	w26, #0x0                   	// #0
  405f94:	ldr	x1, [x22, #3320]
  405f98:	mov	x0, x19
  405f9c:	add	w20, w20, #0x1
  405fa0:	bl	4017a0 <fputs@plt>
  405fa4:	ldr	x2, [x21]
  405fa8:	mov	x0, x19
  405fac:	mov	w1, #0x200                 	// #512
  405fb0:	bl	401bd0 <fgets@plt>
  405fb4:	cbnz	x0, 405f80 <ferror@plt+0x4390>
  405fb8:	ldr	x0, [x22, #3320]
  405fbc:	bl	401ab0 <fflush@plt>
  405fc0:	ldr	x0, [x22, #3320]
  405fc4:	bl	401bf0 <ferror@plt>
  405fc8:	cbz	w0, 4060c8 <ferror@plt+0x44d8>
  405fcc:	adrp	x1, 426000 <ferror@plt+0x24410>
  405fd0:	add	x1, x1, #0x4c8
  405fd4:	mov	w2, #0x5                   	// #5
  405fd8:	mov	x0, #0x0                   	// #0
  405fdc:	bl	401ae0 <dcgettext@plt>
  405fe0:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  405fe4:	adrp	x1, 426000 <ferror@plt+0x24410>
  405fe8:	add	x1, x1, #0x208
  405fec:	ldr	x2, [x2, #1592]
  405ff0:	cmp	x2, #0x0
  405ff4:	csel	x1, x1, x2, eq  // eq = none
  405ff8:	bl	412020 <ferror@plt+0x10430>
  405ffc:	mov	w0, #0x0                   	// #0
  406000:	ldp	x29, x30, [sp]
  406004:	ldp	x19, x20, [sp, #16]
  406008:	ldp	x21, x22, [sp, #32]
  40600c:	ldp	x23, x24, [sp, #48]
  406010:	ldp	x25, x26, [sp, #64]
  406014:	add	sp, sp, #0x8a0
  406018:	ret
  40601c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  406020:	mov	x1, x19
  406024:	add	x0, x0, #0x68
  406028:	mov	w4, #0x0                   	// #0
  40602c:	mov	x3, #0x0                   	// #0
  406030:	mov	x2, #0x0                   	// #0
  406034:	bl	401b10 <regexec@plt>
  406038:	cbnz	w0, 405f90 <ferror@plt+0x43a0>
  40603c:	cbnz	w26, 4060fc <ferror@plt+0x450c>
  406040:	mov	w26, w25
  406044:	b	405f94 <ferror@plt+0x43a4>
  406048:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  40604c:	add	x3, sp, #0x50
  406050:	add	x0, x0, #0x28
  406054:	mov	x1, x19
  406058:	mov	w4, #0x0                   	// #0
  40605c:	mov	x2, #0x3                   	// #3
  406060:	bl	401b10 <regexec@plt>
  406064:	cbnz	w0, 405f8c <ferror@plt+0x439c>
  406068:	mov	x1, x19
  40606c:	mov	x0, x24
  406070:	bl	417cd0 <ferror@plt+0x160e0>
  406074:	adrp	x25, 426000 <ferror@plt+0x24410>
  406078:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  40607c:	add	x25, x25, #0x208
  406080:	mov	x26, x0
  406084:	ldr	x1, [x1, #1592]
  406088:	cmp	x1, #0x0
  40608c:	csel	x1, x25, x1, eq  // eq = none
  406090:	bl	4019f0 <strcmp@plt>
  406094:	cbz	w0, 406104 <ferror@plt+0x4514>
  406098:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  40609c:	mov	x0, x26
  4060a0:	ldr	x1, [x1, #1608]
  4060a4:	cmp	x1, #0x0
  4060a8:	csel	x1, x25, x1, eq  // eq = none
  4060ac:	mov	w25, #0x0                   	// #0
  4060b0:	bl	4019f0 <strcmp@plt>
  4060b4:	cbz	w0, 406104 <ferror@plt+0x4514>
  4060b8:	mov	x0, x26
  4060bc:	mov	w26, #0x0                   	// #0
  4060c0:	bl	401a30 <free@plt>
  4060c4:	b	405f94 <ferror@plt+0x43a4>
  4060c8:	ldr	x0, [x22, #3320]
  4060cc:	bl	401890 <fclose@plt>
  4060d0:	cbnz	w0, 4061bc <ferror@plt+0x45cc>
  4060d4:	mov	w0, #0x0                   	// #0
  4060d8:	ldp	x29, x30, [sp]
  4060dc:	ldp	x19, x20, [sp, #16]
  4060e0:	ldp	x21, x22, [sp, #32]
  4060e4:	ldp	x23, x24, [sp, #48]
  4060e8:	ldp	x25, x26, [sp, #64]
  4060ec:	add	sp, sp, #0x8a0
  4060f0:	ret
  4060f4:	mov	w0, #0x0                   	// #0
  4060f8:	ret
  4060fc:	mov	w25, w26
  406100:	b	405f68 <ferror@plt+0x4378>
  406104:	mov	x4, x26
  406108:	mov	x1, x23
  40610c:	mov	w6, #0x5c                  	// #92
  406110:	ldrb	w2, [x4]
  406114:	add	x3, x1, #0x1
  406118:	cmp	w2, #0x5c
  40611c:	cbz	w2, 406160 <ferror@plt+0x4570>
  406120:	b.ne	406138 <ferror@plt+0x4548>  // b.any
  406124:	mov	x5, x1
  406128:	mov	x1, x3
  40612c:	strb	w2, [x5], #2
  406130:	ldrb	w2, [x4]
  406134:	mov	x3, x5
  406138:	sub	x5, x3, x23
  40613c:	cmp	w2, #0x22
  406140:	b.eq	406194 <ferror@plt+0x45a4>  // b.none
  406144:	strb	w2, [x1]
  406148:	add	x4, x4, #0x1
  40614c:	cmp	x5, #0x7fe
  406150:	b.gt	40615c <ferror@plt+0x456c>
  406154:	mov	x1, x3
  406158:	b	406110 <ferror@plt+0x4520>
  40615c:	mov	x1, x3
  406160:	mov	x4, x23
  406164:	mov	w3, w20
  406168:	adrp	x2, 426000 <ferror@plt+0x24410>
  40616c:	add	x2, x2, #0x530
  406170:	strb	wzr, [x1]
  406174:	mov	x1, #0x200                 	// #512
  406178:	mov	x0, x19
  40617c:	mov	w25, #0x1                   	// #1
  406180:	bl	401860 <snprintf@plt>
  406184:	mov	x0, x26
  406188:	mov	w26, #0x0                   	// #0
  40618c:	bl	401a30 <free@plt>
  406190:	b	405f94 <ferror@plt+0x43a4>
  406194:	strb	w6, [x1]
  406198:	mov	x1, x3
  40619c:	ldrb	w0, [x4], #1
  4061a0:	strb	w0, [x1], #1
  4061a4:	sub	x0, x1, x23
  4061a8:	mov	x3, x1
  4061ac:	cmp	x0, #0x7fe
  4061b0:	b.gt	406160 <ferror@plt+0x4570>
  4061b4:	mov	x1, x3
  4061b8:	b	406110 <ferror@plt+0x4520>
  4061bc:	adrp	x1, 426000 <ferror@plt+0x24410>
  4061c0:	mov	w2, #0x5                   	// #5
  4061c4:	add	x1, x1, #0x4e8
  4061c8:	b	405fd8 <ferror@plt+0x43e8>
  4061cc:	adrp	x1, 426000 <ferror@plt+0x24410>
  4061d0:	add	x1, x1, #0x508
  4061d4:	mov	w2, #0x5                   	// #5
  4061d8:	bl	401ae0 <dcgettext@plt>
  4061dc:	bl	411cb8 <ferror@plt+0x100c8>
  4061e0:	b	405f48 <ferror@plt+0x4358>
  4061e4:	nop
  4061e8:	stp	x29, x30, [sp, #-32]!
  4061ec:	mov	x1, #0x18                  	// #24
  4061f0:	mov	x0, #0x1                   	// #1
  4061f4:	mov	x29, sp
  4061f8:	stp	x19, x20, [sp, #16]
  4061fc:	bl	401920 <calloc@plt>
  406200:	mov	x19, x0
  406204:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  406208:	mov	w1, #0x5                   	// #5
  40620c:	bl	419728 <ferror@plt+0x17b38>
  406210:	ldrh	w2, [x19, #2]
  406214:	mov	x1, #0x4                   	// #4
  406218:	ldr	w3, [x20, #3120]
  40621c:	orr	w2, w2, #0x4
  406220:	strh	w2, [x19, #2]
  406224:	mov	w0, w3
  406228:	stp	wzr, w3, [x19, #4]
  40622c:	bl	401920 <calloc@plt>
  406230:	str	x0, [x19, #16]
  406234:	ldr	w4, [x20, #3120]
  406238:	cmp	w4, #0x1
  40623c:	b.le	4062fc <ferror@plt+0x470c>
  406240:	sub	w1, w4, #0x2
  406244:	sub	w5, w4, #0x1
  406248:	cmp	w1, #0x2
  40624c:	b.ls	406328 <ferror@plt+0x4738>  // b.plast
  406250:	lsr	w3, w5, #2
  406254:	mov	x6, #0x4                   	// #4
  406258:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40625c:	mov	x1, x6
  406260:	add	x3, x6, w3, uxtw #4
  406264:	add	x2, x2, #0xae0
  406268:	ldr	q0, [x2, x1]
  40626c:	abs	v0.4s, v0.4s
  406270:	str	q0, [x2, x1]
  406274:	str	q0, [x0, x1]
  406278:	add	x1, x1, #0x10
  40627c:	cmp	x1, x3
  406280:	b.ne	406268 <ferror@plt+0x4678>  // b.any
  406284:	and	w3, w5, #0xfffffffc
  406288:	cmp	w5, w3
  40628c:	add	w3, w3, #0x1
  406290:	b.eq	4062fc <ferror@plt+0x470c>  // b.none
  406294:	sxtw	x7, w3
  406298:	add	w6, w3, #0x1
  40629c:	lsl	x1, x7, #2
  4062a0:	ldr	w5, [x2, x7, lsl #2]
  4062a4:	cmp	w5, #0x0
  4062a8:	cneg	w5, w5, lt  // lt = tstop
  4062ac:	str	w5, [x2, x7, lsl #2]
  4062b0:	str	w5, [x0, x7, lsl #2]
  4062b4:	cmp	w4, w6
  4062b8:	b.le	4062fc <ferror@plt+0x470c>
  4062bc:	sxtw	x6, w6
  4062c0:	add	x1, x0, x1
  4062c4:	add	w3, w3, #0x2
  4062c8:	ldr	w0, [x2, x6, lsl #2]
  4062cc:	cmp	w0, #0x0
  4062d0:	cneg	w0, w0, lt  // lt = tstop
  4062d4:	str	w0, [x2, x6, lsl #2]
  4062d8:	str	w0, [x1, #4]
  4062dc:	cmp	w4, w3
  4062e0:	b.le	4062fc <ferror@plt+0x470c>
  4062e4:	sxtw	x3, w3
  4062e8:	ldr	w0, [x2, x3, lsl #2]
  4062ec:	cmp	w0, #0x0
  4062f0:	cneg	w0, w0, lt  // lt = tstop
  4062f4:	str	w0, [x2, x3, lsl #2]
  4062f8:	str	w0, [x1, #8]
  4062fc:	adrp	x2, 426000 <ferror@plt+0x24410>
  406300:	adrp	x1, 426000 <ferror@plt+0x24410>
  406304:	add	x2, x2, #0x540
  406308:	add	x1, x1, #0x548
  40630c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  406310:	add	x0, x0, #0x170
  406314:	bl	401ed0 <ferror@plt+0x2e0>
  406318:	mov	x0, x19
  40631c:	ldp	x19, x20, [sp, #16]
  406320:	ldp	x29, x30, [sp], #32
  406324:	ret
  406328:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40632c:	mov	w3, #0x1                   	// #1
  406330:	add	x2, x2, #0xae0
  406334:	b	406294 <ferror@plt+0x46a4>
  406338:	stp	x29, x30, [sp, #-48]!
  40633c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  406340:	mov	x29, sp
  406344:	stp	x19, x20, [sp, #16]
  406348:	adrp	x20, 466000 <ferror@plt+0x64410>
  40634c:	ldr	w0, [x0, #2740]
  406350:	ldr	w19, [x20, #3624]
  406354:	str	x21, [sp, #32]
  406358:	lsl	w19, w19, #3
  40635c:	cmp	w19, #0x7
  406360:	cbz	w0, 406510 <ferror@plt+0x4920>
  406364:	b.le	406388 <ferror@plt+0x4798>
  406368:	mov	w21, w19
  40636c:	nop
  406370:	sub	w21, w21, #0x8
  406374:	mov	w0, #0x9                   	// #9
  406378:	bl	412978 <ferror@plt+0x10d88>
  40637c:	cmp	w21, #0x7
  406380:	b.gt	406370 <ferror@plt+0x4780>
  406384:	and	w19, w19, #0x7
  406388:	cmp	w19, #0x0
  40638c:	b.le	4063a0 <ferror@plt+0x47b0>
  406390:	mov	w0, #0x20                  	// #32
  406394:	bl	412978 <ferror@plt+0x10d88>
  406398:	subs	w19, w19, #0x1
  40639c:	b.ne	406390 <ferror@plt+0x47a0>  // b.any
  4063a0:	adrp	x0, 426000 <ferror@plt+0x24410>
  4063a4:	add	x0, x0, #0x578
  4063a8:	bl	412988 <ferror@plt+0x10d98>
  4063ac:	ldr	w19, [x20, #3624]
  4063b0:	add	w19, w19, #0x1
  4063b4:	str	w19, [x20, #3624]
  4063b8:	lsl	w19, w19, #3
  4063bc:	cmp	w19, #0x7
  4063c0:	b.le	4063e0 <ferror@plt+0x47f0>
  4063c4:	mov	w21, w19
  4063c8:	sub	w21, w21, #0x8
  4063cc:	mov	w0, #0x9                   	// #9
  4063d0:	bl	412978 <ferror@plt+0x10d88>
  4063d4:	cmp	w21, #0x7
  4063d8:	b.gt	4063c8 <ferror@plt+0x47d8>
  4063dc:	and	w19, w19, #0x7
  4063e0:	cmp	w19, #0x0
  4063e4:	b.le	4063f8 <ferror@plt+0x4808>
  4063e8:	mov	w0, #0x20                  	// #32
  4063ec:	bl	412978 <ferror@plt+0x10d88>
  4063f0:	subs	w19, w19, #0x1
  4063f4:	b.ne	4063e8 <ferror@plt+0x47f8>  // b.any
  4063f8:	adrp	x0, 437000 <ferror@plt+0x35410>
  4063fc:	add	x0, x0, #0x998
  406400:	bl	412988 <ferror@plt+0x10d98>
  406404:	ldr	w19, [x20, #3624]
  406408:	lsl	w19, w19, #3
  40640c:	cmp	w19, #0x7
  406410:	mov	w21, w19
  406414:	b.le	406430 <ferror@plt+0x4840>
  406418:	sub	w21, w21, #0x8
  40641c:	mov	w0, #0x9                   	// #9
  406420:	bl	412978 <ferror@plt+0x10d88>
  406424:	cmp	w21, #0x7
  406428:	b.gt	406418 <ferror@plt+0x4828>
  40642c:	and	w19, w19, #0x7
  406430:	cmp	w19, #0x0
  406434:	b.le	406448 <ferror@plt+0x4858>
  406438:	mov	w0, #0x20                  	// #32
  40643c:	bl	412978 <ferror@plt+0x10d88>
  406440:	subs	w19, w19, #0x1
  406444:	b.ne	406438 <ferror@plt+0x4848>  // b.any
  406448:	adrp	x0, 426000 <ferror@plt+0x24410>
  40644c:	add	x0, x0, #0x5c8
  406450:	bl	412988 <ferror@plt+0x10d98>
  406454:	ldr	w19, [x20, #3624]
  406458:	lsl	w19, w19, #3
  40645c:	cmp	w19, #0x7
  406460:	mov	w21, w19
  406464:	b.le	406480 <ferror@plt+0x4890>
  406468:	sub	w21, w21, #0x8
  40646c:	mov	w0, #0x9                   	// #9
  406470:	bl	412978 <ferror@plt+0x10d88>
  406474:	cmp	w21, #0x7
  406478:	b.gt	406468 <ferror@plt+0x4878>
  40647c:	and	w19, w19, #0x7
  406480:	cmp	w19, #0x0
  406484:	b.le	406498 <ferror@plt+0x48a8>
  406488:	mov	w0, #0x20                  	// #32
  40648c:	bl	412978 <ferror@plt+0x10d88>
  406490:	subs	w19, w19, #0x1
  406494:	b.ne	406488 <ferror@plt+0x4898>  // b.any
  406498:	adrp	x0, 426000 <ferror@plt+0x24410>
  40649c:	add	x0, x0, #0x600
  4064a0:	bl	412988 <ferror@plt+0x10d98>
  4064a4:	ldr	w19, [x20, #3624]
  4064a8:	lsl	w19, w19, #3
  4064ac:	cmp	w19, #0x7
  4064b0:	mov	w21, w19
  4064b4:	b.le	4064d0 <ferror@plt+0x48e0>
  4064b8:	sub	w21, w21, #0x8
  4064bc:	mov	w0, #0x9                   	// #9
  4064c0:	bl	412978 <ferror@plt+0x10d88>
  4064c4:	cmp	w21, #0x7
  4064c8:	b.gt	4064b8 <ferror@plt+0x48c8>
  4064cc:	and	w19, w19, #0x7
  4064d0:	cmp	w19, #0x0
  4064d4:	b.le	4064e8 <ferror@plt+0x48f8>
  4064d8:	mov	w0, #0x20                  	// #32
  4064dc:	bl	412978 <ferror@plt+0x10d88>
  4064e0:	subs	w19, w19, #0x1
  4064e4:	b.ne	4064d8 <ferror@plt+0x48e8>  // b.any
  4064e8:	adrp	x0, 441000 <ferror@plt+0x3f410>
  4064ec:	add	x0, x0, #0x100
  4064f0:	bl	412988 <ferror@plt+0x10d98>
  4064f4:	ldr	w0, [x20, #3624]
  4064f8:	ldr	x21, [sp, #32]
  4064fc:	sub	w0, w0, #0x1
  406500:	str	w0, [x20, #3624]
  406504:	ldp	x19, x20, [sp, #16]
  406508:	ldp	x29, x30, [sp], #48
  40650c:	ret
  406510:	b.le	406530 <ferror@plt+0x4940>
  406514:	mov	w21, w19
  406518:	sub	w21, w21, #0x8
  40651c:	mov	w0, #0x9                   	// #9
  406520:	bl	412978 <ferror@plt+0x10d88>
  406524:	cmp	w21, #0x7
  406528:	b.gt	406518 <ferror@plt+0x4928>
  40652c:	and	w19, w19, #0x7
  406530:	cmp	w19, #0x0
  406534:	b.le	406548 <ferror@plt+0x4958>
  406538:	mov	w0, #0x20                  	// #32
  40653c:	bl	412978 <ferror@plt+0x10d88>
  406540:	subs	w19, w19, #0x1
  406544:	b.ne	406538 <ferror@plt+0x4948>  // b.any
  406548:	adrp	x0, 426000 <ferror@plt+0x24410>
  40654c:	add	x0, x0, #0x5a0
  406550:	bl	412988 <ferror@plt+0x10d98>
  406554:	b	4063ac <ferror@plt+0x47bc>
  406558:	stp	x29, x30, [sp, #-48]!
  40655c:	mov	w1, #0x3                   	// #3
  406560:	mov	w0, #0x9                   	// #9
  406564:	mov	x29, sp
  406568:	stp	x19, x20, [sp, #16]
  40656c:	adrp	x20, 466000 <ferror@plt+0x64410>
  406570:	str	w1, [x20, #3624]
  406574:	str	x21, [sp, #32]
  406578:	bl	412978 <ferror@plt+0x10d88>
  40657c:	mov	w0, #0x9                   	// #9
  406580:	bl	412978 <ferror@plt+0x10d88>
  406584:	mov	w0, #0x9                   	// #9
  406588:	bl	412978 <ferror@plt+0x10d88>
  40658c:	adrp	x0, 426000 <ferror@plt+0x24410>
  406590:	add	x0, x0, #0x628
  406594:	bl	412988 <ferror@plt+0x10d98>
  406598:	ldr	w19, [x20, #3624]
  40659c:	lsl	w19, w19, #3
  4065a0:	cmp	w19, #0x7
  4065a4:	b.le	4065c8 <ferror@plt+0x49d8>
  4065a8:	mov	w21, w19
  4065ac:	nop
  4065b0:	sub	w21, w21, #0x8
  4065b4:	mov	w0, #0x9                   	// #9
  4065b8:	bl	412978 <ferror@plt+0x10d88>
  4065bc:	cmp	w21, #0x7
  4065c0:	b.gt	4065b0 <ferror@plt+0x49c0>
  4065c4:	and	w19, w19, #0x7
  4065c8:	cmp	w19, #0x0
  4065cc:	b.le	4065e0 <ferror@plt+0x49f0>
  4065d0:	mov	w0, #0x20                  	// #32
  4065d4:	bl	412978 <ferror@plt+0x10d88>
  4065d8:	subs	w19, w19, #0x1
  4065dc:	b.ne	4065d0 <ferror@plt+0x49e0>  // b.any
  4065e0:	adrp	x0, 426000 <ferror@plt+0x24410>
  4065e4:	add	x0, x0, #0x648
  4065e8:	bl	412988 <ferror@plt+0x10d98>
  4065ec:	ldr	w19, [x20, #3624]
  4065f0:	lsl	w19, w19, #3
  4065f4:	cmp	w19, #0x7
  4065f8:	b.le	406618 <ferror@plt+0x4a28>
  4065fc:	mov	w21, w19
  406600:	sub	w21, w21, #0x8
  406604:	mov	w0, #0x9                   	// #9
  406608:	bl	412978 <ferror@plt+0x10d88>
  40660c:	cmp	w21, #0x7
  406610:	b.gt	406600 <ferror@plt+0x4a10>
  406614:	and	w19, w19, #0x7
  406618:	cmp	w19, #0x0
  40661c:	b.le	406630 <ferror@plt+0x4a40>
  406620:	mov	w0, #0x20                  	// #32
  406624:	bl	412978 <ferror@plt+0x10d88>
  406628:	subs	w19, w19, #0x1
  40662c:	b.ne	406620 <ferror@plt+0x4a30>  // b.any
  406630:	adrp	x0, 426000 <ferror@plt+0x24410>
  406634:	add	x0, x0, #0x678
  406638:	bl	412988 <ferror@plt+0x10d98>
  40663c:	ldr	w19, [x20, #3624]
  406640:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  406644:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  406648:	ldr	w0, [x0, #2740]
  40664c:	lsl	w19, w19, #3
  406650:	ldr	w1, [x1, #2532]
  406654:	cmp	w19, #0x7
  406658:	orr	w0, w0, w1
  40665c:	cbz	w0, 406760 <ferror@plt+0x4b70>
  406660:	b.le	406680 <ferror@plt+0x4a90>
  406664:	mov	w21, w19
  406668:	sub	w21, w21, #0x8
  40666c:	mov	w0, #0x9                   	// #9
  406670:	bl	412978 <ferror@plt+0x10d88>
  406674:	cmp	w21, #0x7
  406678:	b.gt	406668 <ferror@plt+0x4a78>
  40667c:	and	w19, w19, #0x7
  406680:	cmp	w19, #0x0
  406684:	b.le	406698 <ferror@plt+0x4aa8>
  406688:	mov	w0, #0x20                  	// #32
  40668c:	bl	412978 <ferror@plt+0x10d88>
  406690:	subs	w19, w19, #0x1
  406694:	b.ne	406688 <ferror@plt+0x4a98>  // b.any
  406698:	adrp	x0, 426000 <ferror@plt+0x24410>
  40669c:	add	x0, x0, #0x698
  4066a0:	bl	412988 <ferror@plt+0x10d98>
  4066a4:	ldr	w19, [x20, #3624]
  4066a8:	lsl	w19, w19, #3
  4066ac:	cmp	w19, #0x7
  4066b0:	b.le	4066d0 <ferror@plt+0x4ae0>
  4066b4:	mov	w21, w19
  4066b8:	sub	w21, w21, #0x8
  4066bc:	mov	w0, #0x9                   	// #9
  4066c0:	bl	412978 <ferror@plt+0x10d88>
  4066c4:	cmp	w21, #0x7
  4066c8:	b.gt	4066b8 <ferror@plt+0x4ac8>
  4066cc:	and	w19, w19, #0x7
  4066d0:	cmp	w19, #0x0
  4066d4:	b.le	4066e8 <ferror@plt+0x4af8>
  4066d8:	mov	w0, #0x20                  	// #32
  4066dc:	bl	412978 <ferror@plt+0x10d88>
  4066e0:	subs	w19, w19, #0x1
  4066e4:	b.ne	4066d8 <ferror@plt+0x4ae8>  // b.any
  4066e8:	adrp	x0, 426000 <ferror@plt+0x24410>
  4066ec:	add	x0, x0, #0x6f0
  4066f0:	bl	412988 <ferror@plt+0x10d98>
  4066f4:	ldr	w19, [x20, #3624]
  4066f8:	lsl	w19, w19, #3
  4066fc:	cmp	w19, #0x7
  406700:	b.le	406720 <ferror@plt+0x4b30>
  406704:	mov	w21, w19
  406708:	sub	w21, w21, #0x8
  40670c:	mov	w0, #0x9                   	// #9
  406710:	bl	412978 <ferror@plt+0x10d88>
  406714:	cmp	w21, #0x7
  406718:	b.gt	406708 <ferror@plt+0x4b18>
  40671c:	and	w19, w19, #0x7
  406720:	cmp	w19, #0x0
  406724:	b.le	406738 <ferror@plt+0x4b48>
  406728:	mov	w0, #0x20                  	// #32
  40672c:	bl	412978 <ferror@plt+0x10d88>
  406730:	subs	w19, w19, #0x1
  406734:	b.ne	406728 <ferror@plt+0x4b38>  // b.any
  406738:	adrp	x0, 426000 <ferror@plt+0x24410>
  40673c:	add	x0, x0, #0x728
  406740:	bl	412988 <ferror@plt+0x10d98>
  406744:	mov	w0, #0xa                   	// #10
  406748:	bl	412978 <ferror@plt+0x10d88>
  40674c:	str	wzr, [x20, #3624]
  406750:	ldp	x19, x20, [sp, #16]
  406754:	ldr	x21, [sp, #32]
  406758:	ldp	x29, x30, [sp], #48
  40675c:	ret
  406760:	b.le	406780 <ferror@plt+0x4b90>
  406764:	mov	w21, w19
  406768:	sub	w21, w21, #0x8
  40676c:	mov	w0, #0x9                   	// #9
  406770:	bl	412978 <ferror@plt+0x10d88>
  406774:	cmp	w21, #0x7
  406778:	b.gt	406768 <ferror@plt+0x4b78>
  40677c:	and	w19, w19, #0x7
  406780:	cmp	w19, #0x0
  406784:	b.le	406798 <ferror@plt+0x4ba8>
  406788:	mov	w0, #0x20                  	// #32
  40678c:	bl	412978 <ferror@plt+0x10d88>
  406790:	subs	w19, w19, #0x1
  406794:	b.ne	406788 <ferror@plt+0x4b98>  // b.any
  406798:	adrp	x0, 426000 <ferror@plt+0x24410>
  40679c:	add	x0, x0, #0x6c8
  4067a0:	bl	412988 <ferror@plt+0x10d98>
  4067a4:	b	4066a4 <ferror@plt+0x4ab4>
  4067a8:	stp	x29, x30, [sp, #-112]!
  4067ac:	mov	x29, sp
  4067b0:	stp	x21, x22, [sp, #32]
  4067b4:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  4067b8:	stp	x19, x20, [sp, #16]
  4067bc:	adrp	x19, 466000 <ferror@plt+0x64410>
  4067c0:	ldr	w0, [x22, #2864]
  4067c4:	ldr	w20, [x19, #3624]
  4067c8:	lsl	w20, w20, #3
  4067cc:	cbz	w0, 407258 <ferror@plt+0x5668>
  4067d0:	stp	x23, x24, [sp, #48]
  4067d4:	cmp	w20, #0x7
  4067d8:	stp	x25, x26, [sp, #64]
  4067dc:	b.le	406800 <ferror@plt+0x4c10>
  4067e0:	mov	w21, w20
  4067e4:	nop
  4067e8:	sub	w21, w21, #0x8
  4067ec:	mov	w0, #0x9                   	// #9
  4067f0:	bl	412978 <ferror@plt+0x10d88>
  4067f4:	cmp	w21, #0x7
  4067f8:	b.gt	4067e8 <ferror@plt+0x4bf8>
  4067fc:	and	w20, w20, #0x7
  406800:	cmp	w20, #0x0
  406804:	b.le	406818 <ferror@plt+0x4c28>
  406808:	mov	w0, #0x20                  	// #32
  40680c:	bl	412978 <ferror@plt+0x10d88>
  406810:	subs	w20, w20, #0x1
  406814:	b.ne	406808 <ferror@plt+0x4c18>  // b.any
  406818:	adrp	x21, 426000 <ferror@plt+0x24410>
  40681c:	add	x21, x21, #0x740
  406820:	mov	x0, x21
  406824:	bl	412988 <ferror@plt+0x10d98>
  406828:	ldr	w20, [x19, #3624]
  40682c:	lsl	w20, w20, #3
  406830:	cmp	w20, #0x7
  406834:	mov	w22, w20
  406838:	b.le	406858 <ferror@plt+0x4c68>
  40683c:	nop
  406840:	sub	w22, w22, #0x8
  406844:	mov	w0, #0x9                   	// #9
  406848:	bl	412978 <ferror@plt+0x10d88>
  40684c:	cmp	w22, #0x7
  406850:	b.gt	406840 <ferror@plt+0x4c50>
  406854:	and	w20, w20, #0x7
  406858:	cmp	w20, #0x0
  40685c:	b.le	406870 <ferror@plt+0x4c80>
  406860:	mov	w0, #0x20                  	// #32
  406864:	bl	412978 <ferror@plt+0x10d88>
  406868:	subs	w20, w20, #0x1
  40686c:	b.ne	406860 <ferror@plt+0x4c70>  // b.any
  406870:	adrp	x23, 46b000 <stdin@@GLIBC_2.17+0x4300>
  406874:	adrp	x22, 426000 <ferror@plt+0x24410>
  406878:	add	x22, x22, #0x770
  40687c:	mov	x0, x22
  406880:	bl	412988 <ferror@plt+0x10d98>
  406884:	ldr	w0, [x23, #2484]
  406888:	cbz	w0, 4078dc <ferror@plt+0x5cec>
  40688c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  406890:	ldr	w0, [x0, #704]
  406894:	cbnz	w0, 4078f4 <ferror@plt+0x5d04>
  406898:	ldr	w20, [x19, #3624]
  40689c:	lsl	w20, w20, #3
  4068a0:	cmp	w20, #0x7
  4068a4:	b.le	4068c8 <ferror@plt+0x4cd8>
  4068a8:	mov	w24, w20
  4068ac:	nop
  4068b0:	sub	w24, w24, #0x8
  4068b4:	mov	w0, #0x9                   	// #9
  4068b8:	bl	412978 <ferror@plt+0x10d88>
  4068bc:	cmp	w24, #0x7
  4068c0:	b.gt	4068b0 <ferror@plt+0x4cc0>
  4068c4:	and	w20, w20, #0x7
  4068c8:	cmp	w20, #0x0
  4068cc:	b.le	4068e0 <ferror@plt+0x4cf0>
  4068d0:	mov	w0, #0x20                  	// #32
  4068d4:	bl	412978 <ferror@plt+0x10d88>
  4068d8:	subs	w20, w20, #0x1
  4068dc:	b.ne	4068d0 <ferror@plt+0x4ce0>  // b.any
  4068e0:	adrp	x0, 426000 <ferror@plt+0x24410>
  4068e4:	add	x0, x0, #0x810
  4068e8:	bl	412988 <ferror@plt+0x10d98>
  4068ec:	ldr	w20, [x19, #3624]
  4068f0:	add	w20, w20, #0x1
  4068f4:	str	w20, [x19, #3624]
  4068f8:	lsl	w20, w20, #3
  4068fc:	cmp	w20, #0x7
  406900:	mov	w24, w20
  406904:	b.le	406920 <ferror@plt+0x4d30>
  406908:	sub	w24, w24, #0x8
  40690c:	mov	w0, #0x9                   	// #9
  406910:	bl	412978 <ferror@plt+0x10d88>
  406914:	cmp	w24, #0x7
  406918:	b.gt	406908 <ferror@plt+0x4d18>
  40691c:	and	w20, w20, #0x7
  406920:	cmp	w20, #0x0
  406924:	b.le	406938 <ferror@plt+0x4d48>
  406928:	mov	w0, #0x20                  	// #32
  40692c:	bl	412978 <ferror@plt+0x10d88>
  406930:	subs	w20, w20, #0x1
  406934:	b.ne	406928 <ferror@plt+0x4d38>  // b.any
  406938:	adrp	x24, 437000 <ferror@plt+0x35410>
  40693c:	add	x24, x24, #0x998
  406940:	mov	x0, x24
  406944:	bl	412988 <ferror@plt+0x10d98>
  406948:	ldr	w20, [x19, #3624]
  40694c:	lsl	w20, w20, #3
  406950:	cmp	w20, #0x7
  406954:	mov	w25, w20
  406958:	b.le	406978 <ferror@plt+0x4d88>
  40695c:	nop
  406960:	sub	w25, w25, #0x8
  406964:	mov	w0, #0x9                   	// #9
  406968:	bl	412978 <ferror@plt+0x10d88>
  40696c:	cmp	w25, #0x7
  406970:	b.gt	406960 <ferror@plt+0x4d70>
  406974:	and	w20, w20, #0x7
  406978:	cmp	w20, #0x0
  40697c:	b.le	406990 <ferror@plt+0x4da0>
  406980:	mov	w0, #0x20                  	// #32
  406984:	bl	412978 <ferror@plt+0x10d88>
  406988:	subs	w20, w20, #0x1
  40698c:	b.ne	406980 <ferror@plt+0x4d90>  // b.any
  406990:	adrp	x0, 426000 <ferror@plt+0x24410>
  406994:	add	x0, x0, #0x848
  406998:	bl	412988 <ferror@plt+0x10d98>
  40699c:	ldr	w20, [x19, #3624]
  4069a0:	add	w20, w20, #0x1
  4069a4:	str	w20, [x19, #3624]
  4069a8:	lsl	w20, w20, #3
  4069ac:	cmp	w20, #0x7
  4069b0:	mov	w25, w20
  4069b4:	b.le	4069d0 <ferror@plt+0x4de0>
  4069b8:	sub	w25, w25, #0x8
  4069bc:	mov	w0, #0x9                   	// #9
  4069c0:	bl	412978 <ferror@plt+0x10d88>
  4069c4:	cmp	w25, #0x7
  4069c8:	b.gt	4069b8 <ferror@plt+0x4dc8>
  4069cc:	and	w20, w20, #0x7
  4069d0:	cmp	w20, #0x0
  4069d4:	b.le	4069e8 <ferror@plt+0x4df8>
  4069d8:	mov	w0, #0x20                  	// #32
  4069dc:	bl	412978 <ferror@plt+0x10d88>
  4069e0:	subs	w20, w20, #0x1
  4069e4:	b.ne	4069d8 <ferror@plt+0x4de8>  // b.any
  4069e8:	mov	x0, x24
  4069ec:	bl	412988 <ferror@plt+0x10d98>
  4069f0:	ldr	w20, [x19, #3624]
  4069f4:	lsl	w20, w20, #3
  4069f8:	cmp	w20, #0x7
  4069fc:	mov	w25, w20
  406a00:	b.le	406a20 <ferror@plt+0x4e30>
  406a04:	nop
  406a08:	sub	w25, w25, #0x8
  406a0c:	mov	w0, #0x9                   	// #9
  406a10:	bl	412978 <ferror@plt+0x10d88>
  406a14:	cmp	w25, #0x7
  406a18:	b.gt	406a08 <ferror@plt+0x4e18>
  406a1c:	and	w20, w20, #0x7
  406a20:	cmp	w20, #0x0
  406a24:	b.le	406a38 <ferror@plt+0x4e48>
  406a28:	mov	w0, #0x20                  	// #32
  406a2c:	bl	412978 <ferror@plt+0x10d88>
  406a30:	subs	w20, w20, #0x1
  406a34:	b.ne	406a28 <ferror@plt+0x4e38>  // b.any
  406a38:	adrp	x0, 426000 <ferror@plt+0x24410>
  406a3c:	add	x0, x0, #0x890
  406a40:	bl	412988 <ferror@plt+0x10d98>
  406a44:	ldr	w0, [x23, #2484]
  406a48:	cbz	w0, 4072cc <ferror@plt+0x56dc>
  406a4c:	ldr	w20, [x19, #3624]
  406a50:	stp	x27, x28, [sp, #80]
  406a54:	lsl	w20, w20, #3
  406a58:	cmp	w20, #0x7
  406a5c:	b.le	406a80 <ferror@plt+0x4e90>
  406a60:	mov	w23, w20
  406a64:	nop
  406a68:	sub	w23, w23, #0x8
  406a6c:	mov	w0, #0x9                   	// #9
  406a70:	bl	412978 <ferror@plt+0x10d88>
  406a74:	cmp	w23, #0x7
  406a78:	b.gt	406a68 <ferror@plt+0x4e78>
  406a7c:	and	w20, w20, #0x7
  406a80:	cmp	w20, #0x0
  406a84:	b.le	406a98 <ferror@plt+0x4ea8>
  406a88:	mov	w0, #0x20                  	// #32
  406a8c:	bl	412978 <ferror@plt+0x10d88>
  406a90:	subs	w20, w20, #0x1
  406a94:	b.ne	406a88 <ferror@plt+0x4e98>  // b.any
  406a98:	adrp	x0, 426000 <ferror@plt+0x24410>
  406a9c:	add	x0, x0, #0x8b8
  406aa0:	bl	412988 <ferror@plt+0x10d98>
  406aa4:	ldr	w20, [x19, #3624]
  406aa8:	lsl	w20, w20, #3
  406aac:	cmp	w20, #0x7
  406ab0:	mov	w23, w20
  406ab4:	b.le	406ad0 <ferror@plt+0x4ee0>
  406ab8:	sub	w23, w23, #0x8
  406abc:	mov	w0, #0x9                   	// #9
  406ac0:	bl	412978 <ferror@plt+0x10d88>
  406ac4:	cmp	w23, #0x7
  406ac8:	b.gt	406ab8 <ferror@plt+0x4ec8>
  406acc:	and	w20, w20, #0x7
  406ad0:	cmp	w20, #0x0
  406ad4:	b.le	406ae8 <ferror@plt+0x4ef8>
  406ad8:	mov	w0, #0x20                  	// #32
  406adc:	bl	412978 <ferror@plt+0x10d88>
  406ae0:	subs	w20, w20, #0x1
  406ae4:	b.ne	406ad8 <ferror@plt+0x4ee8>  // b.any
  406ae8:	adrp	x0, 426000 <ferror@plt+0x24410>
  406aec:	add	x0, x0, #0x8e0
  406af0:	bl	412988 <ferror@plt+0x10d98>
  406af4:	ldr	w20, [x19, #3624]
  406af8:	add	w20, w20, #0x1
  406afc:	str	w20, [x19, #3624]
  406b00:	lsl	w20, w20, #3
  406b04:	cmp	w20, #0x7
  406b08:	mov	w23, w20
  406b0c:	b.le	406b28 <ferror@plt+0x4f38>
  406b10:	sub	w23, w23, #0x8
  406b14:	mov	w0, #0x9                   	// #9
  406b18:	bl	412978 <ferror@plt+0x10d88>
  406b1c:	cmp	w23, #0x7
  406b20:	b.gt	406b10 <ferror@plt+0x4f20>
  406b24:	and	w20, w20, #0x7
  406b28:	cmp	w20, #0x0
  406b2c:	b.le	406b40 <ferror@plt+0x4f50>
  406b30:	mov	w0, #0x20                  	// #32
  406b34:	bl	412978 <ferror@plt+0x10d88>
  406b38:	subs	w20, w20, #0x1
  406b3c:	b.ne	406b30 <ferror@plt+0x4f40>  // b.any
  406b40:	mov	x0, x24
  406b44:	bl	412988 <ferror@plt+0x10d98>
  406b48:	ldr	w20, [x19, #3624]
  406b4c:	lsl	w20, w20, #3
  406b50:	cmp	w20, #0x7
  406b54:	mov	w23, w20
  406b58:	b.le	406b78 <ferror@plt+0x4f88>
  406b5c:	nop
  406b60:	sub	w23, w23, #0x8
  406b64:	mov	w0, #0x9                   	// #9
  406b68:	bl	412978 <ferror@plt+0x10d88>
  406b6c:	cmp	w23, #0x7
  406b70:	b.gt	406b60 <ferror@plt+0x4f70>
  406b74:	and	w20, w20, #0x7
  406b78:	cmp	w20, #0x0
  406b7c:	b.le	406b90 <ferror@plt+0x4fa0>
  406b80:	mov	w0, #0x20                  	// #32
  406b84:	bl	412978 <ferror@plt+0x10d88>
  406b88:	subs	w20, w20, #0x1
  406b8c:	b.ne	406b80 <ferror@plt+0x4f90>  // b.any
  406b90:	adrp	x0, 426000 <ferror@plt+0x24410>
  406b94:	add	x0, x0, #0x908
  406b98:	bl	412988 <ferror@plt+0x10d98>
  406b9c:	ldr	w20, [x19, #3624]
  406ba0:	add	w20, w20, #0x1
  406ba4:	str	w20, [x19, #3624]
  406ba8:	lsl	w20, w20, #3
  406bac:	cmp	w20, #0x7
  406bb0:	mov	w23, w20
  406bb4:	b.le	406bd0 <ferror@plt+0x4fe0>
  406bb8:	sub	w23, w23, #0x8
  406bbc:	mov	w0, #0x9                   	// #9
  406bc0:	bl	412978 <ferror@plt+0x10d88>
  406bc4:	cmp	w23, #0x7
  406bc8:	b.gt	406bb8 <ferror@plt+0x4fc8>
  406bcc:	and	w20, w20, #0x7
  406bd0:	cmp	w20, #0x0
  406bd4:	b.le	406be8 <ferror@plt+0x4ff8>
  406bd8:	mov	w0, #0x20                  	// #32
  406bdc:	bl	412978 <ferror@plt+0x10d88>
  406be0:	subs	w20, w20, #0x1
  406be4:	b.ne	406bd8 <ferror@plt+0x4fe8>  // b.any
  406be8:	mov	x0, x24
  406bec:	bl	412988 <ferror@plt+0x10d98>
  406bf0:	ldr	w20, [x19, #3624]
  406bf4:	lsl	w20, w20, #3
  406bf8:	cmp	w20, #0x7
  406bfc:	mov	w23, w20
  406c00:	b.le	406c20 <ferror@plt+0x5030>
  406c04:	nop
  406c08:	sub	w23, w23, #0x8
  406c0c:	mov	w0, #0x9                   	// #9
  406c10:	bl	412978 <ferror@plt+0x10d88>
  406c14:	cmp	w23, #0x7
  406c18:	b.gt	406c08 <ferror@plt+0x5018>
  406c1c:	and	w20, w20, #0x7
  406c20:	cmp	w20, #0x0
  406c24:	b.le	406c38 <ferror@plt+0x5048>
  406c28:	mov	w0, #0x20                  	// #32
  406c2c:	bl	412978 <ferror@plt+0x10d88>
  406c30:	subs	w20, w20, #0x1
  406c34:	b.ne	406c28 <ferror@plt+0x5038>  // b.any
  406c38:	adrp	x0, 426000 <ferror@plt+0x24410>
  406c3c:	add	x0, x0, #0x940
  406c40:	bl	412988 <ferror@plt+0x10d98>
  406c44:	ldr	w20, [x19, #3624]
  406c48:	lsl	w20, w20, #3
  406c4c:	cmp	w20, #0x7
  406c50:	mov	w23, w20
  406c54:	b.le	406c70 <ferror@plt+0x5080>
  406c58:	sub	w23, w23, #0x8
  406c5c:	mov	w0, #0x9                   	// #9
  406c60:	bl	412978 <ferror@plt+0x10d88>
  406c64:	cmp	w23, #0x7
  406c68:	b.gt	406c58 <ferror@plt+0x5068>
  406c6c:	and	w20, w20, #0x7
  406c70:	cmp	w20, #0x0
  406c74:	b.le	406c88 <ferror@plt+0x5098>
  406c78:	mov	w0, #0x20                  	// #32
  406c7c:	bl	412978 <ferror@plt+0x10d88>
  406c80:	subs	w20, w20, #0x1
  406c84:	b.ne	406c78 <ferror@plt+0x5088>  // b.any
  406c88:	adrp	x0, 426000 <ferror@plt+0x24410>
  406c8c:	add	x0, x0, #0x968
  406c90:	bl	412988 <ferror@plt+0x10d98>
  406c94:	ldr	w20, [x19, #3624]
  406c98:	lsl	w20, w20, #3
  406c9c:	cmp	w20, #0x7
  406ca0:	mov	w23, w20
  406ca4:	b.le	406cc0 <ferror@plt+0x50d0>
  406ca8:	sub	w23, w23, #0x8
  406cac:	mov	w0, #0x9                   	// #9
  406cb0:	bl	412978 <ferror@plt+0x10d88>
  406cb4:	cmp	w23, #0x7
  406cb8:	b.gt	406ca8 <ferror@plt+0x50b8>
  406cbc:	and	w20, w20, #0x7
  406cc0:	cmp	w20, #0x0
  406cc4:	b.le	406cd8 <ferror@plt+0x50e8>
  406cc8:	mov	w0, #0x20                  	// #32
  406ccc:	bl	412978 <ferror@plt+0x10d88>
  406cd0:	subs	w20, w20, #0x1
  406cd4:	b.ne	406cc8 <ferror@plt+0x50d8>  // b.any
  406cd8:	adrp	x25, 440000 <ferror@plt+0x3e410>
  406cdc:	add	x25, x25, #0x8e8
  406ce0:	mov	x0, x25
  406ce4:	bl	412988 <ferror@plt+0x10d98>
  406ce8:	ldr	w20, [x19, #3624]
  406cec:	lsl	w20, w20, #3
  406cf0:	cmp	w20, #0x7
  406cf4:	mov	w23, w20
  406cf8:	b.le	406d18 <ferror@plt+0x5128>
  406cfc:	nop
  406d00:	sub	w23, w23, #0x8
  406d04:	mov	w0, #0x9                   	// #9
  406d08:	bl	412978 <ferror@plt+0x10d88>
  406d0c:	cmp	w23, #0x7
  406d10:	b.gt	406d00 <ferror@plt+0x5110>
  406d14:	and	w20, w20, #0x7
  406d18:	cmp	w20, #0x0
  406d1c:	b.le	406d30 <ferror@plt+0x5140>
  406d20:	mov	w0, #0x20                  	// #32
  406d24:	bl	412978 <ferror@plt+0x10d88>
  406d28:	subs	w20, w20, #0x1
  406d2c:	b.ne	406d20 <ferror@plt+0x5130>  // b.any
  406d30:	adrp	x23, 441000 <ferror@plt+0x3f410>
  406d34:	add	x23, x23, #0x100
  406d38:	mov	x0, x23
  406d3c:	bl	412988 <ferror@plt+0x10d98>
  406d40:	ldr	w20, [x19, #3624]
  406d44:	sub	w20, w20, #0x1
  406d48:	str	w20, [x19, #3624]
  406d4c:	lsl	w20, w20, #3
  406d50:	cmp	w20, #0x7
  406d54:	mov	w26, w20
  406d58:	b.le	406d78 <ferror@plt+0x5188>
  406d5c:	nop
  406d60:	sub	w26, w26, #0x8
  406d64:	mov	w0, #0x9                   	// #9
  406d68:	bl	412978 <ferror@plt+0x10d88>
  406d6c:	cmp	w26, #0x7
  406d70:	b.gt	406d60 <ferror@plt+0x5170>
  406d74:	and	w20, w20, #0x7
  406d78:	cmp	w20, #0x0
  406d7c:	b.le	406d90 <ferror@plt+0x51a0>
  406d80:	mov	w0, #0x20                  	// #32
  406d84:	bl	412978 <ferror@plt+0x10d88>
  406d88:	subs	w20, w20, #0x1
  406d8c:	b.ne	406d80 <ferror@plt+0x5190>  // b.any
  406d90:	mov	x0, x23
  406d94:	bl	412988 <ferror@plt+0x10d98>
  406d98:	ldr	w20, [x19, #3624]
  406d9c:	sub	w20, w20, #0x1
  406da0:	str	w20, [x19, #3624]
  406da4:	lsl	w20, w20, #3
  406da8:	cmp	w20, #0x7
  406dac:	mov	w26, w20
  406db0:	b.le	406dd0 <ferror@plt+0x51e0>
  406db4:	nop
  406db8:	sub	w26, w26, #0x8
  406dbc:	mov	w0, #0x9                   	// #9
  406dc0:	bl	412978 <ferror@plt+0x10d88>
  406dc4:	cmp	w26, #0x7
  406dc8:	b.gt	406db8 <ferror@plt+0x51c8>
  406dcc:	and	w20, w20, #0x7
  406dd0:	cmp	w20, #0x0
  406dd4:	b.le	406de8 <ferror@plt+0x51f8>
  406dd8:	mov	w0, #0x20                  	// #32
  406ddc:	bl	412978 <ferror@plt+0x10d88>
  406de0:	subs	w20, w20, #0x1
  406de4:	b.ne	406dd8 <ferror@plt+0x51e8>  // b.any
  406de8:	adrp	x0, 426000 <ferror@plt+0x24410>
  406dec:	add	x0, x0, #0x990
  406df0:	bl	412988 <ferror@plt+0x10d98>
  406df4:	ldr	w20, [x19, #3624]
  406df8:	add	w20, w20, #0x1
  406dfc:	str	w20, [x19, #3624]
  406e00:	lsl	w20, w20, #3
  406e04:	cmp	w20, #0x7
  406e08:	mov	w26, w20
  406e0c:	b.le	406e28 <ferror@plt+0x5238>
  406e10:	sub	w26, w26, #0x8
  406e14:	mov	w0, #0x9                   	// #9
  406e18:	bl	412978 <ferror@plt+0x10d88>
  406e1c:	cmp	w26, #0x7
  406e20:	b.gt	406e10 <ferror@plt+0x5220>
  406e24:	and	w20, w20, #0x7
  406e28:	cmp	w20, #0x0
  406e2c:	b.le	406e40 <ferror@plt+0x5250>
  406e30:	mov	w0, #0x20                  	// #32
  406e34:	bl	412978 <ferror@plt+0x10d88>
  406e38:	subs	w20, w20, #0x1
  406e3c:	b.ne	406e30 <ferror@plt+0x5240>  // b.any
  406e40:	mov	x0, x24
  406e44:	bl	412988 <ferror@plt+0x10d98>
  406e48:	ldr	w20, [x19, #3624]
  406e4c:	lsl	w20, w20, #3
  406e50:	cmp	w20, #0x7
  406e54:	mov	w26, w20
  406e58:	b.le	406e78 <ferror@plt+0x5288>
  406e5c:	nop
  406e60:	sub	w26, w26, #0x8
  406e64:	mov	w0, #0x9                   	// #9
  406e68:	bl	412978 <ferror@plt+0x10d88>
  406e6c:	cmp	w26, #0x7
  406e70:	b.gt	406e60 <ferror@plt+0x5270>
  406e74:	and	w20, w20, #0x7
  406e78:	cmp	w20, #0x0
  406e7c:	b.le	406e90 <ferror@plt+0x52a0>
  406e80:	mov	w0, #0x20                  	// #32
  406e84:	bl	412978 <ferror@plt+0x10d88>
  406e88:	subs	w20, w20, #0x1
  406e8c:	b.ne	406e80 <ferror@plt+0x5290>  // b.any
  406e90:	adrp	x0, 426000 <ferror@plt+0x24410>
  406e94:	add	x0, x0, #0x9b8
  406e98:	bl	412988 <ferror@plt+0x10d98>
  406e9c:	ldr	w20, [x19, #3624]
  406ea0:	lsl	w20, w20, #3
  406ea4:	cmp	w20, #0x7
  406ea8:	mov	w26, w20
  406eac:	b.le	406ec8 <ferror@plt+0x52d8>
  406eb0:	sub	w26, w26, #0x8
  406eb4:	mov	w0, #0x9                   	// #9
  406eb8:	bl	412978 <ferror@plt+0x10d88>
  406ebc:	cmp	w26, #0x7
  406ec0:	b.gt	406eb0 <ferror@plt+0x52c0>
  406ec4:	and	w20, w20, #0x7
  406ec8:	cmp	w20, #0x0
  406ecc:	b.le	406ee0 <ferror@plt+0x52f0>
  406ed0:	mov	w0, #0x20                  	// #32
  406ed4:	bl	412978 <ferror@plt+0x10d88>
  406ed8:	subs	w20, w20, #0x1
  406edc:	b.ne	406ed0 <ferror@plt+0x52e0>  // b.any
  406ee0:	adrp	x0, 426000 <ferror@plt+0x24410>
  406ee4:	add	x0, x0, #0x9f8
  406ee8:	bl	412988 <ferror@plt+0x10d98>
  406eec:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  406ef0:	ldr	w0, [x0, #2600]
  406ef4:	cbnz	w0, 4075dc <ferror@plt+0x59ec>
  406ef8:	adrp	x28, 426000 <ferror@plt+0x24410>
  406efc:	adrp	x27, 426000 <ferror@plt+0x24410>
  406f00:	add	x28, x28, #0xa38
  406f04:	add	x27, x27, #0xa58
  406f08:	adrp	x26, 426000 <ferror@plt+0x24410>
  406f0c:	add	x0, x26, #0xa88
  406f10:	str	x0, [sp, #104]
  406f14:	ldr	w20, [x19, #3624]
  406f18:	lsl	w20, w20, #3
  406f1c:	cmp	w20, #0x7
  406f20:	b.le	406f40 <ferror@plt+0x5350>
  406f24:	mov	w26, w20
  406f28:	sub	w26, w26, #0x8
  406f2c:	mov	w0, #0x9                   	// #9
  406f30:	bl	412978 <ferror@plt+0x10d88>
  406f34:	cmp	w26, #0x7
  406f38:	b.gt	406f28 <ferror@plt+0x5338>
  406f3c:	and	w20, w20, #0x7
  406f40:	cmp	w20, #0x0
  406f44:	b.le	406f58 <ferror@plt+0x5368>
  406f48:	mov	w0, #0x20                  	// #32
  406f4c:	bl	412978 <ferror@plt+0x10d88>
  406f50:	subs	w20, w20, #0x1
  406f54:	b.ne	406f48 <ferror@plt+0x5358>  // b.any
  406f58:	mov	x0, x23
  406f5c:	bl	412988 <ferror@plt+0x10d98>
  406f60:	ldr	w20, [x19, #3624]
  406f64:	sub	w20, w20, #0x1
  406f68:	str	w20, [x19, #3624]
  406f6c:	lsl	w20, w20, #3
  406f70:	cmp	w20, #0x7
  406f74:	mov	w26, w20
  406f78:	b.le	406f98 <ferror@plt+0x53a8>
  406f7c:	nop
  406f80:	sub	w26, w26, #0x8
  406f84:	mov	w0, #0x9                   	// #9
  406f88:	bl	412978 <ferror@plt+0x10d88>
  406f8c:	cmp	w26, #0x7
  406f90:	b.gt	406f80 <ferror@plt+0x5390>
  406f94:	and	w20, w20, #0x7
  406f98:	cmp	w20, #0x0
  406f9c:	b.le	406fb0 <ferror@plt+0x53c0>
  406fa0:	mov	w0, #0x20                  	// #32
  406fa4:	bl	412978 <ferror@plt+0x10d88>
  406fa8:	subs	w20, w20, #0x1
  406fac:	b.ne	406fa0 <ferror@plt+0x53b0>  // b.any
  406fb0:	adrp	x0, 441000 <ferror@plt+0x3f410>
  406fb4:	add	x0, x0, #0x360
  406fb8:	bl	412988 <ferror@plt+0x10d98>
  406fbc:	ldr	w20, [x19, #3624]
  406fc0:	add	w20, w20, #0x1
  406fc4:	str	w20, [x19, #3624]
  406fc8:	lsl	w20, w20, #3
  406fcc:	cmp	w20, #0x7
  406fd0:	mov	w26, w20
  406fd4:	b.le	406ff0 <ferror@plt+0x5400>
  406fd8:	sub	w26, w26, #0x8
  406fdc:	mov	w0, #0x9                   	// #9
  406fe0:	bl	412978 <ferror@plt+0x10d88>
  406fe4:	cmp	w26, #0x7
  406fe8:	b.gt	406fd8 <ferror@plt+0x53e8>
  406fec:	and	w20, w20, #0x7
  406ff0:	cmp	w20, #0x0
  406ff4:	b.le	407008 <ferror@plt+0x5418>
  406ff8:	mov	w0, #0x20                  	// #32
  406ffc:	bl	412978 <ferror@plt+0x10d88>
  407000:	subs	w20, w20, #0x1
  407004:	b.ne	406ff8 <ferror@plt+0x5408>  // b.any
  407008:	mov	x0, x24
  40700c:	bl	412988 <ferror@plt+0x10d98>
  407010:	ldr	w20, [x19, #3624]
  407014:	lsl	w20, w20, #3
  407018:	cmp	w20, #0x7
  40701c:	mov	w24, w20
  407020:	b.le	407040 <ferror@plt+0x5450>
  407024:	nop
  407028:	sub	w24, w24, #0x8
  40702c:	mov	w0, #0x9                   	// #9
  407030:	bl	412978 <ferror@plt+0x10d88>
  407034:	cmp	w24, #0x7
  407038:	b.gt	407028 <ferror@plt+0x5438>
  40703c:	and	w20, w20, #0x7
  407040:	cmp	w20, #0x0
  407044:	b.le	407058 <ferror@plt+0x5468>
  407048:	mov	w0, #0x20                  	// #32
  40704c:	bl	412978 <ferror@plt+0x10d88>
  407050:	subs	w20, w20, #0x1
  407054:	b.ne	407048 <ferror@plt+0x5458>  // b.any
  407058:	mov	x0, x28
  40705c:	bl	412988 <ferror@plt+0x10d98>
  407060:	ldr	w20, [x19, #3624]
  407064:	lsl	w20, w20, #3
  407068:	cmp	w20, #0x7
  40706c:	mov	w24, w20
  407070:	b.le	407090 <ferror@plt+0x54a0>
  407074:	nop
  407078:	sub	w24, w24, #0x8
  40707c:	mov	w0, #0x9                   	// #9
  407080:	bl	412978 <ferror@plt+0x10d88>
  407084:	cmp	w24, #0x7
  407088:	b.gt	407078 <ferror@plt+0x5488>
  40708c:	and	w20, w20, #0x7
  407090:	cmp	w20, #0x0
  407094:	b.le	4070a8 <ferror@plt+0x54b8>
  407098:	mov	w0, #0x20                  	// #32
  40709c:	bl	412978 <ferror@plt+0x10d88>
  4070a0:	subs	w20, w20, #0x1
  4070a4:	b.ne	407098 <ferror@plt+0x54a8>  // b.any
  4070a8:	mov	x0, x27
  4070ac:	bl	412988 <ferror@plt+0x10d98>
  4070b0:	ldr	w20, [x19, #3624]
  4070b4:	lsl	w20, w20, #3
  4070b8:	cmp	w20, #0x7
  4070bc:	mov	w24, w20
  4070c0:	b.le	4070e0 <ferror@plt+0x54f0>
  4070c4:	nop
  4070c8:	sub	w24, w24, #0x8
  4070cc:	mov	w0, #0x9                   	// #9
  4070d0:	bl	412978 <ferror@plt+0x10d88>
  4070d4:	cmp	w24, #0x7
  4070d8:	b.gt	4070c8 <ferror@plt+0x54d8>
  4070dc:	and	w20, w20, #0x7
  4070e0:	cmp	w20, #0x0
  4070e4:	b.le	4070f8 <ferror@plt+0x5508>
  4070e8:	mov	w0, #0x20                  	// #32
  4070ec:	bl	412978 <ferror@plt+0x10d88>
  4070f0:	subs	w20, w20, #0x1
  4070f4:	b.ne	4070e8 <ferror@plt+0x54f8>  // b.any
  4070f8:	ldr	x0, [sp, #104]
  4070fc:	bl	412988 <ferror@plt+0x10d98>
  407100:	ldr	w20, [x19, #3624]
  407104:	lsl	w20, w20, #3
  407108:	cmp	w20, #0x7
  40710c:	mov	w24, w20
  407110:	b.le	407130 <ferror@plt+0x5540>
  407114:	nop
  407118:	sub	w24, w24, #0x8
  40711c:	mov	w0, #0x9                   	// #9
  407120:	bl	412978 <ferror@plt+0x10d88>
  407124:	cmp	w24, #0x7
  407128:	b.gt	407118 <ferror@plt+0x5528>
  40712c:	and	w20, w20, #0x7
  407130:	cmp	w20, #0x0
  407134:	b.le	407148 <ferror@plt+0x5558>
  407138:	mov	w0, #0x20                  	// #32
  40713c:	bl	412978 <ferror@plt+0x10d88>
  407140:	subs	w20, w20, #0x1
  407144:	b.ne	407138 <ferror@plt+0x5548>  // b.any
  407148:	mov	x0, x25
  40714c:	bl	412988 <ferror@plt+0x10d98>
  407150:	ldr	w20, [x19, #3624]
  407154:	lsl	w20, w20, #3
  407158:	cmp	w20, #0x7
  40715c:	mov	w24, w20
  407160:	b.le	407180 <ferror@plt+0x5590>
  407164:	nop
  407168:	sub	w24, w24, #0x8
  40716c:	mov	w0, #0x9                   	// #9
  407170:	bl	412978 <ferror@plt+0x10d88>
  407174:	cmp	w24, #0x7
  407178:	b.gt	407168 <ferror@plt+0x5578>
  40717c:	and	w20, w20, #0x7
  407180:	cmp	w20, #0x0
  407184:	b.le	407198 <ferror@plt+0x55a8>
  407188:	mov	w0, #0x20                  	// #32
  40718c:	bl	412978 <ferror@plt+0x10d88>
  407190:	subs	w20, w20, #0x1
  407194:	b.ne	407188 <ferror@plt+0x5598>  // b.any
  407198:	mov	x0, x23
  40719c:	bl	412988 <ferror@plt+0x10d98>
  4071a0:	ldr	w20, [x19, #3624]
  4071a4:	sub	w20, w20, #0x1
  4071a8:	str	w20, [x19, #3624]
  4071ac:	lsl	w20, w20, #3
  4071b0:	cmp	w20, #0x7
  4071b4:	mov	w24, w20
  4071b8:	b.le	4071d8 <ferror@plt+0x55e8>
  4071bc:	nop
  4071c0:	sub	w24, w24, #0x8
  4071c4:	mov	w0, #0x9                   	// #9
  4071c8:	bl	412978 <ferror@plt+0x10d88>
  4071cc:	cmp	w24, #0x7
  4071d0:	b.gt	4071c0 <ferror@plt+0x55d0>
  4071d4:	and	w20, w20, #0x7
  4071d8:	cmp	w20, #0x0
  4071dc:	b.le	4071f0 <ferror@plt+0x5600>
  4071e0:	mov	w0, #0x20                  	// #32
  4071e4:	bl	412978 <ferror@plt+0x10d88>
  4071e8:	subs	w20, w20, #0x1
  4071ec:	b.ne	4071e0 <ferror@plt+0x55f0>  // b.any
  4071f0:	adrp	x0, 426000 <ferror@plt+0x24410>
  4071f4:	add	x0, x0, #0xaa8
  4071f8:	bl	412988 <ferror@plt+0x10d98>
  4071fc:	ldr	w20, [x19, #3624]
  407200:	lsl	w20, w20, #3
  407204:	cmp	w20, #0x7
  407208:	mov	w24, w20
  40720c:	b.le	407228 <ferror@plt+0x5638>
  407210:	sub	w24, w24, #0x8
  407214:	mov	w0, #0x9                   	// #9
  407218:	bl	412978 <ferror@plt+0x10d88>
  40721c:	cmp	w24, #0x7
  407220:	b.gt	407210 <ferror@plt+0x5620>
  407224:	and	w20, w20, #0x7
  407228:	cmp	w20, #0x0
  40722c:	b.le	407240 <ferror@plt+0x5650>
  407230:	mov	w0, #0x20                  	// #32
  407234:	bl	412978 <ferror@plt+0x10d88>
  407238:	subs	w20, w20, #0x1
  40723c:	b.ne	407230 <ferror@plt+0x5640>  // b.any
  407240:	adrp	x0, 426000 <ferror@plt+0x24410>
  407244:	add	x0, x0, #0xab8
  407248:	bl	412988 <ferror@plt+0x10d98>
  40724c:	ldr	w20, [x19, #3624]
  407250:	ldp	x27, x28, [sp, #80]
  407254:	b	407424 <ferror@plt+0x5834>
  407258:	cmp	w20, #0x7
  40725c:	b.le	407280 <ferror@plt+0x5690>
  407260:	mov	w21, w20
  407264:	nop
  407268:	sub	w21, w21, #0x8
  40726c:	mov	w0, #0x9                   	// #9
  407270:	bl	412978 <ferror@plt+0x10d88>
  407274:	cmp	w21, #0x7
  407278:	b.gt	407268 <ferror@plt+0x5678>
  40727c:	and	w20, w20, #0x7
  407280:	cmp	w20, #0x0
  407284:	b.le	407298 <ferror@plt+0x56a8>
  407288:	mov	w0, #0x20                  	// #32
  40728c:	bl	412978 <ferror@plt+0x10d88>
  407290:	subs	w20, w20, #0x1
  407294:	b.ne	407288 <ferror@plt+0x5698>  // b.any
  407298:	adrp	x21, 426000 <ferror@plt+0x24410>
  40729c:	add	x21, x21, #0xad8
  4072a0:	mov	x0, x21
  4072a4:	bl	412988 <ferror@plt+0x10d98>
  4072a8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4072ac:	ldr	w0, [x0, #1440]
  4072b0:	cbz	w0, 4072bc <ferror@plt+0x56cc>
  4072b4:	ldr	w0, [x22, #2864]
  4072b8:	cbz	w0, 4076e4 <ferror@plt+0x5af4>
  4072bc:	ldp	x19, x20, [sp, #16]
  4072c0:	ldp	x21, x22, [sp, #32]
  4072c4:	ldp	x29, x30, [sp], #112
  4072c8:	ret
  4072cc:	ldr	w20, [x19, #3624]
  4072d0:	add	w20, w20, #0x1
  4072d4:	str	w20, [x19, #3624]
  4072d8:	lsl	w20, w20, #3
  4072dc:	cmp	w20, #0x7
  4072e0:	b.le	407300 <ferror@plt+0x5710>
  4072e4:	mov	w23, w20
  4072e8:	sub	w23, w23, #0x8
  4072ec:	mov	w0, #0x9                   	// #9
  4072f0:	bl	412978 <ferror@plt+0x10d88>
  4072f4:	cmp	w23, #0x7
  4072f8:	b.gt	4072e8 <ferror@plt+0x56f8>
  4072fc:	and	w20, w20, #0x7
  407300:	cmp	w20, #0x0
  407304:	b.le	407318 <ferror@plt+0x5728>
  407308:	mov	w0, #0x20                  	// #32
  40730c:	bl	412978 <ferror@plt+0x10d88>
  407310:	subs	w20, w20, #0x1
  407314:	b.ne	407308 <ferror@plt+0x5718>  // b.any
  407318:	mov	x0, x24
  40731c:	bl	412988 <ferror@plt+0x10d98>
  407320:	ldr	w20, [x19, #3624]
  407324:	lsl	w20, w20, #3
  407328:	cmp	w20, #0x7
  40732c:	mov	w23, w20
  407330:	b.le	407350 <ferror@plt+0x5760>
  407334:	nop
  407338:	sub	w23, w23, #0x8
  40733c:	mov	w0, #0x9                   	// #9
  407340:	bl	412978 <ferror@plt+0x10d88>
  407344:	cmp	w23, #0x7
  407348:	b.gt	407338 <ferror@plt+0x5748>
  40734c:	and	w20, w20, #0x7
  407350:	cmp	w20, #0x0
  407354:	b.le	407368 <ferror@plt+0x5778>
  407358:	mov	w0, #0x20                  	// #32
  40735c:	bl	412978 <ferror@plt+0x10d88>
  407360:	subs	w20, w20, #0x1
  407364:	b.ne	407358 <ferror@plt+0x5768>  // b.any
  407368:	adrp	x0, 426000 <ferror@plt+0x24410>
  40736c:	add	x0, x0, #0xa38
  407370:	bl	412988 <ferror@plt+0x10d98>
  407374:	ldr	w20, [x19, #3624]
  407378:	lsl	w20, w20, #3
  40737c:	cmp	w20, #0x7
  407380:	mov	w23, w20
  407384:	b.le	4073a0 <ferror@plt+0x57b0>
  407388:	sub	w23, w23, #0x8
  40738c:	mov	w0, #0x9                   	// #9
  407390:	bl	412978 <ferror@plt+0x10d88>
  407394:	cmp	w23, #0x7
  407398:	b.gt	407388 <ferror@plt+0x5798>
  40739c:	and	w20, w20, #0x7
  4073a0:	cmp	w20, #0x0
  4073a4:	b.le	4073b8 <ferror@plt+0x57c8>
  4073a8:	mov	w0, #0x20                  	// #32
  4073ac:	bl	412978 <ferror@plt+0x10d88>
  4073b0:	subs	w20, w20, #0x1
  4073b4:	b.ne	4073a8 <ferror@plt+0x57b8>  // b.any
  4073b8:	adrp	x0, 440000 <ferror@plt+0x3e410>
  4073bc:	add	x0, x0, #0x8e8
  4073c0:	bl	412988 <ferror@plt+0x10d98>
  4073c4:	ldr	w20, [x19, #3624]
  4073c8:	lsl	w20, w20, #3
  4073cc:	cmp	w20, #0x7
  4073d0:	mov	w23, w20
  4073d4:	b.le	4073f0 <ferror@plt+0x5800>
  4073d8:	sub	w23, w23, #0x8
  4073dc:	mov	w0, #0x9                   	// #9
  4073e0:	bl	412978 <ferror@plt+0x10d88>
  4073e4:	cmp	w23, #0x7
  4073e8:	b.gt	4073d8 <ferror@plt+0x57e8>
  4073ec:	and	w20, w20, #0x7
  4073f0:	cmp	w20, #0x0
  4073f4:	b.le	407408 <ferror@plt+0x5818>
  4073f8:	mov	w0, #0x20                  	// #32
  4073fc:	bl	412978 <ferror@plt+0x10d88>
  407400:	subs	w20, w20, #0x1
  407404:	b.ne	4073f8 <ferror@plt+0x5808>  // b.any
  407408:	adrp	x23, 441000 <ferror@plt+0x3f410>
  40740c:	add	x23, x23, #0x100
  407410:	mov	x0, x23
  407414:	bl	412988 <ferror@plt+0x10d98>
  407418:	ldr	w20, [x19, #3624]
  40741c:	sub	w20, w20, #0x1
  407420:	str	w20, [x19, #3624]
  407424:	lsl	w20, w20, #3
  407428:	cmp	w20, #0x7
  40742c:	b.le	407450 <ferror@plt+0x5860>
  407430:	mov	w24, w20
  407434:	nop
  407438:	sub	w24, w24, #0x8
  40743c:	mov	w0, #0x9                   	// #9
  407440:	bl	412978 <ferror@plt+0x10d88>
  407444:	cmp	w24, #0x7
  407448:	b.gt	407438 <ferror@plt+0x5848>
  40744c:	and	w20, w20, #0x7
  407450:	cmp	w20, #0x0
  407454:	b.le	407468 <ferror@plt+0x5878>
  407458:	mov	w0, #0x20                  	// #32
  40745c:	bl	412978 <ferror@plt+0x10d88>
  407460:	subs	w20, w20, #0x1
  407464:	b.ne	407458 <ferror@plt+0x5868>  // b.any
  407468:	mov	x0, x23
  40746c:	bl	412988 <ferror@plt+0x10d98>
  407470:	ldr	w20, [x19, #3624]
  407474:	sub	w20, w20, #0x1
  407478:	str	w20, [x19, #3624]
  40747c:	lsl	w20, w20, #3
  407480:	cmp	w20, #0x7
  407484:	mov	w24, w20
  407488:	b.le	4074a8 <ferror@plt+0x58b8>
  40748c:	nop
  407490:	sub	w24, w24, #0x8
  407494:	mov	w0, #0x9                   	// #9
  407498:	bl	412978 <ferror@plt+0x10d88>
  40749c:	cmp	w24, #0x7
  4074a0:	b.gt	407490 <ferror@plt+0x58a0>
  4074a4:	and	w20, w20, #0x7
  4074a8:	cmp	w20, #0x0
  4074ac:	b.le	4074c0 <ferror@plt+0x58d0>
  4074b0:	mov	w0, #0x20                  	// #32
  4074b4:	bl	412978 <ferror@plt+0x10d88>
  4074b8:	subs	w20, w20, #0x1
  4074bc:	b.ne	4074b0 <ferror@plt+0x58c0>  // b.any
  4074c0:	adrp	x0, 426000 <ferror@plt+0x24410>
  4074c4:	add	x0, x0, #0xac8
  4074c8:	bl	412988 <ferror@plt+0x10d98>
  4074cc:	ldr	w20, [x19, #3624]
  4074d0:	lsl	w20, w20, #3
  4074d4:	cmp	w20, #0x7
  4074d8:	mov	w24, w20
  4074dc:	b.le	4074f8 <ferror@plt+0x5908>
  4074e0:	sub	w24, w24, #0x8
  4074e4:	mov	w0, #0x9                   	// #9
  4074e8:	bl	412978 <ferror@plt+0x10d88>
  4074ec:	cmp	w24, #0x7
  4074f0:	b.gt	4074e0 <ferror@plt+0x58f0>
  4074f4:	and	w20, w20, #0x7
  4074f8:	cmp	w20, #0x0
  4074fc:	b.le	407510 <ferror@plt+0x5920>
  407500:	mov	w0, #0x20                  	// #32
  407504:	bl	412978 <ferror@plt+0x10d88>
  407508:	subs	w20, w20, #0x1
  40750c:	b.ne	407500 <ferror@plt+0x5910>  // b.any
  407510:	mov	x0, x21
  407514:	bl	412988 <ferror@plt+0x10d98>
  407518:	ldr	w20, [x19, #3624]
  40751c:	lsl	w20, w20, #3
  407520:	cmp	w20, #0x7
  407524:	mov	w21, w20
  407528:	b.le	407548 <ferror@plt+0x5958>
  40752c:	nop
  407530:	sub	w21, w21, #0x8
  407534:	mov	w0, #0x9                   	// #9
  407538:	bl	412978 <ferror@plt+0x10d88>
  40753c:	cmp	w21, #0x7
  407540:	b.gt	407530 <ferror@plt+0x5940>
  407544:	and	w20, w20, #0x7
  407548:	cmp	w20, #0x0
  40754c:	b.le	407560 <ferror@plt+0x5970>
  407550:	mov	w0, #0x20                  	// #32
  407554:	bl	412978 <ferror@plt+0x10d88>
  407558:	subs	w20, w20, #0x1
  40755c:	b.ne	407550 <ferror@plt+0x5960>  // b.any
  407560:	mov	x0, x22
  407564:	bl	412988 <ferror@plt+0x10d98>
  407568:	ldr	w20, [x19, #3624]
  40756c:	lsl	w20, w20, #3
  407570:	cmp	w20, #0x7
  407574:	mov	w21, w20
  407578:	b.le	407598 <ferror@plt+0x59a8>
  40757c:	nop
  407580:	sub	w21, w21, #0x8
  407584:	mov	w0, #0x9                   	// #9
  407588:	bl	412978 <ferror@plt+0x10d88>
  40758c:	cmp	w21, #0x7
  407590:	b.gt	407580 <ferror@plt+0x5990>
  407594:	and	w20, w20, #0x7
  407598:	cmp	w20, #0x0
  40759c:	b.le	4075b0 <ferror@plt+0x59c0>
  4075a0:	mov	w0, #0x20                  	// #32
  4075a4:	bl	412978 <ferror@plt+0x10d88>
  4075a8:	subs	w20, w20, #0x1
  4075ac:	b.ne	4075a0 <ferror@plt+0x59b0>  // b.any
  4075b0:	mov	x0, x23
  4075b4:	bl	412988 <ferror@plt+0x10d98>
  4075b8:	ldr	w0, [x19, #3624]
  4075bc:	ldp	x21, x22, [sp, #32]
  4075c0:	sub	w0, w0, #0x1
  4075c4:	str	w0, [x19, #3624]
  4075c8:	ldp	x19, x20, [sp, #16]
  4075cc:	ldp	x23, x24, [sp, #48]
  4075d0:	ldp	x25, x26, [sp, #64]
  4075d4:	ldp	x29, x30, [sp], #112
  4075d8:	ret
  4075dc:	ldr	w20, [x19, #3624]
  4075e0:	lsl	w20, w20, #3
  4075e4:	cmp	w20, #0x7
  4075e8:	b.le	407608 <ferror@plt+0x5a18>
  4075ec:	mov	w26, w20
  4075f0:	sub	w26, w26, #0x8
  4075f4:	mov	w0, #0x9                   	// #9
  4075f8:	bl	412978 <ferror@plt+0x10d88>
  4075fc:	cmp	w26, #0x7
  407600:	b.gt	4075f0 <ferror@plt+0x5a00>
  407604:	and	w20, w20, #0x7
  407608:	cmp	w20, #0x0
  40760c:	b.le	407620 <ferror@plt+0x5a30>
  407610:	mov	w0, #0x20                  	// #32
  407614:	bl	412978 <ferror@plt+0x10d88>
  407618:	subs	w20, w20, #0x1
  40761c:	b.ne	407610 <ferror@plt+0x5a20>  // b.any
  407620:	adrp	x28, 426000 <ferror@plt+0x24410>
  407624:	add	x28, x28, #0xa38
  407628:	mov	x0, x28
  40762c:	bl	412988 <ferror@plt+0x10d98>
  407630:	ldr	w20, [x19, #3624]
  407634:	lsl	w20, w20, #3
  407638:	cmp	w20, #0x7
  40763c:	mov	w26, w20
  407640:	b.le	407660 <ferror@plt+0x5a70>
  407644:	nop
  407648:	sub	w26, w26, #0x8
  40764c:	mov	w0, #0x9                   	// #9
  407650:	bl	412978 <ferror@plt+0x10d88>
  407654:	cmp	w26, #0x7
  407658:	b.gt	407648 <ferror@plt+0x5a58>
  40765c:	and	w20, w20, #0x7
  407660:	cmp	w20, #0x0
  407664:	b.le	407678 <ferror@plt+0x5a88>
  407668:	mov	w0, #0x20                  	// #32
  40766c:	bl	412978 <ferror@plt+0x10d88>
  407670:	subs	w20, w20, #0x1
  407674:	b.ne	407668 <ferror@plt+0x5a78>  // b.any
  407678:	adrp	x27, 426000 <ferror@plt+0x24410>
  40767c:	add	x27, x27, #0xa58
  407680:	mov	x0, x27
  407684:	bl	412988 <ferror@plt+0x10d98>
  407688:	ldr	w20, [x19, #3624]
  40768c:	lsl	w20, w20, #3
  407690:	cmp	w20, #0x7
  407694:	mov	w26, w20
  407698:	b.le	4076b8 <ferror@plt+0x5ac8>
  40769c:	nop
  4076a0:	sub	w26, w26, #0x8
  4076a4:	mov	w0, #0x9                   	// #9
  4076a8:	bl	412978 <ferror@plt+0x10d88>
  4076ac:	cmp	w26, #0x7
  4076b0:	b.gt	4076a0 <ferror@plt+0x5ab0>
  4076b4:	and	w20, w20, #0x7
  4076b8:	cmp	w20, #0x0
  4076bc:	b.le	4076d0 <ferror@plt+0x5ae0>
  4076c0:	mov	w0, #0x20                  	// #32
  4076c4:	bl	412978 <ferror@plt+0x10d88>
  4076c8:	subs	w20, w20, #0x1
  4076cc:	b.ne	4076c0 <ferror@plt+0x5ad0>  // b.any
  4076d0:	adrp	x26, 426000 <ferror@plt+0x24410>
  4076d4:	add	x0, x26, #0xa88
  4076d8:	str	x0, [sp, #104]
  4076dc:	bl	412988 <ferror@plt+0x10d98>
  4076e0:	b	406f14 <ferror@plt+0x5324>
  4076e4:	ldr	w20, [x19, #3624]
  4076e8:	lsl	w20, w20, #3
  4076ec:	cmp	w20, #0x7
  4076f0:	b.le	407710 <ferror@plt+0x5b20>
  4076f4:	mov	w22, w20
  4076f8:	sub	w22, w22, #0x8
  4076fc:	mov	w0, #0x9                   	// #9
  407700:	bl	412978 <ferror@plt+0x10d88>
  407704:	cmp	w22, #0x7
  407708:	b.gt	4076f8 <ferror@plt+0x5b08>
  40770c:	and	w20, w20, #0x7
  407710:	cmp	w20, #0x0
  407714:	b.le	407728 <ferror@plt+0x5b38>
  407718:	mov	w0, #0x20                  	// #32
  40771c:	bl	412978 <ferror@plt+0x10d88>
  407720:	subs	w20, w20, #0x1
  407724:	b.ne	407718 <ferror@plt+0x5b28>  // b.any
  407728:	adrp	x0, 426000 <ferror@plt+0x24410>
  40772c:	add	x0, x0, #0xb00
  407730:	bl	412988 <ferror@plt+0x10d98>
  407734:	ldr	w20, [x19, #3624]
  407738:	add	w20, w20, #0x1
  40773c:	str	w20, [x19, #3624]
  407740:	lsl	w20, w20, #3
  407744:	cmp	w20, #0x7
  407748:	mov	w22, w20
  40774c:	b.le	407768 <ferror@plt+0x5b78>
  407750:	sub	w22, w22, #0x8
  407754:	mov	w0, #0x9                   	// #9
  407758:	bl	412978 <ferror@plt+0x10d88>
  40775c:	cmp	w22, #0x7
  407760:	b.gt	407750 <ferror@plt+0x5b60>
  407764:	and	w20, w20, #0x7
  407768:	cmp	w20, #0x0
  40776c:	b.le	407780 <ferror@plt+0x5b90>
  407770:	mov	w0, #0x20                  	// #32
  407774:	bl	412978 <ferror@plt+0x10d88>
  407778:	subs	w20, w20, #0x1
  40777c:	b.ne	407770 <ferror@plt+0x5b80>  // b.any
  407780:	adrp	x0, 426000 <ferror@plt+0x24410>
  407784:	add	x0, x0, #0xb18
  407788:	bl	412988 <ferror@plt+0x10d98>
  40778c:	ldr	w20, [x19, #3624]
  407790:	lsl	w20, w20, #3
  407794:	cmp	w20, #0x7
  407798:	mov	w22, w20
  40779c:	b.le	4077b8 <ferror@plt+0x5bc8>
  4077a0:	sub	w22, w22, #0x8
  4077a4:	mov	w0, #0x9                   	// #9
  4077a8:	bl	412978 <ferror@plt+0x10d88>
  4077ac:	cmp	w22, #0x7
  4077b0:	b.gt	4077a0 <ferror@plt+0x5bb0>
  4077b4:	and	w20, w20, #0x7
  4077b8:	cmp	w20, #0x0
  4077bc:	b.le	4077d0 <ferror@plt+0x5be0>
  4077c0:	mov	w0, #0x20                  	// #32
  4077c4:	bl	412978 <ferror@plt+0x10d88>
  4077c8:	subs	w20, w20, #0x1
  4077cc:	b.ne	4077c0 <ferror@plt+0x5bd0>  // b.any
  4077d0:	adrp	x0, 426000 <ferror@plt+0x24410>
  4077d4:	add	x0, x0, #0x6c8
  4077d8:	bl	412988 <ferror@plt+0x10d98>
  4077dc:	ldr	w20, [x19, #3624]
  4077e0:	lsl	w20, w20, #3
  4077e4:	cmp	w20, #0x7
  4077e8:	mov	w22, w20
  4077ec:	b.le	407808 <ferror@plt+0x5c18>
  4077f0:	sub	w22, w22, #0x8
  4077f4:	mov	w0, #0x9                   	// #9
  4077f8:	bl	412978 <ferror@plt+0x10d88>
  4077fc:	cmp	w22, #0x7
  407800:	b.gt	4077f0 <ferror@plt+0x5c00>
  407804:	and	w20, w20, #0x7
  407808:	cmp	w20, #0x0
  40780c:	b.le	407820 <ferror@plt+0x5c30>
  407810:	mov	w0, #0x20                  	// #32
  407814:	bl	412978 <ferror@plt+0x10d88>
  407818:	subs	w20, w20, #0x1
  40781c:	b.ne	407810 <ferror@plt+0x5c20>  // b.any
  407820:	adrp	x0, 426000 <ferror@plt+0x24410>
  407824:	add	x0, x0, #0x6f0
  407828:	bl	412988 <ferror@plt+0x10d98>
  40782c:	ldr	w20, [x19, #3624]
  407830:	lsl	w20, w20, #3
  407834:	cmp	w20, #0x7
  407838:	mov	w22, w20
  40783c:	b.le	407858 <ferror@plt+0x5c68>
  407840:	sub	w22, w22, #0x8
  407844:	mov	w0, #0x9                   	// #9
  407848:	bl	412978 <ferror@plt+0x10d88>
  40784c:	cmp	w22, #0x7
  407850:	b.gt	407840 <ferror@plt+0x5c50>
  407854:	and	w20, w20, #0x7
  407858:	cmp	w20, #0x0
  40785c:	b.le	407870 <ferror@plt+0x5c80>
  407860:	mov	w0, #0x20                  	// #32
  407864:	bl	412978 <ferror@plt+0x10d88>
  407868:	subs	w20, w20, #0x1
  40786c:	b.ne	407860 <ferror@plt+0x5c70>  // b.any
  407870:	mov	x0, x21
  407874:	bl	412988 <ferror@plt+0x10d98>
  407878:	ldr	w20, [x19, #3624]
  40787c:	lsl	w20, w20, #3
  407880:	cmp	w20, #0x7
  407884:	mov	w21, w20
  407888:	b.le	4078a8 <ferror@plt+0x5cb8>
  40788c:	nop
  407890:	sub	w21, w21, #0x8
  407894:	mov	w0, #0x9                   	// #9
  407898:	bl	412978 <ferror@plt+0x10d88>
  40789c:	cmp	w21, #0x7
  4078a0:	b.gt	407890 <ferror@plt+0x5ca0>
  4078a4:	and	w20, w20, #0x7
  4078a8:	cmp	w20, #0x0
  4078ac:	b.le	4078c0 <ferror@plt+0x5cd0>
  4078b0:	mov	w0, #0x20                  	// #32
  4078b4:	bl	412978 <ferror@plt+0x10d88>
  4078b8:	subs	w20, w20, #0x1
  4078bc:	b.ne	4078b0 <ferror@plt+0x5cc0>  // b.any
  4078c0:	adrp	x0, 441000 <ferror@plt+0x3f410>
  4078c4:	add	x0, x0, #0x100
  4078c8:	bl	412988 <ferror@plt+0x10d98>
  4078cc:	ldr	w0, [x19, #3624]
  4078d0:	sub	w0, w0, #0x1
  4078d4:	str	w0, [x19, #3624]
  4078d8:	b	4072bc <ferror@plt+0x56cc>
  4078dc:	adrp	x0, 426000 <ferror@plt+0x24410>
  4078e0:	add	x0, x0, #0x7a0
  4078e4:	bl	412988 <ferror@plt+0x10d98>
  4078e8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4078ec:	ldr	w0, [x0, #704]
  4078f0:	cbz	w0, 407900 <ferror@plt+0x5d10>
  4078f4:	adrp	x0, 426000 <ferror@plt+0x24410>
  4078f8:	add	x0, x0, #0x7c8
  4078fc:	bl	412988 <ferror@plt+0x10d98>
  407900:	ldr	w0, [x23, #2484]
  407904:	cbnz	w0, 406898 <ferror@plt+0x4ca8>
  407908:	adrp	x0, 426000 <ferror@plt+0x24410>
  40790c:	add	x0, x0, #0x808
  407910:	bl	412988 <ferror@plt+0x10d98>
  407914:	b	406898 <ferror@plt+0x4ca8>
  407918:	stp	x29, x30, [sp, #-32]!
  40791c:	adrp	x0, 466000 <ferror@plt+0x64410>
  407920:	mov	x29, sp
  407924:	stp	x19, x20, [sp, #16]
  407928:	ldr	w19, [x0, #3624]
  40792c:	lsl	w19, w19, #3
  407930:	cmp	w19, #0x7
  407934:	b.le	407958 <ferror@plt+0x5d68>
  407938:	mov	w20, w19
  40793c:	nop
  407940:	sub	w20, w20, #0x8
  407944:	mov	w0, #0x9                   	// #9
  407948:	bl	412978 <ferror@plt+0x10d88>
  40794c:	cmp	w20, #0x7
  407950:	b.gt	407940 <ferror@plt+0x5d50>
  407954:	and	w19, w19, #0x7
  407958:	cmp	w19, #0x0
  40795c:	b.le	407970 <ferror@plt+0x5d80>
  407960:	mov	w0, #0x20                  	// #32
  407964:	bl	412978 <ferror@plt+0x10d88>
  407968:	subs	w19, w19, #0x1
  40796c:	b.ne	407960 <ferror@plt+0x5d70>  // b.any
  407970:	ldp	x19, x20, [sp, #16]
  407974:	ldp	x29, x30, [sp], #32
  407978:	ret
  40797c:	nop
  407980:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  407984:	ldr	w0, [x0, #2864]
  407988:	cbnz	w0, 40799c <ferror@plt+0x5dac>
  40798c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  407990:	ldr	w0, [x0, #3204]
  407994:	cbz	w0, 40799c <ferror@plt+0x5dac>
  407998:	b	406338 <ferror@plt+0x4748>
  40799c:	ret
  4079a0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4079a4:	ldr	w0, [x0, #2864]
  4079a8:	cbnz	w0, 4079b8 <ferror@plt+0x5dc8>
  4079ac:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4079b0:	ldr	w0, [x0, #3204]
  4079b4:	cbnz	w0, 4079bc <ferror@plt+0x5dcc>
  4079b8:	ret
  4079bc:	b	406558 <ferror@plt+0x4968>
  4079c0:	stp	x29, x30, [sp, #-96]!
  4079c4:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4079c8:	adrp	x3, 426000 <ferror@plt+0x24410>
  4079cc:	mov	x29, sp
  4079d0:	stp	x25, x26, [sp, #64]
  4079d4:	adrp	x25, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4079d8:	ldrb	w1, [x1, #2544]
  4079dc:	ldr	w2, [x25, #3120]
  4079e0:	add	x3, x3, #0xb30
  4079e4:	cmp	w1, #0x0
  4079e8:	adrp	x0, 426000 <ferror@plt+0x24410>
  4079ec:	add	x0, x0, #0xb60
  4079f0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4079f4:	csel	x0, x3, x0, ne  // ne = any
  4079f8:	add	x1, x1, #0xb80
  4079fc:	stp	x19, x20, [sp, #16]
  407a00:	stp	x21, x22, [sp, #32]
  407a04:	bl	412958 <ferror@plt+0x10d68>
  407a08:	ldr	w0, [x25, #3120]
  407a0c:	cmp	w0, #0x1
  407a10:	b.le	407a4c <ferror@plt+0x5e5c>
  407a14:	adrp	x20, 46d000 <stdin@@GLIBC_2.17+0x6300>
  407a18:	add	x21, x25, #0xc30
  407a1c:	add	x20, x20, #0xae0
  407a20:	mov	x19, #0x1                   	// #1
  407a24:	nop
  407a28:	ldr	w0, [x20, x19, lsl #2]
  407a2c:	cmp	w0, #0x0
  407a30:	cneg	w0, w0, lt  // lt = tstop
  407a34:	str	w0, [x20, x19, lsl #2]
  407a38:	add	x19, x19, #0x1
  407a3c:	bl	412610 <ferror@plt+0x10a20>
  407a40:	ldr	w0, [x21]
  407a44:	cmp	w0, w19
  407a48:	b.gt	407a28 <ferror@plt+0x5e38>
  407a4c:	bl	411b68 <ferror@plt+0xff78>
  407a50:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  407a54:	ldr	w0, [x0, #728]
  407a58:	cbnz	w0, 407a70 <ferror@plt+0x5e80>
  407a5c:	ldp	x19, x20, [sp, #16]
  407a60:	ldp	x21, x22, [sp, #32]
  407a64:	ldp	x25, x26, [sp, #64]
  407a68:	ldp	x29, x30, [sp], #96
  407a6c:	ret
  407a70:	adrp	x20, 466000 <ferror@plt+0x64410>
  407a74:	mov	w2, #0x5                   	// #5
  407a78:	adrp	x1, 426000 <ferror@plt+0x24410>
  407a7c:	mov	x0, #0x0                   	// #0
  407a80:	add	x1, x1, #0xb88
  407a84:	stp	x27, x28, [sp, #80]
  407a88:	bl	401ae0 <dcgettext@plt>
  407a8c:	ldr	x1, [x20, #3312]
  407a90:	mov	x26, #0x0                   	// #0
  407a94:	add	x20, x20, #0xcf0
  407a98:	bl	4017a0 <fputs@plt>
  407a9c:	ldr	w0, [x25, #3120]
  407aa0:	cmp	w0, #0x0
  407aa4:	add	w27, w0, #0x7
  407aa8:	csel	w27, w27, w0, lt  // lt = tstop
  407aac:	cmp	w0, #0x7
  407ab0:	asr	w27, w27, #3
  407ab4:	b.le	407b48 <ferror@plt+0x5f58>
  407ab8:	adrp	x22, 46a000 <stdin@@GLIBC_2.17+0x3300>
  407abc:	add	x22, x22, #0xc30
  407ac0:	stp	x23, x24, [sp, #48]
  407ac4:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  407ac8:	sxtw	x24, w27
  407acc:	add	x23, x23, #0xae0
  407ad0:	adrp	x21, 426000 <ferror@plt+0x24410>
  407ad4:	cmp	w0, w26
  407ad8:	mov	x19, x26
  407adc:	add	x21, x21, #0xba8
  407ae0:	b.le	407b24 <ferror@plt+0x5f34>
  407ae4:	nop
  407ae8:	mov	w0, w19
  407aec:	ldr	x28, [x20]
  407af0:	bl	4129e0 <ferror@plt+0x10df0>
  407af4:	ldr	w3, [x23, x19, lsl #2]
  407af8:	mov	x2, x0
  407afc:	mov	x1, x21
  407b00:	mov	x0, x28
  407b04:	add	x19, x19, x24
  407b08:	bl	401bc0 <fprintf@plt>
  407b0c:	ldr	x1, [x20]
  407b10:	mov	w0, #0x20                  	// #32
  407b14:	bl	401800 <putc@plt>
  407b18:	ldr	w0, [x22]
  407b1c:	cmp	w0, w19
  407b20:	b.gt	407ae8 <ferror@plt+0x5ef8>
  407b24:	ldr	x1, [x20]
  407b28:	add	x26, x26, #0x1
  407b2c:	mov	w0, #0xa                   	// #10
  407b30:	bl	401800 <putc@plt>
  407b34:	cmp	w27, w26
  407b38:	b.le	407b44 <ferror@plt+0x5f54>
  407b3c:	ldr	w0, [x25, #3120]
  407b40:	b	407ad0 <ferror@plt+0x5ee0>
  407b44:	ldp	x23, x24, [sp, #48]
  407b48:	ldp	x19, x20, [sp, #16]
  407b4c:	ldp	x21, x22, [sp, #32]
  407b50:	ldp	x25, x26, [sp, #64]
  407b54:	ldp	x27, x28, [sp, #80]
  407b58:	ldp	x29, x30, [sp], #96
  407b5c:	ret
  407b60:	stp	x29, x30, [sp, #-96]!
  407b64:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  407b68:	mov	x29, sp
  407b6c:	stp	x23, x24, [sp, #48]
  407b70:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  407b74:	ldrb	w0, [x23, #2544]
  407b78:	stp	x19, x20, [sp, #16]
  407b7c:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  407b80:	stp	x21, x22, [sp, #32]
  407b84:	stp	x25, x26, [sp, #64]
  407b88:	stp	x27, x28, [sp, #80]
  407b8c:	adrp	x28, 468000 <stdin@@GLIBC_2.17+0x1300>
  407b90:	ldr	w27, [x1, #680]
  407b94:	add	w27, w27, #0x1
  407b98:	cbz	w0, 407ee4 <ferror@plt+0x62f4>
  407b9c:	ldr	w2, [x28, #2536]
  407ba0:	adrp	x0, 426000 <ferror@plt+0x24410>
  407ba4:	ldr	w1, [x20, #3124]
  407ba8:	add	x0, x0, #0xbb8
  407bac:	add	w1, w1, w2
  407bb0:	add	w1, w1, #0x1
  407bb4:	bl	4128c8 <ferror@plt+0x10cd8>
  407bb8:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  407bbc:	ldr	w0, [x20, #3124]
  407bc0:	ldr	w1, [x21, #700]
  407bc4:	add	w0, w0, #0x2
  407bc8:	cmp	w0, w1
  407bcc:	b.lt	407bf8 <ferror@plt+0x6008>  // b.tstop
  407bd0:	adrp	x26, 46a000 <stdin@@GLIBC_2.17+0x3300>
  407bd4:	add	x21, x21, #0x2bc
  407bd8:	add	x26, x26, #0xc34
  407bdc:	nop
  407be0:	bl	41b710 <ferror@plt+0x19b20>
  407be4:	ldr	w0, [x26]
  407be8:	ldr	w1, [x21]
  407bec:	add	w0, w0, #0x2
  407bf0:	cmp	w0, w1
  407bf4:	b.ge	407be0 <ferror@plt+0x5ff0>  // b.tcont
  407bf8:	adrp	x25, 468000 <stdin@@GLIBC_2.17+0x1300>
  407bfc:	adrp	x21, 46c000 <stdin@@GLIBC_2.17+0x5300>
  407c00:	ldr	w1, [x25, #2596]
  407c04:	ldr	w2, [x21, #2752]
  407c08:	add	w3, w1, #0x1
  407c0c:	cmp	w3, w2
  407c10:	b.lt	407c40 <ferror@plt+0x6050>  // b.tstop
  407c14:	add	x21, x21, #0xac0
  407c18:	add	x26, x25, #0xa24
  407c1c:	nop
  407c20:	bl	403ac0 <ferror@plt+0x1ed0>
  407c24:	ldr	w1, [x26]
  407c28:	ldr	w0, [x21]
  407c2c:	add	w2, w1, #0x1
  407c30:	cmp	w2, w0
  407c34:	b.ge	407c20 <ferror@plt+0x6030>  // b.tcont
  407c38:	ldr	w0, [x20, #3124]
  407c3c:	add	w0, w0, #0x2
  407c40:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  407c44:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  407c48:	adrp	x24, 468000 <stdin@@GLIBC_2.17+0x1300>
  407c4c:	mov	w3, #0x1                   	// #1
  407c50:	ldr	x5, [x22, #456]
  407c54:	ldr	x4, [x21, #4024]
  407c58:	add	x1, x5, w1, sxtw #2
  407c5c:	ldr	x2, [x24, #2552]
  407c60:	str	w0, [x1, #4]
  407c64:	ldrsw	x0, [x20, #3124]
  407c68:	add	x0, x0, #0x1
  407c6c:	str	w27, [x4, x0, lsl #2]
  407c70:	ldrsw	x0, [x20, #3124]
  407c74:	ldr	w1, [x28, #2536]
  407c78:	add	x0, x0, #0x1
  407c7c:	add	w1, w1, w3
  407c80:	str	w1, [x2, x0, lsl #2]
  407c84:	ldrsw	x0, [x20, #3124]
  407c88:	add	x0, x0, #0x2
  407c8c:	str	w3, [x2, x0, lsl #2]
  407c90:	ldrsw	x0, [x20, #3124]
  407c94:	add	x0, x0, #0x2
  407c98:	str	wzr, [x4, x0, lsl #2]
  407c9c:	ldr	w0, [x25, #2596]
  407ca0:	tbnz	w0, #31, 407cf0 <ferror@plt+0x6100>
  407ca4:	adrp	x1, 428000 <ferror@plt+0x26410>
  407ca8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  407cac:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  407cb0:	add	x26, x26, #0xa24
  407cb4:	ldr	d0, [x1, #3768]
  407cb8:	mov	x6, #0xfffffffffffffffc    	// #-4
  407cbc:	ldr	x7, [x0, #3432]
  407cc0:	mov	x0, #0x0                   	// #0
  407cc4:	nop
  407cc8:	ldr	w1, [x5, x0, lsl #2]
  407ccc:	lsl	x3, x0, #3
  407cd0:	add	x0, x0, #0x1
  407cd4:	add	x1, x6, w1, sxtw #2
  407cd8:	ldr	w3, [x7, x3]
  407cdc:	str	d0, [x2, x1]
  407ce0:	str	w3, [x4, x1]
  407ce4:	ldr	w1, [x26]
  407ce8:	cmp	w1, w0
  407cec:	b.ge	407cc8 <ferror@plt+0x60d8>  // b.tcont
  407cf0:	ldr	w0, [x20, #3124]
  407cf4:	tbnz	w0, #31, 407d64 <ferror@plt+0x6174>
  407cf8:	adrp	x26, 46a000 <stdin@@GLIBC_2.17+0x3300>
  407cfc:	adrp	x27, 468000 <stdin@@GLIBC_2.17+0x1300>
  407d00:	add	x28, x28, #0x9e8
  407d04:	add	x25, x25, #0xa24
  407d08:	add	x26, x26, #0xc34
  407d0c:	add	x27, x27, #0x9f8
  407d10:	mov	x19, #0x0                   	// #0
  407d14:	nop
  407d18:	ldr	w2, [x2, x19, lsl #2]
  407d1c:	lsl	x4, x19, #2
  407d20:	mov	w1, #0x0                   	// #0
  407d24:	cmn	w2, #0x1
  407d28:	b.eq	407df8 <ferror@plt+0x6208>  // b.none
  407d2c:	cmn	w2, #0x2
  407d30:	b.eq	407e18 <ferror@plt+0x6228>  // b.none
  407d34:	ldr	w5, [x28]
  407d38:	cmp	w2, #0x0
  407d3c:	mov	w0, #0x0                   	// #0
  407d40:	ccmp	w2, w5, #0x0, ne  // ne = any
  407d44:	b.le	407dd8 <ferror@plt+0x61e8>
  407d48:	bl	413038 <ferror@plt+0x11448>
  407d4c:	ldr	w0, [x26]
  407d50:	add	x19, x19, #0x1
  407d54:	ldr	x2, [x27]
  407d58:	cmp	w0, w19
  407d5c:	b.ge	407d18 <ferror@plt+0x6128>  // b.tcont
  407d60:	ldr	x4, [x21, #4024]
  407d64:	sxtw	x0, w0
  407d68:	add	x0, x0, #0x1
  407d6c:	ldr	w1, [x4, x0, lsl #2]
  407d70:	ldr	w0, [x2, x0, lsl #2]
  407d74:	bl	413038 <ferror@plt+0x11448>
  407d78:	ldrsw	x0, [x20, #3124]
  407d7c:	ldr	x1, [x21, #4024]
  407d80:	add	x0, x0, #0x2
  407d84:	ldr	x2, [x24, #2552]
  407d88:	ldr	w1, [x1, x0, lsl #2]
  407d8c:	ldr	w0, [x2, x0, lsl #2]
  407d90:	bl	413038 <ferror@plt+0x11448>
  407d94:	ldrb	w0, [x23, #2544]
  407d98:	cbnz	w0, 407e2c <ferror@plt+0x623c>
  407d9c:	adrp	x0, 426000 <ferror@plt+0x24410>
  407da0:	add	x0, x0, #0xc78
  407da4:	bl	412988 <ferror@plt+0x10d98>
  407da8:	ldrb	w0, [x23, #2544]
  407dac:	cbnz	w0, 407e64 <ferror@plt+0x6274>
  407db0:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  407db4:	ldr	w0, [x0, #700]
  407db8:	cbnz	w0, 407ec8 <ferror@plt+0x62d8>
  407dbc:	ldp	x19, x20, [sp, #16]
  407dc0:	ldp	x21, x22, [sp, #32]
  407dc4:	ldp	x23, x24, [sp, #48]
  407dc8:	ldp	x25, x26, [sp, #64]
  407dcc:	ldp	x27, x28, [sp, #80]
  407dd0:	ldp	x29, x30, [sp], #96
  407dd4:	ret
  407dd8:	ldr	x5, [x21, #4024]
  407ddc:	sub	w3, w19, w2
  407de0:	ldr	x1, [x22, #456]
  407de4:	mov	w0, w2
  407de8:	ldrsw	x2, [x5, x4]
  407dec:	ldr	w1, [x1, x2, lsl #2]
  407df0:	sub	w1, w1, w3
  407df4:	b	407d48 <ferror@plt+0x6158>
  407df8:	ldrsw	x1, [x25]
  407dfc:	mov	w0, #0x0                   	// #0
  407e00:	ldr	x2, [x22, #456]
  407e04:	add	x1, x1, #0x1
  407e08:	ldr	w1, [x2, x1, lsl #2]
  407e0c:	sub	w1, w1, w19
  407e10:	bl	413038 <ferror@plt+0x11448>
  407e14:	b	407d4c <ferror@plt+0x615c>
  407e18:	ldr	x1, [x21, #4024]
  407e1c:	mov	w0, #0x0                   	// #0
  407e20:	ldr	w1, [x1, x4]
  407e24:	bl	413038 <ferror@plt+0x11448>
  407e28:	b	407d4c <ferror@plt+0x615c>
  407e2c:	adrp	x0, 426000 <ferror@plt+0x24410>
  407e30:	add	x0, x0, #0xc30
  407e34:	bl	412988 <ferror@plt+0x10d98>
  407e38:	ldrb	w0, [x23, #2544]
  407e3c:	cbz	w0, 407d9c <ferror@plt+0x61ac>
  407e40:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  407e44:	adrp	x0, 426000 <ferror@plt+0x24410>
  407e48:	add	x0, x0, #0xc38
  407e4c:	ldr	w1, [x1, #1452]
  407e50:	lsl	w1, w1, #1
  407e54:	add	w1, w1, #0x1
  407e58:	bl	4128c8 <ferror@plt+0x10cd8>
  407e5c:	ldrb	w0, [x23, #2544]
  407e60:	cbz	w0, 407db0 <ferror@plt+0x61c0>
  407e64:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  407e68:	adrp	x0, 440000 <ferror@plt+0x3e410>
  407e6c:	add	x0, x0, #0x800
  407e70:	bl	412988 <ferror@plt+0x10d98>
  407e74:	ldr	w0, [x20, #1452]
  407e78:	tbnz	w0, #31, 407eb8 <ferror@plt+0x62c8>
  407e7c:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  407e80:	adrp	x21, 426000 <ferror@plt+0x24410>
  407e84:	add	x20, x20, #0x5ac
  407e88:	add	x22, x22, #0x1c8
  407e8c:	add	x21, x21, #0xcb8
  407e90:	mov	x19, #0x0                   	// #0
  407e94:	nop
  407e98:	ldr	x1, [x22]
  407e9c:	mov	x0, x21
  407ea0:	ldr	w1, [x1, x19, lsl #2]
  407ea4:	add	x19, x19, #0x1
  407ea8:	bl	4128c8 <ferror@plt+0x10cd8>
  407eac:	ldr	w1, [x20]
  407eb0:	cmp	w19, w1, lsl #1
  407eb4:	b.le	407e98 <ferror@plt+0x62a8>
  407eb8:	bl	411b68 <ferror@plt+0xff78>
  407ebc:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  407ec0:	ldr	w0, [x0, #700]
  407ec4:	cbz	w0, 407dbc <ferror@plt+0x61cc>
  407ec8:	ldp	x19, x20, [sp, #16]
  407ecc:	ldp	x21, x22, [sp, #32]
  407ed0:	ldp	x23, x24, [sp, #48]
  407ed4:	ldp	x25, x26, [sp, #64]
  407ed8:	ldp	x27, x28, [sp, #80]
  407edc:	ldp	x29, x30, [sp], #96
  407ee0:	b	4079c0 <ferror@plt+0x5dd0>
  407ee4:	adrp	x0, 426000 <ferror@plt+0x24410>
  407ee8:	add	x0, x0, #0xbf8
  407eec:	bl	412988 <ferror@plt+0x10d98>
  407ef0:	b	407bb8 <ferror@plt+0x5fc8>
  407ef4:	nop
  407ef8:	stp	x29, x30, [sp, #-32]!
  407efc:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  407f00:	mov	x29, sp
  407f04:	ldr	w0, [x0, #2740]
  407f08:	cbnz	w0, 407f84 <ferror@plt+0x6394>
  407f0c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  407f10:	ldr	w0, [x0, #2532]
  407f14:	cbnz	w0, 407f20 <ferror@plt+0x6330>
  407f18:	ldp	x29, x30, [sp], #32
  407f1c:	b	4067a8 <ferror@plt+0x4bb8>
  407f20:	adrp	x0, 466000 <ferror@plt+0x64410>
  407f24:	stp	x19, x20, [sp, #16]
  407f28:	ldr	w19, [x0, #3624]
  407f2c:	lsl	w19, w19, #3
  407f30:	cmp	w19, #0x7
  407f34:	b.le	407f58 <ferror@plt+0x6368>
  407f38:	mov	w20, w19
  407f3c:	nop
  407f40:	sub	w20, w20, #0x8
  407f44:	mov	w0, #0x9                   	// #9
  407f48:	bl	412978 <ferror@plt+0x10d88>
  407f4c:	cmp	w20, #0x7
  407f50:	b.gt	407f40 <ferror@plt+0x6350>
  407f54:	and	w19, w19, #0x7
  407f58:	cmp	w19, #0x0
  407f5c:	b.le	407f70 <ferror@plt+0x6380>
  407f60:	mov	w0, #0x20                  	// #32
  407f64:	bl	412978 <ferror@plt+0x10d88>
  407f68:	subs	w19, w19, #0x1
  407f6c:	b.ne	407f60 <ferror@plt+0x6370>  // b.any
  407f70:	ldp	x19, x20, [sp, #16]
  407f74:	adrp	x0, 426000 <ferror@plt+0x24410>
  407f78:	ldp	x29, x30, [sp], #32
  407f7c:	add	x0, x0, #0xad8
  407f80:	b	412988 <ferror@plt+0x10d98>
  407f84:	adrp	x0, 466000 <ferror@plt+0x64410>
  407f88:	stp	x19, x20, [sp, #16]
  407f8c:	ldr	w19, [x0, #3624]
  407f90:	lsl	w19, w19, #3
  407f94:	cmp	w19, #0x7
  407f98:	b.le	407fb8 <ferror@plt+0x63c8>
  407f9c:	mov	w20, w19
  407fa0:	sub	w20, w20, #0x8
  407fa4:	mov	w0, #0x9                   	// #9
  407fa8:	bl	412978 <ferror@plt+0x10d88>
  407fac:	cmp	w20, #0x7
  407fb0:	b.gt	407fa0 <ferror@plt+0x63b0>
  407fb4:	and	w19, w19, #0x7
  407fb8:	cmp	w19, #0x0
  407fbc:	b.le	407fd0 <ferror@plt+0x63e0>
  407fc0:	mov	w0, #0x20                  	// #32
  407fc4:	bl	412978 <ferror@plt+0x10d88>
  407fc8:	subs	w19, w19, #0x1
  407fcc:	b.ne	407fc0 <ferror@plt+0x63d0>  // b.any
  407fd0:	ldp	x19, x20, [sp, #16]
  407fd4:	adrp	x0, 426000 <ferror@plt+0x24410>
  407fd8:	ldp	x29, x30, [sp], #32
  407fdc:	add	x0, x0, #0xcd8
  407fe0:	b	412988 <ferror@plt+0x10d98>
  407fe4:	nop
  407fe8:	stp	x29, x30, [sp, #-96]!
  407fec:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  407ff0:	mov	x1, #0x18                  	// #24
  407ff4:	mov	x29, sp
  407ff8:	mov	x0, #0x1                   	// #1
  407ffc:	stp	x19, x20, [sp, #16]
  408000:	ldr	w19, [x2, #680]
  408004:	stp	x21, x22, [sp, #32]
  408008:	add	w19, w19, #0x1
  40800c:	stp	x23, x24, [sp, #48]
  408010:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  408014:	stp	x25, x26, [sp, #64]
  408018:	bl	401920 <calloc@plt>
  40801c:	mov	x22, x0
  408020:	mov	w1, #0x1                   	// #1
  408024:	bl	419728 <ferror@plt+0x17b38>
  408028:	ldr	w2, [x23, #2596]
  40802c:	mov	x1, #0x4                   	// #4
  408030:	ldrh	w3, [x22, #2]
  408034:	adrp	x26, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408038:	add	w0, w2, #0x1
  40803c:	stp	wzr, w0, [x22, #4]
  408040:	orr	w3, w3, #0x4
  408044:	strh	w3, [x22, #2]
  408048:	bl	401920 <calloc@plt>
  40804c:	mov	x21, x0
  408050:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408054:	str	x21, [x22, #16]
  408058:	ldr	x2, [x26, #3432]
  40805c:	ldrsw	x0, [x1, #2744]
  408060:	lsl	x0, x0, #3
  408064:	str	w19, [x2, x0]
  408068:	ldr	w0, [x23, #2596]
  40806c:	cmp	w0, #0x0
  408070:	b.le	40811c <ferror@plt+0x652c>
  408074:	mov	x19, #0x1                   	// #1
  408078:	adrp	x25, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40807c:	lsl	x1, x19, #3
  408080:	add	x25, x25, #0x2d8
  408084:	stp	x27, x28, [sp, #80]
  408088:	add	x23, x23, #0xa24
  40808c:	adrp	x27, 426000 <ferror@plt+0x24410>
  408090:	ldr	w20, [x2, x1]
  408094:	add	x27, x27, #0xd00
  408098:	ldr	w3, [x25]
  40809c:	adrp	x24, 466000 <ferror@plt+0x64410>
  4080a0:	str	w20, [x21, x19, lsl #2]
  4080a4:	cmp	w3, #0x0
  4080a8:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4080ac:	b.ne	4080dc <ferror@plt+0x64ec>  // b.any
  4080b0:	add	x19, x19, #0x1
  4080b4:	cmp	w0, w19
  4080b8:	b.lt	408118 <ferror@plt+0x6528>  // b.tstop
  4080bc:	ldr	x2, [x26, #3432]
  4080c0:	lsl	x1, x19, #3
  4080c4:	ldr	w3, [x25]
  4080c8:	ldr	w20, [x2, x1]
  4080cc:	cmp	w3, #0x0
  4080d0:	str	w20, [x21, x19, lsl #2]
  4080d4:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4080d8:	b.eq	4080b0 <ferror@plt+0x64c0>  // b.none
  4080dc:	ldr	x28, [x24, #3312]
  4080e0:	mov	x1, x27
  4080e4:	mov	w2, #0x5                   	// #5
  4080e8:	mov	x0, #0x0                   	// #0
  4080ec:	bl	401ae0 <dcgettext@plt>
  4080f0:	mov	x1, x0
  4080f4:	mov	w2, w19
  4080f8:	mov	w3, w20
  4080fc:	mov	x0, x28
  408100:	bl	401bc0 <fprintf@plt>
  408104:	ldr	w0, [x23]
  408108:	add	x19, x19, #0x1
  40810c:	cmp	w0, w19
  408110:	b.ge	4080bc <ferror@plt+0x64cc>  // b.tcont
  408114:	nop
  408118:	ldp	x27, x28, [sp, #80]
  40811c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408120:	adrp	x3, 425000 <ferror@plt+0x23410>
  408124:	add	x3, x3, #0xfc0
  408128:	ldr	w4, [x0, #2740]
  40812c:	adrp	x2, 425000 <ferror@plt+0x23410>
  408130:	add	x2, x2, #0xfd0
  408134:	adrp	x1, 426000 <ferror@plt+0x24410>
  408138:	cmp	w4, #0x0
  40813c:	add	x1, x1, #0xd20
  408140:	csel	x2, x3, x2, ne  // ne = any
  408144:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  408148:	add	x0, x0, #0x170
  40814c:	bl	401ed0 <ferror@plt+0x2e0>
  408150:	mov	x0, x22
  408154:	ldp	x19, x20, [sp, #16]
  408158:	ldp	x21, x22, [sp, #32]
  40815c:	ldp	x23, x24, [sp, #48]
  408160:	ldp	x25, x26, [sp, #64]
  408164:	ldp	x29, x30, [sp], #96
  408168:	ret
  40816c:	nop
  408170:	stp	x29, x30, [sp, #-96]!
  408174:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408178:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40817c:	mov	x29, sp
  408180:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  408184:	ldr	w1, [x1, #2740]
  408188:	ldrb	w0, [x0, #2544]
  40818c:	stp	x19, x20, [sp, #16]
  408190:	ldr	w19, [x2, #680]
  408194:	stp	x21, x22, [sp, #32]
  408198:	cmp	w0, #0x0
  40819c:	add	w19, w19, #0x1
  4081a0:	stp	x23, x24, [sp, #48]
  4081a4:	cbz	w1, 4082dc <ferror@plt+0x66ec>
  4081a8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4081ac:	adrp	x0, 426000 <ferror@plt+0x24410>
  4081b0:	add	x1, x1, #0xdb8
  4081b4:	add	x0, x0, #0xd58
  4081b8:	csel	x0, x0, x1, ne  // ne = any
  4081bc:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  4081c0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4081c4:	add	x1, x1, #0xe08
  4081c8:	adrp	x24, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4081cc:	ldr	w2, [x22, #2596]
  4081d0:	add	w2, w2, #0x1
  4081d4:	bl	412958 <ferror@plt+0x10d68>
  4081d8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4081dc:	ldr	x0, [x24, #3432]
  4081e0:	ldrsw	x1, [x1, #2744]
  4081e4:	lsl	x1, x1, #3
  4081e8:	str	w19, [x0, x1]
  4081ec:	ldr	w1, [x22, #2596]
  4081f0:	cmp	w1, #0x0
  4081f4:	b.le	4082b8 <ferror@plt+0x66c8>
  4081f8:	mov	x21, #0x8                   	// #8
  4081fc:	adrp	x23, 46c000 <stdin@@GLIBC_2.17+0x5300>
  408200:	add	x23, x23, #0x2d8
  408204:	stp	x25, x26, [sp, #64]
  408208:	ldr	w20, [x0, x21]
  40820c:	str	x27, [sp, #80]
  408210:	adrp	x25, 426000 <ferror@plt+0x24410>
  408214:	mov	w0, w20
  408218:	bl	412610 <ferror@plt+0x10a20>
  40821c:	ldr	w0, [x23]
  408220:	add	x22, x22, #0xa24
  408224:	add	x25, x25, #0xd00
  408228:	mov	w19, #0x1                   	// #1
  40822c:	cmp	w0, #0x0
  408230:	adrp	x26, 466000 <ferror@plt+0x64410>
  408234:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  408238:	b.ne	408274 <ferror@plt+0x6684>  // b.any
  40823c:	nop
  408240:	ldr	w0, [x22]
  408244:	add	w19, w19, #0x1
  408248:	add	x21, x21, #0x8
  40824c:	cmp	w0, w19
  408250:	b.lt	4082b0 <ferror@plt+0x66c0>  // b.tstop
  408254:	ldr	x0, [x24, #3432]
  408258:	ldr	w20, [x0, x21]
  40825c:	mov	w0, w20
  408260:	bl	412610 <ferror@plt+0x10a20>
  408264:	ldr	w0, [x23]
  408268:	cmp	w0, #0x0
  40826c:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  408270:	b.eq	408240 <ferror@plt+0x6650>  // b.none
  408274:	ldr	x27, [x26, #3312]
  408278:	mov	x1, x25
  40827c:	mov	w2, #0x5                   	// #5
  408280:	mov	x0, #0x0                   	// #0
  408284:	bl	401ae0 <dcgettext@plt>
  408288:	mov	x1, x0
  40828c:	mov	w2, w19
  408290:	mov	w3, w20
  408294:	mov	x0, x27
  408298:	bl	401bc0 <fprintf@plt>
  40829c:	ldr	w0, [x22]
  4082a0:	add	w19, w19, #0x1
  4082a4:	add	x21, x21, #0x8
  4082a8:	cmp	w0, w19
  4082ac:	b.ge	408254 <ferror@plt+0x6664>  // b.tcont
  4082b0:	ldp	x25, x26, [sp, #64]
  4082b4:	ldr	x27, [sp, #80]
  4082b8:	bl	411b68 <ferror@plt+0xff78>
  4082bc:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4082c0:	ldr	w0, [x0, #700]
  4082c4:	cbnz	w0, 4082f4 <ferror@plt+0x6704>
  4082c8:	ldp	x19, x20, [sp, #16]
  4082cc:	ldp	x21, x22, [sp, #32]
  4082d0:	ldp	x23, x24, [sp, #48]
  4082d4:	ldp	x29, x30, [sp], #96
  4082d8:	ret
  4082dc:	adrp	x1, 426000 <ferror@plt+0x24410>
  4082e0:	adrp	x0, 426000 <ferror@plt+0x24410>
  4082e4:	add	x1, x1, #0xde0
  4082e8:	add	x0, x0, #0xd88
  4082ec:	csel	x0, x0, x1, ne  // ne = any
  4082f0:	b	4081bc <ferror@plt+0x65cc>
  4082f4:	ldp	x19, x20, [sp, #16]
  4082f8:	ldp	x21, x22, [sp, #32]
  4082fc:	ldp	x23, x24, [sp, #48]
  408300:	ldp	x29, x30, [sp], #96
  408304:	b	4079c0 <ferror@plt+0x5dd0>
  408308:	stp	x29, x30, [sp, #-48]!
  40830c:	mov	x29, sp
  408310:	stp	x19, x20, [sp, #16]
  408314:	adrp	x20, 466000 <ferror@plt+0x64410>
  408318:	ldr	w19, [x20, #3624]
  40831c:	stp	x21, x22, [sp, #32]
  408320:	mov	x21, x0
  408324:	lsl	w19, w19, #3
  408328:	cmp	w19, #0x7
  40832c:	b.le	408350 <ferror@plt+0x6760>
  408330:	mov	w22, w19
  408334:	nop
  408338:	sub	w22, w22, #0x8
  40833c:	mov	w0, #0x9                   	// #9
  408340:	bl	412978 <ferror@plt+0x10d88>
  408344:	cmp	w22, #0x7
  408348:	b.gt	408338 <ferror@plt+0x6748>
  40834c:	and	w19, w19, #0x7
  408350:	cmp	w19, #0x0
  408354:	b.le	408368 <ferror@plt+0x6778>
  408358:	mov	w0, #0x20                  	// #32
  40835c:	bl	412978 <ferror@plt+0x10d88>
  408360:	subs	w19, w19, #0x1
  408364:	b.ne	408358 <ferror@plt+0x6768>  // b.any
  408368:	mov	x1, x21
  40836c:	adrp	x0, 426000 <ferror@plt+0x24410>
  408370:	add	x0, x0, #0xe18
  408374:	bl	412918 <ferror@plt+0x10d28>
  408378:	adrp	x0, 426000 <ferror@plt+0x24410>
  40837c:	add	x0, x0, #0xba0
  408380:	bl	412988 <ferror@plt+0x10d98>
  408384:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  408388:	ldr	w0, [x0, #2864]
  40838c:	cbnz	w0, 4083a0 <ferror@plt+0x67b0>
  408390:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408394:	ldr	w0, [x0, #3204]
  408398:	cbz	w0, 4083a0 <ferror@plt+0x67b0>
  40839c:	bl	406338 <ferror@plt+0x4748>
  4083a0:	ldr	w19, [x20, #3624]
  4083a4:	lsl	w19, w19, #3
  4083a8:	cmp	w19, #0x7
  4083ac:	b.le	4083d0 <ferror@plt+0x67e0>
  4083b0:	mov	w21, w19
  4083b4:	nop
  4083b8:	sub	w21, w21, #0x8
  4083bc:	mov	w0, #0x9                   	// #9
  4083c0:	bl	412978 <ferror@plt+0x10d88>
  4083c4:	cmp	w21, #0x7
  4083c8:	b.gt	4083b8 <ferror@plt+0x67c8>
  4083cc:	and	w19, w19, #0x7
  4083d0:	cmp	w19, #0x0
  4083d4:	b.le	4083e8 <ferror@plt+0x67f8>
  4083d8:	mov	w0, #0x20                  	// #32
  4083dc:	bl	412978 <ferror@plt+0x10d88>
  4083e0:	subs	w19, w19, #0x1
  4083e4:	b.ne	4083d8 <ferror@plt+0x67e8>  // b.any
  4083e8:	adrp	x0, 426000 <ferror@plt+0x24410>
  4083ec:	add	x0, x0, #0xe30
  4083f0:	bl	412988 <ferror@plt+0x10d98>
  4083f4:	ldr	w19, [x20, #3624]
  4083f8:	add	w19, w19, #0x1
  4083fc:	str	w19, [x20, #3624]
  408400:	lsl	w19, w19, #3
  408404:	cmp	w19, #0x7
  408408:	mov	w21, w19
  40840c:	b.le	408428 <ferror@plt+0x6838>
  408410:	sub	w21, w21, #0x8
  408414:	mov	w0, #0x9                   	// #9
  408418:	bl	412978 <ferror@plt+0x10d88>
  40841c:	cmp	w21, #0x7
  408420:	b.gt	408410 <ferror@plt+0x6820>
  408424:	and	w19, w19, #0x7
  408428:	cmp	w19, #0x0
  40842c:	b.le	408440 <ferror@plt+0x6850>
  408430:	mov	w0, #0x20                  	// #32
  408434:	bl	412978 <ferror@plt+0x10d88>
  408438:	subs	w19, w19, #0x1
  40843c:	b.ne	408430 <ferror@plt+0x6840>  // b.any
  408440:	adrp	x0, 437000 <ferror@plt+0x35410>
  408444:	add	x0, x0, #0x998
  408448:	bl	412988 <ferror@plt+0x10d98>
  40844c:	ldr	w19, [x20, #3624]
  408450:	lsl	w19, w19, #3
  408454:	cmp	w19, #0x7
  408458:	mov	w21, w19
  40845c:	b.le	408478 <ferror@plt+0x6888>
  408460:	sub	w21, w21, #0x8
  408464:	mov	w0, #0x9                   	// #9
  408468:	bl	412978 <ferror@plt+0x10d88>
  40846c:	cmp	w21, #0x7
  408470:	b.gt	408460 <ferror@plt+0x6870>
  408474:	and	w19, w19, #0x7
  408478:	cmp	w19, #0x0
  40847c:	b.le	408490 <ferror@plt+0x68a0>
  408480:	mov	w0, #0x20                  	// #32
  408484:	bl	412978 <ferror@plt+0x10d88>
  408488:	subs	w19, w19, #0x1
  40848c:	b.ne	408480 <ferror@plt+0x6890>  // b.any
  408490:	adrp	x0, 426000 <ferror@plt+0x24410>
  408494:	add	x0, x0, #0xe78
  408498:	bl	412988 <ferror@plt+0x10d98>
  40849c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4084a0:	ldr	w0, [x0, #1432]
  4084a4:	cbnz	w0, 408560 <ferror@plt+0x6970>
  4084a8:	ldr	w19, [x20, #3624]
  4084ac:	lsl	w19, w19, #3
  4084b0:	cmp	w19, #0x7
  4084b4:	b.le	4084d8 <ferror@plt+0x68e8>
  4084b8:	mov	w21, w19
  4084bc:	nop
  4084c0:	sub	w21, w21, #0x8
  4084c4:	mov	w0, #0x9                   	// #9
  4084c8:	bl	412978 <ferror@plt+0x10d88>
  4084cc:	cmp	w21, #0x7
  4084d0:	b.gt	4084c0 <ferror@plt+0x68d0>
  4084d4:	and	w19, w19, #0x7
  4084d8:	cmp	w19, #0x0
  4084dc:	b.le	4084f0 <ferror@plt+0x6900>
  4084e0:	mov	w0, #0x20                  	// #32
  4084e4:	bl	412978 <ferror@plt+0x10d88>
  4084e8:	subs	w19, w19, #0x1
  4084ec:	b.ne	4084e0 <ferror@plt+0x68f0>  // b.any
  4084f0:	adrp	x0, 441000 <ferror@plt+0x3f410>
  4084f4:	add	x0, x0, #0x100
  4084f8:	bl	412988 <ferror@plt+0x10d98>
  4084fc:	ldr	w19, [x20, #3624]
  408500:	sub	w19, w19, #0x1
  408504:	str	w19, [x20, #3624]
  408508:	lsl	w19, w19, #3
  40850c:	cmp	w19, #0x7
  408510:	mov	w20, w19
  408514:	b.le	408530 <ferror@plt+0x6940>
  408518:	sub	w20, w20, #0x8
  40851c:	mov	w0, #0x9                   	// #9
  408520:	bl	412978 <ferror@plt+0x10d88>
  408524:	cmp	w20, #0x7
  408528:	b.gt	408518 <ferror@plt+0x6928>
  40852c:	and	w19, w19, #0x7
  408530:	cmp	w19, #0x0
  408534:	b.le	408548 <ferror@plt+0x6958>
  408538:	mov	w0, #0x20                  	// #32
  40853c:	bl	412978 <ferror@plt+0x10d88>
  408540:	subs	w19, w19, #0x1
  408544:	b.ne	408538 <ferror@plt+0x6948>  // b.any
  408548:	ldp	x19, x20, [sp, #16]
  40854c:	adrp	x0, 426000 <ferror@plt+0x24410>
  408550:	ldp	x21, x22, [sp, #32]
  408554:	add	x0, x0, #0xee8
  408558:	ldp	x29, x30, [sp], #48
  40855c:	b	412988 <ferror@plt+0x10d98>
  408560:	ldr	w19, [x20, #3624]
  408564:	lsl	w19, w19, #3
  408568:	cmp	w19, #0x7
  40856c:	b.le	408590 <ferror@plt+0x69a0>
  408570:	mov	w21, w19
  408574:	nop
  408578:	sub	w21, w21, #0x8
  40857c:	mov	w0, #0x9                   	// #9
  408580:	bl	412978 <ferror@plt+0x10d88>
  408584:	cmp	w21, #0x7
  408588:	b.gt	408578 <ferror@plt+0x6988>
  40858c:	and	w19, w19, #0x7
  408590:	cmp	w19, #0x0
  408594:	b.le	4085a8 <ferror@plt+0x69b8>
  408598:	mov	w0, #0x20                  	// #32
  40859c:	bl	412978 <ferror@plt+0x10d88>
  4085a0:	subs	w19, w19, #0x1
  4085a4:	b.ne	408598 <ferror@plt+0x69a8>  // b.any
  4085a8:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4085ac:	adrp	x0, 426000 <ferror@plt+0x24410>
  4085b0:	add	x0, x0, #0xeb0
  4085b4:	ldr	w1, [x1, #2596]
  4085b8:	add	w1, w1, #0x2
  4085bc:	bl	4128c8 <ferror@plt+0x10cd8>
  4085c0:	ldr	w19, [x20, #3624]
  4085c4:	add	w19, w19, #0x1
  4085c8:	str	w19, [x20, #3624]
  4085cc:	lsl	w19, w19, #3
  4085d0:	cmp	w19, #0x7
  4085d4:	mov	w21, w19
  4085d8:	b.le	4085f8 <ferror@plt+0x6a08>
  4085dc:	nop
  4085e0:	sub	w21, w21, #0x8
  4085e4:	mov	w0, #0x9                   	// #9
  4085e8:	bl	412978 <ferror@plt+0x10d88>
  4085ec:	cmp	w21, #0x7
  4085f0:	b.gt	4085e0 <ferror@plt+0x69f0>
  4085f4:	and	w19, w19, #0x7
  4085f8:	cmp	w19, #0x0
  4085fc:	b.le	408610 <ferror@plt+0x6a20>
  408600:	mov	w0, #0x20                  	// #32
  408604:	bl	412978 <ferror@plt+0x10d88>
  408608:	subs	w19, w19, #0x1
  40860c:	b.ne	408600 <ferror@plt+0x6a10>  // b.any
  408610:	adrp	x0, 426000 <ferror@plt+0x24410>
  408614:	add	x0, x0, #0xed0
  408618:	bl	412988 <ferror@plt+0x10d98>
  40861c:	ldr	w19, [x20, #3624]
  408620:	sub	w19, w19, #0x1
  408624:	str	w19, [x20, #3624]
  408628:	b	4084ac <ferror@plt+0x68bc>
  40862c:	nop
  408630:	stp	x29, x30, [sp, #-336]!
  408634:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  408638:	mov	x29, sp
  40863c:	stp	x19, x20, [sp, #16]
  408640:	ldr	w1, [x1, #700]
  408644:	stp	x21, x22, [sp, #32]
  408648:	stp	x23, x24, [sp, #48]
  40864c:	mov	w23, w0
  408650:	stp	x25, x26, [sp, #64]
  408654:	cbz	w0, 408940 <ferror@plt+0x6d50>
  408658:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  40865c:	ldr	x2, [x19, #2608]
  408660:	cbz	x2, 408b40 <ferror@plt+0x6f50>
  408664:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  408668:	ldr	w0, [x20, #2532]
  40866c:	cbz	w1, 408af0 <ferror@plt+0x6f00>
  408670:	adrp	x1, 427000 <ferror@plt+0x25410>
  408674:	add	x1, x1, #0xa8
  408678:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40867c:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  408680:	add	x24, sp, #0x50
  408684:	ldp	x2, x3, [x1]
  408688:	stp	x2, x3, [sp, #80]
  40868c:	ldr	w2, [x1, #24]
  408690:	ldr	x1, [x1, #16]
  408694:	str	x1, [sp, #96]
  408698:	ldr	w1, [x21, #2740]
  40869c:	str	w2, [sp, #104]
  4086a0:	ldr	w2, [x22, #2864]
  4086a4:	orr	w1, w1, w2
  4086a8:	orr	w0, w1, w0
  4086ac:	cbz	w0, 408b2c <ferror@plt+0x6f3c>
  4086b0:	adrp	x25, 466000 <ferror@plt+0x64410>
  4086b4:	ldr	w19, [x25, #3624]
  4086b8:	lsl	w19, w19, #3
  4086bc:	cmp	w19, #0x7
  4086c0:	b.le	4086e0 <ferror@plt+0x6af0>
  4086c4:	mov	w26, w19
  4086c8:	sub	w26, w26, #0x8
  4086cc:	mov	w0, #0x9                   	// #9
  4086d0:	bl	412978 <ferror@plt+0x10d88>
  4086d4:	cmp	w26, #0x7
  4086d8:	b.gt	4086c8 <ferror@plt+0x6ad8>
  4086dc:	and	w19, w19, #0x7
  4086e0:	cmp	w19, #0x0
  4086e4:	b.le	4086f8 <ferror@plt+0x6b08>
  4086e8:	mov	w0, #0x20                  	// #32
  4086ec:	bl	412978 <ferror@plt+0x10d88>
  4086f0:	subs	w19, w19, #0x1
  4086f4:	b.ne	4086e8 <ferror@plt+0x6af8>  // b.any
  4086f8:	adrp	x0, 426000 <ferror@plt+0x24410>
  4086fc:	add	x0, x0, #0xf80
  408700:	bl	412988 <ferror@plt+0x10d98>
  408704:	ldr	w19, [x25, #3624]
  408708:	add	w19, w19, #0x1
  40870c:	str	w19, [x25, #3624]
  408710:	lsl	w19, w19, #3
  408714:	cmp	w19, #0x7
  408718:	mov	w25, w19
  40871c:	b.le	408738 <ferror@plt+0x6b48>
  408720:	sub	w25, w25, #0x8
  408724:	mov	w0, #0x9                   	// #9
  408728:	bl	412978 <ferror@plt+0x10d88>
  40872c:	cmp	w25, #0x7
  408730:	b.gt	408720 <ferror@plt+0x6b30>
  408734:	and	w19, w19, #0x7
  408738:	cmp	w19, #0x0
  40873c:	b.le	408750 <ferror@plt+0x6b60>
  408740:	mov	w0, #0x20                  	// #32
  408744:	bl	412978 <ferror@plt+0x10d88>
  408748:	subs	w19, w19, #0x1
  40874c:	b.ne	408740 <ferror@plt+0x6b50>  // b.any
  408750:	adrp	x0, 437000 <ferror@plt+0x35410>
  408754:	add	x0, x0, #0x998
  408758:	bl	412988 <ferror@plt+0x10d98>
  40875c:	ldr	w0, [x20, #2532]
  408760:	cbz	w0, 40897c <ferror@plt+0x6d8c>
  408764:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  408768:	adrp	x1, 466000 <ferror@plt+0x64410>
  40876c:	ldrb	w0, [x0, #2544]
  408770:	ldr	w19, [x1, #3624]
  408774:	lsl	w19, w19, #3
  408778:	cmp	w19, #0x7
  40877c:	cbz	w0, 408a98 <ferror@plt+0x6ea8>
  408780:	b.le	4087a0 <ferror@plt+0x6bb0>
  408784:	mov	w25, w19
  408788:	sub	w25, w25, #0x8
  40878c:	mov	w0, #0x9                   	// #9
  408790:	bl	412978 <ferror@plt+0x10d88>
  408794:	cmp	w25, #0x7
  408798:	b.gt	408788 <ferror@plt+0x6b98>
  40879c:	and	w19, w19, #0x7
  4087a0:	cmp	w19, #0x0
  4087a4:	b.le	4087b8 <ferror@plt+0x6bc8>
  4087a8:	mov	w0, #0x20                  	// #32
  4087ac:	bl	412978 <ferror@plt+0x10d88>
  4087b0:	subs	w19, w19, #0x1
  4087b4:	b.ne	4087a8 <ferror@plt+0x6bb8>  // b.any
  4087b8:	mov	x1, x24
  4087bc:	adrp	x0, 426000 <ferror@plt+0x24410>
  4087c0:	add	x0, x0, #0xf90
  4087c4:	bl	412918 <ferror@plt+0x10d28>
  4087c8:	adrp	x0, 426000 <ferror@plt+0x24410>
  4087cc:	add	x0, x0, #0xba0
  4087d0:	bl	412988 <ferror@plt+0x10d98>
  4087d4:	cbz	w23, 4088f8 <ferror@plt+0x6d08>
  4087d8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4087dc:	ldr	x0, [x0, #2608]
  4087e0:	cbz	x0, 4088f8 <ferror@plt+0x6d08>
  4087e4:	adrp	x25, 466000 <ferror@plt+0x64410>
  4087e8:	ldr	w19, [x25, #3624]
  4087ec:	lsl	w19, w19, #3
  4087f0:	cmp	w19, #0x7
  4087f4:	b.le	408818 <ferror@plt+0x6c28>
  4087f8:	mov	w23, w19
  4087fc:	nop
  408800:	sub	w23, w23, #0x8
  408804:	mov	w0, #0x9                   	// #9
  408808:	bl	412978 <ferror@plt+0x10d88>
  40880c:	cmp	w23, #0x7
  408810:	b.gt	408800 <ferror@plt+0x6c10>
  408814:	and	w19, w19, #0x7
  408818:	cmp	w19, #0x0
  40881c:	b.le	408830 <ferror@plt+0x6c40>
  408820:	mov	w0, #0x20                  	// #32
  408824:	bl	412978 <ferror@plt+0x10d88>
  408828:	subs	w19, w19, #0x1
  40882c:	b.ne	408820 <ferror@plt+0x6c30>  // b.any
  408830:	adrp	x0, 441000 <ferror@plt+0x3f410>
  408834:	add	x0, x0, #0x100
  408838:	bl	412988 <ferror@plt+0x10d98>
  40883c:	ldr	w19, [x25, #3624]
  408840:	sub	w19, w19, #0x1
  408844:	str	w19, [x25, #3624]
  408848:	lsl	w19, w19, #3
  40884c:	cmp	w19, #0x7
  408850:	mov	w23, w19
  408854:	b.le	408870 <ferror@plt+0x6c80>
  408858:	sub	w23, w23, #0x8
  40885c:	mov	w0, #0x9                   	// #9
  408860:	bl	412978 <ferror@plt+0x10d88>
  408864:	cmp	w23, #0x7
  408868:	b.gt	408858 <ferror@plt+0x6c68>
  40886c:	and	w19, w19, #0x7
  408870:	cmp	w19, #0x0
  408874:	b.le	408888 <ferror@plt+0x6c98>
  408878:	mov	w0, #0x20                  	// #32
  40887c:	bl	412978 <ferror@plt+0x10d88>
  408880:	subs	w19, w19, #0x1
  408884:	b.ne	408878 <ferror@plt+0x6c88>  // b.any
  408888:	adrp	x0, 441000 <ferror@plt+0x3f410>
  40888c:	add	x0, x0, #0x360
  408890:	bl	412988 <ferror@plt+0x10d98>
  408894:	ldr	w19, [x25, #3624]
  408898:	add	w19, w19, #0x1
  40889c:	str	w19, [x25, #3624]
  4088a0:	lsl	w19, w19, #3
  4088a4:	cmp	w19, #0x7
  4088a8:	mov	w23, w19
  4088ac:	b.le	4088c8 <ferror@plt+0x6cd8>
  4088b0:	sub	w23, w23, #0x8
  4088b4:	mov	w0, #0x9                   	// #9
  4088b8:	bl	412978 <ferror@plt+0x10d88>
  4088bc:	cmp	w23, #0x7
  4088c0:	b.gt	4088b0 <ferror@plt+0x6cc0>
  4088c4:	and	w19, w19, #0x7
  4088c8:	cmp	w19, #0x0
  4088cc:	b.le	4088e0 <ferror@plt+0x6cf0>
  4088d0:	mov	w0, #0x20                  	// #32
  4088d4:	bl	412978 <ferror@plt+0x10d88>
  4088d8:	subs	w19, w19, #0x1
  4088dc:	b.ne	4088d0 <ferror@plt+0x6ce0>  // b.any
  4088e0:	adrp	x0, 427000 <ferror@plt+0x25410>
  4088e4:	add	x0, x0, #0x40
  4088e8:	bl	412988 <ferror@plt+0x10d98>
  4088ec:	ldr	w0, [x25, #3624]
  4088f0:	sub	w0, w0, #0x1
  4088f4:	str	w0, [x25, #3624]
  4088f8:	ldr	w0, [x21, #2740]
  4088fc:	ldr	w2, [x20, #2532]
  408900:	ldr	w1, [x22, #2864]
  408904:	orr	w0, w0, w2
  408908:	cbz	w0, 408924 <ferror@plt+0x6d34>
  40890c:	cbnz	w1, 408a20 <ferror@plt+0x6e30>
  408910:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408914:	ldr	w0, [x0, #3204]
  408918:	cbz	w0, 408928 <ferror@plt+0x6d38>
  40891c:	bl	406338 <ferror@plt+0x4748>
  408920:	ldr	w1, [x22, #2864]
  408924:	cbnz	w1, 408a20 <ferror@plt+0x6e30>
  408928:	ldp	x19, x20, [sp, #16]
  40892c:	ldp	x21, x22, [sp, #32]
  408930:	ldp	x23, x24, [sp, #48]
  408934:	ldp	x25, x26, [sp, #64]
  408938:	ldp	x29, x30, [sp], #336
  40893c:	ret
  408940:	cbz	w1, 4089f0 <ferror@plt+0x6e00>
  408944:	adrp	x0, 427000 <ferror@plt+0x25410>
  408948:	add	x0, x0, #0xa8
  40894c:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  408950:	add	x24, sp, #0x50
  408954:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  408958:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  40895c:	ldr	w1, [x0, #24]
  408960:	ldp	x2, x3, [x0]
  408964:	stp	x2, x3, [sp, #80]
  408968:	ldr	x0, [x0, #16]
  40896c:	str	x0, [sp, #96]
  408970:	ldr	w0, [x20, #2532]
  408974:	str	w1, [sp, #104]
  408978:	cbnz	w0, 408764 <ferror@plt+0x6b74>
  40897c:	ldr	w0, [x21, #2740]
  408980:	cbz	w0, 408a8c <ferror@plt+0x6e9c>
  408984:	adrp	x0, 466000 <ferror@plt+0x64410>
  408988:	ldr	w19, [x0, #3624]
  40898c:	lsl	w19, w19, #3
  408990:	cmp	w19, #0x7
  408994:	b.le	4089b8 <ferror@plt+0x6dc8>
  408998:	mov	w25, w19
  40899c:	nop
  4089a0:	sub	w25, w25, #0x8
  4089a4:	mov	w0, #0x9                   	// #9
  4089a8:	bl	412978 <ferror@plt+0x10d88>
  4089ac:	cmp	w25, #0x7
  4089b0:	b.gt	4089a0 <ferror@plt+0x6db0>
  4089b4:	and	w19, w19, #0x7
  4089b8:	cmp	w19, #0x0
  4089bc:	b.le	4089d0 <ferror@plt+0x6de0>
  4089c0:	mov	w0, #0x20                  	// #32
  4089c4:	bl	412978 <ferror@plt+0x10d88>
  4089c8:	subs	w19, w19, #0x1
  4089cc:	b.ne	4089c0 <ferror@plt+0x6dd0>  // b.any
  4089d0:	mov	x1, x24
  4089d4:	adrp	x0, 427000 <ferror@plt+0x25410>
  4089d8:	add	x0, x0, #0x8
  4089dc:	bl	412918 <ferror@plt+0x10d28>
  4089e0:	adrp	x0, 426000 <ferror@plt+0x24410>
  4089e4:	add	x0, x0, #0xba0
  4089e8:	bl	412988 <ferror@plt+0x10d98>
  4089ec:	b	4087d4 <ferror@plt+0x6be4>
  4089f0:	adrp	x0, 427000 <ferror@plt+0x25410>
  4089f4:	add	x0, x0, #0xc8
  4089f8:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  4089fc:	add	x24, sp, #0x50
  408a00:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  408a04:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  408a08:	ldr	w1, [x0, #16]
  408a0c:	ldp	x2, x3, [x0]
  408a10:	stp	x2, x3, [sp, #80]
  408a14:	ldr	w0, [x20, #2532]
  408a18:	str	w1, [sp, #96]
  408a1c:	b	408760 <ferror@plt+0x6b70>
  408a20:	adrp	x0, 466000 <ferror@plt+0x64410>
  408a24:	ldr	w19, [x0, #3624]
  408a28:	lsl	w19, w19, #3
  408a2c:	cmp	w19, #0x7
  408a30:	mov	w20, w19
  408a34:	b.le	408a50 <ferror@plt+0x6e60>
  408a38:	sub	w20, w20, #0x8
  408a3c:	mov	w0, #0x9                   	// #9
  408a40:	bl	412978 <ferror@plt+0x10d88>
  408a44:	cmp	w20, #0x7
  408a48:	b.gt	408a38 <ferror@plt+0x6e48>
  408a4c:	and	w19, w19, #0x7
  408a50:	cmp	w19, #0x0
  408a54:	b.le	408a68 <ferror@plt+0x6e78>
  408a58:	mov	w0, #0x20                  	// #32
  408a5c:	bl	412978 <ferror@plt+0x10d88>
  408a60:	subs	w19, w19, #0x1
  408a64:	b.ne	408a58 <ferror@plt+0x6e68>  // b.any
  408a68:	adrp	x0, 427000 <ferror@plt+0x25410>
  408a6c:	add	x0, x0, #0x78
  408a70:	bl	412988 <ferror@plt+0x10d98>
  408a74:	ldp	x19, x20, [sp, #16]
  408a78:	ldp	x21, x22, [sp, #32]
  408a7c:	ldp	x23, x24, [sp, #48]
  408a80:	ldp	x25, x26, [sp, #64]
  408a84:	ldp	x29, x30, [sp], #336
  408a88:	ret
  408a8c:	mov	x0, x24
  408a90:	bl	408308 <ferror@plt+0x6718>
  408a94:	b	4087d4 <ferror@plt+0x6be4>
  408a98:	b.le	408ab8 <ferror@plt+0x6ec8>
  408a9c:	mov	w25, w19
  408aa0:	sub	w25, w25, #0x8
  408aa4:	mov	w0, #0x9                   	// #9
  408aa8:	bl	412978 <ferror@plt+0x10d88>
  408aac:	cmp	w25, #0x7
  408ab0:	b.gt	408aa0 <ferror@plt+0x6eb0>
  408ab4:	and	w19, w19, #0x7
  408ab8:	cmp	w19, #0x0
  408abc:	b.le	408ad0 <ferror@plt+0x6ee0>
  408ac0:	mov	w0, #0x20                  	// #32
  408ac4:	bl	412978 <ferror@plt+0x10d88>
  408ac8:	subs	w19, w19, #0x1
  408acc:	b.ne	408ac0 <ferror@plt+0x6ed0>  // b.any
  408ad0:	mov	x1, x24
  408ad4:	adrp	x0, 426000 <ferror@plt+0x24410>
  408ad8:	add	x0, x0, #0xfc8
  408adc:	bl	412918 <ferror@plt+0x10d28>
  408ae0:	adrp	x0, 426000 <ferror@plt+0x24410>
  408ae4:	add	x0, x0, #0xba0
  408ae8:	bl	412988 <ferror@plt+0x10d98>
  408aec:	b	4087d4 <ferror@plt+0x6be4>
  408af0:	adrp	x1, 427000 <ferror@plt+0x25410>
  408af4:	add	x1, x1, #0xc8
  408af8:	add	x24, sp, #0x50
  408afc:	ldp	x4, x5, [x1]
  408b00:	stp	x4, x5, [sp, #80]
  408b04:	ldr	w1, [x1, #16]
  408b08:	str	w1, [sp, #96]
  408b0c:	cbz	x2, 408b74 <ferror@plt+0x6f84>
  408b10:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  408b14:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  408b18:	ldr	w1, [x21, #2740]
  408b1c:	ldr	w2, [x22, #2864]
  408b20:	orr	w1, w1, w2
  408b24:	orr	w0, w1, w0
  408b28:	cbnz	w0, 4086b0 <ferror@plt+0x6ac0>
  408b2c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408b30:	ldr	w0, [x0, #3204]
  408b34:	cbz	w0, 4086b0 <ferror@plt+0x6ac0>
  408b38:	bl	406338 <ferror@plt+0x4748>
  408b3c:	b	4086b0 <ferror@plt+0x6ac0>
  408b40:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408b44:	add	x24, sp, #0x50
  408b48:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  408b4c:	ldr	w3, [x0, #3136]
  408b50:	mov	x0, x24
  408b54:	cbz	w1, 408b80 <ferror@plt+0x6f90>
  408b58:	adrp	x2, 426000 <ferror@plt+0x24410>
  408b5c:	mov	x1, #0x100                 	// #256
  408b60:	add	x2, x2, #0xf28
  408b64:	bl	401860 <snprintf@plt>
  408b68:	ldr	x2, [x19, #2608]
  408b6c:	ldr	w0, [x20, #2532]
  408b70:	cbnz	x2, 408b10 <ferror@plt+0x6f20>
  408b74:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  408b78:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  408b7c:	b	408760 <ferror@plt+0x6b70>
  408b80:	adrp	x2, 426000 <ferror@plt+0x24410>
  408b84:	mov	x1, #0x100                 	// #256
  408b88:	add	x2, x2, #0xf58
  408b8c:	bl	401860 <snprintf@plt>
  408b90:	ldr	x2, [x19, #2608]
  408b94:	ldr	w0, [x20, #2532]
  408b98:	b	408b0c <ferror@plt+0x6f1c>
  408b9c:	nop
  408ba0:	stp	x29, x30, [sp, #-64]!
  408ba4:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  408ba8:	mov	x29, sp
  408bac:	ldr	w0, [x0, #700]
  408bb0:	stp	x19, x20, [sp, #16]
  408bb4:	stp	x21, x22, [sp, #32]
  408bb8:	stp	x23, x24, [sp, #48]
  408bbc:	cbnz	w0, 408ce0 <ferror@plt+0x70f0>
  408bc0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  408bc4:	adrp	x20, 466000 <ferror@plt+0x64410>
  408bc8:	adrp	x23, 427000 <ferror@plt+0x25410>
  408bcc:	adrp	x21, 427000 <ferror@plt+0x25410>
  408bd0:	ldr	w0, [x0, #2532]
  408bd4:	add	x23, x23, #0xc8
  408bd8:	ldr	w19, [x20, #3624]
  408bdc:	add	x21, x21, #0x100
  408be0:	lsl	w19, w19, #3
  408be4:	cbz	w0, 408d08 <ferror@plt+0x7118>
  408be8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  408bec:	cmp	w19, #0x7
  408bf0:	ldrb	w0, [x0, #2544]
  408bf4:	cbz	w0, 409050 <ferror@plt+0x7460>
  408bf8:	b.le	408c18 <ferror@plt+0x7028>
  408bfc:	mov	w21, w19
  408c00:	sub	w21, w21, #0x8
  408c04:	mov	w0, #0x9                   	// #9
  408c08:	bl	412978 <ferror@plt+0x10d88>
  408c0c:	cmp	w21, #0x7
  408c10:	b.gt	408c00 <ferror@plt+0x7010>
  408c14:	and	w19, w19, #0x7
  408c18:	cmp	w19, #0x0
  408c1c:	b.le	408c30 <ferror@plt+0x7040>
  408c20:	mov	w0, #0x20                  	// #32
  408c24:	bl	412978 <ferror@plt+0x10d88>
  408c28:	subs	w19, w19, #0x1
  408c2c:	b.ne	408c20 <ferror@plt+0x7030>  // b.any
  408c30:	mov	x1, x23
  408c34:	adrp	x0, 427000 <ferror@plt+0x25410>
  408c38:	add	x0, x0, #0x118
  408c3c:	bl	412918 <ferror@plt+0x10d28>
  408c40:	adrp	x0, 426000 <ferror@plt+0x24410>
  408c44:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408c48:	add	x0, x0, #0xba0
  408c4c:	bl	412988 <ferror@plt+0x10d98>
  408c50:	ldr	w19, [x20, #3624]
  408c54:	ldr	w0, [x21, #3204]
  408c58:	add	w19, w19, #0x1
  408c5c:	str	w19, [x20, #3624]
  408c60:	cmp	w0, #0x0
  408c64:	lsl	w19, w19, #3
  408c68:	b.le	4090c4 <ferror@plt+0x74d4>
  408c6c:	cmp	w19, #0x7
  408c70:	b.le	408c90 <ferror@plt+0x70a0>
  408c74:	mov	w22, w19
  408c78:	sub	w22, w22, #0x8
  408c7c:	mov	w0, #0x9                   	// #9
  408c80:	bl	412978 <ferror@plt+0x10d88>
  408c84:	cmp	w22, #0x7
  408c88:	b.gt	408c78 <ferror@plt+0x7088>
  408c8c:	and	w19, w19, #0x7
  408c90:	cmp	w19, #0x0
  408c94:	b.le	408ca8 <ferror@plt+0x70b8>
  408c98:	mov	w0, #0x20                  	// #32
  408c9c:	bl	412978 <ferror@plt+0x10d88>
  408ca0:	subs	w19, w19, #0x1
  408ca4:	b.ne	408c98 <ferror@plt+0x70a8>  // b.any
  408ca8:	adrp	x0, 437000 <ferror@plt+0x35410>
  408cac:	add	x0, x0, #0x998
  408cb0:	bl	412988 <ferror@plt+0x10d98>
  408cb4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  408cb8:	ldr	w0, [x0, #2864]
  408cbc:	cbnz	w0, 408ccc <ferror@plt+0x70dc>
  408cc0:	ldr	w0, [x21, #3204]
  408cc4:	cbz	w0, 408ccc <ferror@plt+0x70dc>
  408cc8:	bl	406338 <ferror@plt+0x4748>
  408ccc:	mov	w0, #0xa                   	// #10
  408cd0:	bl	412978 <ferror@plt+0x10d88>
  408cd4:	ldr	w19, [x20, #3624]
  408cd8:	lsl	w19, w19, #3
  408cdc:	b	4090c4 <ferror@plt+0x74d4>
  408ce0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  408ce4:	adrp	x20, 466000 <ferror@plt+0x64410>
  408ce8:	adrp	x23, 427000 <ferror@plt+0x25410>
  408cec:	adrp	x21, 427000 <ferror@plt+0x25410>
  408cf0:	ldr	w0, [x0, #2532]
  408cf4:	add	x23, x23, #0xa8
  408cf8:	ldr	w19, [x20, #3624]
  408cfc:	add	x21, x21, #0xe0
  408d00:	lsl	w19, w19, #3
  408d04:	cbnz	w0, 408be8 <ferror@plt+0x6ff8>
  408d08:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  408d0c:	cmp	w19, #0x7
  408d10:	ldr	w0, [x0, #2740]
  408d14:	cbz	w0, 40918c <ferror@plt+0x759c>
  408d18:	b.le	408d38 <ferror@plt+0x7148>
  408d1c:	mov	w22, w19
  408d20:	sub	w22, w22, #0x8
  408d24:	mov	w0, #0x9                   	// #9
  408d28:	bl	412978 <ferror@plt+0x10d88>
  408d2c:	cmp	w22, #0x7
  408d30:	b.gt	408d20 <ferror@plt+0x7130>
  408d34:	and	w19, w19, #0x7
  408d38:	cmp	w19, #0x0
  408d3c:	b.le	408d50 <ferror@plt+0x7160>
  408d40:	mov	w0, #0x20                  	// #32
  408d44:	bl	412978 <ferror@plt+0x10d88>
  408d48:	subs	w19, w19, #0x1
  408d4c:	b.ne	408d40 <ferror@plt+0x7150>  // b.any
  408d50:	adrp	x22, 437000 <ferror@plt+0x35410>
  408d54:	add	x22, x22, #0x998
  408d58:	mov	x0, x22
  408d5c:	bl	412988 <ferror@plt+0x10d98>
  408d60:	ldr	w19, [x20, #3624]
  408d64:	lsl	w19, w19, #3
  408d68:	cmp	w19, #0x7
  408d6c:	mov	w24, w19
  408d70:	b.le	408d90 <ferror@plt+0x71a0>
  408d74:	nop
  408d78:	sub	w24, w24, #0x8
  408d7c:	mov	w0, #0x9                   	// #9
  408d80:	bl	412978 <ferror@plt+0x10d88>
  408d84:	cmp	w24, #0x7
  408d88:	b.gt	408d78 <ferror@plt+0x7188>
  408d8c:	and	w19, w19, #0x7
  408d90:	cmp	w19, #0x0
  408d94:	b.le	408da8 <ferror@plt+0x71b8>
  408d98:	mov	w0, #0x20                  	// #32
  408d9c:	bl	412978 <ferror@plt+0x10d88>
  408da0:	subs	w19, w19, #0x1
  408da4:	b.ne	408d98 <ferror@plt+0x71a8>  // b.any
  408da8:	adrp	x0, 427000 <ferror@plt+0x25410>
  408dac:	add	x0, x0, #0x1e8
  408db0:	bl	412988 <ferror@plt+0x10d98>
  408db4:	ldr	w19, [x20, #3624]
  408db8:	lsl	w19, w19, #3
  408dbc:	cmp	w19, #0x7
  408dc0:	mov	w24, w19
  408dc4:	b.le	408de0 <ferror@plt+0x71f0>
  408dc8:	sub	w24, w24, #0x8
  408dcc:	mov	w0, #0x9                   	// #9
  408dd0:	bl	412978 <ferror@plt+0x10d88>
  408dd4:	cmp	w24, #0x7
  408dd8:	b.gt	408dc8 <ferror@plt+0x71d8>
  408ddc:	and	w19, w19, #0x7
  408de0:	cmp	w19, #0x0
  408de4:	b.le	408df8 <ferror@plt+0x7208>
  408de8:	mov	w0, #0x20                  	// #32
  408dec:	bl	412978 <ferror@plt+0x10d88>
  408df0:	subs	w19, w19, #0x1
  408df4:	b.ne	408de8 <ferror@plt+0x71f8>  // b.any
  408df8:	adrp	x0, 427000 <ferror@plt+0x25410>
  408dfc:	add	x0, x0, #0x218
  408e00:	bl	412988 <ferror@plt+0x10d98>
  408e04:	ldr	w19, [x20, #3624]
  408e08:	lsl	w19, w19, #3
  408e0c:	cmp	w19, #0x7
  408e10:	mov	w24, w19
  408e14:	b.le	408e30 <ferror@plt+0x7240>
  408e18:	sub	w24, w24, #0x8
  408e1c:	mov	w0, #0x9                   	// #9
  408e20:	bl	412978 <ferror@plt+0x10d88>
  408e24:	cmp	w24, #0x7
  408e28:	b.gt	408e18 <ferror@plt+0x7228>
  408e2c:	and	w19, w19, #0x7
  408e30:	cmp	w19, #0x0
  408e34:	b.le	408e48 <ferror@plt+0x7258>
  408e38:	mov	w0, #0x20                  	// #32
  408e3c:	bl	412978 <ferror@plt+0x10d88>
  408e40:	subs	w19, w19, #0x1
  408e44:	b.ne	408e38 <ferror@plt+0x7248>  // b.any
  408e48:	mov	x1, x23
  408e4c:	adrp	x0, 427000 <ferror@plt+0x25410>
  408e50:	adrp	x23, 426000 <ferror@plt+0x24410>
  408e54:	add	x0, x0, #0x228
  408e58:	add	x23, x23, #0xba0
  408e5c:	bl	412918 <ferror@plt+0x10d28>
  408e60:	mov	x0, x23
  408e64:	bl	412988 <ferror@plt+0x10d98>
  408e68:	ldr	w19, [x20, #3624]
  408e6c:	lsl	w19, w19, #3
  408e70:	cmp	w19, #0x7
  408e74:	mov	w24, w19
  408e78:	b.le	408e98 <ferror@plt+0x72a8>
  408e7c:	nop
  408e80:	sub	w24, w24, #0x8
  408e84:	mov	w0, #0x9                   	// #9
  408e88:	bl	412978 <ferror@plt+0x10d88>
  408e8c:	cmp	w24, #0x7
  408e90:	b.gt	408e80 <ferror@plt+0x7290>
  408e94:	and	w19, w19, #0x7
  408e98:	cmp	w19, #0x0
  408e9c:	b.le	408eb0 <ferror@plt+0x72c0>
  408ea0:	mov	w0, #0x20                  	// #32
  408ea4:	bl	412978 <ferror@plt+0x10d88>
  408ea8:	subs	w19, w19, #0x1
  408eac:	b.ne	408ea0 <ferror@plt+0x72b0>  // b.any
  408eb0:	adrp	x0, 427000 <ferror@plt+0x25410>
  408eb4:	add	x0, x0, #0x240
  408eb8:	bl	412988 <ferror@plt+0x10d98>
  408ebc:	ldr	w19, [x20, #3624]
  408ec0:	lsl	w19, w19, #3
  408ec4:	cmp	w19, #0x7
  408ec8:	mov	w24, w19
  408ecc:	b.le	408ee8 <ferror@plt+0x72f8>
  408ed0:	sub	w24, w24, #0x8
  408ed4:	mov	w0, #0x9                   	// #9
  408ed8:	bl	412978 <ferror@plt+0x10d88>
  408edc:	cmp	w24, #0x7
  408ee0:	b.gt	408ed0 <ferror@plt+0x72e0>
  408ee4:	and	w19, w19, #0x7
  408ee8:	cmp	w19, #0x0
  408eec:	b.le	408f00 <ferror@plt+0x7310>
  408ef0:	mov	w0, #0x20                  	// #32
  408ef4:	bl	412978 <ferror@plt+0x10d88>
  408ef8:	subs	w19, w19, #0x1
  408efc:	b.ne	408ef0 <ferror@plt+0x7300>  // b.any
  408f00:	adrp	x0, 427000 <ferror@plt+0x25410>
  408f04:	add	x0, x0, #0x278
  408f08:	bl	412988 <ferror@plt+0x10d98>
  408f0c:	ldr	w19, [x20, #3624]
  408f10:	lsl	w19, w19, #3
  408f14:	cmp	w19, #0x7
  408f18:	mov	w24, w19
  408f1c:	b.le	408f38 <ferror@plt+0x7348>
  408f20:	sub	w24, w24, #0x8
  408f24:	mov	w0, #0x9                   	// #9
  408f28:	bl	412978 <ferror@plt+0x10d88>
  408f2c:	cmp	w24, #0x7
  408f30:	b.gt	408f20 <ferror@plt+0x7330>
  408f34:	and	w19, w19, #0x7
  408f38:	cmp	w19, #0x0
  408f3c:	b.le	408f50 <ferror@plt+0x7360>
  408f40:	mov	w0, #0x20                  	// #32
  408f44:	bl	412978 <ferror@plt+0x10d88>
  408f48:	subs	w19, w19, #0x1
  408f4c:	b.ne	408f40 <ferror@plt+0x7350>  // b.any
  408f50:	mov	x1, x21
  408f54:	adrp	x0, 427000 <ferror@plt+0x25410>
  408f58:	add	x0, x0, #0x290
  408f5c:	bl	412918 <ferror@plt+0x10d28>
  408f60:	mov	x0, x23
  408f64:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  408f68:	bl	412988 <ferror@plt+0x10d98>
  408f6c:	ldr	w19, [x20, #3624]
  408f70:	ldr	w0, [x21, #3204]
  408f74:	add	w19, w19, #0x1
  408f78:	str	w19, [x20, #3624]
  408f7c:	cmp	w0, #0x0
  408f80:	b.gt	409454 <ferror@plt+0x7864>
  408f84:	lsl	w19, w19, #3
  408f88:	cmp	w19, #0x7
  408f8c:	b.le	408fb0 <ferror@plt+0x73c0>
  408f90:	mov	w22, w19
  408f94:	nop
  408f98:	sub	w22, w22, #0x8
  408f9c:	mov	w0, #0x9                   	// #9
  408fa0:	bl	412978 <ferror@plt+0x10d88>
  408fa4:	cmp	w22, #0x7
  408fa8:	b.gt	408f98 <ferror@plt+0x73a8>
  408fac:	and	w19, w19, #0x7
  408fb0:	cmp	w19, #0x0
  408fb4:	b.le	408fc8 <ferror@plt+0x73d8>
  408fb8:	mov	w0, #0x20                  	// #32
  408fbc:	bl	412978 <ferror@plt+0x10d88>
  408fc0:	subs	w19, w19, #0x1
  408fc4:	b.ne	408fb8 <ferror@plt+0x73c8>  // b.any
  408fc8:	adrp	x0, 427000 <ferror@plt+0x25410>
  408fcc:	add	x0, x0, #0x2a8
  408fd0:	bl	412988 <ferror@plt+0x10d98>
  408fd4:	ldr	w0, [x21, #3204]
  408fd8:	cmp	w0, #0x0
  408fdc:	b.gt	4093d8 <ferror@plt+0x77e8>
  408fe0:	adrp	x21, 441000 <ferror@plt+0x3f410>
  408fe4:	add	x21, x21, #0x100
  408fe8:	ldr	w19, [x20, #3624]
  408fec:	sub	w19, w19, #0x1
  408ff0:	str	w19, [x20, #3624]
  408ff4:	lsl	w19, w19, #3
  408ff8:	cmp	w19, #0x7
  408ffc:	b.le	409020 <ferror@plt+0x7430>
  409000:	mov	w20, w19
  409004:	nop
  409008:	sub	w20, w20, #0x8
  40900c:	mov	w0, #0x9                   	// #9
  409010:	bl	412978 <ferror@plt+0x10d88>
  409014:	cmp	w20, #0x7
  409018:	b.gt	409008 <ferror@plt+0x7418>
  40901c:	and	w19, w19, #0x7
  409020:	cmp	w19, #0x0
  409024:	b.le	409038 <ferror@plt+0x7448>
  409028:	mov	w0, #0x20                  	// #32
  40902c:	bl	412978 <ferror@plt+0x10d88>
  409030:	subs	w19, w19, #0x1
  409034:	b.ne	409028 <ferror@plt+0x7438>  // b.any
  409038:	mov	x0, x21
  40903c:	ldp	x19, x20, [sp, #16]
  409040:	ldp	x21, x22, [sp, #32]
  409044:	ldp	x23, x24, [sp, #48]
  409048:	ldp	x29, x30, [sp], #64
  40904c:	b	412988 <ferror@plt+0x10d98>
  409050:	b.le	409070 <ferror@plt+0x7480>
  409054:	mov	w21, w19
  409058:	sub	w21, w21, #0x8
  40905c:	mov	w0, #0x9                   	// #9
  409060:	bl	412978 <ferror@plt+0x10d88>
  409064:	cmp	w21, #0x7
  409068:	b.gt	409058 <ferror@plt+0x7468>
  40906c:	and	w19, w19, #0x7
  409070:	cmp	w19, #0x0
  409074:	b.le	409088 <ferror@plt+0x7498>
  409078:	mov	w0, #0x20                  	// #32
  40907c:	bl	412978 <ferror@plt+0x10d88>
  409080:	subs	w19, w19, #0x1
  409084:	b.ne	409078 <ferror@plt+0x7488>  // b.any
  409088:	mov	x1, x23
  40908c:	adrp	x0, 427000 <ferror@plt+0x25410>
  409090:	add	x0, x0, #0x160
  409094:	bl	412918 <ferror@plt+0x10d28>
  409098:	adrp	x0, 426000 <ferror@plt+0x24410>
  40909c:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4090a0:	add	x0, x0, #0xba0
  4090a4:	bl	412988 <ferror@plt+0x10d98>
  4090a8:	ldr	w19, [x20, #3624]
  4090ac:	ldr	w0, [x21, #3204]
  4090b0:	add	w19, w19, #0x1
  4090b4:	str	w19, [x20, #3624]
  4090b8:	cmp	w0, #0x0
  4090bc:	lsl	w19, w19, #3
  4090c0:	b.gt	408c6c <ferror@plt+0x707c>
  4090c4:	cmp	w19, #0x7
  4090c8:	b.le	4090e8 <ferror@plt+0x74f8>
  4090cc:	mov	w22, w19
  4090d0:	sub	w22, w22, #0x8
  4090d4:	mov	w0, #0x9                   	// #9
  4090d8:	bl	412978 <ferror@plt+0x10d88>
  4090dc:	cmp	w22, #0x7
  4090e0:	b.gt	4090d0 <ferror@plt+0x74e0>
  4090e4:	and	w19, w19, #0x7
  4090e8:	cmp	w19, #0x0
  4090ec:	b.le	409100 <ferror@plt+0x7510>
  4090f0:	mov	w0, #0x20                  	// #32
  4090f4:	bl	412978 <ferror@plt+0x10d88>
  4090f8:	subs	w19, w19, #0x1
  4090fc:	b.ne	4090f0 <ferror@plt+0x7500>  // b.any
  409100:	adrp	x0, 427000 <ferror@plt+0x25410>
  409104:	add	x0, x0, #0x1b0
  409108:	bl	412988 <ferror@plt+0x10d98>
  40910c:	ldr	w0, [x21, #3204]
  409110:	cmp	w0, #0x0
  409114:	b.gt	409368 <ferror@plt+0x7778>
  409118:	ldr	w1, [x20, #3624]
  40911c:	mov	w0, #0xa                   	// #10
  409120:	sub	w1, w1, #0x1
  409124:	str	w1, [x20, #3624]
  409128:	bl	412978 <ferror@plt+0x10d88>
  40912c:	ldr	w19, [x20, #3624]
  409130:	lsl	w19, w19, #3
  409134:	cmp	w19, #0x7
  409138:	b.le	409158 <ferror@plt+0x7568>
  40913c:	mov	w20, w19
  409140:	sub	w20, w20, #0x8
  409144:	mov	w0, #0x9                   	// #9
  409148:	bl	412978 <ferror@plt+0x10d88>
  40914c:	cmp	w20, #0x7
  409150:	b.gt	409140 <ferror@plt+0x7550>
  409154:	and	w19, w19, #0x7
  409158:	cmp	w19, #0x0
  40915c:	b.le	409170 <ferror@plt+0x7580>
  409160:	mov	w0, #0x20                  	// #32
  409164:	bl	412978 <ferror@plt+0x10d88>
  409168:	subs	w19, w19, #0x1
  40916c:	b.ne	409160 <ferror@plt+0x7570>  // b.any
  409170:	adrp	x0, 427000 <ferror@plt+0x25410>
  409174:	add	x0, x0, #0x1c0
  409178:	ldp	x19, x20, [sp, #16]
  40917c:	ldp	x21, x22, [sp, #32]
  409180:	ldp	x23, x24, [sp, #48]
  409184:	ldp	x29, x30, [sp], #64
  409188:	b	412988 <ferror@plt+0x10d98>
  40918c:	b.le	4091b0 <ferror@plt+0x75c0>
  409190:	mov	w21, w19
  409194:	nop
  409198:	sub	w21, w21, #0x8
  40919c:	mov	w0, #0x9                   	// #9
  4091a0:	bl	412978 <ferror@plt+0x10d88>
  4091a4:	cmp	w21, #0x7
  4091a8:	b.gt	409198 <ferror@plt+0x75a8>
  4091ac:	and	w19, w19, #0x7
  4091b0:	cmp	w19, #0x0
  4091b4:	b.le	4091c8 <ferror@plt+0x75d8>
  4091b8:	mov	w0, #0x20                  	// #32
  4091bc:	bl	412978 <ferror@plt+0x10d88>
  4091c0:	subs	w19, w19, #0x1
  4091c4:	b.ne	4091b8 <ferror@plt+0x75c8>  // b.any
  4091c8:	adrp	x0, 427000 <ferror@plt+0x25410>
  4091cc:	add	x0, x0, #0x2d8
  4091d0:	bl	412988 <ferror@plt+0x10d98>
  4091d4:	ldr	w19, [x20, #3624]
  4091d8:	add	w19, w19, #0x1
  4091dc:	str	w19, [x20, #3624]
  4091e0:	lsl	w19, w19, #3
  4091e4:	cmp	w19, #0x7
  4091e8:	mov	w21, w19
  4091ec:	b.le	409208 <ferror@plt+0x7618>
  4091f0:	sub	w21, w21, #0x8
  4091f4:	mov	w0, #0x9                   	// #9
  4091f8:	bl	412978 <ferror@plt+0x10d88>
  4091fc:	cmp	w21, #0x7
  409200:	b.gt	4091f0 <ferror@plt+0x7600>
  409204:	and	w19, w19, #0x7
  409208:	cmp	w19, #0x0
  40920c:	b.le	409220 <ferror@plt+0x7630>
  409210:	mov	w0, #0x20                  	// #32
  409214:	bl	412978 <ferror@plt+0x10d88>
  409218:	subs	w19, w19, #0x1
  40921c:	b.ne	409210 <ferror@plt+0x7620>  // b.any
  409220:	adrp	x0, 437000 <ferror@plt+0x35410>
  409224:	add	x0, x0, #0x998
  409228:	bl	412988 <ferror@plt+0x10d98>
  40922c:	mov	w0, #0x0                   	// #0
  409230:	bl	408630 <ferror@plt+0x6a40>
  409234:	ldr	w19, [x20, #3624]
  409238:	lsl	w19, w19, #3
  40923c:	cmp	w19, #0x7
  409240:	mov	w21, w19
  409244:	b.le	409260 <ferror@plt+0x7670>
  409248:	sub	w21, w21, #0x8
  40924c:	mov	w0, #0x9                   	// #9
  409250:	bl	412978 <ferror@plt+0x10d88>
  409254:	cmp	w21, #0x7
  409258:	b.gt	409248 <ferror@plt+0x7658>
  40925c:	and	w19, w19, #0x7
  409260:	cmp	w19, #0x0
  409264:	b.le	409278 <ferror@plt+0x7688>
  409268:	mov	w0, #0x20                  	// #32
  40926c:	bl	412978 <ferror@plt+0x10d88>
  409270:	subs	w19, w19, #0x1
  409274:	b.ne	409268 <ferror@plt+0x7678>  // b.any
  409278:	adrp	x0, 427000 <ferror@plt+0x25410>
  40927c:	add	x0, x0, #0x1b0
  409280:	bl	412988 <ferror@plt+0x10d98>
  409284:	ldr	w19, [x20, #3624]
  409288:	lsl	w19, w19, #3
  40928c:	cmp	w19, #0x7
  409290:	mov	w21, w19
  409294:	b.le	4092b0 <ferror@plt+0x76c0>
  409298:	sub	w21, w21, #0x8
  40929c:	mov	w0, #0x9                   	// #9
  4092a0:	bl	412978 <ferror@plt+0x10d88>
  4092a4:	cmp	w21, #0x7
  4092a8:	b.gt	409298 <ferror@plt+0x76a8>
  4092ac:	and	w19, w19, #0x7
  4092b0:	cmp	w19, #0x0
  4092b4:	b.le	4092c8 <ferror@plt+0x76d8>
  4092b8:	mov	w0, #0x20                  	// #32
  4092bc:	bl	412978 <ferror@plt+0x10d88>
  4092c0:	subs	w19, w19, #0x1
  4092c4:	b.ne	4092b8 <ferror@plt+0x76c8>  // b.any
  4092c8:	adrp	x0, 441000 <ferror@plt+0x3f410>
  4092cc:	add	x0, x0, #0x100
  4092d0:	bl	412988 <ferror@plt+0x10d98>
  4092d4:	ldr	w19, [x20, #3624]
  4092d8:	sub	w19, w19, #0x1
  4092dc:	str	w19, [x20, #3624]
  4092e0:	lsl	w19, w19, #3
  4092e4:	cmp	w19, #0x7
  4092e8:	mov	w21, w19
  4092ec:	b.le	409308 <ferror@plt+0x7718>
  4092f0:	sub	w21, w21, #0x8
  4092f4:	mov	w0, #0x9                   	// #9
  4092f8:	bl	412978 <ferror@plt+0x10d88>
  4092fc:	cmp	w21, #0x7
  409300:	b.gt	4092f0 <ferror@plt+0x7700>
  409304:	and	w19, w19, #0x7
  409308:	cmp	w19, #0x0
  40930c:	b.le	409320 <ferror@plt+0x7730>
  409310:	mov	w0, #0x20                  	// #32
  409314:	bl	412978 <ferror@plt+0x10d88>
  409318:	subs	w19, w19, #0x1
  40931c:	b.ne	409310 <ferror@plt+0x7720>  // b.any
  409320:	adrp	x19, 46b000 <stdin@@GLIBC_2.17+0x4300>
  409324:	ldr	w0, [x19, #1440]
  409328:	cbnz	w0, 4093c0 <ferror@plt+0x77d0>
  40932c:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  409330:	adrp	x0, 427000 <ferror@plt+0x25410>
  409334:	add	x0, x0, #0x310
  409338:	ldr	w1, [x1, #2564]
  40933c:	bl	4128c8 <ferror@plt+0x10cd8>
  409340:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  409344:	ldr	w1, [x19, #1440]
  409348:	ldr	w0, [x0, #2864]
  40934c:	orr	w0, w0, w1
  409350:	cbz	w0, 4094a8 <ferror@plt+0x78b8>
  409354:	ldp	x19, x20, [sp, #16]
  409358:	ldp	x21, x22, [sp, #32]
  40935c:	ldp	x23, x24, [sp, #48]
  409360:	ldp	x29, x30, [sp], #64
  409364:	ret
  409368:	ldr	w19, [x20, #3624]
  40936c:	lsl	w19, w19, #3
  409370:	cmp	w19, #0x7
  409374:	b.le	409398 <ferror@plt+0x77a8>
  409378:	mov	w21, w19
  40937c:	nop
  409380:	sub	w21, w21, #0x8
  409384:	mov	w0, #0x9                   	// #9
  409388:	bl	412978 <ferror@plt+0x10d88>
  40938c:	cmp	w21, #0x7
  409390:	b.gt	409380 <ferror@plt+0x7790>
  409394:	and	w19, w19, #0x7
  409398:	cmp	w19, #0x0
  40939c:	b.le	4093b0 <ferror@plt+0x77c0>
  4093a0:	mov	w0, #0x20                  	// #32
  4093a4:	bl	412978 <ferror@plt+0x10d88>
  4093a8:	subs	w19, w19, #0x1
  4093ac:	b.ne	4093a0 <ferror@plt+0x77b0>  // b.any
  4093b0:	adrp	x0, 441000 <ferror@plt+0x3f410>
  4093b4:	add	x0, x0, #0x100
  4093b8:	bl	412988 <ferror@plt+0x10d98>
  4093bc:	b	409118 <ferror@plt+0x7528>
  4093c0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4093c4:	adrp	x0, 427000 <ferror@plt+0x25410>
  4093c8:	add	x0, x0, #0x2e0
  4093cc:	ldr	w1, [x1, #3196]
  4093d0:	bl	4128c8 <ferror@plt+0x10cd8>
  4093d4:	b	409340 <ferror@plt+0x7750>
  4093d8:	mov	w0, #0xa                   	// #10
  4093dc:	bl	412978 <ferror@plt+0x10d88>
  4093e0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4093e4:	ldr	w0, [x0, #2864]
  4093e8:	cbnz	w0, 4093f8 <ferror@plt+0x7808>
  4093ec:	ldr	w0, [x21, #3204]
  4093f0:	cbz	w0, 4093f8 <ferror@plt+0x7808>
  4093f4:	bl	406338 <ferror@plt+0x4748>
  4093f8:	ldr	w19, [x20, #3624]
  4093fc:	lsl	w19, w19, #3
  409400:	cmp	w19, #0x7
  409404:	b.le	409428 <ferror@plt+0x7838>
  409408:	mov	w21, w19
  40940c:	nop
  409410:	sub	w21, w21, #0x8
  409414:	mov	w0, #0x9                   	// #9
  409418:	bl	412978 <ferror@plt+0x10d88>
  40941c:	cmp	w21, #0x7
  409420:	b.gt	409410 <ferror@plt+0x7820>
  409424:	and	w19, w19, #0x7
  409428:	cmp	w19, #0x0
  40942c:	b.le	409440 <ferror@plt+0x7850>
  409430:	mov	w0, #0x20                  	// #32
  409434:	bl	412978 <ferror@plt+0x10d88>
  409438:	subs	w19, w19, #0x1
  40943c:	b.ne	409430 <ferror@plt+0x7840>  // b.any
  409440:	adrp	x21, 441000 <ferror@plt+0x3f410>
  409444:	add	x21, x21, #0x100
  409448:	mov	x0, x21
  40944c:	bl	412988 <ferror@plt+0x10d98>
  409450:	b	408fe8 <ferror@plt+0x73f8>
  409454:	lsl	w19, w19, #3
  409458:	cmp	w19, #0x7
  40945c:	b.le	409480 <ferror@plt+0x7890>
  409460:	mov	w23, w19
  409464:	nop
  409468:	sub	w23, w23, #0x8
  40946c:	mov	w0, #0x9                   	// #9
  409470:	bl	412978 <ferror@plt+0x10d88>
  409474:	cmp	w23, #0x7
  409478:	b.gt	409468 <ferror@plt+0x7878>
  40947c:	and	w19, w19, #0x7
  409480:	cmp	w19, #0x0
  409484:	b.le	409498 <ferror@plt+0x78a8>
  409488:	mov	w0, #0x20                  	// #32
  40948c:	bl	412978 <ferror@plt+0x10d88>
  409490:	subs	w19, w19, #0x1
  409494:	b.ne	409488 <ferror@plt+0x7898>  // b.any
  409498:	mov	x0, x22
  40949c:	bl	412988 <ferror@plt+0x10d98>
  4094a0:	ldr	w19, [x20, #3624]
  4094a4:	b	408f84 <ferror@plt+0x7394>
  4094a8:	ldr	w19, [x20, #3624]
  4094ac:	lsl	w19, w19, #3
  4094b0:	cmp	w19, #0x7
  4094b4:	b.le	4094d8 <ferror@plt+0x78e8>
  4094b8:	mov	w21, w19
  4094bc:	nop
  4094c0:	sub	w21, w21, #0x8
  4094c4:	mov	w0, #0x9                   	// #9
  4094c8:	bl	412978 <ferror@plt+0x10d88>
  4094cc:	cmp	w21, #0x7
  4094d0:	b.gt	4094c0 <ferror@plt+0x78d0>
  4094d4:	and	w19, w19, #0x7
  4094d8:	cmp	w19, #0x0
  4094dc:	b.le	4094f0 <ferror@plt+0x7900>
  4094e0:	mov	w0, #0x20                  	// #32
  4094e4:	bl	412978 <ferror@plt+0x10d88>
  4094e8:	subs	w19, w19, #0x1
  4094ec:	b.ne	4094e0 <ferror@plt+0x78f0>  // b.any
  4094f0:	adrp	x0, 426000 <ferror@plt+0x24410>
  4094f4:	add	x0, x0, #0x6c8
  4094f8:	bl	412988 <ferror@plt+0x10d98>
  4094fc:	ldr	w19, [x20, #3624]
  409500:	lsl	w19, w19, #3
  409504:	cmp	w19, #0x7
  409508:	mov	w20, w19
  40950c:	b.le	409528 <ferror@plt+0x7938>
  409510:	sub	w20, w20, #0x8
  409514:	mov	w0, #0x9                   	// #9
  409518:	bl	412978 <ferror@plt+0x10d88>
  40951c:	cmp	w20, #0x7
  409520:	b.gt	409510 <ferror@plt+0x7920>
  409524:	and	w19, w19, #0x7
  409528:	cmp	w19, #0x0
  40952c:	b.le	409540 <ferror@plt+0x7950>
  409530:	mov	w0, #0x20                  	// #32
  409534:	bl	412978 <ferror@plt+0x10d88>
  409538:	subs	w19, w19, #0x1
  40953c:	b.ne	409530 <ferror@plt+0x7940>  // b.any
  409540:	adrp	x0, 426000 <ferror@plt+0x24410>
  409544:	add	x0, x0, #0x6f0
  409548:	b	409178 <ferror@plt+0x7588>
  40954c:	nop
  409550:	stp	x29, x30, [sp, #-96]!
  409554:	mov	x29, sp
  409558:	stp	x21, x22, [sp, #32]
  40955c:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409560:	ldr	w0, [x21, #3204]
  409564:	stp	x19, x20, [sp, #16]
  409568:	cmp	w0, #0x0
  40956c:	str	x23, [sp, #48]
  409570:	b.le	409580 <ferror@plt+0x7990>
  409574:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  409578:	ldr	w0, [x0, #2864]
  40957c:	cbz	w0, 409794 <ferror@plt+0x7ba4>
  409580:	mov	w22, #0x0                   	// #0
  409584:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  409588:	adrp	x20, 466000 <ferror@plt+0x64410>
  40958c:	mov	w0, #0xa                   	// #10
  409590:	bl	412978 <ferror@plt+0x10d88>
  409594:	ldr	x0, [x23, #2608]
  409598:	cbz	x0, 409820 <ferror@plt+0x7c30>
  40959c:	ldr	w19, [x20, #3624]
  4095a0:	lsl	w19, w19, #3
  4095a4:	cmp	w19, #0x7
  4095a8:	b.le	4095c8 <ferror@plt+0x79d8>
  4095ac:	mov	w23, w19
  4095b0:	sub	w23, w23, #0x8
  4095b4:	mov	w0, #0x9                   	// #9
  4095b8:	bl	412978 <ferror@plt+0x10d88>
  4095bc:	cmp	w23, #0x7
  4095c0:	b.gt	4095b0 <ferror@plt+0x79c0>
  4095c4:	and	w19, w19, #0x7
  4095c8:	cmp	w19, #0x0
  4095cc:	b.le	4095e0 <ferror@plt+0x79f0>
  4095d0:	mov	w0, #0x20                  	// #32
  4095d4:	bl	412978 <ferror@plt+0x10d88>
  4095d8:	subs	w19, w19, #0x1
  4095dc:	b.ne	4095d0 <ferror@plt+0x79e0>  // b.any
  4095e0:	adrp	x0, 427000 <ferror@plt+0x25410>
  4095e4:	add	x0, x0, #0x40
  4095e8:	bl	412988 <ferror@plt+0x10d98>
  4095ec:	ldr	w19, [x20, #3624]
  4095f0:	lsl	w19, w19, #3
  4095f4:	cmp	w19, #0x7
  4095f8:	mov	w23, w19
  4095fc:	b.le	409618 <ferror@plt+0x7a28>
  409600:	sub	w23, w23, #0x8
  409604:	mov	w0, #0x9                   	// #9
  409608:	bl	412978 <ferror@plt+0x10d88>
  40960c:	cmp	w23, #0x7
  409610:	b.gt	409600 <ferror@plt+0x7a10>
  409614:	and	w19, w19, #0x7
  409618:	cmp	w19, #0x0
  40961c:	b.le	409630 <ferror@plt+0x7a40>
  409620:	mov	w0, #0x20                  	// #32
  409624:	bl	412978 <ferror@plt+0x10d88>
  409628:	subs	w19, w19, #0x1
  40962c:	b.ne	409620 <ferror@plt+0x7a30>  // b.any
  409630:	adrp	x0, 427000 <ferror@plt+0x25410>
  409634:	add	x0, x0, #0x358
  409638:	bl	412988 <ferror@plt+0x10d98>
  40963c:	cbz	w22, 409780 <ferror@plt+0x7b90>
  409640:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  409644:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  409648:	ldr	w0, [x0, #2740]
  40964c:	ldr	w1, [x1, #2532]
  409650:	orr	w0, w0, w1
  409654:	cbz	w0, 409780 <ferror@plt+0x7b90>
  409658:	mov	w0, #0xa                   	// #10
  40965c:	bl	412978 <ferror@plt+0x10d88>
  409660:	ldr	w19, [x20, #3624]
  409664:	lsl	w19, w19, #3
  409668:	cmp	w19, #0x7
  40966c:	b.le	409690 <ferror@plt+0x7aa0>
  409670:	mov	w22, w19
  409674:	nop
  409678:	sub	w22, w22, #0x8
  40967c:	mov	w0, #0x9                   	// #9
  409680:	bl	412978 <ferror@plt+0x10d88>
  409684:	cmp	w22, #0x7
  409688:	b.gt	409678 <ferror@plt+0x7a88>
  40968c:	and	w19, w19, #0x7
  409690:	cmp	w19, #0x0
  409694:	b.le	4096a8 <ferror@plt+0x7ab8>
  409698:	mov	w0, #0x20                  	// #32
  40969c:	bl	412978 <ferror@plt+0x10d88>
  4096a0:	subs	w19, w19, #0x1
  4096a4:	b.ne	409698 <ferror@plt+0x7aa8>  // b.any
  4096a8:	adrp	x0, 427000 <ferror@plt+0x25410>
  4096ac:	add	x0, x0, #0x4c8
  4096b0:	bl	412988 <ferror@plt+0x10d98>
  4096b4:	ldr	w19, [x20, #3624]
  4096b8:	add	w19, w19, #0x1
  4096bc:	str	w19, [x20, #3624]
  4096c0:	lsl	w19, w19, #3
  4096c4:	cmp	w19, #0x7
  4096c8:	mov	w22, w19
  4096cc:	b.le	4096e8 <ferror@plt+0x7af8>
  4096d0:	sub	w22, w22, #0x8
  4096d4:	mov	w0, #0x9                   	// #9
  4096d8:	bl	412978 <ferror@plt+0x10d88>
  4096dc:	cmp	w22, #0x7
  4096e0:	b.gt	4096d0 <ferror@plt+0x7ae0>
  4096e4:	and	w19, w19, #0x7
  4096e8:	cmp	w19, #0x0
  4096ec:	b.le	409700 <ferror@plt+0x7b10>
  4096f0:	mov	w0, #0x20                  	// #32
  4096f4:	bl	412978 <ferror@plt+0x10d88>
  4096f8:	subs	w19, w19, #0x1
  4096fc:	b.ne	4096f0 <ferror@plt+0x7b00>  // b.any
  409700:	adrp	x0, 437000 <ferror@plt+0x35410>
  409704:	add	x0, x0, #0x998
  409708:	bl	412988 <ferror@plt+0x10d98>
  40970c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  409710:	ldr	w0, [x0, #2864]
  409714:	cbnz	w0, 409724 <ferror@plt+0x7b34>
  409718:	ldr	w0, [x21, #3204]
  40971c:	cbz	w0, 409724 <ferror@plt+0x7b34>
  409720:	bl	406338 <ferror@plt+0x4748>
  409724:	ldr	w19, [x20, #3624]
  409728:	lsl	w19, w19, #3
  40972c:	cmp	w19, #0x7
  409730:	b.le	409750 <ferror@plt+0x7b60>
  409734:	mov	w21, w19
  409738:	sub	w21, w21, #0x8
  40973c:	mov	w0, #0x9                   	// #9
  409740:	bl	412978 <ferror@plt+0x10d88>
  409744:	cmp	w21, #0x7
  409748:	b.gt	409738 <ferror@plt+0x7b48>
  40974c:	and	w19, w19, #0x7
  409750:	cmp	w19, #0x0
  409754:	b.le	409768 <ferror@plt+0x7b78>
  409758:	mov	w0, #0x20                  	// #32
  40975c:	bl	412978 <ferror@plt+0x10d88>
  409760:	subs	w19, w19, #0x1
  409764:	b.ne	409758 <ferror@plt+0x7b68>  // b.any
  409768:	adrp	x0, 441000 <ferror@plt+0x3f410>
  40976c:	add	x0, x0, #0x100
  409770:	bl	412988 <ferror@plt+0x10d98>
  409774:	ldr	w0, [x20, #3624]
  409778:	sub	w0, w0, #0x1
  40977c:	str	w0, [x20, #3624]
  409780:	ldp	x19, x20, [sp, #16]
  409784:	ldp	x21, x22, [sp, #32]
  409788:	ldr	x23, [sp, #48]
  40978c:	ldp	x29, x30, [sp], #96
  409790:	ret
  409794:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  409798:	ldr	x0, [x23, #2608]
  40979c:	cbz	x0, 4097b8 <ferror@plt+0x7bc8>
  4097a0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4097a4:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4097a8:	ldr	w0, [x0, #2740]
  4097ac:	ldr	w1, [x1, #2532]
  4097b0:	orr	w0, w0, w1
  4097b4:	cbz	w0, 409b1c <ferror@plt+0x7f2c>
  4097b8:	adrp	x20, 466000 <ferror@plt+0x64410>
  4097bc:	ldr	w19, [x20, #3624]
  4097c0:	lsl	w19, w19, #3
  4097c4:	cmp	w19, #0x7
  4097c8:	b.le	4097e8 <ferror@plt+0x7bf8>
  4097cc:	mov	w22, w19
  4097d0:	sub	w22, w22, #0x8
  4097d4:	mov	w0, #0x9                   	// #9
  4097d8:	bl	412978 <ferror@plt+0x10d88>
  4097dc:	cmp	w22, #0x7
  4097e0:	b.gt	4097d0 <ferror@plt+0x7be0>
  4097e4:	and	w19, w19, #0x7
  4097e8:	cmp	w19, #0x0
  4097ec:	b.le	409800 <ferror@plt+0x7c10>
  4097f0:	mov	w0, #0x20                  	// #32
  4097f4:	bl	412978 <ferror@plt+0x10d88>
  4097f8:	subs	w19, w19, #0x1
  4097fc:	b.ne	4097f0 <ferror@plt+0x7c00>  // b.any
  409800:	adrp	x0, 427000 <ferror@plt+0x25410>
  409804:	add	x0, x0, #0x338
  409808:	bl	412988 <ferror@plt+0x10d98>
  40980c:	mov	w22, #0x1                   	// #1
  409810:	mov	w0, #0xa                   	// #10
  409814:	bl	412978 <ferror@plt+0x10d88>
  409818:	ldr	x0, [x23, #2608]
  40981c:	cbnz	x0, 40959c <ferror@plt+0x79ac>
  409820:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  409824:	ldr	w0, [x0, #2532]
  409828:	cbnz	w0, 409b28 <ferror@plt+0x7f38>
  40982c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  409830:	ldr	w0, [x0, #2740]
  409834:	cbz	w0, 4099d8 <ferror@plt+0x7de8>
  409838:	ldr	w19, [x20, #3624]
  40983c:	lsl	w19, w19, #3
  409840:	cmp	w19, #0x7
  409844:	b.le	409868 <ferror@plt+0x7c78>
  409848:	mov	w23, w19
  40984c:	nop
  409850:	sub	w23, w23, #0x8
  409854:	mov	w0, #0x9                   	// #9
  409858:	bl	412978 <ferror@plt+0x10d88>
  40985c:	cmp	w23, #0x7
  409860:	b.gt	409850 <ferror@plt+0x7c60>
  409864:	and	w19, w19, #0x7
  409868:	cmp	w19, #0x0
  40986c:	b.le	409880 <ferror@plt+0x7c90>
  409870:	mov	w0, #0x20                  	// #32
  409874:	bl	412978 <ferror@plt+0x10d88>
  409878:	subs	w19, w19, #0x1
  40987c:	b.ne	409870 <ferror@plt+0x7c80>  // b.any
  409880:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409884:	adrp	x0, 427000 <ferror@plt+0x25410>
  409888:	add	x0, x0, #0x420
  40988c:	ldr	w1, [x1, #3136]
  409890:	bl	4128c8 <ferror@plt+0x10cd8>
  409894:	ldr	w19, [x20, #3624]
  409898:	lsl	w19, w19, #3
  40989c:	cmp	w19, #0x7
  4098a0:	mov	w23, w19
  4098a4:	b.le	4098c0 <ferror@plt+0x7cd0>
  4098a8:	sub	w23, w23, #0x8
  4098ac:	mov	w0, #0x9                   	// #9
  4098b0:	bl	412978 <ferror@plt+0x10d88>
  4098b4:	cmp	w23, #0x7
  4098b8:	b.gt	4098a8 <ferror@plt+0x7cb8>
  4098bc:	and	w19, w19, #0x7
  4098c0:	cmp	w19, #0x0
  4098c4:	b.le	4098d8 <ferror@plt+0x7ce8>
  4098c8:	mov	w0, #0x20                  	// #32
  4098cc:	bl	412978 <ferror@plt+0x10d88>
  4098d0:	subs	w19, w19, #0x1
  4098d4:	b.ne	4098c8 <ferror@plt+0x7cd8>  // b.any
  4098d8:	adrp	x0, 427000 <ferror@plt+0x25410>
  4098dc:	add	x0, x0, #0x1e8
  4098e0:	bl	412988 <ferror@plt+0x10d98>
  4098e4:	ldr	w19, [x20, #3624]
  4098e8:	lsl	w19, w19, #3
  4098ec:	cmp	w19, #0x7
  4098f0:	mov	w23, w19
  4098f4:	b.le	409910 <ferror@plt+0x7d20>
  4098f8:	sub	w23, w23, #0x8
  4098fc:	mov	w0, #0x9                   	// #9
  409900:	bl	412978 <ferror@plt+0x10d88>
  409904:	cmp	w23, #0x7
  409908:	b.gt	4098f8 <ferror@plt+0x7d08>
  40990c:	and	w19, w19, #0x7
  409910:	cmp	w19, #0x0
  409914:	b.le	409928 <ferror@plt+0x7d38>
  409918:	mov	w0, #0x20                  	// #32
  40991c:	bl	412978 <ferror@plt+0x10d88>
  409920:	subs	w19, w19, #0x1
  409924:	b.ne	409918 <ferror@plt+0x7d28>  // b.any
  409928:	adrp	x0, 427000 <ferror@plt+0x25410>
  40992c:	add	x0, x0, #0x430
  409930:	bl	412988 <ferror@plt+0x10d98>
  409934:	ldr	w19, [x20, #3624]
  409938:	lsl	w19, w19, #3
  40993c:	cmp	w19, #0x7
  409940:	mov	w23, w19
  409944:	b.le	409960 <ferror@plt+0x7d70>
  409948:	sub	w23, w23, #0x8
  40994c:	mov	w0, #0x9                   	// #9
  409950:	bl	412978 <ferror@plt+0x10d88>
  409954:	cmp	w23, #0x7
  409958:	b.gt	409948 <ferror@plt+0x7d58>
  40995c:	and	w19, w19, #0x7
  409960:	cmp	w19, #0x0
  409964:	b.le	409978 <ferror@plt+0x7d88>
  409968:	mov	w0, #0x20                  	// #32
  40996c:	bl	412978 <ferror@plt+0x10d88>
  409970:	subs	w19, w19, #0x1
  409974:	b.ne	409968 <ferror@plt+0x7d78>  // b.any
  409978:	adrp	x0, 427000 <ferror@plt+0x25410>
  40997c:	add	x0, x0, #0x2a8
  409980:	bl	412988 <ferror@plt+0x10d98>
  409984:	ldr	w19, [x20, #3624]
  409988:	lsl	w19, w19, #3
  40998c:	cmp	w19, #0x7
  409990:	mov	w23, w19
  409994:	b.le	4099b0 <ferror@plt+0x7dc0>
  409998:	sub	w23, w23, #0x8
  40999c:	mov	w0, #0x9                   	// #9
  4099a0:	bl	412978 <ferror@plt+0x10d88>
  4099a4:	cmp	w23, #0x7
  4099a8:	b.gt	409998 <ferror@plt+0x7da8>
  4099ac:	and	w19, w19, #0x7
  4099b0:	cmp	w19, #0x0
  4099b4:	b.le	4099c8 <ferror@plt+0x7dd8>
  4099b8:	mov	w0, #0x20                  	// #32
  4099bc:	bl	412978 <ferror@plt+0x10d88>
  4099c0:	subs	w19, w19, #0x1
  4099c4:	b.ne	4099b8 <ferror@plt+0x7dc8>  // b.any
  4099c8:	adrp	x0, 427000 <ferror@plt+0x25410>
  4099cc:	add	x0, x0, #0x468
  4099d0:	bl	412988 <ferror@plt+0x10d98>
  4099d4:	b	40963c <ferror@plt+0x7a4c>
  4099d8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4099dc:	adrp	x2, 427000 <ferror@plt+0x25410>
  4099e0:	add	x2, x2, #0x498
  4099e4:	mov	x1, #0x14                  	// #20
  4099e8:	ldr	w3, [x0, #3136]
  4099ec:	add	x0, sp, #0x48
  4099f0:	bl	401860 <snprintf@plt>
  4099f4:	add	x0, sp, #0x48
  4099f8:	bl	408308 <ferror@plt+0x6718>
  4099fc:	ldr	w19, [x20, #3624]
  409a00:	lsl	w19, w19, #3
  409a04:	cmp	w19, #0x7
  409a08:	b.le	409a28 <ferror@plt+0x7e38>
  409a0c:	mov	w23, w19
  409a10:	sub	w23, w23, #0x8
  409a14:	mov	w0, #0x9                   	// #9
  409a18:	bl	412978 <ferror@plt+0x10d88>
  409a1c:	cmp	w23, #0x7
  409a20:	b.gt	409a10 <ferror@plt+0x7e20>
  409a24:	and	w19, w19, #0x7
  409a28:	cmp	w19, #0x0
  409a2c:	b.le	409a40 <ferror@plt+0x7e50>
  409a30:	mov	w0, #0x20                  	// #32
  409a34:	bl	412978 <ferror@plt+0x10d88>
  409a38:	subs	w19, w19, #0x1
  409a3c:	b.ne	409a30 <ferror@plt+0x7e40>  // b.any
  409a40:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  409a44:	adrp	x0, 427000 <ferror@plt+0x25410>
  409a48:	add	x0, x0, #0x4a0
  409a4c:	ldr	w1, [x1, #2564]
  409a50:	bl	4128c8 <ferror@plt+0x10cd8>
  409a54:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  409a58:	ldr	w0, [x0, #2864]
  409a5c:	cbz	w0, 40963c <ferror@plt+0x7a4c>
  409a60:	ldr	w19, [x20, #3624]
  409a64:	lsl	w19, w19, #3
  409a68:	cmp	w19, #0x7
  409a6c:	b.le	409a90 <ferror@plt+0x7ea0>
  409a70:	mov	w23, w19
  409a74:	nop
  409a78:	sub	w23, w23, #0x8
  409a7c:	mov	w0, #0x9                   	// #9
  409a80:	bl	412978 <ferror@plt+0x10d88>
  409a84:	cmp	w23, #0x7
  409a88:	b.gt	409a78 <ferror@plt+0x7e88>
  409a8c:	and	w19, w19, #0x7
  409a90:	cmp	w19, #0x0
  409a94:	b.le	409aa8 <ferror@plt+0x7eb8>
  409a98:	mov	w0, #0x20                  	// #32
  409a9c:	bl	412978 <ferror@plt+0x10d88>
  409aa0:	subs	w19, w19, #0x1
  409aa4:	b.ne	409a98 <ferror@plt+0x7ea8>  // b.any
  409aa8:	adrp	x0, 427000 <ferror@plt+0x25410>
  409aac:	add	x0, x0, #0x4c8
  409ab0:	bl	412988 <ferror@plt+0x10d98>
  409ab4:	ldr	w19, [x20, #3624]
  409ab8:	add	w19, w19, #0x1
  409abc:	str	w19, [x20, #3624]
  409ac0:	lsl	w19, w19, #3
  409ac4:	cmp	w19, #0x7
  409ac8:	mov	w23, w19
  409acc:	b.le	409ae8 <ferror@plt+0x7ef8>
  409ad0:	sub	w23, w23, #0x8
  409ad4:	mov	w0, #0x9                   	// #9
  409ad8:	bl	412978 <ferror@plt+0x10d88>
  409adc:	cmp	w23, #0x7
  409ae0:	b.gt	409ad0 <ferror@plt+0x7ee0>
  409ae4:	and	w19, w19, #0x7
  409ae8:	cmp	w19, #0x0
  409aec:	b.le	409b00 <ferror@plt+0x7f10>
  409af0:	mov	w0, #0x20                  	// #32
  409af4:	bl	412978 <ferror@plt+0x10d88>
  409af8:	subs	w19, w19, #0x1
  409afc:	b.ne	409af0 <ferror@plt+0x7f00>  // b.any
  409b00:	adrp	x0, 427000 <ferror@plt+0x25410>
  409b04:	add	x0, x0, #0x78
  409b08:	bl	412988 <ferror@plt+0x10d98>
  409b0c:	ldr	w0, [x20, #3624]
  409b10:	sub	w0, w0, #0x1
  409b14:	str	w0, [x20, #3624]
  409b18:	b	40963c <ferror@plt+0x7a4c>
  409b1c:	mov	w22, #0x1                   	// #1
  409b20:	adrp	x20, 466000 <ferror@plt+0x64410>
  409b24:	b	40958c <ferror@plt+0x799c>
  409b28:	ldr	w19, [x20, #3624]
  409b2c:	lsl	w19, w19, #3
  409b30:	cmp	w19, #0x7
  409b34:	b.le	409b58 <ferror@plt+0x7f68>
  409b38:	mov	w23, w19
  409b3c:	nop
  409b40:	sub	w23, w23, #0x8
  409b44:	mov	w0, #0x9                   	// #9
  409b48:	bl	412978 <ferror@plt+0x10d88>
  409b4c:	cmp	w23, #0x7
  409b50:	b.gt	409b40 <ferror@plt+0x7f50>
  409b54:	and	w19, w19, #0x7
  409b58:	cmp	w19, #0x0
  409b5c:	b.le	409b70 <ferror@plt+0x7f80>
  409b60:	mov	w0, #0x20                  	// #32
  409b64:	bl	412978 <ferror@plt+0x10d88>
  409b68:	subs	w19, w19, #0x1
  409b6c:	b.ne	409b60 <ferror@plt+0x7f70>  // b.any
  409b70:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  409b74:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409b78:	ldrb	w0, [x0, #2544]
  409b7c:	ldr	w1, [x1, #3136]
  409b80:	cbz	w0, 409be8 <ferror@plt+0x7ff8>
  409b84:	adrp	x0, 427000 <ferror@plt+0x25410>
  409b88:	add	x0, x0, #0x380
  409b8c:	bl	4128c8 <ferror@plt+0x10cd8>
  409b90:	ldr	w19, [x20, #3624]
  409b94:	lsl	w19, w19, #3
  409b98:	cmp	w19, #0x7
  409b9c:	b.le	409bc0 <ferror@plt+0x7fd0>
  409ba0:	mov	w23, w19
  409ba4:	nop
  409ba8:	sub	w23, w23, #0x8
  409bac:	mov	w0, #0x9                   	// #9
  409bb0:	bl	412978 <ferror@plt+0x10d88>
  409bb4:	cmp	w23, #0x7
  409bb8:	b.gt	409ba8 <ferror@plt+0x7fb8>
  409bbc:	and	w19, w19, #0x7
  409bc0:	cmp	w19, #0x0
  409bc4:	b.le	409bd8 <ferror@plt+0x7fe8>
  409bc8:	mov	w0, #0x20                  	// #32
  409bcc:	bl	412978 <ferror@plt+0x10d88>
  409bd0:	subs	w19, w19, #0x1
  409bd4:	b.ne	409bc8 <ferror@plt+0x7fd8>  // b.any
  409bd8:	adrp	x0, 427000 <ferror@plt+0x25410>
  409bdc:	add	x0, x0, #0x3f8
  409be0:	bl	412988 <ferror@plt+0x10d98>
  409be4:	b	40963c <ferror@plt+0x7a4c>
  409be8:	adrp	x0, 427000 <ferror@plt+0x25410>
  409bec:	add	x0, x0, #0x3b8
  409bf0:	bl	4128c8 <ferror@plt+0x10cd8>
  409bf4:	b	409b90 <ferror@plt+0x7fa0>
  409bf8:	stp	x29, x30, [sp, #-48]!
  409bfc:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  409c00:	mov	x29, sp
  409c04:	str	x21, [sp, #32]
  409c08:	adrp	x21, 466000 <ferror@plt+0x64410>
  409c0c:	ldr	w0, [x0, #2740]
  409c10:	stp	x19, x20, [sp, #16]
  409c14:	ldr	w19, [x21, #3624]
  409c18:	lsl	w19, w19, #3
  409c1c:	cbz	w0, 409cd0 <ferror@plt+0x80e0>
  409c20:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409c24:	cmp	w19, #0x7
  409c28:	ldr	w0, [x0, #3160]
  409c2c:	cbz	w0, 409c80 <ferror@plt+0x8090>
  409c30:	b.le	409c50 <ferror@plt+0x8060>
  409c34:	mov	w20, w19
  409c38:	sub	w20, w20, #0x8
  409c3c:	mov	w0, #0x9                   	// #9
  409c40:	bl	412978 <ferror@plt+0x10d88>
  409c44:	cmp	w20, #0x7
  409c48:	b.gt	409c38 <ferror@plt+0x8048>
  409c4c:	and	w19, w19, #0x7
  409c50:	cmp	w19, #0x0
  409c54:	b.le	409c68 <ferror@plt+0x8078>
  409c58:	mov	w0, #0x20                  	// #32
  409c5c:	bl	412978 <ferror@plt+0x10d88>
  409c60:	subs	w19, w19, #0x1
  409c64:	b.ne	409c58 <ferror@plt+0x8068>  // b.any
  409c68:	ldp	x19, x20, [sp, #16]
  409c6c:	adrp	x0, 427000 <ferror@plt+0x25410>
  409c70:	ldr	x21, [sp, #32]
  409c74:	add	x0, x0, #0x4e0
  409c78:	ldp	x29, x30, [sp], #48
  409c7c:	b	412988 <ferror@plt+0x10d98>
  409c80:	b.le	409ca0 <ferror@plt+0x80b0>
  409c84:	mov	w20, w19
  409c88:	sub	w20, w20, #0x8
  409c8c:	mov	w0, #0x9                   	// #9
  409c90:	bl	412978 <ferror@plt+0x10d88>
  409c94:	cmp	w20, #0x7
  409c98:	b.gt	409c88 <ferror@plt+0x8098>
  409c9c:	and	w19, w19, #0x7
  409ca0:	cmp	w19, #0x0
  409ca4:	b.le	409cb8 <ferror@plt+0x80c8>
  409ca8:	mov	w0, #0x20                  	// #32
  409cac:	bl	412978 <ferror@plt+0x10d88>
  409cb0:	subs	w19, w19, #0x1
  409cb4:	b.ne	409ca8 <ferror@plt+0x80b8>  // b.any
  409cb8:	ldp	x19, x20, [sp, #16]
  409cbc:	adrp	x0, 427000 <ferror@plt+0x25410>
  409cc0:	ldr	x21, [sp, #32]
  409cc4:	add	x0, x0, #0x528
  409cc8:	ldp	x29, x30, [sp], #48
  409ccc:	b	412988 <ferror@plt+0x10d98>
  409cd0:	cmp	w19, #0x7
  409cd4:	b.le	409cf8 <ferror@plt+0x8108>
  409cd8:	mov	w20, w19
  409cdc:	nop
  409ce0:	sub	w20, w20, #0x8
  409ce4:	mov	w0, #0x9                   	// #9
  409ce8:	bl	412978 <ferror@plt+0x10d88>
  409cec:	cmp	w20, #0x7
  409cf0:	b.gt	409ce0 <ferror@plt+0x80f0>
  409cf4:	and	w19, w19, #0x7
  409cf8:	cmp	w19, #0x0
  409cfc:	b.le	409d10 <ferror@plt+0x8120>
  409d00:	mov	w0, #0x20                  	// #32
  409d04:	bl	412978 <ferror@plt+0x10d88>
  409d08:	subs	w19, w19, #0x1
  409d0c:	b.ne	409d00 <ferror@plt+0x8110>  // b.any
  409d10:	adrp	x0, 427000 <ferror@plt+0x25410>
  409d14:	add	x0, x0, #0x560
  409d18:	bl	412988 <ferror@plt+0x10d98>
  409d1c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409d20:	ldr	w0, [x0, #3160]
  409d24:	cbnz	w0, 409d44 <ferror@plt+0x8154>
  409d28:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  409d2c:	ldr	w0, [x0, #2864]
  409d30:	cbnz	w0, 409da0 <ferror@plt+0x81b0>
  409d34:	ldp	x19, x20, [sp, #16]
  409d38:	ldr	x21, [sp, #32]
  409d3c:	ldp	x29, x30, [sp], #48
  409d40:	ret
  409d44:	ldr	w19, [x21, #3624]
  409d48:	lsl	w19, w19, #3
  409d4c:	cmp	w19, #0x7
  409d50:	b.le	409d70 <ferror@plt+0x8180>
  409d54:	mov	w20, w19
  409d58:	sub	w20, w20, #0x8
  409d5c:	mov	w0, #0x9                   	// #9
  409d60:	bl	412978 <ferror@plt+0x10d88>
  409d64:	cmp	w20, #0x7
  409d68:	b.gt	409d58 <ferror@plt+0x8168>
  409d6c:	and	w19, w19, #0x7
  409d70:	cmp	w19, #0x0
  409d74:	b.le	409d88 <ferror@plt+0x8198>
  409d78:	mov	w0, #0x20                  	// #32
  409d7c:	bl	412978 <ferror@plt+0x10d88>
  409d80:	subs	w19, w19, #0x1
  409d84:	b.ne	409d78 <ferror@plt+0x8188>  // b.any
  409d88:	adrp	x0, 427000 <ferror@plt+0x25410>
  409d8c:	add	x0, x0, #0x588
  409d90:	bl	412988 <ferror@plt+0x10d98>
  409d94:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  409d98:	ldr	w0, [x0, #2864]
  409d9c:	cbz	w0, 409d34 <ferror@plt+0x8144>
  409da0:	adrp	x0, 426000 <ferror@plt+0x24410>
  409da4:	add	x0, x0, #0x7a0
  409da8:	bl	412988 <ferror@plt+0x10d98>
  409dac:	ldr	w19, [x21, #3624]
  409db0:	lsl	w19, w19, #3
  409db4:	cmp	w19, #0x7
  409db8:	b.le	409dd8 <ferror@plt+0x81e8>
  409dbc:	mov	w20, w19
  409dc0:	sub	w20, w20, #0x8
  409dc4:	mov	w0, #0x9                   	// #9
  409dc8:	bl	412978 <ferror@plt+0x10d88>
  409dcc:	cmp	w20, #0x7
  409dd0:	b.gt	409dc0 <ferror@plt+0x81d0>
  409dd4:	and	w19, w19, #0x7
  409dd8:	cmp	w19, #0x0
  409ddc:	b.le	409df0 <ferror@plt+0x8200>
  409de0:	mov	w0, #0x20                  	// #32
  409de4:	bl	412978 <ferror@plt+0x10d88>
  409de8:	subs	w19, w19, #0x1
  409dec:	b.ne	409de0 <ferror@plt+0x81f0>  // b.any
  409df0:	adrp	x0, 427000 <ferror@plt+0x25410>
  409df4:	add	x0, x0, #0x5b0
  409df8:	bl	412988 <ferror@plt+0x10d98>
  409dfc:	ldr	w19, [x21, #3624]
  409e00:	lsl	w19, w19, #3
  409e04:	cmp	w19, #0x7
  409e08:	mov	w20, w19
  409e0c:	b.le	409e28 <ferror@plt+0x8238>
  409e10:	sub	w20, w20, #0x8
  409e14:	mov	w0, #0x9                   	// #9
  409e18:	bl	412978 <ferror@plt+0x10d88>
  409e1c:	cmp	w20, #0x7
  409e20:	b.gt	409e10 <ferror@plt+0x8220>
  409e24:	and	w19, w19, #0x7
  409e28:	cmp	w19, #0x0
  409e2c:	b.le	409e40 <ferror@plt+0x8250>
  409e30:	mov	w0, #0x20                  	// #32
  409e34:	bl	412978 <ferror@plt+0x10d88>
  409e38:	subs	w19, w19, #0x1
  409e3c:	b.ne	409e30 <ferror@plt+0x8240>  // b.any
  409e40:	adrp	x0, 427000 <ferror@plt+0x25410>
  409e44:	add	x0, x0, #0x78
  409e48:	bl	412988 <ferror@plt+0x10d98>
  409e4c:	ldp	x19, x20, [sp, #16]
  409e50:	adrp	x0, 435000 <ferror@plt+0x33410>
  409e54:	ldr	x21, [sp, #32]
  409e58:	add	x0, x0, #0x788
  409e5c:	ldp	x29, x30, [sp], #48
  409e60:	b	412988 <ferror@plt+0x10d98>
  409e64:	nop
  409e68:	stp	x29, x30, [sp, #-224]!
  409e6c:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  409e70:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  409e74:	mov	x29, sp
  409e78:	ldr	w0, [x0, #2752]
  409e7c:	mov	x1, #0x4                   	// #4
  409e80:	stp	x19, x20, [sp, #16]
  409e84:	ldr	w19, [x2, #680]
  409e88:	stp	x21, x22, [sp, #32]
  409e8c:	add	w19, w19, #0x1
  409e90:	stp	x23, x24, [sp, #48]
  409e94:	stp	x25, x26, [sp, #64]
  409e98:	stp	x27, x28, [sp, #80]
  409e9c:	bl	411d48 <ferror@plt+0x10158>
  409ea0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409ea4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  409ea8:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409eac:	str	x0, [sp, #96]
  409eb0:	ldr	w2, [x2, #2864]
  409eb4:	ldr	w0, [x1, #3204]
  409eb8:	str	wzr, [x3, #3176]
  409ebc:	add	w0, w0, #0x1
  409ec0:	str	w0, [x1, #3204]
  409ec4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409ec8:	cbz	w2, 40a1c4 <ferror@plt+0x85d4>
  409ecc:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409ed0:	ldrsw	x3, [x0, #2744]
  409ed4:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409ed8:	stp	wzr, w19, [sp, #216]
  409edc:	ldr	x1, [x1, #2776]
  409ee0:	mov	w4, #0x1                   	// #1
  409ee4:	ldr	x2, [x2, #3432]
  409ee8:	adrp	x5, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409eec:	str	w4, [x1, x3, lsl #2]
  409ef0:	adrp	x6, 468000 <stdin@@GLIBC_2.17+0x1300>
  409ef4:	add	x4, sp, #0xd8
  409ef8:	str	x5, [sp, #112]
  409efc:	ldrsw	x3, [x0, #2744]
  409f00:	ldr	w1, [x5, #2740]
  409f04:	ldrb	w0, [x6, #2544]
  409f08:	str	x6, [sp, #128]
  409f0c:	str	x4, [x2, x3, lsl #3]
  409f10:	cmp	w0, #0x0
  409f14:	cbz	w1, 40a5ac <ferror@plt+0x89bc>
  409f18:	adrp	x1, 426000 <ferror@plt+0x24410>
  409f1c:	adrp	x0, 426000 <ferror@plt+0x24410>
  409f20:	add	x1, x1, #0xdb8
  409f24:	add	x0, x0, #0xd58
  409f28:	csel	x0, x0, x1, ne  // ne = any
  409f2c:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409f30:	mov	w28, #0x1                   	// #1
  409f34:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  409f38:	adrp	x1, 427000 <ferror@plt+0x25410>
  409f3c:	ldr	w2, [x20, #3180]
  409f40:	add	x1, x1, #0x5e0
  409f44:	str	x21, [sp, #144]
  409f48:	cmp	w2, #0x0
  409f4c:	csel	w2, w2, w28, gt
  409f50:	add	w2, w2, w28
  409f54:	bl	412958 <ferror@plt+0x10d68>
  409f58:	ldr	x0, [sp, #112]
  409f5c:	adrp	x1, 425000 <ferror@plt+0x23410>
  409f60:	adrp	x2, 425000 <ferror@plt+0x23410>
  409f64:	add	x1, x1, #0xfd0
  409f68:	add	x2, x2, #0xfc0
  409f6c:	ldr	w0, [x0, #2740]
  409f70:	cmp	w0, #0x0
  409f74:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  409f78:	csel	x2, x2, x1, ne  // ne = any
  409f7c:	add	x0, x0, #0x170
  409f80:	adrp	x1, 427000 <ferror@plt+0x25410>
  409f84:	add	x1, x1, #0x5f0
  409f88:	str	x0, [sp, #136]
  409f8c:	bl	401ed0 <ferror@plt+0x2e0>
  409f90:	mov	x1, #0x18                  	// #24
  409f94:	mov	x0, #0x1                   	// #1
  409f98:	bl	401920 <calloc@plt>
  409f9c:	mov	x19, x0
  409fa0:	mov	w1, #0xc                   	// #12
  409fa4:	str	x0, [sp, #200]
  409fa8:	bl	419728 <ferror@plt+0x17b38>
  409fac:	ldr	w0, [x20, #3180]
  409fb0:	mov	x1, #0x4                   	// #4
  409fb4:	cmp	w0, #0x0
  409fb8:	csel	w0, w0, w28, gt
  409fbc:	add	w0, w0, w28
  409fc0:	str	w0, [x19, #8]
  409fc4:	sxtw	x0, w0
  409fc8:	bl	401920 <calloc@plt>
  409fcc:	ldr	w1, [x21, #2596]
  409fd0:	mov	x2, x21
  409fd4:	str	x0, [x19, #16]
  409fd8:	str	x0, [sp, #176]
  409fdc:	cmp	w1, #0x0
  409fe0:	b.le	40b068 <ferror@plt+0x9478>
  409fe4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  409fe8:	add	x0, x0, #0xad8
  409fec:	mov	w26, w28
  409ff0:	add	x24, x2, #0xa24
  409ff4:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  409ff8:	mov	x28, #0x4                   	// #4
  409ffc:	add	x21, x1, #0x2d8
  40a000:	str	w26, [sp, #104]
  40a004:	stp	x0, x24, [sp, #152]
  40a008:	adrp	x0, 427000 <ferror@plt+0x25410>
  40a00c:	add	x0, x0, #0x640
  40a010:	str	x0, [sp, #120]
  40a014:	b	40a030 <ferror@plt+0x8440>
  40a018:	ldr	x0, [sp, #160]
  40a01c:	add	w26, w26, #0x1
  40a020:	add	x28, x28, #0x4
  40a024:	ldr	w0, [x0]
  40a028:	cmp	w0, w26
  40a02c:	b.lt	40a174 <ferror@plt+0x8584>  // b.tstop
  40a030:	ldr	x0, [sp, #152]
  40a034:	ldr	x1, [sp, #96]
  40a038:	ldr	x0, [x0]
  40a03c:	ldr	w2, [sp, #104]
  40a040:	str	w2, [x1, x28]
  40a044:	ldr	w20, [x0, x28]
  40a048:	cbz	w20, 40a018 <ferror@plt+0x8428>
  40a04c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a050:	ldr	w1, [x21]
  40a054:	ldr	x2, [x0, #3432]
  40a058:	lsl	x0, x28, #1
  40a05c:	ldr	x22, [x2, x0]
  40a060:	cbnz	w1, 40ab80 <ferror@plt+0x8f90>
  40a064:	cmp	w20, #0x0
  40a068:	b.le	40a018 <ferror@plt+0x8428>
  40a06c:	cmp	w20, #0x1
  40a070:	b.le	40a5f4 <ferror@plt+0x8a04>
  40a074:	ldr	x0, [sp, #176]
  40a078:	sub	w24, w20, #0x2
  40a07c:	ldr	w1, [sp, #104]
  40a080:	sub	x25, x22, #0x4
  40a084:	adrp	x19, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40a088:	add	x24, x24, #0x3
  40a08c:	add	x19, x19, #0x9b4
  40a090:	str	x22, [sp, #184]
  40a094:	add	x23, x0, w1, sxtw #2
  40a098:	adrp	x0, 427000 <ferror@plt+0x25410>
  40a09c:	add	x0, x0, #0x648
  40a0a0:	sub	x2, x23, #0x8
  40a0a4:	mov	x23, #0x2                   	// #2
  40a0a8:	str	x0, [sp, #168]
  40a0ac:	sub	w0, w1, #0x1
  40a0b0:	mov	x22, x23
  40a0b4:	mov	w23, w0
  40a0b8:	stp	w20, w26, [sp, #192]
  40a0bc:	mov	x20, x2
  40a0c0:	b	40a0d4 <ferror@plt+0x84e4>
  40a0c4:	mov	w3, w22
  40a0c8:	add	x22, x22, #0x1
  40a0cc:	cmp	x24, x22
  40a0d0:	b.eq	40a13c <ferror@plt+0x854c>  // b.none
  40a0d4:	ldr	w1, [x19]
  40a0d8:	add	w27, w23, w22
  40a0dc:	ldr	w26, [x25, x22, lsl #2]
  40a0e0:	tst	x26, #0x4000
  40a0e4:	cbz	w1, 40a0f0 <ferror@plt+0x8500>
  40a0e8:	ccmp	w26, #0x0, #0x4, eq  // eq = none
  40a0ec:	b.gt	40a5c4 <ferror@plt+0x89d4>
  40a0f0:	mov	w0, w26
  40a0f4:	bl	412610 <ferror@plt+0x10a20>
  40a0f8:	ldr	w1, [x21]
  40a0fc:	str	w26, [x20, x22, lsl #2]
  40a100:	cbz	w1, 40a0c4 <ferror@plt+0x84d4>
  40a104:	adrp	x26, 466000 <ferror@plt+0x64410>
  40a108:	ldr	w2, [x25, x22, lsl #2]
  40a10c:	ldr	x1, [sp, #120]
  40a110:	ldr	x0, [x26, #3312]
  40a114:	bl	401bc0 <fprintf@plt>
  40a118:	ldr	x3, [x26, #3312]
  40a11c:	mov	x2, #0x2                   	// #2
  40a120:	ldr	x0, [sp, #168]
  40a124:	mov	x1, #0x1                   	// #1
  40a128:	bl	401a80 <fwrite@plt>
  40a12c:	mov	w3, w22
  40a130:	add	x22, x22, #0x1
  40a134:	cmp	x24, x22
  40a138:	b.ne	40a0d4 <ferror@plt+0x84e4>  // b.any
  40a13c:	ldp	w20, w26, [sp, #192]
  40a140:	ldr	x22, [sp, #184]
  40a144:	cmp	w20, w3
  40a148:	b.ge	40a604 <ferror@plt+0x8a14>  // b.tcont
  40a14c:	nop
  40a150:	ldr	w0, [sp, #104]
  40a154:	add	w26, w26, #0x1
  40a158:	add	x28, x28, #0x4
  40a15c:	add	w0, w0, w20
  40a160:	str	w0, [sp, #104]
  40a164:	ldr	x0, [sp, #160]
  40a168:	ldr	w0, [x0]
  40a16c:	cmp	w0, w26
  40a170:	b.ge	40a030 <ferror@plt+0x8440>  // b.tcont
  40a174:	sbfiz	x0, x26, #2, #32
  40a178:	ldr	x1, [sp, #96]
  40a17c:	adrp	x19, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a180:	ldr	w2, [sp, #104]
  40a184:	str	x19, [sp, #120]
  40a188:	str	w2, [x1, x0]
  40a18c:	bl	411b68 <ferror@plt+0xff78>
  40a190:	ldrb	w0, [x19, #3164]
  40a194:	cbz	w0, 40a248 <ferror@plt+0x8658>
  40a198:	ldr	x19, [sp, #200]
  40a19c:	mov	x0, x19
  40a1a0:	bl	41a1b8 <ferror@plt+0x185c8>
  40a1a4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a1a8:	mov	x1, x19
  40a1ac:	add	x0, x0, #0x1d8
  40a1b0:	bl	419bf0 <ferror@plt+0x18000>
  40a1b4:	tbnz	w0, #31, 40b074 <ferror@plt+0x9484>
  40a1b8:	ldr	x0, [sp, #200]
  40a1bc:	bl	419748 <ferror@plt+0x17b58>
  40a1c0:	b	40a248 <ferror@plt+0x8658>
  40a1c4:	ldrsw	x0, [x0, #2744]
  40a1c8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a1cc:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a1d0:	str	x2, [sp, #144]
  40a1d4:	ldr	x3, [x1, #3432]
  40a1d8:	lsl	x0, x0, #3
  40a1dc:	str	w19, [x3, x0]
  40a1e0:	ldr	w0, [x2, #2596]
  40a1e4:	cmp	w0, #0x0
  40a1e8:	b.le	40af8c <ferror@plt+0x939c>
  40a1ec:	ldr	x4, [sp, #96]
  40a1f0:	add	x24, x2, #0xa24
  40a1f4:	mov	x0, #0x1                   	// #1
  40a1f8:	lsl	x1, x0, #3
  40a1fc:	add	w2, w0, #0x1
  40a200:	ldr	w1, [x3, x1]
  40a204:	str	w1, [x4, x0, lsl #2]
  40a208:	add	x0, x0, #0x1
  40a20c:	ldr	w1, [x24]
  40a210:	cmp	w1, w0
  40a214:	b.ge	40a1f8 <ferror@plt+0x8608>  // b.tcont
  40a218:	sbfiz	x2, x2, #2, #32
  40a21c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a220:	add	x0, x0, #0x170
  40a224:	str	x0, [sp, #136]
  40a228:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a22c:	str	x0, [sp, #128]
  40a230:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a234:	str	x0, [sp, #112]
  40a238:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a23c:	str	x0, [sp, #120]
  40a240:	ldr	x0, [sp, #96]
  40a244:	str	wzr, [x0, x2]
  40a248:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a24c:	ldr	x1, [sp, #112]
  40a250:	ldr	w0, [x0, #2864]
  40a254:	ldr	x2, [sp, #144]
  40a258:	cmp	w0, #0x0
  40a25c:	ldr	x0, [sp, #128]
  40a260:	ldr	w1, [x1, #2740]
  40a264:	ldr	w19, [x2, #2596]
  40a268:	ldrb	w0, [x0, #2544]
  40a26c:	cinc	w19, w19, ne  // ne = any
  40a270:	add	w19, w19, #0x2
  40a274:	cmp	w0, #0x0
  40a278:	cbz	w1, 40ab68 <ferror@plt+0x8f78>
  40a27c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40a280:	adrp	x0, 426000 <ferror@plt+0x24410>
  40a284:	add	x1, x1, #0xdb8
  40a288:	add	x0, x0, #0xd58
  40a28c:	csel	x0, x0, x1, ne  // ne = any
  40a290:	mov	w2, w19
  40a294:	adrp	x1, 426000 <ferror@plt+0x24410>
  40a298:	add	x1, x1, #0xe08
  40a29c:	bl	412958 <ferror@plt+0x10d68>
  40a2a0:	ldr	x0, [sp, #112]
  40a2a4:	adrp	x2, 425000 <ferror@plt+0x23410>
  40a2a8:	add	x2, x2, #0xfc0
  40a2ac:	ldr	w1, [x0, #2740]
  40a2b0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40a2b4:	add	x0, x0, #0xfd0
  40a2b8:	cmp	w1, #0x0
  40a2bc:	adrp	x1, 426000 <ferror@plt+0x24410>
  40a2c0:	csel	x2, x2, x0, ne  // ne = any
  40a2c4:	add	x1, x1, #0xd20
  40a2c8:	ldr	x0, [sp, #136]
  40a2cc:	bl	401ed0 <ferror@plt+0x2e0>
  40a2d0:	mov	x1, #0x18                  	// #24
  40a2d4:	mov	x0, #0x1                   	// #1
  40a2d8:	bl	401920 <calloc@plt>
  40a2dc:	mov	x25, x0
  40a2e0:	mov	w1, #0x1                   	// #1
  40a2e4:	bl	419728 <ferror@plt+0x17b38>
  40a2e8:	mov	x1, #0x4                   	// #4
  40a2ec:	mov	w0, w19
  40a2f0:	str	w19, [x25, #8]
  40a2f4:	bl	401920 <calloc@plt>
  40a2f8:	str	x0, [x25, #16]
  40a2fc:	ldr	x1, [sp, #144]
  40a300:	mov	x20, x0
  40a304:	ldr	w1, [x1, #2596]
  40a308:	cmp	w1, #0x0
  40a30c:	b.le	40afac <ferror@plt+0x93bc>
  40a310:	ldr	x19, [sp, #96]
  40a314:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a318:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a31c:	adrp	x23, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40a320:	adrp	x26, 426000 <ferror@plt+0x24410>
  40a324:	mov	x28, #0x1                   	// #1
  40a328:	add	x24, x0, #0xa24
  40a32c:	add	x21, x21, #0xb30
  40a330:	add	x23, x23, #0x2d8
  40a334:	add	x26, x26, #0xd00
  40a338:	str	x25, [sp, #104]
  40a33c:	mov	x25, x28
  40a340:	adrp	x27, 466000 <ferror@plt+0x64410>
  40a344:	nop
  40a348:	ldr	w0, [x19, x25, lsl #2]
  40a34c:	mov	w22, w25
  40a350:	add	w28, w25, #0x1
  40a354:	bl	412610 <ferror@plt+0x10a20>
  40a358:	ldr	w1, [x21]
  40a35c:	ldr	w0, [x19, x25, lsl #2]
  40a360:	str	w0, [x20, x25, lsl #2]
  40a364:	cbnz	w1, 40a378 <ferror@plt+0x8788>
  40a368:	ldr	w1, [x23]
  40a36c:	cmp	w1, #0x0
  40a370:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40a374:	b.ne	40ab00 <ferror@plt+0x8f10>  // b.any
  40a378:	ldr	w0, [x24]
  40a37c:	add	x25, x25, #0x1
  40a380:	cmp	w0, w25
  40a384:	b.ge	40a348 <ferror@plt+0x8758>  // b.tcont
  40a388:	ldr	x25, [sp, #104]
  40a38c:	sbfiz	x19, x28, #2, #32
  40a390:	add	w22, w22, #0x2
  40a394:	ldr	x21, [sp, #96]
  40a398:	ldr	w0, [x21, x19]
  40a39c:	bl	412610 <ferror@plt+0x10a20>
  40a3a0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a3a4:	ldr	w1, [x21, x19]
  40a3a8:	str	w1, [x20, x19]
  40a3ac:	ldr	w0, [x0, #2864]
  40a3b0:	cbnz	w0, 40adb0 <ferror@plt+0x91c0>
  40a3b4:	bl	411b68 <ferror@plt+0xff78>
  40a3b8:	ldr	x0, [sp, #120]
  40a3bc:	ldrb	w0, [x0, #3164]
  40a3c0:	cbnz	w0, 40add4 <ferror@plt+0x91e4>
  40a3c4:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40a3c8:	ldr	w0, [x0, #700]
  40a3cc:	cbnz	w0, 40ae04 <ferror@plt+0x9214>
  40a3d0:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40a3d4:	ldr	w0, [x0, #1432]
  40a3d8:	cbnz	w0, 40ac2c <ferror@plt+0x903c>
  40a3dc:	ldr	x1, [sp, #144]
  40a3e0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a3e4:	adrp	x23, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a3e8:	ldr	w0, [x0, #2772]
  40a3ec:	ldr	w22, [x1, #2596]
  40a3f0:	mov	w1, #0x7ffe                	// #32766
  40a3f4:	ldr	w2, [x23, #3124]
  40a3f8:	add	w22, w22, w0
  40a3fc:	ldr	x0, [sp, #128]
  40a400:	cmp	w2, w1
  40a404:	ldrb	w0, [x0, #2544]
  40a408:	b.gt	40aae4 <ferror@plt+0x8ef4>
  40a40c:	ldr	x1, [sp, #112]
  40a410:	ldr	w1, [x1, #2740]
  40a414:	cbnz	w1, 40aae4 <ferror@plt+0x8ef4>
  40a418:	cmp	w0, #0x0
  40a41c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40a420:	adrp	x0, 426000 <ferror@plt+0x24410>
  40a424:	add	x1, x1, #0xde0
  40a428:	add	x0, x0, #0xd88
  40a42c:	csel	x0, x0, x1, ne  // ne = any
  40a430:	add	w1, w22, #0x1
  40a434:	str	w1, [sp, #104]
  40a438:	mov	w2, w1
  40a43c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40a440:	add	x1, x1, #0x730
  40a444:	bl	412958 <ferror@plt+0x10d68>
  40a448:	ldr	w1, [x23, #3124]
  40a44c:	mov	w0, #0x7ffe                	// #32766
  40a450:	cmp	w1, w0
  40a454:	b.gt	40ab5c <ferror@plt+0x8f6c>
  40a458:	ldr	x0, [sp, #112]
  40a45c:	adrp	x2, 425000 <ferror@plt+0x23410>
  40a460:	add	x2, x2, #0xfc0
  40a464:	ldr	w1, [x0, #2740]
  40a468:	adrp	x0, 425000 <ferror@plt+0x23410>
  40a46c:	add	x0, x0, #0xfd0
  40a470:	cmp	w1, #0x0
  40a474:	csel	x2, x2, x0, ne  // ne = any
  40a478:	ldr	x0, [sp, #136]
  40a47c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40a480:	add	x1, x1, #0x738
  40a484:	bl	401ed0 <ferror@plt+0x2e0>
  40a488:	ldr	w21, [sp, #104]
  40a48c:	mov	x1, #0x18                  	// #24
  40a490:	mov	x0, #0x1                   	// #1
  40a494:	mov	w20, w21
  40a498:	str	x20, [sp, #152]
  40a49c:	bl	401920 <calloc@plt>
  40a4a0:	mov	x19, x0
  40a4a4:	mov	w1, #0x2                   	// #2
  40a4a8:	str	x0, [sp, #168]
  40a4ac:	bl	419728 <ferror@plt+0x17b38>
  40a4b0:	str	w21, [x19, #8]
  40a4b4:	mov	x0, x20
  40a4b8:	mov	x1, #0x4                   	// #4
  40a4bc:	bl	401920 <calloc@plt>
  40a4c0:	str	x0, [x19, #16]
  40a4c4:	ldr	x1, [sp, #144]
  40a4c8:	mov	x20, x0
  40a4cc:	ldr	w1, [x1, #2596]
  40a4d0:	cmp	w1, #0x0
  40a4d4:	b.le	40af94 <ferror@plt+0x93a4>
  40a4d8:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a4dc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a4e0:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40a4e4:	add	x24, x0, #0xa24
  40a4e8:	adrp	x25, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a4ec:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a4f0:	ldr	x3, [x1, #456]
  40a4f4:	add	x0, x0, #0xc7c
  40a4f8:	add	x21, x1, #0x1c8
  40a4fc:	add	x19, x2, #0x2c0
  40a500:	add	x25, x25, #0xacc
  40a504:	mov	x26, #0x4                   	// #4
  40a508:	mov	w27, #0x1                   	// #1
  40a50c:	mov	w28, #0xffff8002            	// #-32766
  40a510:	str	x0, [sp, #144]
  40a514:	str	x1, [sp, #160]
  40a518:	b	40a568 <ferror@plt+0x8978>
  40a51c:	tbz	w1, #31, 40a540 <ferror@plt+0x8950>
  40a520:	ldr	w0, [x24]
  40a524:	ldr	w3, [x25]
  40a528:	sub	w1, w0, w1
  40a52c:	add	w3, w3, #0x1
  40a530:	str	w3, [x25]
  40a534:	add	w1, w1, #0x1
  40a538:	str	w1, [x4]
  40a53c:	ldr	w0, [x2]
  40a540:	bl	412610 <ferror@plt+0x10a20>
  40a544:	ldr	x3, [x21]
  40a548:	add	w0, w27, #0x1
  40a54c:	ldr	w2, [x24]
  40a550:	ldr	w1, [x3, x26]
  40a554:	cmp	w2, w0
  40a558:	str	w1, [x20, x26]
  40a55c:	add	x26, x26, #0x4
  40a560:	b.lt	40a6a8 <ferror@plt+0x8ab8>  // b.tstop
  40a564:	mov	w27, w0
  40a568:	ldr	x1, [x19]
  40a56c:	add	x2, x3, x26
  40a570:	ldr	w0, [x3, x26]
  40a574:	add	x4, x1, x26
  40a578:	cmp	w0, w28
  40a57c:	ldr	w1, [x1, x26]
  40a580:	b.ne	40a590 <ferror@plt+0x89a0>  // b.any
  40a584:	ldr	x0, [sp, #144]
  40a588:	ldr	w0, [x0]
  40a58c:	str	w0, [x3, x26]
  40a590:	cmp	w1, w28
  40a594:	b.ne	40a51c <ferror@plt+0x892c>  // b.any
  40a598:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a59c:	ldr	w0, [x0, #2564]
  40a5a0:	str	w0, [x4]
  40a5a4:	ldr	w0, [x2]
  40a5a8:	b	40a540 <ferror@plt+0x8950>
  40a5ac:	adrp	x1, 426000 <ferror@plt+0x24410>
  40a5b0:	adrp	x0, 426000 <ferror@plt+0x24410>
  40a5b4:	add	x1, x1, #0xde0
  40a5b8:	add	x0, x0, #0xd88
  40a5bc:	csel	x0, x0, x1, ne  // ne = any
  40a5c0:	b	409f2c <ferror@plt+0x833c>
  40a5c4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40a5c8:	add	x0, x0, #0x2a8
  40a5cc:	orr	w2, w26, #0x2000
  40a5d0:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a5d4:	ldr	w1, [x0]
  40a5d8:	cmp	w1, w26
  40a5dc:	b.lt	40a0f0 <ferror@plt+0x8500>  // b.tstop
  40a5e0:	ldr	x1, [x3, #2872]
  40a5e4:	ldr	w1, [x1, w26, sxtw #2]
  40a5e8:	cmp	w1, #0x1
  40a5ec:	csel	w26, w2, w26, eq  // eq = none
  40a5f0:	b	40a0f0 <ferror@plt+0x8500>
  40a5f4:	ldr	w27, [sp, #104]
  40a5f8:	adrp	x19, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40a5fc:	add	x19, x19, #0x9b4
  40a600:	mov	w3, #0x1                   	// #1
  40a604:	sxtw	x25, w3
  40a608:	adrp	x23, 466000 <ferror@plt+0x64410>
  40a60c:	neg	x0, x25, lsl #2
  40a610:	add	x27, x0, w27, sxtw #2
  40a614:	ldr	x0, [sp, #176]
  40a618:	add	x27, x0, x27
  40a61c:	b	40a62c <ferror@plt+0x8a3c>
  40a620:	add	x25, x25, #0x1
  40a624:	cmp	w20, w25
  40a628:	b.lt	40a150 <ferror@plt+0x8560>  // b.tstop
  40a62c:	ldr	w0, [x19]
  40a630:	ldr	w24, [x22, x25, lsl #2]
  40a634:	tst	x24, #0x4000
  40a638:	cbz	w0, 40a644 <ferror@plt+0x8a54>
  40a63c:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  40a640:	b.gt	40a678 <ferror@plt+0x8a88>
  40a644:	mov	w0, w24
  40a648:	bl	412610 <ferror@plt+0x10a20>
  40a64c:	ldr	w0, [x21]
  40a650:	str	w24, [x27, x25, lsl #2]
  40a654:	cbz	w0, 40a620 <ferror@plt+0x8a30>
  40a658:	ldr	x0, [x23, #3312]
  40a65c:	ldr	w2, [x22, x25, lsl #2]
  40a660:	ldr	x1, [sp, #120]
  40a664:	bl	401bc0 <fprintf@plt>
  40a668:	ldr	x1, [x23, #3312]
  40a66c:	mov	w0, #0xa                   	// #10
  40a670:	bl	401800 <putc@plt>
  40a674:	b	40a620 <ferror@plt+0x8a30>
  40a678:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40a67c:	add	x0, x0, #0x2a8
  40a680:	orr	w1, w24, #0x2000
  40a684:	ldr	w0, [x0]
  40a688:	cmp	w0, w24
  40a68c:	b.lt	40a644 <ferror@plt+0x8a54>  // b.tstop
  40a690:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a694:	ldr	x0, [x0, #2872]
  40a698:	ldr	w0, [x0, w24, sxtw #2]
  40a69c:	cmp	w0, #0x1
  40a6a0:	csel	w24, w1, w24, eq  // eq = none
  40a6a4:	b	40a644 <ferror@plt+0x8a54>
  40a6a8:	sbfiz	x21, x0, #2, #32
  40a6ac:	add	w27, w27, #0x2
  40a6b0:	ldr	w0, [x3, x21]
  40a6b4:	bl	412610 <ferror@plt+0x10a20>
  40a6b8:	ldr	x0, [sp, #160]
  40a6bc:	cmp	w22, w27
  40a6c0:	ldr	x0, [x0, #456]
  40a6c4:	ldr	w1, [x0, x21]
  40a6c8:	str	w1, [x20, x21]
  40a6cc:	b.lt	40a72c <ferror@plt+0x8b3c>  // b.tstop
  40a6d0:	sxtw	x2, w27
  40a6d4:	sub	w25, w22, w27
  40a6d8:	add	x2, x2, #0x1
  40a6dc:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a6e0:	add	x25, x25, x2
  40a6e4:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a6e8:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40a6ec:	sbfiz	x27, x27, #2, #32
  40a6f0:	add	x19, x2, #0x2c0
  40a6f4:	lsl	x25, x25, #2
  40a6f8:	add	x28, x5, #0xa04
  40a6fc:	add	x21, x21, #0x1c8
  40a700:	ldr	w0, [x0, x27]
  40a704:	bl	412610 <ferror@plt+0x10a20>
  40a708:	ldr	x0, [x21]
  40a70c:	ldr	x1, [x19]
  40a710:	ldr	w3, [x0, x27]
  40a714:	ldr	w2, [x28]
  40a718:	str	w3, [x20, x27]
  40a71c:	str	w2, [x1, x27]
  40a720:	add	x27, x27, #0x4
  40a724:	cmp	x25, x27
  40a728:	b.ne	40a700 <ferror@plt+0x8b10>  // b.any
  40a72c:	bl	411b68 <ferror@plt+0xff78>
  40a730:	ldr	x0, [sp, #120]
  40a734:	ldrb	w0, [x0, #3164]
  40a738:	cbnz	w0, 40abd8 <ferror@plt+0x8fe8>
  40a73c:	ldr	x0, [sp, #128]
  40a740:	mov	w1, #0x7ffe                	// #32766
  40a744:	cmp	w22, w1
  40a748:	ldrb	w0, [x0, #2544]
  40a74c:	b.gt	40ab34 <ferror@plt+0x8f44>
  40a750:	ldr	x1, [sp, #112]
  40a754:	ldr	w1, [x1, #2740]
  40a758:	cbnz	w1, 40aee4 <ferror@plt+0x92f4>
  40a75c:	cmp	w0, #0x0
  40a760:	adrp	x2, 426000 <ferror@plt+0x24410>
  40a764:	adrp	x0, 426000 <ferror@plt+0x24410>
  40a768:	add	x2, x2, #0xd88
  40a76c:	add	x0, x0, #0xde0
  40a770:	adrp	x1, 427000 <ferror@plt+0x25410>
  40a774:	csel	x0, x2, x0, ne  // ne = any
  40a778:	ldr	w2, [sp, #104]
  40a77c:	add	x1, x1, #0x858
  40a780:	bl	412958 <ferror@plt+0x10d68>
  40a784:	ldr	x0, [sp, #112]
  40a788:	ldr	w0, [x0, #2740]
  40a78c:	cbnz	w0, 40ab50 <ferror@plt+0x8f60>
  40a790:	adrp	x2, 425000 <ferror@plt+0x23410>
  40a794:	add	x2, x2, #0xfd0
  40a798:	ldr	x0, [sp, #136]
  40a79c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40a7a0:	add	x1, x1, #0x788
  40a7a4:	bl	401ed0 <ferror@plt+0x2e0>
  40a7a8:	mov	x1, #0x18                  	// #24
  40a7ac:	mov	x0, #0x1                   	// #1
  40a7b0:	bl	401920 <calloc@plt>
  40a7b4:	mov	x20, x0
  40a7b8:	mov	w1, #0x4                   	// #4
  40a7bc:	bl	419728 <ferror@plt+0x17b38>
  40a7c0:	ldr	w2, [sp, #104]
  40a7c4:	mov	x1, #0x4                   	// #4
  40a7c8:	ldr	x0, [sp, #152]
  40a7cc:	str	w2, [x20, #8]
  40a7d0:	bl	401920 <calloc@plt>
  40a7d4:	str	x0, [x20, #16]
  40a7d8:	mov	x25, x0
  40a7dc:	cmp	w22, #0x0
  40a7e0:	b.le	40a820 <ferror@plt+0x8c30>
  40a7e4:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40a7e8:	sub	w21, w22, #0x1
  40a7ec:	add	x21, x21, #0x2
  40a7f0:	add	x19, x2, #0x2c0
  40a7f4:	ldr	x0, [x2, #704]
  40a7f8:	lsl	x21, x21, #2
  40a7fc:	mov	x26, #0x4                   	// #4
  40a800:	ldr	w0, [x0, x26]
  40a804:	bl	412610 <ferror@plt+0x10a20>
  40a808:	ldr	x0, [x19]
  40a80c:	ldr	w1, [x0, x26]
  40a810:	str	w1, [x25, x26]
  40a814:	add	x26, x26, #0x4
  40a818:	cmp	x21, x26
  40a81c:	b.ne	40a800 <ferror@plt+0x8c10>  // b.any
  40a820:	bl	411b68 <ferror@plt+0xff78>
  40a824:	ldr	x0, [sp, #120]
  40a828:	ldrb	w0, [x0, #3164]
  40a82c:	cbnz	w0, 40ac04 <ferror@plt+0x9014>
  40a830:	ldr	x0, [sp, #128]
  40a834:	mov	w1, #0x7ffe                	// #32766
  40a838:	ldr	w2, [x23, #3124]
  40a83c:	cmp	w22, w1
  40a840:	ldrb	w0, [x0, #2544]
  40a844:	add	w2, w2, #0x1
  40a848:	b.gt	40aac0 <ferror@plt+0x8ed0>
  40a84c:	ldr	x1, [sp, #112]
  40a850:	ldr	w1, [x1, #2740]
  40a854:	cbnz	w1, 40af04 <ferror@plt+0x9314>
  40a858:	cmp	w0, #0x0
  40a85c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40a860:	adrp	x0, 426000 <ferror@plt+0x24410>
  40a864:	add	x1, x1, #0xd88
  40a868:	add	x0, x0, #0xde0
  40a86c:	csel	x0, x1, x0, ne  // ne = any
  40a870:	adrp	x1, 427000 <ferror@plt+0x25410>
  40a874:	add	x1, x1, #0x850
  40a878:	bl	412958 <ferror@plt+0x10d68>
  40a87c:	ldr	x0, [sp, #112]
  40a880:	ldr	w0, [x0, #2740]
  40a884:	cbnz	w0, 40aad8 <ferror@plt+0x8ee8>
  40a888:	adrp	x2, 425000 <ferror@plt+0x23410>
  40a88c:	add	x2, x2, #0xfd0
  40a890:	ldr	x0, [sp, #136]
  40a894:	adrp	x1, 425000 <ferror@plt+0x23410>
  40a898:	add	x1, x1, #0xff0
  40a89c:	bl	401ed0 <ferror@plt+0x2e0>
  40a8a0:	mov	x1, #0x18                  	// #24
  40a8a4:	mov	x0, #0x1                   	// #1
  40a8a8:	bl	401920 <calloc@plt>
  40a8ac:	mov	x24, x0
  40a8b0:	mov	w1, #0x8                   	// #8
  40a8b4:	bl	419728 <ferror@plt+0x17b38>
  40a8b8:	ldr	w0, [x23, #3124]
  40a8bc:	mov	x1, #0x4                   	// #4
  40a8c0:	add	w0, w0, #0x1
  40a8c4:	str	w0, [x24, #8]
  40a8c8:	bl	401920 <calloc@plt>
  40a8cc:	str	x0, [x24, #16]
  40a8d0:	ldr	w1, [x23, #3124]
  40a8d4:	mov	x20, x0
  40a8d8:	cmp	w1, #0x0
  40a8dc:	b.le	40a94c <ferror@plt+0x8d5c>
  40a8e0:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40a8e4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a8e8:	add	x19, x0, #0x9f8
  40a8ec:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40a8f0:	ldr	x0, [x1, #4024]
  40a8f4:	adrp	x25, 468000 <stdin@@GLIBC_2.17+0x1300>
  40a8f8:	add	x21, x1, #0xfb8
  40a8fc:	add	x26, x2, #0xc34
  40a900:	add	x25, x25, #0xa04
  40a904:	mov	x27, #0x1                   	// #1
  40a908:	ldr	x1, [x19]
  40a90c:	lsl	x28, x27, #2
  40a910:	add	x2, x0, x28
  40a914:	ldr	w1, [x1, x27, lsl #2]
  40a918:	cbz	w1, 40a924 <ferror@plt+0x8d34>
  40a91c:	ldr	w0, [x0, x27, lsl #2]
  40a920:	cbnz	w0, 40a92c <ferror@plt+0x8d3c>
  40a924:	ldr	w0, [x25]
  40a928:	str	w0, [x2]
  40a92c:	bl	412610 <ferror@plt+0x10a20>
  40a930:	ldr	x0, [x21]
  40a934:	ldr	w1, [x26]
  40a938:	ldr	w2, [x0, x28]
  40a93c:	str	w2, [x20, x27, lsl #2]
  40a940:	add	x27, x27, #0x1
  40a944:	cmp	w1, w27
  40a948:	b.ge	40a908 <ferror@plt+0x8d18>  // b.tcont
  40a94c:	bl	411b68 <ferror@plt+0xff78>
  40a950:	ldr	x0, [sp, #120]
  40a954:	ldrb	w0, [x0, #3164]
  40a958:	cbnz	w0, 40ad88 <ferror@plt+0x9198>
  40a95c:	ldr	x0, [sp, #128]
  40a960:	mov	w1, #0x7ffe                	// #32766
  40a964:	ldr	w2, [x23, #3124]
  40a968:	cmp	w22, w1
  40a96c:	ldrb	w0, [x0, #2544]
  40a970:	add	w2, w2, #0x1
  40a974:	b.gt	40aa9c <ferror@plt+0x8eac>
  40a978:	ldr	x1, [sp, #112]
  40a97c:	ldr	w1, [x1, #2740]
  40a980:	cbnz	w1, 40ae40 <ferror@plt+0x9250>
  40a984:	cmp	w0, #0x0
  40a988:	adrp	x1, 426000 <ferror@plt+0x24410>
  40a98c:	adrp	x0, 426000 <ferror@plt+0x24410>
  40a990:	add	x1, x1, #0xd88
  40a994:	add	x0, x0, #0xde0
  40a998:	csel	x0, x1, x0, ne  // ne = any
  40a99c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40a9a0:	add	x1, x1, #0x848
  40a9a4:	bl	412958 <ferror@plt+0x10d68>
  40a9a8:	ldr	x0, [sp, #112]
  40a9ac:	ldr	w0, [x0, #2740]
  40a9b0:	cbnz	w0, 40aab4 <ferror@plt+0x8ec4>
  40a9b4:	adrp	x2, 425000 <ferror@plt+0x23410>
  40a9b8:	add	x2, x2, #0xfd0
  40a9bc:	ldr	x0, [sp, #136]
  40a9c0:	adrp	x1, 427000 <ferror@plt+0x25410>
  40a9c4:	add	x1, x1, #0x7f8
  40a9c8:	bl	401ed0 <ferror@plt+0x2e0>
  40a9cc:	mov	x1, #0x18                  	// #24
  40a9d0:	mov	x0, #0x1                   	// #1
  40a9d4:	bl	401920 <calloc@plt>
  40a9d8:	mov	x21, x0
  40a9dc:	mov	w1, #0x3                   	// #3
  40a9e0:	bl	419728 <ferror@plt+0x17b38>
  40a9e4:	ldr	w0, [x23, #3124]
  40a9e8:	mov	x1, #0x4                   	// #4
  40a9ec:	add	w0, w0, #0x1
  40a9f0:	str	w0, [x21, #8]
  40a9f4:	bl	401920 <calloc@plt>
  40a9f8:	str	x0, [x21, #16]
  40a9fc:	ldr	w1, [x23, #3124]
  40aa00:	mov	x22, x0
  40aa04:	cmp	w1, #0x0
  40aa08:	b.le	40aa68 <ferror@plt+0x8e78>
  40aa0c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40aa10:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40aa14:	add	x23, x1, #0xc68
  40aa18:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40aa1c:	ldr	x1, [x0, #2552]
  40aa20:	add	x19, x0, #0x9f8
  40aa24:	add	x26, x2, #0xc34
  40aa28:	mov	x20, #0x1                   	// #1
  40aa2c:	nop
  40aa30:	ldr	w0, [x1, x20, lsl #2]
  40aa34:	cbnz	w0, 40aa48 <ferror@plt+0x8e58>
  40aa38:	ldr	w0, [x23]
  40aa3c:	add	w0, w0, #0x1
  40aa40:	str	w0, [x23]
  40aa44:	ldr	w0, [x1, x20, lsl #2]
  40aa48:	bl	412610 <ferror@plt+0x10a20>
  40aa4c:	ldr	x1, [x19]
  40aa50:	ldr	w0, [x26]
  40aa54:	ldr	w2, [x1, x20, lsl #2]
  40aa58:	str	w2, [x22, x20, lsl #2]
  40aa5c:	add	x20, x20, #0x1
  40aa60:	cmp	w0, w20
  40aa64:	b.ge	40aa30 <ferror@plt+0x8e40>  // b.tcont
  40aa68:	bl	411b68 <ferror@plt+0xff78>
  40aa6c:	ldr	x0, [sp, #120]
  40aa70:	ldrb	w0, [x0, #3164]
  40aa74:	cbnz	w0, 40abb0 <ferror@plt+0x8fc0>
  40aa78:	ldr	x0, [sp, #96]
  40aa7c:	bl	401a30 <free@plt>
  40aa80:	ldp	x19, x20, [sp, #16]
  40aa84:	ldp	x21, x22, [sp, #32]
  40aa88:	ldp	x23, x24, [sp, #48]
  40aa8c:	ldp	x25, x26, [sp, #64]
  40aa90:	ldp	x27, x28, [sp, #80]
  40aa94:	ldp	x29, x30, [sp], #224
  40aa98:	ret
  40aa9c:	cbz	w0, 40af20 <ferror@plt+0x9330>
  40aaa0:	adrp	x1, 427000 <ferror@plt+0x25410>
  40aaa4:	adrp	x0, 426000 <ferror@plt+0x24410>
  40aaa8:	add	x1, x1, #0x848
  40aaac:	add	x0, x0, #0xd58
  40aab0:	bl	412958 <ferror@plt+0x10d68>
  40aab4:	adrp	x2, 425000 <ferror@plt+0x23410>
  40aab8:	add	x2, x2, #0xfc0
  40aabc:	b	40a9bc <ferror@plt+0x8dcc>
  40aac0:	cbz	w0, 40ae5c <ferror@plt+0x926c>
  40aac4:	adrp	x1, 427000 <ferror@plt+0x25410>
  40aac8:	adrp	x0, 426000 <ferror@plt+0x24410>
  40aacc:	add	x1, x1, #0x850
  40aad0:	add	x0, x0, #0xd58
  40aad4:	bl	412958 <ferror@plt+0x10d68>
  40aad8:	adrp	x2, 425000 <ferror@plt+0x23410>
  40aadc:	add	x2, x2, #0xfc0
  40aae0:	b	40a890 <ferror@plt+0x8ca0>
  40aae4:	cmp	w0, #0x0
  40aae8:	adrp	x1, 426000 <ferror@plt+0x24410>
  40aaec:	adrp	x0, 426000 <ferror@plt+0x24410>
  40aaf0:	add	x1, x1, #0xdb8
  40aaf4:	add	x0, x0, #0xd58
  40aaf8:	csel	x0, x0, x1, ne  // ne = any
  40aafc:	b	40a430 <ferror@plt+0x8840>
  40ab00:	ldr	x5, [x27, #3312]
  40ab04:	mov	x1, x26
  40ab08:	mov	w2, #0x5                   	// #5
  40ab0c:	mov	x0, #0x0                   	// #0
  40ab10:	str	x5, [sp, #152]
  40ab14:	bl	401ae0 <dcgettext@plt>
  40ab18:	mov	x1, x0
  40ab1c:	ldr	w3, [x19, x25, lsl #2]
  40ab20:	mov	w2, w25
  40ab24:	ldr	x5, [sp, #152]
  40ab28:	mov	x0, x5
  40ab2c:	bl	401bc0 <fprintf@plt>
  40ab30:	b	40a378 <ferror@plt+0x8788>
  40ab34:	cbz	w0, 40ae7c <ferror@plt+0x928c>
  40ab38:	ldr	w2, [sp, #104]
  40ab3c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40ab40:	adrp	x0, 426000 <ferror@plt+0x24410>
  40ab44:	add	x1, x1, #0x858
  40ab48:	add	x0, x0, #0xd58
  40ab4c:	bl	412958 <ferror@plt+0x10d68>
  40ab50:	adrp	x2, 425000 <ferror@plt+0x23410>
  40ab54:	add	x2, x2, #0xfc0
  40ab58:	b	40a798 <ferror@plt+0x8ba8>
  40ab5c:	adrp	x2, 425000 <ferror@plt+0x23410>
  40ab60:	add	x2, x2, #0xfc0
  40ab64:	b	40a478 <ferror@plt+0x8888>
  40ab68:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ab6c:	adrp	x0, 426000 <ferror@plt+0x24410>
  40ab70:	add	x1, x1, #0xde0
  40ab74:	add	x0, x0, #0xd88
  40ab78:	csel	x0, x0, x1, ne  // ne = any
  40ab7c:	b	40a290 <ferror@plt+0x86a0>
  40ab80:	adrp	x0, 466000 <ferror@plt+0x64410>
  40ab84:	mov	w2, #0x5                   	// #5
  40ab88:	adrp	x1, 427000 <ferror@plt+0x25410>
  40ab8c:	add	x1, x1, #0x628
  40ab90:	ldr	x19, [x0, #3312]
  40ab94:	mov	x0, #0x0                   	// #0
  40ab98:	bl	401ae0 <dcgettext@plt>
  40ab9c:	mov	x1, x0
  40aba0:	mov	w2, w26
  40aba4:	mov	x0, x19
  40aba8:	bl	401bc0 <fprintf@plt>
  40abac:	b	40a064 <ferror@plt+0x8474>
  40abb0:	mov	x0, x21
  40abb4:	bl	41a1b8 <ferror@plt+0x185c8>
  40abb8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40abbc:	mov	x1, x21
  40abc0:	add	x0, x0, #0x1d8
  40abc4:	bl	419bf0 <ferror@plt+0x18000>
  40abc8:	tbnz	w0, #31, 40b04c <ferror@plt+0x945c>
  40abcc:	mov	x0, x21
  40abd0:	bl	419748 <ferror@plt+0x17b58>
  40abd4:	b	40aa78 <ferror@plt+0x8e88>
  40abd8:	ldr	x19, [sp, #168]
  40abdc:	mov	x0, x19
  40abe0:	bl	41a1b8 <ferror@plt+0x185c8>
  40abe4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40abe8:	mov	x1, x19
  40abec:	add	x0, x0, #0x1d8
  40abf0:	bl	419bf0 <ferror@plt+0x18000>
  40abf4:	tbnz	w0, #31, 40b030 <ferror@plt+0x9440>
  40abf8:	ldr	x0, [sp, #168]
  40abfc:	bl	419748 <ferror@plt+0x17b58>
  40ac00:	b	40a73c <ferror@plt+0x8b4c>
  40ac04:	mov	x0, x20
  40ac08:	bl	41a1b8 <ferror@plt+0x185c8>
  40ac0c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ac10:	mov	x1, x20
  40ac14:	add	x0, x0, #0x1d8
  40ac18:	bl	419bf0 <ferror@plt+0x18000>
  40ac1c:	tbnz	w0, #31, 40b014 <ferror@plt+0x9424>
  40ac20:	mov	x0, x20
  40ac24:	bl	419748 <ferror@plt+0x17b58>
  40ac28:	b	40a830 <ferror@plt+0x8c40>
  40ac2c:	mov	x1, #0x18                  	// #24
  40ac30:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ac34:	mov	x0, #0x1                   	// #1
  40ac38:	bl	401920 <calloc@plt>
  40ac3c:	mov	w1, #0x6                   	// #6
  40ac40:	mov	x20, x0
  40ac44:	bl	419728 <ferror@plt+0x17b38>
  40ac48:	ldr	w0, [x21, #2536]
  40ac4c:	mov	x1, #0x4                   	// #4
  40ac50:	add	w0, w0, #0x1
  40ac54:	str	w0, [x20, #8]
  40ac58:	bl	401920 <calloc@plt>
  40ac5c:	mov	x19, x0
  40ac60:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40ac64:	str	x19, [x20, #16]
  40ac68:	ldr	w0, [x1, #728]
  40ac6c:	cbnz	w0, 40afb8 <ferror@plt+0x93c8>
  40ac70:	ldr	x0, [sp, #128]
  40ac74:	ldr	w2, [x21, #2536]
  40ac78:	ldrb	w1, [x0, #2544]
  40ac7c:	adrp	x0, 426000 <ferror@plt+0x24410>
  40ac80:	add	x0, x0, #0xb60
  40ac84:	add	w2, w2, #0x1
  40ac88:	cmp	w1, #0x0
  40ac8c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ac90:	add	x1, x1, #0xb30
  40ac94:	csel	x0, x1, x0, ne  // ne = any
  40ac98:	adrp	x1, 427000 <ferror@plt+0x25410>
  40ac9c:	add	x1, x1, #0x6c8
  40aca0:	bl	412958 <ferror@plt+0x10d68>
  40aca4:	ldr	x0, [sp, #136]
  40aca8:	adrp	x2, 426000 <ferror@plt+0x24410>
  40acac:	adrp	x1, 427000 <ferror@plt+0x25410>
  40acb0:	add	x2, x2, #0x540
  40acb4:	add	x1, x1, #0x6d0
  40acb8:	bl	401ed0 <ferror@plt+0x2e0>
  40acbc:	ldr	w0, [x21, #2536]
  40acc0:	cmp	w0, #0x0
  40acc4:	b.le	40ad50 <ferror@plt+0x9160>
  40acc8:	adrp	x27, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40accc:	adrp	x25, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40acd0:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  40acd4:	adrp	x21, 427000 <ferror@plt+0x25410>
  40acd8:	add	x27, x27, #0x2d8
  40acdc:	add	x25, x25, #0x180
  40ace0:	add	x26, x26, #0x9e8
  40ace4:	add	x21, x21, #0x700
  40ace8:	mov	x23, #0x1                   	// #1
  40acec:	adrp	x22, 466000 <ferror@plt+0x64410>
  40acf0:	b	40ad1c <ferror@plt+0x912c>
  40acf4:	mov	w0, w3
  40acf8:	bl	412610 <ferror@plt+0x10a20>
  40acfc:	ldr	w0, [x25, x23, lsl #2]
  40ad00:	ldr	w1, [x26]
  40ad04:	cmp	w0, #0x0
  40ad08:	cneg	w0, w0, lt  // lt = tstop
  40ad0c:	str	w0, [x19, x23, lsl #2]
  40ad10:	add	x23, x23, #0x1
  40ad14:	cmp	w1, w23
  40ad18:	b.lt	40ad50 <ferror@plt+0x9160>  // b.tstop
  40ad1c:	ldr	w0, [x27]
  40ad20:	ldr	w3, [x25, x23, lsl #2]
  40ad24:	cmp	w3, #0x0
  40ad28:	cneg	w3, w3, lt  // lt = tstop
  40ad2c:	cbz	w0, 40acf4 <ferror@plt+0x9104>
  40ad30:	ldr	x0, [x22, #3312]
  40ad34:	mov	w2, w23
  40ad38:	mov	x1, x21
  40ad3c:	bl	401bc0 <fprintf@plt>
  40ad40:	ldr	w0, [x25, x23, lsl #2]
  40ad44:	cmp	w0, #0x0
  40ad48:	cneg	w0, w0, lt  // lt = tstop
  40ad4c:	b	40acf8 <ferror@plt+0x9108>
  40ad50:	bl	411b68 <ferror@plt+0xff78>
  40ad54:	ldr	x0, [sp, #120]
  40ad58:	ldrb	w0, [x0, #3164]
  40ad5c:	cbz	w0, 40a3dc <ferror@plt+0x87ec>
  40ad60:	mov	x0, x20
  40ad64:	bl	41a1b8 <ferror@plt+0x185c8>
  40ad68:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ad6c:	mov	x1, x20
  40ad70:	add	x0, x0, #0x1d8
  40ad74:	bl	419bf0 <ferror@plt+0x18000>
  40ad78:	tbnz	w0, #31, 40b090 <ferror@plt+0x94a0>
  40ad7c:	mov	x0, x20
  40ad80:	bl	419748 <ferror@plt+0x17b58>
  40ad84:	b	40a3dc <ferror@plt+0x87ec>
  40ad88:	mov	x0, x24
  40ad8c:	bl	41a1b8 <ferror@plt+0x185c8>
  40ad90:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ad94:	mov	x1, x24
  40ad98:	add	x0, x0, #0x1d8
  40ad9c:	bl	419bf0 <ferror@plt+0x18000>
  40ada0:	tbnz	w0, #31, 40aff8 <ferror@plt+0x9408>
  40ada4:	mov	x0, x24
  40ada8:	bl	419748 <ferror@plt+0x17b58>
  40adac:	b	40a95c <ferror@plt+0x8d6c>
  40adb0:	ldr	x21, [sp, #96]
  40adb4:	ldr	w0, [x21, x19]
  40adb8:	bl	412610 <ferror@plt+0x10a20>
  40adbc:	ldr	w0, [x21, x19]
  40adc0:	str	w0, [x20, w22, sxtw #2]
  40adc4:	bl	411b68 <ferror@plt+0xff78>
  40adc8:	ldr	x0, [sp, #120]
  40adcc:	ldrb	w0, [x0, #3164]
  40add0:	cbz	w0, 40a3c4 <ferror@plt+0x87d4>
  40add4:	mov	x0, x25
  40add8:	bl	41a1b8 <ferror@plt+0x185c8>
  40addc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ade0:	mov	x1, x25
  40ade4:	add	x0, x0, #0x1d8
  40ade8:	bl	419bf0 <ferror@plt+0x18000>
  40adec:	tbnz	w0, #31, 40afdc <ferror@plt+0x93ec>
  40adf0:	mov	x0, x25
  40adf4:	bl	419748 <ferror@plt+0x17b58>
  40adf8:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40adfc:	ldr	w0, [x0, #700]
  40ae00:	cbz	w0, 40a3d0 <ferror@plt+0x87e0>
  40ae04:	bl	4079c0 <ferror@plt+0x5dd0>
  40ae08:	ldr	x0, [sp, #120]
  40ae0c:	ldrb	w0, [x0, #3164]
  40ae10:	cbz	w0, 40a3d0 <ferror@plt+0x87e0>
  40ae14:	bl	4061e8 <ferror@plt+0x45f8>
  40ae18:	mov	x19, x0
  40ae1c:	bl	41a1b8 <ferror@plt+0x185c8>
  40ae20:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ae24:	mov	x1, x19
  40ae28:	add	x0, x0, #0x1d8
  40ae2c:	bl	419bf0 <ferror@plt+0x18000>
  40ae30:	tbnz	w0, #31, 40b0ac <ferror@plt+0x94bc>
  40ae34:	mov	x0, x19
  40ae38:	bl	419748 <ferror@plt+0x17b58>
  40ae3c:	b	40a3d0 <ferror@plt+0x87e0>
  40ae40:	cbz	w0, 40af74 <ferror@plt+0x9384>
  40ae44:	adrp	x1, 427000 <ferror@plt+0x25410>
  40ae48:	adrp	x0, 426000 <ferror@plt+0x24410>
  40ae4c:	add	x1, x1, #0x848
  40ae50:	add	x0, x0, #0xd58
  40ae54:	bl	412958 <ferror@plt+0x10d68>
  40ae58:	b	40a9a8 <ferror@plt+0x8db8>
  40ae5c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40ae60:	adrp	x0, 426000 <ferror@plt+0x24410>
  40ae64:	add	x1, x1, #0x850
  40ae68:	add	x0, x0, #0xdb8
  40ae6c:	bl	412958 <ferror@plt+0x10d68>
  40ae70:	adrp	x2, 425000 <ferror@plt+0x23410>
  40ae74:	add	x2, x2, #0xfc0
  40ae78:	b	40a890 <ferror@plt+0x8ca0>
  40ae7c:	ldr	w19, [sp, #104]
  40ae80:	adrp	x1, 427000 <ferror@plt+0x25410>
  40ae84:	adrp	x0, 426000 <ferror@plt+0x24410>
  40ae88:	add	x1, x1, #0x858
  40ae8c:	add	x0, x0, #0xdb8
  40ae90:	mov	w2, w19
  40ae94:	bl	412958 <ferror@plt+0x10d68>
  40ae98:	ldr	x0, [sp, #136]
  40ae9c:	adrp	x2, 425000 <ferror@plt+0x23410>
  40aea0:	add	x2, x2, #0xfc0
  40aea4:	adrp	x1, 427000 <ferror@plt+0x25410>
  40aea8:	add	x1, x1, #0x788
  40aeac:	bl	401ed0 <ferror@plt+0x2e0>
  40aeb0:	mov	x1, #0x18                  	// #24
  40aeb4:	mov	x0, #0x1                   	// #1
  40aeb8:	bl	401920 <calloc@plt>
  40aebc:	mov	x20, x0
  40aec0:	mov	w1, #0x4                   	// #4
  40aec4:	bl	419728 <ferror@plt+0x17b38>
  40aec8:	ldr	x0, [sp, #152]
  40aecc:	str	w19, [x20, #8]
  40aed0:	mov	x1, #0x4                   	// #4
  40aed4:	bl	401920 <calloc@plt>
  40aed8:	mov	x25, x0
  40aedc:	str	x0, [x20, #16]
  40aee0:	b	40a7e4 <ferror@plt+0x8bf4>
  40aee4:	cbz	w0, 40af58 <ferror@plt+0x9368>
  40aee8:	ldr	w2, [sp, #104]
  40aeec:	adrp	x1, 427000 <ferror@plt+0x25410>
  40aef0:	adrp	x0, 426000 <ferror@plt+0x24410>
  40aef4:	add	x1, x1, #0x858
  40aef8:	add	x0, x0, #0xd58
  40aefc:	bl	412958 <ferror@plt+0x10d68>
  40af00:	b	40a784 <ferror@plt+0x8b94>
  40af04:	cbz	w0, 40af40 <ferror@plt+0x9350>
  40af08:	adrp	x1, 427000 <ferror@plt+0x25410>
  40af0c:	adrp	x0, 426000 <ferror@plt+0x24410>
  40af10:	add	x1, x1, #0x850
  40af14:	add	x0, x0, #0xd58
  40af18:	bl	412958 <ferror@plt+0x10d68>
  40af1c:	b	40a87c <ferror@plt+0x8c8c>
  40af20:	adrp	x1, 427000 <ferror@plt+0x25410>
  40af24:	adrp	x0, 426000 <ferror@plt+0x24410>
  40af28:	add	x1, x1, #0x848
  40af2c:	add	x0, x0, #0xdb8
  40af30:	bl	412958 <ferror@plt+0x10d68>
  40af34:	adrp	x2, 425000 <ferror@plt+0x23410>
  40af38:	add	x2, x2, #0xfc0
  40af3c:	b	40a9bc <ferror@plt+0x8dcc>
  40af40:	adrp	x1, 427000 <ferror@plt+0x25410>
  40af44:	adrp	x0, 426000 <ferror@plt+0x24410>
  40af48:	add	x1, x1, #0x850
  40af4c:	add	x0, x0, #0xdb8
  40af50:	bl	412958 <ferror@plt+0x10d68>
  40af54:	b	40a87c <ferror@plt+0x8c8c>
  40af58:	ldr	w2, [sp, #104]
  40af5c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40af60:	adrp	x0, 426000 <ferror@plt+0x24410>
  40af64:	add	x1, x1, #0x858
  40af68:	add	x0, x0, #0xdb8
  40af6c:	bl	412958 <ferror@plt+0x10d68>
  40af70:	b	40a784 <ferror@plt+0x8b94>
  40af74:	adrp	x1, 427000 <ferror@plt+0x25410>
  40af78:	adrp	x0, 426000 <ferror@plt+0x24410>
  40af7c:	add	x1, x1, #0x848
  40af80:	add	x0, x0, #0xdb8
  40af84:	bl	412958 <ferror@plt+0x10d68>
  40af88:	b	40a9a8 <ferror@plt+0x8db8>
  40af8c:	mov	x2, #0x4                   	// #4
  40af90:	b	40a21c <ferror@plt+0x862c>
  40af94:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40af98:	mov	w27, #0x2                   	// #2
  40af9c:	mov	x21, #0x4                   	// #4
  40afa0:	str	x0, [sp, #160]
  40afa4:	ldr	x3, [x0, #456]
  40afa8:	b	40a6b0 <ferror@plt+0x8ac0>
  40afac:	mov	w22, #0x2                   	// #2
  40afb0:	mov	x19, #0x4                   	// #4
  40afb4:	b	40a394 <ferror@plt+0x87a4>
  40afb8:	mov	w2, #0x5                   	// #5
  40afbc:	adrp	x1, 427000 <ferror@plt+0x25410>
  40afc0:	mov	x0, #0x0                   	// #0
  40afc4:	add	x1, x1, #0x6a8
  40afc8:	bl	401ae0 <dcgettext@plt>
  40afcc:	adrp	x1, 466000 <ferror@plt+0x64410>
  40afd0:	ldr	x1, [x1, #3312]
  40afd4:	bl	4017a0 <fputs@plt>
  40afd8:	b	40ac70 <ferror@plt+0x9080>
  40afdc:	adrp	x1, 427000 <ferror@plt+0x25410>
  40afe0:	add	x1, x1, #0x670
  40afe4:	mov	w2, #0x5                   	// #5
  40afe8:	mov	x0, #0x0                   	// #0
  40afec:	bl	401ae0 <dcgettext@plt>
  40aff0:	bl	411cb8 <ferror@plt+0x100c8>
  40aff4:	b	40adf0 <ferror@plt+0x9200>
  40aff8:	adrp	x1, 427000 <ferror@plt+0x25410>
  40affc:	add	x1, x1, #0x7d8
  40b000:	mov	w2, #0x5                   	// #5
  40b004:	mov	x0, #0x0                   	// #0
  40b008:	bl	401ae0 <dcgettext@plt>
  40b00c:	bl	411cb8 <ferror@plt+0x100c8>
  40b010:	b	40ada4 <ferror@plt+0x91b4>
  40b014:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b018:	add	x1, x1, #0x7b8
  40b01c:	mov	w2, #0x5                   	// #5
  40b020:	mov	x0, #0x0                   	// #0
  40b024:	bl	401ae0 <dcgettext@plt>
  40b028:	bl	411cb8 <ferror@plt+0x100c8>
  40b02c:	b	40ac20 <ferror@plt+0x9030>
  40b030:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b034:	add	x1, x1, #0x768
  40b038:	mov	w2, #0x5                   	// #5
  40b03c:	mov	x0, #0x0                   	// #0
  40b040:	bl	401ae0 <dcgettext@plt>
  40b044:	bl	411cb8 <ferror@plt+0x100c8>
  40b048:	b	40abf8 <ferror@plt+0x9008>
  40b04c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b050:	add	x1, x1, #0x828
  40b054:	mov	w2, #0x5                   	// #5
  40b058:	mov	x0, #0x0                   	// #0
  40b05c:	bl	401ae0 <dcgettext@plt>
  40b060:	bl	411cb8 <ferror@plt+0x100c8>
  40b064:	b	40abcc <ferror@plt+0x8fdc>
  40b068:	mov	x0, #0x4                   	// #4
  40b06c:	str	w28, [sp, #104]
  40b070:	b	40a178 <ferror@plt+0x8588>
  40b074:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b078:	add	x1, x1, #0x650
  40b07c:	mov	w2, #0x5                   	// #5
  40b080:	mov	x0, #0x0                   	// #0
  40b084:	bl	401ae0 <dcgettext@plt>
  40b088:	bl	411cb8 <ferror@plt+0x100c8>
  40b08c:	b	40a1b8 <ferror@plt+0x85c8>
  40b090:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b094:	add	x1, x1, #0x710
  40b098:	mov	w2, #0x5                   	// #5
  40b09c:	mov	x0, #0x0                   	// #0
  40b0a0:	bl	401ae0 <dcgettext@plt>
  40b0a4:	bl	411cb8 <ferror@plt+0x100c8>
  40b0a8:	b	40ad7c <ferror@plt+0x918c>
  40b0ac:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b0b0:	add	x1, x1, #0x690
  40b0b4:	mov	w2, #0x5                   	// #5
  40b0b8:	mov	x0, #0x0                   	// #0
  40b0bc:	bl	401ae0 <dcgettext@plt>
  40b0c0:	bl	411cb8 <ferror@plt+0x100c8>
  40b0c4:	b	40ae34 <ferror@plt+0x9244>
  40b0c8:	stp	x29, x30, [sp, #-48]!
  40b0cc:	adrp	x2, 466000 <ferror@plt+0x64410>
  40b0d0:	mov	x29, sp
  40b0d4:	stp	x19, x20, [sp, #16]
  40b0d8:	mov	x20, x0
  40b0dc:	ldr	w19, [x2, #3624]
  40b0e0:	stp	x21, x22, [sp, #32]
  40b0e4:	mov	x21, x1
  40b0e8:	lsl	w19, w19, #3
  40b0ec:	cmp	w19, #0x7
  40b0f0:	b.le	40b110 <ferror@plt+0x9520>
  40b0f4:	mov	w22, w19
  40b0f8:	sub	w22, w22, #0x8
  40b0fc:	mov	w0, #0x9                   	// #9
  40b100:	bl	412978 <ferror@plt+0x10d88>
  40b104:	cmp	w22, #0x7
  40b108:	b.gt	40b0f8 <ferror@plt+0x9508>
  40b10c:	and	w19, w19, #0x7
  40b110:	cmp	w19, #0x0
  40b114:	b.le	40b128 <ferror@plt+0x9538>
  40b118:	mov	w0, #0x20                  	// #32
  40b11c:	bl	412978 <ferror@plt+0x10d88>
  40b120:	subs	w19, w19, #0x1
  40b124:	b.ne	40b118 <ferror@plt+0x9528>  // b.any
  40b128:	mov	x1, x21
  40b12c:	mov	x0, x20
  40b130:	bl	412918 <ferror@plt+0x10d28>
  40b134:	ldp	x19, x20, [sp, #16]
  40b138:	adrp	x0, 426000 <ferror@plt+0x24410>
  40b13c:	ldp	x21, x22, [sp, #32]
  40b140:	add	x0, x0, #0xba0
  40b144:	ldp	x29, x30, [sp], #48
  40b148:	b	412988 <ferror@plt+0x10d98>
  40b14c:	nop
  40b150:	stp	x29, x30, [sp, #-48]!
  40b154:	adrp	x1, 466000 <ferror@plt+0x64410>
  40b158:	mov	x29, sp
  40b15c:	stp	x19, x20, [sp, #16]
  40b160:	mov	x20, x0
  40b164:	ldr	w19, [x1, #3624]
  40b168:	lsl	w19, w19, #3
  40b16c:	cmp	w19, #0x7
  40b170:	b.le	40b19c <ferror@plt+0x95ac>
  40b174:	str	x21, [sp, #32]
  40b178:	mov	w21, w19
  40b17c:	nop
  40b180:	sub	w21, w21, #0x8
  40b184:	mov	w0, #0x9                   	// #9
  40b188:	bl	412978 <ferror@plt+0x10d88>
  40b18c:	cmp	w21, #0x7
  40b190:	b.gt	40b180 <ferror@plt+0x9590>
  40b194:	ldr	x21, [sp, #32]
  40b198:	and	w19, w19, #0x7
  40b19c:	cmp	w19, #0x0
  40b1a0:	b.le	40b1b8 <ferror@plt+0x95c8>
  40b1a4:	nop
  40b1a8:	mov	w0, #0x20                  	// #32
  40b1ac:	bl	412978 <ferror@plt+0x10d88>
  40b1b0:	subs	w19, w19, #0x1
  40b1b4:	b.ne	40b1a8 <ferror@plt+0x95b8>  // b.any
  40b1b8:	mov	x0, x20
  40b1bc:	ldp	x19, x20, [sp, #16]
  40b1c0:	ldp	x29, x30, [sp], #48
  40b1c4:	b	412988 <ferror@plt+0x10d98>
  40b1c8:	stp	x29, x30, [sp, #-176]!
  40b1cc:	mov	x29, sp
  40b1d0:	stp	x23, x24, [sp, #48]
  40b1d4:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40b1d8:	stp	x19, x20, [sp, #16]
  40b1dc:	adrp	x19, 466000 <ferror@plt+0x64410>
  40b1e0:	stp	x21, x22, [sp, #32]
  40b1e4:	stp	x25, x26, [sp, #64]
  40b1e8:	stp	x27, x28, [sp, #80]
  40b1ec:	bl	412ae0 <ferror@plt+0x10ef0>
  40b1f0:	ldr	w0, [x23, #4036]
  40b1f4:	mov	w1, #0x1                   	// #1
  40b1f8:	str	w1, [x19, #3624]
  40b1fc:	cbz	w0, 40ccf0 <ferror@plt+0xb100>
  40b200:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40b204:	str	x0, [sp, #120]
  40b208:	ldr	w0, [x0, #2712]
  40b20c:	cbz	w0, 40bad0 <ferror@plt+0x9ee0>
  40b210:	mov	w0, #0x9                   	// #9
  40b214:	bl	412978 <ferror@plt+0x10d88>
  40b218:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b21c:	add	x0, x0, #0x9c8
  40b220:	bl	412988 <ferror@plt+0x10d98>
  40b224:	bl	412ae0 <ferror@plt+0x10ef0>
  40b228:	ldr	x0, [sp, #120]
  40b22c:	ldr	w0, [x0, #2712]
  40b230:	cbz	w0, 40b434 <ferror@plt+0x9844>
  40b234:	ldr	w20, [x19, #3624]
  40b238:	ldr	w0, [x23, #4036]
  40b23c:	lsl	w20, w20, #3
  40b240:	cmp	w20, #0x7
  40b244:	cbz	w0, 40ba88 <ferror@plt+0x9e98>
  40b248:	b.le	40b268 <ferror@plt+0x9678>
  40b24c:	mov	w21, w20
  40b250:	sub	w21, w21, #0x8
  40b254:	mov	w0, #0x9                   	// #9
  40b258:	bl	412978 <ferror@plt+0x10d88>
  40b25c:	cmp	w21, #0x7
  40b260:	b.gt	40b250 <ferror@plt+0x9660>
  40b264:	and	w20, w20, #0x7
  40b268:	cmp	w20, #0x0
  40b26c:	b.le	40b280 <ferror@plt+0x9690>
  40b270:	mov	w0, #0x20                  	// #32
  40b274:	bl	412978 <ferror@plt+0x10d88>
  40b278:	subs	w20, w20, #0x1
  40b27c:	b.ne	40b270 <ferror@plt+0x9680>  // b.any
  40b280:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b284:	add	x0, x0, #0xa20
  40b288:	bl	412988 <ferror@plt+0x10d98>
  40b28c:	ldr	w20, [x19, #3624]
  40b290:	add	w20, w20, #0x1
  40b294:	str	w20, [x19, #3624]
  40b298:	lsl	w20, w20, #3
  40b29c:	cmp	w20, #0x7
  40b2a0:	b.le	40b2c0 <ferror@plt+0x96d0>
  40b2a4:	mov	w21, w20
  40b2a8:	sub	w21, w21, #0x8
  40b2ac:	mov	w0, #0x9                   	// #9
  40b2b0:	bl	412978 <ferror@plt+0x10d88>
  40b2b4:	cmp	w21, #0x7
  40b2b8:	b.gt	40b2a8 <ferror@plt+0x96b8>
  40b2bc:	and	w20, w20, #0x7
  40b2c0:	cmp	w20, #0x0
  40b2c4:	b.le	40b2d8 <ferror@plt+0x96e8>
  40b2c8:	mov	w0, #0x20                  	// #32
  40b2cc:	bl	412978 <ferror@plt+0x10d88>
  40b2d0:	subs	w20, w20, #0x1
  40b2d4:	b.ne	40b2c8 <ferror@plt+0x96d8>  // b.any
  40b2d8:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b2dc:	add	x0, x0, #0xa78
  40b2e0:	bl	412988 <ferror@plt+0x10d98>
  40b2e4:	ldr	w20, [x19, #3624]
  40b2e8:	ldr	w0, [x23, #4036]
  40b2ec:	sub	w20, w20, #0x1
  40b2f0:	str	w20, [x19, #3624]
  40b2f4:	cbz	w0, 40d7f0 <ferror@plt+0xbc00>
  40b2f8:	lsl	w20, w20, #3
  40b2fc:	cmp	w20, #0x7
  40b300:	b.le	40b320 <ferror@plt+0x9730>
  40b304:	mov	w21, w20
  40b308:	sub	w21, w21, #0x8
  40b30c:	mov	w0, #0x9                   	// #9
  40b310:	bl	412978 <ferror@plt+0x10d88>
  40b314:	cmp	w21, #0x7
  40b318:	b.gt	40b308 <ferror@plt+0x9718>
  40b31c:	and	w20, w20, #0x7
  40b320:	cmp	w20, #0x0
  40b324:	b.le	40b338 <ferror@plt+0x9748>
  40b328:	mov	w0, #0x20                  	// #32
  40b32c:	bl	412978 <ferror@plt+0x10d88>
  40b330:	subs	w20, w20, #0x1
  40b334:	b.ne	40b328 <ferror@plt+0x9738>  // b.any
  40b338:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b33c:	add	x0, x0, #0xab0
  40b340:	bl	412988 <ferror@plt+0x10d98>
  40b344:	ldr	w20, [x19, #3624]
  40b348:	lsl	w20, w20, #3
  40b34c:	cmp	w20, #0x7
  40b350:	mov	w21, w20
  40b354:	b.le	40b370 <ferror@plt+0x9780>
  40b358:	sub	w21, w21, #0x8
  40b35c:	mov	w0, #0x9                   	// #9
  40b360:	bl	412978 <ferror@plt+0x10d88>
  40b364:	cmp	w21, #0x7
  40b368:	b.gt	40b358 <ferror@plt+0x9768>
  40b36c:	and	w20, w20, #0x7
  40b370:	cmp	w20, #0x0
  40b374:	b.le	40b388 <ferror@plt+0x9798>
  40b378:	mov	w0, #0x20                  	// #32
  40b37c:	bl	412978 <ferror@plt+0x10d88>
  40b380:	subs	w20, w20, #0x1
  40b384:	b.ne	40b378 <ferror@plt+0x9788>  // b.any
  40b388:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b38c:	add	x0, x0, #0xb18
  40b390:	bl	412988 <ferror@plt+0x10d98>
  40b394:	ldr	w20, [x19, #3624]
  40b398:	lsl	w20, w20, #3
  40b39c:	cmp	w20, #0x7
  40b3a0:	mov	w21, w20
  40b3a4:	b.le	40b3c0 <ferror@plt+0x97d0>
  40b3a8:	sub	w21, w21, #0x8
  40b3ac:	mov	w0, #0x9                   	// #9
  40b3b0:	bl	412978 <ferror@plt+0x10d88>
  40b3b4:	cmp	w21, #0x7
  40b3b8:	b.gt	40b3a8 <ferror@plt+0x97b8>
  40b3bc:	and	w20, w20, #0x7
  40b3c0:	cmp	w20, #0x0
  40b3c4:	b.le	40b3d8 <ferror@plt+0x97e8>
  40b3c8:	mov	w0, #0x20                  	// #32
  40b3cc:	bl	412978 <ferror@plt+0x10d88>
  40b3d0:	subs	w20, w20, #0x1
  40b3d4:	b.ne	40b3c8 <ferror@plt+0x97d8>  // b.any
  40b3d8:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b3dc:	add	x0, x0, #0xb40
  40b3e0:	bl	412988 <ferror@plt+0x10d98>
  40b3e4:	ldr	w20, [x19, #3624]
  40b3e8:	lsl	w20, w20, #3
  40b3ec:	cmp	w20, #0x7
  40b3f0:	mov	w21, w20
  40b3f4:	b.le	40b410 <ferror@plt+0x9820>
  40b3f8:	sub	w21, w21, #0x8
  40b3fc:	mov	w0, #0x9                   	// #9
  40b400:	bl	412978 <ferror@plt+0x10d88>
  40b404:	cmp	w21, #0x7
  40b408:	b.gt	40b3f8 <ferror@plt+0x9808>
  40b40c:	and	w20, w20, #0x7
  40b410:	cmp	w20, #0x0
  40b414:	b.le	40b428 <ferror@plt+0x9838>
  40b418:	mov	w0, #0x20                  	// #32
  40b41c:	bl	412978 <ferror@plt+0x10d88>
  40b420:	subs	w20, w20, #0x1
  40b424:	b.ne	40b418 <ferror@plt+0x9828>  // b.any
  40b428:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b42c:	add	x0, x0, #0xb78
  40b430:	bl	412988 <ferror@plt+0x10d98>
  40b434:	str	wzr, [x19, #3624]
  40b438:	bl	412ae0 <ferror@plt+0x10ef0>
  40b43c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40b440:	adrp	x22, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40b444:	ldr	w1, [x0, #680]
  40b448:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b44c:	add	x0, x0, #0xbe8
  40b450:	bl	4128c8 <ferror@plt+0x10cd8>
  40b454:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40b458:	ldr	w1, [x0, #680]
  40b45c:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b460:	add	x0, x0, #0xc08
  40b464:	add	w1, w1, #0x1
  40b468:	bl	4128c8 <ferror@plt+0x10cd8>
  40b46c:	ldr	w0, [x22, #2740]
  40b470:	cbz	w0, 40ccfc <ferror@plt+0xb10c>
  40b474:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40b478:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b47c:	mov	w1, #0x7ffd                	// #32765
  40b480:	ldr	w0, [x0, #3124]
  40b484:	ldr	w2, [x2, #2536]
  40b488:	add	w0, w0, w2
  40b48c:	cmp	w0, w1
  40b490:	b.gt	40ba7c <ferror@plt+0x9e8c>
  40b494:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40b498:	adrp	x0, 425000 <ferror@plt+0x23410>
  40b49c:	adrp	x21, 425000 <ferror@plt+0x23410>
  40b4a0:	add	x0, x0, #0xfd0
  40b4a4:	ldr	w1, [x1, #2740]
  40b4a8:	add	x21, x21, #0xfc0
  40b4ac:	cmp	w1, #0x0
  40b4b0:	csel	x21, x21, x0, ne  // ne = any
  40b4b4:	str	wzr, [x19, #3624]
  40b4b8:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b4bc:	add	x0, x0, #0xc28
  40b4c0:	bl	412988 <ferror@plt+0x10d98>
  40b4c4:	ldr	w20, [x19, #3624]
  40b4c8:	add	w20, w20, #0x1
  40b4cc:	str	w20, [x19, #3624]
  40b4d0:	lsl	w20, w20, #3
  40b4d4:	cmp	w20, #0x7
  40b4d8:	b.le	40b4f8 <ferror@plt+0x9908>
  40b4dc:	mov	w25, w20
  40b4e0:	sub	w25, w25, #0x8
  40b4e4:	mov	w0, #0x9                   	// #9
  40b4e8:	bl	412978 <ferror@plt+0x10d88>
  40b4ec:	cmp	w25, #0x7
  40b4f0:	b.gt	40b4e0 <ferror@plt+0x98f0>
  40b4f4:	and	w20, w20, #0x7
  40b4f8:	cmp	w20, #0x0
  40b4fc:	b.le	40b510 <ferror@plt+0x9920>
  40b500:	mov	w0, #0x20                  	// #32
  40b504:	bl	412978 <ferror@plt+0x10d88>
  40b508:	subs	w20, w20, #0x1
  40b50c:	b.ne	40b500 <ferror@plt+0x9910>  // b.any
  40b510:	adrp	x25, 437000 <ferror@plt+0x35410>
  40b514:	add	x0, x25, #0x998
  40b518:	str	x0, [sp, #144]
  40b51c:	bl	412988 <ferror@plt+0x10d98>
  40b520:	ldr	w20, [x19, #3624]
  40b524:	lsl	w20, w20, #3
  40b528:	cmp	w20, #0x7
  40b52c:	mov	w27, w20
  40b530:	b.le	40b550 <ferror@plt+0x9960>
  40b534:	nop
  40b538:	sub	w27, w27, #0x8
  40b53c:	mov	w0, #0x9                   	// #9
  40b540:	bl	412978 <ferror@plt+0x10d88>
  40b544:	cmp	w27, #0x7
  40b548:	b.gt	40b538 <ferror@plt+0x9948>
  40b54c:	and	w20, w20, #0x7
  40b550:	cmp	w20, #0x0
  40b554:	b.le	40b568 <ferror@plt+0x9978>
  40b558:	mov	w0, #0x20                  	// #32
  40b55c:	bl	412978 <ferror@plt+0x10d88>
  40b560:	subs	w20, w20, #0x1
  40b564:	b.ne	40b558 <ferror@plt+0x9968>  // b.any
  40b568:	mov	x1, x21
  40b56c:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b570:	adrp	x27, 426000 <ferror@plt+0x24410>
  40b574:	add	x0, x0, #0xc40
  40b578:	add	x27, x27, #0xba0
  40b57c:	bl	412918 <ferror@plt+0x10d28>
  40b580:	mov	x0, x27
  40b584:	bl	412988 <ferror@plt+0x10d98>
  40b588:	ldr	w20, [x19, #3624]
  40b58c:	lsl	w20, w20, #3
  40b590:	cmp	w20, #0x7
  40b594:	mov	w28, w20
  40b598:	b.le	40b5b8 <ferror@plt+0x99c8>
  40b59c:	nop
  40b5a0:	sub	w28, w28, #0x8
  40b5a4:	mov	w0, #0x9                   	// #9
  40b5a8:	bl	412978 <ferror@plt+0x10d88>
  40b5ac:	cmp	w28, #0x7
  40b5b0:	b.gt	40b5a0 <ferror@plt+0x99b0>
  40b5b4:	and	w20, w20, #0x7
  40b5b8:	cmp	w20, #0x0
  40b5bc:	b.le	40b5d0 <ferror@plt+0x99e0>
  40b5c0:	mov	w0, #0x20                  	// #32
  40b5c4:	bl	412978 <ferror@plt+0x10d88>
  40b5c8:	subs	w20, w20, #0x1
  40b5cc:	b.ne	40b5c0 <ferror@plt+0x99d0>  // b.any
  40b5d0:	mov	x1, x21
  40b5d4:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b5d8:	add	x0, x0, #0xc50
  40b5dc:	bl	412918 <ferror@plt+0x10d28>
  40b5e0:	mov	x0, x27
  40b5e4:	bl	412988 <ferror@plt+0x10d98>
  40b5e8:	ldr	w20, [x19, #3624]
  40b5ec:	lsl	w20, w20, #3
  40b5f0:	cmp	w20, #0x7
  40b5f4:	mov	w21, w20
  40b5f8:	b.le	40b618 <ferror@plt+0x9a28>
  40b5fc:	nop
  40b600:	sub	w21, w21, #0x8
  40b604:	mov	w0, #0x9                   	// #9
  40b608:	bl	412978 <ferror@plt+0x10d88>
  40b60c:	cmp	w21, #0x7
  40b610:	b.gt	40b600 <ferror@plt+0x9a10>
  40b614:	and	w20, w20, #0x7
  40b618:	cmp	w20, #0x0
  40b61c:	b.le	40b630 <ferror@plt+0x9a40>
  40b620:	mov	w0, #0x20                  	// #32
  40b624:	bl	412978 <ferror@plt+0x10d88>
  40b628:	subs	w20, w20, #0x1
  40b62c:	b.ne	40b620 <ferror@plt+0x9a30>  // b.any
  40b630:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b634:	add	x0, x0, #0xc60
  40b638:	bl	412988 <ferror@plt+0x10d98>
  40b63c:	ldr	w0, [x19, #3624]
  40b640:	sub	w0, w0, #0x1
  40b644:	str	w0, [x19, #3624]
  40b648:	ldr	w0, [x22, #2740]
  40b64c:	cbnz	w0, 40cccc <ferror@plt+0xb0dc>
  40b650:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b654:	str	x0, [sp, #136]
  40b658:	ldr	w0, [x0, #2532]
  40b65c:	cbz	w0, 40c980 <ferror@plt+0xad90>
  40b660:	bl	408170 <ferror@plt+0x6580>
  40b664:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40b668:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40b66c:	str	x1, [sp, #112]
  40b670:	ldrb	w0, [x0, #3164]
  40b674:	cbnz	w0, 40de90 <ferror@plt+0xc2a0>
  40b678:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b67c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b680:	ldr	w0, [x0, #2616]
  40b684:	cbnz	w0, 40c99c <ferror@plt+0xadac>
  40b688:	add	x1, x1, #0xda8
  40b68c:	adrp	x0, 435000 <ferror@plt+0x33410>
  40b690:	add	x0, x0, #0x788
  40b694:	stp	x0, x1, [sp, #160]
  40b698:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40b69c:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40b6a0:	ldr	w0, [x0, #3204]
  40b6a4:	cmp	w0, #0x0
  40b6a8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b6ac:	str	x0, [sp, #128]
  40b6b0:	b.le	40bbe0 <ferror@plt+0x9ff0>
  40b6b4:	ldr	w0, [x0, #2864]
  40b6b8:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40b6bc:	cbnz	w0, 40bbe0 <ferror@plt+0x9ff0>
  40b6c0:	ldr	w0, [x21, #3144]
  40b6c4:	cbnz	w0, 40b6d4 <ferror@plt+0x9ae4>
  40b6c8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40b6cc:	ldr	w0, [x0, #1436]
  40b6d0:	cbz	w0, 40bb38 <ferror@plt+0x9f48>
  40b6d4:	adrp	x25, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b6d8:	ldr	x0, [x25, #2608]
  40b6dc:	cbz	x0, 40b84c <ferror@plt+0x9c5c>
  40b6e0:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b6e4:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b6e8:	adrp	x3, 427000 <ferror@plt+0x25410>
  40b6ec:	add	x3, x3, #0x860
  40b6f0:	ldrb	w1, [x1, #2544]
  40b6f4:	adrp	x0, 427000 <ferror@plt+0x25410>
  40b6f8:	ldr	w2, [x26, #2596]
  40b6fc:	add	x0, x0, #0x890
  40b700:	cmp	w1, #0x0
  40b704:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b708:	csel	x0, x3, x0, ne  // ne = any
  40b70c:	add	w2, w2, #0x1
  40b710:	add	x1, x1, #0xef0
  40b714:	bl	412958 <ferror@plt+0x10d68>
  40b718:	ldr	w1, [x22, #2740]
  40b71c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40b720:	adrp	x2, 427000 <ferror@plt+0x25410>
  40b724:	add	x0, x0, #0xfc0
  40b728:	cmp	w1, #0x0
  40b72c:	add	x2, x2, #0x8b8
  40b730:	csel	x2, x2, x0, ne  // ne = any
  40b734:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b738:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b73c:	add	x1, x1, #0xf00
  40b740:	add	x0, x0, #0x170
  40b744:	bl	401ed0 <ferror@plt+0x2e0>
  40b748:	mov	x1, #0x18                  	// #24
  40b74c:	mov	x0, #0x1                   	// #1
  40b750:	bl	401920 <calloc@plt>
  40b754:	mov	x20, x0
  40b758:	mov	w1, #0x7                   	// #7
  40b75c:	str	x0, [sp, #152]
  40b760:	bl	419728 <ferror@plt+0x17b38>
  40b764:	ldr	w0, [x22, #2740]
  40b768:	cbz	w0, 40b778 <ferror@plt+0x9b88>
  40b76c:	ldrh	w0, [x20, #2]
  40b770:	orr	w0, w0, #0x8
  40b774:	strh	w0, [x20, #2]
  40b778:	ldr	x20, [sp, #152]
  40b77c:	mov	x1, #0x4                   	// #4
  40b780:	ldr	w0, [x26, #2596]
  40b784:	add	w0, w0, #0x1
  40b788:	str	w0, [x20, #8]
  40b78c:	bl	401920 <calloc@plt>
  40b790:	str	x0, [x20, #16]
  40b794:	ldr	w1, [x26, #2596]
  40b798:	str	x0, [sp, #104]
  40b79c:	cmp	w1, #0x0
  40b7a0:	b.le	40b82c <ferror@plt+0x9c3c>
  40b7a4:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b7a8:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40b7ac:	adrp	x27, 426000 <ferror@plt+0x24410>
  40b7b0:	add	x24, x3, #0xa24
  40b7b4:	add	x26, x5, #0xab4
  40b7b8:	add	x27, x27, #0xcb8
  40b7bc:	mov	x20, #0x1                   	// #1
  40b7c0:	adrp	x28, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b7c4:	b	40b7f4 <ferror@plt+0x9c04>
  40b7c8:	ldr	x1, [x28, #456]
  40b7cc:	ldr	w1, [x1, x20, lsl #2]
  40b7d0:	bl	4128c8 <ferror@plt+0x10cd8>
  40b7d4:	ldr	x1, [x28, #456]
  40b7d8:	ldr	x2, [sp, #104]
  40b7dc:	ldr	w1, [x1, x20, lsl #2]
  40b7e0:	ldr	w0, [x24]
  40b7e4:	str	w1, [x2, x20, lsl #2]
  40b7e8:	add	x20, x20, #0x1
  40b7ec:	cmp	w0, w20
  40b7f0:	b.lt	40b82c <ferror@plt+0x9c3c>  // b.tstop
  40b7f4:	ldr	w1, [x26]
  40b7f8:	mov	x0, x27
  40b7fc:	cbnz	w1, 40b7c8 <ferror@plt+0x9bd8>
  40b800:	ldr	x0, [x25, #2608]
  40b804:	ldr	w0, [x0, x20, lsl #2]
  40b808:	bl	412610 <ferror@plt+0x10a20>
  40b80c:	ldr	x1, [x25, #2608]
  40b810:	ldr	x2, [sp, #104]
  40b814:	ldr	w1, [x1, x20, lsl #2]
  40b818:	ldr	w0, [x24]
  40b81c:	str	w1, [x2, x20, lsl #2]
  40b820:	add	x20, x20, #0x1
  40b824:	cmp	w0, w20
  40b828:	b.ge	40b7f4 <ferror@plt+0x9c04>  // b.tcont
  40b82c:	bl	411b68 <ferror@plt+0xff78>
  40b830:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40b834:	ldrb	w0, [x0, #3164]
  40b838:	cbnz	w0, 40d858 <ferror@plt+0xbc68>
  40b83c:	ldr	x0, [sp, #152]
  40b840:	bl	419748 <ferror@plt+0x17b58>
  40b844:	ldr	w0, [x21, #3144]
  40b848:	cbz	w0, 40bbf4 <ferror@plt+0xa004>
  40b84c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40b850:	mov	x24, x0
  40b854:	ldr	w0, [x24, #1416]
  40b858:	cbz	w0, 40b8ec <ferror@plt+0x9cfc>
  40b85c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40b860:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40b864:	ldr	w0, [x0, #2740]
  40b868:	ldrb	w1, [x1, #2544]
  40b86c:	cmp	w1, #0x0
  40b870:	cbz	w0, 40d840 <ferror@plt+0xbc50>
  40b874:	adrp	x1, 426000 <ferror@plt+0x24410>
  40b878:	adrp	x0, 426000 <ferror@plt+0x24410>
  40b87c:	add	x1, x1, #0xdb8
  40b880:	add	x0, x0, #0xd58
  40b884:	csel	x0, x0, x1, ne  // ne = any
  40b888:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40b88c:	ldr	w2, [x1, #680]
  40b890:	adrp	x1, 427000 <ferror@plt+0x25410>
  40b894:	add	x1, x1, #0xfa0
  40b898:	bl	412958 <ferror@plt+0x10d68>
  40b89c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40b8a0:	ldr	w0, [x0, #680]
  40b8a4:	cmp	w0, #0x1
  40b8a8:	b.le	40b8e8 <ferror@plt+0x9cf8>
  40b8ac:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40b8b0:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40b8b4:	add	x28, x3, #0x2a8
  40b8b8:	add	x25, x1, #0x2d0
  40b8bc:	mov	x27, #0x4                   	// #4
  40b8c0:	mov	w20, #0x1                   	// #1
  40b8c4:	nop
  40b8c8:	ldr	x0, [x25]
  40b8cc:	add	w20, w20, #0x1
  40b8d0:	ldr	w0, [x0, x27]
  40b8d4:	add	x27, x27, #0x4
  40b8d8:	bl	412610 <ferror@plt+0x10a20>
  40b8dc:	ldr	w0, [x28]
  40b8e0:	cmp	w0, w20
  40b8e4:	b.gt	40b8c8 <ferror@plt+0x9cd8>
  40b8e8:	bl	411b68 <ferror@plt+0xff78>
  40b8ec:	ldr	x0, [sp, #128]
  40b8f0:	ldr	w0, [x0, #2864]
  40b8f4:	cbz	w0, 40bce0 <ferror@plt+0xa0f0>
  40b8f8:	adrp	x0, 426000 <ferror@plt+0x24410>
  40b8fc:	add	x0, x0, #0x7a0
  40b900:	bl	412988 <ferror@plt+0x10d98>
  40b904:	ldr	w0, [x21, #3144]
  40b908:	cbnz	w0, 40b918 <ferror@plt+0x9d28>
  40b90c:	adrp	x27, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40b910:	ldr	w0, [x27, #1436]
  40b914:	cbz	w0, 40da48 <ferror@plt+0xbe58>
  40b918:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40b91c:	ldr	w0, [x20, #2484]
  40b920:	cbz	w0, 40b944 <ferror@plt+0x9d54>
  40b924:	mov	w1, #0x2000                	// #8192
  40b928:	adrp	x0, 428000 <ferror@plt+0x26410>
  40b92c:	add	x0, x0, #0x88
  40b930:	bl	412900 <ferror@plt+0x10d10>
  40b934:	adrp	x0, 428000 <ferror@plt+0x26410>
  40b938:	mov	w1, #0x4000                	// #16384
  40b93c:	add	x0, x0, #0xa8
  40b940:	bl	412900 <ferror@plt+0x10d10>
  40b944:	adrp	x0, 428000 <ferror@plt+0x26410>
  40b948:	add	x0, x0, #0xd0
  40b94c:	bl	412988 <ferror@plt+0x10d98>
  40b950:	adrp	x0, 428000 <ferror@plt+0x26410>
  40b954:	add	x0, x0, #0xe8
  40b958:	bl	412988 <ferror@plt+0x10d98>
  40b95c:	adrp	x0, 428000 <ferror@plt+0x26410>
  40b960:	add	x0, x0, #0xf0
  40b964:	bl	412988 <ferror@plt+0x10d98>
  40b968:	adrp	x0, 428000 <ferror@plt+0x26410>
  40b96c:	add	x0, x0, #0x138
  40b970:	bl	412988 <ferror@plt+0x10d98>
  40b974:	ldr	w0, [x20, #2484]
  40b978:	cbnz	w0, 40de58 <ferror@plt+0xc268>
  40b97c:	adrp	x0, 428000 <ferror@plt+0x26410>
  40b980:	add	x0, x0, #0x258
  40b984:	bl	412988 <ferror@plt+0x10d98>
  40b988:	adrp	x0, 428000 <ferror@plt+0x26410>
  40b98c:	add	x0, x0, #0x270
  40b990:	bl	412988 <ferror@plt+0x10d98>
  40b994:	adrp	x0, 441000 <ferror@plt+0x3f410>
  40b998:	add	x0, x0, #0x100
  40b99c:	mov	x26, x0
  40b9a0:	bl	412988 <ferror@plt+0x10d98>
  40b9a4:	adrp	x0, 426000 <ferror@plt+0x24410>
  40b9a8:	add	x0, x0, #0x808
  40b9ac:	bl	412988 <ferror@plt+0x10d98>
  40b9b0:	ldr	w20, [x19, #3624]
  40b9b4:	ldr	w0, [x23, #4036]
  40b9b8:	lsl	w20, w20, #3
  40b9bc:	cbz	w0, 40bd2c <ferror@plt+0xa13c>
  40b9c0:	ldr	w1, [x21, #3144]
  40b9c4:	ldr	x0, [sp, #120]
  40b9c8:	ldr	w0, [x0, #2712]
  40b9cc:	cbnz	w1, 40bea4 <ferror@plt+0xa2b4>
  40b9d0:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40b9d4:	ldr	w1, [x1, #1436]
  40b9d8:	cbz	w0, 40be18 <ferror@plt+0xa228>
  40b9dc:	cbnz	w1, 40bea8 <ferror@plt+0xa2b8>
  40b9e0:	cmp	w20, #0x7
  40b9e4:	b.le	40ba08 <ferror@plt+0x9e18>
  40b9e8:	mov	w27, w20
  40b9ec:	nop
  40b9f0:	sub	w27, w27, #0x8
  40b9f4:	mov	w0, #0x9                   	// #9
  40b9f8:	bl	412978 <ferror@plt+0x10d88>
  40b9fc:	cmp	w27, #0x7
  40ba00:	b.gt	40b9f0 <ferror@plt+0x9e00>
  40ba04:	and	w20, w20, #0x7
  40ba08:	cmp	w20, #0x0
  40ba0c:	b.le	40ba20 <ferror@plt+0x9e30>
  40ba10:	mov	w0, #0x20                  	// #32
  40ba14:	bl	412978 <ferror@plt+0x10d88>
  40ba18:	subs	w20, w20, #0x1
  40ba1c:	b.ne	40ba10 <ferror@plt+0x9e20>  // b.any
  40ba20:	adrp	x0, 428000 <ferror@plt+0x26410>
  40ba24:	add	x0, x0, #0x328
  40ba28:	bl	412988 <ferror@plt+0x10d98>
  40ba2c:	ldr	w20, [x19, #3624]
  40ba30:	lsl	w20, w20, #3
  40ba34:	cmp	w20, #0x7
  40ba38:	mov	w27, w20
  40ba3c:	b.le	40ba58 <ferror@plt+0x9e68>
  40ba40:	sub	w27, w27, #0x8
  40ba44:	mov	w0, #0x9                   	// #9
  40ba48:	bl	412978 <ferror@plt+0x10d88>
  40ba4c:	cmp	w27, #0x7
  40ba50:	b.gt	40ba40 <ferror@plt+0x9e50>
  40ba54:	and	w20, w20, #0x7
  40ba58:	cmp	w20, #0x0
  40ba5c:	b.le	40ba70 <ferror@plt+0x9e80>
  40ba60:	mov	w0, #0x20                  	// #32
  40ba64:	bl	412978 <ferror@plt+0x10d88>
  40ba68:	subs	w20, w20, #0x1
  40ba6c:	b.ne	40ba60 <ferror@plt+0x9e70>  // b.any
  40ba70:	adrp	x0, 428000 <ferror@plt+0x26410>
  40ba74:	add	x0, x0, #0x348
  40ba78:	b	40be90 <ferror@plt+0xa2a0>
  40ba7c:	adrp	x21, 425000 <ferror@plt+0x23410>
  40ba80:	add	x21, x21, #0xfc0
  40ba84:	b	40b4b4 <ferror@plt+0x98c4>
  40ba88:	b.le	40baa8 <ferror@plt+0x9eb8>
  40ba8c:	mov	w21, w20
  40ba90:	sub	w21, w21, #0x8
  40ba94:	mov	w0, #0x9                   	// #9
  40ba98:	bl	412978 <ferror@plt+0x10d88>
  40ba9c:	cmp	w21, #0x7
  40baa0:	b.gt	40ba90 <ferror@plt+0x9ea0>
  40baa4:	and	w20, w20, #0x7
  40baa8:	cmp	w20, #0x0
  40baac:	b.le	40bac0 <ferror@plt+0x9ed0>
  40bab0:	mov	w0, #0x20                  	// #32
  40bab4:	bl	412978 <ferror@plt+0x10d88>
  40bab8:	subs	w20, w20, #0x1
  40babc:	b.ne	40bab0 <ferror@plt+0x9ec0>  // b.any
  40bac0:	adrp	x0, 427000 <ferror@plt+0x25410>
  40bac4:	add	x0, x0, #0xa58
  40bac8:	bl	412988 <ferror@plt+0x10d98>
  40bacc:	b	40b28c <ferror@plt+0x969c>
  40bad0:	mov	w0, #0x9                   	// #9
  40bad4:	bl	412978 <ferror@plt+0x10d88>
  40bad8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40badc:	add	x0, x0, #0xe88
  40bae0:	bl	412988 <ferror@plt+0x10d98>
  40bae4:	ldr	w20, [x19, #3624]
  40bae8:	lsl	w20, w20, #3
  40baec:	cmp	w20, #0x7
  40baf0:	mov	w21, w20
  40baf4:	b.le	40bb10 <ferror@plt+0x9f20>
  40baf8:	sub	w21, w21, #0x8
  40bafc:	mov	w0, #0x9                   	// #9
  40bb00:	bl	412978 <ferror@plt+0x10d88>
  40bb04:	cmp	w21, #0x7
  40bb08:	b.gt	40baf8 <ferror@plt+0x9f08>
  40bb0c:	and	w20, w20, #0x7
  40bb10:	cmp	w20, #0x0
  40bb14:	b.le	40bb28 <ferror@plt+0x9f38>
  40bb18:	mov	w0, #0x20                  	// #32
  40bb1c:	bl	412978 <ferror@plt+0x10d88>
  40bb20:	subs	w20, w20, #0x1
  40bb24:	b.ne	40bb18 <ferror@plt+0x9f28>  // b.any
  40bb28:	adrp	x0, 427000 <ferror@plt+0x25410>
  40bb2c:	add	x0, x0, #0x9f0
  40bb30:	bl	412988 <ferror@plt+0x10d98>
  40bb34:	b	40b224 <ferror@plt+0x9634>
  40bb38:	ldr	w20, [x19, #3624]
  40bb3c:	lsl	w20, w20, #3
  40bb40:	cmp	w20, #0x7
  40bb44:	b.le	40bb68 <ferror@plt+0x9f78>
  40bb48:	mov	w27, w20
  40bb4c:	nop
  40bb50:	sub	w27, w27, #0x8
  40bb54:	mov	w0, #0x9                   	// #9
  40bb58:	bl	412978 <ferror@plt+0x10d88>
  40bb5c:	cmp	w27, #0x7
  40bb60:	b.gt	40bb50 <ferror@plt+0x9f60>
  40bb64:	and	w20, w20, #0x7
  40bb68:	cmp	w20, #0x0
  40bb6c:	b.le	40bb80 <ferror@plt+0x9f90>
  40bb70:	mov	w0, #0x20                  	// #32
  40bb74:	bl	412978 <ferror@plt+0x10d88>
  40bb78:	subs	w20, w20, #0x1
  40bb7c:	b.ne	40bb70 <ferror@plt+0x9f80>  // b.any
  40bb80:	adrp	x0, 427000 <ferror@plt+0x25410>
  40bb84:	add	x0, x0, #0xe98
  40bb88:	bl	412988 <ferror@plt+0x10d98>
  40bb8c:	ldr	w20, [x19, #3624]
  40bb90:	lsl	w20, w20, #3
  40bb94:	cmp	w20, #0x7
  40bb98:	mov	w27, w20
  40bb9c:	b.le	40bbb8 <ferror@plt+0x9fc8>
  40bba0:	sub	w27, w27, #0x8
  40bba4:	mov	w0, #0x9                   	// #9
  40bba8:	bl	412978 <ferror@plt+0x10d88>
  40bbac:	cmp	w27, #0x7
  40bbb0:	b.gt	40bba0 <ferror@plt+0x9fb0>
  40bbb4:	and	w20, w20, #0x7
  40bbb8:	cmp	w20, #0x0
  40bbbc:	b.le	40bbd0 <ferror@plt+0x9fe0>
  40bbc0:	mov	w0, #0x20                  	// #32
  40bbc4:	bl	412978 <ferror@plt+0x10d88>
  40bbc8:	subs	w20, w20, #0x1
  40bbcc:	b.ne	40bbc0 <ferror@plt+0x9fd0>  // b.any
  40bbd0:	adrp	x0, 427000 <ferror@plt+0x25410>
  40bbd4:	add	x0, x0, #0xec8
  40bbd8:	bl	412988 <ferror@plt+0x10d98>
  40bbdc:	nop
  40bbe0:	adrp	x25, 468000 <stdin@@GLIBC_2.17+0x1300>
  40bbe4:	ldr	x0, [x25, #2608]
  40bbe8:	cbnz	x0, 40b6e0 <ferror@plt+0x9af0>
  40bbec:	ldr	w0, [x21, #3144]
  40bbf0:	cbnz	w0, 40b84c <ferror@plt+0x9c5c>
  40bbf4:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40bbf8:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40bbfc:	mov	x24, x1
  40bc00:	ldr	w0, [x0, #1436]
  40bc04:	cbnz	w0, 40b854 <ferror@plt+0x9c64>
  40bc08:	ldr	w20, [x19, #3624]
  40bc0c:	lsl	w20, w20, #3
  40bc10:	cmp	w20, #0x7
  40bc14:	b.le	40bc38 <ferror@plt+0xa048>
  40bc18:	mov	w27, w20
  40bc1c:	nop
  40bc20:	sub	w27, w27, #0x8
  40bc24:	mov	w0, #0x9                   	// #9
  40bc28:	bl	412978 <ferror@plt+0x10d88>
  40bc2c:	cmp	w27, #0x7
  40bc30:	b.gt	40bc20 <ferror@plt+0xa030>
  40bc34:	and	w20, w20, #0x7
  40bc38:	cmp	w20, #0x0
  40bc3c:	b.le	40bc50 <ferror@plt+0xa060>
  40bc40:	mov	w0, #0x20                  	// #32
  40bc44:	bl	412978 <ferror@plt+0x10d88>
  40bc48:	subs	w20, w20, #0x1
  40bc4c:	b.ne	40bc40 <ferror@plt+0xa050>  // b.any
  40bc50:	adrp	x24, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40bc54:	adrp	x0, 427000 <ferror@plt+0x25410>
  40bc58:	add	x0, x0, #0xf60
  40bc5c:	bl	412988 <ferror@plt+0x10d98>
  40bc60:	ldr	w20, [x19, #3624]
  40bc64:	adrp	x27, 43f000 <ferror@plt+0x3d410>
  40bc68:	ldr	w1, [x24, #1416]
  40bc6c:	add	x27, x27, #0xf68
  40bc70:	adrp	x0, 435000 <ferror@plt+0x33410>
  40bc74:	add	x0, x0, #0x748
  40bc78:	cmp	w1, #0x0
  40bc7c:	lsl	w20, w20, #3
  40bc80:	csel	x27, x0, x27, ne  // ne = any
  40bc84:	mov	w25, w20
  40bc88:	cmp	w20, #0x7
  40bc8c:	b.le	40bca8 <ferror@plt+0xa0b8>
  40bc90:	sub	w25, w25, #0x8
  40bc94:	mov	w0, #0x9                   	// #9
  40bc98:	bl	412978 <ferror@plt+0x10d88>
  40bc9c:	cmp	w25, #0x7
  40bca0:	b.gt	40bc90 <ferror@plt+0xa0a0>
  40bca4:	and	w20, w20, #0x7
  40bca8:	cmp	w20, #0x0
  40bcac:	b.le	40bcc0 <ferror@plt+0xa0d0>
  40bcb0:	mov	w0, #0x20                  	// #32
  40bcb4:	bl	412978 <ferror@plt+0x10d88>
  40bcb8:	subs	w20, w20, #0x1
  40bcbc:	b.ne	40bcb0 <ferror@plt+0xa0c0>  // b.any
  40bcc0:	mov	x1, x27
  40bcc4:	adrp	x0, 427000 <ferror@plt+0x25410>
  40bcc8:	add	x0, x0, #0xf80
  40bccc:	bl	412918 <ferror@plt+0x10d28>
  40bcd0:	adrp	x0, 426000 <ferror@plt+0x24410>
  40bcd4:	add	x0, x0, #0xba0
  40bcd8:	bl	412988 <ferror@plt+0x10d98>
  40bcdc:	b	40b854 <ferror@plt+0x9c64>
  40bce0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40bce4:	add	x0, x0, #0x288
  40bce8:	bl	412988 <ferror@plt+0x10d98>
  40bcec:	adrp	x0, 428000 <ferror@plt+0x26410>
  40bcf0:	add	x0, x0, #0x2c8
  40bcf4:	bl	412988 <ferror@plt+0x10d98>
  40bcf8:	adrp	x0, 43b000 <ferror@plt+0x39410>
  40bcfc:	add	x0, x0, #0x8f8
  40bd00:	bl	412988 <ferror@plt+0x10d98>
  40bd04:	adrp	x0, 428000 <ferror@plt+0x26410>
  40bd08:	add	x0, x0, #0x2f8
  40bd0c:	bl	412988 <ferror@plt+0x10d98>
  40bd10:	ldr	w20, [x19, #3624]
  40bd14:	adrp	x0, 441000 <ferror@plt+0x3f410>
  40bd18:	add	x0, x0, #0x100
  40bd1c:	mov	x26, x0
  40bd20:	ldr	w0, [x23, #4036]
  40bd24:	lsl	w20, w20, #3
  40bd28:	cbnz	w0, 40b9c0 <ferror@plt+0x9dd0>
  40bd2c:	cmp	w20, #0x7
  40bd30:	b.le	40bd50 <ferror@plt+0xa160>
  40bd34:	mov	w27, w20
  40bd38:	sub	w27, w27, #0x8
  40bd3c:	mov	w0, #0x9                   	// #9
  40bd40:	bl	412978 <ferror@plt+0x10d88>
  40bd44:	cmp	w27, #0x7
  40bd48:	b.gt	40bd38 <ferror@plt+0xa148>
  40bd4c:	and	w20, w20, #0x7
  40bd50:	cmp	w20, #0x0
  40bd54:	b.le	40bd68 <ferror@plt+0xa178>
  40bd58:	mov	w0, #0x20                  	// #32
  40bd5c:	bl	412978 <ferror@plt+0x10d88>
  40bd60:	subs	w20, w20, #0x1
  40bd64:	b.ne	40bd58 <ferror@plt+0xa168>  // b.any
  40bd68:	adrp	x0, 428000 <ferror@plt+0x26410>
  40bd6c:	add	x0, x0, #0x540
  40bd70:	bl	412988 <ferror@plt+0x10d98>
  40bd74:	ldr	w20, [x19, #3624]
  40bd78:	lsl	w20, w20, #3
  40bd7c:	cmp	w20, #0x7
  40bd80:	mov	w27, w20
  40bd84:	b.le	40bda0 <ferror@plt+0xa1b0>
  40bd88:	sub	w27, w27, #0x8
  40bd8c:	mov	w0, #0x9                   	// #9
  40bd90:	bl	412978 <ferror@plt+0x10d88>
  40bd94:	cmp	w27, #0x7
  40bd98:	b.gt	40bd88 <ferror@plt+0xa198>
  40bd9c:	and	w20, w20, #0x7
  40bda0:	cmp	w20, #0x0
  40bda4:	b.le	40bdb8 <ferror@plt+0xa1c8>
  40bda8:	mov	w0, #0x20                  	// #32
  40bdac:	bl	412978 <ferror@plt+0x10d88>
  40bdb0:	subs	w20, w20, #0x1
  40bdb4:	b.ne	40bda8 <ferror@plt+0xa1b8>  // b.any
  40bdb8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40bdbc:	add	x0, x0, #0x420
  40bdc0:	bl	412988 <ferror@plt+0x10d98>
  40bdc4:	ldr	w20, [x19, #3624]
  40bdc8:	lsl	w20, w20, #3
  40bdcc:	cmp	w20, #0x7
  40bdd0:	mov	w27, w20
  40bdd4:	b.le	40bdf0 <ferror@plt+0xa200>
  40bdd8:	sub	w27, w27, #0x8
  40bddc:	mov	w0, #0x9                   	// #9
  40bde0:	bl	412978 <ferror@plt+0x10d88>
  40bde4:	cmp	w27, #0x7
  40bde8:	b.gt	40bdd8 <ferror@plt+0xa1e8>
  40bdec:	and	w20, w20, #0x7
  40bdf0:	cmp	w20, #0x0
  40bdf4:	b.le	40be08 <ferror@plt+0xa218>
  40bdf8:	mov	w0, #0x20                  	// #32
  40bdfc:	bl	412978 <ferror@plt+0x10d88>
  40be00:	subs	w20, w20, #0x1
  40be04:	b.ne	40bdf8 <ferror@plt+0xa208>  // b.any
  40be08:	adrp	x0, 428000 <ferror@plt+0x26410>
  40be0c:	add	x0, x0, #0x518
  40be10:	bl	412988 <ferror@plt+0x10d98>
  40be14:	b	40c134 <ferror@plt+0xa544>
  40be18:	cbnz	w1, 40c890 <ferror@plt+0xaca0>
  40be1c:	cmp	w20, #0x7
  40be20:	b.le	40be40 <ferror@plt+0xa250>
  40be24:	mov	w27, w20
  40be28:	sub	w27, w27, #0x8
  40be2c:	mov	w0, #0x9                   	// #9
  40be30:	bl	412978 <ferror@plt+0x10d88>
  40be34:	cmp	w27, #0x7
  40be38:	b.gt	40be28 <ferror@plt+0xa238>
  40be3c:	and	w20, w20, #0x7
  40be40:	cmp	w20, #0x0
  40be44:	b.gt	40daf0 <ferror@plt+0xbf00>
  40be48:	adrp	x0, 428000 <ferror@plt+0x26410>
  40be4c:	add	x0, x0, #0x370
  40be50:	bl	412988 <ferror@plt+0x10d98>
  40be54:	ldr	w20, [x19, #3624]
  40be58:	lsl	w20, w20, #3
  40be5c:	cmp	w20, #0x7
  40be60:	mov	w27, w20
  40be64:	b.le	40be80 <ferror@plt+0xa290>
  40be68:	sub	w27, w27, #0x8
  40be6c:	mov	w0, #0x9                   	// #9
  40be70:	bl	412978 <ferror@plt+0x10d88>
  40be74:	cmp	w27, #0x7
  40be78:	b.gt	40be68 <ferror@plt+0xa278>
  40be7c:	and	w20, w20, #0x7
  40be80:	cmp	w20, #0x0
  40be84:	b.gt	40db14 <ferror@plt+0xbf24>
  40be88:	adrp	x0, 428000 <ferror@plt+0x26410>
  40be8c:	add	x0, x0, #0x390
  40be90:	bl	412988 <ferror@plt+0x10d98>
  40be94:	ldr	w20, [x19, #3624]
  40be98:	ldr	x0, [sp, #120]
  40be9c:	lsl	w20, w20, #3
  40bea0:	ldr	w0, [x0, #2712]
  40bea4:	cbz	w0, 40c890 <ferror@plt+0xaca0>
  40bea8:	cmp	w20, #0x7
  40beac:	b.le	40bed0 <ferror@plt+0xa2e0>
  40beb0:	mov	w27, w20
  40beb4:	nop
  40beb8:	sub	w27, w27, #0x8
  40bebc:	mov	w0, #0x9                   	// #9
  40bec0:	bl	412978 <ferror@plt+0x10d88>
  40bec4:	cmp	w27, #0x7
  40bec8:	b.gt	40beb8 <ferror@plt+0xa2c8>
  40becc:	and	w20, w20, #0x7
  40bed0:	cmp	w20, #0x0
  40bed4:	b.le	40bee8 <ferror@plt+0xa2f8>
  40bed8:	mov	w0, #0x20                  	// #32
  40bedc:	bl	412978 <ferror@plt+0x10d88>
  40bee0:	subs	w20, w20, #0x1
  40bee4:	b.ne	40bed8 <ferror@plt+0xa2e8>  // b.any
  40bee8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40beec:	add	x0, x0, #0x3b0
  40bef0:	bl	412988 <ferror@plt+0x10d98>
  40bef4:	ldr	w20, [x19, #3624]
  40bef8:	lsl	w20, w20, #3
  40befc:	cmp	w20, #0x7
  40bf00:	mov	w27, w20
  40bf04:	b.le	40bf20 <ferror@plt+0xa330>
  40bf08:	sub	w27, w27, #0x8
  40bf0c:	mov	w0, #0x9                   	// #9
  40bf10:	bl	412978 <ferror@plt+0x10d88>
  40bf14:	cmp	w27, #0x7
  40bf18:	b.gt	40bf08 <ferror@plt+0xa318>
  40bf1c:	and	w20, w20, #0x7
  40bf20:	cmp	w20, #0x0
  40bf24:	b.le	40bf38 <ferror@plt+0xa348>
  40bf28:	mov	w0, #0x20                  	// #32
  40bf2c:	bl	412978 <ferror@plt+0x10d88>
  40bf30:	subs	w20, w20, #0x1
  40bf34:	b.ne	40bf28 <ferror@plt+0xa338>  // b.any
  40bf38:	adrp	x0, 428000 <ferror@plt+0x26410>
  40bf3c:	add	x0, x0, #0x408
  40bf40:	bl	412988 <ferror@plt+0x10d98>
  40bf44:	ldr	w20, [x19, #3624]
  40bf48:	lsl	w20, w20, #3
  40bf4c:	cmp	w20, #0x7
  40bf50:	mov	w27, w20
  40bf54:	b.le	40bf70 <ferror@plt+0xa380>
  40bf58:	sub	w27, w27, #0x8
  40bf5c:	mov	w0, #0x9                   	// #9
  40bf60:	bl	412978 <ferror@plt+0x10d88>
  40bf64:	cmp	w27, #0x7
  40bf68:	b.gt	40bf58 <ferror@plt+0xa368>
  40bf6c:	and	w20, w20, #0x7
  40bf70:	cmp	w20, #0x0
  40bf74:	b.le	40bf88 <ferror@plt+0xa398>
  40bf78:	mov	w0, #0x20                  	// #32
  40bf7c:	bl	412978 <ferror@plt+0x10d88>
  40bf80:	subs	w20, w20, #0x1
  40bf84:	b.ne	40bf78 <ferror@plt+0xa388>  // b.any
  40bf88:	adrp	x0, 428000 <ferror@plt+0x26410>
  40bf8c:	add	x0, x0, #0x420
  40bf90:	bl	412988 <ferror@plt+0x10d98>
  40bf94:	ldr	w20, [x19, #3624]
  40bf98:	lsl	w20, w20, #3
  40bf9c:	cmp	w20, #0x7
  40bfa0:	mov	w27, w20
  40bfa4:	b.le	40bfc0 <ferror@plt+0xa3d0>
  40bfa8:	sub	w27, w27, #0x8
  40bfac:	mov	w0, #0x9                   	// #9
  40bfb0:	bl	412978 <ferror@plt+0x10d88>
  40bfb4:	cmp	w27, #0x7
  40bfb8:	b.gt	40bfa8 <ferror@plt+0xa3b8>
  40bfbc:	and	w20, w20, #0x7
  40bfc0:	cmp	w20, #0x0
  40bfc4:	b.le	40bfd8 <ferror@plt+0xa3e8>
  40bfc8:	mov	w0, #0x20                  	// #32
  40bfcc:	bl	412978 <ferror@plt+0x10d88>
  40bfd0:	subs	w20, w20, #0x1
  40bfd4:	b.ne	40bfc8 <ferror@plt+0xa3d8>  // b.any
  40bfd8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40bfdc:	add	x0, x0, #0x438
  40bfe0:	bl	412988 <ferror@plt+0x10d98>
  40bfe4:	ldr	w20, [x19, #3624]
  40bfe8:	add	w20, w20, #0x1
  40bfec:	str	w20, [x19, #3624]
  40bff0:	lsl	w20, w20, #3
  40bff4:	cmp	w20, #0x7
  40bff8:	mov	w27, w20
  40bffc:	b.le	40c018 <ferror@plt+0xa428>
  40c000:	sub	w27, w27, #0x8
  40c004:	mov	w0, #0x9                   	// #9
  40c008:	bl	412978 <ferror@plt+0x10d88>
  40c00c:	cmp	w27, #0x7
  40c010:	b.gt	40c000 <ferror@plt+0xa410>
  40c014:	and	w20, w20, #0x7
  40c018:	cmp	w20, #0x0
  40c01c:	b.le	40c030 <ferror@plt+0xa440>
  40c020:	mov	w0, #0x20                  	// #32
  40c024:	bl	412978 <ferror@plt+0x10d88>
  40c028:	subs	w20, w20, #0x1
  40c02c:	b.ne	40c020 <ferror@plt+0xa430>  // b.any
  40c030:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c034:	add	x0, x0, #0xe8
  40c038:	bl	412988 <ferror@plt+0x10d98>
  40c03c:	ldr	w20, [x19, #3624]
  40c040:	lsl	w20, w20, #3
  40c044:	cmp	w20, #0x7
  40c048:	mov	w27, w20
  40c04c:	b.le	40c068 <ferror@plt+0xa478>
  40c050:	sub	w27, w27, #0x8
  40c054:	mov	w0, #0x9                   	// #9
  40c058:	bl	412978 <ferror@plt+0x10d88>
  40c05c:	cmp	w27, #0x7
  40c060:	b.gt	40c050 <ferror@plt+0xa460>
  40c064:	and	w20, w20, #0x7
  40c068:	cmp	w20, #0x0
  40c06c:	b.le	40c080 <ferror@plt+0xa490>
  40c070:	mov	w0, #0x20                  	// #32
  40c074:	bl	412978 <ferror@plt+0x10d88>
  40c078:	subs	w20, w20, #0x1
  40c07c:	b.ne	40c070 <ferror@plt+0xa480>  // b.any
  40c080:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c084:	add	x0, x0, #0x460
  40c088:	bl	412988 <ferror@plt+0x10d98>
  40c08c:	ldr	w20, [x19, #3624]
  40c090:	lsl	w20, w20, #3
  40c094:	cmp	w20, #0x7
  40c098:	mov	w27, w20
  40c09c:	b.le	40c0b8 <ferror@plt+0xa4c8>
  40c0a0:	sub	w27, w27, #0x8
  40c0a4:	mov	w0, #0x9                   	// #9
  40c0a8:	bl	412978 <ferror@plt+0x10d88>
  40c0ac:	cmp	w27, #0x7
  40c0b0:	b.gt	40c0a0 <ferror@plt+0xa4b0>
  40c0b4:	and	w20, w20, #0x7
  40c0b8:	cmp	w20, #0x0
  40c0bc:	b.le	40c0d0 <ferror@plt+0xa4e0>
  40c0c0:	mov	w0, #0x20                  	// #32
  40c0c4:	bl	412978 <ferror@plt+0x10d88>
  40c0c8:	subs	w20, w20, #0x1
  40c0cc:	b.ne	40c0c0 <ferror@plt+0xa4d0>  // b.any
  40c0d0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c0d4:	add	x0, x0, #0x498
  40c0d8:	bl	412988 <ferror@plt+0x10d98>
  40c0dc:	ldr	w20, [x19, #3624]
  40c0e0:	lsl	w20, w20, #3
  40c0e4:	cmp	w20, #0x7
  40c0e8:	mov	w27, w20
  40c0ec:	b.le	40c108 <ferror@plt+0xa518>
  40c0f0:	sub	w27, w27, #0x8
  40c0f4:	mov	w0, #0x9                   	// #9
  40c0f8:	bl	412978 <ferror@plt+0x10d88>
  40c0fc:	cmp	w27, #0x7
  40c100:	b.gt	40c0f0 <ferror@plt+0xa500>
  40c104:	and	w20, w20, #0x7
  40c108:	cmp	w20, #0x0
  40c10c:	b.le	40c120 <ferror@plt+0xa530>
  40c110:	mov	w0, #0x20                  	// #32
  40c114:	bl	412978 <ferror@plt+0x10d88>
  40c118:	subs	w20, w20, #0x1
  40c11c:	b.ne	40c110 <ferror@plt+0xa520>  // b.any
  40c120:	mov	x0, x26
  40c124:	bl	412988 <ferror@plt+0x10d98>
  40c128:	ldr	w0, [x19, #3624]
  40c12c:	sub	w0, w0, #0x1
  40c130:	str	w0, [x19, #3624]
  40c134:	ldr	w0, [x21, #3144]
  40c138:	cbnz	w0, 40c154 <ferror@plt+0xa564>
  40c13c:	ldr	x0, [sp, #120]
  40c140:	ldr	w0, [x0, #2712]
  40c144:	cbnz	w0, 40dd18 <ferror@plt+0xc128>
  40c148:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40c14c:	ldr	w0, [x0, #1436]
  40c150:	cbz	w0, 40de80 <ferror@plt+0xc290>
  40c154:	adrp	x27, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40c158:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40c15c:	ldr	x1, [x27, #672]
  40c160:	ldrsw	x0, [x0, #3200]
  40c164:	add	x0, x1, x0
  40c168:	bl	4128b8 <ferror@plt+0x10cc8>
  40c16c:	adrp	x0, 466000 <ferror@plt+0x64410>
  40c170:	mov	w1, #0x0                   	// #0
  40c174:	ldr	x0, [x0, #3320]
  40c178:	bl	412340 <ferror@plt+0x10750>
  40c17c:	bl	412ae0 <ferror@plt+0x10ef0>
  40c180:	ldr	w0, [x21, #3144]
  40c184:	cbnz	w0, 40c218 <ferror@plt+0xa628>
  40c188:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40c18c:	ldr	w0, [x0, #3156]
  40c190:	cbz	w0, 40d6a8 <ferror@plt+0xbab8>
  40c194:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c198:	add	x0, x0, #0x5e0
  40c19c:	bl	412988 <ferror@plt+0x10d98>
  40c1a0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c1a4:	add	x0, x0, #0x5f0
  40c1a8:	bl	412988 <ferror@plt+0x10d98>
  40c1ac:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c1b0:	add	x0, x0, #0x648
  40c1b4:	bl	412988 <ferror@plt+0x10d98>
  40c1b8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c1bc:	add	x0, x0, #0x650
  40c1c0:	bl	412988 <ferror@plt+0x10d98>
  40c1c4:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c1c8:	add	x0, x0, #0x668
  40c1cc:	bl	412988 <ferror@plt+0x10d98>
  40c1d0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c1d4:	add	x0, x0, #0x670
  40c1d8:	bl	412988 <ferror@plt+0x10d98>
  40c1dc:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c1e0:	add	x0, x0, #0x6a8
  40c1e4:	bl	412988 <ferror@plt+0x10d98>
  40c1e8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c1ec:	add	x0, x0, #0x6b8
  40c1f0:	bl	412988 <ferror@plt+0x10d98>
  40c1f4:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c1f8:	add	x0, x0, #0x6c0
  40c1fc:	bl	412988 <ferror@plt+0x10d98>
  40c200:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c204:	add	x0, x0, #0x6d0
  40c208:	bl	412988 <ferror@plt+0x10d98>
  40c20c:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c210:	add	x0, x0, #0x6e8
  40c214:	bl	412988 <ferror@plt+0x10d98>
  40c218:	bl	412ae0 <ferror@plt+0x10ef0>
  40c21c:	ldr	w20, [x19, #3624]
  40c220:	lsl	w20, w20, #3
  40c224:	cmp	w20, #0x7
  40c228:	b.le	40c248 <ferror@plt+0xa658>
  40c22c:	mov	w25, w20
  40c230:	sub	w25, w25, #0x8
  40c234:	mov	w0, #0x9                   	// #9
  40c238:	bl	412978 <ferror@plt+0x10d88>
  40c23c:	cmp	w25, #0x7
  40c240:	b.gt	40c230 <ferror@plt+0xa640>
  40c244:	and	w20, w20, #0x7
  40c248:	cmp	w20, #0x0
  40c24c:	b.le	40c260 <ferror@plt+0xa670>
  40c250:	mov	w0, #0x20                  	// #32
  40c254:	bl	412978 <ferror@plt+0x10d88>
  40c258:	subs	w20, w20, #0x1
  40c25c:	b.ne	40c250 <ferror@plt+0xa660>  // b.any
  40c260:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c264:	add	x0, x0, #0x958
  40c268:	bl	412988 <ferror@plt+0x10d98>
  40c26c:	ldr	w20, [x19, #3624]
  40c270:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40c274:	add	w20, w20, #0x1
  40c278:	str	w20, [x19, #3624]
  40c27c:	ldr	w0, [x0, #3160]
  40c280:	cbnz	w0, 40d048 <ferror@plt+0xb458>
  40c284:	lsl	w20, w20, #3
  40c288:	cmp	w20, #0x7
  40c28c:	b.le	40c2b0 <ferror@plt+0xa6c0>
  40c290:	mov	w25, w20
  40c294:	nop
  40c298:	sub	w25, w25, #0x8
  40c29c:	mov	w0, #0x9                   	// #9
  40c2a0:	bl	412978 <ferror@plt+0x10d88>
  40c2a4:	cmp	w25, #0x7
  40c2a8:	b.gt	40c298 <ferror@plt+0xa6a8>
  40c2ac:	and	w20, w20, #0x7
  40c2b0:	cmp	w20, #0x0
  40c2b4:	b.le	40c2c8 <ferror@plt+0xa6d8>
  40c2b8:	mov	w0, #0x20                  	// #32
  40c2bc:	bl	412978 <ferror@plt+0x10d88>
  40c2c0:	subs	w20, w20, #0x1
  40c2c4:	b.ne	40c2b8 <ferror@plt+0xa6c8>  // b.any
  40c2c8:	adrp	x0, 435000 <ferror@plt+0x33410>
  40c2cc:	add	x0, x0, #0xb38
  40c2d0:	bl	412988 <ferror@plt+0x10d98>
  40c2d4:	ldr	w0, [x19, #3624]
  40c2d8:	sub	w0, w0, #0x1
  40c2dc:	str	w0, [x19, #3624]
  40c2e0:	bl	412ae0 <ferror@plt+0x10ef0>
  40c2e4:	ldr	x1, [x27, #672]
  40c2e8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40c2ec:	ldrsw	x0, [x0, #2848]
  40c2f0:	add	x0, x1, x0
  40c2f4:	bl	4128b8 <ferror@plt+0x10cc8>
  40c2f8:	adrp	x0, 466000 <ferror@plt+0x64410>
  40c2fc:	mov	w1, #0x0                   	// #0
  40c300:	ldr	x0, [x0, #3320]
  40c304:	bl	412340 <ferror@plt+0x10750>
  40c308:	bl	412ae0 <ferror@plt+0x10ef0>
  40c30c:	ldr	w0, [x23, #4036]
  40c310:	mov	w1, #0x2                   	// #2
  40c314:	str	w1, [x19, #3624]
  40c318:	cbz	w0, 40c328 <ferror@plt+0xa738>
  40c31c:	ldr	x0, [sp, #120]
  40c320:	ldr	w0, [x0, #2712]
  40c324:	cbz	w0, 40db54 <ferror@plt+0xbf64>
  40c328:	bl	412ae0 <ferror@plt+0x10ef0>
  40c32c:	bl	409bf8 <ferror@plt+0x8008>
  40c330:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c334:	add	x0, x0, #0xa70
  40c338:	bl	412988 <ferror@plt+0x10d98>
  40c33c:	bl	408ba0 <ferror@plt+0x6fb0>
  40c340:	bl	412ae0 <ferror@plt+0x10ef0>
  40c344:	ldr	w0, [x22, #2740]
  40c348:	mov	w1, #0x2                   	// #2
  40c34c:	str	w1, [x19, #3624]
  40c350:	cbnz	w0, 40d688 <ferror@plt+0xba98>
  40c354:	ldr	x0, [sp, #136]
  40c358:	ldr	w0, [x0, #2532]
  40c35c:	cbnz	w0, 40d944 <ferror@plt+0xbd54>
  40c360:	bl	4067a8 <ferror@plt+0x4bb8>
  40c364:	bl	412ae0 <ferror@plt+0x10ef0>
  40c368:	ldr	x0, [sp, #168]
  40c36c:	bl	412988 <ferror@plt+0x10d98>
  40c370:	ldr	w20, [x19, #3624]
  40c374:	lsl	w20, w20, #3
  40c378:	cmp	w20, #0x7
  40c37c:	b.le	40c3a0 <ferror@plt+0xa7b0>
  40c380:	mov	w25, w20
  40c384:	nop
  40c388:	sub	w25, w25, #0x8
  40c38c:	mov	w0, #0x9                   	// #9
  40c390:	bl	412978 <ferror@plt+0x10d88>
  40c394:	cmp	w25, #0x7
  40c398:	b.gt	40c388 <ferror@plt+0xa798>
  40c39c:	and	w20, w20, #0x7
  40c3a0:	cmp	w20, #0x0
  40c3a4:	b.le	40c3b8 <ferror@plt+0xa7c8>
  40c3a8:	mov	w0, #0x20                  	// #32
  40c3ac:	bl	412978 <ferror@plt+0x10d88>
  40c3b0:	subs	w20, w20, #0x1
  40c3b4:	b.ne	40c3a8 <ferror@plt+0xa7b8>  // b.any
  40c3b8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c3bc:	add	x0, x0, #0xa80
  40c3c0:	bl	412988 <ferror@plt+0x10d98>
  40c3c4:	ldr	w20, [x19, #3624]
  40c3c8:	add	w20, w20, #0x1
  40c3cc:	str	w20, [x19, #3624]
  40c3d0:	lsl	w20, w20, #3
  40c3d4:	cmp	w20, #0x7
  40c3d8:	mov	w25, w20
  40c3dc:	b.le	40c3f8 <ferror@plt+0xa808>
  40c3e0:	sub	w25, w25, #0x8
  40c3e4:	mov	w0, #0x9                   	// #9
  40c3e8:	bl	412978 <ferror@plt+0x10d88>
  40c3ec:	cmp	w25, #0x7
  40c3f0:	b.gt	40c3e0 <ferror@plt+0xa7f0>
  40c3f4:	and	w20, w20, #0x7
  40c3f8:	cmp	w20, #0x0
  40c3fc:	b.le	40c410 <ferror@plt+0xa820>
  40c400:	mov	w0, #0x20                  	// #32
  40c404:	bl	412978 <ferror@plt+0x10d88>
  40c408:	subs	w20, w20, #0x1
  40c40c:	b.ne	40c400 <ferror@plt+0xa810>  // b.any
  40c410:	ldr	x0, [sp, #144]
  40c414:	bl	412988 <ferror@plt+0x10d98>
  40c418:	ldr	w20, [x19, #3624]
  40c41c:	lsl	w20, w20, #3
  40c420:	cmp	w20, #0x7
  40c424:	mov	w25, w20
  40c428:	b.le	40c448 <ferror@plt+0xa858>
  40c42c:	nop
  40c430:	sub	w25, w25, #0x8
  40c434:	mov	w0, #0x9                   	// #9
  40c438:	bl	412978 <ferror@plt+0x10d88>
  40c43c:	cmp	w25, #0x7
  40c440:	b.gt	40c430 <ferror@plt+0xa840>
  40c444:	and	w20, w20, #0x7
  40c448:	cmp	w20, #0x0
  40c44c:	b.le	40c460 <ferror@plt+0xa870>
  40c450:	mov	w0, #0x20                  	// #32
  40c454:	bl	412978 <ferror@plt+0x10d88>
  40c458:	subs	w20, w20, #0x1
  40c45c:	b.ne	40c450 <ferror@plt+0xa860>  // b.any
  40c460:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c464:	add	x0, x0, #0xac8
  40c468:	bl	412988 <ferror@plt+0x10d98>
  40c46c:	ldr	w20, [x19, #3624]
  40c470:	lsl	w20, w20, #3
  40c474:	cmp	w20, #0x7
  40c478:	mov	w25, w20
  40c47c:	b.le	40c498 <ferror@plt+0xa8a8>
  40c480:	sub	w25, w25, #0x8
  40c484:	mov	w0, #0x9                   	// #9
  40c488:	bl	412978 <ferror@plt+0x10d88>
  40c48c:	cmp	w25, #0x7
  40c490:	b.gt	40c480 <ferror@plt+0xa890>
  40c494:	and	w20, w20, #0x7
  40c498:	cmp	w20, #0x0
  40c49c:	b.le	40c4b0 <ferror@plt+0xa8c0>
  40c4a0:	mov	w0, #0x20                  	// #32
  40c4a4:	bl	412978 <ferror@plt+0x10d88>
  40c4a8:	subs	w20, w20, #0x1
  40c4ac:	b.ne	40c4a0 <ferror@plt+0xa8b0>  // b.any
  40c4b0:	ldr	w0, [x23, #4036]
  40c4b4:	cbnz	w0, 40c86c <ferror@plt+0xac7c>
  40c4b8:	adrp	x1, 43f000 <ferror@plt+0x3d410>
  40c4bc:	add	x1, x1, #0xf68
  40c4c0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c4c4:	add	x0, x0, #0xad8
  40c4c8:	bl	412918 <ferror@plt+0x10d28>
  40c4cc:	ldr	w20, [x19, #3624]
  40c4d0:	add	w20, w20, #0x1
  40c4d4:	str	w20, [x19, #3624]
  40c4d8:	lsl	w20, w20, #3
  40c4dc:	cmp	w20, #0x7
  40c4e0:	b.le	40c500 <ferror@plt+0xa910>
  40c4e4:	mov	w23, w20
  40c4e8:	sub	w23, w23, #0x8
  40c4ec:	mov	w0, #0x9                   	// #9
  40c4f0:	bl	412978 <ferror@plt+0x10d88>
  40c4f4:	cmp	w23, #0x7
  40c4f8:	b.gt	40c4e8 <ferror@plt+0xa8f8>
  40c4fc:	and	w20, w20, #0x7
  40c500:	cmp	w20, #0x0
  40c504:	b.le	40c518 <ferror@plt+0xa928>
  40c508:	mov	w0, #0x20                  	// #32
  40c50c:	bl	412978 <ferror@plt+0x10d88>
  40c510:	subs	w20, w20, #0x1
  40c514:	b.ne	40c508 <ferror@plt+0xa918>  // b.any
  40c518:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c51c:	add	x0, x0, #0xb00
  40c520:	bl	412988 <ferror@plt+0x10d98>
  40c524:	ldr	w20, [x19, #3624]
  40c528:	add	w20, w20, #0x1
  40c52c:	str	w20, [x19, #3624]
  40c530:	lsl	w20, w20, #3
  40c534:	cmp	w20, #0x7
  40c538:	mov	w23, w20
  40c53c:	b.le	40c558 <ferror@plt+0xa968>
  40c540:	sub	w23, w23, #0x8
  40c544:	mov	w0, #0x9                   	// #9
  40c548:	bl	412978 <ferror@plt+0x10d88>
  40c54c:	cmp	w23, #0x7
  40c550:	b.gt	40c540 <ferror@plt+0xa950>
  40c554:	and	w20, w20, #0x7
  40c558:	cmp	w20, #0x0
  40c55c:	b.le	40c570 <ferror@plt+0xa980>
  40c560:	mov	w0, #0x20                  	// #32
  40c564:	bl	412978 <ferror@plt+0x10d88>
  40c568:	subs	w20, w20, #0x1
  40c56c:	b.ne	40c560 <ferror@plt+0xa970>  // b.any
  40c570:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c574:	add	x0, x0, #0xb20
  40c578:	str	x0, [sp, #104]
  40c57c:	bl	412988 <ferror@plt+0x10d98>
  40c580:	ldr	w20, [x19, #3624]
  40c584:	sub	w20, w20, #0x2
  40c588:	str	w20, [x19, #3624]
  40c58c:	lsl	w20, w20, #3
  40c590:	cmp	w20, #0x7
  40c594:	mov	w23, w20
  40c598:	b.le	40c5b8 <ferror@plt+0xa9c8>
  40c59c:	nop
  40c5a0:	sub	w23, w23, #0x8
  40c5a4:	mov	w0, #0x9                   	// #9
  40c5a8:	bl	412978 <ferror@plt+0x10d88>
  40c5ac:	cmp	w23, #0x7
  40c5b0:	b.gt	40c5a0 <ferror@plt+0xa9b0>
  40c5b4:	and	w20, w20, #0x7
  40c5b8:	cmp	w20, #0x0
  40c5bc:	b.le	40c5d0 <ferror@plt+0xa9e0>
  40c5c0:	mov	w0, #0x20                  	// #32
  40c5c4:	bl	412978 <ferror@plt+0x10d88>
  40c5c8:	subs	w20, w20, #0x1
  40c5cc:	b.ne	40c5c0 <ferror@plt+0xa9d0>  // b.any
  40c5d0:	mov	x0, x26
  40c5d4:	bl	412988 <ferror@plt+0x10d98>
  40c5d8:	ldr	w1, [x19, #3624]
  40c5dc:	ldr	x0, [sp, #160]
  40c5e0:	sub	w1, w1, #0x1
  40c5e4:	str	w1, [x19, #3624]
  40c5e8:	bl	412988 <ferror@plt+0x10d98>
  40c5ec:	bl	412ae0 <ferror@plt+0x10ef0>
  40c5f0:	ldr	w0, [x24, #1416]
  40c5f4:	cbnz	w0, 40d14c <ferror@plt+0xb55c>
  40c5f8:	bl	412ae0 <ferror@plt+0x10ef0>
  40c5fc:	ldr	x1, [sp, #128]
  40c600:	ldr	w0, [x19, #3624]
  40c604:	ldr	w1, [x1, #2864]
  40c608:	add	w0, w0, #0x1
  40c60c:	str	w0, [x19, #3624]
  40c610:	cbnz	w1, 40c624 <ferror@plt+0xaa34>
  40c614:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40c618:	ldr	w0, [x0, #3204]
  40c61c:	cbz	w0, 40c624 <ferror@plt+0xaa34>
  40c620:	bl	406558 <ferror@plt+0x4968>
  40c624:	ldr	x1, [x27, #672]
  40c628:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40c62c:	ldrsw	x0, [x0, #2768]
  40c630:	add	x0, x1, x0
  40c634:	bl	4128b8 <ferror@plt+0x10cc8>
  40c638:	adrp	x0, 466000 <ferror@plt+0x64410>
  40c63c:	mov	w1, #0x0                   	// #0
  40c640:	ldr	x0, [x0, #3320]
  40c644:	bl	412340 <ferror@plt+0x10750>
  40c648:	ldr	x0, [sp, #112]
  40c64c:	ldr	w1, [x0, #1452]
  40c650:	cmp	w1, #0x0
  40c654:	b.le	40c778 <ferror@plt+0xab88>
  40c658:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40c65c:	adrp	x25, 428000 <ferror@plt+0x26410>
  40c660:	add	x24, x24, #0xad8
  40c664:	add	x25, x25, #0xd90
  40c668:	add	x27, x19, #0xe28
  40c66c:	mov	x21, #0x4                   	// #4
  40c670:	mov	w2, #0x0                   	// #0
  40c674:	mov	w23, #0x1                   	// #1
  40c678:	adrp	x26, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40c67c:	b	40c690 <ferror@plt+0xaaa0>
  40c680:	add	w23, w23, #0x1
  40c684:	add	x21, x21, #0x4
  40c688:	cmp	w23, w1
  40c68c:	b.gt	40c710 <ferror@plt+0xab20>
  40c690:	ldr	x0, [x24]
  40c694:	ldr	w0, [x0, x21]
  40c698:	cbnz	w0, 40c680 <ferror@plt+0xaa90>
  40c69c:	ldr	w20, [x27]
  40c6a0:	lsl	w20, w20, #3
  40c6a4:	cmp	w20, #0x7
  40c6a8:	b.le	40c6c8 <ferror@plt+0xaad8>
  40c6ac:	mov	w28, w20
  40c6b0:	sub	w28, w28, #0x8
  40c6b4:	mov	w0, #0x9                   	// #9
  40c6b8:	bl	412978 <ferror@plt+0x10d88>
  40c6bc:	cmp	w28, #0x7
  40c6c0:	b.gt	40c6b0 <ferror@plt+0xaac0>
  40c6c4:	and	w20, w20, #0x7
  40c6c8:	cmp	w20, #0x0
  40c6cc:	b.le	40c6e0 <ferror@plt+0xaaf0>
  40c6d0:	mov	w0, #0x20                  	// #32
  40c6d4:	bl	412978 <ferror@plt+0x10d88>
  40c6d8:	subs	w20, w20, #0x1
  40c6dc:	b.ne	40c6d0 <ferror@plt+0xaae0>  // b.any
  40c6e0:	ldr	x2, [x26, #688]
  40c6e4:	lsl	x1, x21, #1
  40c6e8:	mov	x0, x25
  40c6ec:	add	w23, w23, #0x1
  40c6f0:	add	x21, x21, #0x4
  40c6f4:	ldr	x1, [x2, x1]
  40c6f8:	bl	412918 <ferror@plt+0x10d28>
  40c6fc:	ldr	x0, [sp, #112]
  40c700:	mov	w2, #0x1                   	// #1
  40c704:	ldr	w1, [x0, #1452]
  40c708:	cmp	w23, w1
  40c70c:	b.le	40c690 <ferror@plt+0xaaa0>
  40c710:	cbz	w2, 40c778 <ferror@plt+0xab88>
  40c714:	ldr	w20, [x19, #3624]
  40c718:	add	w20, w20, #0x1
  40c71c:	str	w20, [x19, #3624]
  40c720:	lsl	w20, w20, #3
  40c724:	cmp	w20, #0x7
  40c728:	b.le	40c748 <ferror@plt+0xab58>
  40c72c:	mov	w21, w20
  40c730:	sub	w21, w21, #0x8
  40c734:	mov	w0, #0x9                   	// #9
  40c738:	bl	412978 <ferror@plt+0x10d88>
  40c73c:	cmp	w21, #0x7
  40c740:	b.gt	40c730 <ferror@plt+0xab40>
  40c744:	and	w20, w20, #0x7
  40c748:	cmp	w20, #0x0
  40c74c:	b.le	40c760 <ferror@plt+0xab70>
  40c750:	mov	w0, #0x20                  	// #32
  40c754:	bl	412978 <ferror@plt+0x10d88>
  40c758:	subs	w20, w20, #0x1
  40c75c:	b.ne	40c750 <ferror@plt+0xab60>  // b.any
  40c760:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c764:	add	x0, x0, #0xda8
  40c768:	bl	412988 <ferror@plt+0x10d98>
  40c76c:	ldr	w0, [x19, #3624]
  40c770:	sub	w0, w0, #0x1
  40c774:	str	w0, [x19, #3624]
  40c778:	bl	412ae0 <ferror@plt+0x10ef0>
  40c77c:	ldr	x1, [sp, #136]
  40c780:	mov	w2, #0x4                   	// #4
  40c784:	ldr	w0, [x22, #2740]
  40c788:	str	w2, [x19, #3624]
  40c78c:	ldr	w1, [x1, #2532]
  40c790:	orr	w0, w0, w1
  40c794:	cbnz	w0, 40c7b0 <ferror@plt+0xabc0>
  40c798:	ldr	x0, [sp, #128]
  40c79c:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40c7a0:	ldr	w1, [x1, #1440]
  40c7a4:	ldr	w0, [x0, #2864]
  40c7a8:	orr	w0, w0, w1
  40c7ac:	cbz	w0, 40df00 <ferror@plt+0xc310>
  40c7b0:	mov	w0, #0x9                   	// #9
  40c7b4:	bl	412978 <ferror@plt+0x10d88>
  40c7b8:	mov	w0, #0x9                   	// #9
  40c7bc:	bl	412978 <ferror@plt+0x10d88>
  40c7c0:	mov	w0, #0x9                   	// #9
  40c7c4:	bl	412978 <ferror@plt+0x10d88>
  40c7c8:	mov	w0, #0x9                   	// #9
  40c7cc:	bl	412978 <ferror@plt+0x10d88>
  40c7d0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c7d4:	add	x0, x0, #0xdb8
  40c7d8:	bl	412988 <ferror@plt+0x10d98>
  40c7dc:	mov	w20, #0x1                   	// #1
  40c7e0:	str	w20, [x19, #3624]
  40c7e4:	bl	412ae0 <ferror@plt+0x10ef0>
  40c7e8:	bl	409bf8 <ferror@plt+0x8008>
  40c7ec:	mov	w0, #0x2                   	// #2
  40c7f0:	str	w0, [x19, #3624]
  40c7f4:	bl	412ae0 <ferror@plt+0x10ef0>
  40c7f8:	mov	w0, w20
  40c7fc:	bl	408630 <ferror@plt+0x6a40>
  40c800:	str	w20, [x19, #3624]
  40c804:	bl	412ae0 <ferror@plt+0x10ef0>
  40c808:	bl	409550 <ferror@plt+0x7960>
  40c80c:	bl	412ae0 <ferror@plt+0x10ef0>
  40c810:	bl	412ae0 <ferror@plt+0x10ef0>
  40c814:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40c818:	ldr	w0, [x0, #3160]
  40c81c:	cbnz	w0, 40cf34 <ferror@plt+0xb344>
  40c820:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40c824:	ldr	w0, [x0, #2616]
  40c828:	cbnz	w0, 40d894 <ferror@plt+0xbca4>
  40c82c:	bl	412ae0 <ferror@plt+0x10ef0>
  40c830:	adrp	x0, 466000 <ferror@plt+0x64410>
  40c834:	mov	w1, #0x1                   	// #1
  40c838:	ldr	x0, [x0, #3320]
  40c83c:	bl	412340 <ferror@plt+0x10750>
  40c840:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40c844:	ldr	w0, [x0, #2640]
  40c848:	cmp	w0, #0x3
  40c84c:	b.eq	40d964 <ferror@plt+0xbd74>  // b.none
  40c850:	ldp	x19, x20, [sp, #16]
  40c854:	ldp	x21, x22, [sp, #32]
  40c858:	ldp	x23, x24, [sp, #48]
  40c85c:	ldp	x25, x26, [sp, #64]
  40c860:	ldp	x27, x28, [sp, #80]
  40c864:	ldp	x29, x30, [sp], #176
  40c868:	ret
  40c86c:	ldr	x0, [sp, #120]
  40c870:	adrp	x1, 427000 <ferror@plt+0x25410>
  40c874:	add	x1, x1, #0x8d0
  40c878:	ldr	w2, [x0, #2712]
  40c87c:	adrp	x0, 427000 <ferror@plt+0x25410>
  40c880:	add	x0, x0, #0x8f0
  40c884:	cmp	w2, #0x0
  40c888:	csel	x1, x1, x0, ne  // ne = any
  40c88c:	b	40c4c0 <ferror@plt+0xa8d0>
  40c890:	cmp	w20, #0x7
  40c894:	b.le	40c8b8 <ferror@plt+0xacc8>
  40c898:	mov	w27, w20
  40c89c:	nop
  40c8a0:	sub	w27, w27, #0x8
  40c8a4:	mov	w0, #0x9                   	// #9
  40c8a8:	bl	412978 <ferror@plt+0x10d88>
  40c8ac:	cmp	w27, #0x7
  40c8b0:	b.gt	40c8a0 <ferror@plt+0xacb0>
  40c8b4:	and	w20, w20, #0x7
  40c8b8:	cmp	w20, #0x0
  40c8bc:	b.le	40c8d0 <ferror@plt+0xace0>
  40c8c0:	mov	w0, #0x20                  	// #32
  40c8c4:	bl	412978 <ferror@plt+0x10d88>
  40c8c8:	subs	w20, w20, #0x1
  40c8cc:	b.ne	40c8c0 <ferror@plt+0xacd0>  // b.any
  40c8d0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c8d4:	add	x0, x0, #0x4c0
  40c8d8:	bl	412988 <ferror@plt+0x10d98>
  40c8dc:	ldr	w20, [x19, #3624]
  40c8e0:	lsl	w20, w20, #3
  40c8e4:	cmp	w20, #0x7
  40c8e8:	mov	w27, w20
  40c8ec:	b.le	40c908 <ferror@plt+0xad18>
  40c8f0:	sub	w27, w27, #0x8
  40c8f4:	mov	w0, #0x9                   	// #9
  40c8f8:	bl	412978 <ferror@plt+0x10d88>
  40c8fc:	cmp	w27, #0x7
  40c900:	b.gt	40c8f0 <ferror@plt+0xad00>
  40c904:	and	w20, w20, #0x7
  40c908:	cmp	w20, #0x0
  40c90c:	b.le	40c920 <ferror@plt+0xad30>
  40c910:	mov	w0, #0x20                  	// #32
  40c914:	bl	412978 <ferror@plt+0x10d88>
  40c918:	subs	w20, w20, #0x1
  40c91c:	b.ne	40c910 <ferror@plt+0xad20>  // b.any
  40c920:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c924:	add	x0, x0, #0x4f0
  40c928:	bl	412988 <ferror@plt+0x10d98>
  40c92c:	ldr	w20, [x19, #3624]
  40c930:	lsl	w20, w20, #3
  40c934:	cmp	w20, #0x7
  40c938:	mov	w27, w20
  40c93c:	b.le	40c958 <ferror@plt+0xad68>
  40c940:	sub	w27, w27, #0x8
  40c944:	mov	w0, #0x9                   	// #9
  40c948:	bl	412978 <ferror@plt+0x10d88>
  40c94c:	cmp	w27, #0x7
  40c950:	b.gt	40c940 <ferror@plt+0xad50>
  40c954:	and	w20, w20, #0x7
  40c958:	cmp	w20, #0x0
  40c95c:	b.le	40be08 <ferror@plt+0xa218>
  40c960:	mov	w0, #0x20                  	// #32
  40c964:	bl	412978 <ferror@plt+0x10d88>
  40c968:	subs	w20, w20, #0x1
  40c96c:	b.ne	40c960 <ferror@plt+0xad70>  // b.any
  40c970:	adrp	x0, 428000 <ferror@plt+0x26410>
  40c974:	add	x0, x0, #0x518
  40c978:	bl	412988 <ferror@plt+0x10d98>
  40c97c:	b	40c134 <ferror@plt+0xa544>
  40c980:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40c984:	str	x0, [sp, #112]
  40c988:	bl	409e68 <ferror@plt+0x8278>
  40c98c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40c990:	adrp	x1, 427000 <ferror@plt+0x25410>
  40c994:	ldr	w0, [x0, #2616]
  40c998:	cbz	w0, 40b688 <ferror@plt+0x9a98>
  40c99c:	add	x0, x1, #0xda8
  40c9a0:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  40c9a4:	str	x0, [sp, #168]
  40c9a8:	bl	412988 <ferror@plt+0x10d98>
  40c9ac:	adrp	x0, 427000 <ferror@plt+0x25410>
  40c9b0:	add	x0, x0, #0xdd0
  40c9b4:	bl	412988 <ferror@plt+0x10d98>
  40c9b8:	ldrb	w1, [x20, #2544]
  40c9bc:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40c9c0:	cmp	w1, #0x0
  40c9c4:	ldr	w2, [x0, #680]
  40c9c8:	adrp	x1, 426000 <ferror@plt+0x24410>
  40c9cc:	adrp	x0, 426000 <ferror@plt+0x24410>
  40c9d0:	add	x1, x1, #0xd58
  40c9d4:	add	x0, x0, #0xdb8
  40c9d8:	csel	x0, x1, x0, ne  // ne = any
  40c9dc:	add	w2, w2, #0x1
  40c9e0:	adrp	x1, 427000 <ferror@plt+0x25410>
  40c9e4:	add	x1, x1, #0xe08
  40c9e8:	bl	412958 <ferror@plt+0x10d68>
  40c9ec:	ldrb	w0, [x20, #2544]
  40c9f0:	cbz	w0, 40ca94 <ferror@plt+0xaea4>
  40c9f4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40c9f8:	ldr	w0, [x0, #680]
  40c9fc:	cmp	w0, #0x0
  40ca00:	b.le	40ca88 <ferror@plt+0xae98>
  40ca04:	adrp	x20, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40ca08:	adrp	x21, 427000 <ferror@plt+0x25410>
  40ca0c:	add	x21, x21, #0xe20
  40ca10:	ldr	x1, [x20, #2760]
  40ca14:	mov	x0, x21
  40ca18:	ldrb	w1, [x1, #1]
  40ca1c:	bl	4128c8 <ferror@plt+0x10cd8>
  40ca20:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40ca24:	ldr	w0, [x0, #680]
  40ca28:	cmp	w0, #0x1
  40ca2c:	b.le	40ca88 <ferror@plt+0xae98>
  40ca30:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40ca34:	adrp	x0, 427000 <ferror@plt+0x25410>
  40ca38:	mov	w27, #0xcccd                	// #52429
  40ca3c:	add	x20, x20, #0xac8
  40ca40:	add	x28, x3, #0x2a8
  40ca44:	add	x25, x0, #0xe28
  40ca48:	mov	x24, #0x2                   	// #2
  40ca4c:	movk	w27, #0xcccc, lsl #16
  40ca50:	ldr	x1, [x20]
  40ca54:	mov	x0, x21
  40ca58:	ldrb	w1, [x1, x24]
  40ca5c:	bl	4128c8 <ferror@plt+0x10cd8>
  40ca60:	umull	x0, w24, w27
  40ca64:	lsr	x0, x0, #36
  40ca68:	add	w0, w0, w0, lsl #2
  40ca6c:	sub	w0, w24, w0, lsl #2
  40ca70:	cmp	w0, #0x13
  40ca74:	b.eq	40db38 <ferror@plt+0xbf48>  // b.none
  40ca78:	ldr	w0, [x28]
  40ca7c:	add	x24, x24, #0x1
  40ca80:	cmp	w0, w24
  40ca84:	b.ge	40ca50 <ferror@plt+0xae60>  // b.tcont
  40ca88:	adrp	x0, 426000 <ferror@plt+0x24410>
  40ca8c:	add	x0, x0, #0xc30
  40ca90:	bl	4128b8 <ferror@plt+0x10cc8>
  40ca94:	adrp	x0, 435000 <ferror@plt+0x33410>
  40ca98:	add	x0, x0, #0x788
  40ca9c:	str	x0, [sp, #160]
  40caa0:	bl	412988 <ferror@plt+0x10d98>
  40caa4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40caa8:	ldrb	w0, [x0, #3164]
  40caac:	cbz	w0, 40b698 <ferror@plt+0x9aa8>
  40cab0:	mov	x1, #0x18                  	// #24
  40cab4:	mov	x0, #0x1                   	// #1
  40cab8:	bl	401920 <calloc@plt>
  40cabc:	mov	x20, x0
  40cac0:	mov	w1, #0x9                   	// #9
  40cac4:	bl	419728 <ferror@plt+0x17b38>
  40cac8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40cacc:	mov	x1, #0x1                   	// #1
  40cad0:	ldr	w2, [x0, #680]
  40cad4:	mov	w0, #0x1                   	// #1
  40cad8:	strh	w0, [x20, #2]
  40cadc:	add	w2, w2, #0x1
  40cae0:	str	w2, [x20, #8]
  40cae4:	mov	w0, w2
  40cae8:	bl	401920 <calloc@plt>
  40caec:	str	x0, [x20, #16]
  40caf0:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40caf4:	ldr	w5, [x1, #680]
  40caf8:	cmp	w5, #0x0
  40cafc:	b.le	40cc88 <ferror@plt+0xb098>
  40cb00:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40cb04:	add	x3, x0, #0x1
  40cb08:	add	x2, x0, #0x11
  40cb0c:	sub	w1, w5, #0x1
  40cb10:	ldr	x4, [x4, #2760]
  40cb14:	add	x7, x4, #0x11
  40cb18:	add	x6, x4, #0x1
  40cb1c:	cmp	x7, x3
  40cb20:	ccmp	x2, x6, #0x0, hi  // hi = pmore
  40cb24:	ccmp	w1, #0xe, #0x0, ls  // ls = plast
  40cb28:	b.ls	40e470 <ferror@plt+0xc880>  // b.plast
  40cb2c:	lsr	w2, w5, #4
  40cb30:	mov	x3, #0x1                   	// #1
  40cb34:	mov	x1, x3
  40cb38:	add	x2, x3, w2, uxtw #4
  40cb3c:	nop
  40cb40:	ldr	q0, [x4, x1]
  40cb44:	str	q0, [x0, x1]
  40cb48:	add	x1, x1, #0x10
  40cb4c:	cmp	x2, x1
  40cb50:	b.ne	40cb40 <ferror@plt+0xaf50>  // b.any
  40cb54:	and	w1, w5, #0xfffffff0
  40cb58:	cmp	w1, w5
  40cb5c:	add	w3, w1, #0x1
  40cb60:	b.eq	40cc88 <ferror@plt+0xb098>  // b.none
  40cb64:	ldrb	w6, [x4, w3, sxtw]
  40cb68:	add	w2, w1, #0x2
  40cb6c:	strb	w6, [x0, w3, sxtw]
  40cb70:	cmp	w2, w5
  40cb74:	b.gt	40cc88 <ferror@plt+0xb098>
  40cb78:	ldrb	w6, [x4, w2, sxtw]
  40cb7c:	add	w3, w1, #0x3
  40cb80:	strb	w6, [x0, w2, sxtw]
  40cb84:	cmp	w3, w5
  40cb88:	b.gt	40cc88 <ferror@plt+0xb098>
  40cb8c:	ldrb	w6, [x4, w3, sxtw]
  40cb90:	add	w2, w1, #0x4
  40cb94:	strb	w6, [x0, w3, sxtw]
  40cb98:	cmp	w2, w5
  40cb9c:	b.gt	40cc88 <ferror@plt+0xb098>
  40cba0:	ldrb	w6, [x4, w2, sxtw]
  40cba4:	add	w3, w1, #0x5
  40cba8:	strb	w6, [x0, w2, sxtw]
  40cbac:	cmp	w3, w5
  40cbb0:	b.gt	40cc88 <ferror@plt+0xb098>
  40cbb4:	ldrb	w6, [x4, w3, sxtw]
  40cbb8:	add	w2, w1, #0x6
  40cbbc:	strb	w6, [x0, w3, sxtw]
  40cbc0:	cmp	w2, w5
  40cbc4:	b.gt	40cc88 <ferror@plt+0xb098>
  40cbc8:	ldrb	w6, [x4, w2, sxtw]
  40cbcc:	add	w3, w1, #0x7
  40cbd0:	strb	w6, [x0, w2, sxtw]
  40cbd4:	cmp	w3, w5
  40cbd8:	b.gt	40cc88 <ferror@plt+0xb098>
  40cbdc:	ldrb	w6, [x4, w3, sxtw]
  40cbe0:	add	w2, w1, #0x8
  40cbe4:	strb	w6, [x0, w3, sxtw]
  40cbe8:	cmp	w2, w5
  40cbec:	b.gt	40cc88 <ferror@plt+0xb098>
  40cbf0:	ldrb	w6, [x4, w2, sxtw]
  40cbf4:	add	w3, w1, #0x9
  40cbf8:	strb	w6, [x0, w2, sxtw]
  40cbfc:	cmp	w5, w3
  40cc00:	b.lt	40cc88 <ferror@plt+0xb098>  // b.tstop
  40cc04:	ldrb	w6, [x4, w3, sxtw]
  40cc08:	add	w2, w1, #0xa
  40cc0c:	strb	w6, [x0, w3, sxtw]
  40cc10:	cmp	w5, w2
  40cc14:	b.lt	40cc88 <ferror@plt+0xb098>  // b.tstop
  40cc18:	ldrb	w3, [x4, w2, sxtw]
  40cc1c:	add	w6, w1, #0xb
  40cc20:	strb	w3, [x0, w2, sxtw]
  40cc24:	cmp	w5, w6
  40cc28:	b.lt	40cc88 <ferror@plt+0xb098>  // b.tstop
  40cc2c:	ldrb	w2, [x4, w6, sxtw]
  40cc30:	add	w3, w1, #0xc
  40cc34:	strb	w2, [x0, w6, sxtw]
  40cc38:	cmp	w5, w3
  40cc3c:	b.lt	40cc88 <ferror@plt+0xb098>  // b.tstop
  40cc40:	ldrb	w6, [x4, w3, sxtw]
  40cc44:	add	w2, w1, #0xd
  40cc48:	strb	w6, [x0, w3, sxtw]
  40cc4c:	cmp	w5, w2
  40cc50:	b.lt	40cc88 <ferror@plt+0xb098>  // b.tstop
  40cc54:	ldrb	w6, [x4, w2, sxtw]
  40cc58:	add	w3, w1, #0xe
  40cc5c:	strb	w6, [x0, w2, sxtw]
  40cc60:	cmp	w5, w3
  40cc64:	b.lt	40cc88 <ferror@plt+0xb098>  // b.tstop
  40cc68:	ldrb	w2, [x4, w3, sxtw]
  40cc6c:	add	w1, w1, #0xf
  40cc70:	strb	w2, [x0, w3, sxtw]
  40cc74:	cmp	w5, w1
  40cc78:	b.lt	40cc88 <ferror@plt+0xb098>  // b.tstop
  40cc7c:	ldrb	w2, [x4, w1, sxtw]
  40cc80:	strb	w2, [x0, w1, sxtw]
  40cc84:	nop
  40cc88:	adrp	x2, 425000 <ferror@plt+0x23410>
  40cc8c:	adrp	x1, 427000 <ferror@plt+0x25410>
  40cc90:	add	x2, x2, #0xfc0
  40cc94:	add	x1, x1, #0xe30
  40cc98:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40cc9c:	add	x0, x0, #0x170
  40cca0:	bl	401ed0 <ferror@plt+0x2e0>
  40cca4:	mov	x0, x20
  40cca8:	bl	41a1b8 <ferror@plt+0x185c8>
  40ccac:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ccb0:	mov	x1, x20
  40ccb4:	add	x0, x0, #0x1d8
  40ccb8:	bl	419bf0 <ferror@plt+0x18000>
  40ccbc:	tbnz	w0, #31, 40e418 <ferror@plt+0xc828>
  40ccc0:	mov	x0, x20
  40ccc4:	bl	419748 <ferror@plt+0x17b58>
  40ccc8:	b	40b698 <ferror@plt+0x9aa8>
  40cccc:	bl	407b60 <ferror@plt+0x5f70>
  40ccd0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ccd4:	ldrb	w0, [x0, #3164]
  40ccd8:	cbnz	w0, 40df80 <ferror@plt+0xc390>
  40ccdc:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40cce0:	str	x0, [sp, #112]
  40cce4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40cce8:	str	x0, [sp, #136]
  40ccec:	b	40b678 <ferror@plt+0x9a88>
  40ccf0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ccf4:	str	x0, [sp, #120]
  40ccf8:	b	40b210 <ferror@plt+0x9620>
  40ccfc:	ldr	w20, [x19, #3624]
  40cd00:	lsl	w20, w20, #3
  40cd04:	cmp	w20, #0x7
  40cd08:	b.le	40cd28 <ferror@plt+0xb138>
  40cd0c:	mov	w21, w20
  40cd10:	sub	w21, w21, #0x8
  40cd14:	mov	w0, #0x9                   	// #9
  40cd18:	bl	412978 <ferror@plt+0x10d88>
  40cd1c:	cmp	w21, #0x7
  40cd20:	b.gt	40cd10 <ferror@plt+0xb120>
  40cd24:	and	w20, w20, #0x7
  40cd28:	cmp	w20, #0x0
  40cd2c:	b.le	40cd40 <ferror@plt+0xb150>
  40cd30:	mov	w0, #0x20                  	// #32
  40cd34:	bl	412978 <ferror@plt+0x10d88>
  40cd38:	subs	w20, w20, #0x1
  40cd3c:	b.ne	40cd30 <ferror@plt+0xb140>  // b.any
  40cd40:	adrp	x0, 427000 <ferror@plt+0x25410>
  40cd44:	add	x0, x0, #0xc68
  40cd48:	bl	412988 <ferror@plt+0x10d98>
  40cd4c:	ldr	w20, [x19, #3624]
  40cd50:	lsl	w20, w20, #3
  40cd54:	cmp	w20, #0x7
  40cd58:	mov	w21, w20
  40cd5c:	b.le	40cd78 <ferror@plt+0xb188>
  40cd60:	sub	w21, w21, #0x8
  40cd64:	mov	w0, #0x9                   	// #9
  40cd68:	bl	412978 <ferror@plt+0x10d88>
  40cd6c:	cmp	w21, #0x7
  40cd70:	b.gt	40cd60 <ferror@plt+0xb170>
  40cd74:	and	w20, w20, #0x7
  40cd78:	cmp	w20, #0x0
  40cd7c:	b.le	40cd90 <ferror@plt+0xb1a0>
  40cd80:	mov	w0, #0x20                  	// #32
  40cd84:	bl	412978 <ferror@plt+0x10d88>
  40cd88:	subs	w20, w20, #0x1
  40cd8c:	b.ne	40cd80 <ferror@plt+0xb190>  // b.any
  40cd90:	adrp	x0, 427000 <ferror@plt+0x25410>
  40cd94:	add	x0, x0, #0xc98
  40cd98:	bl	412988 <ferror@plt+0x10d98>
  40cd9c:	ldr	w20, [x19, #3624]
  40cda0:	lsl	w20, w20, #3
  40cda4:	cmp	w20, #0x7
  40cda8:	mov	w21, w20
  40cdac:	b.le	40cdc8 <ferror@plt+0xb1d8>
  40cdb0:	sub	w21, w21, #0x8
  40cdb4:	mov	w0, #0x9                   	// #9
  40cdb8:	bl	412978 <ferror@plt+0x10d88>
  40cdbc:	cmp	w21, #0x7
  40cdc0:	b.gt	40cdb0 <ferror@plt+0xb1c0>
  40cdc4:	and	w20, w20, #0x7
  40cdc8:	cmp	w20, #0x0
  40cdcc:	b.le	40cde0 <ferror@plt+0xb1f0>
  40cdd0:	mov	w0, #0x20                  	// #32
  40cdd4:	bl	412978 <ferror@plt+0x10d88>
  40cdd8:	subs	w20, w20, #0x1
  40cddc:	b.ne	40cdd0 <ferror@plt+0xb1e0>  // b.any
  40cde0:	adrp	x0, 427000 <ferror@plt+0x25410>
  40cde4:	add	x0, x0, #0xc28
  40cde8:	bl	412988 <ferror@plt+0x10d98>
  40cdec:	ldr	w20, [x19, #3624]
  40cdf0:	add	w20, w20, #0x1
  40cdf4:	str	w20, [x19, #3624]
  40cdf8:	lsl	w20, w20, #3
  40cdfc:	cmp	w20, #0x7
  40ce00:	mov	w21, w20
  40ce04:	b.le	40ce20 <ferror@plt+0xb230>
  40ce08:	sub	w21, w21, #0x8
  40ce0c:	mov	w0, #0x9                   	// #9
  40ce10:	bl	412978 <ferror@plt+0x10d88>
  40ce14:	cmp	w21, #0x7
  40ce18:	b.gt	40ce08 <ferror@plt+0xb218>
  40ce1c:	and	w20, w20, #0x7
  40ce20:	cmp	w20, #0x0
  40ce24:	b.le	40ce38 <ferror@plt+0xb248>
  40ce28:	mov	w0, #0x20                  	// #32
  40ce2c:	bl	412978 <ferror@plt+0x10d88>
  40ce30:	subs	w20, w20, #0x1
  40ce34:	b.ne	40ce28 <ferror@plt+0xb238>  // b.any
  40ce38:	adrp	x25, 437000 <ferror@plt+0x35410>
  40ce3c:	add	x0, x25, #0x998
  40ce40:	str	x0, [sp, #144]
  40ce44:	bl	412988 <ferror@plt+0x10d98>
  40ce48:	ldr	w20, [x19, #3624]
  40ce4c:	lsl	w20, w20, #3
  40ce50:	cmp	w20, #0x7
  40ce54:	mov	w21, w20
  40ce58:	b.le	40ce78 <ferror@plt+0xb288>
  40ce5c:	nop
  40ce60:	sub	w21, w21, #0x8
  40ce64:	mov	w0, #0x9                   	// #9
  40ce68:	bl	412978 <ferror@plt+0x10d88>
  40ce6c:	cmp	w21, #0x7
  40ce70:	b.gt	40ce60 <ferror@plt+0xb270>
  40ce74:	and	w20, w20, #0x7
  40ce78:	cmp	w20, #0x0
  40ce7c:	b.le	40ce90 <ferror@plt+0xb2a0>
  40ce80:	mov	w0, #0x20                  	// #32
  40ce84:	bl	412978 <ferror@plt+0x10d88>
  40ce88:	subs	w20, w20, #0x1
  40ce8c:	b.ne	40ce80 <ferror@plt+0xb290>  // b.any
  40ce90:	adrp	x0, 427000 <ferror@plt+0x25410>
  40ce94:	add	x0, x0, #0xcc0
  40ce98:	bl	412988 <ferror@plt+0x10d98>
  40ce9c:	ldr	w20, [x19, #3624]
  40cea0:	lsl	w20, w20, #3
  40cea4:	cmp	w20, #0x7
  40cea8:	mov	w21, w20
  40ceac:	b.le	40cec8 <ferror@plt+0xb2d8>
  40ceb0:	sub	w21, w21, #0x8
  40ceb4:	mov	w0, #0x9                   	// #9
  40ceb8:	bl	412978 <ferror@plt+0x10d88>
  40cebc:	cmp	w21, #0x7
  40cec0:	b.gt	40ceb0 <ferror@plt+0xb2c0>
  40cec4:	and	w20, w20, #0x7
  40cec8:	cmp	w20, #0x0
  40cecc:	b.le	40cee0 <ferror@plt+0xb2f0>
  40ced0:	mov	w0, #0x20                  	// #32
  40ced4:	bl	412978 <ferror@plt+0x10d88>
  40ced8:	subs	w20, w20, #0x1
  40cedc:	b.ne	40ced0 <ferror@plt+0xb2e0>  // b.any
  40cee0:	adrp	x0, 427000 <ferror@plt+0x25410>
  40cee4:	add	x0, x0, #0xcd8
  40cee8:	bl	412988 <ferror@plt+0x10d98>
  40ceec:	ldr	w20, [x19, #3624]
  40cef0:	lsl	w20, w20, #3
  40cef4:	cmp	w20, #0x7
  40cef8:	mov	w21, w20
  40cefc:	b.le	40cf18 <ferror@plt+0xb328>
  40cf00:	sub	w21, w21, #0x8
  40cf04:	mov	w0, #0x9                   	// #9
  40cf08:	bl	412978 <ferror@plt+0x10d88>
  40cf0c:	cmp	w21, #0x7
  40cf10:	b.gt	40cf00 <ferror@plt+0xb310>
  40cf14:	and	w20, w20, #0x7
  40cf18:	cmp	w20, #0x0
  40cf1c:	b.le	40b630 <ferror@plt+0x9a40>
  40cf20:	mov	w0, #0x20                  	// #32
  40cf24:	bl	412978 <ferror@plt+0x10d88>
  40cf28:	subs	w20, w20, #0x1
  40cf2c:	b.ne	40cf20 <ferror@plt+0xb330>  // b.any
  40cf30:	b	40b630 <ferror@plt+0x9a40>
  40cf34:	ldr	w20, [x19, #3624]
  40cf38:	lsl	w20, w20, #3
  40cf3c:	cmp	w20, #0x7
  40cf40:	b.le	40cf60 <ferror@plt+0xb370>
  40cf44:	mov	w21, w20
  40cf48:	sub	w21, w21, #0x8
  40cf4c:	mov	w0, #0x9                   	// #9
  40cf50:	bl	412978 <ferror@plt+0x10d88>
  40cf54:	cmp	w21, #0x7
  40cf58:	b.gt	40cf48 <ferror@plt+0xb358>
  40cf5c:	and	w20, w20, #0x7
  40cf60:	cmp	w20, #0x0
  40cf64:	b.le	40cf78 <ferror@plt+0xb388>
  40cf68:	mov	w0, #0x20                  	// #32
  40cf6c:	bl	412978 <ferror@plt+0x10d88>
  40cf70:	subs	w20, w20, #0x1
  40cf74:	b.ne	40cf68 <ferror@plt+0xb378>  // b.any
  40cf78:	adrp	x0, 428000 <ferror@plt+0x26410>
  40cf7c:	add	x0, x0, #0xdd8
  40cf80:	bl	412988 <ferror@plt+0x10d98>
  40cf84:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40cf88:	ldr	w0, [x0, #2616]
  40cf8c:	cbz	w0, 40c82c <ferror@plt+0xac3c>
  40cf90:	ldr	w20, [x19, #3624]
  40cf94:	lsl	w20, w20, #3
  40cf98:	cmp	w20, #0x7
  40cf9c:	b.le	40cfc0 <ferror@plt+0xb3d0>
  40cfa0:	mov	w21, w20
  40cfa4:	nop
  40cfa8:	sub	w21, w21, #0x8
  40cfac:	mov	w0, #0x9                   	// #9
  40cfb0:	bl	412978 <ferror@plt+0x10d88>
  40cfb4:	cmp	w21, #0x7
  40cfb8:	b.gt	40cfa8 <ferror@plt+0xb3b8>
  40cfbc:	and	w20, w20, #0x7
  40cfc0:	cmp	w20, #0x0
  40cfc4:	b.le	40cfd8 <ferror@plt+0xb3e8>
  40cfc8:	mov	w0, #0x20                  	// #32
  40cfcc:	bl	412978 <ferror@plt+0x10d88>
  40cfd0:	subs	w20, w20, #0x1
  40cfd4:	b.ne	40cfc8 <ferror@plt+0xb3d8>  // b.any
  40cfd8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40cfdc:	add	x0, x0, #0xe10
  40cfe0:	bl	412988 <ferror@plt+0x10d98>
  40cfe4:	ldr	w20, [x19, #3624]
  40cfe8:	add	w20, w20, #0x1
  40cfec:	str	w20, [x19, #3624]
  40cff0:	lsl	w20, w20, #3
  40cff4:	cmp	w20, #0x7
  40cff8:	mov	w21, w20
  40cffc:	b.le	40d018 <ferror@plt+0xb428>
  40d000:	sub	w21, w21, #0x8
  40d004:	mov	w0, #0x9                   	// #9
  40d008:	bl	412978 <ferror@plt+0x10d88>
  40d00c:	cmp	w21, #0x7
  40d010:	b.gt	40d000 <ferror@plt+0xb410>
  40d014:	and	w20, w20, #0x7
  40d018:	cmp	w20, #0x0
  40d01c:	b.le	40d030 <ferror@plt+0xb440>
  40d020:	mov	w0, #0x20                  	// #32
  40d024:	bl	412978 <ferror@plt+0x10d88>
  40d028:	subs	w20, w20, #0x1
  40d02c:	b.ne	40d020 <ferror@plt+0xb430>  // b.any
  40d030:	ldr	x0, [sp, #104]
  40d034:	bl	412988 <ferror@plt+0x10d98>
  40d038:	ldr	w0, [x19, #3624]
  40d03c:	sub	w0, w0, #0x1
  40d040:	str	w0, [x19, #3624]
  40d044:	b	40c82c <ferror@plt+0xac3c>
  40d048:	lsl	w20, w20, #3
  40d04c:	cmp	w20, #0x7
  40d050:	b.le	40d070 <ferror@plt+0xb480>
  40d054:	mov	w25, w20
  40d058:	sub	w25, w25, #0x8
  40d05c:	mov	w0, #0x9                   	// #9
  40d060:	bl	412978 <ferror@plt+0x10d88>
  40d064:	cmp	w25, #0x7
  40d068:	b.gt	40d058 <ferror@plt+0xb468>
  40d06c:	and	w20, w20, #0x7
  40d070:	cmp	w20, #0x0
  40d074:	b.le	40d088 <ferror@plt+0xb498>
  40d078:	mov	w0, #0x20                  	// #32
  40d07c:	bl	412978 <ferror@plt+0x10d88>
  40d080:	subs	w20, w20, #0x1
  40d084:	b.ne	40d078 <ferror@plt+0xb488>  // b.any
  40d088:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d08c:	add	x0, x0, #0x970
  40d090:	bl	412988 <ferror@plt+0x10d98>
  40d094:	ldr	w20, [x19, #3624]
  40d098:	add	w20, w20, #0x1
  40d09c:	str	w20, [x19, #3624]
  40d0a0:	lsl	w20, w20, #3
  40d0a4:	cmp	w20, #0x7
  40d0a8:	mov	w25, w20
  40d0ac:	b.le	40d0c8 <ferror@plt+0xb4d8>
  40d0b0:	sub	w25, w25, #0x8
  40d0b4:	mov	w0, #0x9                   	// #9
  40d0b8:	bl	412978 <ferror@plt+0x10d88>
  40d0bc:	cmp	w25, #0x7
  40d0c0:	b.gt	40d0b0 <ferror@plt+0xb4c0>
  40d0c4:	and	w20, w20, #0x7
  40d0c8:	cmp	w20, #0x0
  40d0cc:	b.le	40d0e0 <ferror@plt+0xb4f0>
  40d0d0:	mov	w0, #0x20                  	// #32
  40d0d4:	bl	412978 <ferror@plt+0x10d88>
  40d0d8:	subs	w20, w20, #0x1
  40d0dc:	b.ne	40d0d0 <ferror@plt+0xb4e0>  // b.any
  40d0e0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d0e4:	add	x0, x0, #0x988
  40d0e8:	bl	412988 <ferror@plt+0x10d98>
  40d0ec:	ldr	w20, [x19, #3624]
  40d0f0:	lsl	w20, w20, #3
  40d0f4:	cmp	w20, #0x7
  40d0f8:	mov	w25, w20
  40d0fc:	b.le	40d118 <ferror@plt+0xb528>
  40d100:	sub	w25, w25, #0x8
  40d104:	mov	w0, #0x9                   	// #9
  40d108:	bl	412978 <ferror@plt+0x10d88>
  40d10c:	cmp	w25, #0x7
  40d110:	b.gt	40d100 <ferror@plt+0xb510>
  40d114:	and	w20, w20, #0x7
  40d118:	cmp	w20, #0x0
  40d11c:	b.le	40d130 <ferror@plt+0xb540>
  40d120:	mov	w0, #0x20                  	// #32
  40d124:	bl	412978 <ferror@plt+0x10d88>
  40d128:	subs	w20, w20, #0x1
  40d12c:	b.ne	40d120 <ferror@plt+0xb530>  // b.any
  40d130:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d134:	add	x0, x0, #0x9b0
  40d138:	bl	412988 <ferror@plt+0x10d98>
  40d13c:	ldr	w20, [x19, #3624]
  40d140:	sub	w20, w20, #0x1
  40d144:	str	w20, [x19, #3624]
  40d148:	b	40c284 <ferror@plt+0xa694>
  40d14c:	ldr	w20, [x19, #3624]
  40d150:	lsl	w20, w20, #3
  40d154:	cmp	w20, #0x7
  40d158:	b.le	40d178 <ferror@plt+0xb588>
  40d15c:	mov	w23, w20
  40d160:	sub	w23, w23, #0x8
  40d164:	mov	w0, #0x9                   	// #9
  40d168:	bl	412978 <ferror@plt+0x10d88>
  40d16c:	cmp	w23, #0x7
  40d170:	b.gt	40d160 <ferror@plt+0xb570>
  40d174:	and	w20, w20, #0x7
  40d178:	cmp	w20, #0x0
  40d17c:	b.le	40d190 <ferror@plt+0xb5a0>
  40d180:	mov	w0, #0x20                  	// #32
  40d184:	bl	412978 <ferror@plt+0x10d88>
  40d188:	subs	w20, w20, #0x1
  40d18c:	b.ne	40d180 <ferror@plt+0xb590>  // b.any
  40d190:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d194:	add	x0, x0, #0xb38
  40d198:	bl	412988 <ferror@plt+0x10d98>
  40d19c:	ldr	w20, [x19, #3624]
  40d1a0:	add	w20, w20, #0x1
  40d1a4:	str	w20, [x19, #3624]
  40d1a8:	lsl	w20, w20, #3
  40d1ac:	cmp	w20, #0x7
  40d1b0:	mov	w23, w20
  40d1b4:	b.le	40d1d0 <ferror@plt+0xb5e0>
  40d1b8:	sub	w23, w23, #0x8
  40d1bc:	mov	w0, #0x9                   	// #9
  40d1c0:	bl	412978 <ferror@plt+0x10d88>
  40d1c4:	cmp	w23, #0x7
  40d1c8:	b.gt	40d1b8 <ferror@plt+0xb5c8>
  40d1cc:	and	w20, w20, #0x7
  40d1d0:	cmp	w20, #0x0
  40d1d4:	b.le	40d1e8 <ferror@plt+0xb5f8>
  40d1d8:	mov	w0, #0x20                  	// #32
  40d1dc:	bl	412978 <ferror@plt+0x10d88>
  40d1e0:	subs	w20, w20, #0x1
  40d1e4:	b.ne	40d1d8 <ferror@plt+0xb5e8>  // b.any
  40d1e8:	ldr	x0, [sp, #144]
  40d1ec:	bl	412988 <ferror@plt+0x10d98>
  40d1f0:	ldr	w20, [x19, #3624]
  40d1f4:	lsl	w20, w20, #3
  40d1f8:	cmp	w20, #0x7
  40d1fc:	mov	w23, w20
  40d200:	b.le	40d220 <ferror@plt+0xb630>
  40d204:	nop
  40d208:	sub	w23, w23, #0x8
  40d20c:	mov	w0, #0x9                   	// #9
  40d210:	bl	412978 <ferror@plt+0x10d88>
  40d214:	cmp	w23, #0x7
  40d218:	b.gt	40d208 <ferror@plt+0xb618>
  40d21c:	and	w20, w20, #0x7
  40d220:	cmp	w20, #0x0
  40d224:	b.le	40d238 <ferror@plt+0xb648>
  40d228:	mov	w0, #0x20                  	// #32
  40d22c:	bl	412978 <ferror@plt+0x10d88>
  40d230:	subs	w20, w20, #0x1
  40d234:	b.ne	40d228 <ferror@plt+0xb638>  // b.any
  40d238:	adrp	x0, 426000 <ferror@plt+0x24410>
  40d23c:	add	x0, x0, #0xb00
  40d240:	bl	412988 <ferror@plt+0x10d98>
  40d244:	ldr	w20, [x19, #3624]
  40d248:	ldr	w0, [x21, #3144]
  40d24c:	adrp	x23, 427000 <ferror@plt+0x25410>
  40d250:	add	w20, w20, #0x1
  40d254:	str	w20, [x19, #3624]
  40d258:	cmp	w0, #0x0
  40d25c:	add	x23, x23, #0x930
  40d260:	lsl	w20, w20, #3
  40d264:	adrp	x0, 427000 <ferror@plt+0x25410>
  40d268:	add	x0, x0, #0x908
  40d26c:	mov	w25, w20
  40d270:	csel	x23, x0, x23, ne  // ne = any
  40d274:	cmp	w20, #0x7
  40d278:	b.le	40d298 <ferror@plt+0xb6a8>
  40d27c:	nop
  40d280:	sub	w25, w25, #0x8
  40d284:	mov	w0, #0x9                   	// #9
  40d288:	bl	412978 <ferror@plt+0x10d88>
  40d28c:	cmp	w25, #0x7
  40d290:	b.gt	40d280 <ferror@plt+0xb690>
  40d294:	and	w20, w20, #0x7
  40d298:	cmp	w20, #0x0
  40d29c:	b.le	40d2b0 <ferror@plt+0xb6c0>
  40d2a0:	mov	w0, #0x20                  	// #32
  40d2a4:	bl	412978 <ferror@plt+0x10d88>
  40d2a8:	subs	w20, w20, #0x1
  40d2ac:	b.ne	40d2a0 <ferror@plt+0xb6b0>  // b.any
  40d2b0:	mov	x0, x23
  40d2b4:	bl	412988 <ferror@plt+0x10d98>
  40d2b8:	ldr	w20, [x19, #3624]
  40d2bc:	sub	w20, w20, #0x1
  40d2c0:	str	w20, [x19, #3624]
  40d2c4:	lsl	w20, w20, #3
  40d2c8:	cmp	w20, #0x7
  40d2cc:	mov	w23, w20
  40d2d0:	b.le	40d2f0 <ferror@plt+0xb700>
  40d2d4:	nop
  40d2d8:	sub	w23, w23, #0x8
  40d2dc:	mov	w0, #0x9                   	// #9
  40d2e0:	bl	412978 <ferror@plt+0x10d88>
  40d2e4:	cmp	w23, #0x7
  40d2e8:	b.gt	40d2d8 <ferror@plt+0xb6e8>
  40d2ec:	and	w20, w20, #0x7
  40d2f0:	cmp	w20, #0x0
  40d2f4:	b.le	40d308 <ferror@plt+0xb718>
  40d2f8:	mov	w0, #0x20                  	// #32
  40d2fc:	bl	412978 <ferror@plt+0x10d88>
  40d300:	subs	w20, w20, #0x1
  40d304:	b.ne	40d2f8 <ferror@plt+0xb708>  // b.any
  40d308:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40d30c:	ldr	w1, [x0, #680]
  40d310:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d314:	add	x0, x0, #0xb50
  40d318:	bl	4128c8 <ferror@plt+0x10cd8>
  40d31c:	ldr	w20, [x19, #3624]
  40d320:	ldr	w0, [x21, #3144]
  40d324:	add	w20, w20, #0x1
  40d328:	str	w20, [x19, #3624]
  40d32c:	cbz	w0, 40d9a8 <ferror@plt+0xbdb8>
  40d330:	lsl	w20, w20, #3
  40d334:	cmp	w20, #0x7
  40d338:	b.le	40d358 <ferror@plt+0xb768>
  40d33c:	mov	w23, w20
  40d340:	sub	w23, w23, #0x8
  40d344:	mov	w0, #0x9                   	// #9
  40d348:	bl	412978 <ferror@plt+0x10d88>
  40d34c:	cmp	w23, #0x7
  40d350:	b.gt	40d340 <ferror@plt+0xb750>
  40d354:	and	w20, w20, #0x7
  40d358:	cmp	w20, #0x0
  40d35c:	b.le	40d370 <ferror@plt+0xb780>
  40d360:	mov	w0, #0x20                  	// #32
  40d364:	bl	412978 <ferror@plt+0x10d88>
  40d368:	subs	w20, w20, #0x1
  40d36c:	b.ne	40d360 <ferror@plt+0xb770>  // b.any
  40d370:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d374:	add	x0, x0, #0xb70
  40d378:	bl	412988 <ferror@plt+0x10d98>
  40d37c:	ldr	w20, [x19, #3624]
  40d380:	lsl	w20, w20, #3
  40d384:	cmp	w20, #0x7
  40d388:	mov	w23, w20
  40d38c:	b.le	40d3a8 <ferror@plt+0xb7b8>
  40d390:	sub	w23, w23, #0x8
  40d394:	mov	w0, #0x9                   	// #9
  40d398:	bl	412978 <ferror@plt+0x10d88>
  40d39c:	cmp	w23, #0x7
  40d3a0:	b.gt	40d390 <ferror@plt+0xb7a0>
  40d3a4:	and	w20, w20, #0x7
  40d3a8:	cmp	w20, #0x0
  40d3ac:	b.le	40d3c0 <ferror@plt+0xb7d0>
  40d3b0:	mov	w0, #0x20                  	// #32
  40d3b4:	bl	412978 <ferror@plt+0x10d88>
  40d3b8:	subs	w20, w20, #0x1
  40d3bc:	b.ne	40d3b0 <ferror@plt+0xb7c0>  // b.any
  40d3c0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d3c4:	add	x0, x0, #0xbb8
  40d3c8:	bl	412988 <ferror@plt+0x10d98>
  40d3cc:	ldr	w20, [x19, #3624]
  40d3d0:	sub	w20, w20, #0x1
  40d3d4:	str	w20, [x19, #3624]
  40d3d8:	lsl	w20, w20, #3
  40d3dc:	cmp	w20, #0x7
  40d3e0:	b.le	40d400 <ferror@plt+0xb810>
  40d3e4:	mov	w23, w20
  40d3e8:	sub	w23, w23, #0x8
  40d3ec:	mov	w0, #0x9                   	// #9
  40d3f0:	bl	412978 <ferror@plt+0x10d88>
  40d3f4:	cmp	w23, #0x7
  40d3f8:	b.gt	40d3e8 <ferror@plt+0xb7f8>
  40d3fc:	and	w20, w20, #0x7
  40d400:	cmp	w20, #0x0
  40d404:	b.le	40d418 <ferror@plt+0xb828>
  40d408:	mov	w0, #0x20                  	// #32
  40d40c:	bl	412978 <ferror@plt+0x10d88>
  40d410:	subs	w20, w20, #0x1
  40d414:	b.ne	40d408 <ferror@plt+0xb818>  // b.any
  40d418:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40d41c:	adrp	x23, 428000 <ferror@plt+0x26410>
  40d420:	add	x23, x23, #0xc58
  40d424:	ldr	w1, [x0, #680]
  40d428:	mov	x0, x23
  40d42c:	bl	4128c8 <ferror@plt+0x10cd8>
  40d430:	ldr	w20, [x19, #3624]
  40d434:	ldr	w0, [x21, #3144]
  40d438:	add	w20, w20, #0x1
  40d43c:	str	w20, [x19, #3624]
  40d440:	cbz	w0, 40ddb8 <ferror@plt+0xc1c8>
  40d444:	lsl	w20, w20, #3
  40d448:	cmp	w20, #0x7
  40d44c:	b.le	40d470 <ferror@plt+0xb880>
  40d450:	mov	w25, w20
  40d454:	nop
  40d458:	sub	w25, w25, #0x8
  40d45c:	mov	w0, #0x9                   	// #9
  40d460:	bl	412978 <ferror@plt+0x10d88>
  40d464:	cmp	w25, #0x7
  40d468:	b.gt	40d458 <ferror@plt+0xb868>
  40d46c:	and	w20, w20, #0x7
  40d470:	cmp	w20, #0x0
  40d474:	b.le	40d488 <ferror@plt+0xb898>
  40d478:	mov	w0, #0x20                  	// #32
  40d47c:	bl	412978 <ferror@plt+0x10d88>
  40d480:	subs	w20, w20, #0x1
  40d484:	b.ne	40d478 <ferror@plt+0xb888>  // b.any
  40d488:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d48c:	add	x0, x0, #0xc78
  40d490:	bl	412988 <ferror@plt+0x10d98>
  40d494:	ldr	w20, [x19, #3624]
  40d498:	sub	w20, w20, #0x1
  40d49c:	str	w20, [x19, #3624]
  40d4a0:	lsl	w20, w20, #3
  40d4a4:	cmp	w20, #0x7
  40d4a8:	b.le	40d4c8 <ferror@plt+0xb8d8>
  40d4ac:	mov	w25, w20
  40d4b0:	sub	w25, w25, #0x8
  40d4b4:	mov	w0, #0x9                   	// #9
  40d4b8:	bl	412978 <ferror@plt+0x10d88>
  40d4bc:	cmp	w25, #0x7
  40d4c0:	b.gt	40d4b0 <ferror@plt+0xb8c0>
  40d4c4:	and	w20, w20, #0x7
  40d4c8:	cmp	w20, #0x0
  40d4cc:	b.le	40d4e0 <ferror@plt+0xb8f0>
  40d4d0:	mov	w0, #0x20                  	// #32
  40d4d4:	bl	412978 <ferror@plt+0x10d88>
  40d4d8:	subs	w20, w20, #0x1
  40d4dc:	b.ne	40d4d0 <ferror@plt+0xb8e0>  // b.any
  40d4e0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40d4e4:	ldr	w1, [x0, #680]
  40d4e8:	mov	x0, x23
  40d4ec:	adrp	x23, 427000 <ferror@plt+0x25410>
  40d4f0:	add	x23, x23, #0x990
  40d4f4:	add	w1, w1, #0x1
  40d4f8:	bl	4128c8 <ferror@plt+0x10cd8>
  40d4fc:	ldr	w20, [x19, #3624]
  40d500:	ldr	w0, [x21, #3144]
  40d504:	add	w20, w20, #0x1
  40d508:	str	w20, [x19, #3624]
  40d50c:	cmp	w0, #0x0
  40d510:	adrp	x0, 427000 <ferror@plt+0x25410>
  40d514:	lsl	w20, w20, #3
  40d518:	add	x0, x0, #0x960
  40d51c:	csel	x23, x0, x23, ne  // ne = any
  40d520:	mov	w24, w20
  40d524:	cmp	w20, #0x7
  40d528:	b.le	40d548 <ferror@plt+0xb958>
  40d52c:	nop
  40d530:	sub	w24, w24, #0x8
  40d534:	mov	w0, #0x9                   	// #9
  40d538:	bl	412978 <ferror@plt+0x10d88>
  40d53c:	cmp	w24, #0x7
  40d540:	b.gt	40d530 <ferror@plt+0xb940>
  40d544:	and	w20, w20, #0x7
  40d548:	cmp	w20, #0x0
  40d54c:	b.le	40d560 <ferror@plt+0xb970>
  40d550:	mov	w0, #0x20                  	// #32
  40d554:	bl	412978 <ferror@plt+0x10d88>
  40d558:	subs	w20, w20, #0x1
  40d55c:	b.ne	40d550 <ferror@plt+0xb960>  // b.any
  40d560:	mov	x0, x23
  40d564:	bl	412988 <ferror@plt+0x10d98>
  40d568:	ldr	w20, [x19, #3624]
  40d56c:	sub	w20, w20, #0x1
  40d570:	str	w20, [x19, #3624]
  40d574:	lsl	w20, w20, #3
  40d578:	cmp	w20, #0x7
  40d57c:	mov	w23, w20
  40d580:	b.le	40d5a0 <ferror@plt+0xb9b0>
  40d584:	nop
  40d588:	sub	w23, w23, #0x8
  40d58c:	mov	w0, #0x9                   	// #9
  40d590:	bl	412978 <ferror@plt+0x10d88>
  40d594:	cmp	w23, #0x7
  40d598:	b.gt	40d588 <ferror@plt+0xb998>
  40d59c:	and	w20, w20, #0x7
  40d5a0:	cmp	w20, #0x0
  40d5a4:	b.le	40d5b8 <ferror@plt+0xb9c8>
  40d5a8:	mov	w0, #0x20                  	// #32
  40d5ac:	bl	412978 <ferror@plt+0x10d88>
  40d5b0:	subs	w20, w20, #0x1
  40d5b4:	b.ne	40d5a8 <ferror@plt+0xb9b8>  // b.any
  40d5b8:	adrp	x0, 441000 <ferror@plt+0x3f410>
  40d5bc:	add	x0, x0, #0x360
  40d5c0:	bl	412988 <ferror@plt+0x10d98>
  40d5c4:	ldr	w20, [x19, #3624]
  40d5c8:	ldr	w0, [x21, #3144]
  40d5cc:	add	w20, w20, #0x1
  40d5d0:	str	w20, [x19, #3624]
  40d5d4:	cbz	w0, 40dd64 <ferror@plt+0xc174>
  40d5d8:	lsl	w20, w20, #3
  40d5dc:	cmp	w20, #0x7
  40d5e0:	b.le	40d600 <ferror@plt+0xba10>
  40d5e4:	mov	w21, w20
  40d5e8:	sub	w21, w21, #0x8
  40d5ec:	mov	w0, #0x9                   	// #9
  40d5f0:	bl	412978 <ferror@plt+0x10d88>
  40d5f4:	cmp	w21, #0x7
  40d5f8:	b.gt	40d5e8 <ferror@plt+0xb9f8>
  40d5fc:	and	w20, w20, #0x7
  40d600:	cmp	w20, #0x0
  40d604:	b.le	40d618 <ferror@plt+0xba28>
  40d608:	mov	w0, #0x20                  	// #32
  40d60c:	bl	412978 <ferror@plt+0x10d88>
  40d610:	subs	w20, w20, #0x1
  40d614:	b.ne	40d608 <ferror@plt+0xba18>  // b.any
  40d618:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d61c:	add	x0, x0, #0xd10
  40d620:	bl	412988 <ferror@plt+0x10d98>
  40d624:	ldr	w20, [x19, #3624]
  40d628:	sub	w20, w20, #0x1
  40d62c:	str	w20, [x19, #3624]
  40d630:	lsl	w20, w20, #3
  40d634:	cmp	w20, #0x7
  40d638:	b.le	40d658 <ferror@plt+0xba68>
  40d63c:	mov	w21, w20
  40d640:	sub	w21, w21, #0x8
  40d644:	mov	w0, #0x9                   	// #9
  40d648:	bl	412978 <ferror@plt+0x10d88>
  40d64c:	cmp	w21, #0x7
  40d650:	b.gt	40d640 <ferror@plt+0xba50>
  40d654:	and	w20, w20, #0x7
  40d658:	cmp	w20, #0x0
  40d65c:	b.le	40d670 <ferror@plt+0xba80>
  40d660:	mov	w0, #0x20                  	// #32
  40d664:	bl	412978 <ferror@plt+0x10d88>
  40d668:	subs	w20, w20, #0x1
  40d66c:	b.ne	40d660 <ferror@plt+0xba70>  // b.any
  40d670:	mov	x0, x26
  40d674:	bl	412988 <ferror@plt+0x10d98>
  40d678:	ldr	w0, [x19, #3624]
  40d67c:	sub	w0, w0, #0x1
  40d680:	str	w0, [x19, #3624]
  40d684:	b	40c5f8 <ferror@plt+0xaa08>
  40d688:	mov	w0, #0x9                   	// #9
  40d68c:	bl	412978 <ferror@plt+0x10d88>
  40d690:	mov	w0, #0x9                   	// #9
  40d694:	bl	412978 <ferror@plt+0x10d88>
  40d698:	adrp	x0, 426000 <ferror@plt+0x24410>
  40d69c:	add	x0, x0, #0xcd8
  40d6a0:	bl	412988 <ferror@plt+0x10d98>
  40d6a4:	b	40c364 <ferror@plt+0xa774>
  40d6a8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d6ac:	adrp	x20, 428000 <ferror@plt+0x26410>
  40d6b0:	add	x0, x0, #0x6f0
  40d6b4:	add	x20, x20, #0x668
  40d6b8:	bl	412988 <ferror@plt+0x10d98>
  40d6bc:	mov	x0, x20
  40d6c0:	bl	412988 <ferror@plt+0x10d98>
  40d6c4:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d6c8:	add	x0, x0, #0x728
  40d6cc:	bl	412988 <ferror@plt+0x10d98>
  40d6d0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d6d4:	add	x0, x0, #0x740
  40d6d8:	bl	412988 <ferror@plt+0x10d98>
  40d6dc:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d6e0:	add	x0, x0, #0x750
  40d6e4:	bl	412988 <ferror@plt+0x10d98>
  40d6e8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d6ec:	add	x0, x0, #0x778
  40d6f0:	bl	412988 <ferror@plt+0x10d98>
  40d6f4:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d6f8:	add	x0, x0, #0x7b0
  40d6fc:	bl	412988 <ferror@plt+0x10d98>
  40d700:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d704:	add	x0, x0, #0x7c8
  40d708:	bl	412988 <ferror@plt+0x10d98>
  40d70c:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d710:	add	x0, x0, #0x7e0
  40d714:	bl	412988 <ferror@plt+0x10d98>
  40d718:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d71c:	add	x0, x0, #0x800
  40d720:	bl	412988 <ferror@plt+0x10d98>
  40d724:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d728:	add	x0, x0, #0x670
  40d72c:	bl	412988 <ferror@plt+0x10d98>
  40d730:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d734:	add	x0, x0, #0x828
  40d738:	bl	412988 <ferror@plt+0x10d98>
  40d73c:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d740:	add	x0, x0, #0x6b8
  40d744:	bl	412988 <ferror@plt+0x10d98>
  40d748:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d74c:	add	x0, x0, #0x838
  40d750:	bl	412988 <ferror@plt+0x10d98>
  40d754:	mov	x0, x20
  40d758:	bl	412988 <ferror@plt+0x10d98>
  40d75c:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d760:	add	x0, x0, #0x6c0
  40d764:	bl	412988 <ferror@plt+0x10d98>
  40d768:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d76c:	add	x0, x0, #0x840
  40d770:	bl	412988 <ferror@plt+0x10d98>
  40d774:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d778:	add	x0, x0, #0x8a0
  40d77c:	bl	412988 <ferror@plt+0x10d98>
  40d780:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d784:	add	x0, x0, #0x8a8
  40d788:	bl	412988 <ferror@plt+0x10d98>
  40d78c:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d790:	add	x0, x0, #0x8c8
  40d794:	bl	412988 <ferror@plt+0x10d98>
  40d798:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d79c:	add	x0, x0, #0x8d0
  40d7a0:	bl	412988 <ferror@plt+0x10d98>
  40d7a4:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d7a8:	add	x0, x0, #0x908
  40d7ac:	bl	412988 <ferror@plt+0x10d98>
  40d7b0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d7b4:	add	x0, x0, #0x918
  40d7b8:	bl	412988 <ferror@plt+0x10d98>
  40d7bc:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d7c0:	add	x0, x0, #0x920
  40d7c4:	bl	412988 <ferror@plt+0x10d98>
  40d7c8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d7cc:	add	x0, x0, #0x930
  40d7d0:	bl	412988 <ferror@plt+0x10d98>
  40d7d4:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d7d8:	add	x0, x0, #0x948
  40d7dc:	bl	412988 <ferror@plt+0x10d98>
  40d7e0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d7e4:	add	x0, x0, #0x950
  40d7e8:	bl	412988 <ferror@plt+0x10d98>
  40d7ec:	b	40c218 <ferror@plt+0xa628>
  40d7f0:	lsl	w20, w20, #3
  40d7f4:	cmp	w20, #0x7
  40d7f8:	b.le	40d818 <ferror@plt+0xbc28>
  40d7fc:	mov	w21, w20
  40d800:	sub	w21, w21, #0x8
  40d804:	mov	w0, #0x9                   	// #9
  40d808:	bl	412978 <ferror@plt+0x10d88>
  40d80c:	cmp	w21, #0x7
  40d810:	b.gt	40d800 <ferror@plt+0xbc10>
  40d814:	and	w20, w20, #0x7
  40d818:	cmp	w20, #0x0
  40d81c:	b.le	40d830 <ferror@plt+0xbc40>
  40d820:	mov	w0, #0x20                  	// #32
  40d824:	bl	412978 <ferror@plt+0x10d88>
  40d828:	subs	w20, w20, #0x1
  40d82c:	b.ne	40d820 <ferror@plt+0xbc30>  // b.any
  40d830:	adrp	x0, 427000 <ferror@plt+0x25410>
  40d834:	add	x0, x0, #0xb98
  40d838:	bl	412988 <ferror@plt+0x10d98>
  40d83c:	b	40b434 <ferror@plt+0x9844>
  40d840:	adrp	x1, 426000 <ferror@plt+0x24410>
  40d844:	adrp	x0, 426000 <ferror@plt+0x24410>
  40d848:	add	x1, x1, #0xde0
  40d84c:	add	x0, x0, #0xd88
  40d850:	csel	x0, x0, x1, ne  // ne = any
  40d854:	b	40b888 <ferror@plt+0x9c98>
  40d858:	ldr	x20, [sp, #152]
  40d85c:	mov	x0, x20
  40d860:	bl	41a1b8 <ferror@plt+0x185c8>
  40d864:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40d868:	mov	x1, x20
  40d86c:	add	x0, x0, #0x1d8
  40d870:	bl	419bf0 <ferror@plt+0x18000>
  40d874:	tbz	w0, #31, 40b83c <ferror@plt+0x9c4c>
  40d878:	adrp	x1, 427000 <ferror@plt+0x25410>
  40d87c:	add	x1, x1, #0xf40
  40d880:	mov	w2, #0x5                   	// #5
  40d884:	mov	x0, #0x0                   	// #0
  40d888:	bl	401ae0 <dcgettext@plt>
  40d88c:	bl	411cb8 <ferror@plt+0x100c8>
  40d890:	b	40b83c <ferror@plt+0x9c4c>
  40d894:	ldr	w20, [x19, #3624]
  40d898:	lsl	w20, w20, #3
  40d89c:	cmp	w20, #0x7
  40d8a0:	b.le	40d8c0 <ferror@plt+0xbcd0>
  40d8a4:	mov	w21, w20
  40d8a8:	sub	w21, w21, #0x8
  40d8ac:	mov	w0, #0x9                   	// #9
  40d8b0:	bl	412978 <ferror@plt+0x10d88>
  40d8b4:	cmp	w21, #0x7
  40d8b8:	b.gt	40d8a8 <ferror@plt+0xbcb8>
  40d8bc:	and	w20, w20, #0x7
  40d8c0:	cmp	w20, #0x0
  40d8c4:	b.le	40d8d8 <ferror@plt+0xbce8>
  40d8c8:	mov	w0, #0x20                  	// #32
  40d8cc:	bl	412978 <ferror@plt+0x10d88>
  40d8d0:	subs	w20, w20, #0x1
  40d8d4:	b.ne	40d8c8 <ferror@plt+0xbcd8>  // b.any
  40d8d8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d8dc:	add	x0, x0, #0xe40
  40d8e0:	bl	412988 <ferror@plt+0x10d98>
  40d8e4:	ldr	w20, [x19, #3624]
  40d8e8:	add	w20, w20, #0x1
  40d8ec:	str	w20, [x19, #3624]
  40d8f0:	lsl	w20, w20, #3
  40d8f4:	cmp	w20, #0x7
  40d8f8:	mov	w21, w20
  40d8fc:	b.le	40d918 <ferror@plt+0xbd28>
  40d900:	sub	w21, w21, #0x8
  40d904:	mov	w0, #0x9                   	// #9
  40d908:	bl	412978 <ferror@plt+0x10d88>
  40d90c:	cmp	w21, #0x7
  40d910:	b.gt	40d900 <ferror@plt+0xbd10>
  40d914:	and	w20, w20, #0x7
  40d918:	cmp	w20, #0x0
  40d91c:	b.le	40d030 <ferror@plt+0xb440>
  40d920:	mov	w0, #0x20                  	// #32
  40d924:	bl	412978 <ferror@plt+0x10d88>
  40d928:	subs	w20, w20, #0x1
  40d92c:	b.eq	40d030 <ferror@plt+0xb440>  // b.none
  40d930:	mov	w0, #0x20                  	// #32
  40d934:	bl	412978 <ferror@plt+0x10d88>
  40d938:	subs	w20, w20, #0x1
  40d93c:	b.ne	40d920 <ferror@plt+0xbd30>  // b.any
  40d940:	b	40d030 <ferror@plt+0xb440>
  40d944:	mov	w0, #0x9                   	// #9
  40d948:	bl	412978 <ferror@plt+0x10d88>
  40d94c:	mov	w0, #0x9                   	// #9
  40d950:	bl	412978 <ferror@plt+0x10d88>
  40d954:	adrp	x0, 426000 <ferror@plt+0x24410>
  40d958:	add	x0, x0, #0xad8
  40d95c:	bl	412988 <ferror@plt+0x10d98>
  40d960:	b	40c364 <ferror@plt+0xa774>
  40d964:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  40d968:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d96c:	add	x0, x0, #0xe58
  40d970:	bl	412988 <ferror@plt+0x10d98>
  40d974:	ldrb	w0, [x19, #140]
  40d978:	cbz	w0, 40dad0 <ferror@plt+0xbee0>
  40d97c:	bl	41e670 <ferror@plt+0x1ca80>
  40d980:	ldrb	w0, [x19, #140]
  40d984:	cbz	w0, 40dab0 <ferror@plt+0xbec0>
  40d988:	ldp	x19, x20, [sp, #16]
  40d98c:	ldp	x21, x22, [sp, #32]
  40d990:	ldp	x23, x24, [sp, #48]
  40d994:	ldp	x25, x26, [sp, #64]
  40d998:	ldp	x27, x28, [sp, #80]
  40d99c:	ldr	x0, [sp, #160]
  40d9a0:	ldp	x29, x30, [sp], #176
  40d9a4:	b	412988 <ferror@plt+0x10d98>
  40d9a8:	lsl	w20, w20, #3
  40d9ac:	cmp	w20, #0x7
  40d9b0:	b.le	40d9d0 <ferror@plt+0xbde0>
  40d9b4:	mov	w23, w20
  40d9b8:	sub	w23, w23, #0x8
  40d9bc:	mov	w0, #0x9                   	// #9
  40d9c0:	bl	412978 <ferror@plt+0x10d88>
  40d9c4:	cmp	w23, #0x7
  40d9c8:	b.gt	40d9b8 <ferror@plt+0xbdc8>
  40d9cc:	and	w20, w20, #0x7
  40d9d0:	cmp	w20, #0x0
  40d9d4:	b.le	40d9e8 <ferror@plt+0xbdf8>
  40d9d8:	mov	w0, #0x20                  	// #32
  40d9dc:	bl	412978 <ferror@plt+0x10d88>
  40d9e0:	subs	w20, w20, #0x1
  40d9e4:	b.ne	40d9d8 <ferror@plt+0xbde8>  // b.any
  40d9e8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d9ec:	add	x0, x0, #0xbe0
  40d9f0:	bl	412988 <ferror@plt+0x10d98>
  40d9f4:	ldr	w20, [x19, #3624]
  40d9f8:	lsl	w20, w20, #3
  40d9fc:	cmp	w20, #0x7
  40da00:	mov	w23, w20
  40da04:	b.le	40da20 <ferror@plt+0xbe30>
  40da08:	sub	w23, w23, #0x8
  40da0c:	mov	w0, #0x9                   	// #9
  40da10:	bl	412978 <ferror@plt+0x10d88>
  40da14:	cmp	w23, #0x7
  40da18:	b.gt	40da08 <ferror@plt+0xbe18>
  40da1c:	and	w20, w20, #0x7
  40da20:	cmp	w20, #0x0
  40da24:	b.le	40da38 <ferror@plt+0xbe48>
  40da28:	mov	w0, #0x20                  	// #32
  40da2c:	bl	412978 <ferror@plt+0x10d88>
  40da30:	subs	w20, w20, #0x1
  40da34:	b.ne	40da28 <ferror@plt+0xbe38>  // b.any
  40da38:	adrp	x0, 428000 <ferror@plt+0x26410>
  40da3c:	add	x0, x0, #0xc20
  40da40:	bl	412988 <ferror@plt+0x10d98>
  40da44:	b	40d3cc <ferror@plt+0xb7dc>
  40da48:	adrp	x0, 427000 <ferror@plt+0x25410>
  40da4c:	add	x0, x0, #0xfb0
  40da50:	bl	412988 <ferror@plt+0x10d98>
  40da54:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40da58:	adrp	x0, 427000 <ferror@plt+0x25410>
  40da5c:	add	x0, x0, #0xfe8
  40da60:	bl	412988 <ferror@plt+0x10d98>
  40da64:	adrp	x0, 428000 <ferror@plt+0x26410>
  40da68:	add	x0, x0, #0x8
  40da6c:	bl	412988 <ferror@plt+0x10d98>
  40da70:	ldr	w0, [x20, #2484]
  40da74:	cbz	w0, 40b944 <ferror@plt+0x9d54>
  40da78:	ldr	w0, [x21, #3144]
  40da7c:	cbnz	w0, 40b924 <ferror@plt+0x9d34>
  40da80:	ldr	w0, [x27, #1436]
  40da84:	cbnz	w0, 40b924 <ferror@plt+0x9d34>
  40da88:	adrp	x0, 428000 <ferror@plt+0x26410>
  40da8c:	add	x0, x0, #0x20
  40da90:	bl	412988 <ferror@plt+0x10d98>
  40da94:	adrp	x0, 428000 <ferror@plt+0x26410>
  40da98:	add	x0, x0, #0x50
  40da9c:	bl	412988 <ferror@plt+0x10d98>
  40daa0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40daa4:	add	x0, x0, #0x68
  40daa8:	bl	412988 <ferror@plt+0x10d98>
  40daac:	b	40b924 <ferror@plt+0x9d34>
  40dab0:	adrp	x0, 466000 <ferror@plt+0x64410>
  40dab4:	mov	x2, #0x2                   	// #2
  40dab8:	mov	x1, #0x1                   	// #1
  40dabc:	ldr	x3, [x0, #3320]
  40dac0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40dac4:	add	x0, x0, #0xe80
  40dac8:	bl	401a80 <fwrite@plt>
  40dacc:	b	40d988 <ferror@plt+0xbd98>
  40dad0:	adrp	x0, 466000 <ferror@plt+0x64410>
  40dad4:	mov	x2, #0x2                   	// #2
  40dad8:	mov	x1, #0x1                   	// #1
  40dadc:	ldr	x3, [x0, #3320]
  40dae0:	adrp	x0, 443000 <ferror@plt+0x41410>
  40dae4:	add	x0, x0, #0x638
  40dae8:	bl	401a80 <fwrite@plt>
  40daec:	b	40d97c <ferror@plt+0xbd8c>
  40daf0:	mov	w0, #0x20                  	// #32
  40daf4:	bl	412978 <ferror@plt+0x10d88>
  40daf8:	subs	w20, w20, #0x1
  40dafc:	b.eq	40be48 <ferror@plt+0xa258>  // b.none
  40db00:	mov	w0, #0x20                  	// #32
  40db04:	bl	412978 <ferror@plt+0x10d88>
  40db08:	subs	w20, w20, #0x1
  40db0c:	b.ne	40daf0 <ferror@plt+0xbf00>  // b.any
  40db10:	b	40be48 <ferror@plt+0xa258>
  40db14:	mov	w0, #0x20                  	// #32
  40db18:	bl	412978 <ferror@plt+0x10d88>
  40db1c:	subs	w20, w20, #0x1
  40db20:	b.eq	40be88 <ferror@plt+0xa298>  // b.none
  40db24:	mov	w0, #0x20                  	// #32
  40db28:	bl	412978 <ferror@plt+0x10d88>
  40db2c:	subs	w20, w20, #0x1
  40db30:	b.ne	40db14 <ferror@plt+0xbf24>  // b.any
  40db34:	b	40be88 <ferror@plt+0xa298>
  40db38:	mov	x0, x25
  40db3c:	bl	4128b8 <ferror@plt+0x10cc8>
  40db40:	ldr	w0, [x28]
  40db44:	add	x24, x24, #0x1
  40db48:	cmp	w0, w24
  40db4c:	b.ge	40ca50 <ferror@plt+0xae60>  // b.tcont
  40db50:	b	40ca88 <ferror@plt+0xae98>
  40db54:	mov	w0, #0x9                   	// #9
  40db58:	bl	412978 <ferror@plt+0x10d88>
  40db5c:	mov	w0, #0x9                   	// #9
  40db60:	bl	412978 <ferror@plt+0x10d88>
  40db64:	adrp	x0, 428000 <ferror@plt+0x26410>
  40db68:	add	x0, x0, #0x9d8
  40db6c:	bl	412988 <ferror@plt+0x10d98>
  40db70:	ldr	w20, [x19, #3624]
  40db74:	lsl	w20, w20, #3
  40db78:	cmp	w20, #0x7
  40db7c:	b.le	40dba0 <ferror@plt+0xbfb0>
  40db80:	mov	w25, w20
  40db84:	nop
  40db88:	sub	w25, w25, #0x8
  40db8c:	mov	w0, #0x9                   	// #9
  40db90:	bl	412978 <ferror@plt+0x10d88>
  40db94:	cmp	w25, #0x7
  40db98:	b.gt	40db88 <ferror@plt+0xbf98>
  40db9c:	and	w20, w20, #0x7
  40dba0:	cmp	w20, #0x0
  40dba4:	b.le	40dbb8 <ferror@plt+0xbfc8>
  40dba8:	mov	w0, #0x20                  	// #32
  40dbac:	bl	412978 <ferror@plt+0x10d88>
  40dbb0:	subs	w20, w20, #0x1
  40dbb4:	b.ne	40dba8 <ferror@plt+0xbfb8>  // b.any
  40dbb8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40dbbc:	add	x0, x0, #0x9f0
  40dbc0:	bl	412988 <ferror@plt+0x10d98>
  40dbc4:	ldr	w20, [x19, #3624]
  40dbc8:	add	w20, w20, #0x1
  40dbcc:	str	w20, [x19, #3624]
  40dbd0:	lsl	w20, w20, #3
  40dbd4:	cmp	w20, #0x7
  40dbd8:	mov	w25, w20
  40dbdc:	b.le	40dbf8 <ferror@plt+0xc008>
  40dbe0:	sub	w25, w25, #0x8
  40dbe4:	mov	w0, #0x9                   	// #9
  40dbe8:	bl	412978 <ferror@plt+0x10d88>
  40dbec:	cmp	w25, #0x7
  40dbf0:	b.gt	40dbe0 <ferror@plt+0xbff0>
  40dbf4:	and	w20, w20, #0x7
  40dbf8:	cmp	w20, #0x0
  40dbfc:	b.le	40dc10 <ferror@plt+0xc020>
  40dc00:	mov	w0, #0x20                  	// #32
  40dc04:	bl	412978 <ferror@plt+0x10d88>
  40dc08:	subs	w20, w20, #0x1
  40dc0c:	b.ne	40dc00 <ferror@plt+0xc010>  // b.any
  40dc10:	ldr	x0, [sp, #144]
  40dc14:	bl	412988 <ferror@plt+0x10d98>
  40dc18:	ldr	w20, [x19, #3624]
  40dc1c:	lsl	w20, w20, #3
  40dc20:	cmp	w20, #0x7
  40dc24:	mov	w25, w20
  40dc28:	b.le	40dc48 <ferror@plt+0xc058>
  40dc2c:	nop
  40dc30:	sub	w25, w25, #0x8
  40dc34:	mov	w0, #0x9                   	// #9
  40dc38:	bl	412978 <ferror@plt+0x10d88>
  40dc3c:	cmp	w25, #0x7
  40dc40:	b.gt	40dc30 <ferror@plt+0xc040>
  40dc44:	and	w20, w20, #0x7
  40dc48:	cmp	w20, #0x0
  40dc4c:	b.le	40dc60 <ferror@plt+0xc070>
  40dc50:	mov	w0, #0x20                  	// #32
  40dc54:	bl	412978 <ferror@plt+0x10d88>
  40dc58:	subs	w20, w20, #0x1
  40dc5c:	b.ne	40dc50 <ferror@plt+0xc060>  // b.any
  40dc60:	adrp	x0, 428000 <ferror@plt+0x26410>
  40dc64:	add	x0, x0, #0xa10
  40dc68:	bl	412988 <ferror@plt+0x10d98>
  40dc6c:	ldr	w20, [x19, #3624]
  40dc70:	lsl	w20, w20, #3
  40dc74:	cmp	w20, #0x7
  40dc78:	mov	w25, w20
  40dc7c:	b.le	40dc98 <ferror@plt+0xc0a8>
  40dc80:	sub	w25, w25, #0x8
  40dc84:	mov	w0, #0x9                   	// #9
  40dc88:	bl	412978 <ferror@plt+0x10d88>
  40dc8c:	cmp	w25, #0x7
  40dc90:	b.gt	40dc80 <ferror@plt+0xc090>
  40dc94:	and	w20, w20, #0x7
  40dc98:	cmp	w20, #0x0
  40dc9c:	b.le	40dcb0 <ferror@plt+0xc0c0>
  40dca0:	mov	w0, #0x20                  	// #32
  40dca4:	bl	412978 <ferror@plt+0x10d88>
  40dca8:	subs	w20, w20, #0x1
  40dcac:	b.ne	40dca0 <ferror@plt+0xc0b0>  // b.any
  40dcb0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40dcb4:	add	x0, x0, #0xa58
  40dcb8:	bl	412988 <ferror@plt+0x10d98>
  40dcbc:	ldr	w20, [x19, #3624]
  40dcc0:	lsl	w20, w20, #3
  40dcc4:	cmp	w20, #0x7
  40dcc8:	mov	w25, w20
  40dccc:	b.le	40dce8 <ferror@plt+0xc0f8>
  40dcd0:	sub	w25, w25, #0x8
  40dcd4:	mov	w0, #0x9                   	// #9
  40dcd8:	bl	412978 <ferror@plt+0x10d88>
  40dcdc:	cmp	w25, #0x7
  40dce0:	b.gt	40dcd0 <ferror@plt+0xc0e0>
  40dce4:	and	w20, w20, #0x7
  40dce8:	cmp	w20, #0x0
  40dcec:	b.le	40dd00 <ferror@plt+0xc110>
  40dcf0:	mov	w0, #0x20                  	// #32
  40dcf4:	bl	412978 <ferror@plt+0x10d88>
  40dcf8:	subs	w20, w20, #0x1
  40dcfc:	b.ne	40dcf0 <ferror@plt+0xc100>  // b.any
  40dd00:	mov	x0, x26
  40dd04:	bl	412988 <ferror@plt+0x10d98>
  40dd08:	ldr	w0, [x19, #3624]
  40dd0c:	sub	w0, w0, #0x1
  40dd10:	str	w0, [x19, #3624]
  40dd14:	b	40c328 <ferror@plt+0xa738>
  40dd18:	adrp	x0, 428000 <ferror@plt+0x26410>
  40dd1c:	add	x0, x0, #0x570
  40dd20:	bl	412988 <ferror@plt+0x10d98>
  40dd24:	adrp	x0, 428000 <ferror@plt+0x26410>
  40dd28:	add	x0, x0, #0x580
  40dd2c:	bl	412988 <ferror@plt+0x10d98>
  40dd30:	adrp	x0, 428000 <ferror@plt+0x26410>
  40dd34:	add	x0, x0, #0x598
  40dd38:	bl	412988 <ferror@plt+0x10d98>
  40dd3c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40dd40:	ldr	w0, [x0, #1436]
  40dd44:	cbnz	w0, 40c154 <ferror@plt+0xa564>
  40dd48:	adrp	x0, 428000 <ferror@plt+0x26410>
  40dd4c:	add	x0, x0, #0x5a0
  40dd50:	bl	412988 <ferror@plt+0x10d98>
  40dd54:	adrp	x0, 428000 <ferror@plt+0x26410>
  40dd58:	add	x0, x0, #0x5b8
  40dd5c:	bl	412988 <ferror@plt+0x10d98>
  40dd60:	b	40c154 <ferror@plt+0xa564>
  40dd64:	lsl	w20, w20, #3
  40dd68:	cmp	w20, #0x7
  40dd6c:	b.le	40dd90 <ferror@plt+0xc1a0>
  40dd70:	mov	w21, w20
  40dd74:	nop
  40dd78:	sub	w21, w21, #0x8
  40dd7c:	mov	w0, #0x9                   	// #9
  40dd80:	bl	412978 <ferror@plt+0x10d88>
  40dd84:	cmp	w21, #0x7
  40dd88:	b.gt	40dd78 <ferror@plt+0xc188>
  40dd8c:	and	w20, w20, #0x7
  40dd90:	cmp	w20, #0x0
  40dd94:	b.le	40dda8 <ferror@plt+0xc1b8>
  40dd98:	mov	w0, #0x20                  	// #32
  40dd9c:	bl	412978 <ferror@plt+0x10d88>
  40dda0:	subs	w20, w20, #0x1
  40dda4:	b.ne	40dd98 <ferror@plt+0xc1a8>  // b.any
  40dda8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40ddac:	add	x0, x0, #0xd50
  40ddb0:	bl	412988 <ferror@plt+0x10d98>
  40ddb4:	b	40d624 <ferror@plt+0xba34>
  40ddb8:	lsl	w20, w20, #3
  40ddbc:	cmp	w20, #0x7
  40ddc0:	b.le	40dde0 <ferror@plt+0xc1f0>
  40ddc4:	mov	w25, w20
  40ddc8:	sub	w25, w25, #0x8
  40ddcc:	mov	w0, #0x9                   	// #9
  40ddd0:	bl	412978 <ferror@plt+0x10d88>
  40ddd4:	cmp	w25, #0x7
  40ddd8:	b.gt	40ddc8 <ferror@plt+0xc1d8>
  40dddc:	and	w20, w20, #0x7
  40dde0:	cmp	w20, #0x0
  40dde4:	b.le	40ddf8 <ferror@plt+0xc208>
  40dde8:	mov	w0, #0x20                  	// #32
  40ddec:	bl	412978 <ferror@plt+0x10d88>
  40ddf0:	subs	w20, w20, #0x1
  40ddf4:	b.ne	40dde8 <ferror@plt+0xc1f8>  // b.any
  40ddf8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40ddfc:	add	x0, x0, #0xcc0
  40de00:	bl	412988 <ferror@plt+0x10d98>
  40de04:	ldr	w20, [x19, #3624]
  40de08:	lsl	w20, w20, #3
  40de0c:	cmp	w20, #0x7
  40de10:	mov	w25, w20
  40de14:	b.le	40de30 <ferror@plt+0xc240>
  40de18:	sub	w25, w25, #0x8
  40de1c:	mov	w0, #0x9                   	// #9
  40de20:	bl	412978 <ferror@plt+0x10d88>
  40de24:	cmp	w25, #0x7
  40de28:	b.gt	40de18 <ferror@plt+0xc228>
  40de2c:	and	w20, w20, #0x7
  40de30:	cmp	w20, #0x0
  40de34:	b.le	40de48 <ferror@plt+0xc258>
  40de38:	mov	w0, #0x20                  	// #32
  40de3c:	bl	412978 <ferror@plt+0x10d88>
  40de40:	subs	w20, w20, #0x1
  40de44:	b.ne	40de38 <ferror@plt+0xc248>  // b.any
  40de48:	adrp	x0, 428000 <ferror@plt+0x26410>
  40de4c:	add	x0, x0, #0xcf8
  40de50:	bl	412988 <ferror@plt+0x10d98>
  40de54:	b	40d494 <ferror@plt+0xb8a4>
  40de58:	adrp	x0, 428000 <ferror@plt+0x26410>
  40de5c:	add	x0, x0, #0x180
  40de60:	bl	412988 <ferror@plt+0x10d98>
  40de64:	adrp	x0, 428000 <ferror@plt+0x26410>
  40de68:	add	x0, x0, #0x1c8
  40de6c:	bl	412988 <ferror@plt+0x10d98>
  40de70:	adrp	x0, 428000 <ferror@plt+0x26410>
  40de74:	add	x0, x0, #0x210
  40de78:	bl	412988 <ferror@plt+0x10d98>
  40de7c:	b	40b97c <ferror@plt+0x9d8c>
  40de80:	adrp	x0, 428000 <ferror@plt+0x26410>
  40de84:	add	x0, x0, #0x5d0
  40de88:	bl	412988 <ferror@plt+0x10d98>
  40de8c:	b	40c154 <ferror@plt+0xa564>
  40de90:	bl	407fe8 <ferror@plt+0x63f8>
  40de94:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  40de98:	mov	x20, x0
  40de9c:	add	x21, x21, #0x1d8
  40dea0:	bl	41a1b8 <ferror@plt+0x185c8>
  40dea4:	mov	x1, x20
  40dea8:	mov	x0, x21
  40deac:	bl	419bf0 <ferror@plt+0x18000>
  40deb0:	tbnz	w0, #31, 40e3fc <ferror@plt+0xc80c>
  40deb4:	mov	x0, x20
  40deb8:	bl	419748 <ferror@plt+0x17b58>
  40debc:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40dec0:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40dec4:	str	x1, [sp, #112]
  40dec8:	ldr	w0, [x0, #700]
  40decc:	cbz	w0, 40b678 <ferror@plt+0x9a88>
  40ded0:	bl	4061e8 <ferror@plt+0x45f8>
  40ded4:	mov	x20, x0
  40ded8:	bl	41a1b8 <ferror@plt+0x185c8>
  40dedc:	mov	x1, x20
  40dee0:	mov	x0, x21
  40dee4:	bl	419bf0 <ferror@plt+0x18000>
  40dee8:	tbnz	w0, #31, 40e4a8 <ferror@plt+0xc8b8>
  40deec:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40def0:	mov	x0, x20
  40def4:	str	x1, [sp, #112]
  40def8:	bl	419748 <ferror@plt+0x17b58>
  40defc:	b	40b678 <ferror@plt+0x9a88>
  40df00:	mov	w0, #0x9                   	// #9
  40df04:	bl	412978 <ferror@plt+0x10d88>
  40df08:	mov	w0, #0x9                   	// #9
  40df0c:	bl	412978 <ferror@plt+0x10d88>
  40df10:	mov	w0, #0x9                   	// #9
  40df14:	bl	412978 <ferror@plt+0x10d88>
  40df18:	mov	w0, #0x9                   	// #9
  40df1c:	bl	412978 <ferror@plt+0x10d88>
  40df20:	adrp	x0, 426000 <ferror@plt+0x24410>
  40df24:	add	x0, x0, #0x6c8
  40df28:	bl	412988 <ferror@plt+0x10d98>
  40df2c:	ldr	w20, [x19, #3624]
  40df30:	lsl	w20, w20, #3
  40df34:	cmp	w20, #0x7
  40df38:	b.le	40df58 <ferror@plt+0xc368>
  40df3c:	mov	w21, w20
  40df40:	sub	w21, w21, #0x8
  40df44:	mov	w0, #0x9                   	// #9
  40df48:	bl	412978 <ferror@plt+0x10d88>
  40df4c:	cmp	w21, #0x7
  40df50:	b.gt	40df40 <ferror@plt+0xc350>
  40df54:	and	w20, w20, #0x7
  40df58:	cmp	w20, #0x0
  40df5c:	b.le	40df70 <ferror@plt+0xc380>
  40df60:	mov	w0, #0x20                  	// #32
  40df64:	bl	412978 <ferror@plt+0x10d88>
  40df68:	subs	w20, w20, #0x1
  40df6c:	b.ne	40df60 <ferror@plt+0xc370>  // b.any
  40df70:	adrp	x0, 426000 <ferror@plt+0x24410>
  40df74:	add	x0, x0, #0x6f0
  40df78:	bl	412988 <ferror@plt+0x10d98>
  40df7c:	b	40c7dc <ferror@plt+0xabec>
  40df80:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40df84:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40df88:	adrp	x28, 468000 <stdin@@GLIBC_2.17+0x1300>
  40df8c:	mov	w1, #0x7ffd                	// #32765
  40df90:	ldr	w3, [x0, #680]
  40df94:	ldr	w2, [x28, #2536]
  40df98:	ldr	w0, [x21, #3124]
  40df9c:	add	w3, w3, #0x1
  40dfa0:	str	w3, [sp, #104]
  40dfa4:	add	w0, w0, w2
  40dfa8:	cmp	w0, w1
  40dfac:	b.gt	40e3d4 <ferror@plt+0xc7e4>
  40dfb0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40dfb4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40dfb8:	adrp	x2, 425000 <ferror@plt+0x23410>
  40dfbc:	add	x0, x0, #0xfd0
  40dfc0:	ldr	w1, [x1, #2740]
  40dfc4:	add	x2, x2, #0xfc0
  40dfc8:	cmp	w1, #0x0
  40dfcc:	csel	x2, x2, x0, ne  // ne = any
  40dfd0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40dfd4:	adrp	x1, 427000 <ferror@plt+0x25410>
  40dfd8:	add	x0, x0, #0x170
  40dfdc:	add	x1, x1, #0xcf0
  40dfe0:	str	x0, [sp, #128]
  40dfe4:	bl	401ed0 <ferror@plt+0x2e0>
  40dfe8:	mov	x1, #0x18                  	// #24
  40dfec:	mov	x0, #0x1                   	// #1
  40dff0:	bl	401920 <calloc@plt>
  40dff4:	mov	x20, x0
  40dff8:	mov	w1, #0xb                   	// #11
  40dffc:	bl	419728 <ferror@plt+0x17b38>
  40e000:	ldr	w2, [x28, #2536]
  40e004:	mov	w3, #0x14                  	// #20
  40e008:	ldr	w0, [x21, #3124]
  40e00c:	mov	x1, #0x4                   	// #4
  40e010:	strh	w3, [x20, #2]
  40e014:	add	w0, w0, w2
  40e018:	add	w0, w0, #0x1
  40e01c:	stp	wzr, w0, [x20, #4]
  40e020:	lsl	w0, w0, #1
  40e024:	bl	401920 <calloc@plt>
  40e028:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40e02c:	ldr	w1, [x21, #3124]
  40e030:	mov	x27, x0
  40e034:	str	x27, [x20, #16]
  40e038:	ldr	w3, [x2, #700]
  40e03c:	add	w0, w1, #0x2
  40e040:	cmp	w0, w3
  40e044:	b.lt	40e070 <ferror@plt+0xc480>  // b.tstop
  40e048:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e04c:	add	x25, x2, #0x2bc
  40e050:	add	x24, x3, #0xc34
  40e054:	nop
  40e058:	bl	41b710 <ferror@plt+0x19b20>
  40e05c:	ldr	w0, [x24]
  40e060:	ldr	w1, [x25]
  40e064:	add	w0, w0, #0x2
  40e068:	cmp	w0, w1
  40e06c:	b.ge	40e058 <ferror@plt+0xc468>  // b.tcont
  40e070:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e074:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40e078:	ldr	w1, [x26, #2596]
  40e07c:	ldr	w3, [x4, #2752]
  40e080:	add	w2, w1, #0x1
  40e084:	cmp	w3, w2
  40e088:	b.gt	40e0b8 <ferror@plt+0xc4c8>
  40e08c:	add	x25, x4, #0xac0
  40e090:	add	x24, x26, #0xa24
  40e094:	nop
  40e098:	bl	403ac0 <ferror@plt+0x1ed0>
  40e09c:	ldr	w1, [x24]
  40e0a0:	ldr	w0, [x25]
  40e0a4:	add	w2, w1, #0x1
  40e0a8:	cmp	w2, w0
  40e0ac:	b.ge	40e098 <ferror@plt+0xc4a8>  // b.tcont
  40e0b0:	ldr	w0, [x21, #3124]
  40e0b4:	add	w0, w0, #0x2
  40e0b8:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e0bc:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40e0c0:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e0c4:	mov	w2, #0x1                   	// #1
  40e0c8:	ldr	x7, [x5, #456]
  40e0cc:	ldr	x6, [x4, #4024]
  40e0d0:	add	x1, x7, w1, sxtw #2
  40e0d4:	ldr	x4, [x3, #2552]
  40e0d8:	str	w0, [x1, #4]
  40e0dc:	ldr	w1, [sp, #104]
  40e0e0:	ldrsw	x0, [x21, #3124]
  40e0e4:	add	x0, x0, #0x1
  40e0e8:	str	w1, [x6, x0, lsl #2]
  40e0ec:	ldrsw	x0, [x21, #3124]
  40e0f0:	ldr	w1, [x28, #2536]
  40e0f4:	add	x0, x0, #0x1
  40e0f8:	add	w1, w1, w2
  40e0fc:	str	w1, [x4, x0, lsl #2]
  40e100:	ldrsw	x0, [x21, #3124]
  40e104:	add	x0, x0, #0x2
  40e108:	str	w2, [x4, x0, lsl #2]
  40e10c:	ldrsw	x0, [x21, #3124]
  40e110:	add	x0, x0, #0x2
  40e114:	str	wzr, [x6, x0, lsl #2]
  40e118:	ldr	w1, [x26, #2596]
  40e11c:	tbnz	w1, #31, 40e168 <ferror@plt+0xc578>
  40e120:	adrp	x1, 428000 <ferror@plt+0x26410>
  40e124:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e128:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e12c:	add	x24, x3, #0xa24
  40e130:	ldr	d0, [x1, #3768]
  40e134:	mov	x5, #0xfffffffffffffffc    	// #-4
  40e138:	ldr	x8, [x0, #3432]
  40e13c:	mov	x0, #0x0                   	// #0
  40e140:	ldr	w1, [x7, x0, lsl #2]
  40e144:	lsl	x2, x0, #3
  40e148:	add	x0, x0, #0x1
  40e14c:	add	x1, x5, w1, sxtw #2
  40e150:	ldr	w2, [x8, x2]
  40e154:	str	d0, [x4, x1]
  40e158:	str	w2, [x6, x1]
  40e15c:	ldr	w1, [x24]
  40e160:	cmp	w1, w0
  40e164:	b.ge	40e140 <ferror@plt+0xc550>  // b.tcont
  40e168:	ldr	w5, [x21, #3124]
  40e16c:	tbnz	w5, #31, 40e490 <ferror@plt+0xc8a0>
  40e170:	add	x1, x7, w1, sxtw #2
  40e174:	ldr	w10, [x28, #2536]
  40e178:	add	x3, x1, #0x4
  40e17c:	sxtw	x9, w5
  40e180:	mov	x1, x27
  40e184:	mov	x0, #0x0                   	// #0
  40e188:	b	40e1b4 <ferror@plt+0xc5c4>
  40e18c:	cmn	w2, #0x2
  40e190:	b.eq	40e1d4 <ferror@plt+0xc5e4>  // b.none
  40e194:	cmp	w2, #0x0
  40e198:	ccmp	w2, w10, #0x0, ne  // ne = any
  40e19c:	b.le	40e3b4 <ferror@plt+0xc7c4>
  40e1a0:	str	xzr, [x1]
  40e1a4:	cmp	x0, x9
  40e1a8:	add	x1, x1, #0x8
  40e1ac:	add	x0, x0, #0x1
  40e1b0:	b.eq	40e1e4 <ferror@plt+0xc5f4>  // b.none
  40e1b4:	ldr	w2, [x4, x0, lsl #2]
  40e1b8:	cmn	w2, #0x1
  40e1bc:	b.ne	40e18c <ferror@plt+0xc59c>  // b.any
  40e1c0:	str	wzr, [x1]
  40e1c4:	ldr	w2, [x3]
  40e1c8:	sub	w2, w2, w0
  40e1cc:	str	w2, [x1, #4]
  40e1d0:	b	40e1a4 <ferror@plt+0xc5b4>
  40e1d4:	str	wzr, [x1]
  40e1d8:	ldr	w2, [x6, x0, lsl #2]
  40e1dc:	str	w2, [x1, #4]
  40e1e0:	b	40e1a4 <ferror@plt+0xc5b4>
  40e1e4:	add	w0, w5, #0x1
  40e1e8:	lsl	w0, w0, #1
  40e1ec:	add	w5, w0, #0x1
  40e1f0:	sbfiz	x0, x0, #2, #32
  40e1f4:	sbfiz	x5, x5, #2, #32
  40e1f8:	add	x10, x27, x0
  40e1fc:	add	x8, x5, #0x8
  40e200:	add	x2, x0, #0x8
  40e204:	add	x1, x9, #0x1
  40e208:	mov	x0, x20
  40e20c:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e210:	add	x21, x21, #0x1d8
  40e214:	lsl	x3, x1, #2
  40e218:	ldr	w7, [x4, x1, lsl #2]
  40e21c:	add	x3, x3, #0x4
  40e220:	str	w7, [x10]
  40e224:	ldr	w1, [x6, x1, lsl #2]
  40e228:	str	w1, [x27, x5]
  40e22c:	ldr	w1, [x4, x3]
  40e230:	str	w1, [x27, x2]
  40e234:	ldr	w1, [x6, x3]
  40e238:	str	w1, [x27, x8]
  40e23c:	bl	41a1b8 <ferror@plt+0x185c8>
  40e240:	mov	x0, x21
  40e244:	mov	x1, x20
  40e248:	bl	419bf0 <ferror@plt+0x18000>
  40e24c:	tbnz	w0, #31, 40e434 <ferror@plt+0xc844>
  40e250:	adrp	x24, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40e254:	mov	x0, x20
  40e258:	str	x24, [sp, #112]
  40e25c:	bl	419748 <ferror@plt+0x17b58>
  40e260:	mov	x1, #0x18                  	// #24
  40e264:	mov	x0, #0x1                   	// #1
  40e268:	bl	401920 <calloc@plt>
  40e26c:	mov	x20, x0
  40e270:	mov	w1, #0xa                   	// #10
  40e274:	bl	419728 <ferror@plt+0x17b38>
  40e278:	ldr	w0, [x24, #1452]
  40e27c:	mov	w2, #0xc                   	// #12
  40e280:	strh	w2, [x20, #2]
  40e284:	mov	x1, #0x4                   	// #4
  40e288:	lsl	w0, w0, #1
  40e28c:	add	w0, w0, #0x1
  40e290:	stp	wzr, w0, [x20, #4]
  40e294:	bl	401920 <calloc@plt>
  40e298:	str	x0, [x20, #16]
  40e29c:	ldr	w1, [x24, #1452]
  40e2a0:	lsl	w4, w1, #1
  40e2a4:	tbnz	w1, #30, 40e338 <ferror@plt+0xc748>
  40e2a8:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e2ac:	ldr	x2, [x1, #456]
  40e2b0:	add	x1, x0, #0xf
  40e2b4:	sub	x1, x1, x2
  40e2b8:	cmp	x1, #0x1e
  40e2bc:	ccmp	w4, #0x7, #0x0, hi  // hi = pmore
  40e2c0:	b.ls	40e450 <ferror@plt+0xc860>  // b.plast
  40e2c4:	lsr	w3, w4, #2
  40e2c8:	add	w5, w4, #0x1
  40e2cc:	mov	x1, #0x0                   	// #0
  40e2d0:	lsl	x3, x3, #4
  40e2d4:	nop
  40e2d8:	ldr	q0, [x2, x1]
  40e2dc:	str	q0, [x0, x1]
  40e2e0:	add	x1, x1, #0x10
  40e2e4:	cmp	x1, x3
  40e2e8:	b.ne	40e2d8 <ferror@plt+0xc6e8>  // b.any
  40e2ec:	tst	x5, #0x3
  40e2f0:	and	w1, w5, #0xfffffffc
  40e2f4:	b.eq	40e338 <ferror@plt+0xc748>  // b.none
  40e2f8:	sxtw	x5, w1
  40e2fc:	add	w3, w1, #0x1
  40e300:	cmp	w4, w3
  40e304:	sbfiz	x3, x1, #2, #32
  40e308:	ldr	w6, [x2, x5, lsl #2]
  40e30c:	str	w6, [x0, x5, lsl #2]
  40e310:	b.lt	40e338 <ferror@plt+0xc748>  // b.tstop
  40e314:	add	x5, x3, #0x4
  40e318:	add	w1, w1, #0x2
  40e31c:	cmp	w4, w1
  40e320:	ldr	w1, [x2, x5]
  40e324:	str	w1, [x0, x5]
  40e328:	b.lt	40e338 <ferror@plt+0xc748>  // b.tstop
  40e32c:	add	x3, x3, #0x8
  40e330:	ldr	w1, [x2, x3]
  40e334:	str	w1, [x0, x3]
  40e338:	ldr	x0, [sp, #128]
  40e33c:	adrp	x2, 427000 <ferror@plt+0x25410>
  40e340:	adrp	x1, 427000 <ferror@plt+0x25410>
  40e344:	add	x2, x2, #0x8b8
  40e348:	add	x1, x1, #0xd48
  40e34c:	bl	401ed0 <ferror@plt+0x2e0>
  40e350:	mov	x0, x20
  40e354:	bl	41a1b8 <ferror@plt+0x185c8>
  40e358:	mov	x1, x20
  40e35c:	mov	x0, x21
  40e360:	bl	419bf0 <ferror@plt+0x18000>
  40e364:	tbnz	w0, #31, 40e3e0 <ferror@plt+0xc7f0>
  40e368:	mov	x0, x20
  40e36c:	bl	419748 <ferror@plt+0x17b58>
  40e370:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40e374:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e378:	str	x1, [sp, #136]
  40e37c:	ldr	w0, [x0, #700]
  40e380:	cbz	w0, 40b678 <ferror@plt+0x9a88>
  40e384:	bl	4061e8 <ferror@plt+0x45f8>
  40e388:	mov	x20, x0
  40e38c:	bl	41a1b8 <ferror@plt+0x185c8>
  40e390:	mov	x1, x20
  40e394:	mov	x0, x21
  40e398:	bl	419bf0 <ferror@plt+0x18000>
  40e39c:	tbnz	w0, #31, 40e4c4 <ferror@plt+0xc8d4>
  40e3a0:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e3a4:	mov	x0, x20
  40e3a8:	str	x1, [sp, #136]
  40e3ac:	bl	419748 <ferror@plt+0x17b58>
  40e3b0:	b	40b678 <ferror@plt+0x9a88>
  40e3b4:	str	w2, [x1]
  40e3b8:	ldrsw	x2, [x6, x0, lsl #2]
  40e3bc:	ldr	w11, [x4, x0, lsl #2]
  40e3c0:	sub	w8, w0, w11
  40e3c4:	ldr	w2, [x7, x2, lsl #2]
  40e3c8:	sub	w8, w2, w8
  40e3cc:	str	w8, [x1, #4]
  40e3d0:	b	40e1a4 <ferror@plt+0xc5b4>
  40e3d4:	adrp	x2, 425000 <ferror@plt+0x23410>
  40e3d8:	add	x2, x2, #0xfc0
  40e3dc:	b	40dfd0 <ferror@plt+0xc3e0>
  40e3e0:	adrp	x1, 427000 <ferror@plt+0x25410>
  40e3e4:	add	x1, x1, #0xd90
  40e3e8:	mov	w2, #0x5                   	// #5
  40e3ec:	mov	x0, #0x0                   	// #0
  40e3f0:	bl	401ae0 <dcgettext@plt>
  40e3f4:	bl	411cb8 <ferror@plt+0x100c8>
  40e3f8:	b	40e368 <ferror@plt+0xc778>
  40e3fc:	adrp	x1, 427000 <ferror@plt+0x25410>
  40e400:	add	x1, x1, #0xd30
  40e404:	mov	w2, #0x5                   	// #5
  40e408:	mov	x0, #0x0                   	// #0
  40e40c:	bl	401ae0 <dcgettext@plt>
  40e410:	bl	411cb8 <ferror@plt+0x100c8>
  40e414:	b	40deb4 <ferror@plt+0xc2c4>
  40e418:	adrp	x1, 427000 <ferror@plt+0x25410>
  40e41c:	add	x1, x1, #0xe80
  40e420:	mov	w2, #0x5                   	// #5
  40e424:	mov	x0, #0x0                   	// #0
  40e428:	bl	401ae0 <dcgettext@plt>
  40e42c:	bl	411cb8 <ferror@plt+0x100c8>
  40e430:	b	40ccc0 <ferror@plt+0xb0d0>
  40e434:	adrp	x1, 427000 <ferror@plt+0x25410>
  40e438:	add	x1, x1, #0xd30
  40e43c:	mov	w2, #0x5                   	// #5
  40e440:	mov	x0, #0x0                   	// #0
  40e444:	bl	401ae0 <dcgettext@plt>
  40e448:	bl	411cb8 <ferror@plt+0x100c8>
  40e44c:	b	40e250 <ferror@plt+0xc660>
  40e450:	sxtw	x4, w4
  40e454:	mov	x1, #0x0                   	// #0
  40e458:	ldr	w5, [x2, x1, lsl #2]
  40e45c:	cmp	x1, x4
  40e460:	str	w5, [x0, x1, lsl #2]
  40e464:	add	x1, x1, #0x1
  40e468:	b.ne	40e458 <ferror@plt+0xc868>  // b.any
  40e46c:	b	40e338 <ferror@plt+0xc748>
  40e470:	mov	x1, #0x1                   	// #1
  40e474:	nop
  40e478:	ldrb	w2, [x4, x1]
  40e47c:	strb	w2, [x0, x1]
  40e480:	add	x1, x1, #0x1
  40e484:	cmp	w5, w1
  40e488:	b.ge	40e478 <ferror@plt+0xc888>  // b.tcont
  40e48c:	b	40cc88 <ferror@plt+0xb098>
  40e490:	sxtw	x9, w5
  40e494:	mov	x10, x27
  40e498:	mov	x8, #0xc                   	// #12
  40e49c:	mov	x2, #0x8                   	// #8
  40e4a0:	mov	x5, #0x4                   	// #4
  40e4a4:	b	40e204 <ferror@plt+0xc614>
  40e4a8:	adrp	x1, 427000 <ferror@plt+0x25410>
  40e4ac:	add	x1, x1, #0x690
  40e4b0:	mov	w2, #0x5                   	// #5
  40e4b4:	mov	x0, #0x0                   	// #0
  40e4b8:	bl	401ae0 <dcgettext@plt>
  40e4bc:	bl	411cb8 <ferror@plt+0x100c8>
  40e4c0:	b	40deec <ferror@plt+0xc2fc>
  40e4c4:	adrp	x1, 427000 <ferror@plt+0x25410>
  40e4c8:	add	x1, x1, #0x690
  40e4cc:	mov	w2, #0x5                   	// #5
  40e4d0:	mov	x0, #0x0                   	// #0
  40e4d4:	bl	401ae0 <dcgettext@plt>
  40e4d8:	bl	411cb8 <ferror@plt+0x100c8>
  40e4dc:	b	40e3a0 <ferror@plt+0xc7b0>
  40e4e0:	stp	x29, x30, [sp, #-288]!
  40e4e4:	mov	x29, sp
  40e4e8:	stp	x23, x24, [sp, #48]
  40e4ec:	adrp	x24, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e4f0:	ldr	w0, [x24, #2636]
  40e4f4:	stp	x19, x20, [sp, #16]
  40e4f8:	stp	x21, x22, [sp, #32]
  40e4fc:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e500:	stp	x25, x26, [sp, #64]
  40e504:	stp	x27, x28, [sp, #80]
  40e508:	cbnz	w0, 40ec28 <ferror@plt+0xd038>
  40e50c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40e510:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e514:	adrp	x27, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e518:	str	x0, [sp, #128]
  40e51c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e520:	str	x0, [sp, #136]
  40e524:	adrp	x22, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e528:	ldr	w2, [x23, #2532]
  40e52c:	adrp	x20, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40e530:	ldr	w0, [x22, #3120]
  40e534:	cmn	w0, #0x1
  40e538:	b.eq	40eb90 <ferror@plt+0xcfa0>  // b.none
  40e53c:	adrp	x19, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40e540:	ldr	w1, [x19, #1440]
  40e544:	cmn	w1, #0x1
  40e548:	b.eq	40eb08 <ferror@plt+0xcf18>  // b.none
  40e54c:	cbz	w2, 40eaec <ferror@plt+0xcefc>
  40e550:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40e554:	ldr	w0, [x0, #1432]
  40e558:	cbnz	w0, 40ec04 <ferror@plt+0xd014>
  40e55c:	cbnz	w1, 40eb24 <ferror@plt+0xcf34>
  40e560:	ldr	w0, [x24, #2636]
  40e564:	cbnz	w0, 40ebe0 <ferror@plt+0xcff0>
  40e568:	ldr	w0, [x23, #2532]
  40e56c:	cbnz	w0, 40eac4 <ferror@plt+0xced4>
  40e570:	ldr	w0, [x21, #3144]
  40e574:	cbz	w0, 40e5a4 <ferror@plt+0xc9b4>
  40e578:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40e57c:	ldr	w0, [x0, #2740]
  40e580:	cbnz	w0, 40ee90 <ferror@plt+0xd2a0>
  40e584:	adrp	x19, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e588:	ldr	w0, [x19, #2712]
  40e58c:	cbnz	w0, 40eebc <ferror@plt+0xd2cc>
  40e590:	ldr	x0, [sp, #128]
  40e594:	ldr	w0, [x0, #1436]
  40e598:	cbnz	w0, 40eeec <ferror@plt+0xd2fc>
  40e59c:	ldr	w0, [x27, #3220]
  40e5a0:	cbnz	w0, 40ee74 <ferror@plt+0xd284>
  40e5a4:	ldr	w0, [x20, #700]
  40e5a8:	ldr	w4, [x22, #3120]
  40e5ac:	cbnz	w0, 40ecbc <ferror@plt+0xd0cc>
  40e5b0:	cmp	w4, #0x0
  40e5b4:	b.le	40e67c <ferror@plt+0xca8c>
  40e5b8:	sub	w0, w4, #0x1
  40e5bc:	cmp	w0, #0x3
  40e5c0:	b.ls	40f0d4 <ferror@plt+0xd4e4>  // b.plast
  40e5c4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  40e5c8:	lsr	w2, w4, #2
  40e5cc:	mov	x0, #0x4                   	// #4
  40e5d0:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40e5d4:	ldr	q0, [x1, #3680]
  40e5d8:	adrp	x1, 42a000 <ferror@plt+0x28410>
  40e5dc:	movi	v3.4s, #0x4
  40e5e0:	add	x2, x0, w2, uxtw #4
  40e5e4:	ldr	q2, [x1, #3696]
  40e5e8:	add	x5, x3, #0xae0
  40e5ec:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40e5f0:	add	x1, x1, #0x5b0
  40e5f4:	nop
  40e5f8:	mov	v1.16b, v0.16b
  40e5fc:	str	q2, [x1, x0]
  40e600:	add	v0.4s, v0.4s, v3.4s
  40e604:	str	q1, [x5, x0]
  40e608:	add	x0, x0, #0x10
  40e60c:	cmp	x0, x2
  40e610:	b.ne	40e5f8 <ferror@plt+0xca08>  // b.any
  40e614:	and	w0, w4, #0xfffffffc
  40e618:	cmp	w0, w4
  40e61c:	add	w0, w0, #0x1
  40e620:	b.eq	40e67c <ferror@plt+0xca8c>  // b.none
  40e624:	sxtw	x2, w0
  40e628:	mov	w3, #0xffff8001            	// #-32767
  40e62c:	add	w6, w0, #0x1
  40e630:	cmp	w4, w6
  40e634:	str	w0, [x5, x2, lsl #2]
  40e638:	str	w3, [x1, x2, lsl #2]
  40e63c:	b.lt	40e67c <ferror@plt+0xca8c>  // b.tstop
  40e640:	sxtw	x7, w6
  40e644:	add	w2, w0, #0x2
  40e648:	cmp	w2, w4
  40e64c:	str	w6, [x5, x7, lsl #2]
  40e650:	str	w3, [x1, x7, lsl #2]
  40e654:	b.gt	40e67c <ferror@plt+0xca8c>
  40e658:	sxtw	x6, w2
  40e65c:	add	w0, w0, #0x3
  40e660:	cmp	w0, w4
  40e664:	str	w2, [x5, x6, lsl #2]
  40e668:	str	w3, [x1, x6, lsl #2]
  40e66c:	b.gt	40e67c <ferror@plt+0xca8c>
  40e670:	sxtw	x2, w0
  40e674:	str	w0, [x5, x2, lsl #2]
  40e678:	str	w3, [x1, x2, lsl #2]
  40e67c:	adrp	x20, 466000 <ferror@plt+0x64410>
  40e680:	add	x20, x20, #0xe30
  40e684:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e688:	add	x19, x19, #0x110
  40e68c:	ldr	x2, [x20, #2048]
  40e690:	cbz	x2, 40e6a4 <ferror@plt+0xcab4>
  40e694:	adrp	x1, 429000 <ferror@plt+0x27410>
  40e698:	mov	x0, x19
  40e69c:	add	x1, x1, #0xd8
  40e6a0:	bl	402488 <ferror@plt+0x898>
  40e6a4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e6a8:	ldr	w0, [x0, #2760]
  40e6ac:	cbz	w0, 40ea84 <ferror@plt+0xce94>
  40e6b0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e6b4:	adrp	x23, 466000 <ferror@plt+0x64410>
  40e6b8:	str	x0, [sp, #144]
  40e6bc:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40e6c0:	str	x0, [sp, #120]
  40e6c4:	ldr	x2, [x20, #2072]
  40e6c8:	adrp	x1, 405000 <ferror@plt+0x3410>
  40e6cc:	mov	x0, #0x0                   	// #0
  40e6d0:	add	x1, x1, #0xaa8
  40e6d4:	adrp	x22, 466000 <ferror@plt+0x64410>
  40e6d8:	bl	4059b8 <ferror@plt+0x3dc8>
  40e6dc:	adrp	x1, 429000 <ferror@plt+0x27410>
  40e6e0:	str	x0, [x22, #3616]
  40e6e4:	add	x0, x1, #0x110
  40e6e8:	bl	401b90 <getenv@plt>
  40e6ec:	mov	x28, x0
  40e6f0:	cbz	x0, 40ef90 <ferror@plt+0xd3a0>
  40e6f4:	ldr	x0, [x22, #3616]
  40e6f8:	mov	x1, x28
  40e6fc:	mov	w3, #0x0                   	// #0
  40e700:	adrp	x2, 429000 <ferror@plt+0x27410>
  40e704:	add	x2, x2, #0x120
  40e708:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  40e70c:	bl	405820 <ferror@plt+0x3c30>
  40e710:	ldr	x0, [x22, #3616]
  40e714:	adrp	x1, 405000 <ferror@plt+0x3410>
  40e718:	mov	x2, #0x0                   	// #0
  40e71c:	add	x1, x1, #0xf18
  40e720:	bl	4059b8 <ferror@plt+0x3dc8>
  40e724:	ldr	w1, [x21, #608]
  40e728:	cmp	w1, #0x0
  40e72c:	b.le	40e740 <ferror@plt+0xcb50>
  40e730:	ldr	x0, [x22, #3616]
  40e734:	bl	405a60 <ferror@plt+0x3e70>
  40e738:	ldr	x0, [x22, #3616]
  40e73c:	bl	405a38 <ferror@plt+0x3e48>
  40e740:	adrp	x22, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40e744:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e748:	adrp	x0, 43f000 <ferror@plt+0x3d410>
  40e74c:	adrp	x2, 435000 <ferror@plt+0x33410>
  40e750:	ldrb	w4, [x22, #2768]
  40e754:	add	x0, x0, #0xf68
  40e758:	add	x2, x2, #0x748
  40e75c:	adrp	x1, 429000 <ferror@plt+0x27410>
  40e760:	cmp	w4, #0x0
  40e764:	add	x1, x1, #0x128
  40e768:	ldr	x4, [x23, #3320]
  40e76c:	csel	x2, x2, x0, ne  // ne = any
  40e770:	str	x4, [x3, #240]
  40e774:	mov	x0, x19
  40e778:	bl	402488 <ferror@plt+0x898>
  40e77c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e780:	ldrb	w0, [x0, #3164]
  40e784:	cbz	w0, 40ea6c <ferror@plt+0xce7c>
  40e788:	ldrb	w0, [x22, #2768]
  40e78c:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e790:	adrp	x1, 429000 <ferror@plt+0x27410>
  40e794:	mov	x2, #0x0                   	// #0
  40e798:	cmp	w0, #0x0
  40e79c:	add	x1, x1, #0x140
  40e7a0:	cset	w4, ne  // ne = any
  40e7a4:	mov	x0, x19
  40e7a8:	strb	w4, [x3, #2544]
  40e7ac:	mov	x22, #0x0                   	// #0
  40e7b0:	bl	402488 <ferror@plt+0x898>
  40e7b4:	ldr	x0, [x20, #2080]
  40e7b8:	cbz	x0, 40ef2c <ferror@plt+0xd33c>
  40e7bc:	adrp	x1, 426000 <ferror@plt+0x24410>
  40e7c0:	add	x1, x1, #0x228
  40e7c4:	bl	4018a0 <fopen@plt>
  40e7c8:	mov	x25, x0
  40e7cc:	cbz	x0, 40f0b8 <ferror@plt+0xd4c8>
  40e7d0:	mov	x0, x22
  40e7d4:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e7d8:	bl	401a30 <free@plt>
  40e7dc:	add	x22, x22, #0x1d8
  40e7e0:	mov	x1, x25
  40e7e4:	mov	x0, x22
  40e7e8:	str	xzr, [x20, #2080]
  40e7ec:	bl	419680 <ferror@plt+0x17a90>
  40e7f0:	ldr	x0, [sp, #120]
  40e7f4:	ldr	x3, [x0, #648]
  40e7f8:	str	x3, [sp, #152]
  40e7fc:	mov	x0, x3
  40e800:	bl	401790 <strlen@plt>
  40e804:	add	x25, x0, #0x8
  40e808:	mov	x1, #0x1                   	// #1
  40e80c:	mov	x0, x25
  40e810:	bl	401920 <calloc@plt>
  40e814:	str	x0, [x20, #2088]
  40e818:	ldr	x3, [sp, #152]
  40e81c:	mov	x1, x25
  40e820:	adrp	x2, 429000 <ferror@plt+0x27410>
  40e824:	add	x2, x2, #0x158
  40e828:	bl	401860 <snprintf@plt>
  40e82c:	ldr	x2, [x20, #2088]
  40e830:	add	x1, x21, #0x260
  40e834:	add	x1, x1, #0x8
  40e838:	add	x0, sp, #0xa0
  40e83c:	bl	419698 <ferror@plt+0x17aa8>
  40e840:	add	x1, sp, #0xa0
  40e844:	mov	x0, x22
  40e848:	bl	419778 <ferror@plt+0x17b88>
  40e84c:	cmp	w0, #0x0
  40e850:	b.le	40ef74 <ferror@plt+0xd384>
  40e854:	ldr	x0, [x20, #2096]
  40e858:	cbz	x0, 40e870 <ferror@plt+0xcc80>
  40e85c:	adrp	x1, 42d000 <ferror@plt+0x2b410>
  40e860:	add	x1, x1, #0x120
  40e864:	bl	4018a0 <fopen@plt>
  40e868:	str	x0, [x20, #2104]
  40e86c:	cbz	x0, 40ef10 <ferror@plt+0xd320>
  40e870:	ldr	x0, [sp, #128]
  40e874:	ldr	w0, [x0, #1436]
  40e878:	cbnz	w0, 40ee3c <ferror@plt+0xd24c>
  40e87c:	ldr	w0, [x27, #3220]
  40e880:	cbnz	w0, 40ee24 <ferror@plt+0xd234>
  40e884:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e888:	ldr	w0, [x0, #2540]
  40e88c:	cbnz	w0, 40edfc <ferror@plt+0xd20c>
  40e890:	ldr	x0, [sp, #120]
  40e894:	mov	w1, #0x5b                  	// #91
  40e898:	ldr	x20, [x0, #648]
  40e89c:	mov	x0, x20
  40e8a0:	bl	401a70 <strchr@plt>
  40e8a4:	cbz	x0, 40ed8c <ferror@plt+0xd19c>
  40e8a8:	adrp	x1, 429000 <ferror@plt+0x27410>
  40e8ac:	add	x1, x1, #0x200
  40e8b0:	mov	w2, #0x5                   	// #5
  40e8b4:	mov	x0, #0x0                   	// #0
  40e8b8:	bl	401ae0 <dcgettext@plt>
  40e8bc:	bl	411cb8 <ferror@plt+0x100c8>
  40e8c0:	ldr	x0, [sp, #120]
  40e8c4:	adrp	x1, 429000 <ferror@plt+0x27410>
  40e8c8:	add	x1, x1, #0x228
  40e8cc:	ldr	x20, [x0, #648]
  40e8d0:	mov	x0, x19
  40e8d4:	mov	x2, x20
  40e8d8:	bl	402488 <ferror@plt+0x898>
  40e8dc:	ldr	x0, [sp, #144]
  40e8e0:	ldr	w0, [x0, #3192]
  40e8e4:	cbnz	w0, 40edc0 <ferror@plt+0xd1d0>
  40e8e8:	ldr	x0, [sp, #136]
  40e8ec:	ldr	w0, [x0, #2616]
  40e8f0:	cbnz	w0, 40edd8 <ferror@plt+0xd1e8>
  40e8f4:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40e8f8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40e8fc:	adrp	x2, 428000 <ferror@plt+0x26410>
  40e900:	add	x0, x0, #0xee8
  40e904:	ldr	w3, [x1, #2740]
  40e908:	add	x2, x2, #0xed8
  40e90c:	adrp	x1, 429000 <ferror@plt+0x27410>
  40e910:	adrp	x25, 468000 <stdin@@GLIBC_2.17+0x1300>
  40e914:	cmp	w3, #0x0
  40e918:	add	x1, x1, #0x250
  40e91c:	csel	x2, x2, x0, ne  // ne = any
  40e920:	adrp	x22, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40e924:	add	x0, x25, #0x150
  40e928:	bl	402380 <ferror@plt+0x790>
  40e92c:	add	x0, sp, #0xa0
  40e930:	mov	x1, #0x1                   	// #1
  40e934:	bl	4026f8 <ferror@plt+0xb08>
  40e938:	ldr	w0, [x22, #1452]
  40e93c:	cmp	w0, #0x0
  40e940:	b.le	40e9f8 <ferror@plt+0xce08>
  40e944:	adrp	x5, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40e948:	adrp	x24, 429000 <ferror@plt+0x27410>
  40e94c:	add	x22, x22, #0x5ac
  40e950:	add	x26, x5, #0x2b0
  40e954:	add	x24, x24, #0x298
  40e958:	adrp	x0, 429000 <ferror@plt+0x27410>
  40e95c:	mov	x28, #0x8                   	// #8
  40e960:	add	x0, x0, #0x270
  40e964:	mov	w21, #0x1                   	// #1
  40e968:	str	d8, [sp, #96]
  40e96c:	fmov	d8, #1.000000000000000000e+00
  40e970:	str	x0, [sp, #120]
  40e974:	nop
  40e978:	ldr	x0, [x26]
  40e97c:	ldr	x0, [x0, x28]
  40e980:	bl	401790 <strlen@plt>
  40e984:	mov	x20, x0
  40e988:	scvtf	d0, w21
  40e98c:	bl	401870 <log10@plt>
  40e990:	frintp	d0, d0
  40e994:	add	x0, x20, #0x10
  40e998:	fadd	d0, d0, d8
  40e99c:	fcvtzu	x20, d0
  40e9a0:	add	x20, x20, x0
  40e9a4:	mov	x0, x20
  40e9a8:	bl	4018b0 <malloc@plt>
  40e9ac:	sub	w4, w21, #0x1
  40e9b0:	mov	x2, x24
  40e9b4:	mov	x1, x20
  40e9b8:	mov	x27, x0
  40e9bc:	cbz	x0, 40f0f4 <ferror@plt+0xd504>
  40e9c0:	ldr	x3, [x26]
  40e9c4:	add	w21, w21, #0x1
  40e9c8:	ldr	x3, [x3, x28]
  40e9cc:	add	x28, x28, #0x8
  40e9d0:	bl	401860 <snprintf@plt>
  40e9d4:	mov	x1, x27
  40e9d8:	add	x0, sp, #0xa0
  40e9dc:	bl	4022a0 <ferror@plt+0x6b0>
  40e9e0:	mov	x0, x27
  40e9e4:	bl	401a30 <free@plt>
  40e9e8:	ldr	w0, [x22]
  40e9ec:	cmp	w0, w21
  40e9f0:	b.ge	40e978 <ferror@plt+0xcd88>  // b.tcont
  40e9f4:	ldr	d8, [sp, #96]
  40e9f8:	ldr	x2, [sp, #160]
  40e9fc:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ea00:	add	x1, x1, #0x260
  40ea04:	mov	x0, x19
  40ea08:	bl	402488 <ferror@plt+0x898>
  40ea0c:	add	x0, sp, #0xa0
  40ea10:	bl	402710 <ferror@plt+0xb20>
  40ea14:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ea18:	ldr	x0, [x0, #400]
  40ea1c:	cbz	x0, 40ea24 <ferror@plt+0xce34>
  40ea20:	bl	412988 <ferror@plt+0x10d98>
  40ea24:	ldr	x1, [x23, #3320]
  40ea28:	mov	x0, x19
  40ea2c:	bl	401e48 <ferror@plt+0x258>
  40ea30:	str	wzr, [x19, #8]
  40ea34:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ea38:	ldr	w0, [x0, #3212]
  40ea3c:	cbnz	w0, 40ee14 <ferror@plt+0xd224>
  40ea40:	ldr	x0, [x25, #336]
  40ea44:	cbz	x0, 40ea4c <ferror@plt+0xce5c>
  40ea48:	bl	412988 <ferror@plt+0x10d98>
  40ea4c:	bl	412ae0 <ferror@plt+0x10ef0>
  40ea50:	ldp	x19, x20, [sp, #16]
  40ea54:	ldp	x21, x22, [sp, #32]
  40ea58:	ldp	x23, x24, [sp, #48]
  40ea5c:	ldp	x25, x26, [sp, #64]
  40ea60:	ldp	x27, x28, [sp, #80]
  40ea64:	ldp	x29, x30, [sp], #288
  40ea68:	ret
  40ea6c:	ldrb	w0, [x22, #2768]
  40ea70:	cbz	w0, 40e854 <ferror@plt+0xcc64>
  40ea74:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ea78:	mov	w1, #0x1                   	// #1
  40ea7c:	strb	w1, [x0, #2544]
  40ea80:	b	40e854 <ferror@plt+0xcc64>
  40ea84:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ea88:	str	x0, [sp, #144]
  40ea8c:	ldr	w0, [x0, #3192]
  40ea90:	cbz	w0, 40eb48 <ferror@plt+0xcf58>
  40ea94:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40ea98:	str	x0, [sp, #120]
  40ea9c:	ldr	x0, [x20, #2056]
  40eaa0:	adrp	x23, 466000 <ferror@plt+0x64410>
  40eaa4:	adrp	x1, 429000 <ferror@plt+0x27410>
  40eaa8:	add	x1, x1, #0xf0
  40eaac:	ldr	x2, [x23, #3320]
  40eab0:	bl	401a60 <freopen@plt>
  40eab4:	cbz	x0, 40f090 <ferror@plt+0xd4a0>
  40eab8:	mov	w0, #0x1                   	// #1
  40eabc:	str	w0, [x20, #2064]
  40eac0:	b	40e6c4 <ferror@plt+0xcad4>
  40eac4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40eac8:	ldr	w0, [x0, #2740]
  40eacc:	cbz	w0, 40e570 <ferror@plt+0xc980>
  40ead0:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ead4:	add	x1, x1, #0x0
  40ead8:	mov	w2, #0x5                   	// #5
  40eadc:	mov	x0, #0x0                   	// #0
  40eae0:	bl	401ae0 <dcgettext@plt>
  40eae4:	bl	411cb8 <ferror@plt+0x100c8>
  40eae8:	b	40e570 <ferror@plt+0xc980>
  40eaec:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40eaf0:	ldr	w0, [x0, #2740]
  40eaf4:	cbz	w0, 40e570 <ferror@plt+0xc980>
  40eaf8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40eafc:	ldr	w0, [x0, #1432]
  40eb00:	cbz	w0, 40e55c <ferror@plt+0xc96c>
  40eb04:	b	40ec04 <ferror@plt+0xd014>
  40eb08:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40eb0c:	ldr	w1, [x0, #2740]
  40eb10:	orr	w1, w2, w1
  40eb14:	cbnz	w1, 40ebc0 <ferror@plt+0xcfd0>
  40eb18:	mov	w0, #0x1                   	// #1
  40eb1c:	str	w0, [x19, #1440]
  40eb20:	b	40e570 <ferror@plt+0xc980>
  40eb24:	adrp	x1, 428000 <ferror@plt+0x26410>
  40eb28:	add	x1, x1, #0xfa8
  40eb2c:	mov	w2, #0x5                   	// #5
  40eb30:	mov	x0, #0x0                   	// #0
  40eb34:	bl	401ae0 <dcgettext@plt>
  40eb38:	bl	411cb8 <ferror@plt+0x100c8>
  40eb3c:	ldr	w0, [x24, #2636]
  40eb40:	cbz	w0, 40e568 <ferror@plt+0xc978>
  40eb44:	b	40ebe0 <ferror@plt+0xcff0>
  40eb48:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40eb4c:	ldr	w1, [x21, #3144]
  40eb50:	adrp	x0, 442000 <ferror@plt+0x40410>
  40eb54:	adrp	x4, 428000 <ferror@plt+0x26410>
  40eb58:	ldr	x3, [x2, #648]
  40eb5c:	cmp	w1, #0x0
  40eb60:	add	x0, x0, #0xf08
  40eb64:	add	x4, x4, #0xec0
  40eb68:	csel	x4, x4, x0, ne  // ne = any
  40eb6c:	mov	x1, #0x800                 	// #2048
  40eb70:	mov	x0, x20
  40eb74:	str	x2, [sp, #120]
  40eb78:	adrp	x2, 42a000 <ferror@plt+0x28410>
  40eb7c:	add	x2, x2, #0xe20
  40eb80:	bl	401860 <snprintf@plt>
  40eb84:	str	x20, [x20, #2056]
  40eb88:	mov	x0, x20
  40eb8c:	b	40eaa0 <ferror@plt+0xceb0>
  40eb90:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40eb94:	ldr	w1, [x0, #2740]
  40eb98:	orr	w1, w2, w1
  40eb9c:	cbz	w1, 40edf0 <ferror@plt+0xd200>
  40eba0:	ldr	w1, [x20, #700]
  40eba4:	cbnz	w1, 40edf0 <ferror@plt+0xd200>
  40eba8:	adrp	x19, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40ebac:	mov	w1, #0x80                  	// #128
  40ebb0:	str	w1, [x22, #3120]
  40ebb4:	ldr	w1, [x19, #1440]
  40ebb8:	cmn	w1, #0x1
  40ebbc:	b.ne	40e54c <ferror@plt+0xc95c>  // b.any
  40ebc0:	str	wzr, [x19, #1440]
  40ebc4:	mov	w1, #0x0                   	// #0
  40ebc8:	cbz	w2, 40eaf0 <ferror@plt+0xcf00>
  40ebcc:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40ebd0:	ldr	w1, [x1, #1432]
  40ebd4:	cbnz	w1, 40ec04 <ferror@plt+0xd014>
  40ebd8:	ldr	w1, [x24, #2636]
  40ebdc:	cbz	w1, 40eac8 <ferror@plt+0xced8>
  40ebe0:	adrp	x1, 428000 <ferror@plt+0x26410>
  40ebe4:	add	x1, x1, #0xfc8
  40ebe8:	mov	w2, #0x5                   	// #5
  40ebec:	mov	x0, #0x0                   	// #0
  40ebf0:	bl	401ae0 <dcgettext@plt>
  40ebf4:	bl	411cb8 <ferror@plt+0x100c8>
  40ebf8:	ldr	w0, [x23, #2532]
  40ebfc:	cbz	w0, 40e570 <ferror@plt+0xc980>
  40ec00:	b	40eac4 <ferror@plt+0xced4>
  40ec04:	adrp	x1, 428000 <ferror@plt+0x26410>
  40ec08:	add	x1, x1, #0xf78
  40ec0c:	mov	w2, #0x5                   	// #5
  40ec10:	mov	x0, #0x0                   	// #0
  40ec14:	bl	401ae0 <dcgettext@plt>
  40ec18:	bl	411cb8 <ferror@plt+0x100c8>
  40ec1c:	ldr	w1, [x19, #1440]
  40ec20:	cbz	w1, 40e560 <ferror@plt+0xc970>
  40ec24:	b	40eb24 <ferror@plt+0xcf34>
  40ec28:	ldr	w0, [x21, #3144]
  40ec2c:	cbnz	w0, 40f064 <ferror@plt+0xd474>
  40ec30:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ec34:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40ec38:	ldr	w1, [x23, #2532]
  40ec3c:	ldr	w0, [x0, #2740]
  40ec40:	orr	w0, w1, w0
  40ec44:	cbz	w0, 40ec60 <ferror@plt+0xd070>
  40ec48:	adrp	x1, 428000 <ferror@plt+0x26410>
  40ec4c:	add	x1, x1, #0xf18
  40ec50:	mov	w2, #0x5                   	// #5
  40ec54:	mov	x0, #0x0                   	// #0
  40ec58:	bl	401ae0 <dcgettext@plt>
  40ec5c:	bl	411cb8 <ferror@plt+0x100c8>
  40ec60:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40ec64:	adrp	x27, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ec68:	str	x0, [sp, #128]
  40ec6c:	ldr	w1, [x27, #3220]
  40ec70:	ldr	w0, [x0, #1436]
  40ec74:	orr	w0, w0, w1
  40ec78:	cbz	w0, 40ec94 <ferror@plt+0xd0a4>
  40ec7c:	adrp	x1, 428000 <ferror@plt+0x26410>
  40ec80:	add	x1, x1, #0xf40
  40ec84:	mov	w2, #0x5                   	// #5
  40ec88:	mov	x0, #0x0                   	// #0
  40ec8c:	bl	401ae0 <dcgettext@plt>
  40ec90:	bl	411cb8 <ferror@plt+0x100c8>
  40ec94:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ec98:	mov	x3, x0
  40ec9c:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40eca0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40eca4:	mov	w0, #0x1                   	// #1
  40eca8:	str	x3, [sp, #136]
  40ecac:	str	w0, [x2, #2712]
  40ecb0:	str	w0, [x3, #2616]
  40ecb4:	str	wzr, [x1, #3156]
  40ecb8:	b	40e524 <ferror@plt+0xc934>
  40ecbc:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40ecc0:	add	x5, x3, #0xae0
  40ecc4:	cmp	w4, #0x1
  40ecc8:	str	wzr, [x5, #4]
  40eccc:	b.le	40f080 <ferror@plt+0xd490>
  40ecd0:	sub	w0, w4, #0x2
  40ecd4:	sub	w6, w4, #0x1
  40ecd8:	cmp	w0, #0x2
  40ecdc:	b.ls	40f0ec <ferror@plt+0xd4fc>  // b.plast
  40ece0:	lsr	w1, w6, #2
  40ece4:	adrp	x0, 42a000 <ferror@plt+0x28410>
  40ece8:	movi	v4.4s, #0x4
  40ecec:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40ecf0:	mvni	v3.4s, #0x0
  40ecf4:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40ecf8:	lsl	x1, x1, #4
  40ecfc:	add	x3, x3, #0xae8
  40ed00:	add	x2, x2, #0x5b4
  40ed04:	ldr	q0, [x0, #3664]
  40ed08:	mov	x0, #0x0                   	// #0
  40ed0c:	nop
  40ed10:	mov	v1.16b, v0.16b
  40ed14:	add	v0.4s, v0.4s, v4.4s
  40ed18:	add	v2.4s, v1.4s, v3.4s
  40ed1c:	str	q1, [x2, x0]
  40ed20:	str	q2, [x3, x0]
  40ed24:	add	x0, x0, #0x10
  40ed28:	cmp	x0, x1
  40ed2c:	b.ne	40ed10 <ferror@plt+0xd120>  // b.any
  40ed30:	and	w0, w6, #0xfffffffc
  40ed34:	cmp	w6, w0
  40ed38:	add	w0, w0, #0x2
  40ed3c:	b.eq	40f080 <ferror@plt+0xd490>  // b.none
  40ed40:	sub	w2, w0, #0x1
  40ed44:	sxtw	x6, w0
  40ed48:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40ed4c:	add	x1, x1, #0x5b0
  40ed50:	add	w3, w0, #0x1
  40ed54:	str	w2, [x5, x6, lsl #2]
  40ed58:	cmp	w4, w3
  40ed5c:	str	w0, [x1, w2, sxtw #2]
  40ed60:	b.lt	40ed84 <ferror@plt+0xd194>  // b.tstop
  40ed64:	sxtw	x7, w3
  40ed68:	str	w3, [x1, x6, lsl #2]
  40ed6c:	add	w2, w0, #0x2
  40ed70:	cmp	w2, w4
  40ed74:	str	w0, [x5, x7, lsl #2]
  40ed78:	b.gt	40ed84 <ferror@plt+0xd194>
  40ed7c:	str	w3, [x5, w2, sxtw #2]
  40ed80:	str	w2, [x1, x7, lsl #2]
  40ed84:	str	wzr, [x1, w4, sxtw #2]
  40ed88:	b	40e67c <ferror@plt+0xca8c>
  40ed8c:	mov	x0, x20
  40ed90:	mov	w1, #0x5d                  	// #93
  40ed94:	bl	401a70 <strchr@plt>
  40ed98:	cbnz	x0, 40e8a8 <ferror@plt+0xccb8>
  40ed9c:	mov	x2, x20
  40eda0:	mov	x0, x19
  40eda4:	adrp	x1, 429000 <ferror@plt+0x27410>
  40eda8:	add	x1, x1, #0x228
  40edac:	bl	402488 <ferror@plt+0x898>
  40edb0:	ldr	x0, [sp, #144]
  40edb4:	ldr	w0, [x0, #3192]
  40edb8:	cbz	w0, 40e8e8 <ferror@plt+0xccf8>
  40edbc:	nop
  40edc0:	ldr	x0, [x23, #3320]
  40edc4:	mov	w1, #0x0                   	// #0
  40edc8:	bl	412340 <ferror@plt+0x10750>
  40edcc:	ldr	x0, [sp, #136]
  40edd0:	ldr	w0, [x0, #2616]
  40edd4:	cbz	w0, 40e8f4 <ferror@plt+0xcd04>
  40edd8:	mov	x0, x19
  40eddc:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ede0:	mov	x2, #0x0                   	// #0
  40ede4:	add	x1, x1, #0x238
  40ede8:	bl	402488 <ferror@plt+0x898>
  40edec:	b	40e8f4 <ferror@plt+0xcd04>
  40edf0:	mov	w0, #0x100                 	// #256
  40edf4:	str	w0, [x22, #3120]
  40edf8:	b	40e53c <ferror@plt+0xc94c>
  40edfc:	mov	x0, x19
  40ee00:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ee04:	mov	x2, #0x0                   	// #0
  40ee08:	add	x1, x1, #0x1e8
  40ee0c:	bl	402488 <ferror@plt+0x898>
  40ee10:	b	40e890 <ferror@plt+0xcca0>
  40ee14:	adrp	x0, 429000 <ferror@plt+0x27410>
  40ee18:	add	x0, x0, #0x2a8
  40ee1c:	bl	412988 <ferror@plt+0x10d98>
  40ee20:	b	40ea40 <ferror@plt+0xce50>
  40ee24:	mov	x0, x19
  40ee28:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ee2c:	mov	x2, #0x0                   	// #0
  40ee30:	add	x1, x1, #0x1d0
  40ee34:	bl	402488 <ferror@plt+0x898>
  40ee38:	b	40e884 <ferror@plt+0xcc94>
  40ee3c:	mov	x0, x19
  40ee40:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ee44:	mov	x2, #0x0                   	// #0
  40ee48:	add	x1, x1, #0x1a8
  40ee4c:	bl	402488 <ferror@plt+0x898>
  40ee50:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ee54:	ldr	w0, [x0, #2712]
  40ee58:	cbz	w0, 40e87c <ferror@plt+0xcc8c>
  40ee5c:	mov	x0, x19
  40ee60:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ee64:	mov	x2, #0x0                   	// #0
  40ee68:	add	x1, x1, #0x1b8
  40ee6c:	bl	402488 <ferror@plt+0x898>
  40ee70:	b	40e87c <ferror@plt+0xcc8c>
  40ee74:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ee78:	add	x1, x1, #0xa8
  40ee7c:	mov	w2, #0x5                   	// #5
  40ee80:	mov	x0, #0x0                   	// #0
  40ee84:	bl	401ae0 <dcgettext@plt>
  40ee88:	bl	411cb8 <ferror@plt+0x100c8>
  40ee8c:	b	40e5a4 <ferror@plt+0xc9b4>
  40ee90:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ee94:	add	x1, x1, #0x28
  40ee98:	mov	w2, #0x5                   	// #5
  40ee9c:	mov	x0, #0x0                   	// #0
  40eea0:	bl	401ae0 <dcgettext@plt>
  40eea4:	bl	411cb8 <ferror@plt+0x100c8>
  40eea8:	ldr	w0, [x21, #3144]
  40eeac:	cbz	w0, 40e5a4 <ferror@plt+0xc9b4>
  40eeb0:	adrp	x19, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40eeb4:	ldr	w0, [x19, #2712]
  40eeb8:	cbz	w0, 40e590 <ferror@plt+0xc9a0>
  40eebc:	adrp	x1, 429000 <ferror@plt+0x27410>
  40eec0:	add	x1, x1, #0x48
  40eec4:	mov	w2, #0x5                   	// #5
  40eec8:	mov	x0, #0x0                   	// #0
  40eecc:	bl	401ae0 <dcgettext@plt>
  40eed0:	bl	417a58 <ferror@plt+0x15e68>
  40eed4:	str	wzr, [x19, #2712]
  40eed8:	ldr	w0, [x21, #3144]
  40eedc:	cbz	w0, 40e5a4 <ferror@plt+0xc9b4>
  40eee0:	ldr	x0, [sp, #128]
  40eee4:	ldr	w0, [x0, #1436]
  40eee8:	cbz	w0, 40e59c <ferror@plt+0xc9ac>
  40eeec:	adrp	x1, 429000 <ferror@plt+0x27410>
  40eef0:	add	x1, x1, #0x70
  40eef4:	mov	w2, #0x5                   	// #5
  40eef8:	mov	x0, #0x0                   	// #0
  40eefc:	bl	401ae0 <dcgettext@plt>
  40ef00:	bl	411cb8 <ferror@plt+0x100c8>
  40ef04:	ldr	w0, [x21, #3144]
  40ef08:	cbnz	w0, 40e59c <ferror@plt+0xc9ac>
  40ef0c:	b	40e5a4 <ferror@plt+0xc9b4>
  40ef10:	mov	w2, #0x5                   	// #5
  40ef14:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ef18:	add	x1, x1, #0x188
  40ef1c:	bl	401ae0 <dcgettext@plt>
  40ef20:	ldr	x1, [x20, #2096]
  40ef24:	bl	412020 <ferror@plt+0x10430>
  40ef28:	b	40e870 <ferror@plt+0xcc80>
  40ef2c:	ldr	x0, [sp, #120]
  40ef30:	ldr	x22, [x0, #648]
  40ef34:	mov	x0, x22
  40ef38:	bl	401790 <strlen@plt>
  40ef3c:	add	x25, x0, #0xf
  40ef40:	mov	x1, #0x1                   	// #1
  40ef44:	mov	x0, x25
  40ef48:	bl	401920 <calloc@plt>
  40ef4c:	adrp	x2, 42a000 <ferror@plt+0x28410>
  40ef50:	add	x2, x2, #0xe20
  40ef54:	mov	x3, x22
  40ef58:	mov	x1, x25
  40ef5c:	mov	x22, x0
  40ef60:	add	x2, x2, #0x10
  40ef64:	str	x0, [x20, #2080]
  40ef68:	bl	401860 <snprintf@plt>
  40ef6c:	ldr	x0, [x20, #2080]
  40ef70:	b	40e7bc <ferror@plt+0xcbcc>
  40ef74:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ef78:	add	x1, x1, #0x168
  40ef7c:	mov	w2, #0x5                   	// #5
  40ef80:	mov	x0, #0x0                   	// #0
  40ef84:	bl	401ae0 <dcgettext@plt>
  40ef88:	bl	411cb8 <ferror@plt+0x100c8>
  40ef8c:	b	40e854 <ferror@plt+0xcc64>
  40ef90:	adrp	x0, 429000 <ferror@plt+0x27410>
  40ef94:	add	x0, x0, #0x118
  40ef98:	bl	401b90 <getenv@plt>
  40ef9c:	mov	x21, x0
  40efa0:	cbz	x0, 40f058 <ferror@plt+0xd468>
  40efa4:	adrp	x25, 428000 <ferror@plt+0x26410>
  40efa8:	add	x25, x25, #0xed1
  40efac:	nop
  40efb0:	mov	x0, x21
  40efb4:	bl	401790 <strlen@plt>
  40efb8:	mov	w1, #0x3a                  	// #58
  40efbc:	mov	x26, x0
  40efc0:	mov	x0, x21
  40efc4:	bl	401a70 <strchr@plt>
  40efc8:	add	x2, x21, x26
  40efcc:	cmp	x0, #0x0
  40efd0:	csel	x24, x2, x0, eq  // eq = none
  40efd4:	mov	x1, #0x1                   	// #1
  40efd8:	sub	x26, x24, x21
  40efdc:	add	x0, x26, #0x4
  40efe0:	bl	401920 <calloc@plt>
  40efe4:	mov	x2, x26
  40efe8:	mov	x28, x0
  40efec:	mov	x1, x21
  40eff0:	bl	401770 <memcpy@plt>
  40eff4:	add	x0, x26, #0x1
  40eff8:	ldrh	w6, [x25]
  40effc:	add	x5, x28, x0
  40f000:	mov	w1, #0x2f                  	// #47
  40f004:	strb	w1, [x28, x26]
  40f008:	add	x2, sp, #0xa0
  40f00c:	strh	w6, [x28, x0]
  40f010:	mov	x1, x28
  40f014:	ldrb	w6, [x25, #2]
  40f018:	mov	w0, #0x0                   	// #0
  40f01c:	strb	w6, [x5, #2]
  40f020:	bl	401ba0 <__xstat@plt>
  40f024:	mov	w1, w0
  40f028:	mov	x0, x28
  40f02c:	cbnz	w1, 40f048 <ferror@plt+0xd458>
  40f030:	ldr	w1, [sp, #176]
  40f034:	mov	w2, #0xf040                	// #61504
  40f038:	and	w1, w1, w2
  40f03c:	mov	w2, #0x8040                	// #32832
  40f040:	cmp	w1, w2
  40f044:	b.eq	40f0ac <ferror@plt+0xd4bc>  // b.none
  40f048:	bl	401a30 <free@plt>
  40f04c:	add	x21, x24, #0x1
  40f050:	ldrb	w0, [x24, #1]
  40f054:	cbnz	w0, 40efb0 <ferror@plt+0xd3c0>
  40f058:	adrp	x3, 428000 <ferror@plt+0x26410>
  40f05c:	add	x28, x3, #0xec8
  40f060:	b	40e6f4 <ferror@plt+0xcb04>
  40f064:	adrp	x1, 428000 <ferror@plt+0x26410>
  40f068:	add	x1, x1, #0xef8
  40f06c:	mov	w2, #0x5                   	// #5
  40f070:	mov	x0, #0x0                   	// #0
  40f074:	bl	401ae0 <dcgettext@plt>
  40f078:	bl	411cb8 <ferror@plt+0x100c8>
  40f07c:	b	40ec30 <ferror@plt+0xd040>
  40f080:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40f084:	add	x1, x1, #0x5b0
  40f088:	str	wzr, [x1, w4, sxtw #2]
  40f08c:	b	40e67c <ferror@plt+0xca8c>
  40f090:	mov	w2, #0x5                   	// #5
  40f094:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f098:	add	x1, x1, #0xf8
  40f09c:	bl	401ae0 <dcgettext@plt>
  40f0a0:	ldr	x1, [x20, #2056]
  40f0a4:	bl	412020 <ferror@plt+0x10430>
  40f0a8:	b	40eab8 <ferror@plt+0xcec8>
  40f0ac:	ldrb	w0, [x21]
  40f0b0:	cbnz	w0, 40e6f4 <ferror@plt+0xcb04>
  40f0b4:	b	40f058 <ferror@plt+0xd468>
  40f0b8:	mov	w2, #0x5                   	// #5
  40f0bc:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f0c0:	add	x1, x1, #0xf8
  40f0c4:	bl	401ae0 <dcgettext@plt>
  40f0c8:	ldr	x1, [x20, #2080]
  40f0cc:	bl	412020 <ferror@plt+0x10430>
  40f0d0:	b	40e7d0 <ferror@plt+0xcbe0>
  40f0d4:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f0d8:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40f0dc:	add	x5, x3, #0xae0
  40f0e0:	add	x1, x1, #0x5b0
  40f0e4:	mov	w0, #0x1                   	// #1
  40f0e8:	b	40e624 <ferror@plt+0xca34>
  40f0ec:	mov	w0, #0x2                   	// #2
  40f0f0:	b	40ed40 <ferror@plt+0xd150>
  40f0f4:	ldr	x1, [sp, #120]
  40f0f8:	mov	w2, #0x5                   	// #5
  40f0fc:	bl	401ae0 <dcgettext@plt>
  40f100:	bl	411cf0 <ferror@plt+0x10100>
  40f104:	ldr	x3, [x26]
  40f108:	sub	w4, w21, #0x1
  40f10c:	mov	x2, x24
  40f110:	mov	x1, x20
  40f114:	mov	x0, #0x0                   	// #0
  40f118:	add	w21, w21, #0x1
  40f11c:	ldr	x3, [x3, x28]
  40f120:	add	x28, x28, #0x8
  40f124:	bl	401860 <snprintf@plt>
  40f128:	add	x0, sp, #0xa0
  40f12c:	mov	x1, #0x0                   	// #0
  40f130:	bl	4022a0 <ferror@plt+0x6b0>
  40f134:	ldr	w0, [x22]
  40f138:	cmp	w21, w0
  40f13c:	b.le	40e978 <ferror@plt+0xcd88>
  40f140:	b	40e9f4 <ferror@plt+0xce04>
  40f144:	nop
  40f148:	stp	x29, x30, [sp, #-112]!
  40f14c:	mov	x29, sp
  40f150:	stp	x19, x20, [sp, #16]
  40f154:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  40f158:	add	x20, x20, #0x260
  40f15c:	stp	x21, x22, [sp, #32]
  40f160:	add	w22, w0, #0x1
  40f164:	ldr	w1, [x20, #16]
  40f168:	add	w1, w1, #0x1
  40f16c:	str	w1, [x20, #16]
  40f170:	stp	x23, x24, [sp, #48]
  40f174:	stp	x25, x26, [sp, #64]
  40f178:	stp	x27, x28, [sp, #80]
  40f17c:	cbnz	w1, 40f26c <ferror@plt+0xd67c>
  40f180:	adrp	x21, 466000 <ferror@plt+0x64410>
  40f184:	add	x21, x21, #0xe30
  40f188:	mov	w19, w0
  40f18c:	ldr	x0, [x21, #2104]
  40f190:	cbz	x0, 40f1c4 <ferror@plt+0xd5d4>
  40f194:	bl	401bf0 <ferror@plt>
  40f198:	cbnz	w0, 40f77c <ferror@plt+0xdb8c>
  40f19c:	ldr	x0, [x21, #2104]
  40f1a0:	bl	401890 <fclose@plt>
  40f1a4:	cbz	w0, 40f1c4 <ferror@plt+0xd5d4>
  40f1a8:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f1ac:	mov	w2, #0x5                   	// #5
  40f1b0:	add	x1, x1, #0x2f0
  40f1b4:	mov	x0, #0x0                   	// #0
  40f1b8:	bl	401ae0 <dcgettext@plt>
  40f1bc:	ldr	x1, [x21, #2096]
  40f1c0:	bl	412020 <ferror@plt+0x10430>
  40f1c4:	cbz	w19, 40f1d0 <ferror@plt+0xd5e0>
  40f1c8:	ldr	w0, [x21, #2064]
  40f1cc:	cbnz	w0, 40f7a0 <ferror@plt+0xdbb0>
  40f1d0:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f1d4:	ldr	w0, [x24, #696]
  40f1d8:	cbz	w0, 40f260 <ferror@plt+0xd670>
  40f1dc:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f1e0:	ldr	x23, [x19, #720]
  40f1e4:	cbz	x23, 40f260 <ferror@plt+0xd670>
  40f1e8:	adrp	x25, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f1ec:	ldr	w0, [x25, #3204]
  40f1f0:	cbz	w0, 40f7f0 <ferror@plt+0xdc00>
  40f1f4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f1f8:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f1fc:	ldr	w0, [x0, #2740]
  40f200:	ldr	w1, [x1, #2532]
  40f204:	orr	w0, w0, w1
  40f208:	cbz	w0, 40fd00 <ferror@plt+0xe110>
  40f20c:	mov	w2, #0x5                   	// #5
  40f210:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f214:	mov	x0, #0x0                   	// #0
  40f218:	add	x1, x1, #0x340
  40f21c:	bl	401ae0 <dcgettext@plt>
  40f220:	mov	x1, x0
  40f224:	ldr	w2, [x25, #3204]
  40f228:	mov	x0, x23
  40f22c:	bl	401bc0 <fprintf@plt>
  40f230:	ldr	x0, [x19, #720]
  40f234:	bl	401bf0 <ferror@plt>
  40f238:	cbz	w0, 40f94c <ferror@plt+0xdd5c>
  40f23c:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f240:	add	x1, x1, #0x390
  40f244:	mov	w2, #0x5                   	// #5
  40f248:	mov	x0, #0x0                   	// #0
  40f24c:	bl	401ae0 <dcgettext@plt>
  40f250:	adrp	x1, 42a000 <ferror@plt+0x28410>
  40f254:	add	x1, x1, #0xe20
  40f258:	add	x1, x1, #0x20
  40f25c:	bl	412020 <ferror@plt+0x10430>
  40f260:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f264:	ldr	w0, [x23, #4044]
  40f268:	cbnz	w0, 40f27c <ferror@plt+0xd68c>
  40f26c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f270:	mov	w1, w22
  40f274:	add	x0, x0, #0xaf8
  40f278:	bl	401b20 <longjmp@plt>
  40f27c:	adrp	x19, 466000 <ferror@plt+0x64410>
  40f280:	mov	w2, #0x5                   	// #5
  40f284:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f288:	mov	x0, #0x0                   	// #0
  40f28c:	ldr	x25, [x19, #3312]
  40f290:	add	x1, x1, #0x3d0
  40f294:	bl	401ae0 <dcgettext@plt>
  40f298:	mov	x1, x0
  40f29c:	ldr	x2, [x20, #24]
  40f2a0:	add	x3, x20, #0x8
  40f2a4:	mov	x0, x25
  40f2a8:	bl	401bc0 <fprintf@plt>
  40f2ac:	ldr	x20, [x19, #3312]
  40f2b0:	mov	w2, #0x5                   	// #5
  40f2b4:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f2b8:	mov	x0, #0x0                   	// #0
  40f2bc:	add	x1, x1, #0x3f8
  40f2c0:	bl	401ae0 <dcgettext@plt>
  40f2c4:	mov	x1, x0
  40f2c8:	mov	x0, x20
  40f2cc:	bl	401bc0 <fprintf@plt>
  40f2d0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f2d4:	ldr	w0, [x0, #3144]
  40f2d8:	cbnz	w0, 40f8ec <ferror@plt+0xdcfc>
  40f2dc:	ldr	w0, [x24, #696]
  40f2e0:	cbnz	w0, 40f878 <ferror@plt+0xdc88>
  40f2e4:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40f2e8:	ldr	w0, [x0, #1416]
  40f2ec:	cbnz	w0, 40f868 <ferror@plt+0xdc78>
  40f2f0:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  40f2f4:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  40f2f8:	ldr	x1, [x1, #1728]
  40f2fc:	ldr	x0, [x0, #1744]
  40f300:	ldr	w0, [x0, x1, lsl #2]
  40f304:	tbnz	w0, #0, 40f858 <ferror@plt+0xdc68>
  40f308:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f30c:	ldr	w0, [x0, #2636]
  40f310:	cbnz	w0, 40f848 <ferror@plt+0xdc58>
  40f314:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f318:	ldr	w0, [x0, #3224]
  40f31c:	cbnz	w0, 40f838 <ferror@plt+0xdc48>
  40f320:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f324:	ldr	w0, [x20, #3152]
  40f328:	cmp	w0, #0x0
  40f32c:	b.gt	40f7e0 <ferror@plt+0xdbf0>
  40f330:	ldr	w0, [x20, #3152]
  40f334:	cmp	w0, #0x1
  40f338:	b.gt	40f7d0 <ferror@plt+0xdbe0>
  40f33c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40f340:	ldr	w0, [x0, #2492]
  40f344:	cbnz	w0, 40f828 <ferror@plt+0xdc38>
  40f348:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40f34c:	ldr	w0, [x0, #1436]
  40f350:	cbnz	w0, 40f8d0 <ferror@plt+0xdce0>
  40f354:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f358:	ldr	w0, [x0, #3220]
  40f35c:	cbnz	w0, 40f8b4 <ferror@plt+0xdcc4>
  40f360:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f364:	ldr	w0, [x0, #2540]
  40f368:	cbnz	w0, 40f898 <ferror@plt+0xdca8>
  40f36c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f370:	ldr	w0, [x0, #2760]
  40f374:	cbnz	w0, 40f888 <ferror@plt+0xdc98>
  40f378:	ldr	w0, [x23, #4044]
  40f37c:	cbnz	w0, 40f91c <ferror@plt+0xdd2c>
  40f380:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f384:	ldr	w0, [x0, #2748]
  40f388:	cbnz	w0, 40f90c <ferror@plt+0xdd1c>
  40f38c:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40f390:	ldr	w0, [x20, #1440]
  40f394:	cbz	w0, 40f8fc <ferror@plt+0xdd0c>
  40f398:	ldr	w0, [x20, #1440]
  40f39c:	cmp	w0, #0x1
  40f3a0:	b.eq	40fcd0 <ferror@plt+0xe0e0>  // b.none
  40f3a4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f3a8:	ldr	w0, [x0, #3212]
  40f3ac:	cbz	w0, 40f93c <ferror@plt+0xdd4c>
  40f3b0:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f3b4:	ldr	w0, [x0, #728]
  40f3b8:	cbnz	w0, 40f92c <ferror@plt+0xdd3c>
  40f3bc:	adrp	x23, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f3c0:	ldr	x1, [x19, #3312]
  40f3c4:	ldr	w0, [x23, #3120]
  40f3c8:	cmn	w0, #0x1
  40f3cc:	b.eq	40f814 <ferror@plt+0xdc24>  // b.none
  40f3d0:	cmp	w0, #0x80
  40f3d4:	b.ne	40f81c <ferror@plt+0xdc2c>  // b.any
  40f3d8:	mov	w0, #0x37                  	// #55
  40f3dc:	bl	401800 <putc@plt>
  40f3e0:	ldr	x3, [x19, #3312]
  40f3e4:	adrp	x0, 429000 <ferror@plt+0x27410>
  40f3e8:	mov	x2, #0x3                   	// #3
  40f3ec:	add	x0, x0, #0x448
  40f3f0:	mov	x1, #0x1                   	// #1
  40f3f4:	bl	401a80 <fwrite@plt>
  40f3f8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f3fc:	ldr	w0, [x0, #2740]
  40f400:	cbnz	w0, 40fc18 <ferror@plt+0xe028>
  40f404:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f408:	ldr	w0, [x20, #2532]
  40f40c:	cbnz	w0, 40fc38 <ferror@plt+0xe048>
  40f410:	adrp	x26, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f414:	ldr	w0, [x26, #2740]
  40f418:	cbnz	w0, 40fc28 <ferror@plt+0xe038>
  40f41c:	adrp	x25, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f420:	ldr	w0, [x25, #700]
  40f424:	cbnz	w0, 40fc80 <ferror@plt+0xe090>
  40f428:	adrp	x24, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40f42c:	ldr	w0, [x24, #1432]
  40f430:	cbnz	w0, 40fc70 <ferror@plt+0xe080>
  40f434:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f438:	ldr	w0, [x0, #3156]
  40f43c:	cbnz	w0, 40fc60 <ferror@plt+0xe070>
  40f440:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f444:	ldr	w0, [x0, #3192]
  40f448:	cbnz	w0, 40fc48 <ferror@plt+0xe058>
  40f44c:	ldr	x2, [x21, #2096]
  40f450:	cbz	x2, 40f464 <ferror@plt+0xd874>
  40f454:	ldr	x0, [x19, #3312]
  40f458:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f45c:	add	x1, x1, #0x458
  40f460:	bl	401bc0 <fprintf@plt>
  40f464:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f468:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f46c:	add	x1, x1, #0x460
  40f470:	ldr	x21, [x0, #648]
  40f474:	mov	x0, x21
  40f478:	bl	4019f0 <strcmp@plt>
  40f47c:	cbnz	w0, 40fc00 <ferror@plt+0xe010>
  40f480:	ldr	x1, [x19, #3312]
  40f484:	mov	w0, #0xa                   	// #10
  40f488:	adrp	x27, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f48c:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f490:	adrp	x28, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f494:	bl	401800 <putc@plt>
  40f498:	ldr	x4, [x19, #3312]
  40f49c:	mov	w2, #0x5                   	// #5
  40f4a0:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f4a4:	mov	x0, #0x0                   	// #0
  40f4a8:	add	x1, x1, #0x470
  40f4ac:	str	x4, [sp, #104]
  40f4b0:	bl	401ae0 <dcgettext@plt>
  40f4b4:	mov	x1, x0
  40f4b8:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f4bc:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f4c0:	ldr	x4, [sp, #104]
  40f4c4:	ldr	w3, [x3, #680]
  40f4c8:	ldr	w2, [x2, #464]
  40f4cc:	mov	x0, x4
  40f4d0:	bl	401bc0 <fprintf@plt>
  40f4d4:	ldr	x5, [x19, #3312]
  40f4d8:	mov	w2, #0x5                   	// #5
  40f4dc:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f4e0:	mov	x0, #0x0                   	// #0
  40f4e4:	add	x1, x1, #0x488
  40f4e8:	str	x5, [sp, #104]
  40f4ec:	bl	401ae0 <dcgettext@plt>
  40f4f0:	mov	x1, x0
  40f4f4:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f4f8:	ldr	w3, [x27, #2752]
  40f4fc:	ldr	w2, [x21, #2596]
  40f500:	ldr	w4, [x4, #2688]
  40f504:	ldr	x5, [sp, #104]
  40f508:	mov	x0, x5
  40f50c:	bl	401bc0 <fprintf@plt>
  40f510:	ldr	x4, [x19, #3312]
  40f514:	mov	w2, #0x5                   	// #5
  40f518:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f51c:	mov	x0, #0x0                   	// #0
  40f520:	add	x1, x1, #0x4a8
  40f524:	str	x4, [sp, #104]
  40f528:	bl	401ae0 <dcgettext@plt>
  40f52c:	mov	x1, x0
  40f530:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f534:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f538:	ldr	x4, [sp, #104]
  40f53c:	ldr	w3, [x3, #2736]
  40f540:	ldr	w2, [x2, #680]
  40f544:	mov	x0, x4
  40f548:	add	w2, w2, w3
  40f54c:	sub	w2, w2, #0x1
  40f550:	bl	401bc0 <fprintf@plt>
  40f554:	ldr	w0, [x28, #3204]
  40f558:	cbz	w0, 40fbd8 <ferror@plt+0xdfe8>
  40f55c:	ldr	w0, [x26, #2740]
  40f560:	ldr	w1, [x20, #2532]
  40f564:	ldr	x26, [x19, #3312]
  40f568:	orr	w0, w0, w1
  40f56c:	cbz	w0, 40fd24 <ferror@plt+0xe134>
  40f570:	mov	w2, #0x5                   	// #5
  40f574:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f578:	mov	x0, #0x0                   	// #0
  40f57c:	add	x1, x1, #0x4d0
  40f580:	bl	401ae0 <dcgettext@plt>
  40f584:	mov	x1, x0
  40f588:	ldr	w2, [x28, #3204]
  40f58c:	mov	x0, x26
  40f590:	bl	401bc0 <fprintf@plt>
  40f594:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f598:	ldr	w0, [x0, #3160]
  40f59c:	cbnz	w0, 40fbb0 <ferror@plt+0xdfc0>
  40f5a0:	ldr	x26, [x19, #3312]
  40f5a4:	mov	w2, #0x5                   	// #5
  40f5a8:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f5ac:	mov	x0, #0x0                   	// #0
  40f5b0:	add	x1, x1, #0x548
  40f5b4:	bl	401ae0 <dcgettext@plt>
  40f5b8:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f5bc:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40f5c0:	mov	x1, x0
  40f5c4:	mov	x0, x26
  40f5c8:	ldr	w3, [x3, #2760]
  40f5cc:	adrp	x26, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f5d0:	ldr	w2, [x2, #1452]
  40f5d4:	bl	401bc0 <fprintf@plt>
  40f5d8:	mov	w2, #0x5                   	// #5
  40f5dc:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f5e0:	ldr	x28, [x19, #3312]
  40f5e4:	add	x1, x1, #0x568
  40f5e8:	mov	x0, #0x0                   	// #0
  40f5ec:	bl	401ae0 <dcgettext@plt>
  40f5f0:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f5f4:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f5f8:	mov	x1, x0
  40f5fc:	mov	x0, x28
  40f600:	ldr	w3, [x3, #732]
  40f604:	ldr	w2, [x2, #656]
  40f608:	bl	401bc0 <fprintf@plt>
  40f60c:	ldr	w0, [x26, #3140]
  40f610:	cbnz	w0, 40fad8 <ferror@plt+0xdee8>
  40f614:	ldr	x26, [x19, #3312]
  40f618:	mov	w2, #0x5                   	// #5
  40f61c:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f620:	mov	x0, #0x0                   	// #0
  40f624:	add	x1, x1, #0x598
  40f628:	bl	401ae0 <dcgettext@plt>
  40f62c:	mov	x1, x0
  40f630:	mov	x0, x26
  40f634:	bl	401bc0 <fprintf@plt>
  40f638:	ldr	x26, [x19, #3312]
  40f63c:	mov	w2, #0x5                   	// #5
  40f640:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f644:	mov	x0, #0x0                   	// #0
  40f648:	add	x1, x1, #0x5f8
  40f64c:	bl	401ae0 <dcgettext@plt>
  40f650:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f654:	mov	x1, x0
  40f658:	mov	x0, x26
  40f65c:	ldr	w2, [x2, #736]
  40f660:	bl	401bc0 <fprintf@plt>
  40f664:	mov	w2, #0x5                   	// #5
  40f668:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f66c:	ldr	x26, [x19, #3312]
  40f670:	add	x1, x1, #0x620
  40f674:	mov	x0, #0x0                   	// #0
  40f678:	bl	401ae0 <dcgettext@plt>
  40f67c:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f680:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f684:	mov	x1, x0
  40f688:	mov	x0, x26
  40f68c:	ldr	w3, [x3, #2528]
  40f690:	ldr	w2, [x2, #2548]
  40f694:	bl	401bc0 <fprintf@plt>
  40f698:	ldr	w0, [x20, #2532]
  40f69c:	cbz	w0, 40f96c <ferror@plt+0xdd7c>
  40f6a0:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f6a4:	ldr	w20, [x21, #2596]
  40f6a8:	ldr	x21, [x19, #3312]
  40f6ac:	mov	w2, #0x5                   	// #5
  40f6b0:	ldr	w3, [x26, #2536]
  40f6b4:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f6b8:	mov	x0, #0x0                   	// #0
  40f6bc:	add	x1, x1, #0x648
  40f6c0:	mul	w20, w20, w3
  40f6c4:	bl	401ae0 <dcgettext@plt>
  40f6c8:	mov	x1, x0
  40f6cc:	mov	x0, x21
  40f6d0:	mov	w2, w20
  40f6d4:	bl	401bc0 <fprintf@plt>
  40f6d8:	ldr	w0, [x25, #700]
  40f6dc:	cbnz	w0, 40fb78 <ferror@plt+0xdf88>
  40f6e0:	ldr	w0, [x24, #1432]
  40f6e4:	cbnz	w0, 40fb3c <ferror@plt+0xdf4c>
  40f6e8:	ldr	x21, [x19, #3312]
  40f6ec:	mov	w2, #0x5                   	// #5
  40f6f0:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f6f4:	mov	x0, #0x0                   	// #0
  40f6f8:	add	x1, x1, #0x7a8
  40f6fc:	bl	401ae0 <dcgettext@plt>
  40f700:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f704:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f708:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40f70c:	ldr	w4, [x1, #2560]
  40f710:	mov	x1, x0
  40f714:	ldr	w3, [x3, #2748]
  40f718:	mov	x0, x21
  40f71c:	ldr	w2, [x2, #380]
  40f720:	bl	401bc0 <fprintf@plt>
  40f724:	mov	w2, #0x5                   	// #5
  40f728:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f72c:	ldr	x21, [x19, #3312]
  40f730:	add	x1, x1, #0x7d8
  40f734:	mov	x0, #0x0                   	// #0
  40f738:	bl	401ae0 <dcgettext@plt>
  40f73c:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f740:	mov	x1, x0
  40f744:	mov	x0, x21
  40f748:	ldr	w2, [x2, #4032]
  40f74c:	bl	401bc0 <fprintf@plt>
  40f750:	ldr	x19, [x19, #3312]
  40f754:	mov	w2, #0x5                   	// #5
  40f758:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f75c:	mov	x0, #0x0                   	// #0
  40f760:	add	x1, x1, #0x800
  40f764:	bl	401ae0 <dcgettext@plt>
  40f768:	mov	w2, w20
  40f76c:	mov	x1, x0
  40f770:	mov	x0, x19
  40f774:	bl	401bc0 <fprintf@plt>
  40f778:	b	40f26c <ferror@plt+0xd67c>
  40f77c:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f780:	mov	w2, #0x5                   	// #5
  40f784:	add	x1, x1, #0x2c8
  40f788:	mov	x0, #0x0                   	// #0
  40f78c:	bl	401ae0 <dcgettext@plt>
  40f790:	ldr	x1, [x21, #2096]
  40f794:	bl	412020 <ferror@plt+0x10430>
  40f798:	cbz	w19, 40f1d0 <ferror@plt+0xd5e0>
  40f79c:	b	40f1c8 <ferror@plt+0xd5d8>
  40f7a0:	adrp	x19, 466000 <ferror@plt+0x64410>
  40f7a4:	ldr	x0, [x19, #3320]
  40f7a8:	bl	401bf0 <ferror@plt>
  40f7ac:	cbz	w0, 40fc90 <ferror@plt+0xe0a0>
  40f7b0:	mov	w2, #0x5                   	// #5
  40f7b4:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f7b8:	mov	x0, #0x0                   	// #0
  40f7bc:	add	x1, x1, #0x4c8
  40f7c0:	bl	401ae0 <dcgettext@plt>
  40f7c4:	ldr	x1, [x21, #2056]
  40f7c8:	bl	412020 <ferror@plt+0x10430>
  40f7cc:	b	40f1d0 <ferror@plt+0xd5e0>
  40f7d0:	ldr	x1, [x19, #3312]
  40f7d4:	mov	w0, #0x70                  	// #112
  40f7d8:	bl	401800 <putc@plt>
  40f7dc:	b	40f33c <ferror@plt+0xd74c>
  40f7e0:	ldr	x1, [x19, #3312]
  40f7e4:	mov	w0, #0x70                  	// #112
  40f7e8:	bl	401800 <putc@plt>
  40f7ec:	b	40f330 <ferror@plt+0xd740>
  40f7f0:	mov	w2, #0x5                   	// #5
  40f7f4:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f7f8:	mov	x0, #0x0                   	// #0
  40f7fc:	add	x1, x1, #0x330
  40f800:	bl	401ae0 <dcgettext@plt>
  40f804:	mov	x1, x0
  40f808:	mov	x0, x23
  40f80c:	bl	401bc0 <fprintf@plt>
  40f810:	b	40f230 <ferror@plt+0xd640>
  40f814:	mov	w0, #0x100                 	// #256
  40f818:	str	w0, [x23, #3120]
  40f81c:	mov	w0, #0x38                  	// #56
  40f820:	bl	401800 <putc@plt>
  40f824:	b	40f3e0 <ferror@plt+0xd7f0>
  40f828:	ldr	x1, [x19, #3312]
  40f82c:	mov	w0, #0x73                  	// #115
  40f830:	bl	401800 <putc@plt>
  40f834:	b	40f348 <ferror@plt+0xd758>
  40f838:	ldr	x1, [x19, #3312]
  40f83c:	mov	w0, #0x58                  	// #88
  40f840:	bl	401800 <putc@plt>
  40f844:	b	40f320 <ferror@plt+0xd730>
  40f848:	ldr	x1, [x19, #3312]
  40f84c:	mov	w0, #0x6c                  	// #108
  40f850:	bl	401800 <putc@plt>
  40f854:	b	40f314 <ferror@plt+0xd724>
  40f858:	ldr	x1, [x19, #3312]
  40f85c:	mov	w0, #0x69                  	// #105
  40f860:	bl	401800 <putc@plt>
  40f864:	b	40f308 <ferror@plt+0xd718>
  40f868:	ldr	x1, [x19, #3312]
  40f86c:	mov	w0, #0x64                  	// #100
  40f870:	bl	401800 <putc@plt>
  40f874:	b	40f2f0 <ferror@plt+0xd700>
  40f878:	ldr	x1, [x19, #3312]
  40f87c:	mov	w0, #0x62                  	// #98
  40f880:	bl	401800 <putc@plt>
  40f884:	b	40f2e4 <ferror@plt+0xd6f4>
  40f888:	ldr	x1, [x19, #3312]
  40f88c:	mov	w0, #0x74                  	// #116
  40f890:	bl	401800 <putc@plt>
  40f894:	b	40f378 <ferror@plt+0xd788>
  40f898:	ldr	x3, [x19, #3312]
  40f89c:	adrp	x0, 429000 <ferror@plt+0x27410>
  40f8a0:	mov	x2, #0x11                  	// #17
  40f8a4:	mov	x1, #0x1                   	// #1
  40f8a8:	add	x0, x0, #0x430
  40f8ac:	bl	401a80 <fwrite@plt>
  40f8b0:	b	40f36c <ferror@plt+0xd77c>
  40f8b4:	ldr	x3, [x19, #3312]
  40f8b8:	adrp	x0, 429000 <ferror@plt+0x27410>
  40f8bc:	mov	x2, #0xe                   	// #14
  40f8c0:	mov	x1, #0x1                   	// #1
  40f8c4:	add	x0, x0, #0x420
  40f8c8:	bl	401a80 <fwrite@plt>
  40f8cc:	b	40f360 <ferror@plt+0xd770>
  40f8d0:	ldr	x3, [x19, #3312]
  40f8d4:	adrp	x0, 429000 <ferror@plt+0x27410>
  40f8d8:	mov	x2, #0xb                   	// #11
  40f8dc:	mov	x1, #0x1                   	// #1
  40f8e0:	add	x0, x0, #0x410
  40f8e4:	bl	401a80 <fwrite@plt>
  40f8e8:	b	40f354 <ferror@plt+0xd764>
  40f8ec:	ldr	x1, [x19, #3312]
  40f8f0:	mov	w0, #0x2b                  	// #43
  40f8f4:	bl	401800 <putc@plt>
  40f8f8:	b	40f2dc <ferror@plt+0xd6ec>
  40f8fc:	ldr	x1, [x19, #3312]
  40f900:	mov	w0, #0x42                  	// #66
  40f904:	bl	401800 <putc@plt>
  40f908:	b	40f398 <ferror@plt+0xd7a8>
  40f90c:	ldr	x1, [x19, #3312]
  40f910:	mov	w0, #0x77                  	// #119
  40f914:	bl	401800 <putc@plt>
  40f918:	b	40f38c <ferror@plt+0xd79c>
  40f91c:	ldr	x1, [x19, #3312]
  40f920:	mov	w0, #0x76                  	// #118
  40f924:	bl	401800 <putc@plt>
  40f928:	b	40f380 <ferror@plt+0xd790>
  40f92c:	ldr	x1, [x19, #3312]
  40f930:	mov	w0, #0x54                  	// #84
  40f934:	bl	401800 <putc@plt>
  40f938:	b	40f3bc <ferror@plt+0xd7cc>
  40f93c:	ldr	x1, [x19, #3312]
  40f940:	mov	w0, #0x4c                  	// #76
  40f944:	bl	401800 <putc@plt>
  40f948:	b	40f3b0 <ferror@plt+0xd7c0>
  40f94c:	ldr	x0, [x19, #720]
  40f950:	bl	401890 <fclose@plt>
  40f954:	cbz	w0, 40f260 <ferror@plt+0xd670>
  40f958:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f95c:	mov	w2, #0x5                   	// #5
  40f960:	add	x1, x1, #0x3b0
  40f964:	mov	x0, #0x0                   	// #0
  40f968:	b	40f24c <ferror@plt+0xd65c>
  40f96c:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f970:	adrp	x28, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f974:	ldr	x6, [x19, #3312]
  40f978:	mov	w2, #0x5                   	// #5
  40f97c:	ldr	w3, [x4, #3124]
  40f980:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f984:	ldr	w0, [x28, #2772]
  40f988:	add	x1, x1, #0x660
  40f98c:	ldr	w20, [x21, #2596]
  40f990:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  40f994:	str	x6, [sp, #104]
  40f998:	add	w20, w20, w0
  40f99c:	mov	x0, #0x0                   	// #0
  40f9a0:	add	w20, w20, w3
  40f9a4:	bl	401ae0 <dcgettext@plt>
  40f9a8:	ldr	w5, [x21, #2596]
  40f9ac:	mov	x1, x0
  40f9b0:	ldr	w3, [x27, #2752]
  40f9b4:	lsl	w20, w20, #1
  40f9b8:	ldr	x6, [sp, #104]
  40f9bc:	ldr	w2, [x28, #2772]
  40f9c0:	mov	x0, x6
  40f9c4:	add	w2, w5, w2
  40f9c8:	bl	401bc0 <fprintf@plt>
  40f9cc:	mov	w2, #0x5                   	// #5
  40f9d0:	adrp	x1, 429000 <ferror@plt+0x27410>
  40f9d4:	ldr	x21, [x19, #3312]
  40f9d8:	add	x1, x1, #0x688
  40f9dc:	mov	x0, #0x0                   	// #0
  40f9e0:	bl	401ae0 <dcgettext@plt>
  40f9e4:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40f9e8:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40f9ec:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40f9f0:	ldr	w2, [x4, #3124]
  40f9f4:	ldr	w3, [x3, #700]
  40f9f8:	ldr	w4, [x1, #2756]
  40f9fc:	mov	x1, x0
  40fa00:	mov	x0, x21
  40fa04:	bl	401bc0 <fprintf@plt>
  40fa08:	mov	w2, #0x5                   	// #5
  40fa0c:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fa10:	ldr	x21, [x19, #3312]
  40fa14:	add	x1, x1, #0x6b8
  40fa18:	mov	x0, #0x0                   	// #0
  40fa1c:	bl	401ae0 <dcgettext@plt>
  40fa20:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fa24:	ldr	w2, [x28, #2772]
  40fa28:	ldr	w4, [x26, #2536]
  40fa2c:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40fa30:	ldr	w5, [x1, #2576]
  40fa34:	mov	x1, x0
  40fa38:	ldr	w3, [x3, #2800]
  40fa3c:	mov	x0, x21
  40fa40:	mul	w4, w2, w4
  40fa44:	mul	w2, w2, w5
  40fa48:	bl	401bc0 <fprintf@plt>
  40fa4c:	mov	w2, #0x5                   	// #5
  40fa50:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fa54:	ldr	x21, [x19, #3312]
  40fa58:	add	x1, x1, #0x6f0
  40fa5c:	mov	x0, #0x0                   	// #0
  40fa60:	bl	401ae0 <dcgettext@plt>
  40fa64:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40fa68:	mov	x1, x0
  40fa6c:	mov	x0, x21
  40fa70:	ldr	w2, [x2, #3176]
  40fa74:	bl	401bc0 <fprintf@plt>
  40fa78:	mov	w2, #0x5                   	// #5
  40fa7c:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fa80:	ldr	x21, [x19, #3312]
  40fa84:	add	x1, x1, #0x710
  40fa88:	mov	x0, #0x0                   	// #0
  40fa8c:	bl	401ae0 <dcgettext@plt>
  40fa90:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40fa94:	mov	x1, x0
  40fa98:	mov	x0, x21
  40fa9c:	ldr	w2, [x2, #3216]
  40faa0:	bl	401bc0 <fprintf@plt>
  40faa4:	mov	w2, #0x5                   	// #5
  40faa8:	adrp	x1, 429000 <ferror@plt+0x27410>
  40faac:	ldr	x21, [x19, #3312]
  40fab0:	add	x1, x1, #0x728
  40fab4:	mov	x0, #0x0                   	// #0
  40fab8:	bl	401ae0 <dcgettext@plt>
  40fabc:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40fac0:	ldr	w2, [x28, #2772]
  40fac4:	mov	x1, x0
  40fac8:	mov	x0, x21
  40facc:	ldr	w3, [x3, #2764]
  40fad0:	bl	401bc0 <fprintf@plt>
  40fad4:	b	40f6d8 <ferror@plt+0xdae8>
  40fad8:	ldr	x28, [x19, #3312]
  40fadc:	mov	w2, #0x5                   	// #5
  40fae0:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fae4:	mov	x0, #0x0                   	// #0
  40fae8:	add	x1, x1, #0x5b0
  40faec:	bl	401ae0 <dcgettext@plt>
  40faf0:	ldr	w2, [x26, #3140]
  40faf4:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  40faf8:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40fafc:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fb00:	ldr	x8, [x3, #2520]
  40fb04:	sbfiz	x7, x2, #2, #32
  40fb08:	ldr	x4, [x4, #664]
  40fb0c:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fb10:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fb14:	ldr	w6, [x1, #2868]
  40fb18:	ldr	w8, [x8, x7]
  40fb1c:	mov	x1, x0
  40fb20:	ldr	w5, [x5, #452]
  40fb24:	mov	x0, x28
  40fb28:	ldr	w3, [x3, #2592]
  40fb2c:	ldr	w4, [x4, x7]
  40fb30:	add	w4, w8, w4
  40fb34:	bl	401bc0 <fprintf@plt>
  40fb38:	b	40f638 <ferror@plt+0xda48>
  40fb3c:	ldr	w0, [x26, #2536]
  40fb40:	mov	w2, #0x5                   	// #5
  40fb44:	ldr	x21, [x19, #3312]
  40fb48:	add	w20, w20, w0
  40fb4c:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fb50:	mov	x0, #0x0                   	// #0
  40fb54:	add	x1, x1, #0x778
  40fb58:	bl	401ae0 <dcgettext@plt>
  40fb5c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fb60:	ldr	w3, [x23, #3120]
  40fb64:	mov	x1, x0
  40fb68:	mov	x0, x21
  40fb6c:	ldr	w2, [x2, #2576]
  40fb70:	bl	401bc0 <fprintf@plt>
  40fb74:	b	40f6e8 <ferror@plt+0xdaf8>
  40fb78:	ldr	w0, [x23, #3120]
  40fb7c:	mov	w2, #0x5                   	// #5
  40fb80:	ldr	x21, [x19, #3312]
  40fb84:	add	w20, w20, w0
  40fb88:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fb8c:	mov	x0, #0x0                   	// #0
  40fb90:	add	x1, x1, #0x750
  40fb94:	bl	401ae0 <dcgettext@plt>
  40fb98:	ldr	w3, [x23, #3120]
  40fb9c:	mov	x1, x0
  40fba0:	ldr	w2, [x26, #2536]
  40fba4:	mov	x0, x21
  40fba8:	bl	401bc0 <fprintf@plt>
  40fbac:	b	40f6e0 <ferror@plt+0xdaf0>
  40fbb0:	ldr	x26, [x19, #3312]
  40fbb4:	mov	w2, #0x5                   	// #5
  40fbb8:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fbbc:	mov	x0, #0x0                   	// #0
  40fbc0:	add	x1, x1, #0x520
  40fbc4:	bl	401ae0 <dcgettext@plt>
  40fbc8:	mov	x1, x0
  40fbcc:	mov	x0, x26
  40fbd0:	bl	401bc0 <fprintf@plt>
  40fbd4:	b	40f5a0 <ferror@plt+0xd9b0>
  40fbd8:	ldr	x26, [x19, #3312]
  40fbdc:	mov	w2, #0x5                   	// #5
  40fbe0:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fbe4:	mov	x0, #0x0                   	// #0
  40fbe8:	add	x1, x1, #0x4b8
  40fbec:	bl	401ae0 <dcgettext@plt>
  40fbf0:	mov	x1, x0
  40fbf4:	mov	x0, x26
  40fbf8:	bl	401bc0 <fprintf@plt>
  40fbfc:	b	40f594 <ferror@plt+0xd9a4>
  40fc00:	ldr	x0, [x19, #3312]
  40fc04:	mov	x2, x21
  40fc08:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fc0c:	add	x1, x1, #0x468
  40fc10:	bl	401bc0 <fprintf@plt>
  40fc14:	b	40f480 <ferror@plt+0xd890>
  40fc18:	ldr	x1, [x19, #3312]
  40fc1c:	mov	w0, #0x61                  	// #97
  40fc20:	bl	401800 <putc@plt>
  40fc24:	b	40f404 <ferror@plt+0xd814>
  40fc28:	ldr	x1, [x19, #3312]
  40fc2c:	mov	w0, #0x46                  	// #70
  40fc30:	bl	401800 <putc@plt>
  40fc34:	b	40f41c <ferror@plt+0xd82c>
  40fc38:	ldr	x1, [x19, #3312]
  40fc3c:	mov	w0, #0x66                  	// #102
  40fc40:	bl	401800 <putc@plt>
  40fc44:	b	40f410 <ferror@plt+0xd820>
  40fc48:	ldr	x0, [x19, #3312]
  40fc4c:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fc50:	ldr	x2, [x21, #2056]
  40fc54:	add	x1, x1, #0x450
  40fc58:	bl	401bc0 <fprintf@plt>
  40fc5c:	b	40f44c <ferror@plt+0xd85c>
  40fc60:	ldr	x1, [x19, #3312]
  40fc64:	mov	w0, #0x72                  	// #114
  40fc68:	bl	401800 <putc@plt>
  40fc6c:	b	40f440 <ferror@plt+0xd850>
  40fc70:	ldr	x1, [x19, #3312]
  40fc74:	mov	w0, #0x6d                  	// #109
  40fc78:	bl	401800 <putc@plt>
  40fc7c:	b	40f434 <ferror@plt+0xd844>
  40fc80:	ldr	x1, [x19, #3312]
  40fc84:	mov	w0, #0x65                  	// #101
  40fc88:	bl	401800 <putc@plt>
  40fc8c:	b	40f428 <ferror@plt+0xd838>
  40fc90:	ldr	x0, [x19, #3320]
  40fc94:	mov	w1, #0x1                   	// #1
  40fc98:	str	w1, [x21, #2112]
  40fc9c:	bl	401890 <fclose@plt>
  40fca0:	cbnz	w0, 40fce0 <ferror@plt+0xe0f0>
  40fca4:	ldr	x0, [x21, #2056]
  40fca8:	bl	401bb0 <unlink@plt>
  40fcac:	cbz	w0, 40f1d0 <ferror@plt+0xd5e0>
  40fcb0:	mov	w2, #0x5                   	// #5
  40fcb4:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fcb8:	mov	x0, #0x0                   	// #0
  40fcbc:	add	x1, x1, #0x310
  40fcc0:	bl	401ae0 <dcgettext@plt>
  40fcc4:	ldr	x1, [x21, #2056]
  40fcc8:	bl	412020 <ferror@plt+0x10430>
  40fccc:	b	40f1d0 <ferror@plt+0xd5e0>
  40fcd0:	ldr	x1, [x19, #3312]
  40fcd4:	mov	w0, #0x49                  	// #73
  40fcd8:	bl	401800 <putc@plt>
  40fcdc:	b	40f3a4 <ferror@plt+0xd7b4>
  40fce0:	mov	w2, #0x5                   	// #5
  40fce4:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fce8:	mov	x0, #0x0                   	// #0
  40fcec:	add	x1, x1, #0x4e8
  40fcf0:	bl	401ae0 <dcgettext@plt>
  40fcf4:	ldr	x1, [x21, #2056]
  40fcf8:	bl	412020 <ferror@plt+0x10430>
  40fcfc:	b	40f1d0 <ferror@plt+0xd5e0>
  40fd00:	mov	w2, #0x5                   	// #5
  40fd04:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fd08:	mov	x0, #0x0                   	// #0
  40fd0c:	add	x1, x1, #0x368
  40fd10:	bl	401ae0 <dcgettext@plt>
  40fd14:	mov	x1, x0
  40fd18:	mov	x0, x23
  40fd1c:	bl	401bc0 <fprintf@plt>
  40fd20:	b	40f230 <ferror@plt+0xd640>
  40fd24:	mov	w2, #0x5                   	// #5
  40fd28:	adrp	x1, 429000 <ferror@plt+0x27410>
  40fd2c:	mov	x0, #0x0                   	// #0
  40fd30:	add	x1, x1, #0x4f8
  40fd34:	bl	401ae0 <dcgettext@plt>
  40fd38:	mov	x1, x0
  40fd3c:	mov	x0, x26
  40fd40:	bl	401bc0 <fprintf@plt>
  40fd44:	b	40f594 <ferror@plt+0xd9a4>
  40fd48:	stp	x29, x30, [sp, #-96]!
  40fd4c:	mov	w1, #0x1                   	// #1
  40fd50:	mov	x0, #0x0                   	// #0
  40fd54:	mov	x29, sp
  40fd58:	bl	412340 <ferror@plt+0x10750>
  40fd5c:	bl	414e10 <ferror@plt+0x13220>
  40fd60:	cbnz	w0, 4105a0 <ferror@plt+0xe9b0>
  40fd64:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40fd68:	stp	x19, x20, [sp, #16]
  40fd6c:	ldr	w0, [x0, #4040]
  40fd70:	stp	x21, x22, [sp, #32]
  40fd74:	stp	x23, x24, [sp, #48]
  40fd78:	cbnz	w0, 4105d4 <ferror@plt+0xe9e4>
  40fd7c:	adrp	x0, 429000 <ferror@plt+0x27410>
  40fd80:	add	x0, x0, #0x840
  40fd84:	bl	401b90 <getenv@plt>
  40fd88:	cbz	x0, 40fd98 <ferror@plt+0xe1a8>
  40fd8c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40fd90:	mov	w1, #0x1                   	// #1
  40fd94:	str	w1, [x0, #3224]
  40fd98:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40fd9c:	ldr	w0, [x0, #696]
  40fda0:	cbnz	w0, 4102a4 <ferror@plt+0xe6b4>
  40fda4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40fda8:	str	xzr, [x0, #720]
  40fdac:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40fdb0:	ldr	w0, [x0, #696]
  40fdb4:	cmp	w0, #0x1
  40fdb8:	b.eq	410234 <ferror@plt+0xe644>  // b.none
  40fdbc:	cbz	w0, 410020 <ferror@plt+0xe430>
  40fdc0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40fdc4:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40fdc8:	ldr	w0, [x0, #704]
  40fdcc:	ldr	w1, [x20, #3152]
  40fdd0:	cmp	w0, #0x1
  40fdd4:	b.eq	410040 <ferror@plt+0xe450>  // b.none
  40fdd8:	cbnz	w0, 40ffc8 <ferror@plt+0xe3d8>
  40fddc:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fde0:	cmp	w1, #0x0
  40fde4:	str	wzr, [x19, #2864]
  40fde8:	b.le	41036c <ferror@plt+0xe77c>
  40fdec:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fdf0:	ldr	w0, [x22, #2636]
  40fdf4:	cbnz	w0, 410438 <ferror@plt+0xe848>
  40fdf8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fdfc:	ldr	w0, [x0, #2616]
  40fe00:	cbnz	w0, 4104fc <ferror@plt+0xe90c>
  40fe04:	cmp	w1, #0x1
  40fe08:	b.le	40fe24 <ferror@plt+0xe234>
  40fe0c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40fe10:	ldr	w0, [x0, #1440]
  40fe14:	cbnz	w0, 410530 <ferror@plt+0xe940>
  40fe18:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40fe1c:	ldr	w0, [x0, #4036]
  40fe20:	cbnz	w0, 410564 <ferror@plt+0xe974>
  40fe24:	ldr	w0, [x19, #2864]
  40fe28:	cbnz	w0, 41048c <ferror@plt+0xe89c>
  40fe2c:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40fe30:	ldr	w0, [x20, #2484]
  40fe34:	cbnz	w0, 4104c0 <ferror@plt+0xe8d0>
  40fe38:	ldr	w1, [x19, #2864]
  40fe3c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fe40:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40fe44:	ldr	w0, [x0, #2532]
  40fe48:	cbz	w1, 40fe70 <ferror@plt+0xe280>
  40fe4c:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  40fe50:	mov	w2, #0x1                   	// #1
  40fe54:	str	w2, [x1, #2600]
  40fe58:	ldr	w1, [x19, #2864]
  40fe5c:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40fe60:	cbnz	w0, 40fe6c <ferror@plt+0xe27c>
  40fe64:	ldr	w0, [x24, #2740]
  40fe68:	cbz	w0, 410430 <ferror@plt+0xe840>
  40fe6c:	cbnz	w1, 4103fc <ferror@plt+0xe80c>
  40fe70:	adrp	x23, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40fe74:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40fe78:	ldr	w0, [x23, #2736]
  40fe7c:	cbnz	w0, 40feb4 <ferror@plt+0xe2c4>
  40fe80:	ldr	w0, [x21, #3144]
  40fe84:	cbnz	w0, 40fea8 <ferror@plt+0xe2b8>
  40fe88:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40fe8c:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40fe90:	ldr	w0, [x0, #1436]
  40fe94:	ldr	x1, [x1, #648]
  40fe98:	cbz	w0, 410384 <ferror@plt+0xe794>
  40fe9c:	adrp	x0, 429000 <ferror@plt+0x27410>
  40fea0:	add	x0, x0, #0xb08
  40fea4:	bl	412918 <ferror@plt+0x10d28>
  40fea8:	adrp	x0, 429000 <ferror@plt+0x27410>
  40feac:	add	x0, x0, #0xb60
  40feb0:	bl	412988 <ferror@plt+0x10d98>
  40feb4:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40feb8:	ldr	w0, [x0, #1416]
  40febc:	cbnz	w0, 410294 <ferror@plt+0xe6a4>
  40fec0:	adrp	x20, 428000 <ferror@plt+0x26410>
  40fec4:	add	x20, x20, #0xe58
  40fec8:	mov	x0, x20
  40fecc:	bl	412988 <ferror@plt+0x10d98>
  40fed0:	adrp	x0, 429000 <ferror@plt+0x27410>
  40fed4:	adrp	x19, 435000 <ferror@plt+0x33410>
  40fed8:	add	x0, x0, #0xb90
  40fedc:	add	x19, x19, #0x788
  40fee0:	bl	412988 <ferror@plt+0x10d98>
  40fee4:	mov	x0, x19
  40fee8:	bl	412988 <ferror@plt+0x10d98>
  40feec:	ldr	w0, [x21, #3144]
  40fef0:	cbz	w0, 410150 <ferror@plt+0xe560>
  40fef4:	adrp	x0, 429000 <ferror@plt+0x27410>
  40fef8:	add	x0, x0, #0xbb0
  40fefc:	bl	412988 <ferror@plt+0x10d98>
  40ff00:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40ff04:	ldr	w0, [x0, #1440]
  40ff08:	cbnz	w0, 4104ec <ferror@plt+0xe8fc>
  40ff0c:	mov	x0, x20
  40ff10:	bl	412988 <ferror@plt+0x10d98>
  40ff14:	ldr	w0, [x24, #2740]
  40ff18:	cbnz	w0, 410208 <ferror@plt+0xe618>
  40ff1c:	ldr	w0, [x21, #3144]
  40ff20:	cbz	w0, 410308 <ferror@plt+0xe718>
  40ff24:	mov	x0, x19
  40ff28:	bl	412988 <ferror@plt+0x10d98>
  40ff2c:	ldr	w0, [x22, #2636]
  40ff30:	cbnz	w0, 410224 <ferror@plt+0xe634>
  40ff34:	ldr	w0, [x21, #3144]
  40ff38:	cbnz	w0, 410074 <ferror@plt+0xe484>
  40ff3c:	adrp	x22, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40ff40:	ldr	w0, [x22, #1436]
  40ff44:	cbz	w0, 410240 <ferror@plt+0xe650>
  40ff48:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ff4c:	ldr	w0, [x0, #2712]
  40ff50:	cbz	w0, 41035c <ferror@plt+0xe76c>
  40ff54:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ff58:	ldr	x0, [x0, #2696]
  40ff5c:	cbz	x0, 40ff78 <ferror@plt+0xe388>
  40ff60:	adrp	x1, 429000 <ferror@plt+0x27410>
  40ff64:	add	x1, x1, #0xe50
  40ff68:	mov	w2, #0x5                   	// #5
  40ff6c:	mov	x0, #0x0                   	// #0
  40ff70:	bl	401ae0 <dcgettext@plt>
  40ff74:	bl	411cb8 <ferror@plt+0x100c8>
  40ff78:	adrp	x19, 46c000 <stdin@@GLIBC_2.17+0x5300>
  40ff7c:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ff80:	ldr	w0, [x19, #700]
  40ff84:	ldr	w2, [x20, #3120]
  40ff88:	cbnz	w0, 4100f8 <ferror@plt+0xe508>
  40ff8c:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  40ff90:	add	x0, x1, #0xae0
  40ff94:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  40ff98:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ff9c:	ldr	w0, [x0, w2, sxtw #2]
  40ffa0:	str	w0, [x1, #2784]
  40ffa4:	cmp	w0, #0x0
  40ffa8:	str	w2, [x4, #2536]
  40ffac:	cneg	w0, w0, lt  // lt = tstop
  40ffb0:	str	w0, [x3, #3136]
  40ffb4:	ldp	x19, x20, [sp, #16]
  40ffb8:	ldp	x21, x22, [sp, #32]
  40ffbc:	ldp	x23, x24, [sp, #48]
  40ffc0:	ldp	x29, x30, [sp], #96
  40ffc4:	ret
  40ffc8:	cmp	w1, #0x0
  40ffcc:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ffd0:	b.gt	40fdec <ferror@plt+0xe1fc>
  40ffd4:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ffd8:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  40ffdc:	ldr	w2, [x19, #2864]
  40ffe0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  40ffe4:	ldr	w1, [x20, #2484]
  40ffe8:	ldr	w0, [x0, #2532]
  40ffec:	cbnz	w2, 410064 <ferror@plt+0xe474>
  40fff0:	cbz	w1, 40fe58 <ferror@plt+0xe268>
  40fff4:	mov	w1, #0x1                   	// #1
  40fff8:	str	w1, [x19, #2864]
  40fffc:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410000:	cbnz	w0, 4103fc <ferror@plt+0xe80c>
  410004:	ldr	w0, [x24, #2740]
  410008:	cbnz	w0, 4103fc <ferror@plt+0xe80c>
  41000c:	adrp	x0, 429000 <ferror@plt+0x27410>
  410010:	mov	x1, #0x0                   	// #0
  410014:	add	x0, x0, #0xaf0
  410018:	bl	4129b8 <ferror@plt+0x10dc8>
  41001c:	b	40fe70 <ferror@plt+0xe280>
  410020:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410024:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410028:	str	wzr, [x0, #4036]
  41002c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410030:	ldr	w1, [x20, #3152]
  410034:	ldr	w0, [x0, #704]
  410038:	cmp	w0, #0x1
  41003c:	b.ne	40fdd8 <ferror@plt+0xe1e8>  // b.any
  410040:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  410044:	cmp	w1, #0x0
  410048:	str	w0, [x19, #2864]
  41004c:	b.gt	40fdec <ferror@plt+0xe1fc>
  410050:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410054:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410058:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  41005c:	ldr	w1, [x1, #2484]
  410060:	ldr	w0, [x0, #2532]
  410064:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  410068:	mov	w3, #0x1                   	// #1
  41006c:	str	w3, [x2, #2600]
  410070:	b	40fff0 <ferror@plt+0xe400>
  410074:	adrp	x0, 429000 <ferror@plt+0x27410>
  410078:	add	x0, x0, #0xcf8
  41007c:	bl	412988 <ferror@plt+0x10d98>
  410080:	ldr	w0, [x23, #2736]
  410084:	cbz	w0, 410590 <ferror@plt+0xe9a0>
  410088:	adrp	x19, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41008c:	ldr	x0, [x19, #2696]
  410090:	cbz	x0, 40ff78 <ferror@plt+0xe388>
  410094:	adrp	x0, 435000 <ferror@plt+0x33410>
  410098:	add	x0, x0, #0xa80
  41009c:	bl	412988 <ferror@plt+0x10d98>
  4100a0:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4100a4:	adrp	x0, 429000 <ferror@plt+0x27410>
  4100a8:	add	x0, x0, #0xd40
  4100ac:	bl	412988 <ferror@plt+0x10d98>
  4100b0:	adrp	x0, 429000 <ferror@plt+0x27410>
  4100b4:	add	x0, x0, #0xd48
  4100b8:	bl	412988 <ferror@plt+0x10d98>
  4100bc:	adrp	x0, 429000 <ferror@plt+0x27410>
  4100c0:	add	x0, x0, #0xd90
  4100c4:	bl	412988 <ferror@plt+0x10d98>
  4100c8:	adrp	x0, 429000 <ferror@plt+0x27410>
  4100cc:	add	x0, x0, #0xda0
  4100d0:	bl	412988 <ferror@plt+0x10d98>
  4100d4:	ldr	x1, [x19, #2696]
  4100d8:	adrp	x19, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4100dc:	adrp	x0, 429000 <ferror@plt+0x27410>
  4100e0:	add	x0, x0, #0xda8
  4100e4:	bl	412918 <ferror@plt+0x10d28>
  4100e8:	ldr	w0, [x19, #700]
  4100ec:	ldr	w2, [x20, #3120]
  4100f0:	cbz	w0, 40ff8c <ferror@plt+0xe39c>
  4100f4:	nop
  4100f8:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4100fc:	add	x22, x21, #0xae0
  410100:	mov	x1, x22
  410104:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410108:	add	x0, x0, #0x5b0
  41010c:	bl	4053e0 <ferror@plt+0x37f0>
  410110:	ldrsw	x3, [x20, #3120]
  410114:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  410118:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41011c:	ldr	w1, [x19, #700]
  410120:	str	w0, [x4, #2536]
  410124:	ldr	w0, [x22, x3, lsl #2]
  410128:	str	w0, [x21, #2784]
  41012c:	cmp	w0, #0x0
  410130:	cneg	w0, w0, lt  // lt = tstop
  410134:	str	w0, [x2, #3136]
  410138:	cbz	w1, 40ffb4 <ferror@plt+0xe3c4>
  41013c:	ldp	x19, x20, [sp, #16]
  410140:	ldp	x21, x22, [sp, #32]
  410144:	ldp	x23, x24, [sp, #48]
  410148:	ldp	x29, x30, [sp], #96
  41014c:	b	4052d8 <ferror@plt+0x36e8>
  410150:	mov	x0, x20
  410154:	bl	412988 <ferror@plt+0x10d98>
  410158:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41015c:	ldr	w0, [x0, #2784]
  410160:	cbz	w0, 4102e8 <ferror@plt+0xe6f8>
  410164:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410168:	stp	x25, x26, [sp, #64]
  41016c:	adrp	x25, 429000 <ferror@plt+0x27410>
  410170:	ldr	w0, [x0, #1436]
  410174:	stp	x27, x28, [sp, #80]
  410178:	cbnz	w0, 4103a0 <ferror@plt+0xe7b0>
  41017c:	adrp	x26, 429000 <ferror@plt+0x27410>
  410180:	adrp	x27, 429000 <ferror@plt+0x27410>
  410184:	add	x25, x25, #0xbe8
  410188:	add	x26, x26, #0xc28
  41018c:	add	x27, x27, #0xc30
  410190:	mov	x0, x25
  410194:	bl	412988 <ferror@plt+0x10d98>
  410198:	adrp	x0, 429000 <ferror@plt+0x27410>
  41019c:	adrp	x25, 45e000 <ferror@plt+0x5c410>
  4101a0:	add	x0, x0, #0xc38
  4101a4:	add	x25, x25, #0x260
  4101a8:	bl	412988 <ferror@plt+0x10d98>
  4101ac:	add	x0, x25, #0x20
  4101b0:	bl	412988 <ferror@plt+0x10d98>
  4101b4:	add	x25, x25, #0x50
  4101b8:	mov	x0, x27
  4101bc:	bl	412988 <ferror@plt+0x10d98>
  4101c0:	mov	x0, x25
  4101c4:	bl	412988 <ferror@plt+0x10d98>
  4101c8:	mov	x0, x26
  4101cc:	bl	412988 <ferror@plt+0x10d98>
  4101d0:	mov	x0, x27
  4101d4:	bl	412988 <ferror@plt+0x10d98>
  4101d8:	mov	x0, x25
  4101dc:	bl	412988 <ferror@plt+0x10d98>
  4101e0:	mov	x0, x26
  4101e4:	bl	412988 <ferror@plt+0x10d98>
  4101e8:	ldp	x25, x26, [sp, #64]
  4101ec:	ldp	x27, x28, [sp, #80]
  4101f0:	mov	x0, x19
  4101f4:	bl	412988 <ferror@plt+0x10d98>
  4101f8:	mov	x0, x20
  4101fc:	bl	412988 <ferror@plt+0x10d98>
  410200:	ldr	w0, [x24, #2740]
  410204:	cbz	w0, 40ff1c <ferror@plt+0xe32c>
  410208:	adrp	x0, 429000 <ferror@plt+0x27410>
  41020c:	add	x0, x0, #0xc50
  410210:	bl	412988 <ferror@plt+0x10d98>
  410214:	mov	x0, x19
  410218:	bl	412988 <ferror@plt+0x10d98>
  41021c:	ldr	w0, [x22, #2636]
  410220:	cbz	w0, 40ff34 <ferror@plt+0xe344>
  410224:	adrp	x0, 429000 <ferror@plt+0x27410>
  410228:	add	x0, x0, #0xca8
  41022c:	bl	412988 <ferror@plt+0x10d98>
  410230:	b	40ff34 <ferror@plt+0xe344>
  410234:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410238:	str	w0, [x1, #4036]
  41023c:	b	40fdc0 <ferror@plt+0xe1d0>
  410240:	adrp	x0, 429000 <ferror@plt+0x27410>
  410244:	add	x0, x0, #0xcc8
  410248:	bl	412988 <ferror@plt+0x10d98>
  41024c:	mov	x0, x20
  410250:	bl	412988 <ferror@plt+0x10d98>
  410254:	adrp	x0, 429000 <ferror@plt+0x27410>
  410258:	add	x0, x0, #0xce0
  41025c:	bl	412988 <ferror@plt+0x10d98>
  410260:	mov	x0, x19
  410264:	bl	412988 <ferror@plt+0x10d98>
  410268:	ldr	w0, [x21, #3144]
  41026c:	cbnz	w0, 410074 <ferror@plt+0xe484>
  410270:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410274:	ldr	w0, [x22, #1436]
  410278:	ldr	w1, [x1, #2712]
  41027c:	cbz	w1, 410318 <ferror@plt+0xe728>
  410280:	cbnz	w0, 40ff54 <ferror@plt+0xe364>
  410284:	adrp	x0, 429000 <ferror@plt+0x27410>
  410288:	add	x0, x0, #0xdd0
  41028c:	bl	412988 <ferror@plt+0x10d98>
  410290:	b	40ff54 <ferror@plt+0xe364>
  410294:	adrp	x0, 429000 <ferror@plt+0x27410>
  410298:	add	x0, x0, #0xb78
  41029c:	bl	412988 <ferror@plt+0x10d98>
  4102a0:	b	40fec0 <ferror@plt+0xe2d0>
  4102a4:	adrp	x19, 42a000 <ferror@plt+0x28410>
  4102a8:	add	x19, x19, #0xe20
  4102ac:	add	x19, x19, #0x20
  4102b0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4102b4:	mov	x0, x19
  4102b8:	add	x1, x1, #0x228
  4102bc:	bl	4018a0 <fopen@plt>
  4102c0:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4102c4:	str	x0, [x2, #720]
  4102c8:	cbnz	x0, 40fdac <ferror@plt+0xe1bc>
  4102cc:	mov	w2, #0x5                   	// #5
  4102d0:	adrp	x1, 429000 <ferror@plt+0x27410>
  4102d4:	add	x1, x1, #0x850
  4102d8:	bl	401ae0 <dcgettext@plt>
  4102dc:	mov	x1, x19
  4102e0:	bl	412020 <ferror@plt+0x10430>
  4102e4:	b	40fdac <ferror@plt+0xe1bc>
  4102e8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4102ec:	ldr	w0, [x0, #1436]
  4102f0:	cbnz	w0, 4101f0 <ferror@plt+0xe600>
  4102f4:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  4102f8:	add	x0, x0, #0x260
  4102fc:	add	x0, x0, #0x20
  410300:	bl	412988 <ferror@plt+0x10d98>
  410304:	b	4101f0 <ferror@plt+0xe600>
  410308:	adrp	x0, 429000 <ferror@plt+0x27410>
  41030c:	add	x0, x0, #0xc88
  410310:	bl	412988 <ferror@plt+0x10d98>
  410314:	b	40ff24 <ferror@plt+0xe334>
  410318:	cbnz	w0, 41035c <ferror@plt+0xe76c>
  41031c:	adrp	x0, 429000 <ferror@plt+0x27410>
  410320:	add	x0, x0, #0xe08
  410324:	bl	412988 <ferror@plt+0x10d98>
  410328:	adrp	x0, 429000 <ferror@plt+0x27410>
  41032c:	add	x0, x0, #0xe20
  410330:	bl	412988 <ferror@plt+0x10d98>
  410334:	adrp	x0, 429000 <ferror@plt+0x27410>
  410338:	add	x0, x0, #0xe38
  41033c:	bl	412988 <ferror@plt+0x10d98>
  410340:	adrp	x0, 429000 <ferror@plt+0x27410>
  410344:	add	x0, x0, #0xc28
  410348:	bl	412988 <ferror@plt+0x10d98>
  41034c:	adrp	x0, 429000 <ferror@plt+0x27410>
  410350:	add	x0, x0, #0xbb0
  410354:	bl	412988 <ferror@plt+0x10d98>
  410358:	b	40ff54 <ferror@plt+0xe364>
  41035c:	adrp	x0, 429000 <ferror@plt+0x27410>
  410360:	add	x0, x0, #0xde8
  410364:	bl	412988 <ferror@plt+0x10d98>
  410368:	b	40ff54 <ferror@plt+0xe364>
  41036c:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410370:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410374:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  410378:	ldr	w1, [x1, #2484]
  41037c:	ldr	w0, [x0, #2532]
  410380:	b	40fff0 <ferror@plt+0xe400>
  410384:	adrp	x0, 429000 <ferror@plt+0x27410>
  410388:	add	x0, x0, #0xb38
  41038c:	bl	412918 <ferror@plt+0x10d28>
  410390:	adrp	x0, 429000 <ferror@plt+0x27410>
  410394:	add	x0, x0, #0xb60
  410398:	bl	412988 <ferror@plt+0x10d98>
  41039c:	b	40feb4 <ferror@plt+0xe2c4>
  4103a0:	add	x25, x25, #0xbe8
  4103a4:	adrp	x28, 429000 <ferror@plt+0x27410>
  4103a8:	mov	x0, x25
  4103ac:	bl	412988 <ferror@plt+0x10d98>
  4103b0:	add	x28, x28, #0xc10
  4103b4:	adrp	x0, 429000 <ferror@plt+0x27410>
  4103b8:	add	x0, x0, #0xbf8
  4103bc:	bl	412988 <ferror@plt+0x10d98>
  4103c0:	mov	x0, x28
  4103c4:	adrp	x26, 429000 <ferror@plt+0x27410>
  4103c8:	bl	412988 <ferror@plt+0x10d98>
  4103cc:	add	x26, x26, #0xc28
  4103d0:	mov	x0, x26
  4103d4:	adrp	x27, 429000 <ferror@plt+0x27410>
  4103d8:	bl	412988 <ferror@plt+0x10d98>
  4103dc:	add	x27, x27, #0xc30
  4103e0:	mov	x0, x27
  4103e4:	bl	412988 <ferror@plt+0x10d98>
  4103e8:	mov	x0, x28
  4103ec:	bl	412988 <ferror@plt+0x10d98>
  4103f0:	mov	x0, x26
  4103f4:	bl	412988 <ferror@plt+0x10d98>
  4103f8:	b	410190 <ferror@plt+0xe5a0>
  4103fc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410400:	ldr	w0, [x0, #2600]
  410404:	cbnz	w0, 410524 <ferror@plt+0xe934>
  410408:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41040c:	ldr	w0, [x0, #2616]
  410410:	cbz	w0, 410518 <ferror@plt+0xe928>
  410414:	adrp	x1, 429000 <ferror@plt+0x27410>
  410418:	add	x1, x1, #0xa80
  41041c:	mov	w2, #0x5                   	// #5
  410420:	mov	x0, #0x0                   	// #0
  410424:	bl	401ae0 <dcgettext@plt>
  410428:	bl	411cb8 <ferror@plt+0x100c8>
  41042c:	ldr	w1, [x19, #2864]
  410430:	cbz	w1, 40fe70 <ferror@plt+0xe280>
  410434:	b	41000c <ferror@plt+0xe41c>
  410438:	adrp	x21, 466000 <ferror@plt+0x64410>
  41043c:	mov	w2, #0x5                   	// #5
  410440:	adrp	x1, 429000 <ferror@plt+0x27410>
  410444:	mov	x0, #0x0                   	// #0
  410448:	ldr	x23, [x21, #3312]
  41044c:	add	x1, x1, #0x880
  410450:	bl	401ae0 <dcgettext@plt>
  410454:	mov	x1, x0
  410458:	mov	x0, x23
  41045c:	bl	401bc0 <fprintf@plt>
  410460:	ldr	x21, [x21, #3312]
  410464:	adrp	x1, 429000 <ferror@plt+0x27410>
  410468:	add	x1, x1, #0x8c8
  41046c:	mov	w2, #0x5                   	// #5
  410470:	mov	x0, #0x0                   	// #0
  410474:	bl	401ae0 <dcgettext@plt>
  410478:	mov	x1, x0
  41047c:	mov	x0, x21
  410480:	bl	401bc0 <fprintf@plt>
  410484:	ldr	w1, [x20, #3152]
  410488:	b	40fe04 <ferror@plt+0xe214>
  41048c:	adrp	x3, 466000 <ferror@plt+0x64410>
  410490:	mov	w2, #0x5                   	// #5
  410494:	adrp	x1, 429000 <ferror@plt+0x27410>
  410498:	mov	x0, #0x0                   	// #0
  41049c:	ldr	x20, [x3, #3312]
  4104a0:	add	x1, x1, #0x9e0
  4104a4:	bl	401ae0 <dcgettext@plt>
  4104a8:	mov	x1, x0
  4104ac:	mov	x0, x20
  4104b0:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4104b4:	bl	401bc0 <fprintf@plt>
  4104b8:	ldr	w0, [x20, #2484]
  4104bc:	cbz	w0, 40fe38 <ferror@plt+0xe248>
  4104c0:	adrp	x3, 466000 <ferror@plt+0x64410>
  4104c4:	mov	w2, #0x5                   	// #5
  4104c8:	adrp	x1, 429000 <ferror@plt+0x27410>
  4104cc:	mov	x0, #0x0                   	// #0
  4104d0:	ldr	x21, [x3, #3312]
  4104d4:	add	x1, x1, #0xa10
  4104d8:	bl	401ae0 <dcgettext@plt>
  4104dc:	mov	x1, x0
  4104e0:	mov	x0, x21
  4104e4:	bl	401bc0 <fprintf@plt>
  4104e8:	b	40ffdc <ferror@plt+0xe3ec>
  4104ec:	adrp	x0, 429000 <ferror@plt+0x27410>
  4104f0:	add	x0, x0, #0xbd0
  4104f4:	bl	412988 <ferror@plt+0x10d98>
  4104f8:	b	40ff0c <ferror@plt+0xe31c>
  4104fc:	adrp	x3, 466000 <ferror@plt+0x64410>
  410500:	adrp	x1, 429000 <ferror@plt+0x27410>
  410504:	mov	w2, #0x5                   	// #5
  410508:	add	x1, x1, #0x910
  41050c:	ldr	x21, [x3, #3312]
  410510:	mov	x0, #0x0                   	// #0
  410514:	b	410474 <ferror@plt+0xe884>
  410518:	adrp	x1, 429000 <ferror@plt+0x27410>
  41051c:	add	x1, x1, #0xab0
  410520:	b	41041c <ferror@plt+0xe82c>
  410524:	adrp	x1, 429000 <ferror@plt+0x27410>
  410528:	add	x1, x1, #0xa58
  41052c:	b	41041c <ferror@plt+0xe82c>
  410530:	adrp	x3, 466000 <ferror@plt+0x64410>
  410534:	mov	w2, #0x5                   	// #5
  410538:	adrp	x1, 429000 <ferror@plt+0x27410>
  41053c:	mov	x0, #0x0                   	// #0
  410540:	ldr	x20, [x3, #3312]
  410544:	add	x1, x1, #0x978
  410548:	bl	401ae0 <dcgettext@plt>
  41054c:	mov	x1, x0
  410550:	mov	x0, x20
  410554:	bl	401bc0 <fprintf@plt>
  410558:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41055c:	ldr	w0, [x0, #4036]
  410560:	cbz	w0, 40fe24 <ferror@plt+0xe234>
  410564:	adrp	x3, 466000 <ferror@plt+0x64410>
  410568:	mov	w2, #0x5                   	// #5
  41056c:	adrp	x1, 429000 <ferror@plt+0x27410>
  410570:	mov	x0, #0x0                   	// #0
  410574:	ldr	x20, [x3, #3312]
  410578:	add	x1, x1, #0x9b0
  41057c:	bl	401ae0 <dcgettext@plt>
  410580:	mov	x1, x0
  410584:	mov	x0, x20
  410588:	bl	401bc0 <fprintf@plt>
  41058c:	b	40fe24 <ferror@plt+0xe234>
  410590:	adrp	x0, 429000 <ferror@plt+0x27410>
  410594:	add	x0, x0, #0xd10
  410598:	bl	412988 <ferror@plt+0x10d98>
  41059c:	b	410088 <ferror@plt+0xe498>
  4105a0:	adrp	x1, 429000 <ferror@plt+0x27410>
  4105a4:	add	x1, x1, #0x828
  4105a8:	mov	w2, #0x5                   	// #5
  4105ac:	mov	x0, #0x0                   	// #0
  4105b0:	stp	x19, x20, [sp, #16]
  4105b4:	stp	x21, x22, [sp, #32]
  4105b8:	stp	x23, x24, [sp, #48]
  4105bc:	stp	x25, x26, [sp, #64]
  4105c0:	stp	x27, x28, [sp, #80]
  4105c4:	bl	401ae0 <dcgettext@plt>
  4105c8:	bl	417ad0 <ferror@plt+0x15ee0>
  4105cc:	mov	w0, #0x1                   	// #1
  4105d0:	bl	40f148 <ferror@plt+0xd558>
  4105d4:	mov	w0, #0x1                   	// #1
  4105d8:	stp	x25, x26, [sp, #64]
  4105dc:	stp	x27, x28, [sp, #80]
  4105e0:	bl	40f148 <ferror@plt+0xd558>
  4105e4:	nop
  4105e8:	stp	x29, x30, [sp, #-80]!
  4105ec:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4105f0:	mov	w2, #0x93ff                	// #37887
  4105f4:	mov	x29, sp
  4105f8:	ldr	w4, [x0, #2740]
  4105fc:	movk	w2, #0x7735, lsl #16
  410600:	mov	w0, #0x7cff                	// #31999
  410604:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410608:	cmp	w4, #0x0
  41060c:	stp	x19, x20, [sp, #16]
  410610:	csel	w2, w2, w0, ne  // ne = any
  410614:	adrp	x19, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410618:	str	w2, [x3, #3440]
  41061c:	mov	x1, #0x4                   	// #4
  410620:	stp	x21, x22, [sp, #32]
  410624:	mov	w22, #0x7d0                 	// #2000
  410628:	str	w22, [x19, #680]
  41062c:	mov	w0, w22
  410630:	stp	x23, x24, [sp, #48]
  410634:	mov	w24, #0x64                  	// #100
  410638:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41063c:	stp	x25, x26, [sp, #64]
  410640:	bl	411d48 <ferror@plt+0x10158>
  410644:	mov	x3, x0
  410648:	ldr	w0, [x19, #680]
  41064c:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410650:	mov	x1, #0x4                   	// #4
  410654:	adrp	x25, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410658:	str	x3, [x2, #2792]
  41065c:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  410660:	adrp	x26, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410664:	adrp	x20, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410668:	bl	411d48 <ferror@plt+0x10158>
  41066c:	mov	x3, x0
  410670:	ldr	w0, [x19, #680]
  410674:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  410678:	mov	x1, #0x4                   	// #4
  41067c:	str	x3, [x2, #2584]
  410680:	bl	411d48 <ferror@plt+0x10158>
  410684:	mov	x3, x0
  410688:	ldr	w0, [x19, #680]
  41068c:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410690:	mov	x1, #0x4                   	// #4
  410694:	str	x3, [x2, #2752]
  410698:	bl	411d48 <ferror@plt+0x10158>
  41069c:	mov	x3, x0
  4106a0:	ldr	w0, [x19, #680]
  4106a4:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4106a8:	mov	x1, #0x4                   	// #4
  4106ac:	str	x3, [x2, #712]
  4106b0:	bl	411d48 <ferror@plt+0x10158>
  4106b4:	mov	x3, x0
  4106b8:	ldr	w0, [x19, #680]
  4106bc:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4106c0:	mov	x1, #0x4                   	// #4
  4106c4:	str	x3, [x2, #3168]
  4106c8:	bl	411d48 <ferror@plt+0x10158>
  4106cc:	mov	x3, x0
  4106d0:	ldr	w0, [x19, #680]
  4106d4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4106d8:	mov	x1, #0x4                   	// #4
  4106dc:	str	x3, [x2, #440]
  4106e0:	bl	411d48 <ferror@plt+0x10158>
  4106e4:	mov	x3, x0
  4106e8:	ldr	w0, [x19, #680]
  4106ec:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4106f0:	mov	x1, #0x4                   	// #4
  4106f4:	str	x3, [x2, #672]
  4106f8:	bl	411d48 <ferror@plt+0x10158>
  4106fc:	mov	x3, x0
  410700:	ldr	w0, [x19, #680]
  410704:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410708:	mov	x1, #0x4                   	// #4
  41070c:	str	x3, [x2, #1424]
  410710:	bl	411d48 <ferror@plt+0x10158>
  410714:	mov	x3, x0
  410718:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41071c:	str	w24, [x25, #1412]
  410720:	mov	w0, w24
  410724:	mov	x1, #0x4                   	// #4
  410728:	str	x3, [x2, #2568]
  41072c:	bl	411d48 <ferror@plt+0x10158>
  410730:	mov	x3, x0
  410734:	ldr	w0, [x25, #1412]
  410738:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41073c:	mov	x1, #0x4                   	// #4
  410740:	str	x3, [x2, #2872]
  410744:	bl	411d48 <ferror@plt+0x10158>
  410748:	mov	x3, x0
  41074c:	ldr	w0, [x25, #1412]
  410750:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410754:	mov	x1, #0x4                   	// #4
  410758:	str	x3, [x2, #720]
  41075c:	bl	411d48 <ferror@plt+0x10158>
  410760:	mov	x3, x0
  410764:	ldr	w0, [x25, #1412]
  410768:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41076c:	mov	x1, #0x1                   	// #1
  410770:	str	x3, [x2, #3184]
  410774:	bl	411d48 <ferror@plt+0x10158>
  410778:	mov	x3, x0
  41077c:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410780:	mov	w0, #0x28                  	// #40
  410784:	mov	x1, #0x4                   	// #4
  410788:	str	w0, [x21, #2760]
  41078c:	str	x3, [x2, #2760]
  410790:	bl	411d48 <ferror@plt+0x10158>
  410794:	mov	x3, x0
  410798:	ldr	w0, [x21, #2760]
  41079c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4107a0:	mov	x1, #0x4                   	// #4
  4107a4:	str	x3, [x2, #2624]
  4107a8:	bl	411d48 <ferror@plt+0x10158>
  4107ac:	mov	x3, x0
  4107b0:	ldr	w0, [x21, #2760]
  4107b4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4107b8:	mov	x1, #0x4                   	// #4
  4107bc:	str	x3, [x2, #2856]
  4107c0:	bl	411d48 <ferror@plt+0x10158>
  4107c4:	mov	x3, x0
  4107c8:	ldr	w0, [x21, #2760]
  4107cc:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4107d0:	mov	x1, #0x4                   	// #4
  4107d4:	str	x3, [x2, #2728]
  4107d8:	bl	411d48 <ferror@plt+0x10158>
  4107dc:	mov	x3, x0
  4107e0:	ldr	w0, [x21, #2760]
  4107e4:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4107e8:	mov	x1, #0x8                   	// #8
  4107ec:	str	x3, [x2, #2776]
  4107f0:	bl	411d48 <ferror@plt+0x10158>
  4107f4:	mov	x3, x0
  4107f8:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4107fc:	mov	w0, w24
  410800:	str	w24, [x23, #2592]
  410804:	mov	x1, #0x4                   	// #4
  410808:	str	x3, [x2, #688]
  41080c:	bl	411d48 <ferror@plt+0x10158>
  410810:	mov	x3, x0
  410814:	ldr	w0, [x23, #2592]
  410818:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41081c:	mov	x1, #0x4                   	// #4
  410820:	str	x3, [x2, #2520]
  410824:	bl	411d48 <ferror@plt+0x10158>
  410828:	mov	x3, x0
  41082c:	ldr	w0, [x23, #2592]
  410830:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410834:	mov	x1, #0x4                   	// #4
  410838:	str	x3, [x2, #664]
  41083c:	bl	411d48 <ferror@plt+0x10158>
  410840:	mov	x3, x0
  410844:	ldr	w0, [x23, #2592]
  410848:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41084c:	mov	x1, #0x1                   	// #1
  410850:	str	x3, [x2, #2752]
  410854:	bl	411d48 <ferror@plt+0x10158>
  410858:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41085c:	mov	w2, #0x1f4                 	// #500
  410860:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  410864:	mov	x1, #0x1                   	// #1
  410868:	str	x0, [x4, #688]
  41086c:	mov	w0, w2
  410870:	str	w2, [x3, #452]
  410874:	bl	411d48 <ferror@plt+0x10158>
  410878:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41087c:	mov	w3, #0x2ee                 	// #750
  410880:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410884:	str	w22, [x26, #700]
  410888:	str	w3, [x2, #3208]
  41088c:	str	x0, [x1, #3128]
  410890:	mov	w0, w22
  410894:	mov	x1, #0x4                   	// #4
  410898:	bl	411d48 <ferror@plt+0x10158>
  41089c:	mov	x3, x0
  4108a0:	ldr	w0, [x26, #700]
  4108a4:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4108a8:	mov	x1, #0x4                   	// #4
  4108ac:	str	x3, [x2, #4024]
  4108b0:	bl	411d48 <ferror@plt+0x10158>
  4108b4:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  4108b8:	mov	w2, #0x9c4                 	// #2500
  4108bc:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4108c0:	mov	x1, #0x4                   	// #4
  4108c4:	str	x0, [x4, #2552]
  4108c8:	mov	w0, w2
  4108cc:	str	w2, [x3, #2800]
  4108d0:	bl	411d48 <ferror@plt+0x10158>
  4108d4:	mov	w2, #0x3e8                 	// #1000
  4108d8:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4108dc:	str	w2, [x20, #2752]
  4108e0:	mov	x1, #0x4                   	// #4
  4108e4:	str	x0, [x3, #2728]
  4108e8:	mov	w0, w2
  4108ec:	bl	411d48 <ferror@plt+0x10158>
  4108f0:	mov	x3, x0
  4108f4:	ldr	w0, [x20, #2752]
  4108f8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4108fc:	mov	x1, #0x4                   	// #4
  410900:	str	x3, [x2, #456]
  410904:	bl	411d48 <ferror@plt+0x10158>
  410908:	mov	x3, x0
  41090c:	ldr	w0, [x20, #2752]
  410910:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410914:	mov	x1, #0x4                   	// #4
  410918:	str	x3, [x2, #704]
  41091c:	bl	411d48 <ferror@plt+0x10158>
  410920:	mov	x3, x0
  410924:	ldr	w0, [x20, #2752]
  410928:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41092c:	mov	x1, #0x4                   	// #4
  410930:	str	x3, [x2, #2504]
  410934:	bl	411d48 <ferror@plt+0x10158>
  410938:	mov	x3, x0
  41093c:	ldr	w0, [x20, #2752]
  410940:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410944:	mov	x1, #0x4                   	// #4
  410948:	str	x3, [x2, #2776]
  41094c:	bl	411d48 <ferror@plt+0x10158>
  410950:	mov	x3, x0
  410954:	ldr	w0, [x20, #2752]
  410958:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41095c:	mov	x1, #0x8                   	// #8
  410960:	str	x3, [x2, #2704]
  410964:	bl	411d48 <ferror@plt+0x10158>
  410968:	mov	x3, x0
  41096c:	ldr	w0, [x20, #2752]
  410970:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410974:	mov	x1, #0x8                   	// #8
  410978:	str	x3, [x2, #4016]
  41097c:	bl	411d48 <ferror@plt+0x10158>
  410980:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410984:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  410988:	ldp	x19, x20, [sp, #16]
  41098c:	str	x0, [x2, #3432]
  410990:	str	xzr, [x1, #2608]
  410994:	ldp	x21, x22, [sp, #32]
  410998:	ldp	x23, x24, [sp, #48]
  41099c:	ldp	x25, x26, [sp, #64]
  4109a0:	ldp	x29, x30, [sp], #80
  4109a4:	ret
  4109a8:	stp	x29, x30, [sp, #-48]!
  4109ac:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4109b0:	adrp	x1, 466000 <ferror@plt+0x64410>
  4109b4:	mov	x29, sp
  4109b8:	ldr	w0, [x0, #3192]
  4109bc:	stp	x19, x20, [sp, #16]
  4109c0:	stp	x21, x22, [sp, #32]
  4109c4:	ldr	x22, [x1, #3320]
  4109c8:	cbz	w0, 410a44 <ferror@plt+0xee54>
  4109cc:	adrp	x21, 42a000 <ferror@plt+0x28410>
  4109d0:	adrp	x19, 466000 <ferror@plt+0x64410>
  4109d4:	add	x21, x21, #0xe20
  4109d8:	add	x19, x19, #0xe30
  4109dc:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  4109e0:	add	x20, x20, #0x260
  4109e4:	mov	w2, #0x5                   	// #5
  4109e8:	adrp	x1, 429000 <ferror@plt+0x27410>
  4109ec:	mov	x0, #0x0                   	// #0
  4109f0:	add	x1, x1, #0xe88
  4109f4:	bl	401ae0 <dcgettext@plt>
  4109f8:	mov	x1, x0
  4109fc:	ldr	x2, [x20, #24]
  410a00:	mov	x0, x22
  410a04:	bl	401bc0 <fprintf@plt>
  410a08:	mov	w2, #0x5                   	// #5
  410a0c:	adrp	x1, 429000 <ferror@plt+0x27410>
  410a10:	mov	x0, #0x0                   	// #0
  410a14:	add	x1, x1, #0xea8
  410a18:	bl	401ae0 <dcgettext@plt>
  410a1c:	mov	x1, x0
  410a20:	mov	x4, x19
  410a24:	add	x2, x21, #0x20
  410a28:	mov	x0, x22
  410a2c:	ldr	x5, [x20, #24]
  410a30:	ldp	x19, x20, [sp, #16]
  410a34:	mov	x3, x5
  410a38:	ldp	x21, x22, [sp, #32]
  410a3c:	ldp	x29, x30, [sp], #48
  410a40:	b	401bc0 <fprintf@plt>
  410a44:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410a48:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410a4c:	adrp	x19, 466000 <ferror@plt+0x64410>
  410a50:	add	x19, x19, #0xe30
  410a54:	ldr	w1, [x0, #3144]
  410a58:	adrp	x4, 428000 <ferror@plt+0x26410>
  410a5c:	ldr	x3, [x2, #648]
  410a60:	cmp	w1, #0x0
  410a64:	add	x4, x4, #0xec0
  410a68:	adrp	x0, 442000 <ferror@plt+0x40410>
  410a6c:	adrp	x21, 42a000 <ferror@plt+0x28410>
  410a70:	add	x0, x0, #0xf08
  410a74:	add	x21, x21, #0xe20
  410a78:	csel	x4, x4, x0, ne  // ne = any
  410a7c:	mov	x2, x21
  410a80:	mov	x0, x19
  410a84:	mov	x1, #0x800                 	// #2048
  410a88:	bl	401860 <snprintf@plt>
  410a8c:	str	x19, [x19, #2056]
  410a90:	b	4109dc <ferror@plt+0xedec>
  410a94:	nop
  410a98:	stp	x29, x30, [sp, #-176]!
  410a9c:	adrp	x9, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410aa0:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410aa4:	mov	x29, sp
  410aa8:	str	w0, [sp, #108]
  410aac:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410ab0:	stp	x23, x24, [sp, #48]
  410ab4:	mov	x24, x1
  410ab8:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410abc:	str	wzr, [x0, #2532]
  410ac0:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410ac4:	adrp	x6, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410ac8:	adrp	x8, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410acc:	str	wzr, [x0, #1416]
  410ad0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410ad4:	adrp	x7, 468000 <stdin@@GLIBC_2.17+0x1300>
  410ad8:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  410adc:	str	wzr, [x0, #696]
  410ae0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410ae4:	str	wzr, [x2, #2492]
  410ae8:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410aec:	str	wzr, [x0, #3144]
  410af0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410af4:	str	wzr, [x9, #4040]
  410af8:	adrp	x9, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410afc:	str	wzr, [x0, #3224]
  410b00:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410b04:	str	wzr, [x1, #2740]
  410b08:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410b0c:	str	wzr, [x0, #2636]
  410b10:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410b14:	stp	x27, x28, [sp, #80]
  410b18:	adrp	x28, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410b1c:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  410b20:	str	wzr, [x6, #1448]
  410b24:	adrp	x6, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410b28:	str	wzr, [x9, #4044]
  410b2c:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410b30:	str	wzr, [x8, #4036]
  410b34:	adrp	x27, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410b38:	str	wzr, [x7, #2864]
  410b3c:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  410b40:	str	wzr, [x2, #728]
  410b44:	mov	w2, #0xffffffff            	// #-1
  410b48:	str	wzr, [x3, #2632]
  410b4c:	adrp	x3, 429000 <ferror@plt+0x27410>
  410b50:	str	wzr, [x1, #2784]
  410b54:	add	x3, x3, #0x460
  410b58:	str	wzr, [x0, #2748]
  410b5c:	mov	x1, #0x1                   	// #1
  410b60:	str	wzr, [x28, #2740]
  410b64:	mov	w0, #0x800                 	// #2048
  410b68:	stp	x19, x20, [sp, #16]
  410b6c:	mov	w20, #0x1                   	// #1
  410b70:	add	x23, x23, #0x150
  410b74:	stp	x21, x22, [sp, #32]
  410b78:	adrp	x22, 466000 <ferror@plt+0x64410>
  410b7c:	add	x22, x22, #0xe30
  410b80:	stp	x25, x26, [sp, #64]
  410b84:	adrp	x26, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410b88:	adrp	x25, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410b8c:	str	wzr, [x6, #2712]
  410b90:	adrp	x6, 468000 <stdin@@GLIBC_2.17+0x1300>
  410b94:	strb	w20, [x5, #2544]
  410b98:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  410b9c:	str	wzr, [x6, #2616]
  410ba0:	adrp	x6, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410ba4:	str	w0, [x4, #3148]
  410ba8:	add	x21, x21, #0x110
  410bac:	str	w2, [x6, #704]
  410bb0:	adrp	x6, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410bb4:	str	w20, [x26, #700]
  410bb8:	str	w2, [x6, #696]
  410bbc:	adrp	x6, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410bc0:	str	w20, [x25, #1432]
  410bc4:	str	w2, [x6, #3120]
  410bc8:	adrp	x6, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410bcc:	str	wzr, [x27, #3156]
  410bd0:	str	w2, [x6, #1440]
  410bd4:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410bd8:	str	xzr, [x22, #2080]
  410bdc:	str	w20, [x2, #3212]
  410be0:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410be4:	str	xzr, [x22, #2088]
  410be8:	str	w20, [x2, #2736]
  410bec:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  410bf0:	str	wzr, [x2, #2540]
  410bf4:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410bf8:	str	wzr, [x2, #3220]
  410bfc:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410c00:	str	wzr, [x2, #1436]
  410c04:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410c08:	str	wzr, [x2, #3152]
  410c0c:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410c10:	str	wzr, [x2, #3192]
  410c14:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410c18:	str	x3, [x2, #648]
  410c1c:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410c20:	str	xzr, [x2, #2696]
  410c24:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410c28:	str	wzr, [x2, #2760]
  410c2c:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410c30:	strb	wzr, [x2, #2768]
  410c34:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410c38:	strb	wzr, [x2, #3164]
  410c3c:	bl	411d48 <ferror@plt+0x10158>
  410c40:	adrp	x5, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410c44:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410c48:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410c4c:	mov	x2, x0
  410c50:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410c54:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410c58:	str	x2, [x5, #672]
  410c5c:	str	wzr, [x4, #712]
  410c60:	str	wzr, [x3, #2768]
  410c64:	str	wzr, [x0, #2848]
  410c68:	mov	x0, x23
  410c6c:	str	wzr, [x1, #3200]
  410c70:	mov	x1, #0x1                   	// #1
  410c74:	strb	wzr, [x2]
  410c78:	bl	4026f8 <ferror@plt+0xb08>
  410c7c:	mov	x1, #0x8                   	// #8
  410c80:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410c84:	add	x0, x0, #0x130
  410c88:	bl	4026f8 <ferror@plt+0xb08>
  410c8c:	mov	x1, #0x1                   	// #1
  410c90:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410c94:	add	x0, x0, #0x170
  410c98:	bl	4026f8 <ferror@plt+0xb08>
  410c9c:	mov	x1, #0x1                   	// #1
  410ca0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410ca4:	add	x0, x0, #0x190
  410ca8:	bl	4026f8 <ferror@plt+0xb08>
  410cac:	adrp	x2, 42a000 <ferror@plt+0x28410>
  410cb0:	add	x2, x2, #0x9d0
  410cb4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  410cb8:	add	x1, x1, #0x9c0
  410cbc:	mov	x0, x21
  410cc0:	stp	x1, x2, [sp, #160]
  410cc4:	mov	x1, #0x8                   	// #8
  410cc8:	bl	4026f8 <ferror@plt+0xb08>
  410ccc:	add	x1, sp, #0xa0
  410cd0:	mov	w2, #0x2                   	// #2
  410cd4:	mov	x0, x21
  410cd8:	bl	402740 <ferror@plt+0xb50>
  410cdc:	bl	418028 <ferror@plt+0x16438>
  410ce0:	bl	417bf8 <ferror@plt+0x16008>
  410ce4:	ldr	x0, [x24]
  410ce8:	bl	401930 <__xpg_basename@plt>
  410cec:	adrp	x1, 45e000 <ferror@plt+0x5c410>
  410cf0:	add	x1, x1, #0x260
  410cf4:	str	x1, [sp, #120]
  410cf8:	str	x0, [x1, #24]
  410cfc:	cbz	x0, 410d18 <ferror@plt+0xf128>
  410d00:	mov	x19, x0
  410d04:	bl	401790 <strlen@plt>
  410d08:	add	x19, x19, x0
  410d0c:	ldurb	w0, [x19, #-1]
  410d10:	cmp	w0, #0x2b
  410d14:	b.eq	4116a4 <ferror@plt+0xfab4>  // b.none
  410d18:	ldr	w1, [sp, #108]
  410d1c:	mov	x2, x24
  410d20:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  410d24:	mov	w3, #0x0                   	// #0
  410d28:	add	x0, x0, #0x2f0
  410d2c:	bl	4181f0 <ferror@plt+0x16600>
  410d30:	mov	x19, x0
  410d34:	cbz	x0, 41173c <ferror@plt+0xfb4c>
  410d38:	adrp	x20, 42a000 <ferror@plt+0x28410>
  410d3c:	add	x20, x20, #0xd70
  410d40:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  410d44:	add	x0, x0, #0x8c
  410d48:	str	wzr, [sp, #112]
  410d4c:	str	x0, [sp, #128]
  410d50:	add	x2, sp, #0x9c
  410d54:	add	x1, sp, #0xa0
  410d58:	mov	x0, x19
  410d5c:	bl	418bd0 <ferror@plt+0x16fe0>
  410d60:	cmp	w0, #0x0
  410d64:	cbz	w0, 410db0 <ferror@plt+0xf1c0>
  410d68:	b.lt	4116fc <ferror@plt+0xfb0c>  // b.tstop
  410d6c:	sub	w0, w0, #0x1
  410d70:	cmp	w0, #0x56
  410d74:	b.hi	410d50 <ferror@plt+0xf160>  // b.pmore
  410d78:	ldrh	w0, [x20, w0, uxtw #1]
  410d7c:	adr	x1, 410d88 <ferror@plt+0xf198>
  410d80:	add	x0, x1, w0, sxth #2
  410d84:	br	x0
  410d88:	ldr	x1, [sp, #128]
  410d8c:	mov	w0, #0x1                   	// #1
  410d90:	add	x2, sp, #0x9c
  410d94:	strb	w0, [x1]
  410d98:	add	x1, sp, #0xa0
  410d9c:	mov	x0, x19
  410da0:	bl	418bd0 <ferror@plt+0x16fe0>
  410da4:	cmp	w0, #0x0
  410da8:	cbnz	w0, 410d68 <ferror@plt+0xf178>
  410dac:	nop
  410db0:	mov	x0, x19
  410db4:	bl	419060 <ferror@plt+0x17470>
  410db8:	ldr	w2, [sp, #156]
  410dbc:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  410dc0:	ldr	w1, [sp, #108]
  410dc4:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410dc8:	mov	x0, #0x0                   	// #0
  410dcc:	sub	w1, w1, w2
  410dd0:	str	w1, [x4, #448]
  410dd4:	add	x4, x24, w2, sxtw #3
  410dd8:	str	x4, [x3, #2720]
  410ddc:	cmp	w1, #0x0
  410de0:	sxtw	x2, w2
  410de4:	b.le	410dec <ferror@plt+0xf1fc>
  410de8:	ldr	x0, [x24, x2, lsl #3]
  410dec:	bl	425c18 <ferror@plt+0x24028>
  410df0:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x1300>
  410df4:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x1300>
  410df8:	adrp	x7, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410dfc:	adrp	x6, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410e00:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  410e04:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410e08:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410e0c:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410e10:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410e14:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410e18:	adrp	x18, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410e1c:	adrp	x17, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410e20:	adrp	x16, 468000 <stdin@@GLIBC_2.17+0x1300>
  410e24:	adrp	x15, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410e28:	adrp	x14, 468000 <stdin@@GLIBC_2.17+0x1300>
  410e2c:	adrp	x13, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410e30:	adrp	x12, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410e34:	adrp	x11, 468000 <stdin@@GLIBC_2.17+0x1300>
  410e38:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  410e3c:	adrp	x22, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410e40:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  410e44:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410e48:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410e4c:	str	wzr, [x9, #464]
  410e50:	str	wzr, [x8, #2596]
  410e54:	adrp	x9, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410e58:	adrp	x8, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410e5c:	str	wzr, [x7, #1452]
  410e60:	str	wzr, [x6, #3140]
  410e64:	adrp	x7, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410e68:	adrp	x6, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410e6c:	str	wzr, [x5, #432]
  410e70:	str	wzr, [x4, #2736]
  410e74:	adrp	x5, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410e78:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  410e7c:	str	wzr, [x3, #680]
  410e80:	str	wzr, [x2, #2764]
  410e84:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  410e88:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410e8c:	str	wzr, [x1, #736]
  410e90:	str	wzr, [x0, #3180]
  410e94:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410e98:	mov	w0, #0x1                   	// #1
  410e9c:	str	wzr, [x22, #2688]
  410ea0:	str	wzr, [x21, #2560]
  410ea4:	str	wzr, [x20, #380]
  410ea8:	str	wzr, [x19, #4032]
  410eac:	str	wzr, [x18, #732]
  410eb0:	str	wzr, [x17, #656]
  410eb4:	str	wzr, [x16, #2536]
  410eb8:	str	wzr, [x15, #2744]
  410ebc:	str	wzr, [x14, #2512]
  410ec0:	str	wzr, [x13, #1420]
  410ec4:	str	wzr, [x12, #2748]
  410ec8:	str	wzr, [x11, #2528]
  410ecc:	str	wzr, [x10, #2548]
  410ed0:	str	wzr, [x9, #3216]
  410ed4:	str	wzr, [x8, #2488]
  410ed8:	str	wzr, [x7, #3204]
  410edc:	str	wzr, [x6, #3160]
  410ee0:	str	wzr, [x5, #2484]
  410ee4:	str	w0, [x4, #2640]
  410ee8:	str	w0, [x3, #1444]
  410eec:	str	w0, [x2, #2716]
  410ef0:	str	wzr, [x1, #2764]
  410ef4:	bl	4105e8 <ferror@plt+0xe9f8>
  410ef8:	ldp	x19, x20, [sp, #16]
  410efc:	ldp	x21, x22, [sp, #32]
  410f00:	ldp	x23, x24, [sp, #48]
  410f04:	ldp	x25, x26, [sp, #64]
  410f08:	ldp	x27, x28, [sp, #80]
  410f0c:	ldp	x29, x30, [sp], #176
  410f10:	ret
  410f14:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410f18:	mov	w0, #0x1                   	// #1
  410f1c:	str	w0, [x1, #2736]
  410f20:	b	410d50 <ferror@plt+0xf160>
  410f24:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410f28:	mov	w0, #0x1                   	// #1
  410f2c:	str	w0, [x1, #696]
  410f30:	b	410d50 <ferror@plt+0xf160>
  410f34:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  410f38:	mov	w0, #0x1                   	// #1
  410f3c:	str	w0, [x1, #2616]
  410f40:	b	410d50 <ferror@plt+0xf160>
  410f44:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410f48:	ldr	x0, [sp, #160]
  410f4c:	str	x0, [x1, #2696]
  410f50:	b	410d50 <ferror@plt+0xf160>
  410f54:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410f58:	str	wzr, [x0, #2748]
  410f5c:	b	410d50 <ferror@plt+0xf160>
  410f60:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410f64:	mov	w0, #0x1                   	// #1
  410f68:	str	w0, [x1, #4044]
  410f6c:	b	410d50 <ferror@plt+0xf160>
  410f70:	mov	x0, x21
  410f74:	adrp	x1, 42a000 <ferror@plt+0x28410>
  410f78:	mov	x2, #0x0                   	// #0
  410f7c:	add	x1, x1, #0xa60
  410f80:	bl	402488 <ferror@plt+0x898>
  410f84:	b	410d50 <ferror@plt+0xf160>
  410f88:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  410f8c:	mov	w0, #0x1                   	// #1
  410f90:	str	w0, [x1, #728]
  410f94:	b	410d50 <ferror@plt+0xf160>
  410f98:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  410f9c:	mov	w0, #0x1                   	// #1
  410fa0:	strb	w0, [x1, #2768]
  410fa4:	b	410d50 <ferror@plt+0xf160>
  410fa8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410fac:	ldr	x0, [sp, #160]
  410fb0:	str	x0, [x22, #2080]
  410fb4:	mov	w0, #0x1                   	// #1
  410fb8:	strb	w0, [x1, #3164]
  410fbc:	b	410d50 <ferror@plt+0xf160>
  410fc0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410fc4:	mov	w0, #0x1                   	// #1
  410fc8:	str	w0, [x1, #2760]
  410fcc:	b	410d50 <ferror@plt+0xf160>
  410fd0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  410fd4:	mov	w0, #0x1                   	// #1
  410fd8:	str	w0, [x1, #2784]
  410fdc:	b	410d50 <ferror@plt+0xf160>
  410fe0:	mov	x0, x21
  410fe4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  410fe8:	mov	x2, #0x0                   	// #0
  410fec:	add	x1, x1, #0xac0
  410ff0:	bl	402488 <ferror@plt+0x898>
  410ff4:	b	410d50 <ferror@plt+0xf160>
  410ff8:	ldr	x0, [sp, #160]
  410ffc:	str	x0, [x22, #2096]
  411000:	b	410d50 <ferror@plt+0xf160>
  411004:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  411008:	mov	w0, #0x1                   	// #1
  41100c:	str	w0, [x1, #704]
  411010:	b	410d50 <ferror@plt+0xf160>
  411014:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  411018:	mov	w0, #0x1                   	// #1
  41101c:	str	w0, [x1, #1436]
  411020:	b	410d50 <ferror@plt+0xf160>
  411024:	mov	w0, #0x1                   	// #1
  411028:	str	w0, [x27, #3156]
  41102c:	b	410d50 <ferror@plt+0xf160>
  411030:	ldr	x0, [sp, #160]
  411034:	mov	x1, #0x0                   	// #0
  411038:	mov	w2, #0x0                   	// #0
  41103c:	bl	401a10 <strtol@plt>
  411040:	ldr	x1, [sp, #120]
  411044:	str	w0, [x1]
  411048:	b	410d50 <ferror@plt+0xf160>
  41104c:	ldr	x3, [sp, #160]
  411050:	ldrb	w0, [x3]
  411054:	cmp	w0, #0x3d
  411058:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  41105c:	b.eq	411070 <ferror@plt+0xf480>  // b.none
  411060:	ldrb	w0, [x3, #1]!
  411064:	cmp	w0, #0x3d
  411068:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  41106c:	b.ne	411060 <ferror@plt+0xf470>  // b.any
  411070:	mov	x0, x23
  411074:	adrp	x1, 425000 <ferror@plt+0x23410>
  411078:	add	x1, x1, #0xe08
  41107c:	str	x3, [sp, #136]
  411080:	bl	4022a0 <ferror@plt+0x6b0>
  411084:	ldr	x3, [sp, #136]
  411088:	ldr	x1, [sp, #160]
  41108c:	ldrb	w0, [x3]
  411090:	cbnz	w0, 41164c <ferror@plt+0xfa5c>
  411094:	mov	x0, x23
  411098:	bl	4022a0 <ferror@plt+0x6b0>
  41109c:	mov	x0, x23
  4110a0:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4110a4:	add	x1, x1, #0xab8
  4110a8:	bl	4022a0 <ferror@plt+0x6b0>
  4110ac:	b	410d50 <ferror@plt+0xf160>
  4110b0:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4110b4:	ldr	x0, [sp, #160]
  4110b8:	str	x0, [x1, #648]
  4110bc:	b	410d50 <ferror@plt+0xf160>
  4110c0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4110c4:	str	wzr, [x0, #2712]
  4110c8:	b	410d50 <ferror@plt+0xf160>
  4110cc:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4110d0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4110d4:	ldr	w0, [x0, #3152]
  4110d8:	add	w0, w0, #0x1
  4110dc:	str	w0, [x1, #3152]
  4110e0:	b	410d50 <ferror@plt+0xf160>
  4110e4:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4110e8:	ldr	x0, [sp, #160]
  4110ec:	str	x0, [x22, #2056]
  4110f0:	mov	w0, #0x1                   	// #1
  4110f4:	str	w0, [x1, #3192]
  4110f8:	b	410d50 <ferror@plt+0xf160>
  4110fc:	mov	x0, x21
  411100:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411104:	mov	x2, #0x0                   	// #0
  411108:	add	x1, x1, #0xb08
  41110c:	bl	402488 <ferror@plt+0x898>
  411110:	b	410d50 <ferror@plt+0xf160>
  411114:	mov	x0, x21
  411118:	adrp	x1, 42a000 <ferror@plt+0x28410>
  41111c:	mov	x2, #0x0                   	// #0
  411120:	add	x1, x1, #0xb60
  411124:	bl	402488 <ferror@plt+0x898>
  411128:	b	410d50 <ferror@plt+0xf160>
  41112c:	mov	x0, x21
  411130:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411134:	mov	x2, #0x0                   	// #0
  411138:	add	x1, x1, #0xb48
  41113c:	bl	402488 <ferror@plt+0x898>
  411140:	b	410d50 <ferror@plt+0xf160>
  411144:	mov	x0, x21
  411148:	adrp	x1, 42a000 <ferror@plt+0x28410>
  41114c:	mov	x2, #0x0                   	// #0
  411150:	add	x1, x1, #0xb30
  411154:	bl	402488 <ferror@plt+0x898>
  411158:	b	410d50 <ferror@plt+0xf160>
  41115c:	mov	x0, x21
  411160:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411164:	mov	x2, #0x0                   	// #0
  411168:	add	x1, x1, #0xad8
  41116c:	bl	402488 <ferror@plt+0x898>
  411170:	b	410d50 <ferror@plt+0xf160>
  411174:	mov	x0, x21
  411178:	adrp	x1, 42a000 <ferror@plt+0x28410>
  41117c:	mov	x2, #0x0                   	// #0
  411180:	add	x1, x1, #0xaf0
  411184:	bl	402488 <ferror@plt+0x898>
  411188:	b	410d50 <ferror@plt+0xf160>
  41118c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411190:	str	wzr, [x0, #2736]
  411194:	b	410d50 <ferror@plt+0xf160>
  411198:	mov	x0, x21
  41119c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4111a0:	mov	x2, #0x0                   	// #0
  4111a4:	add	x1, x1, #0xc40
  4111a8:	bl	402488 <ferror@plt+0x898>
  4111ac:	b	410d50 <ferror@plt+0xf160>
  4111b0:	mov	x0, x21
  4111b4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4111b8:	mov	x2, #0x0                   	// #0
  4111bc:	add	x1, x1, #0xc70
  4111c0:	bl	402488 <ferror@plt+0x898>
  4111c4:	b	410d50 <ferror@plt+0xf160>
  4111c8:	mov	x0, x21
  4111cc:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4111d0:	mov	x2, #0x0                   	// #0
  4111d4:	add	x1, x1, #0xca0
  4111d8:	bl	402488 <ferror@plt+0x898>
  4111dc:	b	410d50 <ferror@plt+0xf160>
  4111e0:	mov	x0, x21
  4111e4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4111e8:	mov	x2, #0x0                   	// #0
  4111ec:	add	x1, x1, #0xbf0
  4111f0:	bl	402488 <ferror@plt+0x898>
  4111f4:	b	410d50 <ferror@plt+0xf160>
  4111f8:	mov	x0, x21
  4111fc:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411200:	mov	x2, #0x0                   	// #0
  411204:	add	x1, x1, #0xc18
  411208:	bl	402488 <ferror@plt+0x898>
  41120c:	b	410d50 <ferror@plt+0xf160>
  411210:	mov	x0, x21
  411214:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411218:	mov	x2, #0x0                   	// #0
  41121c:	add	x1, x1, #0xb90
  411220:	bl	402488 <ferror@plt+0x898>
  411224:	b	410d50 <ferror@plt+0xf160>
  411228:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41122c:	str	wzr, [x0, #696]
  411230:	b	410d50 <ferror@plt+0xf160>
  411234:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  411238:	str	wzr, [x0, #2616]
  41123c:	b	410d50 <ferror@plt+0xf160>
  411240:	mov	x0, x21
  411244:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411248:	mov	x2, #0x0                   	// #0
  41124c:	add	x1, x1, #0xbc0
  411250:	bl	402488 <ferror@plt+0x898>
  411254:	b	410d50 <ferror@plt+0xf160>
  411258:	mov	x0, x21
  41125c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411260:	mov	x2, #0x0                   	// #0
  411264:	add	x1, x1, #0xc28
  411268:	bl	402488 <ferror@plt+0x898>
  41126c:	b	410d50 <ferror@plt+0xf160>
  411270:	mov	x0, x21
  411274:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411278:	mov	x2, #0x0                   	// #0
  41127c:	add	x1, x1, #0xc58
  411280:	bl	402488 <ferror@plt+0x898>
  411284:	b	410d50 <ferror@plt+0xf160>
  411288:	mov	x0, x21
  41128c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411290:	mov	x2, #0x0                   	// #0
  411294:	add	x1, x1, #0xc88
  411298:	bl	402488 <ferror@plt+0x898>
  41129c:	b	410d50 <ferror@plt+0xf160>
  4112a0:	mov	x0, x21
  4112a4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4112a8:	mov	x2, #0x0                   	// #0
  4112ac:	add	x1, x1, #0xbd8
  4112b0:	bl	402488 <ferror@plt+0x898>
  4112b4:	b	410d50 <ferror@plt+0xf160>
  4112b8:	mov	x0, x21
  4112bc:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4112c0:	mov	x2, #0x0                   	// #0
  4112c4:	add	x1, x1, #0xba8
  4112c8:	bl	402488 <ferror@plt+0x898>
  4112cc:	b	410d50 <ferror@plt+0xf160>
  4112d0:	mov	x0, x21
  4112d4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4112d8:	mov	x2, #0x0                   	// #0
  4112dc:	add	x1, x1, #0xc08
  4112e0:	bl	402488 <ferror@plt+0x898>
  4112e4:	b	410d50 <ferror@plt+0xf160>
  4112e8:	mov	x0, x21
  4112ec:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4112f0:	mov	x2, #0x0                   	// #0
  4112f4:	add	x1, x1, #0xb78
  4112f8:	bl	402488 <ferror@plt+0x898>
  4112fc:	b	410d50 <ferror@plt+0xf160>
  411300:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411304:	mov	w0, #0x1                   	// #1
  411308:	str	w0, [x1, #2748]
  41130c:	b	410d50 <ferror@plt+0xf160>
  411310:	mov	x0, x21
  411314:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411318:	mov	x2, #0x0                   	// #0
  41131c:	add	x1, x1, #0xb20
  411320:	bl	402488 <ferror@plt+0x898>
  411324:	b	410d50 <ferror@plt+0xf160>
  411328:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41132c:	str	wzr, [x0, #2784]
  411330:	b	410d50 <ferror@plt+0xf160>
  411334:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  411338:	str	wzr, [x0, #704]
  41133c:	b	410d50 <ferror@plt+0xf160>
  411340:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  411344:	str	wzr, [x0, #1436]
  411348:	b	410d50 <ferror@plt+0xf160>
  41134c:	str	wzr, [x25, #1432]
  411350:	b	410d50 <ferror@plt+0xf160>
  411354:	mov	x0, x23
  411358:	adrp	x2, 43f000 <ferror@plt+0x3d410>
  41135c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411360:	add	x2, x2, #0xf68
  411364:	add	x1, x1, #0xa58
  411368:	bl	402380 <ferror@plt+0x790>
  41136c:	b	410d50 <ferror@plt+0xf160>
  411370:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411374:	str	wzr, [x0, #3212]
  411378:	b	410d50 <ferror@plt+0xf160>
  41137c:	str	wzr, [x26, #700]
  411380:	b	410d50 <ferror@plt+0xf160>
  411384:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  411388:	mov	w0, #0x1                   	// #1
  41138c:	str	w0, [x1, #2492]
  411390:	b	410d50 <ferror@plt+0xf160>
  411394:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  411398:	str	wzr, [x0, #1416]
  41139c:	b	410d50 <ferror@plt+0xf160>
  4113a0:	str	wzr, [x28, #2740]
  4113a4:	b	410d50 <ferror@plt+0xf160>
  4113a8:	mov	x0, x21
  4113ac:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4113b0:	mov	x2, #0x0                   	// #0
  4113b4:	add	x1, x1, #0xaa0
  4113b8:	bl	402488 <ferror@plt+0x898>
  4113bc:	b	410d50 <ferror@plt+0xf160>
  4113c0:	mov	w0, #0x1                   	// #1
  4113c4:	str	w0, [x25, #1432]
  4113c8:	b	410d50 <ferror@plt+0xf160>
  4113cc:	mov	x0, x23
  4113d0:	adrp	x2, 435000 <ferror@plt+0x33410>
  4113d4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4113d8:	add	x2, x2, #0x748
  4113dc:	add	x1, x1, #0xa58
  4113e0:	bl	402380 <ferror@plt+0x790>
  4113e4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4113e8:	str	wzr, [x0, #2736]
  4113ec:	b	410d50 <ferror@plt+0xf160>
  4113f0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4113f4:	mov	w0, #0x1                   	// #1
  4113f8:	str	w0, [x1, #3224]
  4113fc:	b	410d50 <ferror@plt+0xf160>
  411400:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  411404:	mov	w0, #0x1                   	// #1
  411408:	str	w0, [x1, #2636]
  41140c:	b	410d50 <ferror@plt+0xf160>
  411410:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  411414:	mov	w0, #0x1                   	// #1
  411418:	str	w0, [x1, #1440]
  41141c:	b	410d50 <ferror@plt+0xf160>
  411420:	mov	w0, #0x1                   	// #1
  411424:	str	w0, [x22, #2116]
  411428:	b	410d50 <ferror@plt+0xf160>
  41142c:	ldr	x0, [sp, #160]
  411430:	str	x0, [x22, #2072]
  411434:	b	410d50 <ferror@plt+0xf160>
  411438:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41143c:	mov	w0, #0x1                   	// #1
  411440:	str	wzr, [x25, #1432]
  411444:	str	wzr, [x26, #700]
  411448:	str	w0, [x1, #2532]
  41144c:	str	w0, [x27, #3156]
  411450:	b	410d50 <ferror@plt+0xf160>
  411454:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  411458:	mov	w0, #0x1                   	// #1
  41145c:	str	wzr, [x25, #1432]
  411460:	str	wzr, [x26, #700]
  411464:	str	w0, [x1, #2740]
  411468:	str	w0, [x27, #3156]
  41146c:	b	410d50 <ferror@plt+0xf160>
  411470:	mov	w0, #0x1                   	// #1
  411474:	str	w0, [x26, #700]
  411478:	b	410d50 <ferror@plt+0xf160>
  41147c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  411480:	str	wzr, [x0, #2492]
  411484:	b	410d50 <ferror@plt+0xf160>
  411488:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41148c:	mov	w0, #0x1                   	// #1
  411490:	str	w0, [x1, #1416]
  411494:	b	410d50 <ferror@plt+0xf160>
  411498:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41149c:	mov	w0, #0x1                   	// #1
  4114a0:	str	w0, [x1, #3144]
  4114a4:	b	410d50 <ferror@plt+0xf160>
  4114a8:	ldr	w0, [sp, #112]
  4114ac:	cbz	w0, 411690 <ferror@plt+0xfaa0>
  4114b0:	ldr	x1, [sp, #160]
  4114b4:	mov	x3, #0x0                   	// #0
  4114b8:	cbz	x1, 411524 <ferror@plt+0xf934>
  4114bc:	adrp	x5, 42a000 <ferror@plt+0x28410>
  4114c0:	mov	w4, #0x1                   	// #1
  4114c4:	add	x5, x5, #0xa40
  4114c8:	str	x19, [sp, #112]
  4114cc:	mov	x19, x3
  4114d0:	b	4114f0 <ferror@plt+0xf900>
  4114d4:	cmp	w0, #0x61
  4114d8:	b.eq	41160c <ferror@plt+0xfa1c>  // b.none
  4114dc:	cmp	w0, #0x65
  4114e0:	b.ne	4115e8 <ferror@plt+0xf9f8>  // b.any
  4114e4:	str	w4, [x26, #700]
  4114e8:	add	x19, x19, #0x1
  4114ec:	cbz	x1, 411520 <ferror@plt+0xf930>
  4114f0:	ldrb	w0, [x1, x19]
  4114f4:	cbz	w0, 411520 <ferror@plt+0xf930>
  4114f8:	cmp	w0, #0x66
  4114fc:	b.eq	4115fc <ferror@plt+0xfa0c>  // b.none
  411500:	b.ls	4114d4 <ferror@plt+0xf8e4>  // b.plast
  411504:	cmp	w0, #0x6d
  411508:	b.eq	411644 <ferror@plt+0xfa54>  // b.none
  41150c:	cmp	w0, #0x72
  411510:	b.ne	411614 <ferror@plt+0xfa24>  // b.any
  411514:	str	w4, [x27, #3156]
  411518:	add	x19, x19, #0x1
  41151c:	cbnz	x1, 4114f0 <ferror@plt+0xf900>
  411520:	ldr	x19, [sp, #112]
  411524:	mov	w0, #0x1                   	// #1
  411528:	str	w0, [sp, #112]
  41152c:	b	410d50 <ferror@plt+0xf160>
  411530:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  411534:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  411538:	ldr	x2, [x0, #1728]
  41153c:	ldr	x1, [x1, #1744]
  411540:	ldr	w0, [x1, x2, lsl #2]
  411544:	orr	w0, w0, #0x1
  411548:	str	w0, [x1, x2, lsl #2]
  41154c:	b	410d50 <ferror@plt+0xf160>
  411550:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  411554:	mov	w0, #0x1                   	// #1
  411558:	str	w0, [x1, #2540]
  41155c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411560:	str	w0, [x1, #3220]
  411564:	b	410d50 <ferror@plt+0xf160>
  411568:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41156c:	mov	w0, #0x1                   	// #1
  411570:	str	w0, [x1, #3220]
  411574:	b	410d50 <ferror@plt+0xf160>
  411578:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41157c:	str	wzr, [x0, #1440]
  411580:	b	410d50 <ferror@plt+0xf160>
  411584:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  411588:	mov	w0, #0x1                   	// #1
  41158c:	str	w0, [x1, #696]
  411590:	b	410d50 <ferror@plt+0xf160>
  411594:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411598:	mov	w0, #0x1                   	// #1
  41159c:	str	w0, [x1, #2712]
  4115a0:	b	410d50 <ferror@plt+0xf160>
  4115a4:	mov	x0, x21
  4115a8:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4115ac:	mov	x2, #0x0                   	// #0
  4115b0:	add	x1, x1, #0xa80
  4115b4:	bl	402488 <ferror@plt+0x898>
  4115b8:	b	410d50 <ferror@plt+0xf160>
  4115bc:	mov	w0, #0x1                   	// #1
  4115c0:	str	w0, [x28, #2740]
  4115c4:	b	410d50 <ferror@plt+0xf160>
  4115c8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4115cc:	mov	w0, #0x100                 	// #256
  4115d0:	str	w0, [x1, #3120]
  4115d4:	b	410d50 <ferror@plt+0xf160>
  4115d8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4115dc:	mov	w0, #0x80                  	// #128
  4115e0:	str	w0, [x1, #3120]
  4115e4:	b	410d50 <ferror@plt+0xf160>
  4115e8:	cmp	w0, #0x46
  4115ec:	b.ne	411614 <ferror@plt+0xfa24>  // b.any
  4115f0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4115f4:	str	w4, [x0, #2740]
  4115f8:	b	4114e8 <ferror@plt+0xf8f8>
  4115fc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  411600:	add	x0, x0, #0x9e4
  411604:	str	w4, [x0]
  411608:	b	4114e8 <ferror@plt+0xf8f8>
  41160c:	str	w4, [x28, #2740]
  411610:	b	4114e8 <ferror@plt+0xf8f8>
  411614:	mov	x1, x5
  411618:	mov	w2, #0x5                   	// #5
  41161c:	mov	x0, #0x0                   	// #0
  411620:	bl	401ae0 <dcgettext@plt>
  411624:	ldr	x1, [sp, #160]
  411628:	ldrb	w1, [x1, x19]
  41162c:	bl	412020 <ferror@plt+0x10430>
  411630:	adrp	x0, 42a000 <ferror@plt+0x28410>
  411634:	mov	w4, #0x1                   	// #1
  411638:	add	x5, x0, #0xa40
  41163c:	ldr	x1, [sp, #160]
  411640:	b	4114e8 <ferror@plt+0xf8f8>
  411644:	str	w4, [x25, #1432]
  411648:	b	4114e8 <ferror@plt+0xf8f8>
  41164c:	sub	w2, w3, w1
  411650:	mov	x0, x23
  411654:	str	x3, [sp, #136]
  411658:	bl	4021c0 <ferror@plt+0x5d0>
  41165c:	mov	x0, x23
  411660:	adrp	x1, 43f000 <ferror@plt+0x3d410>
  411664:	add	x1, x1, #0x1a0
  411668:	bl	4022a0 <ferror@plt+0x6b0>
  41166c:	ldr	x3, [sp, #136]
  411670:	mov	x0, x23
  411674:	add	x1, x3, #0x1
  411678:	bl	4022a0 <ferror@plt+0x6b0>
  41167c:	mov	x0, x23
  411680:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  411684:	add	x1, x1, #0x778
  411688:	bl	4022a0 <ferror@plt+0x6b0>
  41168c:	b	410d50 <ferror@plt+0xf160>
  411690:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  411694:	str	wzr, [x26, #700]
  411698:	str	wzr, [x25, #1432]
  41169c:	str	wzr, [x0, #2532]
  4116a0:	b	4114b0 <ferror@plt+0xf8c0>
  4116a4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4116a8:	str	w20, [x0, #3144]
  4116ac:	b	410d18 <ferror@plt+0xf128>
  4116b0:	mov	w2, #0x5                   	// #5
  4116b4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4116b8:	mov	x0, #0x0                   	// #0
  4116bc:	add	x1, x1, #0xa78
  4116c0:	bl	401ae0 <dcgettext@plt>
  4116c4:	ldr	x2, [sp, #120]
  4116c8:	mov	x1, x2
  4116cc:	add	x2, x2, #0x8
  4116d0:	ldr	x1, [x1, #24]
  4116d4:	bl	401b60 <printf@plt>
  4116d8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4116dc:	mov	w1, #0x1                   	// #1
  4116e0:	add	x0, x0, #0xaf8
  4116e4:	bl	401b20 <longjmp@plt>
  4116e8:	bl	4109a8 <ferror@plt+0xedb8>
  4116ec:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4116f0:	mov	w1, #0x1                   	// #1
  4116f4:	add	x0, x0, #0xaf8
  4116f8:	bl	401b20 <longjmp@plt>
  4116fc:	adrp	x0, 466000 <ferror@plt+0x64410>
  411700:	mov	w2, #0x5                   	// #5
  411704:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411708:	add	x1, x1, #0xa18
  41170c:	ldr	x19, [x0, #3312]
  411710:	mov	x0, #0x0                   	// #0
  411714:	bl	401ae0 <dcgettext@plt>
  411718:	mov	x1, x0
  41171c:	ldr	x0, [sp, #120]
  411720:	ldr	x2, [x0, #24]
  411724:	mov	x0, x19
  411728:	bl	401bc0 <fprintf@plt>
  41172c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411730:	mov	w1, #0x2                   	// #2
  411734:	add	x0, x0, #0xaf8
  411738:	bl	401b20 <longjmp@plt>
  41173c:	adrp	x3, 466000 <ferror@plt+0x64410>
  411740:	mov	w2, #0x5                   	// #5
  411744:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411748:	add	x1, x1, #0x9e8
  41174c:	ldr	x19, [x3, #3312]
  411750:	bl	401ae0 <dcgettext@plt>
  411754:	mov	x1, x0
  411758:	mov	x0, x19
  41175c:	bl	401bc0 <fprintf@plt>
  411760:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411764:	mov	w1, #0x2                   	// #2
  411768:	add	x0, x0, #0xaf8
  41176c:	bl	401b20 <longjmp@plt>
  411770:	stp	x29, x30, [sp, #-96]!
  411774:	mov	x29, sp
  411778:	stp	x19, x20, [sp, #16]
  41177c:	stp	x21, x22, [sp, #32]
  411780:	str	x23, [sp, #48]
  411784:	str	w0, [sp, #68]
  411788:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41178c:	add	x0, x0, #0xaf8
  411790:	str	x1, [sp, #72]
  411794:	bl	4017c0 <_setjmp@plt>
  411798:	cbz	w0, 411830 <ferror@plt+0xfc40>
  41179c:	adrp	x20, 466000 <ferror@plt+0x64410>
  4117a0:	mov	w19, w0
  4117a4:	ldr	x0, [x20, #3320]
  4117a8:	cbz	x0, 4117b8 <ferror@plt+0xfbc8>
  4117ac:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  4117b0:	ldr	w1, [x1, #1648]
  4117b4:	cbz	w1, 411814 <ferror@plt+0xfc24>
  4117b8:	mov	w20, #0x2                   	// #2
  4117bc:	nop
  4117c0:	add	x0, sp, #0x5c
  4117c4:	bl	401a90 <wait@plt>
  4117c8:	cmp	w0, #0x0
  4117cc:	b.le	4117fc <ferror@plt+0xfc0c>
  4117d0:	ldr	w1, [sp, #92]
  4117d4:	and	w0, w1, #0x7f
  4117d8:	ubfx	x1, x1, #8, #8
  4117dc:	orr	w1, w1, w0
  4117e0:	cbz	w1, 4117c0 <ferror@plt+0xfbd0>
  4117e4:	cmp	w19, #0x2
  4117e8:	add	x0, sp, #0x5c
  4117ec:	csel	w19, w19, w20, ge  // ge = tcont
  4117f0:	bl	401a90 <wait@plt>
  4117f4:	cmp	w0, #0x0
  4117f8:	b.gt	4117d0 <ferror@plt+0xfbe0>
  4117fc:	sub	w0, w19, #0x1
  411800:	ldp	x19, x20, [sp, #16]
  411804:	ldp	x21, x22, [sp, #32]
  411808:	ldr	x23, [sp, #48]
  41180c:	ldp	x29, x30, [sp], #96
  411810:	ret
  411814:	bl	401bf0 <ferror@plt>
  411818:	cbnz	w0, 4117b8 <ferror@plt+0xfbc8>
  41181c:	ldr	x0, [x20, #3320]
  411820:	bl	401ab0 <fflush@plt>
  411824:	ldr	x0, [x20, #3320]
  411828:	bl	401890 <fclose@plt>
  41182c:	b	4117b8 <ferror@plt+0xfbc8>
  411830:	ldr	w0, [sp, #68]
  411834:	mov	x20, #0x4                   	// #4
  411838:	ldr	x1, [sp, #72]
  41183c:	mov	w19, #0x1                   	// #1
  411840:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  411844:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  411848:	add	x23, x23, #0x2a8
  41184c:	add	x22, x22, #0x1b0
  411850:	adrp	x21, 42a000 <ferror@plt+0x28410>
  411854:	add	x21, x21, #0xcb8
  411858:	bl	410a98 <ferror@plt+0xeea8>
  41185c:	bl	40fd48 <ferror@plt+0xe158>
  411860:	bl	412ae0 <ferror@plt+0x10ef0>
  411864:	bl	404610 <ferror@plt+0x2a20>
  411868:	b	4118b0 <ferror@plt+0xfcc0>
  41186c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411870:	ldr	x0, [x0, #3184]
  411874:	ldr	w0, [x0, x20]
  411878:	cbnz	w0, 4118a8 <ferror@plt+0xfcb8>
  41187c:	ldr	w0, [x22]
  411880:	cmp	w0, w19
  411884:	b.eq	4118a8 <ferror@plt+0xfcb8>  // b.none
  411888:	mov	x1, x21
  41188c:	mov	w2, #0x5                   	// #5
  411890:	mov	x0, #0x0                   	// #0
  411894:	bl	401ae0 <dcgettext@plt>
  411898:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41189c:	ldr	x1, [x1, #720]
  4118a0:	ldr	w1, [x1, x20]
  4118a4:	bl	417af8 <ferror@plt+0x15f08>
  4118a8:	add	w19, w19, #0x1
  4118ac:	add	x20, x20, #0x4
  4118b0:	ldr	w0, [x23]
  4118b4:	cmp	w0, w19
  4118b8:	b.ge	41186c <ferror@plt+0xfc7c>  // b.tcont
  4118bc:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4118c0:	ldr	w0, [x0, #2492]
  4118c4:	cbz	w0, 4118ec <ferror@plt+0xfcfc>
  4118c8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4118cc:	ldr	w0, [x0, #2864]
  4118d0:	cbnz	w0, 4118ec <ferror@plt+0xfcfc>
  4118d4:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  4118d8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4118dc:	ldrsw	x1, [x19, #432]
  4118e0:	ldr	x0, [x0, #3184]
  4118e4:	ldr	w0, [x0, x1, lsl #2]
  4118e8:	cbnz	w0, 4118f8 <ferror@plt+0xfd08>
  4118ec:	bl	40b1c8 <ferror@plt+0x95d8>
  4118f0:	mov	w0, #0x0                   	// #0
  4118f4:	bl	40f148 <ferror@plt+0xd558>
  4118f8:	mov	w2, #0x5                   	// #5
  4118fc:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411900:	mov	x0, #0x0                   	// #0
  411904:	add	x1, x1, #0xcd0
  411908:	bl	401ae0 <dcgettext@plt>
  41190c:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  411910:	ldrsw	x2, [x19, #432]
  411914:	ldr	x1, [x1, #720]
  411918:	ldr	w1, [x1, x2, lsl #2]
  41191c:	bl	417af8 <ferror@plt+0x15f08>
  411920:	b	4118ec <ferror@plt+0xfcfc>
  411924:	nop
  411928:	stp	x29, x30, [sp, #-32]!
  41192c:	adrp	x0, 466000 <ferror@plt+0x64410>
  411930:	mov	w2, #0x5                   	// #5
  411934:	mov	x29, sp
  411938:	adrp	x1, 42a000 <ferror@plt+0x28410>
  41193c:	add	x1, x1, #0xe80
  411940:	str	x19, [sp, #16]
  411944:	ldr	x19, [x0, #3312]
  411948:	mov	x0, #0x0                   	// #0
  41194c:	bl	401ae0 <dcgettext@plt>
  411950:	mov	x1, x0
  411954:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  411958:	adrp	x5, 42a000 <ferror@plt+0x28410>
  41195c:	adrp	x3, 42a000 <ferror@plt+0x28410>
  411960:	add	x5, x5, #0xea8
  411964:	ldr	x2, [x0, #632]
  411968:	add	x3, x3, #0xed0
  41196c:	mov	w4, #0x50                  	// #80
  411970:	mov	x0, x19
  411974:	bl	401bc0 <fprintf@plt>
  411978:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41197c:	mov	w1, #0x2                   	// #2
  411980:	add	x0, x0, #0xaf8
  411984:	bl	401b20 <longjmp@plt>
  411988:	stp	x29, x30, [sp, #-32]!
  41198c:	adrp	x0, 466000 <ferror@plt+0x64410>
  411990:	mov	w2, #0x5                   	// #5
  411994:	mov	x29, sp
  411998:	adrp	x1, 42a000 <ferror@plt+0x28410>
  41199c:	add	x1, x1, #0xe80
  4119a0:	str	x19, [sp, #16]
  4119a4:	ldr	x19, [x0, #3312]
  4119a8:	mov	x0, #0x0                   	// #0
  4119ac:	bl	401ae0 <dcgettext@plt>
  4119b0:	mov	x1, x0
  4119b4:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  4119b8:	adrp	x5, 42a000 <ferror@plt+0x28410>
  4119bc:	adrp	x3, 42a000 <ferror@plt+0x28410>
  4119c0:	add	x5, x5, #0xed8
  4119c4:	ldr	x2, [x0, #632]
  4119c8:	add	x3, x3, #0xed0
  4119cc:	mov	w4, #0x59                  	// #89
  4119d0:	mov	x0, x19
  4119d4:	bl	401bc0 <fprintf@plt>
  4119d8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4119dc:	mov	w1, #0x2                   	// #2
  4119e0:	add	x0, x0, #0xaf8
  4119e4:	bl	401b20 <longjmp@plt>
  4119e8:	stp	x29, x30, [sp, #-48]!
  4119ec:	mov	x29, sp
  4119f0:	stp	x19, x20, [sp, #16]
  4119f4:	str	x21, [sp, #32]
  4119f8:	ldrb	w19, [x0]
  4119fc:	cbz	w19, 411a44 <ferror@plt+0xfe54>
  411a00:	mov	x20, x0
  411a04:	b	411a24 <ferror@plt+0xfe34>
  411a08:	bl	401a00 <__ctype_b_loc@plt>
  411a0c:	ubfiz	x19, x19, #1, #8
  411a10:	ldr	x0, [x0]
  411a14:	ldrh	w0, [x0, x19]
  411a18:	tbz	w0, #9, 411a30 <ferror@plt+0xfe40>
  411a1c:	ldrb	w19, [x20, #1]!
  411a20:	cbz	w19, 411a44 <ferror@plt+0xfe54>
  411a24:	and	w21, w19, #0xffffff80
  411a28:	tbz	w19, #7, 411a08 <ferror@plt+0xfe18>
  411a2c:	mov	w21, #0x0                   	// #0
  411a30:	mov	w0, w21
  411a34:	ldp	x19, x20, [sp, #16]
  411a38:	ldr	x21, [sp, #32]
  411a3c:	ldp	x29, x30, [sp], #48
  411a40:	ret
  411a44:	mov	w21, #0x1                   	// #1
  411a48:	mov	w0, w21
  411a4c:	ldp	x19, x20, [sp, #16]
  411a50:	ldr	x21, [sp, #32]
  411a54:	ldp	x29, x30, [sp], #48
  411a58:	ret
  411a5c:	nop
  411a60:	stp	x29, x30, [sp, #-48]!
  411a64:	mov	x29, sp
  411a68:	stp	x19, x20, [sp, #16]
  411a6c:	str	x21, [sp, #32]
  411a70:	ldrb	w19, [x0]
  411a74:	cbz	w19, 411abc <ferror@plt+0xfecc>
  411a78:	mov	x20, x0
  411a7c:	b	411a9c <ferror@plt+0xfeac>
  411a80:	bl	401a00 <__ctype_b_loc@plt>
  411a84:	ubfiz	x19, x19, #1, #8
  411a88:	ldr	x0, [x0]
  411a8c:	ldrh	w0, [x0, x19]
  411a90:	tbz	w0, #8, 411aa8 <ferror@plt+0xfeb8>
  411a94:	ldrb	w19, [x20, #1]!
  411a98:	cbz	w19, 411abc <ferror@plt+0xfecc>
  411a9c:	and	w21, w19, #0xffffff80
  411aa0:	tbz	w19, #7, 411a80 <ferror@plt+0xfe90>
  411aa4:	mov	w21, #0x0                   	// #0
  411aa8:	mov	w0, w21
  411aac:	ldp	x19, x20, [sp, #16]
  411ab0:	ldr	x21, [sp, #32]
  411ab4:	ldp	x29, x30, [sp], #48
  411ab8:	ret
  411abc:	mov	w21, #0x1                   	// #1
  411ac0:	mov	w0, w21
  411ac4:	ldp	x19, x20, [sp, #16]
  411ac8:	ldr	x21, [sp, #32]
  411acc:	ldp	x29, x30, [sp], #48
  411ad0:	ret
  411ad4:	nop
  411ad8:	ldr	w2, [x0]
  411adc:	ldr	w0, [x1]
  411ae0:	sub	w0, w2, w0
  411ae4:	ret
  411ae8:	stp	x29, x30, [sp, #-32]!
  411aec:	tst	w0, #0xffffff80
  411af0:	mov	x29, sp
  411af4:	stp	x19, x20, [sp, #16]
  411af8:	mov	w19, w0
  411afc:	b.ne	411b14 <ferror@plt+0xff24>  // b.any
  411b00:	bl	401a00 <__ctype_b_loc@plt>
  411b04:	sxtw	x20, w19
  411b08:	ldr	x0, [x0]
  411b0c:	ldrh	w0, [x0, w19, sxtw #1]
  411b10:	tbnz	w0, #8, 411b24 <ferror@plt+0xff34>
  411b14:	and	w0, w19, #0xff
  411b18:	ldp	x19, x20, [sp, #16]
  411b1c:	ldp	x29, x30, [sp], #32
  411b20:	ret
  411b24:	bl	401850 <__ctype_tolower_loc@plt>
  411b28:	ldr	x0, [x0]
  411b2c:	ldr	w0, [x0, x20, lsl #2]
  411b30:	ldp	x19, x20, [sp, #16]
  411b34:	and	w0, w0, #0xff
  411b38:	ldp	x29, x30, [sp], #32
  411b3c:	ret
  411b40:	ldrb	w0, [x0]
  411b44:	cbz	w0, 411b58 <ferror@plt+0xff68>
  411b48:	ldrb	w1, [x1]
  411b4c:	cbz	w1, 411b60 <ferror@plt+0xff70>
  411b50:	sub	w0, w0, w1
  411b54:	ret
  411b58:	mov	w0, #0x1                   	// #1
  411b5c:	ret
  411b60:	mov	w0, #0xffffffff            	// #-1
  411b64:	ret
  411b68:	stp	x29, x30, [sp, #-48]!
  411b6c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  411b70:	mov	x29, sp
  411b74:	ldrb	w0, [x0, #2544]
  411b78:	stp	x19, x20, [sp, #16]
  411b7c:	cbnz	w0, 411b9c <ferror@plt+0xffac>
  411b80:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  411b84:	adrp	x20, 46c000 <stdin@@GLIBC_2.17+0x5300>
  411b88:	str	wzr, [x19, #2512]
  411b8c:	str	wzr, [x20, #2744]
  411b90:	ldp	x19, x20, [sp, #16]
  411b94:	ldp	x29, x30, [sp], #48
  411b98:	ret
  411b9c:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  411ba0:	str	x21, [sp, #32]
  411ba4:	adrp	x21, 466000 <ferror@plt+0x64410>
  411ba8:	adrp	x20, 46c000 <stdin@@GLIBC_2.17+0x5300>
  411bac:	ldr	w0, [x19, #2512]
  411bb0:	ldr	x3, [x21, #3320]
  411bb4:	cmp	w0, #0x0
  411bb8:	b.gt	411bf4 <ferror@plt+0x10004>
  411bbc:	mov	x2, #0x8                   	// #8
  411bc0:	mov	x1, #0x1                   	// #1
  411bc4:	adrp	x0, 42a000 <ferror@plt+0x28410>
  411bc8:	add	x0, x0, #0xf00
  411bcc:	bl	401a80 <fwrite@plt>
  411bd0:	ldr	x1, [x21, #3320]
  411bd4:	mov	w0, #0xa                   	// #10
  411bd8:	bl	401820 <fputc@plt>
  411bdc:	str	wzr, [x20, #2744]
  411be0:	str	wzr, [x19, #2512]
  411be4:	ldp	x19, x20, [sp, #16]
  411be8:	ldr	x21, [sp, #32]
  411bec:	ldp	x29, x30, [sp], #48
  411bf0:	ret
  411bf4:	mov	x1, x3
  411bf8:	mov	w0, #0xa                   	// #10
  411bfc:	bl	401820 <fputc@plt>
  411c00:	ldr	w0, [x20, #2744]
  411c04:	add	w0, w0, #0x1
  411c08:	str	w0, [x20, #2744]
  411c0c:	cmp	w0, #0x9
  411c10:	b.gt	411c20 <ferror@plt+0x10030>
  411c14:	ldr	x3, [x21, #3320]
  411c18:	str	wzr, [x19, #2512]
  411c1c:	b	411bbc <ferror@plt+0xffcc>
  411c20:	ldr	x1, [x21, #3320]
  411c24:	mov	w0, #0xa                   	// #10
  411c28:	bl	401820 <fputc@plt>
  411c2c:	str	wzr, [x20, #2744]
  411c30:	b	411c14 <ferror@plt+0x10024>
  411c34:	nop
  411c38:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  411c3c:	ldrb	w0, [x0, #2544]
  411c40:	cbnz	w0, 411c48 <ferror@plt+0x10058>
  411c44:	ret
  411c48:	stp	x29, x30, [sp, #-32]!
  411c4c:	mov	w0, #0xa                   	// #10
  411c50:	mov	x29, sp
  411c54:	stp	x19, x20, [sp, #16]
  411c58:	adrp	x20, 466000 <ferror@plt+0x64410>
  411c5c:	adrp	x19, 46c000 <stdin@@GLIBC_2.17+0x5300>
  411c60:	ldr	x1, [x20, #3320]
  411c64:	bl	401820 <fputc@plt>
  411c68:	ldr	w0, [x19, #2744]
  411c6c:	add	w0, w0, #0x1
  411c70:	str	w0, [x19, #2744]
  411c74:	cmp	w0, #0x9
  411c78:	b.gt	411c90 <ferror@plt+0x100a0>
  411c7c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  411c80:	ldp	x19, x20, [sp, #16]
  411c84:	str	wzr, [x0, #2512]
  411c88:	ldp	x29, x30, [sp], #32
  411c8c:	ret
  411c90:	ldr	x1, [x20, #3320]
  411c94:	mov	w0, #0xa                   	// #10
  411c98:	bl	401820 <fputc@plt>
  411c9c:	str	wzr, [x19, #2744]
  411ca0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  411ca4:	ldp	x19, x20, [sp, #16]
  411ca8:	str	wzr, [x0, #2512]
  411cac:	ldp	x29, x30, [sp], #32
  411cb0:	ret
  411cb4:	nop
  411cb8:	stp	x29, x30, [sp, #-16]!
  411cbc:	adrp	x4, 466000 <ferror@plt+0x64410>
  411cc0:	adrp	x2, 45e000 <ferror@plt+0x5c410>
  411cc4:	mov	x29, sp
  411cc8:	mov	x3, x0
  411ccc:	ldr	x2, [x2, #632]
  411cd0:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411cd4:	ldr	x0, [x4, #3312]
  411cd8:	add	x1, x1, #0xf10
  411cdc:	bl	401bc0 <fprintf@plt>
  411ce0:	ldp	x29, x30, [sp], #16
  411ce4:	mov	w0, #0x1                   	// #1
  411ce8:	b	40f148 <ferror@plt+0xd558>
  411cec:	nop
  411cf0:	stp	x29, x30, [sp, #-32]!
  411cf4:	adrp	x2, 466000 <ferror@plt+0x64410>
  411cf8:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411cfc:	mov	x29, sp
  411d00:	add	x1, x1, #0xf18
  411d04:	stp	x19, x20, [sp, #16]
  411d08:	mov	x19, x0
  411d0c:	ldr	x20, [x2, #3312]
  411d10:	mov	x0, #0x0                   	// #0
  411d14:	mov	w2, #0x5                   	// #5
  411d18:	bl	401ae0 <dcgettext@plt>
  411d1c:	adrp	x2, 45e000 <ferror@plt+0x5c410>
  411d20:	mov	x3, x19
  411d24:	mov	x1, x0
  411d28:	mov	x0, x20
  411d2c:	ldr	x2, [x2, #632]
  411d30:	bl	401bc0 <fprintf@plt>
  411d34:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411d38:	mov	w1, #0x2                   	// #2
  411d3c:	add	x0, x0, #0xaf8
  411d40:	bl	401b20 <longjmp@plt>
  411d44:	nop
  411d48:	mov	w3, w0
  411d4c:	stp	x29, x30, [sp, #-16]!
  411d50:	mov	x2, x1
  411d54:	mov	x29, sp
  411d58:	sxtw	x1, w3
  411d5c:	mov	x0, #0x0                   	// #0
  411d60:	bl	4017f0 <reallocarray@plt>
  411d64:	cbz	x0, 411d70 <ferror@plt+0x10180>
  411d68:	ldp	x29, x30, [sp], #16
  411d6c:	ret
  411d70:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411d74:	add	x1, x1, #0xf38
  411d78:	mov	w2, #0x5                   	// #5
  411d7c:	bl	401ae0 <dcgettext@plt>
  411d80:	bl	411cf0 <ferror@plt+0x10100>
  411d84:	nop
  411d88:	stp	x29, x30, [sp, #-16]!
  411d8c:	mov	x29, sp
  411d90:	bl	401980 <strdup@plt>
  411d94:	cbz	x0, 411da0 <ferror@plt+0x101b0>
  411d98:	ldp	x29, x30, [sp], #16
  411d9c:	ret
  411da0:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411da4:	add	x1, x1, #0xf68
  411da8:	mov	w2, #0x5                   	// #5
  411dac:	bl	401ae0 <dcgettext@plt>
  411db0:	bl	411cf0 <ferror@plt+0x10100>
  411db4:	nop
  411db8:	stp	x29, x30, [sp, #-48]!
  411dbc:	mov	x29, sp
  411dc0:	stp	x21, x22, [sp, #32]
  411dc4:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x300>
  411dc8:	and	w22, w0, #0xff
  411dcc:	ldr	x2, [x21, #1680]
  411dd0:	stp	x19, x20, [sp, #16]
  411dd4:	add	x19, x21, #0x690
  411dd8:	cbz	x2, 411e3c <ferror@plt+0x1024c>
  411ddc:	ldp	w1, w20, [x19, #8]
  411de0:	cmp	w20, w1
  411de4:	b.ge	411e04 <ferror@plt+0x10214>  // b.tcont
  411de8:	strb	w22, [x2, w20, sxtw]
  411dec:	add	w0, w20, #0x1
  411df0:	str	w0, [x19, #12]
  411df4:	ldp	x19, x20, [sp, #16]
  411df8:	ldp	x21, x22, [sp, #32]
  411dfc:	ldp	x29, x30, [sp], #48
  411e00:	ret
  411e04:	lsl	w1, w1, #1
  411e08:	mov	x0, x2
  411e0c:	str	w1, [x19, #8]
  411e10:	sxtw	x1, w1
  411e14:	bl	401950 <realloc@plt>
  411e18:	mov	x2, x0
  411e1c:	str	x0, [x21, #1680]
  411e20:	add	w0, w20, #0x1
  411e24:	str	w0, [x19, #12]
  411e28:	strb	w22, [x2, w20, sxtw]
  411e2c:	ldp	x19, x20, [sp, #16]
  411e30:	ldp	x21, x22, [sp, #32]
  411e34:	ldp	x29, x30, [sp], #48
  411e38:	ret
  411e3c:	mov	w1, #0x1                   	// #1
  411e40:	mov	x0, #0x1                   	// #1
  411e44:	str	w1, [x19, #8]
  411e48:	mov	w20, #0x0                   	// #0
  411e4c:	bl	4018b0 <malloc@plt>
  411e50:	str	x0, [x21, #1680]
  411e54:	mov	x2, x0
  411e58:	cbnz	x0, 411de8 <ferror@plt+0x101f8>
  411e5c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411e60:	add	x1, x1, #0xf90
  411e64:	mov	w2, #0x5                   	// #5
  411e68:	bl	401ae0 <dcgettext@plt>
  411e6c:	bl	411cf0 <ferror@plt+0x10100>
  411e70:	stp	x29, x30, [sp, #-80]!
  411e74:	mov	x29, sp
  411e78:	stp	x23, x24, [sp, #48]
  411e7c:	adrp	x23, 46c000 <stdin@@GLIBC_2.17+0x5300>
  411e80:	mov	x24, x0
  411e84:	str	x25, [sp, #64]
  411e88:	adrp	x25, 46a000 <stdin@@GLIBC_2.17+0x3300>
  411e8c:	stp	x19, x20, [sp, #16]
  411e90:	adrp	x19, 46c000 <stdin@@GLIBC_2.17+0x5300>
  411e94:	stp	x21, x22, [sp, #32]
  411e98:	bl	401790 <strlen@plt>
  411e9c:	ldr	w3, [x23, #712]
  411ea0:	ldr	w1, [x25, #3148]
  411ea4:	mov	x22, x0
  411ea8:	add	w2, w3, w0
  411eac:	mov	w20, w0
  411eb0:	sub	w0, w1, #0xa
  411eb4:	cmp	w2, w0
  411eb8:	ldr	x2, [x19, #672]
  411ebc:	b.lt	411f1c <ferror@plt+0x1032c>  // b.tstop
  411ec0:	add	x25, x25, #0xc4c
  411ec4:	add	x21, x23, #0x2c8
  411ec8:	cmp	wzr, w1, lsl #1
  411ecc:	lsl	w3, w1, #1
  411ed0:	b.lt	411ee4 <ferror@plt+0x102f4>  // b.tstop
  411ed4:	cmp	w1, #0x0
  411ed8:	add	w3, w1, #0x7
  411edc:	csel	w3, w3, w1, lt  // lt = tstop
  411ee0:	add	w3, w1, w3, asr #3
  411ee4:	mov	x0, x2
  411ee8:	mov	x2, #0x1                   	// #1
  411eec:	sxtw	x1, w3
  411ef0:	str	w3, [x25]
  411ef4:	bl	4017f0 <reallocarray@plt>
  411ef8:	mov	x2, x0
  411efc:	cbz	x0, 411f4c <ferror@plt+0x1035c>
  411f00:	ldr	w3, [x21]
  411f04:	ldr	w1, [x25]
  411f08:	str	x0, [x19, #672]
  411f0c:	add	w4, w3, w20
  411f10:	sub	w0, w1, #0xa
  411f14:	cmp	w4, w0
  411f18:	b.ge	411ec8 <ferror@plt+0x102d8>  // b.tcont
  411f1c:	mov	x1, x24
  411f20:	add	x0, x2, w3, sxtw
  411f24:	bl	401ac0 <strcpy@plt>
  411f28:	ldr	w0, [x23, #712]
  411f2c:	ldp	x19, x20, [sp, #16]
  411f30:	add	w22, w0, w22
  411f34:	str	w22, [x23, #712]
  411f38:	ldp	x21, x22, [sp, #32]
  411f3c:	ldp	x23, x24, [sp, #48]
  411f40:	ldr	x25, [sp, #64]
  411f44:	ldp	x29, x30, [sp], #80
  411f48:	ret
  411f4c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411f50:	add	x1, x1, #0xfb0
  411f54:	mov	w2, #0x5                   	// #5
  411f58:	bl	401ae0 <dcgettext@plt>
  411f5c:	bl	411cf0 <ferror@plt+0x10100>
  411f60:	sub	sp, sp, #0x830
  411f64:	stp	x29, x30, [sp]
  411f68:	mov	x29, sp
  411f6c:	stp	x19, x20, [sp, #16]
  411f70:	mov	w20, w1
  411f74:	mov	x19, x0
  411f78:	bl	401790 <strlen@plt>
  411f7c:	cmp	w0, #0x400
  411f80:	b.gt	411fe0 <ferror@plt+0x103f0>
  411f84:	mov	x3, x19
  411f88:	mov	w4, w20
  411f8c:	adrp	x2, 429000 <ferror@plt+0x27410>
  411f90:	add	x2, x2, #0x298
  411f94:	mov	x1, #0x800                 	// #2048
  411f98:	add	x0, sp, #0x30
  411f9c:	bl	401860 <snprintf@plt>
  411fa0:	add	x0, sp, #0x30
  411fa4:	bl	411e70 <ferror@plt+0x10280>
  411fa8:	mov	x0, x19
  411fac:	bl	401980 <strdup@plt>
  411fb0:	mov	x3, x0
  411fb4:	cbz	x0, 41200c <ferror@plt+0x1041c>
  411fb8:	add	x1, sp, #0x28
  411fbc:	mov	w2, #0x1                   	// #1
  411fc0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  411fc4:	add	x0, x0, #0x130
  411fc8:	str	x3, [sp, #40]
  411fcc:	bl	402740 <ferror@plt+0xb50>
  411fd0:	ldp	x29, x30, [sp]
  411fd4:	ldp	x19, x20, [sp, #16]
  411fd8:	add	sp, sp, #0x830
  411fdc:	ret
  411fe0:	mov	w2, #0x5                   	// #5
  411fe4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  411fe8:	mov	x0, #0x0                   	// #0
  411fec:	add	x1, x1, #0xfd8
  411ff0:	bl	401ae0 <dcgettext@plt>
  411ff4:	mov	x1, x19
  411ff8:	bl	417a78 <ferror@plt+0x15e88>
  411ffc:	ldp	x29, x30, [sp]
  412000:	ldp	x19, x20, [sp, #16]
  412004:	add	sp, sp, #0x830
  412008:	ret
  41200c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  412010:	add	x1, x1, #0xf68
  412014:	mov	w2, #0x5                   	// #5
  412018:	bl	401ae0 <dcgettext@plt>
  41201c:	bl	411cf0 <ferror@plt+0x10100>
  412020:	sub	sp, sp, #0x910
  412024:	mov	w10, #0xffffffc8            	// #-56
  412028:	add	x8, sp, #0x910
  41202c:	add	x11, sp, #0x8d0
  412030:	mov	w9, #0xffffff80            	// #-128
  412034:	stp	x29, x30, [sp]
  412038:	mov	x29, sp
  41203c:	stp	x8, x8, [sp, #48]
  412040:	mov	x8, x0
  412044:	add	x0, sp, #0x50
  412048:	str	x11, [sp, #64]
  41204c:	stp	w10, w9, [sp, #72]
  412050:	add	x9, sp, #0x800
  412054:	ldp	x10, x11, [sp, #48]
  412058:	stp	x10, x11, [sp, #16]
  41205c:	ldp	x10, x11, [sp, #64]
  412060:	stp	x10, x11, [sp, #32]
  412064:	str	q0, [x9, #80]
  412068:	str	q1, [x9, #96]
  41206c:	str	q2, [x9, #112]
  412070:	str	q3, [x9, #128]
  412074:	str	q4, [x9, #144]
  412078:	str	q5, [x9, #160]
  41207c:	str	q6, [x9, #176]
  412080:	str	q7, [x9, #192]
  412084:	add	x9, sp, #0x8d8
  412088:	stp	x1, x2, [x9]
  41208c:	mov	x2, x8
  412090:	mov	x1, #0x800                 	// #2048
  412094:	stp	x3, x4, [x9, #16]
  412098:	add	x3, sp, #0x10
  41209c:	str	x5, [sp, #2296]
  4120a0:	str	x6, [sp, #2304]
  4120a4:	str	x7, [sp, #2312]
  4120a8:	bl	401b00 <vsnprintf@plt>
  4120ac:	adrp	x2, 45e000 <ferror@plt+0x5c410>
  4120b0:	adrp	x0, 466000 <ferror@plt+0x64410>
  4120b4:	add	x3, sp, #0x50
  4120b8:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4120bc:	ldr	x2, [x2, #632]
  4120c0:	add	x1, x1, #0xf10
  4120c4:	ldr	x0, [x0, #3312]
  4120c8:	bl	401bc0 <fprintf@plt>
  4120cc:	mov	w0, #0x1                   	// #1
  4120d0:	bl	40f148 <ferror@plt+0xd558>
  4120d4:	ldp	x29, x30, [sp]
  4120d8:	add	sp, sp, #0x910
  4120dc:	ret
  4120e0:	stp	x29, x30, [sp, #-48]!
  4120e4:	cmp	w0, #0xff
  4120e8:	mov	x29, sp
  4120ec:	stp	x19, x20, [sp, #16]
  4120f0:	mov	w19, w0
  4120f4:	b.gt	412168 <ferror@plt+0x10578>
  4120f8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4120fc:	ldr	w0, [x0, #3120]
  412100:	cmp	w0, w19
  412104:	b.le	412114 <ferror@plt+0x10524>
  412108:	ldp	x19, x20, [sp, #16]
  41210c:	ldp	x29, x30, [sp], #48
  412110:	ret
  412114:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412118:	mov	w2, #0x5                   	// #5
  41211c:	add	x1, x1, #0x40
  412120:	mov	x0, #0x0                   	// #0
  412124:	bl	401ae0 <dcgettext@plt>
  412128:	mov	x20, x0
  41212c:	cmp	w19, #0x7e
  412130:	ccmp	w19, #0x1f, #0x0, le
  412134:	b.ls	4121dc <ferror@plt+0x105ec>  // b.plast
  412138:	cmp	w19, #0x20
  41213c:	b.eq	412204 <ferror@plt+0x10614>  // b.none
  412140:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  412144:	add	x0, x0, #0x690
  412148:	add	x2, x0, #0x10
  41214c:	mov	x1, x2
  412150:	strb	w19, [x0, #16]
  412154:	strb	wzr, [x0, #17]
  412158:	mov	x0, x20
  41215c:	ldp	x19, x20, [sp, #16]
  412160:	ldp	x29, x30, [sp], #48
  412164:	b	412020 <ferror@plt+0x10430>
  412168:	stp	x21, x22, [sp, #32]
  41216c:	adrp	x22, 467000 <stdin@@GLIBC_2.17+0x300>
  412170:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412174:	mov	w2, #0x5                   	// #5
  412178:	add	x1, x1, #0x0
  41217c:	mov	x0, #0x0                   	// #0
  412180:	bl	401ae0 <dcgettext@plt>
  412184:	ldr	w1, [x22, #1652]
  412188:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x300>
  41218c:	add	x21, x21, #0x690
  412190:	mov	x20, x0
  412194:	add	x0, x21, #0x10
  412198:	cbnz	w1, 412210 <ferror@plt+0x10620>
  41219c:	adrp	x2, 42b000 <ferror@plt+0x29410>
  4121a0:	mov	w3, w19
  4121a4:	add	x2, x2, #0x38
  4121a8:	mov	x1, #0x14                  	// #20
  4121ac:	bl	401860 <snprintf@plt>
  4121b0:	mov	x0, x20
  4121b4:	add	x1, x21, #0x10
  4121b8:	bl	412020 <ferror@plt+0x10430>
  4121bc:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4121c0:	ldr	w0, [x0, #3120]
  4121c4:	cmp	w19, w0
  4121c8:	b.ge	412228 <ferror@plt+0x10638>  // b.tcont
  4121cc:	ldp	x19, x20, [sp, #16]
  4121d0:	ldp	x21, x22, [sp, #32]
  4121d4:	ldp	x29, x30, [sp], #48
  4121d8:	ret
  4121dc:	sub	w1, w19, #0x7
  4121e0:	cmp	w1, #0x6
  4121e4:	b.hi	412290 <ferror@plt+0x106a0>  // b.pmore
  4121e8:	adrp	x0, 42b000 <ferror@plt+0x29410>
  4121ec:	add	x0, x0, #0x2e0
  4121f0:	ldr	x1, [x0, w1, uxtw #3]
  4121f4:	mov	x0, x20
  4121f8:	ldp	x19, x20, [sp, #16]
  4121fc:	ldp	x29, x30, [sp], #48
  412200:	b	412020 <ferror@plt+0x10430>
  412204:	adrp	x1, 42a000 <ferror@plt+0x28410>
  412208:	add	x1, x1, #0xff8
  41220c:	b	412158 <ferror@plt+0x10568>
  412210:	mov	w3, w19
  412214:	adrp	x2, 42b000 <ferror@plt+0x29410>
  412218:	mov	x1, #0x14                  	// #20
  41221c:	add	x2, x2, #0x30
  412220:	bl	401860 <snprintf@plt>
  412224:	b	4121b0 <ferror@plt+0x105c0>
  412228:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41222c:	mov	w2, #0x5                   	// #5
  412230:	add	x1, x1, #0x40
  412234:	mov	x0, #0x0                   	// #0
  412238:	bl	401ae0 <dcgettext@plt>
  41223c:	mov	x20, x0
  412240:	ldr	w0, [x22, #1652]
  412244:	add	x21, x21, #0x10
  412248:	mov	w3, w19
  41224c:	cbz	w0, 412270 <ferror@plt+0x10680>
  412250:	mov	x0, x21
  412254:	mov	x1, #0x14                  	// #20
  412258:	adrp	x2, 42b000 <ferror@plt+0x29410>
  41225c:	add	x2, x2, #0x30
  412260:	bl	401860 <snprintf@plt>
  412264:	mov	x1, x21
  412268:	ldp	x21, x22, [sp, #32]
  41226c:	b	412158 <ferror@plt+0x10568>
  412270:	mov	x0, x21
  412274:	mov	x1, #0x14                  	// #20
  412278:	adrp	x2, 42b000 <ferror@plt+0x29410>
  41227c:	add	x2, x2, #0x38
  412280:	bl	401860 <snprintf@plt>
  412284:	mov	x1, x21
  412288:	ldp	x21, x22, [sp, #32]
  41228c:	b	412158 <ferror@plt+0x10568>
  412290:	stp	x21, x22, [sp, #32]
  412294:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x300>
  412298:	adrp	x22, 467000 <stdin@@GLIBC_2.17+0x300>
  41229c:	add	x21, x21, #0x690
  4122a0:	b	412240 <ferror@plt+0x10650>
  4122a4:	nop
  4122a8:	sub	sp, sp, #0x910
  4122ac:	mov	x8, x0
  4122b0:	add	x0, sp, #0x910
  4122b4:	add	x11, sp, #0x8d0
  4122b8:	mov	w10, #0xffffffc8            	// #-56
  4122bc:	mov	w9, #0xffffff80            	// #-128
  4122c0:	stp	x29, x30, [sp]
  4122c4:	mov	x29, sp
  4122c8:	stp	x0, x0, [sp, #48]
  4122cc:	add	x0, sp, #0x50
  4122d0:	str	x11, [sp, #64]
  4122d4:	stp	w10, w9, [sp, #72]
  4122d8:	str	x2, [sp, #2272]
  4122dc:	mov	x2, x8
  4122e0:	ldp	x8, x9, [sp, #48]
  4122e4:	stp	x8, x9, [sp, #16]
  4122e8:	ldp	x8, x9, [sp, #64]
  4122ec:	stp	x8, x9, [sp, #32]
  4122f0:	str	x1, [sp, #2264]
  4122f4:	mov	x1, #0x800                 	// #2048
  4122f8:	add	x8, sp, x1
  4122fc:	str	x3, [sp, #2280]
  412300:	add	x3, sp, #0x10
  412304:	str	q0, [x8, #80]
  412308:	str	q1, [x8, #96]
  41230c:	str	q2, [x8, #112]
  412310:	str	q3, [x8, #128]
  412314:	str	q4, [x8, #144]
  412318:	str	q5, [x8, #160]
  41231c:	str	q6, [x8, #176]
  412320:	str	q7, [x8, #192]
  412324:	add	x8, sp, #0x8f0
  412328:	stp	x4, x5, [x8]
  41232c:	stp	x6, x7, [x8, #16]
  412330:	bl	401b00 <vsnprintf@plt>
  412334:	add	x0, sp, #0x50
  412338:	bl	411cf0 <ferror@plt+0x10100>
  41233c:	nop
  412340:	mov	x12, #0x1020                	// #4128
  412344:	sub	sp, sp, x12
  412348:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41234c:	stp	x29, x30, [sp]
  412350:	mov	x29, sp
  412354:	stp	x19, x20, [sp, #16]
  412358:	mov	x19, x0
  41235c:	ldr	w0, [x2, #3212]
  412360:	cbz	w0, 412410 <ferror@plt+0x10820>
  412364:	cbnz	w1, 412424 <ferror@plt+0x10834>
  412368:	adrp	x5, 42b000 <ferror@plt+0x29410>
  41236c:	add	x5, x5, #0x78
  412370:	mov	w2, #0x4d                  	// #77
  412374:	add	x4, sp, #0x820
  412378:	mov	w6, #0x22                  	// #34
  41237c:	add	x7, x4, #0x7fe
  412380:	mov	w0, #0x5c                  	// #92
  412384:	b	4123a8 <ferror@plt+0x107b8>
  412388:	mov	x3, x4
  41238c:	strb	w0, [x3], #2
  412390:	ldrb	w2, [x5], #1
  412394:	cmp	x3, x7
  412398:	strb	w2, [x4, #1]
  41239c:	b.cs	4123cc <ferror@plt+0x107dc>  // b.hs, b.nlast
  4123a0:	ldrb	w2, [x5]
  4123a4:	mov	x4, x3
  4123a8:	cmp	w2, #0x5c
  4123ac:	cbz	w2, 4123d0 <ferror@plt+0x107e0>
  4123b0:	ccmp	w2, w6, #0x4, ne  // ne = any
  4123b4:	add	x3, x4, #0x1
  4123b8:	b.eq	412388 <ferror@plt+0x10798>  // b.none
  4123bc:	strb	w2, [x4]
  4123c0:	add	x5, x5, #0x1
  4123c4:	cmp	x3, x7
  4123c8:	b.cc	4123a0 <ferror@plt+0x107b0>  // b.lo, b.ul, b.last
  4123cc:	mov	x4, x3
  4123d0:	strb	wzr, [x4]
  4123d4:	cbz	w1, 412440 <ferror@plt+0x10850>
  4123d8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4123dc:	add	x20, sp, #0x20
  4123e0:	adrp	x2, 42b000 <ferror@plt+0x29410>
  4123e4:	add	x2, x2, #0x2e0
  4123e8:	ldr	w3, [x0, #1444]
  4123ec:	add	x4, sp, #0x820
  4123f0:	add	x2, x2, #0x38
  4123f4:	mov	x0, x20
  4123f8:	mov	x1, #0x800                 	// #2048
  4123fc:	bl	401860 <snprintf@plt>
  412400:	cbz	x19, 412468 <ferror@plt+0x10878>
  412404:	mov	x1, x19
  412408:	mov	x0, x20
  41240c:	bl	4017a0 <fputs@plt>
  412410:	mov	x12, #0x1020                	// #4128
  412414:	ldp	x29, x30, [sp]
  412418:	ldp	x19, x20, [sp, #16]
  41241c:	add	sp, sp, x12
  412420:	ret
  412424:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  412428:	ldr	x5, [x0, #1656]
  41242c:	cbnz	x5, 412484 <ferror@plt+0x10894>
  412430:	adrp	x5, 42b000 <ferror@plt+0x29410>
  412434:	mov	w2, #0x3c                  	// #60
  412438:	add	x5, x5, #0x90
  41243c:	b	412374 <ferror@plt+0x10784>
  412440:	add	x20, sp, #0x20
  412444:	adrp	x2, 42b000 <ferror@plt+0x29410>
  412448:	add	x2, x2, #0x2e0
  41244c:	add	x4, sp, #0x820
  412450:	add	x2, x2, #0x38
  412454:	mov	x0, x20
  412458:	mov	w3, #0x0                   	// #0
  41245c:	mov	x1, #0x800                 	// #2048
  412460:	bl	401860 <snprintf@plt>
  412464:	cbnz	x19, 412404 <ferror@plt+0x10814>
  412468:	mov	x0, x20
  41246c:	bl	411e70 <ferror@plt+0x10280>
  412470:	mov	x12, #0x1020                	// #4128
  412474:	ldp	x29, x30, [sp]
  412478:	ldp	x19, x20, [sp, #16]
  41247c:	add	sp, sp, x12
  412480:	ret
  412484:	ldrb	w2, [x5]
  412488:	b	412374 <ferror@plt+0x10784>
  41248c:	nop
  412490:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  412494:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  412498:	adrp	x7, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41249c:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  4124a0:	ldr	w2, [x0, #712]
  4124a4:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4124a8:	ldr	x5, [x1, #672]
  4124ac:	str	wzr, [x7, #3200]
  4124b0:	add	w6, w2, #0x1
  4124b4:	str	w6, [x0, #712]
  4124b8:	strb	wzr, [x5, w2, sxtw]
  4124bc:	ldr	w0, [x0, #712]
  4124c0:	ldr	x1, [x1, #672]
  4124c4:	str	w0, [x4, #2848]
  4124c8:	str	w0, [x3, #2768]
  4124cc:	strb	wzr, [x1, w0, sxtw]
  4124d0:	ret
  4124d4:	nop
  4124d8:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4124dc:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4124e0:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4124e4:	ldr	w2, [x0, #712]
  4124e8:	ldr	x4, [x1, #672]
  4124ec:	add	w5, w2, #0x1
  4124f0:	str	w5, [x0, #712]
  4124f4:	strb	wzr, [x4, w2, sxtw]
  4124f8:	ldr	w0, [x0, #712]
  4124fc:	ldr	x1, [x1, #672]
  412500:	str	w0, [x3, #2768]
  412504:	strb	wzr, [x1, w0, sxtw]
  412508:	ret
  41250c:	nop
  412510:	stp	x29, x30, [sp, #-48]!
  412514:	mov	x29, sp
  412518:	stp	x21, x22, [sp, #32]
  41251c:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  412520:	stp	x19, x20, [sp, #16]
  412524:	mov	w19, w0
  412528:	ldrb	w0, [x22, #2544]
  41252c:	cbz	w0, 4125d8 <ferror@plt+0x109e8>
  412530:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  412534:	adrp	x21, 466000 <ferror@plt+0x64410>
  412538:	ldr	w0, [x20, #2512]
  41253c:	ldr	x1, [x21, #3320]
  412540:	cmp	w0, #0x9
  412544:	b.gt	412580 <ferror@plt+0x10990>
  412548:	cbz	w0, 4125bc <ferror@plt+0x109cc>
  41254c:	mov	w0, #0x2c                  	// #44
  412550:	bl	401820 <fputc@plt>
  412554:	ldr	w3, [x20, #2512]
  412558:	mov	w2, w19
  41255c:	ldr	x0, [x21, #3320]
  412560:	add	w3, w3, #0x1
  412564:	str	w3, [x20, #2512]
  412568:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41256c:	ldp	x19, x20, [sp, #16]
  412570:	add	x1, x1, #0xa0
  412574:	ldp	x21, x22, [sp, #32]
  412578:	ldp	x29, x30, [sp], #48
  41257c:	b	401bc0 <fprintf@plt>
  412580:	mov	w0, #0x2c                  	// #44
  412584:	bl	401820 <fputc@plt>
  412588:	ldrb	w0, [x22, #2544]
  41258c:	cbz	w0, 4125e8 <ferror@plt+0x109f8>
  412590:	ldr	x1, [x21, #3320]
  412594:	adrp	x22, 46c000 <stdin@@GLIBC_2.17+0x5300>
  412598:	mov	w0, #0xa                   	// #10
  41259c:	bl	401820 <fputc@plt>
  4125a0:	ldr	w0, [x22, #2744]
  4125a4:	add	w0, w0, #0x1
  4125a8:	str	w0, [x22, #2744]
  4125ac:	cmp	w0, #0x9
  4125b0:	b.gt	4125f8 <ferror@plt+0x10a08>
  4125b4:	ldr	x1, [x21, #3320]
  4125b8:	str	wzr, [x20, #2512]
  4125bc:	mov	x3, x1
  4125c0:	adrp	x0, 42b000 <ferror@plt+0x29410>
  4125c4:	mov	x2, #0x4                   	// #4
  4125c8:	mov	x1, #0x1                   	// #1
  4125cc:	add	x0, x0, #0x98
  4125d0:	bl	401a80 <fwrite@plt>
  4125d4:	b	412554 <ferror@plt+0x10964>
  4125d8:	ldp	x19, x20, [sp, #16]
  4125dc:	ldp	x21, x22, [sp, #32]
  4125e0:	ldp	x29, x30, [sp], #48
  4125e4:	ret
  4125e8:	ldr	w0, [x20, #2512]
  4125ec:	ldr	x1, [x21, #3320]
  4125f0:	cbnz	w0, 41254c <ferror@plt+0x1095c>
  4125f4:	b	4125bc <ferror@plt+0x109cc>
  4125f8:	ldr	x1, [x21, #3320]
  4125fc:	mov	w0, #0xa                   	// #10
  412600:	bl	401820 <fputc@plt>
  412604:	str	wzr, [x22, #2744]
  412608:	b	4125b4 <ferror@plt+0x109c4>
  41260c:	nop
  412610:	stp	x29, x30, [sp, #-48]!
  412614:	mov	x29, sp
  412618:	stp	x21, x22, [sp, #32]
  41261c:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  412620:	stp	x19, x20, [sp, #16]
  412624:	mov	w19, w0
  412628:	ldrb	w0, [x22, #2544]
  41262c:	cbz	w0, 4126d8 <ferror@plt+0x10ae8>
  412630:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  412634:	adrp	x21, 466000 <ferror@plt+0x64410>
  412638:	ldr	w0, [x20, #2512]
  41263c:	ldr	x1, [x21, #3320]
  412640:	cmp	w0, #0x9
  412644:	b.gt	412680 <ferror@plt+0x10a90>
  412648:	cbz	w0, 4126bc <ferror@plt+0x10acc>
  41264c:	mov	w0, #0x2c                  	// #44
  412650:	bl	401820 <fputc@plt>
  412654:	ldr	w3, [x20, #2512]
  412658:	mov	w2, w19
  41265c:	ldr	x0, [x21, #3320]
  412660:	add	w3, w3, #0x1
  412664:	str	w3, [x20, #2512]
  412668:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41266c:	ldp	x19, x20, [sp, #16]
  412670:	add	x1, x1, #0xa0
  412674:	ldp	x21, x22, [sp, #32]
  412678:	ldp	x29, x30, [sp], #48
  41267c:	b	401bc0 <fprintf@plt>
  412680:	mov	w0, #0x2c                  	// #44
  412684:	bl	401820 <fputc@plt>
  412688:	ldrb	w0, [x22, #2544]
  41268c:	cbz	w0, 4126e8 <ferror@plt+0x10af8>
  412690:	ldr	x1, [x21, #3320]
  412694:	adrp	x22, 46c000 <stdin@@GLIBC_2.17+0x5300>
  412698:	mov	w0, #0xa                   	// #10
  41269c:	bl	401820 <fputc@plt>
  4126a0:	ldr	w0, [x22, #2744]
  4126a4:	add	w0, w0, #0x1
  4126a8:	str	w0, [x22, #2744]
  4126ac:	cmp	w0, #0x9
  4126b0:	b.gt	4126f8 <ferror@plt+0x10b08>
  4126b4:	ldr	x1, [x21, #3320]
  4126b8:	str	wzr, [x20, #2512]
  4126bc:	mov	x3, x1
  4126c0:	adrp	x0, 42b000 <ferror@plt+0x29410>
  4126c4:	mov	x2, #0x4                   	// #4
  4126c8:	mov	x1, #0x1                   	// #1
  4126cc:	add	x0, x0, #0x98
  4126d0:	bl	401a80 <fwrite@plt>
  4126d4:	b	412654 <ferror@plt+0x10a64>
  4126d8:	ldp	x19, x20, [sp, #16]
  4126dc:	ldp	x21, x22, [sp, #32]
  4126e0:	ldp	x29, x30, [sp], #48
  4126e4:	ret
  4126e8:	ldr	w0, [x20, #2512]
  4126ec:	ldr	x1, [x21, #3320]
  4126f0:	cbnz	w0, 41264c <ferror@plt+0x10a5c>
  4126f4:	b	4126bc <ferror@plt+0x10acc>
  4126f8:	ldr	x1, [x21, #3320]
  4126fc:	mov	w0, #0xa                   	// #10
  412700:	bl	401820 <fputc@plt>
  412704:	str	wzr, [x22, #2744]
  412708:	b	4126b4 <ferror@plt+0x10ac4>
  41270c:	nop
  412710:	stp	x29, x30, [sp, #-32]!
  412714:	adrp	x1, 427000 <ferror@plt+0x25410>
  412718:	add	x1, x1, #0x498
  41271c:	mov	x29, sp
  412720:	add	x2, sp, #0x1c
  412724:	str	wzr, [sp, #28]
  412728:	bl	401af0 <__isoc99_sscanf@plt>
  41272c:	ldr	w0, [sp, #28]
  412730:	ldp	x29, x30, [sp], #32
  412734:	ret
  412738:	stp	x29, x30, [sp, #-48]!
  41273c:	mov	x29, sp
  412740:	stp	x19, x20, [sp, #16]
  412744:	mov	x19, x0
  412748:	ldrb	w0, [x0, #1]
  41274c:	cmp	w0, #0x6e
  412750:	b.eq	412898 <ferror@plt+0x10ca8>  // b.none
  412754:	b.ls	4127d4 <ferror@plt+0x10be4>  // b.plast
  412758:	cmp	w0, #0x76
  41275c:	b.eq	412890 <ferror@plt+0x10ca0>  // b.none
  412760:	b.ls	4127f8 <ferror@plt+0x10c08>  // b.plast
  412764:	cmp	w0, #0x78
  412768:	b.ne	4127ec <ferror@plt+0x10bfc>  // b.any
  41276c:	str	x21, [sp, #32]
  412770:	bl	401a00 <__ctype_b_loc@plt>
  412774:	mov	x1, x0
  412778:	ldrb	w20, [x19, #2]
  41277c:	add	x0, x19, #0x2
  412780:	ldr	x1, [x1]
  412784:	ubfiz	x2, x20, #1, #8
  412788:	ldrh	w2, [x1, x2]
  41278c:	tbz	w2, #12, 4128ac <ferror@plt+0x10cbc>
  412790:	ldrb	w20, [x19, #3]
  412794:	add	x21, x19, #0x3
  412798:	ubfiz	x2, x20, #1, #8
  41279c:	ldrh	w1, [x1, x2]
  4127a0:	tbz	w1, #12, 4127ac <ferror@plt+0x10bbc>
  4127a4:	ldrb	w20, [x19, #4]
  4127a8:	add	x21, x19, #0x4
  4127ac:	mov	w2, #0x10                  	// #16
  4127b0:	strb	wzr, [x21]
  4127b4:	mov	x1, #0x0                   	// #0
  4127b8:	bl	401780 <strtoul@plt>
  4127bc:	strb	w20, [x21]
  4127c0:	and	w0, w0, #0xff
  4127c4:	ldp	x19, x20, [sp, #16]
  4127c8:	ldr	x21, [sp, #32]
  4127cc:	ldp	x29, x30, [sp], #48
  4127d0:	ret
  4127d4:	cmp	w0, #0x62
  4127d8:	b.eq	412888 <ferror@plt+0x10c98>  // b.none
  4127dc:	b.ls	412818 <ferror@plt+0x10c28>  // b.plast
  4127e0:	cmp	w0, #0x66
  4127e4:	mov	w1, #0xc                   	// #12
  4127e8:	csel	w0, w0, w1, ne  // ne = any
  4127ec:	ldp	x19, x20, [sp, #16]
  4127f0:	ldp	x29, x30, [sp], #48
  4127f4:	ret
  4127f8:	cmp	w0, #0x72
  4127fc:	b.eq	412880 <ferror@plt+0x10c90>  // b.none
  412800:	cmp	w0, #0x74
  412804:	mov	w1, #0x9                   	// #9
  412808:	csel	w0, w0, w1, ne  // ne = any
  41280c:	ldp	x19, x20, [sp, #16]
  412810:	ldp	x29, x30, [sp], #48
  412814:	ret
  412818:	cmp	w0, #0x37
  41281c:	b.hi	412870 <ferror@plt+0x10c80>  // b.pmore
  412820:	cmp	w0, #0x2f
  412824:	b.ls	4127ec <ferror@plt+0x10bfc>  // b.plast
  412828:	str	x21, [sp, #32]
  41282c:	add	x0, x19, #0x1
  412830:	ldrb	w20, [x19, #2]
  412834:	sub	w1, w20, #0x30
  412838:	and	w1, w1, #0xff
  41283c:	cmp	w1, #0x7
  412840:	b.hi	4128a0 <ferror@plt+0x10cb0>  // b.pmore
  412844:	ldrb	w20, [x19, #3]
  412848:	mov	w21, #0x3                   	// #3
  41284c:	sub	w1, w20, #0x30
  412850:	and	w1, w1, #0xff
  412854:	cmp	w1, #0x7
  412858:	b.hi	4128a4 <ferror@plt+0x10cb4>  // b.pmore
  41285c:	ldrb	w20, [x19, #4]
  412860:	add	x21, x19, #0x4
  412864:	mov	w2, #0x8                   	// #8
  412868:	strb	wzr, [x21]
  41286c:	b	4127b4 <ferror@plt+0x10bc4>
  412870:	cmp	w0, #0x61
  412874:	mov	w1, #0x7                   	// #7
  412878:	csel	w0, w0, w1, ne  // ne = any
  41287c:	b	4127ec <ferror@plt+0x10bfc>
  412880:	mov	w0, #0xd                   	// #13
  412884:	b	4127ec <ferror@plt+0x10bfc>
  412888:	mov	w0, #0x8                   	// #8
  41288c:	b	4127ec <ferror@plt+0x10bfc>
  412890:	mov	w0, #0xb                   	// #11
  412894:	b	4127ec <ferror@plt+0x10bfc>
  412898:	mov	w0, #0xa                   	// #10
  41289c:	b	4127ec <ferror@plt+0x10bfc>
  4128a0:	mov	w21, #0x2                   	// #2
  4128a4:	add	x21, x19, w21, sxtw
  4128a8:	b	412864 <ferror@plt+0x10c74>
  4128ac:	mov	x21, x0
  4128b0:	b	4127ac <ferror@plt+0x10bbc>
  4128b4:	nop
  4128b8:	adrp	x1, 466000 <ferror@plt+0x64410>
  4128bc:	ldr	x1, [x1, #3320]
  4128c0:	b	4017a0 <fputs@plt>
  4128c4:	nop
  4128c8:	adrp	x3, 466000 <ferror@plt+0x64410>
  4128cc:	mov	w2, w1
  4128d0:	mov	x1, x0
  4128d4:	ldr	x0, [x3, #3320]
  4128d8:	b	401bc0 <fprintf@plt>
  4128dc:	nop
  4128e0:	adrp	x5, 466000 <ferror@plt+0x64410>
  4128e4:	mov	x3, x0
  4128e8:	mov	w4, w1
  4128ec:	mov	x1, x3
  4128f0:	ldr	x0, [x5, #3320]
  4128f4:	mov	w3, w2
  4128f8:	mov	w2, w4
  4128fc:	b	401bc0 <fprintf@plt>
  412900:	adrp	x3, 466000 <ferror@plt+0x64410>
  412904:	mov	w2, w1
  412908:	mov	x1, x0
  41290c:	ldr	x0, [x3, #3320]
  412910:	b	401bc0 <fprintf@plt>
  412914:	nop
  412918:	adrp	x3, 466000 <ferror@plt+0x64410>
  41291c:	mov	x2, x1
  412920:	mov	x1, x0
  412924:	ldr	x0, [x3, #3320]
  412928:	b	401bc0 <fprintf@plt>
  41292c:	nop
  412930:	adrp	x7, 466000 <ferror@plt+0x64410>
  412934:	mov	x6, x0
  412938:	mov	x4, x1
  41293c:	mov	x5, x2
  412940:	ldr	x0, [x7, #3320]
  412944:	mov	x2, x4
  412948:	mov	x1, x6
  41294c:	mov	x4, x3
  412950:	mov	x3, x5
  412954:	b	401bc0 <fprintf@plt>
  412958:	adrp	x5, 466000 <ferror@plt+0x64410>
  41295c:	mov	x3, x0
  412960:	mov	x4, x1
  412964:	mov	x1, x3
  412968:	ldr	x0, [x5, #3320]
  41296c:	mov	w3, w2
  412970:	mov	x2, x4
  412974:	b	401bc0 <fprintf@plt>
  412978:	adrp	x1, 466000 <ferror@plt+0x64410>
  41297c:	ldr	x1, [x1, #3320]
  412980:	b	401820 <fputc@plt>
  412984:	nop
  412988:	stp	x29, x30, [sp, #-32]!
  41298c:	mov	x29, sp
  412990:	str	x19, [sp, #16]
  412994:	adrp	x19, 466000 <ferror@plt+0x64410>
  412998:	ldr	x1, [x19, #3320]
  41299c:	bl	4017a0 <fputs@plt>
  4129a0:	ldr	x1, [x19, #3320]
  4129a4:	mov	w0, #0xa                   	// #10
  4129a8:	ldr	x19, [sp, #16]
  4129ac:	ldp	x29, x30, [sp], #32
  4129b0:	b	401820 <fputc@plt>
  4129b4:	nop
  4129b8:	adrp	x4, 466000 <ferror@plt+0x64410>
  4129bc:	mov	x2, x0
  4129c0:	cmp	x1, #0x0
  4129c4:	adrp	x3, 426000 <ferror@plt+0x24410>
  4129c8:	ldr	x0, [x4, #3320]
  4129cc:	add	x3, x3, #0xba0
  4129d0:	csel	x3, x3, x1, eq  // eq = none
  4129d4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4129d8:	add	x1, x1, #0xa8
  4129dc:	b	401bc0 <fprintf@plt>
  4129e0:	cmp	w0, #0x7e
  4129e4:	mov	w3, w0
  4129e8:	ccmp	w0, #0x1f, #0x0, le
  4129ec:	b.hi	412a0c <ferror@plt+0x10e1c>  // b.pmore
  4129f0:	sub	w0, w0, #0x7
  4129f4:	cmp	w0, #0x6
  4129f8:	b.hi	412a3c <ferror@plt+0x10e4c>  // b.pmore
  4129fc:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412a00:	add	x1, x1, #0x2e0
  412a04:	ldr	x0, [x1, w0, uxtw #3]
  412a08:	ret
  412a0c:	cmp	w0, #0x20
  412a10:	b.eq	412a30 <ferror@plt+0x10e40>  // b.none
  412a14:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  412a18:	add	x1, x1, #0x690
  412a1c:	add	x2, x1, #0x10
  412a20:	mov	x0, x2
  412a24:	strb	w3, [x1, #16]
  412a28:	strb	wzr, [x1, #17]
  412a2c:	ret
  412a30:	adrp	x0, 42a000 <ferror@plt+0x28410>
  412a34:	add	x0, x0, #0xff8
  412a38:	ret
  412a3c:	stp	x29, x30, [sp, #-32]!
  412a40:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  412a44:	mov	x29, sp
  412a48:	ldr	w0, [x0, #1652]
  412a4c:	str	x19, [sp, #16]
  412a50:	cbz	w0, 412a84 <ferror@plt+0x10e94>
  412a54:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  412a58:	add	x0, x0, #0x690
  412a5c:	add	x19, x0, #0x10
  412a60:	adrp	x2, 42b000 <ferror@plt+0x29410>
  412a64:	mov	x0, x19
  412a68:	add	x2, x2, #0x30
  412a6c:	mov	x1, #0x14                  	// #20
  412a70:	bl	401860 <snprintf@plt>
  412a74:	mov	x0, x19
  412a78:	ldr	x19, [sp, #16]
  412a7c:	ldp	x29, x30, [sp], #32
  412a80:	ret
  412a84:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  412a88:	add	x0, x0, #0x690
  412a8c:	add	x19, x0, #0x10
  412a90:	adrp	x2, 42b000 <ferror@plt+0x29410>
  412a94:	mov	x0, x19
  412a98:	add	x2, x2, #0x38
  412a9c:	mov	x1, #0x14                  	// #20
  412aa0:	bl	401860 <snprintf@plt>
  412aa4:	mov	x0, x19
  412aa8:	b	412a78 <ferror@plt+0x10e88>
  412aac:	nop
  412ab0:	stp	x29, x30, [sp, #-16]!
  412ab4:	sxtw	x1, w1
  412ab8:	mov	x29, sp
  412abc:	bl	4017f0 <reallocarray@plt>
  412ac0:	cbz	x0, 412acc <ferror@plt+0x10edc>
  412ac4:	ldp	x29, x30, [sp], #16
  412ac8:	ret
  412acc:	adrp	x1, 42a000 <ferror@plt+0x28410>
  412ad0:	add	x1, x1, #0xfb0
  412ad4:	mov	w2, #0x5                   	// #5
  412ad8:	bl	401ae0 <dcgettext@plt>
  412adc:	bl	411cf0 <ferror@plt+0x10100>
  412ae0:	sub	sp, sp, #0x850
  412ae4:	mov	w0, #0x1                   	// #1
  412ae8:	stp	x29, x30, [sp]
  412aec:	mov	x29, sp
  412af0:	stp	x23, x24, [sp, #48]
  412af4:	adrp	x24, 467000 <stdin@@GLIBC_2.17+0x300>
  412af8:	add	x24, x24, #0x690
  412afc:	adrp	x23, 45e000 <ferror@plt+0x5c410>
  412b00:	add	x23, x23, #0xdc0
  412b04:	stp	x19, x20, [sp, #16]
  412b08:	adrp	x20, 467000 <stdin@@GLIBC_2.17+0x300>
  412b0c:	add	x19, sp, #0x50
  412b10:	add	x20, x20, #0x668
  412b14:	str	wzr, [x24, #12]
  412b18:	stp	x21, x22, [sp, #32]
  412b1c:	adrp	x22, 467000 <stdin@@GLIBC_2.17+0x300>
  412b20:	mov	w21, #0x1                   	// #1
  412b24:	add	x22, x22, #0x680
  412b28:	stp	x25, x26, [sp, #64]
  412b2c:	bl	411db8 <ferror@plt+0x101c8>
  412b30:	ldr	x2, [x20]
  412b34:	cbz	x2, 412bd4 <ferror@plt+0x10fe4>
  412b38:	mov	x0, x19
  412b3c:	mov	w1, #0x800                 	// #2048
  412b40:	bl	401bd0 <fgets@plt>
  412b44:	cbz	x0, 412be8 <ferror@plt+0x10ff8>
  412b48:	ldr	x0, [x20]
  412b4c:	ldrb	w1, [x19]
  412b50:	cmp	x0, #0x0
  412b54:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  412b58:	b.eq	412ba4 <ferror@plt+0x10fb4>  // b.none
  412b5c:	cbz	w1, 412bac <ferror@plt+0x10fbc>
  412b60:	mov	x2, x19
  412b64:	nop
  412b68:	mov	x0, x2
  412b6c:	add	x2, x2, #0x1
  412b70:	ldrb	w3, [x0, #1]
  412b74:	cbnz	w3, 412b68 <ferror@plt+0x10f78>
  412b78:	cmp	x19, x0
  412b7c:	b.ls	412b90 <ferror@plt+0x10fa0>  // b.plast
  412b80:	b	412ba4 <ferror@plt+0x10fb4>
  412b84:	strb	wzr, [x0], #-1
  412b88:	cmp	x19, x0
  412b8c:	b.hi	412ba0 <ferror@plt+0x10fb0>  // b.pmore
  412b90:	ldrb	w1, [x0]
  412b94:	cmp	w1, #0xd
  412b98:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  412b9c:	b.eq	412b84 <ferror@plt+0x10f94>  // b.none
  412ba0:	ldrb	w1, [x19]
  412ba4:	cmp	w1, #0x25
  412ba8:	b.eq	412c04 <ferror@plt+0x11014>  // b.none
  412bac:	cbz	w21, 412b30 <ferror@plt+0x10f40>
  412bb0:	mov	x0, x19
  412bb4:	adrp	x25, 466000 <ferror@plt+0x64410>
  412bb8:	ldr	x1, [x25, #3320]
  412bbc:	bl	4017a0 <fputs@plt>
  412bc0:	ldr	x1, [x25, #3320]
  412bc4:	mov	w0, #0xa                   	// #10
  412bc8:	bl	401820 <fputc@plt>
  412bcc:	ldr	x2, [x20]
  412bd0:	cbnz	x2, 412b38 <ferror@plt+0x10f48>
  412bd4:	ldr	w0, [x22]
  412bd8:	add	w1, w0, #0x1
  412bdc:	str	w1, [x22]
  412be0:	ldr	x19, [x23, w0, sxtw #3]
  412be4:	cbnz	x19, 412ba0 <ferror@plt+0x10fb0>
  412be8:	ldp	x29, x30, [sp]
  412bec:	ldp	x19, x20, [sp, #16]
  412bf0:	ldp	x21, x22, [sp, #32]
  412bf4:	ldp	x23, x24, [sp, #48]
  412bf8:	ldp	x25, x26, [sp, #64]
  412bfc:	add	sp, sp, #0x850
  412c00:	ret
  412c04:	adrp	x26, 46b000 <stdin@@GLIBC_2.17+0x4300>
  412c08:	ldrb	w0, [x19, #1]
  412c0c:	ldr	w1, [x26, #1416]
  412c10:	cbz	w1, 412c50 <ferror@plt+0x11060>
  412c14:	cmp	w0, #0x23
  412c18:	b.eq	412c58 <ferror@plt+0x11068>  // b.none
  412c1c:	mov	x0, x19
  412c20:	bl	401790 <strlen@plt>
  412c24:	add	x1, x19, x0
  412c28:	adrp	x25, 466000 <ferror@plt+0x64410>
  412c2c:	ldr	x0, [x25, #3320]
  412c30:	ldurb	w1, [x1, #-1]
  412c34:	cmp	w1, #0x5c
  412c38:	b.eq	412e20 <ferror@plt+0x11230>  // b.none
  412c3c:	mov	x2, x19
  412c40:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412c44:	add	x1, x1, #0xf0
  412c48:	bl	401bc0 <fprintf@plt>
  412c4c:	ldrb	w0, [x19, #1]
  412c50:	cmp	w0, #0x25
  412c54:	b.eq	412be8 <ferror@plt+0x10ff8>  // b.none
  412c58:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412c5c:	mov	x0, x19
  412c60:	add	x1, x1, #0x100
  412c64:	mov	x2, #0x5                   	// #5
  412c68:	bl	4018c0 <strncmp@plt>
  412c6c:	cbz	w0, 412d50 <ferror@plt+0x11160>
  412c70:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412c74:	mov	x0, x19
  412c78:	add	x1, x1, #0x128
  412c7c:	mov	x2, #0x4                   	// #4
  412c80:	bl	4018c0 <strncmp@plt>
  412c84:	cbz	w0, 412dcc <ferror@plt+0x111dc>
  412c88:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412c8c:	mov	x0, x19
  412c90:	add	x1, x1, #0x130
  412c94:	mov	x2, #0xd                   	// #13
  412c98:	bl	4018c0 <strncmp@plt>
  412c9c:	cbz	w0, 412e00 <ferror@plt+0x11210>
  412ca0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412ca4:	mov	x0, x19
  412ca8:	add	x1, x1, #0x140
  412cac:	mov	x2, #0x11                  	// #17
  412cb0:	bl	4018c0 <strncmp@plt>
  412cb4:	cbz	w0, 412e38 <ferror@plt+0x11248>
  412cb8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412cbc:	mov	x0, x19
  412cc0:	add	x1, x1, #0x158
  412cc4:	mov	x2, #0x10                  	// #16
  412cc8:	bl	4018c0 <strncmp@plt>
  412ccc:	cbz	w0, 412e58 <ferror@plt+0x11268>
  412cd0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412cd4:	mov	x0, x19
  412cd8:	add	x1, x1, #0x170
  412cdc:	mov	x2, #0x14                  	// #20
  412ce0:	bl	4018c0 <strncmp@plt>
  412ce4:	cbz	w0, 412e78 <ferror@plt+0x11288>
  412ce8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412cec:	mov	x0, x19
  412cf0:	add	x1, x1, #0x188
  412cf4:	mov	x2, #0x6                   	// #6
  412cf8:	bl	4018c0 <strncmp@plt>
  412cfc:	cbz	w0, 412eac <ferror@plt+0x112bc>
  412d00:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412d04:	mov	x0, x19
  412d08:	add	x1, x1, #0x190
  412d0c:	mov	x2, #0x18                  	// #24
  412d10:	bl	4018c0 <strncmp@plt>
  412d14:	cbz	w0, 412e98 <ferror@plt+0x112a8>
  412d18:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412d1c:	mov	x0, x19
  412d20:	add	x1, x1, #0x1b0
  412d24:	mov	x2, #0xe                   	// #14
  412d28:	bl	4018c0 <strncmp@plt>
  412d2c:	cbnz	w0, 412ed0 <ferror@plt+0x112e0>
  412d30:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  412d34:	ldrb	w0, [x0, #3164]
  412d38:	cbz	w0, 412b30 <ferror@plt+0x10f40>
  412d3c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  412d40:	adrp	x25, 466000 <ferror@plt+0x64410>
  412d44:	ldr	x0, [x0, #368]
  412d48:	cbnz	x0, 412bb8 <ferror@plt+0x10fc8>
  412d4c:	b	412b30 <ferror@plt+0x10f40>
  412d50:	mov	w0, w21
  412d54:	bl	411db8 <ferror@plt+0x101c8>
  412d58:	ldr	w0, [x26, #1416]
  412d5c:	adrp	x25, 466000 <ferror@plt+0x64410>
  412d60:	cbz	w0, 412df8 <ferror@plt+0x11208>
  412d64:	ldr	x0, [x25, #3320]
  412d68:	cmp	w21, #0x0
  412d6c:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412d70:	adrp	x2, 42b000 <ferror@plt+0x29410>
  412d74:	add	x1, x1, #0xd8
  412d78:	add	x2, x2, #0xd0
  412d7c:	csel	x2, x2, x1, ne  // ne = any
  412d80:	add	x25, x25, #0xcf8
  412d84:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412d88:	add	x1, x1, #0x108
  412d8c:	bl	401bc0 <fprintf@plt>
  412d90:	mov	x0, x19
  412d94:	bl	401790 <strlen@plt>
  412d98:	add	x1, x19, x0
  412d9c:	adrp	x3, 431000 <ferror@plt+0x2f410>
  412da0:	ldr	x0, [x25]
  412da4:	add	x3, x3, #0xbc0
  412da8:	ldurb	w4, [x1, #-1]
  412dac:	adrp	x2, 426000 <ferror@plt+0x24410>
  412db0:	add	x2, x2, #0xba0
  412db4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412db8:	cmp	w4, #0x5c
  412dbc:	add	x1, x1, #0x120
  412dc0:	csel	x2, x3, x2, eq  // eq = none
  412dc4:	bl	401bc0 <fprintf@plt>
  412dc8:	b	412b30 <ferror@plt+0x10f40>
  412dcc:	ldr	w0, [x24, #12]
  412dd0:	cmp	w0, #0x0
  412dd4:	b.le	413030 <ferror@plt+0x11440>
  412dd8:	ldr	x2, [x24]
  412ddc:	sub	w3, w0, #0x1
  412de0:	ldr	w1, [x26, #1416]
  412de4:	adrp	x25, 466000 <ferror@plt+0x64410>
  412de8:	str	w3, [x24, #12]
  412dec:	add	x0, x2, w0, sxtw
  412df0:	ldurb	w21, [x0, #-1]
  412df4:	cbnz	w1, 412d64 <ferror@plt+0x11174>
  412df8:	add	x25, x25, #0xcf8
  412dfc:	b	412d90 <ferror@plt+0x111a0>
  412e00:	mov	w0, w21
  412e04:	bl	411db8 <ferror@plt+0x101c8>
  412e08:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  412e0c:	ldr	w0, [x0, #1436]
  412e10:	cmp	w0, #0x0
  412e14:	cset	w0, ne  // ne = any
  412e18:	and	w21, w21, w0
  412e1c:	b	412b30 <ferror@plt+0x10f40>
  412e20:	mov	x2, x19
  412e24:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412e28:	add	x1, x1, #0xe0
  412e2c:	bl	401bc0 <fprintf@plt>
  412e30:	ldrb	w0, [x19, #1]
  412e34:	b	412c50 <ferror@plt+0x11060>
  412e38:	mov	w0, w21
  412e3c:	bl	411db8 <ferror@plt+0x101c8>
  412e40:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  412e44:	ldr	w0, [x0, #1436]
  412e48:	cmp	w0, #0x0
  412e4c:	cset	w0, eq  // eq = none
  412e50:	and	w21, w21, w0
  412e54:	b	412b30 <ferror@plt+0x10f40>
  412e58:	mov	w0, w21
  412e5c:	bl	411db8 <ferror@plt+0x101c8>
  412e60:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  412e64:	ldr	w0, [x0, #3220]
  412e68:	cmp	w0, #0x0
  412e6c:	cset	w0, ne  // ne = any
  412e70:	and	w21, w21, w0
  412e74:	b	412b30 <ferror@plt+0x10f40>
  412e78:	mov	w0, w21
  412e7c:	bl	411db8 <ferror@plt+0x101c8>
  412e80:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  412e84:	ldr	w0, [x0, #3220]
  412e88:	cmp	w0, #0x0
  412e8c:	cset	w0, eq  // eq = none
  412e90:	and	w21, w21, w0
  412e94:	b	412b30 <ferror@plt+0x10f40>
  412e98:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  412e9c:	cmp	w21, #0x0
  412ea0:	ldrb	w0, [x0, #3164]
  412ea4:	csel	w21, w0, w21, ne  // ne = any
  412ea8:	b	412b30 <ferror@plt+0x10f40>
  412eac:	ldr	w0, [x24, #12]
  412eb0:	cmp	w0, #0x0
  412eb4:	b.le	413030 <ferror@plt+0x11440>
  412eb8:	ldr	x1, [x24]
  412ebc:	sub	w2, w0, #0x1
  412ec0:	str	w2, [x24, #12]
  412ec4:	add	x0, x1, w0, sxtw
  412ec8:	ldurb	w21, [x0, #-1]
  412ecc:	b	412b30 <ferror@plt+0x10f40>
  412ed0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412ed4:	mov	x0, x19
  412ed8:	add	x1, x1, #0x1c0
  412edc:	mov	x2, #0x10                  	// #16
  412ee0:	bl	4018c0 <strncmp@plt>
  412ee4:	cbz	w0, 412f8c <ferror@plt+0x1139c>
  412ee8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412eec:	mov	x0, x19
  412ef0:	add	x1, x1, #0x1f8
  412ef4:	mov	x2, #0xc                   	// #12
  412ef8:	bl	4018c0 <strncmp@plt>
  412efc:	cbz	w0, 412fbc <ferror@plt+0x113cc>
  412f00:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412f04:	mov	x0, x19
  412f08:	add	x1, x1, #0x208
  412f0c:	mov	x2, #0xa                   	// #10
  412f10:	bl	4018c0 <strncmp@plt>
  412f14:	cbz	w0, 412fd8 <ferror@plt+0x113e8>
  412f18:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412f1c:	mov	x0, x19
  412f20:	add	x1, x1, #0x218
  412f24:	mov	x2, #0xc                   	// #12
  412f28:	bl	4018c0 <strncmp@plt>
  412f2c:	cbz	w0, 412ff4 <ferror@plt+0x11404>
  412f30:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412f34:	mov	x0, x19
  412f38:	add	x1, x1, #0x228
  412f3c:	mov	x2, #0xf                   	// #15
  412f40:	bl	4018c0 <strncmp@plt>
  412f44:	cbz	w0, 413004 <ferror@plt+0x11414>
  412f48:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412f4c:	mov	x0, x19
  412f50:	add	x1, x1, #0x238
  412f54:	mov	x2, #0xe                   	// #14
  412f58:	bl	4018c0 <strncmp@plt>
  412f5c:	cbnz	w0, 413018 <ferror@plt+0x11428>
  412f60:	adrp	x0, 435000 <ferror@plt+0x33410>
  412f64:	add	x0, x0, #0x788
  412f68:	adrp	x25, 466000 <ferror@plt+0x64410>
  412f6c:	mov	x2, #0x3                   	// #3
  412f70:	ldr	x3, [x25, #3320]
  412f74:	mov	x1, #0x1                   	// #1
  412f78:	bl	401a80 <fwrite@plt>
  412f7c:	ldr	x1, [x25, #3320]
  412f80:	mov	w0, #0xa                   	// #10
  412f84:	bl	401820 <fputc@plt>
  412f88:	b	412b30 <ferror@plt+0x10f40>
  412f8c:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  412f90:	adrp	x25, 466000 <ferror@plt+0x64410>
  412f94:	adrp	x2, 42b000 <ferror@plt+0x29410>
  412f98:	add	x2, x2, #0x1c8
  412f9c:	ldr	x3, [x0, #1624]
  412fa0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  412fa4:	ldr	x0, [x25, #3320]
  412fa8:	cmp	x3, #0x0
  412fac:	csel	x2, x2, x3, eq  // eq = none
  412fb0:	add	x1, x1, #0x1d8
  412fb4:	bl	401bc0 <fprintf@plt>
  412fb8:	b	412b30 <ferror@plt+0x10f40>
  412fbc:	mov	w0, w21
  412fc0:	bl	411db8 <ferror@plt+0x101c8>
  412fc4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  412fc8:	ldr	w0, [x0, #3144]
  412fcc:	cmp	w0, #0x0
  412fd0:	cset	w21, ne  // ne = any
  412fd4:	b	412b30 <ferror@plt+0x10f40>
  412fd8:	mov	w0, w21
  412fdc:	bl	411db8 <ferror@plt+0x101c8>
  412fe0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  412fe4:	ldr	w0, [x0, #3144]
  412fe8:	cmp	w0, #0x0
  412fec:	cset	w21, eq  // eq = none
  412ff0:	b	412b30 <ferror@plt+0x10f40>
  412ff4:	mov	w0, w21
  412ff8:	mov	w21, #0x1                   	// #1
  412ffc:	bl	411db8 <ferror@plt+0x101c8>
  413000:	b	412b30 <ferror@plt+0x10f40>
  413004:	adrp	x0, 428000 <ferror@plt+0x26410>
  413008:	adrp	x25, 466000 <ferror@plt+0x64410>
  41300c:	add	x0, x0, #0xe58
  413010:	mov	x2, #0x27                  	// #39
  413014:	b	412f70 <ferror@plt+0x11380>
  413018:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41301c:	add	x1, x1, #0x248
  413020:	mov	w2, #0x5                   	// #5
  413024:	mov	x0, #0x0                   	// #0
  413028:	bl	401ae0 <dcgettext@plt>
  41302c:	bl	411cf0 <ferror@plt+0x10100>
  413030:	bl	411928 <ferror@plt+0xfd38>
  413034:	nop
  413038:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41303c:	ldrb	w2, [x2, #2544]
  413040:	cbnz	w2, 413048 <ferror@plt+0x11458>
  413044:	ret
  413048:	stp	x29, x30, [sp, #-32]!
  41304c:	mov	w2, w0
  413050:	mov	w3, w1
  413054:	mov	x29, sp
  413058:	stp	x19, x20, [sp, #16]
  41305c:	adrp	x20, 466000 <ferror@plt+0x64410>
  413060:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  413064:	ldr	x0, [x20, #3320]
  413068:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41306c:	add	x1, x1, #0x268
  413070:	bl	401bc0 <fprintf@plt>
  413074:	ldr	w0, [x19, #2512]
  413078:	add	w0, w0, #0xe
  41307c:	str	w0, [x19, #2512]
  413080:	cmp	w0, #0x40
  413084:	b.gt	413094 <ferror@plt+0x114a4>
  413088:	ldp	x19, x20, [sp, #16]
  41308c:	ldp	x29, x30, [sp], #32
  413090:	ret
  413094:	ldr	x1, [x20, #3320]
  413098:	mov	w0, #0xa                   	// #10
  41309c:	bl	401820 <fputc@plt>
  4130a0:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4130a4:	mov	w3, #0xcccd                	// #52429
  4130a8:	mov	w1, #0x9998                	// #39320
  4130ac:	movk	w3, #0xcccc, lsl #16
  4130b0:	ldr	w0, [x2, #2744]
  4130b4:	movk	w1, #0x1999, lsl #16
  4130b8:	add	w0, w0, #0x1
  4130bc:	str	w0, [x2, #2744]
  4130c0:	madd	w0, w0, w3, w1
  4130c4:	ror	w0, w0, #1
  4130c8:	cmp	w0, w1
  4130cc:	b.ls	4130e0 <ferror@plt+0x114f0>  // b.plast
  4130d0:	str	wzr, [x19, #2512]
  4130d4:	ldp	x19, x20, [sp, #16]
  4130d8:	ldp	x29, x30, [sp], #32
  4130dc:	ret
  4130e0:	ldr	x1, [x20, #3320]
  4130e4:	mov	w0, #0xa                   	// #10
  4130e8:	bl	401820 <fputc@plt>
  4130ec:	str	wzr, [x19, #2512]
  4130f0:	b	4130d4 <ferror@plt+0x114e4>
  4130f4:	nop
  4130f8:	stp	x29, x30, [sp, #-16]!
  4130fc:	sxtw	x0, w0
  413100:	mov	x29, sp
  413104:	bl	4018b0 <malloc@plt>
  413108:	cbz	x0, 413114 <ferror@plt+0x11524>
  41310c:	ldp	x29, x30, [sp], #16
  413110:	ret
  413114:	adrp	x1, 42b000 <ferror@plt+0x29410>
  413118:	add	x1, x1, #0x278
  41311c:	mov	w2, #0x5                   	// #5
  413120:	bl	401ae0 <dcgettext@plt>
  413124:	bl	411cf0 <ferror@plt+0x10100>
  413128:	cbz	x0, 41316c <ferror@plt+0x1157c>
  41312c:	ldrb	w1, [x0]
  413130:	cbz	w1, 41316c <ferror@plt+0x1157c>
  413134:	mov	x2, x0
  413138:	mov	x1, x2
  41313c:	add	x2, x2, #0x1
  413140:	ldrb	w3, [x1, #1]
  413144:	cbnz	w3, 413138 <ferror@plt+0x11548>
  413148:	cmp	x0, x1
  41314c:	b.hi	41316c <ferror@plt+0x1157c>  // b.pmore
  413150:	ldrb	w2, [x1]
  413154:	cmp	w2, #0xd
  413158:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  41315c:	b.ne	41316c <ferror@plt+0x1157c>  // b.any
  413160:	strb	wzr, [x1], #-1
  413164:	cmp	x0, x1
  413168:	b.ls	413150 <ferror@plt+0x11560>  // b.plast
  41316c:	ret
  413170:	stp	x29, x30, [sp, #-64]!
  413174:	mov	x29, sp
  413178:	stp	x21, x22, [sp, #32]
  41317c:	adrp	x22, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413180:	ldr	x2, [x22, #2752]
  413184:	str	x23, [sp, #48]
  413188:	sxtw	x23, w0
  41318c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413190:	stp	x19, x20, [sp, #16]
  413194:	mov	w19, w1
  413198:	sbfiz	x21, x23, #2, #32
  41319c:	ldr	x3, [x0, #3168]
  4131a0:	mov	x20, x23
  4131a4:	ldrsw	x0, [x2, w23, sxtw #2]
  4131a8:	add	x5, x2, x21
  4131ac:	ldr	w1, [x3, x0, lsl #2]
  4131b0:	cbnz	w1, 413214 <ferror@plt+0x11624>
  4131b4:	str	w19, [x3, x0, lsl #2]
  4131b8:	sxtw	x1, w19
  4131bc:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  4131c0:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4131c4:	mov	w0, w20
  4131c8:	ldr	x4, [x4, #2584]
  4131cc:	ldr	w2, [x2, x1, lsl #2]
  4131d0:	ldr	x3, [x3, #2792]
  4131d4:	ldp	x19, x20, [sp, #16]
  4131d8:	ldp	x21, x22, [sp, #32]
  4131dc:	str	w2, [x5]
  4131e0:	ldr	w5, [x4, x23, lsl #2]
  4131e4:	ldr	w2, [x4, x1, lsl #2]
  4131e8:	cmp	w2, w5
  4131ec:	csel	w2, w2, w5, ge  // ge = tcont
  4131f0:	str	w2, [x4, x23, lsl #2]
  4131f4:	ldr	w2, [x3, x23, lsl #2]
  4131f8:	ldr	w1, [x3, x1, lsl #2]
  4131fc:	cmp	w1, w2
  413200:	csel	w1, w1, w2, le
  413204:	str	w1, [x3, x23, lsl #2]
  413208:	ldr	x23, [sp, #48]
  41320c:	ldp	x29, x30, [sp], #64
  413210:	ret
  413214:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413218:	ldr	x1, [x1, #712]
  41321c:	ldr	w1, [x1, x0, lsl #2]
  413220:	cmp	w1, #0x101
  413224:	b.ne	413238 <ferror@plt+0x11648>  // b.any
  413228:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41322c:	ldr	x1, [x1, #440]
  413230:	ldr	w3, [x1, x0, lsl #2]
  413234:	cbz	w3, 41325c <ferror@plt+0x1166c>
  413238:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41323c:	add	x1, x1, #0x328
  413240:	mov	w2, #0x5                   	// #5
  413244:	mov	x0, #0x0                   	// #0
  413248:	bl	401ae0 <dcgettext@plt>
  41324c:	bl	411cf0 <ferror@plt+0x10100>
  413250:	ldr	x2, [x22, #2752]
  413254:	add	x5, x2, x21
  413258:	b	4131b8 <ferror@plt+0x115c8>
  41325c:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  413260:	ldr	w3, [x4, #732]
  413264:	add	w3, w3, #0x1
  413268:	str	w3, [x4, #732]
  41326c:	str	w19, [x1, x0, lsl #2]
  413270:	b	4131b8 <ferror@plt+0x115c8>
  413274:	nop
  413278:	stp	x29, x30, [sp, #-112]!
  41327c:	mov	w2, #0x5                   	// #5
  413280:	adrp	x1, 42b000 <ferror@plt+0x29410>
  413284:	mov	x29, sp
  413288:	stp	x19, x20, [sp, #16]
  41328c:	mov	w19, w0
  413290:	adrp	x0, 466000 <ferror@plt+0x64410>
  413294:	add	x1, x1, #0x350
  413298:	stp	x21, x22, [sp, #32]
  41329c:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  4132a0:	ldr	x20, [x0, #3312]
  4132a4:	mov	x0, #0x0                   	// #0
  4132a8:	bl	401ae0 <dcgettext@plt>
  4132ac:	mov	x1, x0
  4132b0:	mov	w2, w19
  4132b4:	mov	x0, x20
  4132b8:	bl	401bc0 <fprintf@plt>
  4132bc:	ldr	w0, [x21, #464]
  4132c0:	cmp	w0, #0x0
  4132c4:	b.le	4133a8 <ferror@plt+0x117b8>
  4132c8:	adrp	x22, 42b000 <ferror@plt+0x29410>
  4132cc:	add	x0, x22, #0x398
  4132d0:	add	x21, x21, #0x1d0
  4132d4:	stp	x23, x24, [sp, #48]
  4132d8:	adrp	x24, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4132dc:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4132e0:	add	x24, x24, #0xc60
  4132e4:	add	x23, x23, #0x2c8
  4132e8:	stp	x25, x26, [sp, #64]
  4132ec:	adrp	x26, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4132f0:	adrp	x25, 468000 <stdin@@GLIBC_2.17+0x1300>
  4132f4:	add	x26, x26, #0x2a0
  4132f8:	add	x25, x25, #0x1b8
  4132fc:	stp	x27, x28, [sp, #80]
  413300:	adrp	x28, 42b000 <ferror@plt+0x29410>
  413304:	adrp	x27, 42b000 <ferror@plt+0x29410>
  413308:	add	x27, x27, #0x388
  41330c:	str	x0, [sp, #96]
  413310:	adrp	x0, 466000 <ferror@plt+0x64410>
  413314:	mov	w19, #0x1                   	// #1
  413318:	add	x20, x0, #0xcf0
  41331c:	add	x0, x28, #0x3a8
  413320:	mov	x28, #0x4                   	// #4
  413324:	str	x0, [sp, #104]
  413328:	ldr	x22, [x20]
  41332c:	mov	x1, x27
  413330:	mov	w2, #0x5                   	// #5
  413334:	mov	x0, #0x0                   	// #0
  413338:	bl	401ae0 <dcgettext@plt>
  41333c:	mov	x1, x0
  413340:	mov	w2, w19
  413344:	mov	x0, x22
  413348:	bl	401bc0 <fprintf@plt>
  41334c:	ldr	x0, [x23]
  413350:	ldr	x2, [x24]
  413354:	ldr	x3, [x25]
  413358:	ldr	x4, [x26]
  41335c:	ldr	x1, [sp, #96]
  413360:	ldr	w22, [x4, x28]
  413364:	ldr	w4, [x3, x28]
  413368:	ldr	w3, [x2, x28]
  41336c:	ldr	w2, [x0, x28]
  413370:	ldr	x0, [x20]
  413374:	bl	401bc0 <fprintf@plt>
  413378:	mov	w0, #0xa                   	// #10
  41337c:	cbnz	w22, 4133dc <ferror@plt+0x117ec>
  413380:	ldr	x1, [x20]
  413384:	add	w19, w19, #0x1
  413388:	add	x28, x28, #0x4
  41338c:	bl	401820 <fputc@plt>
  413390:	ldr	w0, [x21]
  413394:	cmp	w0, w19
  413398:	b.ge	413328 <ferror@plt+0x11738>  // b.tcont
  41339c:	ldp	x23, x24, [sp, #48]
  4133a0:	ldp	x25, x26, [sp, #64]
  4133a4:	ldp	x27, x28, [sp, #80]
  4133a8:	adrp	x0, 466000 <ferror@plt+0x64410>
  4133ac:	mov	w2, #0x5                   	// #5
  4133b0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4133b4:	ldr	x19, [x0, #3312]
  4133b8:	add	x1, x1, #0x3b0
  4133bc:	mov	x0, #0x0                   	// #0
  4133c0:	bl	401ae0 <dcgettext@plt>
  4133c4:	mov	x1, x0
  4133c8:	mov	x0, x19
  4133cc:	ldp	x19, x20, [sp, #16]
  4133d0:	ldp	x21, x22, [sp, #32]
  4133d4:	ldp	x29, x30, [sp], #112
  4133d8:	b	401bc0 <fprintf@plt>
  4133dc:	ldr	x0, [x20]
  4133e0:	mov	w2, w22
  4133e4:	ldr	x1, [sp, #104]
  4133e8:	add	w19, w19, #0x1
  4133ec:	add	x28, x28, #0x4
  4133f0:	bl	401bc0 <fprintf@plt>
  4133f4:	ldr	x1, [x20]
  4133f8:	mov	w0, #0xa                   	// #10
  4133fc:	bl	401820 <fputc@plt>
  413400:	ldr	w0, [x21]
  413404:	cmp	w19, w0
  413408:	b.le	413328 <ferror@plt+0x11738>
  41340c:	b	41339c <ferror@plt+0x117ac>
  413410:	stp	x29, x30, [sp, #-64]!
  413414:	mov	x29, sp
  413418:	stp	x19, x20, [sp, #16]
  41341c:	sxtw	x20, w1
  413420:	mov	w19, w20
  413424:	cbz	w0, 413430 <ferror@plt+0x11840>
  413428:	mov	w19, w0
  41342c:	cbnz	w20, 413440 <ferror@plt+0x11850>
  413430:	mov	w0, w19
  413434:	ldp	x19, x20, [sp, #16]
  413438:	ldp	x29, x30, [sp], #64
  41343c:	ret
  413440:	str	x23, [sp, #48]
  413444:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413448:	stp	x21, x22, [sp, #32]
  41344c:	sbfiz	x22, x0, #2, #32
  413450:	sxtw	x21, w0
  413454:	ldr	x0, [x23, #2752]
  413458:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41345c:	ldr	x2, [x1, #3168]
  413460:	add	x3, x0, x22
  413464:	ldrsw	x1, [x0, w19, sxtw #2]
  413468:	ldr	w4, [x2, x1, lsl #2]
  41346c:	cbnz	w4, 4134cc <ferror@plt+0x118dc>
  413470:	str	w20, [x2, x1, lsl #2]
  413474:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  413478:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41347c:	ldr	w0, [x0, x20, lsl #2]
  413480:	ldr	x2, [x2, #2584]
  413484:	ldr	x1, [x1, #2792]
  413488:	ldr	x23, [sp, #48]
  41348c:	str	w0, [x3]
  413490:	ldr	w3, [x2, x21, lsl #2]
  413494:	ldr	w0, [x2, x20, lsl #2]
  413498:	cmp	w0, w3
  41349c:	csel	w0, w0, w3, ge  // ge = tcont
  4134a0:	str	w0, [x2, x21, lsl #2]
  4134a4:	ldr	w0, [x1, x20, lsl #2]
  4134a8:	ldr	w2, [x1, x21, lsl #2]
  4134ac:	cmp	w0, w2
  4134b0:	csel	w0, w0, w2, le
  4134b4:	str	w0, [x1, x21, lsl #2]
  4134b8:	mov	w0, w19
  4134bc:	ldp	x19, x20, [sp, #16]
  4134c0:	ldp	x21, x22, [sp, #32]
  4134c4:	ldp	x29, x30, [sp], #64
  4134c8:	ret
  4134cc:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4134d0:	ldr	x2, [x2, #712]
  4134d4:	ldr	w2, [x2, x1, lsl #2]
  4134d8:	cmp	w2, #0x101
  4134dc:	b.ne	4134f0 <ferror@plt+0x11900>  // b.any
  4134e0:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4134e4:	ldr	x2, [x2, #440]
  4134e8:	ldr	w4, [x2, x1, lsl #2]
  4134ec:	cbz	w4, 413514 <ferror@plt+0x11924>
  4134f0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4134f4:	add	x1, x1, #0x328
  4134f8:	mov	w2, #0x5                   	// #5
  4134fc:	mov	x0, #0x0                   	// #0
  413500:	bl	401ae0 <dcgettext@plt>
  413504:	bl	411cf0 <ferror@plt+0x10100>
  413508:	ldr	x0, [x23, #2752]
  41350c:	add	x3, x0, x22
  413510:	b	413474 <ferror@plt+0x11884>
  413514:	adrp	x5, 46c000 <stdin@@GLIBC_2.17+0x5300>
  413518:	ldr	w4, [x5, #732]
  41351c:	add	w4, w4, #0x1
  413520:	str	w4, [x5, #732]
  413524:	b	413470 <ferror@plt+0x11880>
  413528:	stp	x29, x30, [sp, #-64]!
  41352c:	mov	x29, sp
  413530:	stp	x19, x20, [sp, #16]
  413534:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  413538:	add	x20, x20, #0xa08
  41353c:	stp	x21, x22, [sp, #32]
  413540:	mov	w22, #0x1                   	// #1
  413544:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413548:	stp	x23, x24, [sp, #48]
  41354c:	adrp	x23, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413550:	adrp	x24, 468000 <stdin@@GLIBC_2.17+0x1300>
  413554:	ldr	x1, [x20]
  413558:	sxtw	x19, w0
  41355c:	ldr	w0, [x1, x19, lsl #2]
  413560:	cmp	w0, #0x1
  413564:	b.eq	41359c <ferror@plt+0x119ac>  // b.none
  413568:	cmp	w0, #0x2
  41356c:	b.ne	4135b0 <ferror@plt+0x119c0>  // b.any
  413570:	ldr	x0, [x21, #712]
  413574:	str	w22, [x1, x19, lsl #2]
  413578:	ldr	w0, [x0, x19, lsl #2]
  41357c:	cmp	w0, #0x101
  413580:	b.ne	41359c <ferror@plt+0x119ac>  // b.any
  413584:	ldr	x0, [x23, #3168]
  413588:	ldr	w0, [x0, x19, lsl #2]
  41358c:	cbnz	w0, 4135d8 <ferror@plt+0x119e8>
  413590:	ldr	x0, [x24, #440]
  413594:	ldr	w0, [x0, x19, lsl #2]
  413598:	cbnz	w0, 413554 <ferror@plt+0x11964>
  41359c:	ldp	x19, x20, [sp, #16]
  4135a0:	ldp	x21, x22, [sp, #32]
  4135a4:	ldp	x23, x24, [sp, #48]
  4135a8:	ldp	x29, x30, [sp], #64
  4135ac:	ret
  4135b0:	mov	w2, #0x5                   	// #5
  4135b4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4135b8:	mov	x0, #0x0                   	// #0
  4135bc:	add	x1, x1, #0x3c8
  4135c0:	bl	401ae0 <dcgettext@plt>
  4135c4:	ldp	x19, x20, [sp, #16]
  4135c8:	ldp	x21, x22, [sp, #32]
  4135cc:	ldp	x23, x24, [sp, #48]
  4135d0:	ldp	x29, x30, [sp], #64
  4135d4:	b	411cb8 <ferror@plt+0x100c8>
  4135d8:	bl	413528 <ferror@plt+0x11938>
  4135dc:	ldr	x0, [x24, #440]
  4135e0:	ldr	w0, [x0, x19, lsl #2]
  4135e4:	cbnz	w0, 413554 <ferror@plt+0x11964>
  4135e8:	b	41359c <ferror@plt+0x119ac>
  4135ec:	nop
  4135f0:	stp	x29, x30, [sp, #-112]!
  4135f4:	mov	x29, sp
  4135f8:	stp	x19, x20, [sp, #16]
  4135fc:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  413600:	adrp	x20, 46c000 <stdin@@GLIBC_2.17+0x5300>
  413604:	ldr	w2, [x19, #464]
  413608:	ldr	w1, [x20, #680]
  41360c:	add	w2, w2, #0x1
  413610:	str	w2, [x19, #464]
  413614:	stp	x21, x22, [sp, #32]
  413618:	cmp	w2, w1
  41361c:	mov	w21, w0
  413620:	stp	x23, x24, [sp, #48]
  413624:	stp	x25, x26, [sp, #64]
  413628:	stp	x27, x28, [sp, #80]
  41362c:	b.ge	413708 <ferror@plt+0x11b18>  // b.tcont
  413630:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  413634:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413638:	adrp	x28, 468000 <stdin@@GLIBC_2.17+0x1300>
  41363c:	adrp	x26, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413640:	ldr	x0, [x0, #2568]
  413644:	adrp	x27, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413648:	adrp	x25, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41364c:	adrp	x24, 468000 <stdin@@GLIBC_2.17+0x1300>
  413650:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413654:	adrp	x22, 46b000 <stdin@@GLIBC_2.17+0x4300>
  413658:	ldr	x6, [x4, #2792]
  41365c:	sxtw	x1, w2
  413660:	ldr	x5, [x26, #2752]
  413664:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413668:	str	w2, [x6, x1, lsl #2]
  41366c:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413670:	ldr	x8, [x28, #2584]
  413674:	str	w2, [x5, x1, lsl #2]
  413678:	ldr	x7, [x27, #712]
  41367c:	ldr	w2, [x19, #464]
  413680:	ldr	x6, [x25, #3168]
  413684:	sxtw	x1, w2
  413688:	ldr	x5, [x24, #440]
  41368c:	str	w2, [x8, x1, lsl #2]
  413690:	str	w21, [x7, x1, lsl #2]
  413694:	ldr	x2, [x23, #672]
  413698:	ldrsw	x7, [x19, #464]
  41369c:	ldr	x1, [x22, #1424]
  4136a0:	str	wzr, [x6, x7, lsl #2]
  4136a4:	ldrsw	x6, [x19, #464]
  4136a8:	str	wzr, [x5, x6, lsl #2]
  4136ac:	ldrsw	x5, [x19, #464]
  4136b0:	str	wzr, [x2, x5, lsl #2]
  4136b4:	ldrsw	x2, [x19, #464]
  4136b8:	ldr	w4, [x4, #680]
  4136bc:	str	w4, [x1, x2, lsl #2]
  4136c0:	ldrsw	x1, [x19, #464]
  4136c4:	ldr	w2, [x3, #2744]
  4136c8:	str	w2, [x0, x1, lsl #2]
  4136cc:	tbnz	w21, #31, 4136e8 <ferror@plt+0x11af8>
  4136d0:	cmp	w21, #0x101
  4136d4:	b.ne	41383c <ferror@plt+0x11c4c>  // b.any
  4136d8:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4136dc:	ldr	w0, [x1, #656]
  4136e0:	add	w0, w0, #0x1
  4136e4:	str	w0, [x1, #656]
  4136e8:	ldr	w0, [x19, #464]
  4136ec:	ldp	x19, x20, [sp, #16]
  4136f0:	ldp	x21, x22, [sp, #32]
  4136f4:	ldp	x23, x24, [sp, #48]
  4136f8:	ldp	x25, x26, [sp, #64]
  4136fc:	ldp	x27, x28, [sp, #80]
  413700:	ldp	x29, x30, [sp], #112
  413704:	ret
  413708:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41370c:	add	w1, w1, #0x3e8
  413710:	str	w1, [x20, #680]
  413714:	ldr	w0, [x0, #3440]
  413718:	cmp	w1, w0
  41371c:	b.ge	413894 <ferror@plt+0x11ca4>  // b.tcont
  413720:	adrp	x6, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413724:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413728:	adrp	x28, 468000 <stdin@@GLIBC_2.17+0x1300>
  41372c:	mov	x2, #0x4                   	// #4
  413730:	ldr	w5, [x6, #4032]
  413734:	adrp	x26, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413738:	ldr	x0, [x4, #2792]
  41373c:	add	w5, w5, #0x1
  413740:	str	w5, [x6, #4032]
  413744:	adrp	x27, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413748:	str	x4, [sp, #104]
  41374c:	adrp	x25, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413750:	bl	412ab0 <ferror@plt+0x10ec0>
  413754:	mov	x5, x0
  413758:	ldr	w1, [x20, #680]
  41375c:	mov	x2, #0x4                   	// #4
  413760:	ldr	x0, [x28, #2584]
  413764:	adrp	x24, 468000 <stdin@@GLIBC_2.17+0x1300>
  413768:	ldr	x4, [sp, #104]
  41376c:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413770:	adrp	x22, 46b000 <stdin@@GLIBC_2.17+0x4300>
  413774:	str	x5, [x4, #2792]
  413778:	bl	412ab0 <ferror@plt+0x10ec0>
  41377c:	ldr	w1, [x20, #680]
  413780:	mov	x5, x0
  413784:	ldr	x0, [x26, #2752]
  413788:	mov	x2, #0x4                   	// #4
  41378c:	str	x5, [x28, #2584]
  413790:	bl	412ab0 <ferror@plt+0x10ec0>
  413794:	mov	x5, x0
  413798:	ldr	w1, [x20, #680]
  41379c:	mov	x2, #0x4                   	// #4
  4137a0:	ldr	x0, [x27, #712]
  4137a4:	str	x5, [x26, #2752]
  4137a8:	bl	412ab0 <ferror@plt+0x10ec0>
  4137ac:	mov	x5, x0
  4137b0:	ldr	w1, [x20, #680]
  4137b4:	mov	x2, #0x4                   	// #4
  4137b8:	ldr	x0, [x25, #3168]
  4137bc:	str	x5, [x27, #712]
  4137c0:	bl	412ab0 <ferror@plt+0x10ec0>
  4137c4:	mov	x5, x0
  4137c8:	ldr	w1, [x20, #680]
  4137cc:	mov	x2, #0x4                   	// #4
  4137d0:	ldr	x0, [x24, #440]
  4137d4:	str	x5, [x25, #3168]
  4137d8:	bl	412ab0 <ferror@plt+0x10ec0>
  4137dc:	mov	x5, x0
  4137e0:	ldr	w1, [x20, #680]
  4137e4:	mov	x2, #0x4                   	// #4
  4137e8:	ldr	x0, [x23, #672]
  4137ec:	str	x5, [x24, #440]
  4137f0:	bl	412ab0 <ferror@plt+0x10ec0>
  4137f4:	mov	x5, x0
  4137f8:	ldr	w1, [x20, #680]
  4137fc:	mov	x2, #0x4                   	// #4
  413800:	ldr	x0, [x22, #1424]
  413804:	str	x5, [x23, #672]
  413808:	bl	412ab0 <ferror@plt+0x10ec0>
  41380c:	mov	x5, x0
  413810:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  413814:	ldr	w1, [x20, #680]
  413818:	mov	x2, #0x4                   	// #4
  41381c:	str	x5, [x22, #1424]
  413820:	ldr	x0, [x0, #2568]
  413824:	bl	412ab0 <ferror@plt+0x10ec0>
  413828:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41382c:	ldr	w2, [x19, #464]
  413830:	ldr	x4, [sp, #104]
  413834:	str	x0, [x1, #2568]
  413838:	b	413658 <ferror@plt+0x11a68>
  41383c:	mov	w0, w21
  413840:	bl	4120e0 <ferror@plt+0x104f0>
  413844:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  413848:	ldr	w0, [x0, #700]
  41384c:	cbz	w0, 4136e8 <ferror@plt+0x11af8>
  413850:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413854:	cmp	w21, #0x0
  413858:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41385c:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  413860:	ldr	w0, [x0, #3120]
  413864:	add	x2, x2, #0xae0
  413868:	add	x1, x1, #0x5b0
  41386c:	csel	w0, w0, w21, eq  // eq = none
  413870:	bl	405600 <ferror@plt+0x3a10>
  413874:	ldr	w0, [x19, #464]
  413878:	ldp	x19, x20, [sp, #16]
  41387c:	ldp	x21, x22, [sp, #32]
  413880:	ldp	x23, x24, [sp, #48]
  413884:	ldp	x25, x26, [sp, #64]
  413888:	ldp	x27, x28, [sp, #80]
  41388c:	ldp	x29, x30, [sp], #112
  413890:	ret
  413894:	mov	w2, #0x5                   	// #5
  413898:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41389c:	mov	x0, #0x0                   	// #0
  4138a0:	add	x1, x1, #0x3f8
  4138a4:	bl	401ae0 <dcgettext@plt>
  4138a8:	ldr	w1, [x20, #680]
  4138ac:	bl	412020 <ferror@plt+0x10430>
  4138b0:	ldr	w1, [x20, #680]
  4138b4:	b	413720 <ferror@plt+0x11b30>
  4138b8:	stp	x29, x30, [sp, #-144]!
  4138bc:	mov	x29, sp
  4138c0:	stp	x25, x26, [sp, #64]
  4138c4:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  4138c8:	stp	x27, x28, [sp, #80]
  4138cc:	adrp	x27, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4138d0:	ldr	x1, [x26, #2584]
  4138d4:	stp	x23, x24, [sp, #48]
  4138d8:	sxtw	x24, w0
  4138dc:	str	w0, [sp, #112]
  4138e0:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4138e4:	ldr	x0, [x27, #2792]
  4138e8:	stp	x19, x20, [sp, #16]
  4138ec:	ldr	w19, [x1, x24, lsl #2]
  4138f0:	ldr	w28, [x0, x24, lsl #2]
  4138f4:	cmp	w19, w28
  4138f8:	b.lt	413afc <ferror@plt+0x11f0c>  // b.tstop
  4138fc:	adrp	x25, 42b000 <ferror@plt+0x29410>
  413900:	add	x0, x25, #0x328
  413904:	adrp	x7, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413908:	adrp	x20, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41390c:	add	w19, w19, #0x1
  413910:	add	x20, x20, #0xc60
  413914:	sbfiz	x25, x28, #2, #32
  413918:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41391c:	stp	x21, x22, [sp, #32]
  413920:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413924:	add	x22, x7, #0x2c8
  413928:	add	x21, x21, #0x2a0
  41392c:	str	x0, [sp, #104]
  413930:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  413934:	add	x0, x0, #0x2dc
  413938:	str	x0, [sp, #136]
  41393c:	b	41395c <ferror@plt+0x11d6c>
  413940:	ldr	x0, [x21]
  413944:	add	w28, w28, #0x1
  413948:	cmp	w28, w19
  41394c:	ldr	w1, [x0, x25]
  413950:	add	x25, x25, #0x4
  413954:	str	w1, [x0, x6]
  413958:	b.eq	413a80 <ferror@plt+0x11e90>  // b.none
  41395c:	ldr	x0, [x22]
  413960:	ldr	w0, [x0, x25]
  413964:	bl	4135f0 <ferror@plt+0x11a00>
  413968:	mov	w3, w0
  41396c:	ldr	x1, [x20]
  413970:	sbfiz	x6, x3, #2, #32
  413974:	ldr	w0, [x1, x25]
  413978:	cbz	w0, 413940 <ferror@plt+0x11d50>
  41397c:	ldr	x2, [x23, #2752]
  413980:	add	w0, w0, w3
  413984:	sub	w0, w0, w28
  413988:	sxtw	x10, w3
  41398c:	sbfiz	x6, x3, #2, #32
  413990:	add	x11, x23, #0xac0
  413994:	ldrsw	x2, [x2, w3, sxtw #2]
  413998:	ldr	x8, [x22]
  41399c:	ldr	w9, [x1, x2, lsl #2]
  4139a0:	cbz	w9, 413af4 <ferror@plt+0x11f04>
  4139a4:	ldr	w1, [x8, x2, lsl #2]
  4139a8:	cmp	w1, #0x101
  4139ac:	b.ne	4139c0 <ferror@plt+0x11dd0>  // b.any
  4139b0:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4139b4:	ldr	x1, [x1, #440]
  4139b8:	ldr	w9, [x1, x2, lsl #2]
  4139bc:	cbz	w9, 413ae4 <ferror@plt+0x11ef4>
  4139c0:	ldr	x1, [sp, #104]
  4139c4:	mov	w2, #0x5                   	// #5
  4139c8:	mov	x0, #0x0                   	// #0
  4139cc:	str	w3, [sp, #116]
  4139d0:	stp	x6, x10, [sp, #120]
  4139d4:	bl	401ae0 <dcgettext@plt>
  4139d8:	bl	411cf0 <ferror@plt+0x10100>
  4139dc:	ldp	x6, x10, [sp, #120]
  4139e0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4139e4:	ldr	w3, [sp, #116]
  4139e8:	add	x11, x0, #0xac0
  4139ec:	ldr	x8, [x22]
  4139f0:	ldr	w0, [x8, x25]
  4139f4:	cmp	w0, #0x101
  4139f8:	b.ne	413940 <ferror@plt+0x11d50>  // b.any
  4139fc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  413a00:	ldr	x1, [x0, #440]
  413a04:	ldr	w0, [x1, x25]
  413a08:	cbz	w0, 413940 <ferror@plt+0x11d50>
  413a0c:	ldr	x2, [x11]
  413a10:	add	w0, w0, w3
  413a14:	ldr	x9, [x20]
  413a18:	sub	w0, w0, w28
  413a1c:	ldrsw	x2, [x2, x10, lsl #2]
  413a20:	ldr	w10, [x9, x2, lsl #2]
  413a24:	cbz	w10, 413b24 <ferror@plt+0x11f34>
  413a28:	ldr	w8, [x8, x2, lsl #2]
  413a2c:	cmp	w8, #0x101
  413a30:	b.ne	413a3c <ferror@plt+0x11e4c>  // b.any
  413a34:	ldr	w8, [x1, x2, lsl #2]
  413a38:	cbz	w8, 413b2c <ferror@plt+0x11f3c>
  413a3c:	ldr	x1, [sp, #104]
  413a40:	mov	w2, #0x5                   	// #5
  413a44:	mov	x0, #0x0                   	// #0
  413a48:	str	w3, [sp, #116]
  413a4c:	str	x6, [sp, #120]
  413a50:	add	w28, w28, #0x1
  413a54:	bl	401ae0 <dcgettext@plt>
  413a58:	bl	411cf0 <ferror@plt+0x10100>
  413a5c:	ldr	x0, [x21]
  413a60:	cmp	w28, w19
  413a64:	ldr	x6, [sp, #120]
  413a68:	ldr	w1, [x0, x25]
  413a6c:	add	x25, x25, #0x4
  413a70:	ldr	w3, [sp, #116]
  413a74:	str	w1, [x0, x6]
  413a78:	b.ne	41395c <ferror@plt+0x11d6c>  // b.any
  413a7c:	nop
  413a80:	ldp	x21, x22, [sp, #32]
  413a84:	cbz	w3, 413afc <ferror@plt+0x11f0c>
  413a88:	ldr	w0, [sp, #112]
  413a8c:	sub	w3, w3, w28
  413a90:	ldr	x6, [x27, #2792]
  413a94:	add	w3, w3, #0x1
  413a98:	add	w0, w0, w3
  413a9c:	ldr	x5, [x23, #2752]
  413aa0:	sxtw	x1, w0
  413aa4:	ldr	w2, [x6, x24, lsl #2]
  413aa8:	ldr	x4, [x26, #2584]
  413aac:	add	w2, w2, w3
  413ab0:	ldp	x19, x20, [sp, #16]
  413ab4:	ldp	x25, x26, [sp, #64]
  413ab8:	ldp	x27, x28, [sp, #80]
  413abc:	str	w2, [x6, x1, lsl #2]
  413ac0:	ldr	w2, [x5, x24, lsl #2]
  413ac4:	add	w2, w2, w3
  413ac8:	str	w2, [x5, x1, lsl #2]
  413acc:	ldr	w2, [x4, x24, lsl #2]
  413ad0:	ldp	x23, x24, [sp, #48]
  413ad4:	add	w3, w2, w3
  413ad8:	str	w3, [x4, x1, lsl #2]
  413adc:	ldp	x29, x30, [sp], #144
  413ae0:	ret
  413ae4:	ldr	x4, [sp, #136]
  413ae8:	ldr	w9, [x4]
  413aec:	add	w9, w9, #0x1
  413af0:	str	w9, [x4]
  413af4:	str	w0, [x1, x2, lsl #2]
  413af8:	b	4139f0 <ferror@plt+0x11e00>
  413afc:	adrp	x1, 42b000 <ferror@plt+0x29410>
  413b00:	add	x1, x1, #0x430
  413b04:	mov	w3, #0x0                   	// #0
  413b08:	mov	w2, #0x5                   	// #5
  413b0c:	mov	x0, #0x0                   	// #0
  413b10:	str	w3, [sp, #104]
  413b14:	bl	401ae0 <dcgettext@plt>
  413b18:	bl	411cf0 <ferror@plt+0x10100>
  413b1c:	ldr	w3, [sp, #104]
  413b20:	b	413a88 <ferror@plt+0x11e98>
  413b24:	str	w0, [x9, x2, lsl #2]
  413b28:	b	413940 <ferror@plt+0x11d50>
  413b2c:	ldr	x4, [sp, #136]
  413b30:	ldr	w8, [x4]
  413b34:	add	w8, w8, #0x1
  413b38:	str	w8, [x4]
  413b3c:	str	w0, [x1, x2, lsl #2]
  413b40:	b	413940 <ferror@plt+0x11d50>
  413b44:	nop
  413b48:	stp	x29, x30, [sp, #-32]!
  413b4c:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413b50:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413b54:	mov	x29, sp
  413b58:	stp	x19, x20, [sp, #16]
  413b5c:	mov	w19, w0
  413b60:	mov	w20, w1
  413b64:	ldr	x0, [x3, #2752]
  413b68:	ldr	x2, [x2, #712]
  413b6c:	ldrsw	x0, [x0, w19, sxtw #2]
  413b70:	ldr	w1, [x2, x0, lsl #2]
  413b74:	cmp	w1, #0x101
  413b78:	b.ne	413b94 <ferror@plt+0x11fa4>  // b.any
  413b7c:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413b80:	ldr	x1, [x1, #672]
  413b84:	str	w20, [x1, x0, lsl #2]
  413b88:	ldp	x19, x20, [sp, #16]
  413b8c:	ldp	x29, x30, [sp], #32
  413b90:	ret
  413b94:	mov	w0, #0x101                 	// #257
  413b98:	bl	4135f0 <ferror@plt+0x11a00>
  413b9c:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413ba0:	cmp	w0, #0x0
  413ba4:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  413ba8:	ldr	x1, [x1, #672]
  413bac:	str	w20, [x1, w0, sxtw #2]
  413bb0:	b.eq	413b88 <ferror@plt+0x11f98>  // b.none
  413bb4:	mov	w1, w0
  413bb8:	mov	w0, w19
  413bbc:	ldp	x19, x20, [sp, #16]
  413bc0:	ldp	x29, x30, [sp], #32
  413bc4:	b	413170 <ferror@plt+0x11580>
  413bc8:	stp	x29, x30, [sp, #-96]!
  413bcc:	mov	x29, sp
  413bd0:	stp	x21, x22, [sp, #32]
  413bd4:	mov	w22, w1
  413bd8:	stp	x23, x24, [sp, #48]
  413bdc:	mov	w23, w0
  413be0:	mov	w0, #0x101                 	// #257
  413be4:	bl	4135f0 <ferror@plt+0x11a00>
  413be8:	mov	w21, w0
  413bec:	cmp	w22, #0x0
  413bf0:	b.le	413c5c <ferror@plt+0x1206c>
  413bf4:	adrp	x24, 42b000 <ferror@plt+0x29410>
  413bf8:	add	w22, w22, #0x1
  413bfc:	add	x24, x24, #0x328
  413c00:	stp	x19, x20, [sp, #16]
  413c04:	mov	w20, #0x1                   	// #1
  413c08:	stp	x25, x26, [sp, #64]
  413c0c:	adrp	x26, 46c000 <stdin@@GLIBC_2.17+0x5300>
  413c10:	adrp	x25, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413c14:	add	x26, x26, #0x2dc
  413c18:	stp	x27, x28, [sp, #80]
  413c1c:	b	413c30 <ferror@plt+0x12040>
  413c20:	cbnz	w19, 413c70 <ferror@plt+0x12080>
  413c24:	add	w20, w20, #0x1
  413c28:	cmp	w20, w22
  413c2c:	b.eq	413c50 <ferror@plt+0x12060>  // b.none
  413c30:	mov	w0, w23
  413c34:	bl	4138b8 <ferror@plt+0x11cc8>
  413c38:	sxtw	x19, w0
  413c3c:	cbnz	w21, 413c20 <ferror@plt+0x12030>
  413c40:	add	w20, w20, #0x1
  413c44:	mov	w21, w19
  413c48:	cmp	w20, w22
  413c4c:	b.ne	413c30 <ferror@plt+0x12040>  // b.any
  413c50:	ldp	x19, x20, [sp, #16]
  413c54:	ldp	x25, x26, [sp, #64]
  413c58:	ldp	x27, x28, [sp, #80]
  413c5c:	mov	w0, w21
  413c60:	ldp	x21, x22, [sp, #32]
  413c64:	ldp	x23, x24, [sp, #48]
  413c68:	ldp	x29, x30, [sp], #96
  413c6c:	ret
  413c70:	ldr	x0, [x25, #2752]
  413c74:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413c78:	sbfiz	x28, x21, #2, #32
  413c7c:	sxtw	x27, w21
  413c80:	ldr	x2, [x1, #3168]
  413c84:	add	x3, x0, x28
  413c88:	ldrsw	x1, [x0, w21, sxtw #2]
  413c8c:	ldr	w4, [x2, x1, lsl #2]
  413c90:	cbz	w4, 413cc4 <ferror@plt+0x120d4>
  413c94:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413c98:	ldr	x2, [x2, #712]
  413c9c:	ldr	w2, [x2, x1, lsl #2]
  413ca0:	cmp	w2, #0x101
  413ca4:	b.ne	413ccc <ferror@plt+0x120dc>  // b.any
  413ca8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  413cac:	ldr	x2, [x2, #440]
  413cb0:	ldr	w4, [x2, x1, lsl #2]
  413cb4:	cbnz	w4, 413ccc <ferror@plt+0x120dc>
  413cb8:	ldr	w4, [x26]
  413cbc:	add	w4, w4, #0x1
  413cc0:	str	w4, [x26]
  413cc4:	str	w19, [x2, x1, lsl #2]
  413cc8:	b	413ce8 <ferror@plt+0x120f8>
  413ccc:	mov	x1, x24
  413cd0:	mov	w2, #0x5                   	// #5
  413cd4:	mov	x0, #0x0                   	// #0
  413cd8:	bl	401ae0 <dcgettext@plt>
  413cdc:	bl	411cf0 <ferror@plt+0x10100>
  413ce0:	ldr	x0, [x25, #2752]
  413ce4:	add	x3, x0, x28
  413ce8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  413cec:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413cf0:	ldr	w0, [x0, x19, lsl #2]
  413cf4:	ldr	x2, [x2, #2584]
  413cf8:	ldr	x1, [x1, #2792]
  413cfc:	str	w0, [x3]
  413d00:	ldr	w3, [x2, x27, lsl #2]
  413d04:	ldr	w0, [x2, x19, lsl #2]
  413d08:	cmp	w0, w3
  413d0c:	csel	w0, w0, w3, ge  // ge = tcont
  413d10:	str	w0, [x2, x27, lsl #2]
  413d14:	ldr	w0, [x1, x19, lsl #2]
  413d18:	ldr	w2, [x1, x27, lsl #2]
  413d1c:	cmp	w0, w2
  413d20:	csel	w0, w0, w2, le
  413d24:	str	w0, [x1, x27, lsl #2]
  413d28:	b	413c24 <ferror@plt+0x12034>
  413d2c:	nop
  413d30:	stp	x29, x30, [sp, #-80]!
  413d34:	mov	x29, sp
  413d38:	stp	x19, x20, [sp, #16]
  413d3c:	mov	w20, w1
  413d40:	stp	x21, x22, [sp, #32]
  413d44:	mov	w21, w1
  413d48:	cbz	w0, 413d58 <ferror@plt+0x12168>
  413d4c:	mov	w19, w0
  413d50:	mov	w21, w0
  413d54:	cbnz	w1, 413d6c <ferror@plt+0x1217c>
  413d58:	mov	w0, w21
  413d5c:	ldp	x19, x20, [sp, #16]
  413d60:	ldp	x21, x22, [sp, #32]
  413d64:	ldp	x29, x30, [sp], #80
  413d68:	ret
  413d6c:	stp	x23, x24, [sp, #48]
  413d70:	adrp	x24, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413d74:	mov	w0, #0x101                 	// #257
  413d78:	str	x25, [sp, #64]
  413d7c:	bl	4135f0 <ferror@plt+0x11a00>
  413d80:	sxtw	x22, w0
  413d84:	adrp	x25, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413d88:	ldr	x0, [x24, #3168]
  413d8c:	sbfiz	x23, x22, #2, #32
  413d90:	mov	x21, x22
  413d94:	add	x1, x0, x23
  413d98:	ldr	w2, [x0, x22, lsl #2]
  413d9c:	cbnz	w2, 413df8 <ferror@plt+0x12208>
  413da0:	str	w19, [x0, x22, lsl #2]
  413da4:	ldr	x0, [x25, #712]
  413da8:	ldr	w0, [x0, x22, lsl #2]
  413dac:	cmp	w0, #0x101
  413db0:	b.ne	413dc4 <ferror@plt+0x121d4>  // b.any
  413db4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  413db8:	ldr	x0, [x0, #440]
  413dbc:	ldr	w1, [x0, x22, lsl #2]
  413dc0:	cbz	w1, 413e60 <ferror@plt+0x12270>
  413dc4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  413dc8:	add	x1, x1, #0x328
  413dcc:	mov	w2, #0x5                   	// #5
  413dd0:	mov	x0, #0x0                   	// #0
  413dd4:	bl	401ae0 <dcgettext@plt>
  413dd8:	bl	411cf0 <ferror@plt+0x10100>
  413ddc:	mov	w0, w21
  413de0:	ldp	x19, x20, [sp, #16]
  413de4:	ldp	x21, x22, [sp, #32]
  413de8:	ldp	x23, x24, [sp, #48]
  413dec:	ldr	x25, [sp, #64]
  413df0:	ldp	x29, x30, [sp], #80
  413df4:	ret
  413df8:	ldr	x0, [x25, #712]
  413dfc:	ldr	w0, [x0, x22, lsl #2]
  413e00:	cmp	w0, #0x101
  413e04:	b.ne	413e18 <ferror@plt+0x12228>  // b.any
  413e08:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  413e0c:	ldr	x0, [x0, #440]
  413e10:	ldr	w2, [x0, x22, lsl #2]
  413e14:	cbz	w2, 413e80 <ferror@plt+0x12290>
  413e18:	adrp	x1, 42b000 <ferror@plt+0x29410>
  413e1c:	add	x1, x1, #0x328
  413e20:	mov	w2, #0x5                   	// #5
  413e24:	mov	x0, #0x0                   	// #0
  413e28:	bl	401ae0 <dcgettext@plt>
  413e2c:	bl	411cf0 <ferror@plt+0x10100>
  413e30:	ldr	x1, [x24, #3168]
  413e34:	add	x1, x1, x23
  413e38:	ldr	w0, [x1]
  413e3c:	cbnz	w0, 413da4 <ferror@plt+0x121b4>
  413e40:	ldp	x23, x24, [sp, #48]
  413e44:	mov	w0, w21
  413e48:	ldr	x25, [sp, #64]
  413e4c:	str	w20, [x1]
  413e50:	ldp	x19, x20, [sp, #16]
  413e54:	ldp	x21, x22, [sp, #32]
  413e58:	ldp	x29, x30, [sp], #80
  413e5c:	ret
  413e60:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  413e64:	ldp	x23, x24, [sp, #48]
  413e68:	ldr	w1, [x2, #732]
  413e6c:	ldr	x25, [sp, #64]
  413e70:	add	w1, w1, #0x1
  413e74:	str	w1, [x2, #732]
  413e78:	str	w20, [x0, x22, lsl #2]
  413e7c:	b	413d58 <ferror@plt+0x12168>
  413e80:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  413e84:	ldr	w2, [x3, #732]
  413e88:	add	w2, w2, #0x1
  413e8c:	str	w2, [x3, #732]
  413e90:	str	w19, [x0, x22, lsl #2]
  413e94:	b	413e38 <ferror@plt+0x12248>
  413e98:	stp	x29, x30, [sp, #-64]!
  413e9c:	mov	x29, sp
  413ea0:	stp	x21, x22, [sp, #32]
  413ea4:	adrp	x22, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413ea8:	stp	x19, x20, [sp, #16]
  413eac:	mov	w19, w0
  413eb0:	ldr	x0, [x22, #2752]
  413eb4:	stp	x23, x24, [sp, #48]
  413eb8:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  413ebc:	sbfiz	x21, x19, #2, #32
  413ec0:	adrp	x23, 46a000 <stdin@@GLIBC_2.17+0x3300>
  413ec4:	ldr	x1, [x24, #712]
  413ec8:	ldrsw	x0, [x0, w19, sxtw #2]
  413ecc:	ldr	w1, [x1, x0, lsl #2]
  413ed0:	cmp	w1, #0x101
  413ed4:	b.ne	413ee4 <ferror@plt+0x122f4>  // b.any
  413ed8:	ldr	x1, [x23, #3168]
  413edc:	ldr	w0, [x1, x0, lsl #2]
  413ee0:	cbz	w0, 413f80 <ferror@plt+0x12390>
  413ee4:	mov	w0, #0x101                 	// #257
  413ee8:	bl	4135f0 <ferror@plt+0x11a00>
  413eec:	cbz	w19, 413f7c <ferror@plt+0x1238c>
  413ef0:	cbnz	w0, 413fe8 <ferror@plt+0x123f8>
  413ef4:	mov	w0, #0x101                 	// #257
  413ef8:	bl	4135f0 <ferror@plt+0x11a00>
  413efc:	mov	w20, w0
  413f00:	cbz	w0, 41400c <ferror@plt+0x1241c>
  413f04:	mov	w0, w20
  413f08:	mov	w1, w19
  413f0c:	bl	413170 <ferror@plt+0x11580>
  413f10:	mov	w20, w0
  413f14:	sbfiz	x21, x20, #2, #32
  413f18:	ldr	x0, [x23, #3168]
  413f1c:	ldr	x2, [x22, #2752]
  413f20:	ldr	w1, [x0, x21]
  413f24:	ldr	w2, [x2, x21]
  413f28:	cbz	w1, 413fb4 <ferror@plt+0x123c4>
  413f2c:	ldr	x0, [x24, #712]
  413f30:	ldr	w0, [x0, x21]
  413f34:	cmp	w0, #0x101
  413f38:	b.ne	413f4c <ferror@plt+0x1235c>  // b.any
  413f3c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  413f40:	ldr	x0, [x0, #440]
  413f44:	ldr	w1, [x0, x21]
  413f48:	cbz	w1, 413fd0 <ferror@plt+0x123e0>
  413f4c:	adrp	x1, 42b000 <ferror@plt+0x29410>
  413f50:	add	x1, x1, #0x328
  413f54:	mov	w2, #0x5                   	// #5
  413f58:	mov	x0, #0x0                   	// #0
  413f5c:	bl	401ae0 <dcgettext@plt>
  413f60:	bl	411cf0 <ferror@plt+0x10100>
  413f64:	mov	w0, w20
  413f68:	ldp	x19, x20, [sp, #16]
  413f6c:	ldp	x21, x22, [sp, #32]
  413f70:	ldp	x23, x24, [sp, #48]
  413f74:	ldp	x29, x30, [sp], #64
  413f78:	ret
  413f7c:	mov	w19, w0
  413f80:	mov	w0, #0x101                 	// #257
  413f84:	bl	4135f0 <ferror@plt+0x11a00>
  413f88:	mov	w20, w0
  413f8c:	cbz	w0, 413f98 <ferror@plt+0x123a8>
  413f90:	cbz	w19, 413f14 <ferror@plt+0x12324>
  413f94:	b	413f04 <ferror@plt+0x12314>
  413f98:	ldr	x0, [x23, #3168]
  413f9c:	sbfiz	x21, x19, #2, #32
  413fa0:	ldr	x2, [x22, #2752]
  413fa4:	mov	w20, w19
  413fa8:	ldr	w1, [x0, x21]
  413fac:	ldr	w2, [x2, x21]
  413fb0:	cbnz	w1, 413f2c <ferror@plt+0x1233c>
  413fb4:	str	w2, [x0, x21]
  413fb8:	mov	w0, w20
  413fbc:	ldp	x19, x20, [sp, #16]
  413fc0:	ldp	x21, x22, [sp, #32]
  413fc4:	ldp	x23, x24, [sp, #48]
  413fc8:	ldp	x29, x30, [sp], #64
  413fcc:	ret
  413fd0:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  413fd4:	ldr	w1, [x3, #732]
  413fd8:	add	w1, w1, #0x1
  413fdc:	str	w1, [x3, #732]
  413fe0:	str	w2, [x0, x21]
  413fe4:	b	413fb8 <ferror@plt+0x123c8>
  413fe8:	mov	w1, w0
  413fec:	mov	w0, w19
  413ff0:	bl	413170 <ferror@plt+0x11580>
  413ff4:	mov	w19, w0
  413ff8:	mov	w0, #0x101                 	// #257
  413ffc:	bl	4135f0 <ferror@plt+0x11a00>
  414000:	mov	w20, w0
  414004:	cbnz	w0, 413f90 <ferror@plt+0x123a0>
  414008:	b	413f98 <ferror@plt+0x123a8>
  41400c:	mov	w20, w19
  414010:	b	413f18 <ferror@plt+0x12328>
  414014:	nop
  414018:	stp	x29, x30, [sp, #-80]!
  41401c:	mov	x29, sp
  414020:	stp	x19, x20, [sp, #16]
  414024:	sxtw	x20, w1
  414028:	mov	w19, w20
  41402c:	cbz	w0, 414038 <ferror@plt+0x12448>
  414030:	mov	w19, w0
  414034:	cbnz	w20, 414048 <ferror@plt+0x12458>
  414038:	mov	w0, w19
  41403c:	ldp	x19, x20, [sp, #16]
  414040:	ldp	x29, x30, [sp], #80
  414044:	ret
  414048:	mov	w0, #0x101                 	// #257
  41404c:	stp	x21, x22, [sp, #32]
  414050:	stp	x23, x24, [sp, #48]
  414054:	stp	x25, x26, [sp, #64]
  414058:	bl	4135f0 <ferror@plt+0x11a00>
  41405c:	cbz	w0, 41406c <ferror@plt+0x1247c>
  414060:	mov	w1, w19
  414064:	bl	413170 <ferror@plt+0x11580>
  414068:	mov	w19, w0
  41406c:	adrp	x24, 46a000 <stdin@@GLIBC_2.17+0x3300>
  414070:	sxtw	x22, w19
  414074:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414078:	sbfiz	x21, x19, #2, #32
  41407c:	ldr	x0, [x24, #3168]
  414080:	ldr	x2, [x23, #712]
  414084:	ldr	w1, [x0, x22, lsl #2]
  414088:	cbnz	w1, 414130 <ferror@plt+0x12540>
  41408c:	str	w20, [x0, x22, lsl #2]
  414090:	adrp	x25, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414094:	ldr	x0, [x25, #2752]
  414098:	add	x1, x0, x21
  41409c:	ldr	w26, [x0, x22, lsl #2]
  4140a0:	ldr	w22, [x0, x20, lsl #2]
  4140a4:	sxtw	x3, w26
  4140a8:	sxtw	x0, w22
  4140ac:	ldr	w4, [x2, x3, lsl #2]
  4140b0:	cmp	w4, #0x101
  4140b4:	b.eq	4141bc <ferror@plt+0x125cc>  // b.none
  4140b8:	ldr	w2, [x2, x0, lsl #2]
  4140bc:	cmp	w2, #0x101
  4140c0:	b.ne	4140e0 <ferror@plt+0x124f0>  // b.any
  4140c4:	ldr	x2, [x24, #3168]
  4140c8:	ldr	w5, [x2, x0, lsl #2]
  4140cc:	cbnz	w5, 4140e0 <ferror@plt+0x124f0>
  4140d0:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4140d4:	ldr	x5, [x5, #672]
  4140d8:	ldr	w0, [x5, x0, lsl #2]
  4140dc:	cbz	w0, 414230 <ferror@plt+0x12640>
  4140e0:	mov	w0, #0x101                 	// #257
  4140e4:	bl	4135f0 <ferror@plt+0x11a00>
  4140e8:	cbz	w19, 41416c <ferror@plt+0x1257c>
  4140ec:	cbnz	w0, 4141ec <ferror@plt+0x125fc>
  4140f0:	ldr	x0, [x25, #2752]
  4140f4:	ldr	x3, [x24, #3168]
  4140f8:	add	x1, x0, x21
  4140fc:	ldrsw	x2, [x0, x20, lsl #2]
  414100:	ldr	w22, [x0, x21]
  414104:	ldr	w0, [x3, x2, lsl #2]
  414108:	cbnz	w0, 414178 <ferror@plt+0x12588>
  41410c:	str	w22, [x3, x2, lsl #2]
  414110:	ldp	x23, x24, [sp, #48]
  414114:	mov	w0, w19
  414118:	ldp	x25, x26, [sp, #64]
  41411c:	str	w22, [x1]
  414120:	ldp	x19, x20, [sp, #16]
  414124:	ldp	x21, x22, [sp, #32]
  414128:	ldp	x29, x30, [sp], #80
  41412c:	ret
  414130:	ldr	w0, [x2, x22, lsl #2]
  414134:	cmp	w0, #0x101
  414138:	b.ne	41414c <ferror@plt+0x1255c>  // b.any
  41413c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  414140:	ldr	x0, [x0, #440]
  414144:	ldr	w1, [x0, x22, lsl #2]
  414148:	cbz	w1, 414204 <ferror@plt+0x12614>
  41414c:	adrp	x1, 42b000 <ferror@plt+0x29410>
  414150:	add	x1, x1, #0x328
  414154:	mov	w2, #0x5                   	// #5
  414158:	mov	x0, #0x0                   	// #0
  41415c:	bl	401ae0 <dcgettext@plt>
  414160:	bl	411cf0 <ferror@plt+0x10100>
  414164:	ldr	x2, [x23, #712]
  414168:	b	414090 <ferror@plt+0x124a0>
  41416c:	sbfiz	x21, x0, #2, #32
  414170:	mov	w19, w0
  414174:	b	4140f0 <ferror@plt+0x12500>
  414178:	ldr	x0, [x23, #712]
  41417c:	ldr	w0, [x0, x2, lsl #2]
  414180:	cmp	w0, #0x101
  414184:	b.ne	414198 <ferror@plt+0x125a8>  // b.any
  414188:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41418c:	ldr	x0, [x0, #440]
  414190:	ldr	w3, [x0, x2, lsl #2]
  414194:	cbz	w3, 414218 <ferror@plt+0x12628>
  414198:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41419c:	add	x1, x1, #0x328
  4141a0:	mov	w2, #0x5                   	// #5
  4141a4:	mov	x0, #0x0                   	// #0
  4141a8:	bl	401ae0 <dcgettext@plt>
  4141ac:	bl	411cf0 <ferror@plt+0x10100>
  4141b0:	ldr	x1, [x25, #2752]
  4141b4:	add	x1, x1, x21
  4141b8:	b	414110 <ferror@plt+0x12520>
  4141bc:	ldr	x5, [x24, #3168]
  4141c0:	ldr	w6, [x5, x3, lsl #2]
  4141c4:	cbnz	w6, 4140b8 <ferror@plt+0x124c8>
  4141c8:	adrp	x6, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4141cc:	ldr	x6, [x6, #672]
  4141d0:	ldr	w6, [x6, x3, lsl #2]
  4141d4:	cbnz	w6, 4140b8 <ferror@plt+0x124c8>
  4141d8:	ldr	w3, [x5, x0, lsl #2]
  4141dc:	cbnz	w3, 414270 <ferror@plt+0x12680>
  4141e0:	mov	w22, w26
  4141e4:	str	w26, [x5, x0, lsl #2]
  4141e8:	b	414110 <ferror@plt+0x12520>
  4141ec:	mov	w1, w0
  4141f0:	mov	w0, w19
  4141f4:	bl	413170 <ferror@plt+0x11580>
  4141f8:	mov	w19, w0
  4141fc:	sbfiz	x21, x0, #2, #32
  414200:	b	4140f0 <ferror@plt+0x12500>
  414204:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414208:	ldr	w1, [x3, #732]
  41420c:	add	w1, w1, #0x1
  414210:	str	w1, [x3, #732]
  414214:	b	41408c <ferror@plt+0x1249c>
  414218:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41421c:	ldr	w3, [x4, #732]
  414220:	add	w3, w3, #0x1
  414224:	str	w3, [x4, #732]
  414228:	str	w22, [x0, x2, lsl #2]
  41422c:	b	414110 <ferror@plt+0x12520>
  414230:	ldr	w0, [x2, x3, lsl #2]
  414234:	cbnz	w0, 414240 <ferror@plt+0x12650>
  414238:	str	w22, [x2, x3, lsl #2]
  41423c:	b	414110 <ferror@plt+0x12520>
  414240:	cmp	w4, #0x101
  414244:	b.ne	414198 <ferror@plt+0x125a8>  // b.any
  414248:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41424c:	ldr	x0, [x0, #440]
  414250:	ldr	w2, [x0, x3, lsl #2]
  414254:	cbnz	w2, 414198 <ferror@plt+0x125a8>
  414258:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41425c:	ldr	w2, [x4, #732]
  414260:	add	w2, w2, #0x1
  414264:	str	w2, [x4, #732]
  414268:	str	w22, [x0, x3, lsl #2]
  41426c:	b	414110 <ferror@plt+0x12520>
  414270:	ldr	w2, [x2, x0, lsl #2]
  414274:	cmp	w2, #0x101
  414278:	b.ne	4142a8 <ferror@plt+0x126b8>  // b.any
  41427c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  414280:	ldr	x2, [x2, #440]
  414284:	ldr	w3, [x2, x0, lsl #2]
  414288:	cbnz	w3, 4142a8 <ferror@plt+0x126b8>
  41428c:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414290:	mov	w22, w26
  414294:	ldr	w3, [x4, #732]
  414298:	add	w3, w3, #0x1
  41429c:	str	w3, [x4, #732]
  4142a0:	str	w26, [x2, x0, lsl #2]
  4142a4:	b	414110 <ferror@plt+0x12520>
  4142a8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4142ac:	add	x1, x1, #0x328
  4142b0:	mov	w2, #0x5                   	// #5
  4142b4:	mov	x0, #0x0                   	// #0
  4142b8:	bl	401ae0 <dcgettext@plt>
  4142bc:	mov	w22, w26
  4142c0:	bl	411cf0 <ferror@plt+0x10100>
  4142c4:	ldr	x1, [x25, #2752]
  4142c8:	add	x1, x1, x21
  4142cc:	b	414110 <ferror@plt+0x12520>
  4142d0:	stp	x29, x30, [sp, #-48]!
  4142d4:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4142d8:	mov	x29, sp
  4142dc:	stp	x19, x20, [sp, #16]
  4142e0:	mov	w19, w0
  4142e4:	ldr	x0, [x1, #2752]
  4142e8:	stp	x21, x22, [sp, #32]
  4142ec:	adrp	x22, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4142f0:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4142f4:	ldr	x1, [x22, #712]
  4142f8:	ldrsw	x0, [x0, w19, sxtw #2]
  4142fc:	ldr	w1, [x1, x0, lsl #2]
  414300:	cmp	w1, #0x101
  414304:	b.ne	414314 <ferror@plt+0x12724>  // b.any
  414308:	ldr	x1, [x21, #3168]
  41430c:	ldr	w2, [x1, x0, lsl #2]
  414310:	cbz	w2, 41438c <ferror@plt+0x1279c>
  414314:	mov	w0, #0x101                 	// #257
  414318:	bl	4135f0 <ferror@plt+0x11a00>
  41431c:	ldr	x1, [x21, #3168]
  414320:	mov	w20, w0
  414324:	sxtw	x0, w0
  414328:	ldr	w2, [x1, x0, lsl #2]
  41432c:	cbnz	w2, 414354 <ferror@plt+0x12764>
  414330:	str	w19, [x1, x0, lsl #2]
  414334:	cbz	w19, 414340 <ferror@plt+0x12750>
  414338:	cbnz	w20, 4143c4 <ferror@plt+0x127d4>
  41433c:	mov	w20, w19
  414340:	mov	w0, w20
  414344:	ldp	x19, x20, [sp, #16]
  414348:	ldp	x21, x22, [sp, #32]
  41434c:	ldp	x29, x30, [sp], #48
  414350:	ret
  414354:	ldr	x1, [x22, #712]
  414358:	ldr	w1, [x1, x0, lsl #2]
  41435c:	cmp	w1, #0x101
  414360:	b.ne	4143a8 <ferror@plt+0x127b8>  // b.any
  414364:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  414368:	ldr	x1, [x1, #440]
  41436c:	ldr	w2, [x1, x0, lsl #2]
  414370:	cbnz	w2, 4143a8 <ferror@plt+0x127b8>
  414374:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414378:	ldr	w2, [x3, #732]
  41437c:	add	w2, w2, #0x1
  414380:	str	w2, [x3, #732]
  414384:	str	w19, [x1, x0, lsl #2]
  414388:	b	414334 <ferror@plt+0x12744>
  41438c:	str	w19, [x1, x0, lsl #2]
  414390:	mov	w20, w19
  414394:	mov	w0, w20
  414398:	ldp	x19, x20, [sp, #16]
  41439c:	ldp	x21, x22, [sp, #32]
  4143a0:	ldp	x29, x30, [sp], #48
  4143a4:	ret
  4143a8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4143ac:	add	x1, x1, #0x328
  4143b0:	mov	w2, #0x5                   	// #5
  4143b4:	mov	x0, #0x0                   	// #0
  4143b8:	bl	401ae0 <dcgettext@plt>
  4143bc:	bl	411cf0 <ferror@plt+0x10100>
  4143c0:	b	414334 <ferror@plt+0x12744>
  4143c4:	mov	w1, w20
  4143c8:	mov	w0, w19
  4143cc:	ldp	x19, x20, [sp, #16]
  4143d0:	ldp	x21, x22, [sp, #32]
  4143d4:	ldp	x29, x30, [sp], #48
  4143d8:	b	413170 <ferror@plt+0x11580>
  4143dc:	nop
  4143e0:	sub	sp, sp, #0x850
  4143e4:	adrp	x6, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4143e8:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4143ec:	stp	x29, x30, [sp]
  4143f0:	mov	x29, sp
  4143f4:	ldr	x5, [x5, #712]
  4143f8:	stp	x19, x20, [sp, #16]
  4143fc:	mov	w20, w0
  414400:	ldr	x0, [x6, #2752]
  414404:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414408:	stp	x21, x22, [sp, #32]
  41440c:	mov	w21, w1
  414410:	mov	w22, w4
  414414:	ldrsw	x0, [x0, w20, sxtw #2]
  414418:	stp	x23, x24, [sp, #48]
  41441c:	mov	w23, w2
  414420:	mov	w24, w3
  414424:	stp	x25, x26, [sp, #64]
  414428:	ldr	w1, [x5, x0, lsl #2]
  41442c:	ldr	w25, [x19, #680]
  414430:	cmp	w1, #0x101
  414434:	b.ne	414600 <ferror@plt+0x12a10>  // b.any
  414438:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41443c:	ldr	x1, [x1, #672]
  414440:	str	w25, [x1, x0, lsl #2]
  414444:	adrp	x25, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414448:	ldrsw	x1, [x19, #680]
  41444c:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  414450:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  414454:	ldr	x0, [x25, #720]
  414458:	ldr	w2, [x2, #1444]
  41445c:	str	w2, [x0, x1, lsl #2]
  414460:	ldr	w1, [x20, #2632]
  414464:	cbz	w1, 414478 <ferror@plt+0x12888>
  414468:	ldrsw	x2, [x19, #680]
  41446c:	ldr	w1, [x0, x2, lsl #2]
  414470:	sub	w1, w1, #0x1
  414474:	str	w1, [x0, x2, lsl #2]
  414478:	ldr	w3, [x19, #680]
  41447c:	adrp	x26, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414480:	cbz	w22, 414494 <ferror@plt+0x128a4>
  414484:	ldr	x0, [x26, #2760]
  414488:	add	x1, x0, w3, sxtw
  41448c:	ldurb	w1, [x1, #-1]
  414490:	cbnz	w1, 414530 <ferror@plt+0x12940>
  414494:	adrp	x2, 42b000 <ferror@plt+0x29410>
  414498:	add	x2, x2, #0x450
  41449c:	mov	x1, #0x800                 	// #2048
  4144a0:	add	x0, sp, #0x50
  4144a4:	bl	401860 <snprintf@plt>
  4144a8:	add	x0, sp, #0x50
  4144ac:	bl	411e70 <ferror@plt+0x10280>
  4144b0:	ldr	w3, [x19, #680]
  4144b4:	ldr	x1, [x26, #2760]
  4144b8:	sxtw	x0, w3
  4144bc:	ldrb	w1, [x1, w3, sxtw]
  4144c0:	cbnz	w1, 414630 <ferror@plt+0x12a40>
  4144c4:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4144c8:	ldr	x1, [x1, #2872]
  4144cc:	cbz	w21, 414574 <ferror@plt+0x12984>
  4144d0:	mov	w3, #0x1                   	// #1
  4144d4:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4144d8:	str	w3, [x1, x0, lsl #2]
  4144dc:	ldr	w0, [x2, #3152]
  4144e0:	cmp	w0, #0x0
  4144e4:	b.gt	41453c <ferror@plt+0x1294c>
  4144e8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4144ec:	mov	w1, #0x1                   	// #1
  4144f0:	str	w1, [x0, #2484]
  4144f4:	ldr	w0, [x20, #2632]
  4144f8:	cbz	w0, 4145f0 <ferror@plt+0x12a00>
  4144fc:	mov	w1, #0x1                   	// #1
  414500:	mov	x0, #0x0                   	// #0
  414504:	bl	412340 <ferror@plt+0x10750>
  414508:	adrp	x0, 443000 <ferror@plt+0x41410>
  41450c:	add	x0, x0, #0x638
  414510:	bl	411e70 <ferror@plt+0x10280>
  414514:	ldp	x29, x30, [sp]
  414518:	ldp	x19, x20, [sp, #16]
  41451c:	ldp	x21, x22, [sp, #32]
  414520:	ldp	x23, x24, [sp, #48]
  414524:	ldp	x25, x26, [sp, #64]
  414528:	add	sp, sp, #0x850
  41452c:	ret
  414530:	mov	w1, #0x1                   	// #1
  414534:	strb	w1, [x0, w3, sxtw]
  414538:	b	414494 <ferror@plt+0x128a4>
  41453c:	adrp	x0, 466000 <ferror@plt+0x64410>
  414540:	mov	w2, #0x5                   	// #5
  414544:	adrp	x1, 42b000 <ferror@plt+0x29410>
  414548:	add	x1, x1, #0x480
  41454c:	ldr	x21, [x0, #3312]
  414550:	mov	x0, #0x0                   	// #0
  414554:	bl	401ae0 <dcgettext@plt>
  414558:	mov	x1, x0
  41455c:	ldrsw	x3, [x19, #680]
  414560:	mov	x0, x21
  414564:	ldr	x2, [x25, #720]
  414568:	ldr	w2, [x2, x3, lsl #2]
  41456c:	bl	401bc0 <fprintf@plt>
  414570:	b	4144e8 <ferror@plt+0x128f8>
  414574:	str	wzr, [x1, x0, lsl #2]
  414578:	cmp	w23, #0x0
  41457c:	ccmp	w24, #0x0, #0x0, le
  414580:	b.le	4144f4 <ferror@plt+0x12904>
  414584:	adrp	x0, 42b000 <ferror@plt+0x29410>
  414588:	add	x0, x0, #0x4b0
  41458c:	bl	411e70 <ferror@plt+0x10280>
  414590:	ldrsw	x0, [x19, #680]
  414594:	cmp	w23, #0x0
  414598:	b.le	414654 <ferror@plt+0x12a64>
  41459c:	ldr	x1, [x26, #2760]
  4145a0:	adrp	x19, 42b000 <ferror@plt+0x29410>
  4145a4:	add	x19, x19, #0x4f8
  4145a8:	ldrb	w0, [x1, x0]
  4145ac:	cbnz	w0, 4146b0 <ferror@plt+0x12ac0>
  4145b0:	mov	w5, w23
  4145b4:	mov	x4, x19
  4145b8:	adrp	x3, 42b000 <ferror@plt+0x29410>
  4145bc:	adrp	x2, 42b000 <ferror@plt+0x29410>
  4145c0:	add	x3, x3, #0x520
  4145c4:	add	x2, x2, #0x540
  4145c8:	mov	x1, #0x800                 	// #2048
  4145cc:	add	x0, sp, #0x50
  4145d0:	bl	401860 <snprintf@plt>
  4145d4:	add	x0, sp, #0x50
  4145d8:	bl	411e70 <ferror@plt+0x10280>
  4145dc:	adrp	x0, 42b000 <ferror@plt+0x29410>
  4145e0:	add	x0, x0, #0x588
  4145e4:	bl	411e70 <ferror@plt+0x10280>
  4145e8:	ldr	w0, [x20, #2632]
  4145ec:	cbnz	w0, 4144fc <ferror@plt+0x1290c>
  4145f0:	adrp	x0, 42b000 <ferror@plt+0x29410>
  4145f4:	add	x0, x0, #0x5b8
  4145f8:	bl	411e70 <ferror@plt+0x10280>
  4145fc:	b	4144fc <ferror@plt+0x1290c>
  414600:	mov	w0, #0x101                 	// #257
  414604:	bl	4135f0 <ferror@plt+0x11a00>
  414608:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41460c:	cmp	w20, #0x0
  414610:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  414614:	ldr	x1, [x1, #672]
  414618:	str	w25, [x1, w0, sxtw #2]
  41461c:	b.eq	414444 <ferror@plt+0x12854>  // b.none
  414620:	mov	w1, w0
  414624:	mov	w0, w20
  414628:	bl	413170 <ferror@plt+0x11580>
  41462c:	b	414444 <ferror@plt+0x12854>
  414630:	adrp	x2, 42b000 <ferror@plt+0x29410>
  414634:	add	x2, x2, #0x460
  414638:	mov	x1, #0x800                 	// #2048
  41463c:	add	x0, sp, #0x50
  414640:	bl	401860 <snprintf@plt>
  414644:	add	x0, sp, #0x50
  414648:	bl	411e70 <ferror@plt+0x10280>
  41464c:	ldrsw	x0, [x19, #680]
  414650:	b	4144c4 <ferror@plt+0x128d4>
  414654:	ldr	x1, [x26, #2760]
  414658:	ldrb	w0, [x1, x0]
  41465c:	cbnz	w0, 41468c <ferror@plt+0x12a9c>
  414660:	mov	w4, w24
  414664:	adrp	x3, 42b000 <ferror@plt+0x29410>
  414668:	adrp	x2, 42b000 <ferror@plt+0x29410>
  41466c:	add	x3, x3, #0x520
  414670:	add	x2, x2, #0x578
  414674:	mov	x1, #0x800                 	// #2048
  414678:	add	x0, sp, #0x50
  41467c:	bl	401860 <snprintf@plt>
  414680:	add	x0, sp, #0x50
  414684:	bl	411e70 <ferror@plt+0x10280>
  414688:	b	4145dc <ferror@plt+0x129ec>
  41468c:	mov	w3, w24
  414690:	adrp	x2, 42b000 <ferror@plt+0x29410>
  414694:	add	x2, x2, #0x550
  414698:	mov	x1, #0x800                 	// #2048
  41469c:	add	x0, sp, #0x50
  4146a0:	bl	401860 <snprintf@plt>
  4146a4:	add	x0, sp, #0x50
  4146a8:	bl	411e70 <ferror@plt+0x10280>
  4146ac:	b	414660 <ferror@plt+0x12a70>
  4146b0:	mov	w4, w23
  4146b4:	mov	x3, x19
  4146b8:	adrp	x2, 42b000 <ferror@plt+0x29410>
  4146bc:	add	x2, x2, #0x500
  4146c0:	mov	x1, #0x800                 	// #2048
  4146c4:	add	x0, sp, #0x50
  4146c8:	bl	401860 <snprintf@plt>
  4146cc:	add	x0, sp, #0x50
  4146d0:	bl	411e70 <ferror@plt+0x10280>
  4146d4:	b	4145b0 <ferror@plt+0x129c0>
  4146d8:	stp	x29, x30, [sp, #-48]!
  4146dc:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4146e0:	mov	x29, sp
  4146e4:	stp	x19, x20, [sp, #16]
  4146e8:	mov	w19, w0
  4146ec:	ldr	x0, [x1, #2752]
  4146f0:	stp	x21, x22, [sp, #32]
  4146f4:	adrp	x22, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4146f8:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4146fc:	ldr	x1, [x22, #712]
  414700:	ldrsw	x0, [x0, w19, sxtw #2]
  414704:	ldr	w1, [x1, x0, lsl #2]
  414708:	cmp	w1, #0x101
  41470c:	b.ne	41471c <ferror@plt+0x12b2c>  // b.any
  414710:	ldr	x1, [x21, #3168]
  414714:	ldr	w2, [x1, x0, lsl #2]
  414718:	cbz	w2, 414790 <ferror@plt+0x12ba0>
  41471c:	mov	w0, #0x101                 	// #257
  414720:	bl	4135f0 <ferror@plt+0x11a00>
  414724:	ldr	x1, [x21, #3168]
  414728:	mov	w20, w0
  41472c:	sxtw	x0, w0
  414730:	ldr	w2, [x1, x0, lsl #2]
  414734:	cbnz	w2, 414758 <ferror@plt+0x12b68>
  414738:	str	w19, [x1, x0, lsl #2]
  41473c:	cbz	w19, 4147c4 <ferror@plt+0x12bd4>
  414740:	cbnz	w20, 4147dc <ferror@plt+0x12bec>
  414744:	mov	w0, w19
  414748:	ldp	x19, x20, [sp, #16]
  41474c:	ldp	x21, x22, [sp, #32]
  414750:	ldp	x29, x30, [sp], #48
  414754:	b	413e98 <ferror@plt+0x122a8>
  414758:	ldr	x1, [x22, #712]
  41475c:	ldr	w1, [x1, x0, lsl #2]
  414760:	cmp	w1, #0x101
  414764:	b.ne	4147a8 <ferror@plt+0x12bb8>  // b.any
  414768:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41476c:	ldr	x1, [x1, #440]
  414770:	ldr	w2, [x1, x0, lsl #2]
  414774:	cbnz	w2, 4147a8 <ferror@plt+0x12bb8>
  414778:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41477c:	ldr	w2, [x3, #732]
  414780:	add	w2, w2, #0x1
  414784:	str	w2, [x3, #732]
  414788:	str	w19, [x1, x0, lsl #2]
  41478c:	b	41473c <ferror@plt+0x12b4c>
  414790:	str	w19, [x1, x0, lsl #2]
  414794:	mov	w0, w19
  414798:	ldp	x19, x20, [sp, #16]
  41479c:	ldp	x21, x22, [sp, #32]
  4147a0:	ldp	x29, x30, [sp], #48
  4147a4:	b	413e98 <ferror@plt+0x122a8>
  4147a8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4147ac:	add	x1, x1, #0x328
  4147b0:	mov	w2, #0x5                   	// #5
  4147b4:	mov	x0, #0x0                   	// #0
  4147b8:	bl	401ae0 <dcgettext@plt>
  4147bc:	bl	411cf0 <ferror@plt+0x10100>
  4147c0:	cbnz	w19, 414740 <ferror@plt+0x12b50>
  4147c4:	mov	w19, w20
  4147c8:	mov	w0, w19
  4147cc:	ldp	x19, x20, [sp, #16]
  4147d0:	ldp	x21, x22, [sp, #32]
  4147d4:	ldp	x29, x30, [sp], #48
  4147d8:	b	413e98 <ferror@plt+0x122a8>
  4147dc:	mov	w1, w20
  4147e0:	mov	w0, w19
  4147e4:	bl	413170 <ferror@plt+0x11580>
  4147e8:	mov	w19, w0
  4147ec:	mov	w0, w19
  4147f0:	ldp	x19, x20, [sp, #16]
  4147f4:	ldp	x21, x22, [sp, #32]
  4147f8:	ldp	x29, x30, [sp], #48
  4147fc:	b	413e98 <ferror@plt+0x122a8>
  414800:	stp	x29, x30, [sp, #-64]!
  414804:	mov	x29, sp
  414808:	stp	x19, x20, [sp, #16]
  41480c:	mov	w19, w1
  414810:	stp	x21, x22, [sp, #32]
  414814:	mov	w22, w0
  414818:	mov	w0, #0x101                 	// #257
  41481c:	stp	x23, x24, [sp, #48]
  414820:	mov	w23, w2
  414824:	bl	4135f0 <ferror@plt+0x11a00>
  414828:	cmp	w19, #0x1
  41482c:	mov	w21, w0
  414830:	b.le	414868 <ferror@plt+0x12c78>
  414834:	mov	w20, #0x1                   	// #1
  414838:	b	41484c <ferror@plt+0x12c5c>
  41483c:	cbnz	w0, 4148f8 <ferror@plt+0x12d08>
  414840:	add	w20, w20, #0x1
  414844:	cmp	w19, w20
  414848:	b.eq	414868 <ferror@plt+0x12c78>  // b.none
  41484c:	mov	w0, w22
  414850:	bl	4138b8 <ferror@plt+0x11cc8>
  414854:	cbnz	w21, 41483c <ferror@plt+0x12c4c>
  414858:	add	w20, w20, #0x1
  41485c:	mov	w21, w0
  414860:	cmp	w19, w20
  414864:	b.ne	41484c <ferror@plt+0x12c5c>  // b.any
  414868:	cmn	w23, #0x1
  41486c:	b.eq	414950 <ferror@plt+0x12d60>  // b.none
  414870:	mov	w0, #0x101                 	// #257
  414874:	bl	4135f0 <ferror@plt+0x11a00>
  414878:	cmp	w19, w23
  41487c:	mov	w20, w0
  414880:	b.lt	4148a4 <ferror@plt+0x12cb4>  // b.tstop
  414884:	b	4148d0 <ferror@plt+0x12ce0>
  414888:	cbnz	w20, 41490c <ferror@plt+0x12d1c>
  41488c:	mov	w0, w3
  414890:	add	w19, w19, #0x1
  414894:	bl	413e98 <ferror@plt+0x122a8>
  414898:	mov	w20, w0
  41489c:	cmp	w23, w19
  4148a0:	b.eq	4148d0 <ferror@plt+0x12ce0>  // b.none
  4148a4:	mov	w0, w22
  4148a8:	bl	4138b8 <ferror@plt+0x11cc8>
  4148ac:	mov	w3, w0
  4148b0:	cbnz	w0, 414888 <ferror@plt+0x12c98>
  4148b4:	mov	w3, w20
  4148b8:	add	w19, w19, #0x1
  4148bc:	mov	w0, w3
  4148c0:	bl	413e98 <ferror@plt+0x122a8>
  4148c4:	mov	w20, w0
  4148c8:	cmp	w23, w19
  4148cc:	b.ne	4148a4 <ferror@plt+0x12cb4>  // b.any
  4148d0:	cbz	w21, 41492c <ferror@plt+0x12d3c>
  4148d4:	cbnz	w20, 41491c <ferror@plt+0x12d2c>
  4148d8:	cbz	w22, 414938 <ferror@plt+0x12d48>
  4148dc:	mov	w1, w21
  4148e0:	mov	w0, w22
  4148e4:	ldp	x19, x20, [sp, #16]
  4148e8:	ldp	x21, x22, [sp, #32]
  4148ec:	ldp	x23, x24, [sp, #48]
  4148f0:	ldp	x29, x30, [sp], #64
  4148f4:	b	413170 <ferror@plt+0x11580>
  4148f8:	mov	w1, w0
  4148fc:	mov	w0, w21
  414900:	bl	413170 <ferror@plt+0x11580>
  414904:	mov	w21, w0
  414908:	b	414840 <ferror@plt+0x12c50>
  41490c:	mov	w1, w20
  414910:	bl	413170 <ferror@plt+0x11580>
  414914:	mov	w3, w0
  414918:	b	41488c <ferror@plt+0x12c9c>
  41491c:	mov	w1, w20
  414920:	mov	w0, w21
  414924:	bl	413170 <ferror@plt+0x11580>
  414928:	mov	w20, w0
  41492c:	cbz	w22, 414a3c <ferror@plt+0x12e4c>
  414930:	cbnz	w20, 414a60 <ferror@plt+0x12e70>
  414934:	mov	w21, w22
  414938:	mov	w0, w21
  41493c:	ldp	x19, x20, [sp, #16]
  414940:	ldp	x21, x22, [sp, #32]
  414944:	ldp	x23, x24, [sp, #48]
  414948:	ldp	x29, x30, [sp], #64
  41494c:	ret
  414950:	mov	w0, w22
  414954:	bl	4138b8 <ferror@plt+0x11cc8>
  414958:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41495c:	mov	w19, w0
  414960:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414964:	adrp	x23, 46a000 <stdin@@GLIBC_2.17+0x3300>
  414968:	ldr	x0, [x1, #2752]
  41496c:	ldr	x1, [x24, #712]
  414970:	ldrsw	x0, [x0, w19, sxtw #2]
  414974:	ldr	w1, [x1, x0, lsl #2]
  414978:	cmp	w1, #0x101
  41497c:	b.ne	41498c <ferror@plt+0x12d9c>  // b.any
  414980:	ldr	x1, [x23, #3168]
  414984:	ldr	w2, [x1, x0, lsl #2]
  414988:	cbz	w2, 414a2c <ferror@plt+0x12e3c>
  41498c:	mov	w0, #0x101                 	// #257
  414990:	bl	4135f0 <ferror@plt+0x11a00>
  414994:	ldr	x1, [x23, #3168]
  414998:	mov	w20, w0
  41499c:	sxtw	x0, w0
  4149a0:	ldr	w2, [x1, x0, lsl #2]
  4149a4:	cbz	w2, 414a24 <ferror@plt+0x12e34>
  4149a8:	ldr	x1, [x24, #712]
  4149ac:	ldr	w1, [x1, x0, lsl #2]
  4149b0:	cmp	w1, #0x101
  4149b4:	b.ne	4149c8 <ferror@plt+0x12dd8>  // b.any
  4149b8:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4149bc:	ldr	x1, [x1, #440]
  4149c0:	ldr	w2, [x1, x0, lsl #2]
  4149c4:	cbz	w2, 414a14 <ferror@plt+0x12e24>
  4149c8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4149cc:	add	x1, x1, #0x328
  4149d0:	mov	w2, #0x5                   	// #5
  4149d4:	mov	x0, #0x0                   	// #0
  4149d8:	bl	401ae0 <dcgettext@plt>
  4149dc:	bl	411cf0 <ferror@plt+0x10100>
  4149e0:	cbz	w19, 414a34 <ferror@plt+0x12e44>
  4149e4:	cbnz	w20, 414a44 <ferror@plt+0x12e54>
  4149e8:	mov	w0, w19
  4149ec:	bl	413e98 <ferror@plt+0x122a8>
  4149f0:	cbz	w21, 414a04 <ferror@plt+0x12e14>
  4149f4:	cbz	w0, 4148d8 <ferror@plt+0x12ce8>
  4149f8:	mov	w1, w0
  4149fc:	mov	w0, w21
  414a00:	bl	413170 <ferror@plt+0x11580>
  414a04:	cbz	w22, 414a58 <ferror@plt+0x12e68>
  414a08:	cbz	w0, 414934 <ferror@plt+0x12d44>
  414a0c:	mov	w21, w0
  414a10:	b	4148dc <ferror@plt+0x12cec>
  414a14:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414a18:	ldr	w2, [x3, #732]
  414a1c:	add	w2, w2, #0x1
  414a20:	str	w2, [x3, #732]
  414a24:	str	w19, [x1, x0, lsl #2]
  414a28:	b	4149e0 <ferror@plt+0x12df0>
  414a2c:	str	w19, [x1, x0, lsl #2]
  414a30:	b	4149e8 <ferror@plt+0x12df8>
  414a34:	mov	w19, w20
  414a38:	b	4149e8 <ferror@plt+0x12df8>
  414a3c:	mov	w21, w20
  414a40:	b	414938 <ferror@plt+0x12d48>
  414a44:	mov	w0, w19
  414a48:	mov	w1, w20
  414a4c:	bl	413170 <ferror@plt+0x11580>
  414a50:	mov	w19, w0
  414a54:	b	4149e8 <ferror@plt+0x12df8>
  414a58:	mov	w21, w0
  414a5c:	b	414938 <ferror@plt+0x12d48>
  414a60:	mov	w21, w20
  414a64:	b	4148dc <ferror@plt+0x12cec>
  414a68:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  414a6c:	sxtw	x0, w0
  414a70:	ldr	x2, [x2, #3168]
  414a74:	ldr	w3, [x2, x0, lsl #2]
  414a78:	cbz	w3, 414ad4 <ferror@plt+0x12ee4>
  414a7c:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414a80:	ldr	x2, [x2, #712]
  414a84:	ldr	w2, [x2, x0, lsl #2]
  414a88:	cmp	w2, #0x101
  414a8c:	b.ne	414aa0 <ferror@plt+0x12eb0>  // b.any
  414a90:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  414a94:	ldr	x2, [x2, #440]
  414a98:	ldr	w3, [x2, x0, lsl #2]
  414a9c:	cbz	w3, 414ac4 <ferror@plt+0x12ed4>
  414aa0:	stp	x29, x30, [sp, #-16]!
  414aa4:	mov	w2, #0x5                   	// #5
  414aa8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  414aac:	mov	x29, sp
  414ab0:	add	x1, x1, #0x328
  414ab4:	mov	x0, #0x0                   	// #0
  414ab8:	bl	401ae0 <dcgettext@plt>
  414abc:	ldp	x29, x30, [sp], #16
  414ac0:	b	411cf0 <ferror@plt+0x10100>
  414ac4:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414ac8:	ldr	w3, [x4, #732]
  414acc:	add	w3, w3, #0x1
  414ad0:	str	w3, [x4, #732]
  414ad4:	str	w1, [x2, x0, lsl #2]
  414ad8:	ret
  414adc:	nop
  414ae0:	stp	x29, x30, [sp, #-64]!
  414ae4:	mov	x29, sp
  414ae8:	stp	x19, x20, [sp, #16]
  414aec:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414af0:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  414af4:	ldr	w2, [x19, #680]
  414af8:	ldr	w1, [x20, #1412]
  414afc:	add	w2, w2, #0x1
  414b00:	str	w2, [x19, #680]
  414b04:	stp	x21, x22, [sp, #32]
  414b08:	cmp	w2, w1
  414b0c:	str	x23, [sp, #48]
  414b10:	b.ge	414b68 <ferror@plt+0x12f78>  // b.tcont
  414b14:	mov	w20, #0x1fff                	// #8191
  414b18:	adrp	x23, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414b1c:	cmp	w2, w20
  414b20:	adrp	x22, 46a000 <stdin@@GLIBC_2.17+0x3300>
  414b24:	adrp	x21, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414b28:	b.gt	414bf8 <ferror@plt+0x13008>
  414b2c:	ldr	x1, [x23, #720]
  414b30:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  414b34:	ldr	x0, [x22, #3184]
  414b38:	ldr	w3, [x3, #1444]
  414b3c:	str	w3, [x1, w2, sxtw #2]
  414b40:	ldr	x1, [x21, #2760]
  414b44:	ldrsw	x2, [x19, #680]
  414b48:	ldp	x21, x22, [sp, #32]
  414b4c:	ldr	x23, [sp, #48]
  414b50:	str	wzr, [x0, x2, lsl #2]
  414b54:	ldrsw	x0, [x19, #680]
  414b58:	ldp	x19, x20, [sp, #16]
  414b5c:	strb	wzr, [x1, x0]
  414b60:	ldp	x29, x30, [sp], #64
  414b64:	ret
  414b68:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414b6c:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  414b70:	adrp	x23, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414b74:	add	w1, w1, #0x64
  414b78:	ldr	w3, [x4, #4032]
  414b7c:	mov	x2, #0x4                   	// #4
  414b80:	ldr	x0, [x21, #2872]
  414b84:	add	w3, w3, #0x1
  414b88:	str	w1, [x20, #1412]
  414b8c:	adrp	x22, 46a000 <stdin@@GLIBC_2.17+0x3300>
  414b90:	str	w3, [x4, #4032]
  414b94:	bl	412ab0 <ferror@plt+0x10ec0>
  414b98:	mov	x3, x0
  414b9c:	ldr	w1, [x20, #1412]
  414ba0:	mov	x2, #0x4                   	// #4
  414ba4:	ldr	x0, [x23, #720]
  414ba8:	str	x3, [x21, #2872]
  414bac:	adrp	x21, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414bb0:	bl	412ab0 <ferror@plt+0x10ec0>
  414bb4:	mov	x3, x0
  414bb8:	ldr	w1, [x20, #1412]
  414bbc:	mov	x2, #0x4                   	// #4
  414bc0:	ldr	x0, [x22, #3184]
  414bc4:	str	x3, [x23, #720]
  414bc8:	bl	412ab0 <ferror@plt+0x10ec0>
  414bcc:	mov	x3, x0
  414bd0:	ldr	w1, [x20, #1412]
  414bd4:	mov	x2, #0x1                   	// #1
  414bd8:	ldr	x0, [x21, #2760]
  414bdc:	str	x3, [x22, #3184]
  414be0:	mov	w20, #0x1fff                	// #8191
  414be4:	bl	412ab0 <ferror@plt+0x10ec0>
  414be8:	str	x0, [x21, #2760]
  414bec:	ldr	w2, [x19, #680]
  414bf0:	cmp	w2, w20
  414bf4:	b.le	414b2c <ferror@plt+0x12f3c>
  414bf8:	mov	w2, #0x5                   	// #5
  414bfc:	adrp	x1, 42b000 <ferror@plt+0x29410>
  414c00:	mov	x0, #0x0                   	// #0
  414c04:	add	x1, x1, #0x5c8
  414c08:	bl	401ae0 <dcgettext@plt>
  414c0c:	mov	w1, w20
  414c10:	bl	412020 <ferror@plt+0x10430>
  414c14:	ldr	w2, [x19, #680]
  414c18:	b	414b2c <ferror@plt+0x12f3c>
  414c1c:	nop
  414c20:	sub	sp, sp, #0x820
  414c24:	mov	x3, x0
  414c28:	adrp	x2, 42b000 <ferror@plt+0x29410>
  414c2c:	add	x0, sp, #0x20
  414c30:	add	x2, x2, #0xc10
  414c34:	stp	x29, x30, [sp]
  414c38:	mov	x29, sp
  414c3c:	str	x19, [sp, #16]
  414c40:	mov	w19, w1
  414c44:	mov	x1, #0x800                 	// #2048
  414c48:	bl	401860 <snprintf@plt>
  414c4c:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  414c50:	adrp	x0, 466000 <ferror@plt+0x64410>
  414c54:	mov	w3, w19
  414c58:	add	x4, sp, #0x20
  414c5c:	ldr	x2, [x1, #1656]
  414c60:	adrp	x1, 42b000 <ferror@plt+0x29410>
  414c64:	ldr	x0, [x0, #3312]
  414c68:	add	x1, x1, #0xc20
  414c6c:	bl	401bc0 <fprintf@plt>
  414c70:	ldp	x29, x30, [sp]
  414c74:	ldr	x19, [sp, #16]
  414c78:	add	sp, sp, #0x820
  414c7c:	ret
  414c80:	mov	x12, #0x1050                	// #4176
  414c84:	sub	sp, sp, x12
  414c88:	stp	x29, x30, [sp]
  414c8c:	mov	x29, sp
  414c90:	stp	x21, x22, [sp, #32]
  414c94:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414c98:	ldr	w0, [x21, #4088]
  414c9c:	cmp	w0, #0x0
  414ca0:	b.le	414dac <ferror@plt+0x131bc>
  414ca4:	adrp	x22, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414ca8:	add	x21, x21, #0xff8
  414cac:	add	x22, x22, #0xad8
  414cb0:	stp	x19, x20, [sp, #16]
  414cb4:	mov	x19, #0x4                   	// #4
  414cb8:	mov	w20, #0x1                   	// #1
  414cbc:	stp	x23, x24, [sp, #48]
  414cc0:	adrp	x23, 46c000 <stdin@@GLIBC_2.17+0x5300>
  414cc4:	adrp	x24, 428000 <ferror@plt+0x26410>
  414cc8:	add	x23, x23, #0x2b0
  414ccc:	add	x24, x24, #0xd90
  414cd0:	stp	x25, x26, [sp, #64]
  414cd4:	adrp	x26, 46e000 <stdin@@GLIBC_2.17+0x7300>
  414cd8:	adrp	x25, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414cdc:	add	x26, x26, #0x18
  414ce0:	add	x25, x25, #0xfe8
  414ce4:	b	414d2c <ferror@plt+0x1313c>
  414ce8:	str	w2, [x1, x3, lsl #2]
  414cec:	ldr	w0, [x25]
  414cf0:	cbnz	w0, 414df8 <ferror@plt+0x13208>
  414cf4:	ldrsw	x4, [x4]
  414cf8:	mov	x2, x24
  414cfc:	ldr	x3, [x23]
  414d00:	mov	x1, #0x800                 	// #2048
  414d04:	add	x0, sp, #0x50
  414d08:	add	w20, w20, #0x1
  414d0c:	add	x19, x19, #0x4
  414d10:	ldr	x3, [x3, x4, lsl #3]
  414d14:	bl	401860 <snprintf@plt>
  414d18:	add	x0, sp, #0x50
  414d1c:	bl	411e70 <ferror@plt+0x10280>
  414d20:	ldr	w0, [x21]
  414d24:	cmp	w0, w20
  414d28:	b.lt	414da0 <ferror@plt+0x131b0>  // b.tstop
  414d2c:	ldr	x0, [x26]
  414d30:	mov	w2, #0x1                   	// #1
  414d34:	ldr	x1, [x22]
  414d38:	add	x4, x0, x19
  414d3c:	ldrsw	x3, [x0, x19]
  414d40:	ldr	w0, [x1, x3, lsl #2]
  414d44:	cbz	w0, 414ce8 <ferror@plt+0x130f8>
  414d48:	ldr	x4, [x23]
  414d4c:	mov	x1, #0x800                 	// #2048
  414d50:	add	x0, sp, #0x850
  414d54:	adrp	x2, 42b000 <ferror@plt+0x29410>
  414d58:	add	x2, x2, #0xc30
  414d5c:	add	w20, w20, #0x1
  414d60:	ldr	x3, [x4, x3, lsl #3]
  414d64:	add	x19, x19, #0x4
  414d68:	bl	401860 <snprintf@plt>
  414d6c:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  414d70:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  414d74:	adrp	x0, 466000 <ferror@plt+0x64410>
  414d78:	add	x4, sp, #0x850
  414d7c:	ldr	w3, [x2, #1444]
  414d80:	ldr	x0, [x0, #3312]
  414d84:	ldr	x2, [x1, #1656]
  414d88:	adrp	x1, 42b000 <ferror@plt+0x29410>
  414d8c:	add	x1, x1, #0xc20
  414d90:	bl	401bc0 <fprintf@plt>
  414d94:	ldr	w0, [x21]
  414d98:	cmp	w0, w20
  414d9c:	b.ge	414d2c <ferror@plt+0x1313c>  // b.tcont
  414da0:	ldp	x19, x20, [sp, #16]
  414da4:	ldp	x23, x24, [sp, #48]
  414da8:	ldp	x25, x26, [sp, #64]
  414dac:	mov	w1, #0x1                   	// #1
  414db0:	mov	x0, #0x0                   	// #0
  414db4:	bl	412340 <ferror@plt+0x10750>
  414db8:	adrp	x0, 443000 <ferror@plt+0x41410>
  414dbc:	add	x0, x0, #0x638
  414dc0:	bl	411e70 <ferror@plt+0x10280>
  414dc4:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414dc8:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414dcc:	mov	x12, #0x1050                	// #4176
  414dd0:	ldr	w1, [x3, #680]
  414dd4:	ldr	w0, [x2, #2736]
  414dd8:	sub	w1, w1, #0x1
  414ddc:	str	w1, [x3, #680]
  414de0:	add	w0, w0, #0x1
  414de4:	str	w0, [x2, #2736]
  414de8:	ldp	x29, x30, [sp]
  414dec:	ldp	x21, x22, [sp, #32]
  414df0:	add	sp, sp, x12
  414df4:	ret
  414df8:	adrp	x0, 42b000 <ferror@plt+0x29410>
  414dfc:	add	x0, x0, #0x5b8
  414e00:	bl	411e70 <ferror@plt+0x10280>
  414e04:	ldr	x4, [x26]
  414e08:	add	x4, x4, x19
  414e0c:	b	414cf4 <ferror@plt+0x13104>
  414e10:	mov	x12, #0x1560                	// #5472
  414e14:	sub	sp, sp, x12
  414e18:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414e1c:	adrp	x8, 42c000 <ferror@plt+0x2a410>
  414e20:	stp	x29, x30, [sp]
  414e24:	mov	x29, sp
  414e28:	stp	x21, x22, [sp, #32]
  414e2c:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  414e30:	add	x22, x8, #0x0
  414e34:	str	wzr, [x0, #4048]
  414e38:	mov	w0, #0xfffffffe            	// #-2
  414e3c:	stp	x25, x26, [sp, #64]
  414e40:	add	x26, sp, #0xb0
  414e44:	mov	x25, x26
  414e48:	str	w0, [x21, #4084]
  414e4c:	adrp	x0, 42b000 <ferror@plt+0x29410>
  414e50:	add	x0, x0, #0xf40
  414e54:	stp	x19, x20, [sp, #16]
  414e58:	mov	x19, #0xc8                  	// #200
  414e5c:	stp	x23, x24, [sp, #48]
  414e60:	stp	x27, x28, [sp, #80]
  414e64:	add	x27, sp, #0x240
  414e68:	mov	x28, #0x0                   	// #0
  414e6c:	str	x27, [sp, #96]
  414e70:	str	wzr, [sp, #108]
  414e74:	str	x0, [sp, #112]
  414e78:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  414e7c:	add	x0, x0, #0x20
  414e80:	str	x0, [sp, #120]
  414e84:	strh	wzr, [sp, #176]
  414e88:	ldrsh	w23, [x22, w28, sxtw #1]
  414e8c:	cmn	w23, #0x34
  414e90:	mov	w20, w23
  414e94:	b.eq	414f20 <ferror@plt+0x13330>  // b.none
  414e98:	ldr	w0, [x21, #4084]
  414e9c:	cmn	w0, #0x2
  414ea0:	b.eq	415288 <ferror@plt+0x13698>  // b.none
  414ea4:	cmp	w0, #0x0
  414ea8:	b.le	415238 <ferror@plt+0x13648>
  414eac:	cmp	w0, #0x12e
  414eb0:	b.le	415244 <ferror@plt+0x13654>
  414eb4:	add	w20, w23, #0x2
  414eb8:	mov	w1, #0x2                   	// #2
  414ebc:	cmp	w20, #0xa1
  414ec0:	b.hi	414f20 <ferror@plt+0x13330>  // b.pmore
  414ec4:	add	x0, x22, #0x250
  414ec8:	sxtw	x2, w20
  414ecc:	ldrsb	w0, [x0, w20, sxtw]
  414ed0:	cmp	w0, w1
  414ed4:	b.ne	414f20 <ferror@plt+0x13330>  // b.any
  414ed8:	add	x0, x22, #0x300
  414edc:	ldrsh	x28, [x0, x2, lsl #1]
  414ee0:	cmp	w28, #0x0
  414ee4:	mov	w0, w28
  414ee8:	b.le	414fc4 <ferror@plt+0x133d4>
  414eec:	ldr	w3, [sp, #108]
  414ef0:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  414ef4:	mov	x6, x26
  414ef8:	add	x27, x27, #0x4
  414efc:	cmp	w3, #0x0
  414f00:	ldr	w1, [x1, #16]
  414f04:	cset	w2, ne  // ne = any
  414f08:	sub	w2, w3, w2
  414f0c:	str	w2, [sp, #108]
  414f10:	mov	w2, #0xfffffffe            	// #-2
  414f14:	str	w2, [x21, #4084]
  414f18:	str	w1, [x27]
  414f1c:	b	41511c <ferror@plt+0x1352c>
  414f20:	add	x0, x22, #0x450
  414f24:	ldrb	w28, [x0, x28]
  414f28:	cbnz	w28, 414fc8 <ferror@plt+0x133d8>
  414f2c:	ldr	w0, [sp, #108]
  414f30:	cbz	w0, 415254 <ferror@plt+0x13664>
  414f34:	ldr	w0, [sp, #108]
  414f38:	cmp	w0, #0x3
  414f3c:	b.ne	414f50 <ferror@plt+0x13360>  // b.any
  414f40:	ldr	w0, [x21, #4084]
  414f44:	cmp	w0, #0x0
  414f48:	b.gt	41526c <ferror@plt+0x1367c>
  414f4c:	b.eq	415314 <ferror@plt+0x13724>  // b.none
  414f50:	add	x1, x22, #0x250
  414f54:	add	x2, x22, #0x300
  414f58:	b	414f70 <ferror@plt+0x13380>
  414f5c:	cmp	x26, x25
  414f60:	b.eq	4151f8 <ferror@plt+0x13608>  // b.none
  414f64:	ldrsh	x0, [x26, #-2]!
  414f68:	sub	x27, x27, #0x4
  414f6c:	ldrsh	w23, [x22, x0, lsl #1]
  414f70:	cmn	w23, #0x34
  414f74:	b.eq	414f5c <ferror@plt+0x1336c>  // b.none
  414f78:	add	w23, w23, #0x1
  414f7c:	cmp	w23, #0xa1
  414f80:	b.hi	414f5c <ferror@plt+0x1336c>  // b.pmore
  414f84:	ldrsb	w0, [x1, w23, sxtw]
  414f88:	sxtw	x23, w23
  414f8c:	cmp	w0, #0x1
  414f90:	b.ne	414f5c <ferror@plt+0x1336c>  // b.any
  414f94:	ldrsh	w0, [x2, x23, lsl #1]
  414f98:	cmp	w0, #0x0
  414f9c:	sxtw	x28, w0
  414fa0:	b.le	414f5c <ferror@plt+0x1336c>
  414fa4:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  414fa8:	mov	w2, #0x3                   	// #3
  414fac:	str	w2, [sp, #108]
  414fb0:	mov	x6, x26
  414fb4:	ldr	w1, [x1, #16]
  414fb8:	add	x27, x27, #0x4
  414fbc:	str	w1, [x27]
  414fc0:	b	41511c <ferror@plt+0x1352c>
  414fc4:	neg	w28, w28
  414fc8:	add	x1, x22, #0x4e0
  414fcc:	mov	w0, #0x1                   	// #1
  414fd0:	sub	w2, w28, #0x2
  414fd4:	sxtw	x24, w28
  414fd8:	cmp	w2, #0x5f
  414fdc:	ldrb	w20, [x1, w28, sxtw]
  414fe0:	sub	w0, w0, w20
  414fe4:	ldr	w23, [x27, w0, sxtw #2]
  414fe8:	b.hi	4150c8 <ferror@plt+0x134d8>  // b.pmore
  414fec:	ldr	x0, [sp, #112]
  414ff0:	ldrh	w0, [x0, w2, uxtw #1]
  414ff4:	adr	x1, 415000 <ferror@plt+0x13410>
  414ff8:	add	x0, x1, w0, sxth #2
  414ffc:	br	x0
  415000:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  415004:	ldr	w23, [x27]
  415008:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41500c:	ldr	x1, [x1, #2584]
  415010:	ldr	x0, [x0, #712]
  415014:	ldrsw	x1, [x1, w23, sxtw #2]
  415018:	ldr	w0, [x0, x1, lsl #2]
  41501c:	cmp	w0, #0x101
  415020:	b.eq	415040 <ferror@plt+0x13450>  // b.none
  415024:	mov	w0, #0x101                 	// #257
  415028:	bl	4135f0 <ferror@plt+0x11a00>
  41502c:	mov	w1, w0
  415030:	mov	w0, w23
  415034:	bl	413410 <ferror@plt+0x11820>
  415038:	mov	w23, w0
  41503c:	str	w0, [x27]
  415040:	mov	w0, w23
  415044:	bl	413528 <ferror@plt+0x11938>
  415048:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41504c:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415050:	mov	w2, #0x1                   	// #1
  415054:	ldr	w0, [x0, #4072]
  415058:	str	w2, [x1, #2744]
  41505c:	cbz	w0, 416c88 <ferror@plt+0x15098>
  415060:	adrp	x28, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415064:	add	x5, x28, #0xc
  415068:	ldr	w0, [x28, #12]
  41506c:	cbnz	w0, 4175b8 <ferror@plt+0x159c8>
  415070:	adrp	x28, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415074:	add	x28, x28, #0xfd4
  415078:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41507c:	ldr	w0, [x0, #2748]
  415080:	cbz	w0, 4176ac <ferror@plt+0x15abc>
  415084:	mov	w0, #0x1                   	// #1
  415088:	str	wzr, [x28]
  41508c:	str	w0, [x5]
  415090:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415094:	ldur	w28, [x27, #-4]
  415098:	ldr	w1, [x0, #680]
  41509c:	mov	w0, w28
  4150a0:	orr	w1, w1, #0x4000
  4150a4:	bl	413b48 <ferror@plt+0x11f58>
  4150a8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4150ac:	mov	w1, #0x1                   	// #1
  4150b0:	str	w1, [x0, #4068]
  4150b4:	mov	w1, w23
  4150b8:	mov	w0, w28
  4150bc:	bl	413410 <ferror@plt+0x11820>
  4150c0:	mov	w23, w0
  4150c4:	nop
  4150c8:	add	x1, x22, #0x550
  4150cc:	sub	x6, x26, w20, uxtb #1
  4150d0:	add	x0, x22, #0x5c0
  4150d4:	sub	x20, x27, w20, uxtb #2
  4150d8:	add	x27, x20, #0x4
  4150dc:	ldrb	w1, [x1, x24]
  4150e0:	ldrsh	w2, [x6]
  4150e4:	sub	w1, w1, #0x45
  4150e8:	str	w23, [x20, #4]
  4150ec:	ldrsh	w0, [x0, w1, sxtw #1]
  4150f0:	add	w0, w0, w2
  4150f4:	cmp	w0, #0xa1
  4150f8:	b.hi	415110 <ferror@plt+0x13520>  // b.pmore
  4150fc:	add	x3, x22, #0x250
  415100:	sxtw	x4, w0
  415104:	ldrsb	w0, [x3, w0, sxtw]
  415108:	cmp	w0, w2
  41510c:	b.eq	415278 <ferror@plt+0x13688>  // b.none
  415110:	add	x0, x22, #0x600
  415114:	ldrsb	x28, [x0, w1, sxtw]
  415118:	sxth	w0, w28
  41511c:	lsl	x1, x19, #1
  415120:	strh	w0, [x6, #2]
  415124:	sub	x0, x1, #0x2
  415128:	add	x26, x6, #0x2
  41512c:	add	x0, x25, x0
  415130:	cmp	x26, x0
  415134:	b.cc	4151e4 <ferror@plt+0x135f4>  // b.lo, b.ul, b.last
  415138:	sub	x26, x26, x25
  41513c:	mov	x0, #0x270f                	// #9999
  415140:	cmp	x19, x0
  415144:	asr	x23, x26, #1
  415148:	add	x23, x23, #0x1
  41514c:	b.hi	416b6c <ferror@plt+0x14f7c>  // b.pmore
  415150:	mov	x19, #0x2710                	// #10000
  415154:	cmp	x1, x19
  415158:	csel	x19, x1, x19, ls  // ls = plast
  41515c:	lsl	x27, x19, #1
  415160:	add	x0, x27, x19
  415164:	lsl	x0, x0, #1
  415168:	add	x0, x0, #0x3
  41516c:	bl	4018b0 <malloc@plt>
  415170:	mov	x24, x0
  415174:	cbz	x0, 416b6c <ferror@plt+0x14f7c>
  415178:	add	x2, x26, #0x2
  41517c:	mov	x1, x25
  415180:	bl	401770 <memcpy@plt>
  415184:	ldr	x1, [sp, #96]
  415188:	add	x0, x27, #0x3
  41518c:	and	x0, x0, #0xfffffffffffffffc
  415190:	lsl	x2, x23, #2
  415194:	add	x23, x24, x0
  415198:	str	x2, [sp, #96]
  41519c:	mov	x0, x23
  4151a0:	bl	401770 <memcpy@plt>
  4151a4:	add	x0, sp, #0xb0
  4151a8:	cmp	x25, x0
  4151ac:	ldr	x2, [sp, #96]
  4151b0:	b.eq	4151c0 <ferror@plt+0x135d0>  // b.none
  4151b4:	mov	x0, x25
  4151b8:	bl	401a30 <free@plt>
  4151bc:	ldr	x2, [sp, #96]
  4151c0:	sub	x27, x27, #0x2
  4151c4:	add	x27, x24, x27
  4151c8:	add	x26, x24, x26
  4151cc:	sub	x2, x2, #0x4
  4151d0:	cmp	x26, x27
  4151d4:	add	x27, x23, x2
  4151d8:	b.cs	416b78 <ferror@plt+0x14f88>  // b.hs, b.nlast
  4151dc:	mov	x25, x24
  4151e0:	str	x23, [sp, #96]
  4151e4:	cmp	w28, #0x3
  4151e8:	b.ne	414e88 <ferror@plt+0x13298>  // b.any
  4151ec:	mov	x26, x25
  4151f0:	mov	w19, #0x0                   	// #0
  4151f4:	b	4151fc <ferror@plt+0x1360c>
  4151f8:	mov	w19, #0x1                   	// #1
  4151fc:	add	x0, sp, #0xb0
  415200:	cmp	x26, x0
  415204:	b.eq	415210 <ferror@plt+0x13620>  // b.none
  415208:	mov	x0, x26
  41520c:	bl	401a30 <free@plt>
  415210:	mov	w0, w19
  415214:	mov	x12, #0x1560                	// #5472
  415218:	ldp	x29, x30, [sp]
  41521c:	ldp	x19, x20, [sp, #16]
  415220:	ldp	x21, x22, [sp, #32]
  415224:	ldp	x23, x24, [sp, #48]
  415228:	ldp	x25, x26, [sp, #64]
  41522c:	ldp	x27, x28, [sp, #80]
  415230:	add	sp, sp, x12
  415234:	ret
  415238:	str	wzr, [x21, #4084]
  41523c:	mov	w1, #0x0                   	// #0
  415240:	b	414ebc <ferror@plt+0x132cc>
  415244:	add	x1, x22, #0x120
  415248:	ldrb	w1, [x1, w0, sxtw]
  41524c:	add	w20, w23, w1
  415250:	b	414ebc <ferror@plt+0x132cc>
  415254:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415258:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41525c:	ldr	w0, [x0, #4048]
  415260:	add	w0, w0, #0x1
  415264:	str	w0, [x1, #4048]
  415268:	b	414f50 <ferror@plt+0x13360>
  41526c:	mov	w0, #0xfffffffe            	// #-2
  415270:	str	w0, [x21, #4084]
  415274:	b	414f50 <ferror@plt+0x13360>
  415278:	add	x0, x22, #0x300
  41527c:	ldrsh	w0, [x0, x4, lsl #1]
  415280:	sxtw	x28, w0
  415284:	b	41511c <ferror@plt+0x1352c>
  415288:	bl	41db08 <ferror@plt+0x1bf18>
  41528c:	str	w0, [x21, #4084]
  415290:	b	414ea4 <ferror@plt+0x132b4>
  415294:	mov	w2, #0x5                   	// #5
  415298:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41529c:	mov	x0, #0x0                   	// #0
  4152a0:	add	x1, x1, #0xd60
  4152a4:	bl	401ae0 <dcgettext@plt>
  4152a8:	mov	x4, x0
  4152ac:	adrp	x10, 466000 <ferror@plt+0x64410>
  4152b0:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4152b4:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  4152b8:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4152bc:	ldr	w3, [x3, #1444]
  4152c0:	mov	w5, #0x1                   	// #1
  4152c4:	ldr	x2, [x2, #1656]
  4152c8:	str	w5, [x1, #4040]
  4152cc:	ldr	x0, [x10, #3312]
  4152d0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4152d4:	add	x1, x1, #0xc20
  4152d8:	bl	401bc0 <fprintf@plt>
  4152dc:	b	4150c8 <ferror@plt+0x134d8>
  4152e0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4152e4:	ldur	w1, [x27, #-12]
  4152e8:	str	w1, [x0, #4088]
  4152ec:	b	4150c8 <ferror@plt+0x134d8>
  4152f0:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4152f4:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4152f8:	add	x0, x0, #0xa88
  4152fc:	ldr	w1, [x1, #20]
  415300:	bl	4194b0 <ferror@plt+0x178c0>
  415304:	b	4150c8 <ferror@plt+0x134d8>
  415308:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41530c:	ldr	w23, [x0, #4088]
  415310:	b	4150c8 <ferror@plt+0x134d8>
  415314:	mov	x26, x25
  415318:	mov	w19, #0x1                   	// #1
  41531c:	b	4151fc <ferror@plt+0x1360c>
  415320:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415324:	add	x28, x3, #0xa88
  415328:	mov	x0, x28
  41532c:	bl	4195c0 <ferror@plt+0x179d0>
  415330:	mov	w4, w0
  415334:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415338:	str	w4, [x0, #8]
  41533c:	cbnz	w4, 416d7c <ferror@plt+0x1518c>
  415340:	mov	x3, x28
  415344:	add	x0, sp, #0xd60
  415348:	mov	x1, #0x800                 	// #2048
  41534c:	adrp	x2, 42b000 <ferror@plt+0x29410>
  415350:	add	x2, x2, #0xd80
  415354:	bl	401860 <snprintf@plt>
  415358:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41535c:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  415360:	adrp	x0, 466000 <ferror@plt+0x64410>
  415364:	add	x4, sp, #0xd60
  415368:	ldr	w3, [x2, #1444]
  41536c:	ldr	x0, [x0, #3312]
  415370:	ldr	x2, [x1, #1656]
  415374:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415378:	add	x1, x1, #0xc20
  41537c:	bl	401bc0 <fprintf@plt>
  415380:	b	4150c8 <ferror@plt+0x134d8>
  415384:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415388:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41538c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415390:	mov	w2, #0x1                   	// #1
  415394:	ldr	w12, [x1, #1452]
  415398:	add	x11, x1, #0x5ac
  41539c:	str	w2, [x3]
  4153a0:	add	x5, x3, #0x0
  4153a4:	ldr	w23, [x0, #4088]
  4153a8:	cmp	w12, #0x0
  4153ac:	add	x28, x0, #0xff8
  4153b0:	b.le	4150c8 <ferror@plt+0x134d8>
  4153b4:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4153b8:	mov	w3, w23
  4153bc:	ldr	x4, [x1, #24]
  4153c0:	cmp	w3, #0x0
  4153c4:	mov	x0, #0x1                   	// #1
  4153c8:	b.gt	4153dc <ferror@plt+0x137ec>
  4153cc:	b	41695c <ferror@plt+0x14d6c>
  4153d0:	add	x0, x0, #0x1
  4153d4:	cmp	w3, w0
  4153d8:	b.lt	41695c <ferror@plt+0x14d6c>  // b.tstop
  4153dc:	ldr	w1, [x4, x0, lsl #2]
  4153e0:	cmp	w1, w2
  4153e4:	b.ne	4153d0 <ferror@plt+0x137e0>  // b.any
  4153e8:	add	w2, w2, #0x1
  4153ec:	str	w2, [x5]
  4153f0:	cmp	w2, w12
  4153f4:	b.gt	4150c8 <ferror@plt+0x134d8>
  4153f8:	ldr	w3, [x28]
  4153fc:	b	4153c0 <ferror@plt+0x137d0>
  415400:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415404:	add	x0, x0, #0xa88
  415408:	bl	411d88 <ferror@plt+0x10198>
  41540c:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  415410:	str	x0, [x1, #1608]
  415414:	b	4150c8 <ferror@plt+0x134d8>
  415418:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41541c:	add	x0, x0, #0xa88
  415420:	bl	411d88 <ferror@plt+0x10198>
  415424:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415428:	str	x0, [x1, #2696]
  41542c:	b	4150c8 <ferror@plt+0x134d8>
  415430:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415434:	add	x0, x0, #0xa88
  415438:	bl	411d88 <ferror@plt+0x10198>
  41543c:	mov	x28, x0
  415440:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  415444:	mov	w1, #0x5b                  	// #91
  415448:	str	x0, [x2, #648]
  41544c:	bl	401a70 <strchr@plt>
  415450:	cbz	x0, 416cec <ferror@plt+0x150fc>
  415454:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415458:	add	x1, x1, #0xcc8
  41545c:	mov	w2, #0x5                   	// #5
  415460:	mov	x0, #0x0                   	// #0
  415464:	bl	401ae0 <dcgettext@plt>
  415468:	bl	411cb8 <ferror@plt+0x100c8>
  41546c:	b	4150c8 <ferror@plt+0x134d8>
  415470:	adrp	x0, 42b000 <ferror@plt+0x29410>
  415474:	mov	w1, #0x0                   	// #0
  415478:	add	x0, x0, #0xc98
  41547c:	bl	4194b0 <ferror@plt+0x178c0>
  415480:	b	4150c8 <ferror@plt+0x134d8>
  415484:	adrp	x28, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415488:	bl	402968 <ferror@plt+0xd78>
  41548c:	str	w0, [x28, #4]
  415490:	bl	402d38 <ferror@plt+0x1148>
  415494:	ldr	w0, [x28, #4]
  415498:	neg	w0, w0
  41549c:	bl	4135f0 <ferror@plt+0x11a00>
  4154a0:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4154a4:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4154a8:	mov	w3, #0x0                   	// #0
  4154ac:	mov	w4, #0x0                   	// #0
  4154b0:	ldr	w2, [x2, #680]
  4154b4:	str	w2, [x1, #432]
  4154b8:	mov	w1, #0x0                   	// #0
  4154bc:	mov	w2, #0x0                   	// #0
  4154c0:	str	w0, [sp, #160]
  4154c4:	bl	4143e0 <ferror@plt+0x127f0>
  4154c8:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4154cc:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4154d0:	add	x11, x1, #0x5ac
  4154d4:	mov	w0, #0x1                   	// #1
  4154d8:	ldr	w2, [x1, #1452]
  4154dc:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4154e0:	str	w0, [x3]
  4154e4:	add	x1, x1, #0xa40
  4154e8:	str	x1, [sp, #152]
  4154ec:	add	x5, x3, #0x0
  4154f0:	cmp	w2, #0x0
  4154f4:	b.le	41553c <ferror@plt+0x1394c>
  4154f8:	ldr	x1, [sp, #152]
  4154fc:	sxtw	x2, w0
  415500:	stp	x2, x5, [sp, #128]
  415504:	ldr	x28, [x1]
  415508:	str	x11, [sp, #144]
  41550c:	ldr	w1, [sp, #160]
  415510:	ldr	w0, [x28, x2, lsl #2]
  415514:	bl	413d30 <ferror@plt+0x12140>
  415518:	ldp	x2, x5, [sp, #128]
  41551c:	str	w0, [x28, x2, lsl #2]
  415520:	ldr	x11, [sp, #144]
  415524:	ldr	w0, [x5]
  415528:	ldr	w1, [x11]
  41552c:	add	w0, w0, #0x1
  415530:	str	w0, [x5]
  415534:	cmp	w0, w1
  415538:	b.le	4154f8 <ferror@plt+0x13908>
  41553c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415540:	ldr	w0, [x0, #2492]
  415544:	cbz	w0, 416c64 <ferror@plt+0x15074>
  415548:	adrp	x0, 42b000 <ferror@plt+0x29410>
  41554c:	add	x0, x0, #0xc60
  415550:	bl	411e70 <ferror@plt+0x10280>
  415554:	adrp	x0, 42b000 <ferror@plt+0x29410>
  415558:	add	x0, x0, #0xc88
  41555c:	bl	411e70 <ferror@plt+0x10280>
  415560:	b	4150c8 <ferror@plt+0x134d8>
  415564:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415568:	mov	w1, #0x1                   	// #1
  41556c:	str	w1, [x0, #20]
  415570:	b	4150c8 <ferror@plt+0x134d8>
  415574:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415578:	str	wzr, [x0, #20]
  41557c:	b	4150c8 <ferror@plt+0x134d8>
  415580:	bl	40e4e0 <ferror@plt+0xc8f0>
  415584:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415588:	mov	x1, #0x4                   	// #4
  41558c:	ldr	w0, [x0, #1452]
  415590:	add	w0, w0, #0x1
  415594:	bl	411d48 <ferror@plt+0x10158>
  415598:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41559c:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4155a0:	str	x0, [x1, #24]
  4155a4:	str	wzr, [x2, #4088]
  4155a8:	b	4150c8 <ferror@plt+0x134d8>
  4155ac:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  4155b0:	ldr	w23, [x27]
  4155b4:	ldr	w0, [x0, #744]
  4155b8:	cmp	w23, w0
  4155bc:	b.ne	4155d8 <ferror@plt+0x139e8>  // b.any
  4155c0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4155c4:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4155c8:	mov	w2, #0x1                   	// #1
  4155cc:	ldrsw	x0, [x0, #680]
  4155d0:	ldr	x1, [x1, #2760]
  4155d4:	strb	w2, [x1, x0]
  4155d8:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4155dc:	adrp	x3, 467000 <stdin@@GLIBC_2.17+0x300>
  4155e0:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  4155e4:	ldr	w0, [x1, #4076]
  4155e8:	ldr	x3, [x3, #1728]
  4155ec:	add	w0, w0, #0x1
  4155f0:	ldr	x2, [x2, #1744]
  4155f4:	str	w0, [x1, #4076]
  4155f8:	ldr	w0, [x2, x3, lsl #2]
  4155fc:	tbz	w0, #0, 415610 <ferror@plt+0x13a20>
  415600:	mov	w0, w23
  415604:	bl	402fb0 <ferror@plt+0x13c0>
  415608:	tst	w0, #0xff
  41560c:	b.ne	417558 <ferror@plt+0x15968>  // b.any
  415610:	mov	w0, w23
  415614:	bl	4135f0 <ferror@plt+0x11a00>
  415618:	mov	w1, w0
  41561c:	ldur	w0, [x27, #-4]
  415620:	bl	413410 <ferror@plt+0x11820>
  415624:	mov	w23, w0
  415628:	b	4150c8 <ferror@plt+0x134d8>
  41562c:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  415630:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  415634:	ldr	x1, [x1, #1728]
  415638:	ldr	x0, [x0, #1744]
  41563c:	ldr	w0, [x0, x1, lsl #2]
  415640:	tbz	w0, #0, 416d00 <ferror@plt+0x15110>
  415644:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415648:	mov	w2, #0x5                   	// #5
  41564c:	add	x1, x1, #0xec8
  415650:	mov	x0, #0x0                   	// #0
  415654:	bl	401ae0 <dcgettext@plt>
  415658:	mov	x3, x0
  41565c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415660:	ldr	w0, [x1, #2748]
  415664:	cbnz	w0, 4150c8 <ferror@plt+0x134d8>
  415668:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41566c:	add	x0, sp, #0xd60
  415670:	adrp	x2, 42b000 <ferror@plt+0x29410>
  415674:	add	x2, x2, #0xc10
  415678:	ldr	w28, [x1, #1444]
  41567c:	mov	x1, #0x800                 	// #2048
  415680:	bl	401860 <snprintf@plt>
  415684:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  415688:	adrp	x0, 466000 <ferror@plt+0x64410>
  41568c:	mov	w3, w28
  415690:	add	x4, sp, #0xd60
  415694:	ldr	x2, [x1, #1656]
  415698:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41569c:	ldr	x0, [x0, #3312]
  4156a0:	add	x1, x1, #0xc20
  4156a4:	bl	401bc0 <fprintf@plt>
  4156a8:	b	4150c8 <ferror@plt+0x134d8>
  4156ac:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4156b0:	mov	w2, #0x1                   	// #1
  4156b4:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4156b8:	add	x0, x0, #0xa88
  4156bc:	strb	w2, [x1, #3164]
  4156c0:	bl	411d88 <ferror@plt+0x10198>
  4156c4:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  4156c8:	str	x0, [x1, #1616]
  4156cc:	b	4150c8 <ferror@plt+0x134d8>
  4156d0:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  4156d4:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  4156d8:	ldr	x1, [x1, #1728]
  4156dc:	ldr	x0, [x0, #1744]
  4156e0:	ldr	w0, [x0, x1, lsl #2]
  4156e4:	tbz	w0, #0, 416e34 <ferror@plt+0x15244>
  4156e8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4156ec:	mov	w2, #0x5                   	// #5
  4156f0:	add	x1, x1, #0xf00
  4156f4:	mov	x0, #0x0                   	// #0
  4156f8:	bl	401ae0 <dcgettext@plt>
  4156fc:	mov	x3, x0
  415700:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415704:	ldr	w0, [x1, #2748]
  415708:	cbnz	w0, 4150c8 <ferror@plt+0x134d8>
  41570c:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415710:	add	x0, sp, #0xd60
  415714:	adrp	x2, 42b000 <ferror@plt+0x29410>
  415718:	add	x2, x2, #0xc10
  41571c:	ldr	w28, [x1, #1444]
  415720:	mov	x1, #0x800                 	// #2048
  415724:	bl	401860 <snprintf@plt>
  415728:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  41572c:	adrp	x0, 466000 <ferror@plt+0x64410>
  415730:	mov	w3, w28
  415734:	add	x4, sp, #0xd60
  415738:	ldr	x2, [x1, #1656]
  41573c:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415740:	ldr	x0, [x0, #3312]
  415744:	add	x1, x1, #0xc20
  415748:	bl	401bc0 <fprintf@plt>
  41574c:	b	4150c8 <ferror@plt+0x134d8>
  415750:	mov	w0, #0x101                 	// #257
  415754:	bl	4135f0 <ferror@plt+0x11a00>
  415758:	mov	w23, w0
  41575c:	b	4150c8 <ferror@plt+0x134d8>
  415760:	adrp	x23, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415764:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415768:	adrp	x28, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41576c:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415770:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415774:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415778:	ldr	w2, [x23, #4092]
  41577c:	mov	w10, #0x1                   	// #1
  415780:	str	wzr, [x0, #4052]
  415784:	mov	w0, #0x2                   	// #2
  415788:	str	wzr, [x28, #12]
  41578c:	add	x5, x28, #0xc
  415790:	str	w10, [x4, #4060]
  415794:	str	w10, [x1, #4076]
  415798:	str	w0, [x3, #2744]
  41579c:	cbnz	w2, 4172a0 <ferror@plt+0x156b0>
  4157a0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4157a4:	ldr	w0, [x0, #4072]
  4157a8:	cbz	w0, 417290 <ferror@plt+0x156a0>
  4157ac:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4157b0:	ldr	w0, [x0, #2748]
  4157b4:	cbz	w0, 417708 <ferror@plt+0x15b18>
  4157b8:	mov	w0, #0x1                   	// #1
  4157bc:	str	w0, [x5]
  4157c0:	ldur	w0, [x27, #-4]
  4157c4:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4157c8:	ldr	w1, [x1, #680]
  4157cc:	orr	w1, w1, #0x4000
  4157d0:	bl	413b48 <ferror@plt+0x11f58>
  4157d4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4157d8:	mov	w1, #0x1                   	// #1
  4157dc:	str	w1, [x0, #4068]
  4157e0:	mov	w1, #0x1                   	// #1
  4157e4:	mov	w0, #0x101                 	// #257
  4157e8:	str	w1, [x23, #4092]
  4157ec:	bl	4135f0 <ferror@plt+0x11a00>
  4157f0:	ldur	w28, [x27, #-4]
  4157f4:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4157f8:	mov	w23, w0
  4157fc:	mov	w0, #0xa                   	// #10
  415800:	str	w23, [x1, #4056]
  415804:	bl	4135f0 <ferror@plt+0x11a00>
  415808:	mov	w1, w0
  41580c:	mov	w0, w23
  415810:	bl	413410 <ferror@plt+0x11820>
  415814:	mov	w1, w0
  415818:	mov	w0, w28
  41581c:	bl	413410 <ferror@plt+0x11820>
  415820:	mov	w23, w0
  415824:	b	4150c8 <ferror@plt+0x134d8>
  415828:	mov	w2, #0x5                   	// #5
  41582c:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415830:	mov	x0, #0x0                   	// #0
  415834:	add	x1, x1, #0xdf8
  415838:	bl	401ae0 <dcgettext@plt>
  41583c:	mov	x4, x0
  415840:	adrp	x10, 466000 <ferror@plt+0x64410>
  415844:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415848:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  41584c:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415850:	ldr	w3, [x3, #1444]
  415854:	mov	w5, #0x1                   	// #1
  415858:	ldr	x2, [x2, #1656]
  41585c:	str	w5, [x1, #4040]
  415860:	ldr	x0, [x10, #3312]
  415864:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415868:	add	x1, x1, #0xc20
  41586c:	bl	401bc0 <fprintf@plt>
  415870:	b	4150c8 <ferror@plt+0x134d8>
  415874:	ldur	w0, [x27, #-4]
  415878:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41587c:	mov	w2, #0x1                   	// #1
  415880:	str	w2, [x1, #12]
  415884:	bl	4146d8 <ferror@plt+0x12ae8>
  415888:	mov	w23, w0
  41588c:	b	4150c8 <ferror@plt+0x134d8>
  415890:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415894:	ldur	w1, [x27, #-4]
  415898:	mov	w23, #0x1                   	// #1
  41589c:	str	w23, [x0, #12]
  4158a0:	cmp	w1, #0x0
  4158a4:	b.le	417054 <ferror@plt+0x15464>
  4158a8:	ldur	w23, [x27, #-12]
  4158ac:	sub	w1, w1, #0x1
  4158b0:	mov	w0, w23
  4158b4:	bl	413bc8 <ferror@plt+0x11fd8>
  4158b8:	mov	w1, w0
  4158bc:	mov	w0, w23
  4158c0:	bl	413410 <ferror@plt+0x11820>
  4158c4:	mov	w23, w0
  4158c8:	b	4150c8 <ferror@plt+0x134d8>
  4158cc:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4158d0:	ldur	w1, [x27, #-8]
  4158d4:	mov	w23, #0x1                   	// #1
  4158d8:	str	w23, [x0, #12]
  4158dc:	cmp	w1, #0x0
  4158e0:	b.le	41713c <ferror@plt+0x1554c>
  4158e4:	ldur	w0, [x27, #-16]
  4158e8:	mov	w2, #0xffffffff            	// #-1
  4158ec:	bl	414800 <ferror@plt+0x12c10>
  4158f0:	mov	w23, w0
  4158f4:	b	4150c8 <ferror@plt+0x134d8>
  4158f8:	mov	w2, #0x5                   	// #5
  4158fc:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415900:	mov	x0, #0x0                   	// #0
  415904:	add	x1, x1, #0xca0
  415908:	bl	401ae0 <dcgettext@plt>
  41590c:	mov	x4, x0
  415910:	adrp	x10, 466000 <ferror@plt+0x64410>
  415914:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415918:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  41591c:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415920:	ldr	w3, [x3, #1444]
  415924:	mov	w5, #0x1                   	// #1
  415928:	ldr	x2, [x2, #1656]
  41592c:	str	w5, [x1, #4040]
  415930:	ldr	x0, [x10, #3312]
  415934:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415938:	add	x1, x1, #0xc20
  41593c:	bl	401bc0 <fprintf@plt>
  415940:	b	4150c8 <ferror@plt+0x134d8>
  415944:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415948:	add	x1, x0, #0xc30
  41594c:	str	x1, [sp, #128]
  415950:	ldr	w1, [x0, #3120]
  415954:	cmp	w1, #0x0
  415958:	b.le	4150c8 <ferror@plt+0x134d8>
  41595c:	str	w1, [sp, #144]
  415960:	bl	401a00 <__ctype_b_loc@plt>
  415964:	ldr	w1, [sp, #144]
  415968:	mov	x28, #0x0                   	// #0
  41596c:	ldr	x3, [x0]
  415970:	str	x0, [sp, #136]
  415974:	ldrsh	w0, [x3, x28, lsl #1]
  415978:	tbz	w0, #31, 416974 <ferror@plt+0x14d84>
  41597c:	add	x28, x28, #0x1
  415980:	cmp	w1, w28
  415984:	b.gt	415974 <ferror@plt+0x13d84>
  415988:	b	4150c8 <ferror@plt+0x134d8>
  41598c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415990:	add	x1, x0, #0xc30
  415994:	str	x1, [sp, #128]
  415998:	ldr	w2, [x0, #3120]
  41599c:	cmp	w2, #0x0
  4159a0:	b.le	4150c8 <ferror@plt+0x134d8>
  4159a4:	str	w2, [sp, #136]
  4159a8:	bl	401a00 <__ctype_b_loc@plt>
  4159ac:	ldr	w2, [sp, #136]
  4159b0:	mov	x3, x0
  4159b4:	ldr	x1, [x0]
  4159b8:	mov	x28, #0x0                   	// #0
  4159bc:	ldrh	w0, [x1, x28, lsl #1]
  4159c0:	tbz	w0, #11, 416b04 <ferror@plt+0x14f14>
  4159c4:	add	x28, x28, #0x1
  4159c8:	cmp	w2, w28
  4159cc:	b.gt	4159bc <ferror@plt+0x13dcc>
  4159d0:	b	4150c8 <ferror@plt+0x134d8>
  4159d4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4159d8:	add	x1, x0, #0xc30
  4159dc:	str	x1, [sp, #128]
  4159e0:	mov	x28, #0x0                   	// #0
  4159e4:	ldr	w1, [x0, #3120]
  4159e8:	cmp	w1, #0x0
  4159ec:	b.gt	415a00 <ferror@plt+0x13e10>
  4159f0:	b	4150c8 <ferror@plt+0x134d8>
  4159f4:	add	x28, x28, #0x1
  4159f8:	cmp	w1, w28
  4159fc:	b.le	4150c8 <ferror@plt+0x134d8>
  415a00:	tst	w28, #0xffffff80
  415a04:	b.ne	4159f4 <ferror@plt+0x13e04>  // b.any
  415a08:	str	w1, [sp, #136]
  415a0c:	bl	401a00 <__ctype_b_loc@plt>
  415a10:	ldr	x0, [x0]
  415a14:	ldr	w1, [sp, #136]
  415a18:	ldrh	w0, [x0, x28, lsl #1]
  415a1c:	tbz	w0, #13, 4159f4 <ferror@plt+0x13e04>
  415a20:	ldr	x0, [sp, #120]
  415a24:	mov	w1, w28
  415a28:	ldr	w0, [x0]
  415a2c:	bl	402818 <ferror@plt+0xc28>
  415a30:	ldr	x0, [sp, #128]
  415a34:	ldr	w1, [x0]
  415a38:	b	4159f4 <ferror@plt+0x13e04>
  415a3c:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415a40:	ldr	w0, [x27]
  415a44:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415a48:	ldr	x3, [x2, #688]
  415a4c:	ldr	w2, [x1, #4076]
  415a50:	ldrb	w3, [x3, w0, sxtw]
  415a54:	add	w2, w2, #0x1
  415a58:	str	w2, [x1, #4076]
  415a5c:	cbz	w3, 415a78 <ferror@plt+0x13e88>
  415a60:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415a64:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  415a68:	mov	w3, #0x1                   	// #1
  415a6c:	ldrsw	x1, [x1, #680]
  415a70:	ldr	x2, [x2, #2760]
  415a74:	strb	w3, [x2, x1]
  415a78:	neg	w0, w0
  415a7c:	bl	4135f0 <ferror@plt+0x11a00>
  415a80:	mov	w23, w0
  415a84:	b	4150c8 <ferror@plt+0x134d8>
  415a88:	adrp	x10, 46c000 <stdin@@GLIBC_2.17+0x5300>
  415a8c:	ldr	w23, [x27]
  415a90:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  415a94:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415a98:	ldr	x1, [x10, #664]
  415a9c:	adrp	x3, 411000 <ferror@plt+0xf410>
  415aa0:	ldr	x0, [x5, #2520]
  415aa4:	add	x3, x3, #0xb40
  415aa8:	ldr	x11, [x4, #3128]
  415aac:	mov	x2, #0x1                   	// #1
  415ab0:	ldrsw	x1, [x1, w23, sxtw #2]
  415ab4:	sxtw	x28, w23
  415ab8:	ldrsw	x0, [x0, w23, sxtw #2]
  415abc:	add	x0, x11, x0
  415ac0:	bl	401830 <qsort@plt>
  415ac4:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  415ac8:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415acc:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  415ad0:	adrp	x10, 46c000 <stdin@@GLIBC_2.17+0x5300>
  415ad4:	ldr	w0, [x0, #700]
  415ad8:	cbnz	w0, 417308 <ferror@plt+0x15718>
  415adc:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415ae0:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415ae4:	ldr	x2, [x0, #688]
  415ae8:	ldr	w0, [x1, #4076]
  415aec:	ldrb	w2, [x2, w23, sxtw]
  415af0:	add	w0, w0, #0x1
  415af4:	str	w0, [x1, #4076]
  415af8:	cbz	w2, 415b14 <ferror@plt+0x13f24>
  415afc:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415b00:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  415b04:	mov	w2, #0x1                   	// #1
  415b08:	ldrsw	x0, [x0, #680]
  415b0c:	ldr	x1, [x1, #2760]
  415b10:	strb	w2, [x1, x0]
  415b14:	neg	w0, w23
  415b18:	bl	4135f0 <ferror@plt+0x11a00>
  415b1c:	mov	w23, w0
  415b20:	b	4150c8 <ferror@plt+0x134d8>
  415b24:	adrp	x28, 467000 <stdin@@GLIBC_2.17+0x300>
  415b28:	add	x23, x28, #0x6b4
  415b2c:	ldr	w0, [x28, #1716]
  415b30:	cbz	w0, 417500 <ferror@plt+0x15910>
  415b34:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415b38:	adrp	x3, 467000 <stdin@@GLIBC_2.17+0x300>
  415b3c:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  415b40:	ldr	w0, [x1, #4076]
  415b44:	ldr	x3, [x3, #1728]
  415b48:	add	w0, w0, #0x1
  415b4c:	ldr	x2, [x2, #1744]
  415b50:	str	w0, [x1, #4076]
  415b54:	ldr	w0, [x2, x3, lsl #2]
  415b58:	tbz	w0, #1, 416c74 <ferror@plt+0x15084>
  415b5c:	ldr	w0, [x23, #8]
  415b60:	neg	w0, w0
  415b64:	bl	4135f0 <ferror@plt+0x11a00>
  415b68:	mov	w23, w0
  415b6c:	b	4150c8 <ferror@plt+0x134d8>
  415b70:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415b74:	ldur	w1, [x27, #-4]
  415b78:	mov	w23, #0x1                   	// #1
  415b7c:	str	w23, [x0, #12]
  415b80:	cmp	w1, #0x0
  415b84:	b.le	417008 <ferror@plt+0x15418>
  415b88:	ldur	w23, [x27, #-12]
  415b8c:	sub	w1, w1, #0x1
  415b90:	mov	w0, w23
  415b94:	bl	413bc8 <ferror@plt+0x11fd8>
  415b98:	mov	w1, w0
  415b9c:	mov	w0, w23
  415ba0:	bl	413410 <ferror@plt+0x11820>
  415ba4:	mov	w23, w0
  415ba8:	b	4150c8 <ferror@plt+0x134d8>
  415bac:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415bb0:	ldur	w1, [x27, #-8]
  415bb4:	mov	w23, #0x1                   	// #1
  415bb8:	str	w23, [x0, #12]
  415bbc:	cmp	w1, #0x0
  415bc0:	b.le	417224 <ferror@plt+0x15634>
  415bc4:	ldur	w0, [x27, #-16]
  415bc8:	mov	w2, #0xffffffff            	// #-1
  415bcc:	bl	414800 <ferror@plt+0x12c10>
  415bd0:	mov	w23, w0
  415bd4:	b	4150c8 <ferror@plt+0x134d8>
  415bd8:	ldur	w0, [x27, #-4]
  415bdc:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415be0:	mov	w2, #0x1                   	// #1
  415be4:	str	w2, [x1, #12]
  415be8:	bl	413e98 <ferror@plt+0x122a8>
  415bec:	mov	w23, w0
  415bf0:	b	4150c8 <ferror@plt+0x134d8>
  415bf4:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415bf8:	ldur	w1, [x27, #-12]
  415bfc:	ldur	w2, [x27, #-4]
  415c00:	mov	w23, #0x1                   	// #1
  415c04:	str	w23, [x0, #12]
  415c08:	cmp	w1, #0x0
  415c0c:	ccmp	w1, w2, #0x0, ge  // ge = tcont
  415c10:	b.le	417270 <ferror@plt+0x15680>
  415c14:	mov	w2, #0x5                   	// #5
  415c18:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415c1c:	mov	x0, #0x0                   	// #0
  415c20:	add	x1, x1, #0xe18
  415c24:	bl	401ae0 <dcgettext@plt>
  415c28:	mov	x4, x0
  415c2c:	adrp	x1, 466000 <ferror@plt+0x64410>
  415c30:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415c34:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  415c38:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415c3c:	ldr	x0, [x1, #3312]
  415c40:	str	w23, [x5, #4040]
  415c44:	ldr	w3, [x3, #1444]
  415c48:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415c4c:	ldr	x2, [x2, #1656]
  415c50:	add	x1, x1, #0xc20
  415c54:	bl	401bc0 <fprintf@plt>
  415c58:	ldur	w23, [x27, #-20]
  415c5c:	b	4150c8 <ferror@plt+0x134d8>
  415c60:	ldur	w0, [x27, #-4]
  415c64:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415c68:	mov	w2, #0x1                   	// #1
  415c6c:	str	w2, [x1, #12]
  415c70:	bl	4142d0 <ferror@plt+0x126e0>
  415c74:	mov	w23, w0
  415c78:	b	4150c8 <ferror@plt+0x134d8>
  415c7c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415c80:	ldur	w1, [x27, #-12]
  415c84:	ldur	w2, [x27, #-4]
  415c88:	mov	w23, #0x1                   	// #1
  415c8c:	str	w23, [x0, #12]
  415c90:	cmp	w1, #0x0
  415c94:	ccmp	w1, w2, #0x0, ge  // ge = tcont
  415c98:	b.le	416fe8 <ferror@plt+0x153f8>
  415c9c:	mov	w2, #0x5                   	// #5
  415ca0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415ca4:	mov	x0, #0x0                   	// #0
  415ca8:	add	x1, x1, #0xe18
  415cac:	bl	401ae0 <dcgettext@plt>
  415cb0:	mov	x4, x0
  415cb4:	adrp	x1, 466000 <ferror@plt+0x64410>
  415cb8:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415cbc:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  415cc0:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415cc4:	ldr	x0, [x1, #3312]
  415cc8:	str	w23, [x5, #4040]
  415ccc:	ldr	w3, [x3, #1444]
  415cd0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415cd4:	ldr	x2, [x2, #1656]
  415cd8:	add	x1, x1, #0xc20
  415cdc:	bl	401bc0 <fprintf@plt>
  415ce0:	ldur	w23, [x27, #-20]
  415ce4:	b	4150c8 <ferror@plt+0x134d8>
  415ce8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415cec:	ldr	w1, [x0, #4092]
  415cf0:	cbnz	w1, 4173e0 <ferror@plt+0x157f0>
  415cf4:	mov	w1, #0x1                   	// #1
  415cf8:	str	w1, [x0, #4092]
  415cfc:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415d00:	ldr	w1, [x0, #12]
  415d04:	cbz	w1, 416cd4 <ferror@plt+0x150e4>
  415d08:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415d0c:	add	x2, x2, #0xfec
  415d10:	str	wzr, [x0, #12]
  415d14:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415d18:	mov	w1, #0x2                   	// #2
  415d1c:	ldur	w23, [x27, #-4]
  415d20:	str	w1, [x0, #2744]
  415d24:	str	wzr, [x2]
  415d28:	b	4150c8 <ferror@plt+0x134d8>
  415d2c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415d30:	ldur	w23, [x27, #-4]
  415d34:	str	wzr, [x0, #4080]
  415d38:	b	4150c8 <ferror@plt+0x134d8>
  415d3c:	ldp	w23, w28, [x27, #-4]
  415d40:	mov	w0, w23
  415d44:	mov	w1, w28
  415d48:	bl	402818 <ferror@plt+0xc28>
  415d4c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415d50:	add	x1, x0, #0xff0
  415d54:	str	x1, [sp, #136]
  415d58:	ldr	w0, [x0, #4080]
  415d5c:	cbnz	w0, 416cb8 <ferror@plt+0x150c8>
  415d60:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415d64:	mov	x4, x1
  415d68:	add	x2, x2, #0xfe0
  415d6c:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  415d70:	adrp	x3, 467000 <stdin@@GLIBC_2.17+0x300>
  415d74:	str	w0, [x4]
  415d78:	ldr	x1, [x1, #1728]
  415d7c:	str	w28, [x2]
  415d80:	ldr	x0, [x3, #1744]
  415d84:	ldr	w0, [x0, x1, lsl #2]
  415d88:	tbz	w0, #0, 4150c8 <ferror@plt+0x134d8>
  415d8c:	mov	w0, w28
  415d90:	str	x2, [sp, #128]
  415d94:	bl	402fb0 <ferror@plt+0x13c0>
  415d98:	tst	w0, #0xff
  415d9c:	b.eq	4150c8 <ferror@plt+0x134d8>  // b.none
  415da0:	mov	w0, w28
  415da4:	bl	402f40 <ferror@plt+0x1350>
  415da8:	mov	w28, w0
  415dac:	str	w28, [x27]
  415db0:	mov	w0, w23
  415db4:	mov	w1, w28
  415db8:	bl	402818 <ferror@plt+0xc28>
  415dbc:	ldp	x2, x0, [sp, #128]
  415dc0:	ldr	w0, [x0]
  415dc4:	cbz	w0, 415dd4 <ferror@plt+0x141e4>
  415dc8:	ldr	w0, [x2]
  415dcc:	cmp	w28, w0
  415dd0:	cset	w0, gt
  415dd4:	ldr	x1, [sp, #136]
  415dd8:	str	w28, [x2]
  415ddc:	str	w0, [x1]
  415de0:	b	4150c8 <ferror@plt+0x134d8>
  415de4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415de8:	add	x1, x0, #0xc30
  415dec:	str	x1, [sp, #128]
  415df0:	ldr	w2, [x0, #3120]
  415df4:	cmp	w2, #0x0
  415df8:	b.le	4150c8 <ferror@plt+0x134d8>
  415dfc:	str	w2, [sp, #136]
  415e00:	bl	401a00 <__ctype_b_loc@plt>
  415e04:	ldr	w2, [sp, #136]
  415e08:	mov	x3, x0
  415e0c:	ldr	x1, [x0]
  415e10:	mov	x28, #0x0                   	// #0
  415e14:	ldrh	w0, [x1, x28, lsl #1]
  415e18:	tbz	w0, #10, 4169a4 <ferror@plt+0x14db4>
  415e1c:	add	x28, x28, #0x1
  415e20:	cmp	w2, w28
  415e24:	b.gt	415e14 <ferror@plt+0x14224>
  415e28:	b	4150c8 <ferror@plt+0x134d8>
  415e2c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415e30:	add	x1, x0, #0xc30
  415e34:	str	x1, [sp, #128]
  415e38:	ldr	w2, [x0, #3120]
  415e3c:	cmp	w2, #0x0
  415e40:	b.le	4150c8 <ferror@plt+0x134d8>
  415e44:	str	w2, [sp, #136]
  415e48:	bl	401a00 <__ctype_b_loc@plt>
  415e4c:	ldr	w2, [sp, #136]
  415e50:	mov	x3, x0
  415e54:	ldr	x1, [x0]
  415e58:	mov	x28, #0x0                   	// #0
  415e5c:	ldrh	w0, [x1, x28, lsl #1]
  415e60:	tbz	w0, #3, 416a40 <ferror@plt+0x14e50>
  415e64:	add	x28, x28, #0x1
  415e68:	cmp	w2, w28
  415e6c:	b.gt	415e5c <ferror@plt+0x1426c>
  415e70:	b	4150c8 <ferror@plt+0x134d8>
  415e74:	ldr	w23, [x27]
  415e78:	b	4150c8 <ferror@plt+0x134d8>
  415e7c:	ldur	w23, [x27, #-8]
  415e80:	b	4150c8 <ferror@plt+0x134d8>
  415e84:	mov	w2, #0x5                   	// #5
  415e88:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415e8c:	mov	x0, #0x0                   	// #0
  415e90:	add	x1, x1, #0xd48
  415e94:	bl	401ae0 <dcgettext@plt>
  415e98:	mov	x4, x0
  415e9c:	adrp	x10, 466000 <ferror@plt+0x64410>
  415ea0:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  415ea4:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  415ea8:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415eac:	ldr	w3, [x3, #1444]
  415eb0:	mov	w5, #0x1                   	// #1
  415eb4:	ldr	x2, [x2, #1656]
  415eb8:	str	w5, [x1, #4040]
  415ebc:	ldr	x0, [x10, #3312]
  415ec0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  415ec4:	add	x1, x1, #0xc20
  415ec8:	bl	401bc0 <fprintf@plt>
  415ecc:	b	4150c8 <ferror@plt+0x134d8>
  415ed0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415ed4:	add	x28, x0, #0xff8
  415ed8:	ldr	w2, [x0, #4088]
  415edc:	cmp	w2, #0x0
  415ee0:	b.le	41742c <ferror@plt+0x1583c>
  415ee4:	bl	414c80 <ferror@plt+0x13090>
  415ee8:	b	4150c8 <ferror@plt+0x134d8>
  415eec:	ldr	w23, [x27]
  415ef0:	b	4150c8 <ferror@plt+0x134d8>
  415ef4:	ldur	w0, [x27, #-8]
  415ef8:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415efc:	ldr	w1, [x27]
  415f00:	mov	w3, #0x1                   	// #1
  415f04:	str	w3, [x2, #12]
  415f08:	bl	414018 <ferror@plt+0x12428>
  415f0c:	mov	w23, w0
  415f10:	b	4150c8 <ferror@plt+0x134d8>
  415f14:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415f18:	ldr	w23, [x27]
  415f1c:	ldr	w0, [x0, #4092]
  415f20:	cbz	w0, 4150c8 <ferror@plt+0x134d8>
  415f24:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  415f28:	ldr	w0, [x0, #2636]
  415f2c:	cbnz	w0, 417548 <ferror@plt+0x15958>
  415f30:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  415f34:	ldr	w0, [x0, #12]
  415f38:	cbz	w0, 415f48 <ferror@plt+0x14358>
  415f3c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415f40:	ldr	w0, [x0, #4052]
  415f44:	cbz	w0, 417548 <ferror@plt+0x15958>
  415f48:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415f4c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  415f50:	ldr	w1, [x1, #4076]
  415f54:	str	w1, [x0, #4060]
  415f58:	b	4150c8 <ferror@plt+0x134d8>
  415f5c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415f60:	add	x1, x0, #0xc30
  415f64:	str	x1, [sp, #128]
  415f68:	ldr	w2, [x0, #3120]
  415f6c:	cmp	w2, #0x0
  415f70:	b.le	4150c8 <ferror@plt+0x134d8>
  415f74:	str	w2, [sp, #136]
  415f78:	bl	401a00 <__ctype_b_loc@plt>
  415f7c:	ldr	w2, [sp, #136]
  415f80:	mov	x3, x0
  415f84:	ldr	x1, [x0]
  415f88:	mov	x28, #0x0                   	// #0
  415f8c:	ldrh	w0, [x1, x28, lsl #1]
  415f90:	tbz	w0, #2, 4169d8 <ferror@plt+0x14de8>
  415f94:	add	x28, x28, #0x1
  415f98:	cmp	w2, w28
  415f9c:	b.gt	415f8c <ferror@plt+0x1439c>
  415fa0:	b	4150c8 <ferror@plt+0x134d8>
  415fa4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  415fa8:	add	x1, x0, #0xc30
  415fac:	str	x1, [sp, #128]
  415fb0:	ldr	w2, [x0, #3120]
  415fb4:	cmp	w2, #0x0
  415fb8:	b.le	4150c8 <ferror@plt+0x134d8>
  415fbc:	str	w2, [sp, #136]
  415fc0:	bl	401a00 <__ctype_b_loc@plt>
  415fc4:	ldr	w2, [sp, #136]
  415fc8:	mov	x3, x0
  415fcc:	ldr	x1, [x0]
  415fd0:	mov	x28, #0x0                   	// #0
  415fd4:	ldrh	w0, [x1, x28, lsl #1]
  415fd8:	tbz	w0, #14, 416a0c <ferror@plt+0x14e1c>
  415fdc:	add	x28, x28, #0x1
  415fe0:	cmp	w2, w28
  415fe4:	b.gt	415fd4 <ferror@plt+0x143e4>
  415fe8:	b	4150c8 <ferror@plt+0x134d8>
  415fec:	ldur	w0, [x27, #-8]
  415ff0:	ldr	w1, [x27]
  415ff4:	bl	402aa8 <ferror@plt+0xeb8>
  415ff8:	mov	w23, w0
  415ffc:	b	4150c8 <ferror@plt+0x134d8>
  416000:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416004:	add	x1, x0, #0xc30
  416008:	str	x1, [sp, #128]
  41600c:	mov	w28, #0x0                   	// #0
  416010:	ldr	w0, [x0, #3120]
  416014:	cmp	w0, #0x0
  416018:	b.gt	41602c <ferror@plt+0x1443c>
  41601c:	b	4150c8 <ferror@plt+0x134d8>
  416020:	add	w28, w28, #0x1
  416024:	cmp	w28, w0
  416028:	b.ge	4150c8 <ferror@plt+0x134d8>  // b.tcont
  41602c:	tst	w28, #0xffffff80
  416030:	b.ne	416020 <ferror@plt+0x14430>  // b.any
  416034:	cmp	w28, #0x20
  416038:	ccmp	w28, #0x9, #0x4, ne  // ne = any
  41603c:	b.ne	416020 <ferror@plt+0x14430>  // b.any
  416040:	ldr	x0, [sp, #120]
  416044:	mov	w1, w28
  416048:	ldr	w0, [x0]
  41604c:	bl	402818 <ferror@plt+0xc28>
  416050:	ldr	x0, [sp, #128]
  416054:	ldr	w0, [x0]
  416058:	b	416020 <ferror@plt+0x14430>
  41605c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416060:	add	x1, x0, #0xc30
  416064:	str	x1, [sp, #128]
  416068:	ldr	w2, [x0, #3120]
  41606c:	cmp	w2, #0x0
  416070:	b.le	4150c8 <ferror@plt+0x134d8>
  416074:	str	w2, [sp, #136]
  416078:	bl	401a00 <__ctype_b_loc@plt>
  41607c:	ldr	w2, [sp, #136]
  416080:	mov	x3, x0
  416084:	ldr	x1, [x0]
  416088:	mov	x28, #0x0                   	// #0
  41608c:	ldrh	w0, [x1, x28, lsl #1]
  416090:	tbz	w0, #1, 416a9c <ferror@plt+0x14eac>
  416094:	add	x28, x28, #0x1
  416098:	cmp	w2, w28
  41609c:	b.gt	41608c <ferror@plt+0x1449c>
  4160a0:	b	4150c8 <ferror@plt+0x134d8>
  4160a4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4160a8:	add	x1, x0, #0xc30
  4160ac:	str	x1, [sp, #128]
  4160b0:	mov	w28, #0x0                   	// #0
  4160b4:	ldr	w0, [x0, #3120]
  4160b8:	cmp	w0, #0x0
  4160bc:	b.le	4150c8 <ferror@plt+0x134d8>
  4160c0:	cmp	w28, #0x20
  4160c4:	ccmp	w28, #0x9, #0x4, ne  // ne = any
  4160c8:	b.ne	416a74 <ferror@plt+0x14e84>  // b.any
  4160cc:	add	w28, w28, #0x1
  4160d0:	cmp	w28, w0
  4160d4:	b.lt	4160c0 <ferror@plt+0x144d0>  // b.tstop
  4160d8:	b	4150c8 <ferror@plt+0x134d8>
  4160dc:	ldp	w0, w1, [x27, #-4]
  4160e0:	bl	413410 <ferror@plt+0x11820>
  4160e4:	mov	w23, w0
  4160e8:	b	4150c8 <ferror@plt+0x134d8>
  4160ec:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4160f0:	add	x1, x0, #0xc30
  4160f4:	str	x1, [sp, #128]
  4160f8:	ldr	w2, [x0, #3120]
  4160fc:	cmp	w2, #0x0
  416100:	b.le	4150c8 <ferror@plt+0x134d8>
  416104:	str	w2, [sp, #136]
  416108:	bl	401a00 <__ctype_b_loc@plt>
  41610c:	ldr	w2, [sp, #136]
  416110:	mov	x3, x0
  416114:	ldr	x1, [x0]
  416118:	mov	x28, #0x0                   	// #0
  41611c:	ldrh	w0, [x1, x28, lsl #1]
  416120:	tbz	w0, #13, 416ad0 <ferror@plt+0x14ee0>
  416124:	add	x28, x28, #0x1
  416128:	cmp	w2, w28
  41612c:	b.gt	41611c <ferror@plt+0x1452c>
  416130:	b	4150c8 <ferror@plt+0x134d8>
  416134:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  416138:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41613c:	adrp	x4, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416140:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416144:	ldr	w10, [x0, #2632]
  416148:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41614c:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416150:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416154:	str	w10, [x5, #4072]
  416158:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41615c:	str	wzr, [x4, #12]
  416160:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416164:	str	wzr, [x3, #4068]
  416168:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41616c:	str	wzr, [x2, #4092]
  416170:	mov	w2, #0x1                   	// #1
  416174:	str	wzr, [x1, #4076]
  416178:	str	wzr, [x0, #4052]
  41617c:	str	wzr, [x5, #4060]
  416180:	str	w2, [x4, #2744]
  416184:	str	w2, [x3, #1448]
  416188:	bl	414ae0 <ferror@plt+0x12ef0>
  41618c:	b	4150c8 <ferror@plt+0x134d8>
  416190:	ldur	w23, [x27, #-4]
  416194:	b	4150c8 <ferror@plt+0x134d8>
  416198:	ldur	w23, [x27, #-4]
  41619c:	b	4150c8 <ferror@plt+0x134d8>
  4161a0:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4161a4:	adrp	x2, 45e000 <ferror@plt+0x5c410>
  4161a8:	ldr	w23, [x27]
  4161ac:	ldr	w0, [x1, #4076]
  4161b0:	ldr	w2, [x2, #744]
  4161b4:	add	w0, w0, #0x1
  4161b8:	str	w0, [x1, #4076]
  4161bc:	cmp	w23, w2
  4161c0:	b.ne	4161dc <ferror@plt+0x145ec>  // b.any
  4161c4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4161c8:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4161cc:	mov	w2, #0x1                   	// #1
  4161d0:	ldrsw	x0, [x0, #680]
  4161d4:	ldr	x1, [x1, #2760]
  4161d8:	strb	w2, [x1, x0]
  4161dc:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  4161e0:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  4161e4:	ldr	x1, [x1, #1728]
  4161e8:	ldr	x0, [x0, #1744]
  4161ec:	ldr	w0, [x0, x1, lsl #2]
  4161f0:	tbz	w0, #0, 416204 <ferror@plt+0x14614>
  4161f4:	mov	w0, w23
  4161f8:	bl	402fb0 <ferror@plt+0x13c0>
  4161fc:	tst	w0, #0xff
  416200:	b.ne	417588 <ferror@plt+0x15998>  // b.any
  416204:	mov	w0, w23
  416208:	bl	4135f0 <ferror@plt+0x11a00>
  41620c:	mov	w23, w0
  416210:	b	4150c8 <ferror@plt+0x134d8>
  416214:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416218:	add	x1, x0, #0xc30
  41621c:	str	x1, [sp, #128]
  416220:	ldr	w2, [x0, #3120]
  416224:	cmp	w2, #0x0
  416228:	b.le	4150c8 <ferror@plt+0x134d8>
  41622c:	str	w2, [sp, #136]
  416230:	bl	401a00 <__ctype_b_loc@plt>
  416234:	ldr	w2, [sp, #136]
  416238:	mov	x3, x0
  41623c:	ldr	x1, [x0]
  416240:	mov	x28, #0x0                   	// #0
  416244:	ldrh	w0, [x1, x28, lsl #1]
  416248:	tbz	w0, #12, 416b38 <ferror@plt+0x14f48>
  41624c:	add	x28, x28, #0x1
  416250:	cmp	w2, w28
  416254:	b.gt	416244 <ferror@plt+0x14654>
  416258:	b	4150c8 <ferror@plt+0x134d8>
  41625c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  416260:	add	x0, x0, #0xa88
  416264:	bl	411d88 <ferror@plt+0x10198>
  416268:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  41626c:	str	x0, [x1, #1584]
  416270:	b	4150c8 <ferror@plt+0x134d8>
  416274:	ldur	w23, [x27, #-4]
  416278:	b	4150c8 <ferror@plt+0x134d8>
  41627c:	ldur	w0, [x27, #-8]
  416280:	ldr	w1, [x27]
  416284:	bl	402c38 <ferror@plt+0x1048>
  416288:	mov	w23, w0
  41628c:	b	4150c8 <ferror@plt+0x134d8>
  416290:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416294:	add	x1, x0, #0xc30
  416298:	str	x1, [sp, #128]
  41629c:	mov	x28, #0x0                   	// #0
  4162a0:	ldr	w1, [x0, #3120]
  4162a4:	cmp	w1, #0x0
  4162a8:	b.gt	4162bc <ferror@plt+0x146cc>
  4162ac:	b	4150c8 <ferror@plt+0x134d8>
  4162b0:	add	x28, x28, #0x1
  4162b4:	cmp	w1, w28
  4162b8:	b.le	416b84 <ferror@plt+0x14f94>
  4162bc:	tst	w28, #0xffffff80
  4162c0:	b.ne	4162b0 <ferror@plt+0x146c0>  // b.any
  4162c4:	str	w1, [sp, #136]
  4162c8:	bl	401a00 <__ctype_b_loc@plt>
  4162cc:	ldr	x0, [x0]
  4162d0:	ldr	w1, [sp, #136]
  4162d4:	ldrh	w0, [x0, x28, lsl #1]
  4162d8:	tbz	w0, #8, 4162b0 <ferror@plt+0x146c0>
  4162dc:	ldr	x0, [sp, #120]
  4162e0:	mov	w1, w28
  4162e4:	ldr	w0, [x0]
  4162e8:	bl	402818 <ferror@plt+0xc28>
  4162ec:	ldr	x0, [sp, #128]
  4162f0:	ldr	w1, [x0]
  4162f4:	b	4162b0 <ferror@plt+0x146c0>
  4162f8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4162fc:	add	x1, x0, #0xc30
  416300:	str	x1, [sp, #128]
  416304:	mov	x28, #0x0                   	// #0
  416308:	ldr	w1, [x0, #3120]
  41630c:	cmp	w1, #0x0
  416310:	b.gt	416324 <ferror@plt+0x14734>
  416314:	b	4150c8 <ferror@plt+0x134d8>
  416318:	add	x28, x28, #0x1
  41631c:	cmp	w1, w28
  416320:	b.le	4150c8 <ferror@plt+0x134d8>
  416324:	tst	w28, #0xffffff80
  416328:	b.ne	416318 <ferror@plt+0x14728>  // b.any
  41632c:	str	w1, [sp, #136]
  416330:	bl	401a00 <__ctype_b_loc@plt>
  416334:	ldr	x0, [x0]
  416338:	ldr	w1, [sp, #136]
  41633c:	ldrh	w0, [x0, x28, lsl #1]
  416340:	tbz	w0, #12, 416318 <ferror@plt+0x14728>
  416344:	ldr	x0, [sp, #120]
  416348:	mov	w1, w28
  41634c:	ldr	w0, [x0]
  416350:	bl	402818 <ferror@plt+0xc28>
  416354:	ldr	x0, [sp, #128]
  416358:	ldr	w1, [x0]
  41635c:	b	416318 <ferror@plt+0x14728>
  416360:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  416364:	ldr	w2, [x27]
  416368:	str	w2, [sp, #128]
  41636c:	ldr	x1, [x0, #1728]
  416370:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  416374:	ldur	w28, [x27, #-8]
  416378:	ldr	x0, [x0, #1744]
  41637c:	ldr	w0, [x0, x1, lsl #2]
  416380:	tbnz	w0, #0, 417344 <ferror@plt+0x15754>
  416384:	ldr	w0, [sp, #128]
  416388:	ldur	w23, [x27, #-12]
  41638c:	cmp	w28, w0
  416390:	b.le	416eb0 <ferror@plt+0x152c0>
  416394:	mov	w2, #0x5                   	// #5
  416398:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41639c:	mov	x0, #0x0                   	// #0
  4163a0:	add	x1, x1, #0xea0
  4163a4:	bl	401ae0 <dcgettext@plt>
  4163a8:	mov	x4, x0
  4163ac:	adrp	x10, 466000 <ferror@plt+0x64410>
  4163b0:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4163b4:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  4163b8:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4163bc:	ldr	w3, [x3, #1444]
  4163c0:	mov	w5, #0x1                   	// #1
  4163c4:	ldr	x2, [x2, #1656]
  4163c8:	str	w5, [x1, #4040]
  4163cc:	ldr	x0, [x10, #3312]
  4163d0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4163d4:	add	x1, x1, #0xc20
  4163d8:	bl	401bc0 <fprintf@plt>
  4163dc:	b	4150c8 <ferror@plt+0x134d8>
  4163e0:	ldur	w23, [x27, #-4]
  4163e4:	mov	w0, w23
  4163e8:	bl	402d38 <ferror@plt+0x1148>
  4163ec:	b	4150c8 <ferror@plt+0x134d8>
  4163f0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4163f4:	add	x1, x0, #0xc30
  4163f8:	str	x1, [sp, #128]
  4163fc:	mov	x28, #0x0                   	// #0
  416400:	ldr	w1, [x0, #3120]
  416404:	cmp	w1, #0x0
  416408:	b.gt	41641c <ferror@plt+0x1482c>
  41640c:	b	4150c8 <ferror@plt+0x134d8>
  416410:	add	x28, x28, #0x1
  416414:	cmp	w1, w28
  416418:	b.le	4150c8 <ferror@plt+0x134d8>
  41641c:	tst	w28, #0xffffff80
  416420:	b.ne	416410 <ferror@plt+0x14820>  // b.any
  416424:	str	w1, [sp, #136]
  416428:	bl	401a00 <__ctype_b_loc@plt>
  41642c:	ldr	x0, [x0]
  416430:	ldr	w1, [sp, #136]
  416434:	ldrh	w0, [x0, x28, lsl #1]
  416438:	tbz	w0, #11, 416410 <ferror@plt+0x14820>
  41643c:	ldr	x0, [sp, #120]
  416440:	mov	w1, w28
  416444:	ldr	w0, [x0]
  416448:	bl	402818 <ferror@plt+0xc28>
  41644c:	ldr	x0, [sp, #128]
  416450:	ldr	w1, [x0]
  416454:	b	416410 <ferror@plt+0x14820>
  416458:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41645c:	add	x1, x0, #0xc30
  416460:	str	x1, [sp, #128]
  416464:	mov	x28, #0x0                   	// #0
  416468:	ldr	w1, [x0, #3120]
  41646c:	cmp	w1, #0x0
  416470:	b.gt	416484 <ferror@plt+0x14894>
  416474:	b	4150c8 <ferror@plt+0x134d8>
  416478:	add	x28, x28, #0x1
  41647c:	cmp	w1, w28
  416480:	b.le	4150c8 <ferror@plt+0x134d8>
  416484:	tst	w28, #0xffffff80
  416488:	b.ne	416478 <ferror@plt+0x14888>  // b.any
  41648c:	str	w1, [sp, #136]
  416490:	bl	401a00 <__ctype_b_loc@plt>
  416494:	ldr	x0, [x0]
  416498:	ldr	w1, [sp, #136]
  41649c:	ldrh	w0, [x0, x28, lsl #1]
  4164a0:	tbz	w0, #3, 416478 <ferror@plt+0x14888>
  4164a4:	ldr	x0, [sp, #120]
  4164a8:	mov	w1, w28
  4164ac:	ldr	w0, [x0]
  4164b0:	bl	402818 <ferror@plt+0xc28>
  4164b4:	ldr	x0, [sp, #128]
  4164b8:	ldr	w1, [x0]
  4164bc:	b	416478 <ferror@plt+0x14888>
  4164c0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4164c4:	add	x1, x0, #0xc30
  4164c8:	str	x1, [sp, #128]
  4164cc:	mov	x28, #0x0                   	// #0
  4164d0:	ldr	w1, [x0, #3120]
  4164d4:	cmp	w1, #0x0
  4164d8:	b.gt	4164ec <ferror@plt+0x148fc>
  4164dc:	b	4150c8 <ferror@plt+0x134d8>
  4164e0:	add	x28, x28, #0x1
  4164e4:	cmp	w1, w28
  4164e8:	b.le	4150c8 <ferror@plt+0x134d8>
  4164ec:	tst	w28, #0xffffff80
  4164f0:	b.ne	4164e0 <ferror@plt+0x148f0>  // b.any
  4164f4:	str	w1, [sp, #136]
  4164f8:	bl	401a00 <__ctype_b_loc@plt>
  4164fc:	ldr	x0, [x0]
  416500:	ldr	w1, [sp, #136]
  416504:	ldrh	w0, [x0, x28, lsl #1]
  416508:	tbz	w0, #10, 4164e0 <ferror@plt+0x148f0>
  41650c:	ldr	x0, [sp, #120]
  416510:	mov	w1, w28
  416514:	ldr	w0, [x0]
  416518:	bl	402818 <ferror@plt+0xc28>
  41651c:	ldr	x0, [sp, #128]
  416520:	ldr	w1, [x0]
  416524:	b	4164e0 <ferror@plt+0x148f0>
  416528:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41652c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416530:	mov	w2, #0x1                   	// #1
  416534:	str	wzr, [x0, #4064]
  416538:	str	w2, [x1, #4080]
  41653c:	bl	402968 <ferror@plt+0xd78>
  416540:	mov	w23, w0
  416544:	ldr	x0, [sp, #120]
  416548:	str	w23, [x0]
  41654c:	b	4150c8 <ferror@plt+0x134d8>
  416550:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416554:	add	x1, x0, #0xc30
  416558:	str	x1, [sp, #128]
  41655c:	mov	x28, #0x0                   	// #0
  416560:	ldr	w1, [x0, #3120]
  416564:	cmp	w1, #0x0
  416568:	b.gt	41657c <ferror@plt+0x1498c>
  41656c:	b	4150c8 <ferror@plt+0x134d8>
  416570:	add	x28, x28, #0x1
  416574:	cmp	w1, w28
  416578:	b.le	4150c8 <ferror@plt+0x134d8>
  41657c:	tst	w28, #0xffffff80
  416580:	b.ne	416570 <ferror@plt+0x14980>  // b.any
  416584:	str	w1, [sp, #136]
  416588:	bl	401a00 <__ctype_b_loc@plt>
  41658c:	ldr	x0, [x0]
  416590:	ldr	w1, [sp, #136]
  416594:	ldrsh	w0, [x0, x28, lsl #1]
  416598:	tbz	w0, #31, 416570 <ferror@plt+0x14980>
  41659c:	ldr	x0, [sp, #120]
  4165a0:	mov	w1, w28
  4165a4:	ldr	w0, [x0]
  4165a8:	bl	402818 <ferror@plt+0xc28>
  4165ac:	ldr	x0, [sp, #128]
  4165b0:	ldr	w1, [x0]
  4165b4:	b	416570 <ferror@plt+0x14980>
  4165b8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4165bc:	add	x1, x0, #0xc30
  4165c0:	str	x1, [sp, #128]
  4165c4:	mov	x28, #0x0                   	// #0
  4165c8:	ldr	w1, [x0, #3120]
  4165cc:	cmp	w1, #0x0
  4165d0:	b.gt	4165e4 <ferror@plt+0x149f4>
  4165d4:	b	4150c8 <ferror@plt+0x134d8>
  4165d8:	add	x28, x28, #0x1
  4165dc:	cmp	w1, w28
  4165e0:	b.le	4150c8 <ferror@plt+0x134d8>
  4165e4:	tst	w28, #0xffffff80
  4165e8:	b.ne	4165d8 <ferror@plt+0x149e8>  // b.any
  4165ec:	str	w1, [sp, #136]
  4165f0:	bl	401a00 <__ctype_b_loc@plt>
  4165f4:	ldr	x0, [x0]
  4165f8:	ldr	w1, [sp, #136]
  4165fc:	ldrh	w0, [x0, x28, lsl #1]
  416600:	tbz	w0, #1, 4165d8 <ferror@plt+0x149e8>
  416604:	ldr	x0, [sp, #120]
  416608:	mov	w1, w28
  41660c:	ldr	w0, [x0]
  416610:	bl	402818 <ferror@plt+0xc28>
  416614:	ldr	x0, [sp, #128]
  416618:	ldr	w1, [x0]
  41661c:	b	4165d8 <ferror@plt+0x149e8>
  416620:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416624:	add	x1, x0, #0xc30
  416628:	str	x1, [sp, #128]
  41662c:	mov	x28, #0x0                   	// #0
  416630:	ldr	w1, [x0, #3120]
  416634:	cmp	w1, #0x0
  416638:	b.gt	41664c <ferror@plt+0x14a5c>
  41663c:	b	4150c8 <ferror@plt+0x134d8>
  416640:	add	x28, x28, #0x1
  416644:	cmp	w1, w28
  416648:	b.le	4150c8 <ferror@plt+0x134d8>
  41664c:	tst	w28, #0xffffff80
  416650:	b.ne	416640 <ferror@plt+0x14a50>  // b.any
  416654:	str	w1, [sp, #136]
  416658:	bl	401a00 <__ctype_b_loc@plt>
  41665c:	ldr	x0, [x0]
  416660:	ldr	w1, [sp, #136]
  416664:	ldrh	w0, [x0, x28, lsl #1]
  416668:	tbz	w0, #14, 416640 <ferror@plt+0x14a50>
  41666c:	ldr	x0, [sp, #120]
  416670:	mov	w1, w28
  416674:	ldr	w0, [x0]
  416678:	bl	402818 <ferror@plt+0xc28>
  41667c:	ldr	x0, [sp, #128]
  416680:	ldr	w1, [x0]
  416684:	b	416640 <ferror@plt+0x14a50>
  416688:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41668c:	add	x1, x0, #0xc30
  416690:	str	x1, [sp, #128]
  416694:	mov	x28, #0x0                   	// #0
  416698:	ldr	w1, [x0, #3120]
  41669c:	cmp	w1, #0x0
  4166a0:	b.gt	4166b4 <ferror@plt+0x14ac4>
  4166a4:	b	4150c8 <ferror@plt+0x134d8>
  4166a8:	add	x28, x28, #0x1
  4166ac:	cmp	w1, w28
  4166b0:	b.le	416bf4 <ferror@plt+0x15004>
  4166b4:	tst	w28, #0xffffff80
  4166b8:	b.ne	4166a8 <ferror@plt+0x14ab8>  // b.any
  4166bc:	str	w1, [sp, #136]
  4166c0:	bl	401a00 <__ctype_b_loc@plt>
  4166c4:	ldr	x0, [x0]
  4166c8:	ldr	w1, [sp, #136]
  4166cc:	ldrh	w0, [x0, x28, lsl #1]
  4166d0:	tbz	w0, #9, 4166a8 <ferror@plt+0x14ab8>
  4166d4:	ldr	x0, [sp, #120]
  4166d8:	mov	w1, w28
  4166dc:	ldr	w0, [x0]
  4166e0:	bl	402818 <ferror@plt+0xc28>
  4166e4:	ldr	x0, [sp, #128]
  4166e8:	ldr	w1, [x0]
  4166ec:	b	4166a8 <ferror@plt+0x14ab8>
  4166f0:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4166f4:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4166f8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4166fc:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416700:	adrp	x5, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416704:	ldr	w4, [x3, #4072]
  416708:	ldr	w3, [x2, #4060]
  41670c:	add	x2, x5, #0x4
  416710:	ldr	w1, [x1, #4068]
  416714:	str	x2, [sp, #128]
  416718:	ldr	w2, [x0, #4052]
  41671c:	ldr	w0, [x27]
  416720:	str	w0, [x5, #4]
  416724:	bl	4143e0 <ferror@plt+0x127f0>
  416728:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41672c:	add	x28, x0, #0xff8
  416730:	ldr	w0, [x0, #4088]
  416734:	cmp	w0, #0x0
  416738:	b.le	417188 <ferror@plt+0x15598>
  41673c:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416740:	mov	w2, #0x1                   	// #1
  416744:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  416748:	add	x1, x1, #0xa40
  41674c:	mov	w0, w2
  416750:	str	w2, [x3]
  416754:	add	x5, x3, #0x0
  416758:	str	x1, [sp, #152]
  41675c:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416760:	add	x2, x1, #0x18
  416764:	stp	x2, x5, [sp, #160]
  416768:	ldr	x1, [x2]
  41676c:	ldr	x2, [sp, #152]
  416770:	ldrsw	x4, [x1, w0, sxtw #2]
  416774:	ldr	x0, [sp, #128]
  416778:	str	x4, [sp, #136]
  41677c:	ldr	x3, [x2]
  416780:	str	x3, [sp, #144]
  416784:	ldr	w1, [x0]
  416788:	ldr	w0, [x3, x4, lsl #2]
  41678c:	bl	413d30 <ferror@plt+0x12140>
  416790:	ldp	x4, x3, [sp, #136]
  416794:	ldp	x2, x5, [sp, #160]
  416798:	str	w0, [x3, x4, lsl #2]
  41679c:	ldr	w0, [x5]
  4167a0:	ldr	w1, [x28]
  4167a4:	add	w0, w0, #0x1
  4167a8:	str	w0, [x5]
  4167ac:	cmp	w0, w1
  4167b0:	b.le	416764 <ferror@plt+0x14b74>
  4167b4:	b	4150c8 <ferror@plt+0x134d8>
  4167b8:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4167bc:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4167c0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4167c4:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4167c8:	adrp	x5, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4167cc:	ldr	w4, [x3, #4072]
  4167d0:	ldr	w3, [x2, #4060]
  4167d4:	add	x2, x5, #0x4
  4167d8:	ldr	w1, [x1, #4068]
  4167dc:	str	x2, [sp, #128]
  4167e0:	ldr	w2, [x0, #4052]
  4167e4:	ldr	w0, [x27]
  4167e8:	str	w0, [x5, #4]
  4167ec:	bl	4143e0 <ferror@plt+0x127f0>
  4167f0:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4167f4:	add	x28, x0, #0xff8
  4167f8:	ldr	w0, [x0, #4088]
  4167fc:	cmp	w0, #0x0
  416800:	b.le	4170a0 <ferror@plt+0x154b0>
  416804:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416808:	mov	w4, #0x1                   	// #1
  41680c:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416810:	add	x5, x3, #0x0
  416814:	mov	w0, w4
  416818:	add	x2, x1, #0x18
  41681c:	str	w4, [x3]
  416820:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  416824:	add	x1, x1, #0xb28
  416828:	str	x1, [sp, #168]
  41682c:	stp	x2, x5, [sp, #152]
  416830:	ldr	x1, [x2]
  416834:	ldr	x2, [sp, #168]
  416838:	ldrsw	x4, [x1, w0, sxtw #2]
  41683c:	ldr	x0, [sp, #128]
  416840:	str	x4, [sp, #136]
  416844:	ldr	x3, [x2]
  416848:	str	x3, [sp, #144]
  41684c:	ldr	w1, [x0]
  416850:	ldr	w0, [x3, x4, lsl #2]
  416854:	bl	413d30 <ferror@plt+0x12140>
  416858:	ldp	x4, x3, [sp, #136]
  41685c:	ldp	x2, x5, [sp, #152]
  416860:	str	w0, [x3, x4, lsl #2]
  416864:	ldr	w0, [x5]
  416868:	ldr	w1, [x28]
  41686c:	add	w0, w0, #0x1
  416870:	str	w0, [x5]
  416874:	cmp	w0, w1
  416878:	b.le	41682c <ferror@plt+0x14c3c>
  41687c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416880:	ldr	w1, [x0, #3160]
  416884:	cbnz	w1, 4150c8 <ferror@plt+0x134d8>
  416888:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41688c:	mov	w2, #0x1                   	// #1
  416890:	str	w2, [x0, #3160]
  416894:	ldr	w0, [x1, #3152]
  416898:	cmp	w0, w2
  41689c:	b.le	4150c8 <ferror@plt+0x134d8>
  4168a0:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4168a4:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  4168a8:	adrp	x0, 466000 <ferror@plt+0x64410>
  4168ac:	adrp	x4, 42b000 <ferror@plt+0x29410>
  4168b0:	ldr	w3, [x2, #1444]
  4168b4:	add	x4, x4, #0xce8
  4168b8:	ldr	x2, [x1, #1656]
  4168bc:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4168c0:	ldr	x0, [x0, #3312]
  4168c4:	add	x1, x1, #0xc20
  4168c8:	bl	401bc0 <fprintf@plt>
  4168cc:	b	4150c8 <ferror@plt+0x134d8>
  4168d0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4168d4:	add	x1, x0, #0xc30
  4168d8:	str	x1, [sp, #128]
  4168dc:	mov	x28, #0x0                   	// #0
  4168e0:	ldr	w1, [x0, #3120]
  4168e4:	cmp	w1, #0x0
  4168e8:	b.gt	4168fc <ferror@plt+0x14d0c>
  4168ec:	b	4150c8 <ferror@plt+0x134d8>
  4168f0:	add	x28, x28, #0x1
  4168f4:	cmp	w1, w28
  4168f8:	b.le	4150c8 <ferror@plt+0x134d8>
  4168fc:	tst	w28, #0xffffff80
  416900:	b.ne	4168f0 <ferror@plt+0x14d00>  // b.any
  416904:	str	w1, [sp, #136]
  416908:	bl	401a00 <__ctype_b_loc@plt>
  41690c:	ldr	x0, [x0]
  416910:	ldr	w1, [sp, #136]
  416914:	ldrh	w0, [x0, x28, lsl #1]
  416918:	tbz	w0, #2, 4168f0 <ferror@plt+0x14d00>
  41691c:	ldr	x0, [sp, #120]
  416920:	mov	w1, w28
  416924:	ldr	w0, [x0]
  416928:	bl	402818 <ferror@plt+0xc28>
  41692c:	ldr	x0, [sp, #128]
  416930:	ldr	w1, [x0]
  416934:	b	4168f0 <ferror@plt+0x14d00>
  416938:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41693c:	add	x0, x0, #0xa88
  416940:	bl	411d88 <ferror@plt+0x10198>
  416944:	adrp	x3, 467000 <stdin@@GLIBC_2.17+0x300>
  416948:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41694c:	mov	w2, #0x1                   	// #1
  416950:	str	x0, [x3, #1592]
  416954:	str	w2, [x1, #3192]
  416958:	b	4150c8 <ferror@plt+0x134d8>
  41695c:	add	w3, w3, #0x1
  416960:	str	w3, [x28]
  416964:	str	w2, [x4, w3, sxtw #2]
  416968:	ldr	w2, [x5]
  41696c:	ldr	w12, [x11]
  416970:	b	4153e8 <ferror@plt+0x137f8>
  416974:	ldr	x0, [sp, #120]
  416978:	mov	w1, w28
  41697c:	add	x28, x28, #0x1
  416980:	ldr	w0, [x0]
  416984:	bl	402818 <ferror@plt+0xc28>
  416988:	ldr	x0, [sp, #128]
  41698c:	ldr	w1, [x0]
  416990:	cmp	w1, w28
  416994:	b.le	4150c8 <ferror@plt+0x134d8>
  416998:	ldr	x0, [sp, #136]
  41699c:	ldr	x3, [x0]
  4169a0:	b	415974 <ferror@plt+0x13d84>
  4169a4:	ldr	x0, [sp, #120]
  4169a8:	mov	w1, w28
  4169ac:	str	x3, [sp, #136]
  4169b0:	add	x28, x28, #0x1
  4169b4:	ldr	w0, [x0]
  4169b8:	bl	402818 <ferror@plt+0xc28>
  4169bc:	ldr	x0, [sp, #128]
  4169c0:	ldr	w2, [x0]
  4169c4:	cmp	w2, w28
  4169c8:	b.le	4150c8 <ferror@plt+0x134d8>
  4169cc:	ldr	x3, [sp, #136]
  4169d0:	ldr	x1, [x3]
  4169d4:	b	415e14 <ferror@plt+0x14224>
  4169d8:	ldr	x0, [sp, #120]
  4169dc:	mov	w1, w28
  4169e0:	str	x3, [sp, #136]
  4169e4:	add	x28, x28, #0x1
  4169e8:	ldr	w0, [x0]
  4169ec:	bl	402818 <ferror@plt+0xc28>
  4169f0:	ldr	x0, [sp, #128]
  4169f4:	ldr	w2, [x0]
  4169f8:	cmp	w2, w28
  4169fc:	b.le	4150c8 <ferror@plt+0x134d8>
  416a00:	ldr	x3, [sp, #136]
  416a04:	ldr	x1, [x3]
  416a08:	b	415f8c <ferror@plt+0x1439c>
  416a0c:	ldr	x0, [sp, #120]
  416a10:	mov	w1, w28
  416a14:	str	x3, [sp, #136]
  416a18:	add	x28, x28, #0x1
  416a1c:	ldr	w0, [x0]
  416a20:	bl	402818 <ferror@plt+0xc28>
  416a24:	ldr	x0, [sp, #128]
  416a28:	ldr	w2, [x0]
  416a2c:	cmp	w2, w28
  416a30:	b.le	4150c8 <ferror@plt+0x134d8>
  416a34:	ldr	x3, [sp, #136]
  416a38:	ldr	x1, [x3]
  416a3c:	b	415fd4 <ferror@plt+0x143e4>
  416a40:	ldr	x0, [sp, #120]
  416a44:	mov	w1, w28
  416a48:	str	x3, [sp, #136]
  416a4c:	add	x28, x28, #0x1
  416a50:	ldr	w0, [x0]
  416a54:	bl	402818 <ferror@plt+0xc28>
  416a58:	ldr	x0, [sp, #128]
  416a5c:	ldr	w2, [x0]
  416a60:	cmp	w2, w28
  416a64:	b.le	4150c8 <ferror@plt+0x134d8>
  416a68:	ldr	x3, [sp, #136]
  416a6c:	ldr	x1, [x3]
  416a70:	b	415e5c <ferror@plt+0x1426c>
  416a74:	ldr	x0, [sp, #120]
  416a78:	mov	w1, w28
  416a7c:	add	w28, w28, #0x1
  416a80:	ldr	w0, [x0]
  416a84:	bl	402818 <ferror@plt+0xc28>
  416a88:	ldr	x0, [sp, #128]
  416a8c:	ldr	w0, [x0]
  416a90:	cmp	w28, w0
  416a94:	b.lt	4160c0 <ferror@plt+0x144d0>  // b.tstop
  416a98:	b	4150c8 <ferror@plt+0x134d8>
  416a9c:	ldr	x0, [sp, #120]
  416aa0:	mov	w1, w28
  416aa4:	str	x3, [sp, #136]
  416aa8:	add	x28, x28, #0x1
  416aac:	ldr	w0, [x0]
  416ab0:	bl	402818 <ferror@plt+0xc28>
  416ab4:	ldr	x0, [sp, #128]
  416ab8:	ldr	w2, [x0]
  416abc:	cmp	w2, w28
  416ac0:	b.le	4150c8 <ferror@plt+0x134d8>
  416ac4:	ldr	x3, [sp, #136]
  416ac8:	ldr	x1, [x3]
  416acc:	b	41608c <ferror@plt+0x1449c>
  416ad0:	ldr	x0, [sp, #120]
  416ad4:	mov	w1, w28
  416ad8:	str	x3, [sp, #136]
  416adc:	add	x28, x28, #0x1
  416ae0:	ldr	w0, [x0]
  416ae4:	bl	402818 <ferror@plt+0xc28>
  416ae8:	ldr	x0, [sp, #128]
  416aec:	ldr	w2, [x0]
  416af0:	cmp	w2, w28
  416af4:	b.le	4150c8 <ferror@plt+0x134d8>
  416af8:	ldr	x3, [sp, #136]
  416afc:	ldr	x1, [x3]
  416b00:	b	41611c <ferror@plt+0x1452c>
  416b04:	ldr	x0, [sp, #120]
  416b08:	mov	w1, w28
  416b0c:	str	x3, [sp, #136]
  416b10:	add	x28, x28, #0x1
  416b14:	ldr	w0, [x0]
  416b18:	bl	402818 <ferror@plt+0xc28>
  416b1c:	ldr	x0, [sp, #128]
  416b20:	ldr	w2, [x0]
  416b24:	cmp	w2, w28
  416b28:	b.le	4150c8 <ferror@plt+0x134d8>
  416b2c:	ldr	x3, [sp, #136]
  416b30:	ldr	x1, [x3]
  416b34:	b	4159bc <ferror@plt+0x13dcc>
  416b38:	ldr	x0, [sp, #120]
  416b3c:	mov	w1, w28
  416b40:	str	x3, [sp, #136]
  416b44:	add	x28, x28, #0x1
  416b48:	ldr	w0, [x0]
  416b4c:	bl	402818 <ferror@plt+0xc28>
  416b50:	ldr	x0, [sp, #128]
  416b54:	ldr	w2, [x0]
  416b58:	cmp	w2, w28
  416b5c:	b.le	4150c8 <ferror@plt+0x134d8>
  416b60:	ldr	x3, [sp, #136]
  416b64:	ldr	x1, [x3]
  416b68:	b	416244 <ferror@plt+0x14654>
  416b6c:	mov	x26, x25
  416b70:	mov	w19, #0x2                   	// #2
  416b74:	b	4151fc <ferror@plt+0x1360c>
  416b78:	mov	x26, x24
  416b7c:	mov	w19, #0x1                   	// #1
  416b80:	b	415208 <ferror@plt+0x13618>
  416b84:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  416b88:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  416b8c:	ldr	x2, [x2, #1728]
  416b90:	ldr	x0, [x0, #1744]
  416b94:	ldr	w0, [x0, x2, lsl #2]
  416b98:	tbz	w0, #0, 4150c8 <ferror@plt+0x134d8>
  416b9c:	cmp	w1, #0x0
  416ba0:	b.le	4150c8 <ferror@plt+0x134d8>
  416ba4:	mov	x28, #0x0                   	// #0
  416ba8:	b	416bb8 <ferror@plt+0x14fc8>
  416bac:	add	x28, x28, #0x1
  416bb0:	cmp	w1, w28
  416bb4:	b.le	4150c8 <ferror@plt+0x134d8>
  416bb8:	tst	w28, #0xffffff80
  416bbc:	b.ne	416bac <ferror@plt+0x14fbc>  // b.any
  416bc0:	str	w1, [sp, #136]
  416bc4:	bl	401a00 <__ctype_b_loc@plt>
  416bc8:	ldr	x0, [x0]
  416bcc:	ldr	w1, [sp, #136]
  416bd0:	ldrh	w0, [x0, x28, lsl #1]
  416bd4:	tbz	w0, #9, 416bac <ferror@plt+0x14fbc>
  416bd8:	ldr	x0, [sp, #120]
  416bdc:	mov	w1, w28
  416be0:	ldr	w0, [x0]
  416be4:	bl	402818 <ferror@plt+0xc28>
  416be8:	ldr	x0, [sp, #128]
  416bec:	ldr	w1, [x0]
  416bf0:	b	416bac <ferror@plt+0x14fbc>
  416bf4:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  416bf8:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  416bfc:	ldr	x2, [x2, #1728]
  416c00:	ldr	x0, [x0, #1744]
  416c04:	ldr	w0, [x0, x2, lsl #2]
  416c08:	tbz	w0, #0, 4150c8 <ferror@plt+0x134d8>
  416c0c:	cmp	w1, #0x0
  416c10:	b.le	4150c8 <ferror@plt+0x134d8>
  416c14:	mov	x28, #0x0                   	// #0
  416c18:	b	416c28 <ferror@plt+0x15038>
  416c1c:	add	x28, x28, #0x1
  416c20:	cmp	w1, w28
  416c24:	b.le	4150c8 <ferror@plt+0x134d8>
  416c28:	tst	w28, #0xffffff80
  416c2c:	b.ne	416c1c <ferror@plt+0x1502c>  // b.any
  416c30:	str	w1, [sp, #136]
  416c34:	bl	401a00 <__ctype_b_loc@plt>
  416c38:	ldr	x0, [x0]
  416c3c:	ldr	w1, [sp, #136]
  416c40:	ldrh	w0, [x0, x28, lsl #1]
  416c44:	tbz	w0, #8, 416c1c <ferror@plt+0x1502c>
  416c48:	ldr	x0, [sp, #120]
  416c4c:	mov	w1, w28
  416c50:	ldr	w0, [x0]
  416c54:	bl	402818 <ferror@plt+0xc28>
  416c58:	ldr	x0, [sp, #128]
  416c5c:	ldr	w1, [x0]
  416c60:	b	416c1c <ferror@plt+0x1502c>
  416c64:	adrp	x0, 433000 <ferror@plt+0x31410>
  416c68:	add	x0, x0, #0x8f0
  416c6c:	bl	411e70 <ferror@plt+0x10280>
  416c70:	b	415554 <ferror@plt+0x13964>
  416c74:	ldr	w0, [x23, #4]
  416c78:	neg	w0, w0
  416c7c:	bl	4135f0 <ferror@plt+0x11a00>
  416c80:	mov	w23, w0
  416c84:	b	4150c8 <ferror@plt+0x134d8>
  416c88:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  416c8c:	ldr	w0, [x0, #2636]
  416c90:	cbnz	w0, 415090 <ferror@plt+0x134a0>
  416c94:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416c98:	ldr	w0, [x0, #12]
  416c9c:	cbnz	w0, 41790c <ferror@plt+0x15d1c>
  416ca0:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416ca4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416ca8:	ldur	w28, [x27, #-4]
  416cac:	ldr	w1, [x1, #4076]
  416cb0:	str	w1, [x0, #4060]
  416cb4:	b	4150b4 <ferror@plt+0x134c4>
  416cb8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416cbc:	add	x2, x0, #0xfe0
  416cc0:	mov	x4, x1
  416cc4:	ldr	w0, [x0, #4064]
  416cc8:	cmp	w28, w0
  416ccc:	cset	w0, gt
  416cd0:	b	415d6c <ferror@plt+0x1417c>
  416cd4:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416cd8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416cdc:	add	x2, x1, #0xfec
  416ce0:	ldr	w1, [x1, #4076]
  416ce4:	str	w1, [x0, #4052]
  416ce8:	b	415d14 <ferror@plt+0x14124>
  416cec:	mov	x0, x28
  416cf0:	mov	w1, #0x5d                  	// #93
  416cf4:	bl	401a70 <strchr@plt>
  416cf8:	cbnz	x0, 415454 <ferror@plt+0x13864>
  416cfc:	b	4150c8 <ferror@plt+0x134d8>
  416d00:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416d04:	add	x1, x0, #0xc30
  416d08:	str	x1, [sp, #128]
  416d0c:	ldr	w1, [x0, #3120]
  416d10:	cmp	w1, #0x0
  416d14:	b.le	4150c8 <ferror@plt+0x134d8>
  416d18:	str	w1, [sp, #136]
  416d1c:	bl	401a00 <__ctype_b_loc@plt>
  416d20:	ldr	w1, [sp, #136]
  416d24:	mov	x3, x0
  416d28:	ldr	x2, [x0]
  416d2c:	mov	x28, #0x0                   	// #0
  416d30:	ldrh	w0, [x2, x28, lsl #1]
  416d34:	tbz	w0, #9, 416d48 <ferror@plt+0x15158>
  416d38:	add	x28, x28, #0x1
  416d3c:	cmp	w1, w28
  416d40:	b.gt	416d30 <ferror@plt+0x15140>
  416d44:	b	4150c8 <ferror@plt+0x134d8>
  416d48:	ldr	x0, [sp, #120]
  416d4c:	mov	w1, w28
  416d50:	str	x3, [sp, #136]
  416d54:	add	x28, x28, #0x1
  416d58:	ldr	w0, [x0]
  416d5c:	bl	402818 <ferror@plt+0xc28>
  416d60:	ldr	x0, [sp, #128]
  416d64:	ldr	w1, [x0]
  416d68:	cmp	w1, w28
  416d6c:	b.le	4150c8 <ferror@plt+0x134d8>
  416d70:	ldr	x3, [sp, #136]
  416d74:	ldr	x2, [x3]
  416d78:	b	416d30 <ferror@plt+0x15140>
  416d7c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416d80:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416d84:	mov	w1, #0x1                   	// #1
  416d88:	add	x28, x0, #0xff8
  416d8c:	ldr	w2, [x0, #4088]
  416d90:	add	x5, x3, #0x0
  416d94:	str	w1, [x3]
  416d98:	cmp	w2, #0x0
  416d9c:	b.le	416e04 <ferror@plt+0x15214>
  416da0:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416da4:	mov	x0, #0x1                   	// #1
  416da8:	ldr	x1, [x1, #24]
  416dac:	b	416dc4 <ferror@plt+0x151d4>
  416db0:	add	w3, w0, #0x1
  416db4:	str	w3, [x5]
  416db8:	add	x0, x0, #0x1
  416dbc:	cmp	w2, w0
  416dc0:	b.lt	416e24 <ferror@plt+0x15234>  // b.tstop
  416dc4:	ldr	w3, [x1, x0, lsl #2]
  416dc8:	cmp	w4, w3
  416dcc:	b.ne	416db0 <ferror@plt+0x151c0>  // b.any
  416dd0:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  416dd4:	add	x0, sp, #0x560
  416dd8:	adrp	x2, 42b000 <ferror@plt+0x29410>
  416ddc:	add	x2, x2, #0xda0
  416de0:	ldr	x3, [x1, #688]
  416de4:	mov	x1, #0x800                 	// #2048
  416de8:	str	x5, [sp, #128]
  416dec:	ldr	x3, [x3, w4, sxtw #3]
  416df0:	bl	401860 <snprintf@plt>
  416df4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416df8:	ldr	x5, [sp, #128]
  416dfc:	ldr	w0, [x0, #2748]
  416e00:	cbz	w0, 417850 <ferror@plt+0x15c60>
  416e04:	ldr	w0, [x5]
  416e08:	ldr	w2, [x28]
  416e0c:	cmp	w0, w2
  416e10:	b.le	4150c8 <ferror@plt+0x134d8>
  416e14:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416e18:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416e1c:	ldr	x1, [x1, #24]
  416e20:	ldr	w4, [x0, #8]
  416e24:	add	w2, w2, #0x1
  416e28:	str	w2, [x28]
  416e2c:	str	w4, [x1, w2, sxtw #2]
  416e30:	b	4150c8 <ferror@plt+0x134d8>
  416e34:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  416e38:	add	x1, x0, #0xc30
  416e3c:	str	x1, [sp, #128]
  416e40:	ldr	w1, [x0, #3120]
  416e44:	cmp	w1, #0x0
  416e48:	b.le	4150c8 <ferror@plt+0x134d8>
  416e4c:	str	w1, [sp, #136]
  416e50:	bl	401a00 <__ctype_b_loc@plt>
  416e54:	ldr	w1, [sp, #136]
  416e58:	mov	x3, x0
  416e5c:	ldr	x2, [x0]
  416e60:	mov	x28, #0x0                   	// #0
  416e64:	ldrh	w0, [x2, x28, lsl #1]
  416e68:	tbz	w0, #8, 416e7c <ferror@plt+0x1528c>
  416e6c:	add	x28, x28, #0x1
  416e70:	cmp	w1, w28
  416e74:	b.gt	416e64 <ferror@plt+0x15274>
  416e78:	b	4150c8 <ferror@plt+0x134d8>
  416e7c:	ldr	x0, [sp, #120]
  416e80:	mov	w1, w28
  416e84:	str	x3, [sp, #136]
  416e88:	add	x28, x28, #0x1
  416e8c:	ldr	w0, [x0]
  416e90:	bl	402818 <ferror@plt+0xc28>
  416e94:	ldr	x0, [sp, #128]
  416e98:	ldr	w1, [x0]
  416e9c:	cmp	w1, w28
  416ea0:	b.le	4150c8 <ferror@plt+0x134d8>
  416ea4:	ldr	x3, [sp, #136]
  416ea8:	ldr	x2, [x3]
  416eac:	b	416e64 <ferror@plt+0x15274>
  416eb0:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  416eb4:	mov	w1, w28
  416eb8:	add	x5, x3, #0x0
  416ebc:	str	w28, [x3]
  416ec0:	mov	w0, w23
  416ec4:	str	x5, [sp, #136]
  416ec8:	bl	402818 <ferror@plt+0xc28>
  416ecc:	ldr	x5, [sp, #136]
  416ed0:	ldr	w0, [sp, #128]
  416ed4:	ldr	w1, [x5]
  416ed8:	add	w1, w1, #0x1
  416edc:	str	w1, [x5]
  416ee0:	cmp	w1, w0
  416ee4:	b.le	416ec0 <ferror@plt+0x152d0>
  416ee8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416eec:	add	x1, x0, #0xff0
  416ef0:	str	x1, [sp, #136]
  416ef4:	ldr	w1, [x0, #4080]
  416ef8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  416efc:	add	x2, x0, #0xfe0
  416f00:	cbz	w1, 416f10 <ferror@plt+0x15320>
  416f04:	ldr	w0, [x0, #4064]
  416f08:	cmp	w0, w28
  416f0c:	cset	w1, lt  // lt = tstop
  416f10:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  416f14:	ldr	x3, [x0, #1728]
  416f18:	ldr	x0, [sp, #136]
  416f1c:	str	w1, [x0]
  416f20:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  416f24:	ldr	w1, [sp, #128]
  416f28:	ldr	x0, [x0, #1744]
  416f2c:	str	w1, [x2]
  416f30:	ldr	w0, [x0, x3, lsl #2]
  416f34:	tbz	w0, #0, 4150c8 <ferror@plt+0x134d8>
  416f38:	mov	w0, w28
  416f3c:	stp	x5, x2, [sp, #144]
  416f40:	bl	402fb0 <ferror@plt+0x13c0>
  416f44:	tst	w0, #0xff
  416f48:	b.eq	4150c8 <ferror@plt+0x134d8>  // b.none
  416f4c:	ldr	w0, [sp, #128]
  416f50:	bl	402fb0 <ferror@plt+0x13c0>
  416f54:	tst	w0, #0xff
  416f58:	b.eq	4150c8 <ferror@plt+0x134d8>  // b.none
  416f5c:	mov	w0, w28
  416f60:	bl	402f40 <ferror@plt+0x1350>
  416f64:	mov	w3, w0
  416f68:	ldr	w0, [sp, #128]
  416f6c:	stur	w3, [x27, #-8]
  416f70:	str	w3, [sp, #128]
  416f74:	bl	402f40 <ferror@plt+0x1350>
  416f78:	mov	w28, w0
  416f7c:	ldr	w3, [sp, #128]
  416f80:	ldp	x5, x2, [sp, #144]
  416f84:	str	w3, [x5]
  416f88:	str	w0, [x27]
  416f8c:	b	416fb4 <ferror@plt+0x153c4>
  416f90:	mov	w0, w23
  416f94:	str	w3, [sp, #128]
  416f98:	stp	x5, x2, [sp, #144]
  416f9c:	bl	402818 <ferror@plt+0xc28>
  416fa0:	ldr	w3, [sp, #128]
  416fa4:	ldp	x5, x2, [sp, #144]
  416fa8:	ldr	w0, [x5]
  416fac:	add	w0, w0, #0x1
  416fb0:	str	w0, [x5]
  416fb4:	ldr	w1, [x5]
  416fb8:	cmp	w28, w1
  416fbc:	b.ge	416f90 <ferror@plt+0x153a0>  // b.tcont
  416fc0:	ldr	x0, [sp, #136]
  416fc4:	ldr	w0, [x0]
  416fc8:	cbz	w0, 416fd8 <ferror@plt+0x153e8>
  416fcc:	ldr	w0, [x2]
  416fd0:	cmp	w3, w0
  416fd4:	cset	w0, gt
  416fd8:	ldr	x1, [sp, #136]
  416fdc:	str	w28, [x2]
  416fe0:	str	w0, [x1]
  416fe4:	b	4150c8 <ferror@plt+0x134d8>
  416fe8:	cbnz	w1, 4178fc <ferror@plt+0x15d0c>
  416fec:	cbz	w2, 4178b0 <ferror@plt+0x15cc0>
  416ff0:	ldur	w0, [x27, #-20]
  416ff4:	mov	w1, w23
  416ff8:	bl	414800 <ferror@plt+0x12c10>
  416ffc:	bl	413e98 <ferror@plt+0x122a8>
  417000:	mov	w23, w0
  417004:	b	4150c8 <ferror@plt+0x134d8>
  417008:	mov	w2, #0x5                   	// #5
  41700c:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417010:	mov	x0, #0x0                   	// #0
  417014:	add	x1, x1, #0xe30
  417018:	bl	401ae0 <dcgettext@plt>
  41701c:	mov	x4, x0
  417020:	adrp	x1, 466000 <ferror@plt+0x64410>
  417024:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417028:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  41702c:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  417030:	ldr	x0, [x1, #3312]
  417034:	str	w23, [x5, #4040]
  417038:	ldr	w3, [x3, #1444]
  41703c:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417040:	ldr	x2, [x2, #1656]
  417044:	add	x1, x1, #0xc20
  417048:	bl	401bc0 <fprintf@plt>
  41704c:	ldur	w23, [x27, #-12]
  417050:	b	4150c8 <ferror@plt+0x134d8>
  417054:	mov	w2, #0x5                   	// #5
  417058:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41705c:	mov	x0, #0x0                   	// #0
  417060:	add	x1, x1, #0xe30
  417064:	bl	401ae0 <dcgettext@plt>
  417068:	mov	x4, x0
  41706c:	adrp	x1, 466000 <ferror@plt+0x64410>
  417070:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417074:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  417078:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41707c:	ldr	x0, [x1, #3312]
  417080:	str	w23, [x5, #4040]
  417084:	ldr	w3, [x3, #1444]
  417088:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41708c:	ldr	x2, [x2, #1656]
  417090:	add	x1, x1, #0xc20
  417094:	bl	401bc0 <fprintf@plt>
  417098:	ldur	w23, [x27, #-12]
  41709c:	b	4150c8 <ferror@plt+0x134d8>
  4170a0:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4170a4:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4170a8:	add	x11, x1, #0x5ac
  4170ac:	mov	w0, #0x1                   	// #1
  4170b0:	ldr	w1, [x1, #1452]
  4170b4:	add	x5, x3, #0x0
  4170b8:	str	w0, [x3]
  4170bc:	cmp	w1, #0x0
  4170c0:	b.le	41687c <ferror@plt+0x14c8c>
  4170c4:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4170c8:	add	x28, x2, #0xaa8
  4170cc:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  4170d0:	ldr	x4, [x28]
  4170d4:	sxtw	x3, w0
  4170d8:	ldr	w4, [x4, x3, lsl #2]
  4170dc:	cbz	w4, 4170f4 <ferror@plt+0x15504>
  4170e0:	add	w0, w0, #0x1
  4170e4:	str	w0, [x5]
  4170e8:	cmp	w0, w1
  4170ec:	b.le	4170d0 <ferror@plt+0x154e0>
  4170f0:	b	41687c <ferror@plt+0x14c8c>
  4170f4:	ldr	x4, [x10, #2856]
  4170f8:	stp	x3, x4, [sp, #136]
  4170fc:	ldr	x0, [sp, #128]
  417100:	stp	x5, x11, [sp, #152]
  417104:	ldr	w1, [x0]
  417108:	ldr	w0, [x4, x3, lsl #2]
  41710c:	bl	413d30 <ferror@plt+0x12140>
  417110:	ldp	x3, x4, [sp, #136]
  417114:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x1300>
  417118:	ldp	x5, x11, [sp, #152]
  41711c:	str	w0, [x4, x3, lsl #2]
  417120:	ldr	w0, [x5]
  417124:	ldr	w1, [x11]
  417128:	add	w0, w0, #0x1
  41712c:	str	w0, [x5]
  417130:	cmp	w0, w1
  417134:	b.le	4170d0 <ferror@plt+0x154e0>
  417138:	b	41687c <ferror@plt+0x14c8c>
  41713c:	mov	w2, #0x5                   	// #5
  417140:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417144:	mov	x0, #0x0                   	// #0
  417148:	add	x1, x1, #0xe30
  41714c:	bl	401ae0 <dcgettext@plt>
  417150:	mov	x4, x0
  417154:	adrp	x1, 466000 <ferror@plt+0x64410>
  417158:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41715c:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  417160:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  417164:	ldr	x0, [x1, #3312]
  417168:	str	w23, [x5, #4040]
  41716c:	ldr	w3, [x3, #1444]
  417170:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417174:	ldr	x2, [x2, #1656]
  417178:	add	x1, x1, #0xc20
  41717c:	bl	401bc0 <fprintf@plt>
  417180:	ldur	w23, [x27, #-16]
  417184:	b	4150c8 <ferror@plt+0x134d8>
  417188:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41718c:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  417190:	add	x11, x1, #0x5ac
  417194:	mov	w0, #0x1                   	// #1
  417198:	ldr	w1, [x1, #1452]
  41719c:	add	x5, x3, #0x0
  4171a0:	str	w0, [x3]
  4171a4:	cmp	w1, #0x0
  4171a8:	b.le	4150c8 <ferror@plt+0x134d8>
  4171ac:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4171b0:	add	x28, x2, #0xaa8
  4171b4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4171b8:	ldr	x4, [x28]
  4171bc:	sxtw	x3, w0
  4171c0:	ldr	w4, [x4, x3, lsl #2]
  4171c4:	cbz	w4, 4171dc <ferror@plt+0x155ec>
  4171c8:	add	w0, w0, #0x1
  4171cc:	str	w0, [x5]
  4171d0:	cmp	w0, w1
  4171d4:	b.le	4171b8 <ferror@plt+0x155c8>
  4171d8:	b	4150c8 <ferror@plt+0x134d8>
  4171dc:	ldr	x4, [x2, #2624]
  4171e0:	stp	x3, x4, [sp, #136]
  4171e4:	ldr	x0, [sp, #128]
  4171e8:	stp	x5, x11, [sp, #152]
  4171ec:	ldr	w1, [x0]
  4171f0:	ldr	w0, [x4, x3, lsl #2]
  4171f4:	bl	413d30 <ferror@plt+0x12140>
  4171f8:	ldp	x3, x4, [sp, #136]
  4171fc:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  417200:	ldp	x5, x11, [sp, #152]
  417204:	str	w0, [x4, x3, lsl #2]
  417208:	ldr	w0, [x5]
  41720c:	ldr	w1, [x11]
  417210:	add	w0, w0, #0x1
  417214:	str	w0, [x5]
  417218:	cmp	w0, w1
  41721c:	b.le	4171b8 <ferror@plt+0x155c8>
  417220:	b	4150c8 <ferror@plt+0x134d8>
  417224:	mov	w2, #0x5                   	// #5
  417228:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41722c:	mov	x0, #0x0                   	// #0
  417230:	add	x1, x1, #0xe30
  417234:	bl	401ae0 <dcgettext@plt>
  417238:	mov	x4, x0
  41723c:	adrp	x1, 466000 <ferror@plt+0x64410>
  417240:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417244:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  417248:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41724c:	ldr	x0, [x1, #3312]
  417250:	str	w23, [x5, #4040]
  417254:	ldr	w3, [x3, #1444]
  417258:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41725c:	ldr	x2, [x2, #1656]
  417260:	add	x1, x1, #0xc20
  417264:	bl	401bc0 <fprintf@plt>
  417268:	ldur	w23, [x27, #-16]
  41726c:	b	4150c8 <ferror@plt+0x134d8>
  417270:	cbnz	w1, 417840 <ferror@plt+0x15c50>
  417274:	cbz	w2, 4177f4 <ferror@plt+0x15c04>
  417278:	ldur	w0, [x27, #-20]
  41727c:	mov	w1, w23
  417280:	bl	414800 <ferror@plt+0x12c10>
  417284:	bl	413e98 <ferror@plt+0x122a8>
  417288:	mov	w23, w0
  41728c:	b	4150c8 <ferror@plt+0x134d8>
  417290:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  417294:	ldr	w0, [x0, #2636]
  417298:	cbz	w0, 4157e0 <ferror@plt+0x13bf0>
  41729c:	b	4157c0 <ferror@plt+0x13bd0>
  4172a0:	mov	w2, #0x5                   	// #5
  4172a4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4172a8:	mov	x0, #0x0                   	// #0
  4172ac:	add	x1, x1, #0xdf8
  4172b0:	bl	401ae0 <dcgettext@plt>
  4172b4:	mov	x4, x0
  4172b8:	adrp	x1, 466000 <ferror@plt+0x64410>
  4172bc:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4172c0:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4172c4:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  4172c8:	mov	w10, #0x1                   	// #1
  4172cc:	str	w10, [x0, #4040]
  4172d0:	ldr	w3, [x3, #1444]
  4172d4:	ldr	x2, [x2, #1656]
  4172d8:	ldr	x0, [x1, #3312]
  4172dc:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4172e0:	add	x1, x1, #0xc20
  4172e4:	bl	401bc0 <fprintf@plt>
  4172e8:	mov	w0, #0x101                 	// #257
  4172ec:	bl	4135f0 <ferror@plt+0x11a00>
  4172f0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4172f4:	ldr	w1, [x28, #12]
  4172f8:	ldr	w0, [x0, #2636]
  4172fc:	orr	w0, w0, w1
  417300:	cbnz	w0, 4157c0 <ferror@plt+0x13bd0>
  417304:	b	4157e0 <ferror@plt+0x13bf0>
  417308:	ldr	x1, [x10, #664]
  41730c:	adrp	x10, 46a000 <stdin@@GLIBC_2.17+0x3300>
  417310:	ldr	x0, [x5, #2520]
  417314:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  417318:	ldr	w5, [x10, #3120]
  41731c:	add	x3, x3, #0xae0
  417320:	ldr	w1, [x1, x28, lsl #2]
  417324:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417328:	ldr	x4, [x4, #3128]
  41732c:	add	x2, x2, #0x5b0
  417330:	ldrsw	x0, [x0, x28, lsl #2]
  417334:	add	x0, x4, x0
  417338:	mov	w4, w5
  41733c:	bl	405450 <ferror@plt+0x3860>
  417340:	b	415adc <ferror@plt+0x13eec>
  417344:	mov	w0, w28
  417348:	bl	402fb0 <ferror@plt+0x13c0>
  41734c:	and	w23, w0, #0xff
  417350:	ldr	w0, [sp, #128]
  417354:	bl	402fb0 <ferror@plt+0x13c0>
  417358:	cmp	w23, w0, uxtb
  41735c:	b.eq	4175cc <ferror@plt+0x159dc>  // b.none
  417360:	mov	w2, #0x5                   	// #5
  417364:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417368:	mov	x0, #0x0                   	// #0
  41736c:	add	x1, x1, #0xe58
  417370:	bl	401ae0 <dcgettext@plt>
  417374:	mov	x2, x0
  417378:	ldr	w4, [sp, #128]
  41737c:	add	x0, sp, #0x560
  417380:	mov	w3, w28
  417384:	mov	x1, #0x800                 	// #2048
  417388:	bl	401860 <snprintf@plt>
  41738c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  417390:	ldr	w0, [x0, #2748]
  417394:	cbnz	w0, 416384 <ferror@plt+0x14794>
  417398:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41739c:	add	x3, sp, #0x560
  4173a0:	add	x0, sp, #0xd60
  4173a4:	adrp	x2, 42b000 <ferror@plt+0x29410>
  4173a8:	ldr	w23, [x1, #1444]
  4173ac:	add	x2, x2, #0xc10
  4173b0:	mov	x1, #0x800                 	// #2048
  4173b4:	bl	401860 <snprintf@plt>
  4173b8:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  4173bc:	adrp	x0, 466000 <ferror@plt+0x64410>
  4173c0:	mov	w3, w23
  4173c4:	add	x4, sp, #0xd60
  4173c8:	ldr	x2, [x1, #1656]
  4173cc:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4173d0:	ldr	x0, [x0, #3312]
  4173d4:	add	x1, x1, #0xc20
  4173d8:	bl	401bc0 <fprintf@plt>
  4173dc:	b	416384 <ferror@plt+0x14794>
  4173e0:	mov	w2, #0x5                   	// #5
  4173e4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4173e8:	mov	x0, #0x0                   	// #0
  4173ec:	add	x1, x1, #0xdf8
  4173f0:	bl	401ae0 <dcgettext@plt>
  4173f4:	mov	x4, x0
  4173f8:	adrp	x10, 466000 <ferror@plt+0x64410>
  4173fc:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417400:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  417404:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  417408:	ldr	w3, [x3, #1444]
  41740c:	mov	w5, #0x1                   	// #1
  417410:	ldr	x2, [x2, #1656]
  417414:	str	w5, [x1, #4040]
  417418:	ldr	x0, [x10, #3312]
  41741c:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417420:	add	x1, x1, #0xc20
  417424:	bl	401bc0 <fprintf@plt>
  417428:	b	415cfc <ferror@plt+0x1410c>
  41742c:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417430:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  417434:	mov	w0, #0x1                   	// #1
  417438:	add	x11, x1, #0x5ac
  41743c:	ldr	w4, [x1, #1452]
  417440:	add	x5, x3, #0x0
  417444:	str	w0, [x3]
  417448:	cmp	w4, #0x0
  41744c:	b.le	417490 <ferror@plt+0x158a0>
  417450:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  417454:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  417458:	ldr	x3, [x3, #2776]
  41745c:	ldr	x12, [x1, #24]
  417460:	ldr	w1, [x3, w0, sxtw #2]
  417464:	cbnz	w1, 4174ec <ferror@plt+0x158fc>
  417468:	add	w2, w2, #0x1
  41746c:	str	w2, [x28]
  417470:	str	w0, [x12, w2, sxtw #2]
  417474:	ldr	w0, [x5]
  417478:	ldr	w4, [x11]
  41747c:	add	w0, w0, #0x1
  417480:	str	w0, [x5]
  417484:	ldr	w2, [x28]
  417488:	cmp	w0, w4
  41748c:	b.le	417460 <ferror@plt+0x15870>
  417490:	cbnz	w2, 4178a8 <ferror@plt+0x15cb8>
  417494:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  417498:	ldr	w0, [x0, #2748]
  41749c:	cbnz	w0, 4150c8 <ferror@plt+0x134d8>
  4174a0:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4174a4:	add	x0, sp, #0xd60
  4174a8:	adrp	x3, 42b000 <ferror@plt+0x29410>
  4174ac:	adrp	x2, 42b000 <ferror@plt+0x29410>
  4174b0:	ldr	w28, [x1, #1444]
  4174b4:	add	x3, x3, #0xd18
  4174b8:	add	x2, x2, #0xc10
  4174bc:	mov	x1, #0x800                 	// #2048
  4174c0:	bl	401860 <snprintf@plt>
  4174c4:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  4174c8:	adrp	x0, 466000 <ferror@plt+0x64410>
  4174cc:	mov	w3, w28
  4174d0:	add	x4, sp, #0xd60
  4174d4:	ldr	x2, [x1, #1656]
  4174d8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4174dc:	ldr	x0, [x0, #3312]
  4174e0:	add	x1, x1, #0xc20
  4174e4:	bl	401bc0 <fprintf@plt>
  4174e8:	b	4150c8 <ferror@plt+0x134d8>
  4174ec:	add	w0, w0, #0x1
  4174f0:	str	w0, [x5]
  4174f4:	cmp	w0, w4
  4174f8:	b.le	417460 <ferror@plt+0x15870>
  4174fc:	b	417490 <ferror@plt+0x158a0>
  417500:	bl	402968 <ferror@plt+0xd78>
  417504:	str	w0, [x23, #4]
  417508:	mov	w1, #0xa                   	// #10
  41750c:	bl	402818 <ferror@plt+0xc28>
  417510:	ldr	w0, [x23, #4]
  417514:	bl	402d38 <ferror@plt+0x1148>
  417518:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41751c:	ldr	w0, [x0, #700]
  417520:	cbnz	w0, 4177a8 <ferror@plt+0x15bb8>
  417524:	bl	402968 <ferror@plt+0xd78>
  417528:	str	w0, [x23, #8]
  41752c:	bl	402d38 <ferror@plt+0x1148>
  417530:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  417534:	ldr	w0, [x0, #700]
  417538:	cbnz	w0, 41775c <ferror@plt+0x15b6c>
  41753c:	mov	w0, #0x1                   	// #1
  417540:	str	w0, [x28, #1716]
  417544:	b	415b34 <ferror@plt+0x13f44>
  417548:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41754c:	mov	w1, #0x1                   	// #1
  417550:	str	w1, [x0, #4068]
  417554:	b	4150c8 <ferror@plt+0x134d8>
  417558:	mov	w0, w23
  41755c:	bl	4135f0 <ferror@plt+0x11a00>
  417560:	mov	w1, w0
  417564:	mov	w0, w23
  417568:	mov	w23, w1
  41756c:	bl	402f40 <ferror@plt+0x1350>
  417570:	bl	4135f0 <ferror@plt+0x11a00>
  417574:	mov	w1, w0
  417578:	mov	w0, w23
  41757c:	bl	414018 <ferror@plt+0x12428>
  417580:	mov	w1, w0
  417584:	b	41561c <ferror@plt+0x13a2c>
  417588:	mov	w0, w23
  41758c:	bl	4135f0 <ferror@plt+0x11a00>
  417590:	mov	w1, w0
  417594:	mov	w0, w23
  417598:	mov	w23, w1
  41759c:	bl	402f40 <ferror@plt+0x1350>
  4175a0:	bl	4135f0 <ferror@plt+0x11a00>
  4175a4:	mov	w1, w0
  4175a8:	mov	w0, w23
  4175ac:	bl	414018 <ferror@plt+0x12428>
  4175b0:	mov	w23, w0
  4175b4:	b	4150c8 <ferror@plt+0x134d8>
  4175b8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4175bc:	add	x28, x0, #0xfd4
  4175c0:	ldr	w0, [x0, #4052]
  4175c4:	cbz	w0, 415084 <ferror@plt+0x13494>
  4175c8:	b	415078 <ferror@plt+0x13488>
  4175cc:	mov	w0, w28
  4175d0:	bl	402fb0 <ferror@plt+0x13c0>
  4175d4:	tst	w0, #0xff
  4175d8:	b.eq	4175fc <ferror@plt+0x15a0c>  // b.none
  4175dc:	bl	401a00 <__ctype_b_loc@plt>
  4175e0:	ldr	w2, [sp, #128]
  4175e4:	ldr	x1, [x0]
  4175e8:	ldrh	w0, [x1, w28, sxtw #1]
  4175ec:	ldrh	w1, [x1, w2, sxtw #1]
  4175f0:	eor	x0, x0, x1
  4175f4:	tst	w0, #0x200
  4175f8:	b.ne	417360 <ferror@plt+0x15770>  // b.any
  4175fc:	mov	w0, w28
  417600:	bl	402fb0 <ferror@plt+0x13c0>
  417604:	tst	w0, #0xff
  417608:	b.eq	41762c <ferror@plt+0x15a3c>  // b.none
  41760c:	bl	401a00 <__ctype_b_loc@plt>
  417610:	ldr	w2, [sp, #128]
  417614:	ldr	x1, [x0]
  417618:	ldrh	w0, [x1, w28, sxtw #1]
  41761c:	ldrh	w1, [x1, w2, sxtw #1]
  417620:	eor	x0, x0, x1
  417624:	tst	w0, #0x100
  417628:	b.ne	417360 <ferror@plt+0x15770>  // b.any
  41762c:	mov	w0, w28
  417630:	bl	402fb0 <ferror@plt+0x13c0>
  417634:	tst	w0, #0xff
  417638:	b.ne	416384 <ferror@plt+0x14794>  // b.any
  41763c:	ldr	w0, [sp, #128]
  417640:	bl	402fb0 <ferror@plt+0x13c0>
  417644:	tst	w0, #0xff
  417648:	b.ne	416384 <ferror@plt+0x14794>  // b.any
  41764c:	ldr	w1, [sp, #128]
  417650:	mov	w0, w28
  417654:	bl	402e70 <ferror@plt+0x1280>
  417658:	tst	w0, #0xff
  41765c:	b.ne	416384 <ferror@plt+0x14794>  // b.any
  417660:	mov	w2, #0x5                   	// #5
  417664:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417668:	mov	x0, #0x0                   	// #0
  41766c:	add	x1, x1, #0xe58
  417670:	bl	401ae0 <dcgettext@plt>
  417674:	mov	x2, x0
  417678:	ldr	w4, [sp, #128]
  41767c:	add	x0, sp, #0xd60
  417680:	mov	w3, w28
  417684:	mov	x1, #0x800                 	// #2048
  417688:	bl	401860 <snprintf@plt>
  41768c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  417690:	ldr	w0, [x0, #2748]
  417694:	cbnz	w0, 416384 <ferror@plt+0x14794>
  417698:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41769c:	add	x0, sp, #0xd60
  4176a0:	ldr	w1, [x1, #1444]
  4176a4:	bl	414c20 <ferror@plt+0x13030>
  4176a8:	b	416384 <ferror@plt+0x14794>
  4176ac:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4176b0:	add	x0, sp, #0xd60
  4176b4:	adrp	x3, 42b000 <ferror@plt+0x29410>
  4176b8:	adrp	x2, 42b000 <ferror@plt+0x29410>
  4176bc:	ldr	w4, [x1, #1444]
  4176c0:	add	x3, x3, #0xdb8
  4176c4:	add	x2, x2, #0xc10
  4176c8:	mov	x1, #0x800                 	// #2048
  4176cc:	str	w4, [sp, #128]
  4176d0:	str	x5, [sp, #136]
  4176d4:	bl	401860 <snprintf@plt>
  4176d8:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  4176dc:	adrp	x0, 466000 <ferror@plt+0x64410>
  4176e0:	ldr	w4, [sp, #128]
  4176e4:	ldr	x2, [x1, #1656]
  4176e8:	mov	w3, w4
  4176ec:	ldr	x0, [x0, #3312]
  4176f0:	add	x4, sp, #0xd60
  4176f4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4176f8:	add	x1, x1, #0xc20
  4176fc:	bl	401bc0 <fprintf@plt>
  417700:	ldr	x5, [sp, #136]
  417704:	b	415084 <ferror@plt+0x13494>
  417708:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41770c:	add	x0, sp, #0xd60
  417710:	adrp	x3, 42b000 <ferror@plt+0x29410>
  417714:	adrp	x2, 42b000 <ferror@plt+0x29410>
  417718:	ldr	w28, [x1, #1444]
  41771c:	add	x3, x3, #0xdb8
  417720:	add	x2, x2, #0xc10
  417724:	mov	x1, #0x800                 	// #2048
  417728:	str	x5, [sp, #128]
  41772c:	bl	401860 <snprintf@plt>
  417730:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  417734:	adrp	x0, 466000 <ferror@plt+0x64410>
  417738:	mov	w3, w28
  41773c:	add	x4, sp, #0xd60
  417740:	ldr	x2, [x1, #1656]
  417744:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417748:	ldr	x0, [x0, #3312]
  41774c:	add	x1, x1, #0xc20
  417750:	bl	401bc0 <fprintf@plt>
  417754:	ldr	x5, [sp, #128]
  417758:	b	4157b8 <ferror@plt+0x13bc8>
  41775c:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  417760:	ldrsw	x4, [x23, #8]
  417764:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  417768:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41776c:	ldr	x1, [x1, #664]
  417770:	adrp	x5, 46a000 <stdin@@GLIBC_2.17+0x3300>
  417774:	ldr	x0, [x0, #2520]
  417778:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41777c:	ldr	x10, [x2, #3128]
  417780:	add	x3, x3, #0xae0
  417784:	ldr	w5, [x5, #3120]
  417788:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41778c:	ldr	w1, [x1, x4, lsl #2]
  417790:	add	x2, x2, #0x5b0
  417794:	ldrsw	x0, [x0, x4, lsl #2]
  417798:	mov	w4, w5
  41779c:	add	x0, x10, x0
  4177a0:	bl	405450 <ferror@plt+0x3860>
  4177a4:	b	41753c <ferror@plt+0x1594c>
  4177a8:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4177ac:	ldrsw	x4, [x23, #4]
  4177b0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4177b4:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4177b8:	ldr	x1, [x1, #664]
  4177bc:	adrp	x5, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4177c0:	ldr	x0, [x0, #2520]
  4177c4:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4177c8:	ldr	x10, [x2, #3128]
  4177cc:	add	x3, x3, #0xae0
  4177d0:	ldr	w5, [x5, #3120]
  4177d4:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4177d8:	ldr	w1, [x1, x4, lsl #2]
  4177dc:	add	x2, x2, #0x5b0
  4177e0:	ldrsw	x0, [x0, x4, lsl #2]
  4177e4:	mov	w4, w5
  4177e8:	add	x0, x10, x0
  4177ec:	bl	405450 <ferror@plt+0x3860>
  4177f0:	b	417524 <ferror@plt+0x15934>
  4177f4:	mov	w2, #0x5                   	// #5
  4177f8:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4177fc:	mov	x0, #0x0                   	// #0
  417800:	add	x1, x1, #0xe18
  417804:	bl	401ae0 <dcgettext@plt>
  417808:	mov	x4, x0
  41780c:	adrp	x1, 466000 <ferror@plt+0x64410>
  417810:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417814:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  417818:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41781c:	ldr	x0, [x1, #3312]
  417820:	str	w23, [x5, #4040]
  417824:	ldr	w3, [x3, #1444]
  417828:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41782c:	ldr	x2, [x2, #1656]
  417830:	add	x1, x1, #0xc20
  417834:	bl	401bc0 <fprintf@plt>
  417838:	ldur	w23, [x27, #-20]
  41783c:	b	4150c8 <ferror@plt+0x134d8>
  417840:	ldur	w0, [x27, #-20]
  417844:	bl	414800 <ferror@plt+0x12c10>
  417848:	mov	w23, w0
  41784c:	b	4150c8 <ferror@plt+0x134d8>
  417850:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417854:	add	x3, sp, #0x560
  417858:	add	x0, sp, #0xd60
  41785c:	adrp	x2, 42b000 <ferror@plt+0x29410>
  417860:	ldr	w4, [x1, #1444]
  417864:	add	x2, x2, #0xc10
  417868:	mov	x1, #0x800                 	// #2048
  41786c:	str	w4, [sp, #128]
  417870:	str	x5, [sp, #136]
  417874:	bl	401860 <snprintf@plt>
  417878:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  41787c:	adrp	x0, 466000 <ferror@plt+0x64410>
  417880:	ldr	w4, [sp, #128]
  417884:	ldr	x2, [x1, #1656]
  417888:	mov	w3, w4
  41788c:	ldr	x0, [x0, #3312]
  417890:	add	x4, sp, #0xd60
  417894:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417898:	add	x1, x1, #0xc20
  41789c:	bl	401bc0 <fprintf@plt>
  4178a0:	ldr	x5, [sp, #136]
  4178a4:	b	416e04 <ferror@plt+0x15214>
  4178a8:	bl	414c80 <ferror@plt+0x13090>
  4178ac:	b	4150c8 <ferror@plt+0x134d8>
  4178b0:	mov	w2, #0x5                   	// #5
  4178b4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4178b8:	mov	x0, #0x0                   	// #0
  4178bc:	add	x1, x1, #0xe18
  4178c0:	bl	401ae0 <dcgettext@plt>
  4178c4:	mov	x4, x0
  4178c8:	adrp	x1, 466000 <ferror@plt+0x64410>
  4178cc:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4178d0:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  4178d4:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4178d8:	ldr	x0, [x1, #3312]
  4178dc:	str	w23, [x5, #4040]
  4178e0:	ldr	w3, [x3, #1444]
  4178e4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4178e8:	ldr	x2, [x2, #1656]
  4178ec:	add	x1, x1, #0xc20
  4178f0:	bl	401bc0 <fprintf@plt>
  4178f4:	ldur	w23, [x27, #-20]
  4178f8:	b	4150c8 <ferror@plt+0x134d8>
  4178fc:	ldur	w0, [x27, #-20]
  417900:	bl	414800 <ferror@plt+0x12c10>
  417904:	mov	w23, w0
  417908:	b	4150c8 <ferror@plt+0x134d8>
  41790c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  417910:	ldr	w0, [x0, #4052]
  417914:	cbz	w0, 415090 <ferror@plt+0x134a0>
  417918:	b	416ca0 <ferror@plt+0x150b0>
  41791c:	nop
  417920:	sub	sp, sp, #0x810
  417924:	mov	x2, x0
  417928:	mov	x3, x1
  41792c:	add	x0, sp, #0x10
  417930:	mov	x1, #0x800                 	// #2048
  417934:	stp	x29, x30, [sp]
  417938:	mov	x29, sp
  41793c:	bl	401860 <snprintf@plt>
  417940:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417944:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  417948:	adrp	x0, 466000 <ferror@plt+0x64410>
  41794c:	mov	w5, #0x1                   	// #1
  417950:	ldr	w3, [x3, #1444]
  417954:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  417958:	ldr	x2, [x2, #1656]
  41795c:	add	x4, sp, #0x10
  417960:	ldr	x0, [x0, #3312]
  417964:	str	w5, [x1, #4040]
  417968:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41796c:	add	x1, x1, #0xc20
  417970:	bl	401bc0 <fprintf@plt>
  417974:	ldp	x29, x30, [sp]
  417978:	add	sp, sp, #0x810
  41797c:	ret
  417980:	adrp	x1, 466000 <ferror@plt+0x64410>
  417984:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417988:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  41798c:	mov	x4, x0
  417990:	ldr	w3, [x3, #1444]
  417994:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  417998:	ldr	x0, [x1, #3312]
  41799c:	mov	w6, #0x1                   	// #1
  4179a0:	ldr	x2, [x2, #1656]
  4179a4:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4179a8:	str	w6, [x5, #4040]
  4179ac:	add	x1, x1, #0xc20
  4179b0:	b	401bc0 <fprintf@plt>
  4179b4:	nop
  4179b8:	mov	x12, #0x1020                	// #4128
  4179bc:	sub	sp, sp, x12
  4179c0:	mov	x2, x0
  4179c4:	mov	x3, x1
  4179c8:	add	x0, sp, #0x20
  4179cc:	mov	x1, #0x800                 	// #2048
  4179d0:	stp	x29, x30, [sp]
  4179d4:	mov	x29, sp
  4179d8:	bl	401860 <snprintf@plt>
  4179dc:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4179e0:	ldr	w0, [x0, #2748]
  4179e4:	cbz	w0, 4179f8 <ferror@plt+0x15e08>
  4179e8:	mov	x12, #0x1020                	// #4128
  4179ec:	ldp	x29, x30, [sp]
  4179f0:	add	sp, sp, x12
  4179f4:	ret
  4179f8:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4179fc:	add	x3, sp, #0x20
  417a00:	add	x0, sp, #0x820
  417a04:	adrp	x2, 42b000 <ferror@plt+0x29410>
  417a08:	add	x2, x2, #0xc10
  417a0c:	str	x19, [sp, #16]
  417a10:	ldr	w19, [x1, #1444]
  417a14:	mov	x1, #0x800                 	// #2048
  417a18:	bl	401860 <snprintf@plt>
  417a1c:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  417a20:	adrp	x0, 466000 <ferror@plt+0x64410>
  417a24:	mov	w3, w19
  417a28:	add	x4, sp, #0x820
  417a2c:	ldr	x2, [x1, #1656]
  417a30:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417a34:	ldr	x0, [x0, #3312]
  417a38:	add	x1, x1, #0xc20
  417a3c:	bl	401bc0 <fprintf@plt>
  417a40:	mov	x12, #0x1020                	// #4128
  417a44:	ldp	x29, x30, [sp]
  417a48:	ldr	x19, [sp, #16]
  417a4c:	add	sp, sp, x12
  417a50:	ret
  417a54:	nop
  417a58:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  417a5c:	ldr	w1, [x1, #2748]
  417a60:	cbz	w1, 417a68 <ferror@plt+0x15e78>
  417a64:	ret
  417a68:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417a6c:	ldr	w1, [x1, #1444]
  417a70:	b	414c20 <ferror@plt+0x13030>
  417a74:	nop
  417a78:	sub	sp, sp, #0x810
  417a7c:	mov	x2, x0
  417a80:	mov	x3, x1
  417a84:	add	x0, sp, #0x10
  417a88:	mov	x1, #0x800                 	// #2048
  417a8c:	stp	x29, x30, [sp]
  417a90:	mov	x29, sp
  417a94:	bl	401860 <snprintf@plt>
  417a98:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417a9c:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  417aa0:	adrp	x0, 466000 <ferror@plt+0x64410>
  417aa4:	add	x4, sp, #0x10
  417aa8:	ldr	w3, [x1, #1444]
  417aac:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417ab0:	ldr	x2, [x2, #1656]
  417ab4:	add	x1, x1, #0xc20
  417ab8:	ldr	x0, [x0, #3312]
  417abc:	bl	401bc0 <fprintf@plt>
  417ac0:	ldp	x29, x30, [sp]
  417ac4:	add	sp, sp, #0x810
  417ac8:	ret
  417acc:	nop
  417ad0:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  417ad4:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  417ad8:	adrp	x5, 466000 <ferror@plt+0x64410>
  417adc:	mov	x4, x0
  417ae0:	ldr	w3, [x2, #1444]
  417ae4:	ldr	x0, [x5, #3312]
  417ae8:	ldr	x2, [x1, #1656]
  417aec:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417af0:	add	x1, x1, #0xc20
  417af4:	b	401bc0 <fprintf@plt>
  417af8:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  417afc:	ldr	w2, [x2, #2748]
  417b00:	cbz	w2, 417b08 <ferror@plt+0x15f18>
  417b04:	ret
  417b08:	b	414c20 <ferror@plt+0x13030>
  417b0c:	nop
  417b10:	adrp	x3, 466000 <ferror@plt+0x64410>
  417b14:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  417b18:	mov	x4, x0
  417b1c:	ldr	x2, [x2, #1656]
  417b20:	ldr	x0, [x3, #3312]
  417b24:	mov	w3, w1
  417b28:	adrp	x1, 42b000 <ferror@plt+0x29410>
  417b2c:	add	x1, x1, #0xc20
  417b30:	b	401bc0 <fprintf@plt>
  417b34:	nop
  417b38:	ret
  417b3c:	nop
  417b40:	stp	x29, x30, [sp, #-48]!
  417b44:	mov	x29, sp
  417b48:	stp	x19, x20, [sp, #16]
  417b4c:	mov	x19, x0
  417b50:	stp	x21, x22, [sp, #32]
  417b54:	mov	x21, x1
  417b58:	stp	xzr, xzr, [x0]
  417b5c:	stp	xzr, xzr, [x0, #16]
  417b60:	stp	xzr, xzr, [x0, #32]
  417b64:	stp	xzr, xzr, [x0, #48]
  417b68:	bl	401b40 <regcomp@plt>
  417b6c:	cbnz	w0, 417b80 <ferror@plt+0x15f90>
  417b70:	ldp	x19, x20, [sp, #16]
  417b74:	ldp	x21, x22, [sp, #32]
  417b78:	ldp	x29, x30, [sp], #48
  417b7c:	ret
  417b80:	mov	w20, w0
  417b84:	mov	x0, #0xc8                  	// #200
  417b88:	bl	4018b0 <malloc@plt>
  417b8c:	mov	x22, x0
  417b90:	cbz	x0, 417bdc <ferror@plt+0x15fec>
  417b94:	adrp	x2, 42c000 <ferror@plt+0x2a410>
  417b98:	add	x2, x2, #0x650
  417b9c:	mov	x3, x21
  417ba0:	mov	x0, x22
  417ba4:	mov	x1, #0xc8                  	// #200
  417ba8:	bl	401860 <snprintf@plt>
  417bac:	sxtw	x2, w0
  417bb0:	mov	x1, x19
  417bb4:	mov	w0, w20
  417bb8:	mov	x3, #0xc8                  	// #200
  417bbc:	sub	x3, x3, x2
  417bc0:	add	x2, x22, x2
  417bc4:	bl	401b80 <regerror@plt>
  417bc8:	mov	x0, x22
  417bcc:	ldp	x19, x20, [sp, #16]
  417bd0:	ldp	x21, x22, [sp, #32]
  417bd4:	ldp	x29, x30, [sp], #48
  417bd8:	b	411cf0 <ferror@plt+0x10100>
  417bdc:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  417be0:	add	x1, x1, #0x620
  417be4:	mov	w2, #0x5                   	// #5
  417be8:	bl	401ae0 <dcgettext@plt>
  417bec:	bl	411cf0 <ferror@plt+0x10100>
  417bf0:	b	417b94 <ferror@plt+0x15fa4>
  417bf4:	nop
  417bf8:	stp	x29, x30, [sp, #-48]!
  417bfc:	mov	w2, #0x1                   	// #1
  417c00:	mov	x29, sp
  417c04:	stp	x19, x20, [sp, #16]
  417c08:	adrp	x19, 46e000 <stdin@@GLIBC_2.17+0x7300>
  417c0c:	add	x19, x19, #0x28
  417c10:	stp	x21, x22, [sp, #32]
  417c14:	adrp	x21, 42c000 <ferror@plt+0x2a410>
  417c18:	add	x21, x21, #0x670
  417c1c:	mov	x0, x19
  417c20:	mov	x1, x21
  417c24:	stp	xzr, xzr, [x19]
  417c28:	stp	xzr, xzr, [x19, #16]
  417c2c:	stp	xzr, xzr, [x19, #32]
  417c30:	stp	xzr, xzr, [x19, #48]
  417c34:	bl	401b40 <regcomp@plt>
  417c38:	cbnz	w0, 417c68 <ferror@plt+0x16078>
  417c3c:	mov	w2, #0x1                   	// #1
  417c40:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  417c44:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  417c48:	add	x1, x1, #0x690
  417c4c:	add	x0, x0, #0x68
  417c50:	bl	417b40 <ferror@plt+0x15f50>
  417c54:	mov	w0, #0x1                   	// #1
  417c58:	ldp	x19, x20, [sp, #16]
  417c5c:	ldp	x21, x22, [sp, #32]
  417c60:	ldp	x29, x30, [sp], #48
  417c64:	ret
  417c68:	mov	w20, w0
  417c6c:	mov	x0, #0xc8                  	// #200
  417c70:	bl	4018b0 <malloc@plt>
  417c74:	mov	x22, x0
  417c78:	cbz	x0, 417cb4 <ferror@plt+0x160c4>
  417c7c:	mov	x3, x21
  417c80:	mov	x0, x22
  417c84:	mov	x1, #0xc8                  	// #200
  417c88:	adrp	x2, 42c000 <ferror@plt+0x2a410>
  417c8c:	add	x2, x2, #0x650
  417c90:	bl	401860 <snprintf@plt>
  417c94:	mov	x1, x19
  417c98:	add	x2, x22, #0x33
  417c9c:	mov	x3, #0x95                  	// #149
  417ca0:	mov	w0, w20
  417ca4:	bl	401b80 <regerror@plt>
  417ca8:	mov	x0, x22
  417cac:	bl	411cf0 <ferror@plt+0x10100>
  417cb0:	b	417c3c <ferror@plt+0x1604c>
  417cb4:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  417cb8:	add	x1, x1, #0x620
  417cbc:	mov	w2, #0x5                   	// #5
  417cc0:	bl	401ae0 <dcgettext@plt>
  417cc4:	bl	411cf0 <ferror@plt+0x10100>
  417cc8:	b	417c7c <ferror@plt+0x1608c>
  417ccc:	nop
  417cd0:	stp	x29, x30, [sp, #-64]!
  417cd4:	mov	x29, sp
  417cd8:	stp	x19, x20, [sp, #16]
  417cdc:	cbz	x0, 417d78 <ferror@plt+0x16188>
  417ce0:	stp	x21, x22, [sp, #32]
  417ce4:	mov	x19, x0
  417ce8:	ldr	w22, [x0]
  417cec:	tbnz	w22, #31, 417d60 <ferror@plt+0x16170>
  417cf0:	ldr	w0, [x0, #4]
  417cf4:	mov	x20, #0x0                   	// #0
  417cf8:	cmp	w22, w0
  417cfc:	b.gt	417d4c <ferror@plt+0x1615c>
  417d00:	sub	w21, w0, w22
  417d04:	stp	x23, x24, [sp, #48]
  417d08:	mov	x23, x1
  417d0c:	sxtw	x24, w21
  417d10:	add	x0, x24, #0x1
  417d14:	bl	4018b0 <malloc@plt>
  417d18:	mov	x20, x0
  417d1c:	cbz	x0, 417d80 <ferror@plt+0x16190>
  417d20:	add	x1, x23, w22, sxtw
  417d24:	mov	x2, x24
  417d28:	mov	x0, x20
  417d2c:	bl	401b50 <strncpy@plt>
  417d30:	strb	wzr, [x20, w21, sxtw]
  417d34:	ldp	x21, x22, [sp, #32]
  417d38:	ldp	x23, x24, [sp, #48]
  417d3c:	mov	x0, x20
  417d40:	ldp	x19, x20, [sp, #16]
  417d44:	ldp	x29, x30, [sp], #64
  417d48:	ret
  417d4c:	mov	x0, x20
  417d50:	ldp	x19, x20, [sp, #16]
  417d54:	ldp	x21, x22, [sp, #32]
  417d58:	ldp	x29, x30, [sp], #64
  417d5c:	ret
  417d60:	mov	x20, #0x0                   	// #0
  417d64:	mov	x0, x20
  417d68:	ldp	x19, x20, [sp, #16]
  417d6c:	ldp	x21, x22, [sp, #32]
  417d70:	ldp	x29, x30, [sp], #64
  417d74:	ret
  417d78:	mov	x20, #0x0                   	// #0
  417d7c:	b	417d3c <ferror@plt+0x1614c>
  417d80:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  417d84:	add	x1, x1, #0x6a0
  417d88:	mov	w2, #0x5                   	// #5
  417d8c:	bl	401ae0 <dcgettext@plt>
  417d90:	bl	411cf0 <ferror@plt+0x10100>
  417d94:	ldr	w22, [x19]
  417d98:	b	417d20 <ferror@plt+0x16130>
  417d9c:	nop
  417da0:	stp	x29, x30, [sp, #-32]!
  417da4:	mov	x29, sp
  417da8:	str	x19, [sp, #16]
  417dac:	mov	x19, x1
  417db0:	cbz	x0, 417dec <ferror@plt+0x161fc>
  417db4:	ldr	w1, [x0]
  417db8:	tbnz	w1, #31, 417dec <ferror@plt+0x161fc>
  417dbc:	ldr	w4, [x0, #4]
  417dc0:	add	x3, x2, w1, sxtw
  417dc4:	mov	x0, x19
  417dc8:	adrp	x2, 443000 <ferror@plt+0x41410>
  417dcc:	sub	w1, w4, w1
  417dd0:	add	x2, x2, #0x820
  417dd4:	sxtw	x1, w1
  417dd8:	bl	401860 <snprintf@plt>
  417ddc:	mov	x0, x19
  417de0:	ldr	x19, [sp, #16]
  417de4:	ldp	x29, x30, [sp], #32
  417de8:	ret
  417dec:	cbz	x19, 417ddc <ferror@plt+0x161ec>
  417df0:	strb	wzr, [x19]
  417df4:	mov	x0, x19
  417df8:	ldr	x19, [sp, #16]
  417dfc:	ldp	x29, x30, [sp], #32
  417e00:	ret
  417e04:	nop
  417e08:	mov	x1, x0
  417e0c:	cbz	x0, 417e28 <ferror@plt+0x16238>
  417e10:	ldr	w2, [x1]
  417e14:	mov	w0, #0x0                   	// #0
  417e18:	tbnz	w2, #31, 417e24 <ferror@plt+0x16234>
  417e1c:	ldr	w0, [x1, #4]
  417e20:	sub	w0, w0, w2
  417e24:	ret
  417e28:	mov	w0, #0x0                   	// #0
  417e2c:	ret
  417e30:	stp	x29, x30, [sp, #-112]!
  417e34:	mov	x29, sp
  417e38:	stp	x19, x20, [sp, #16]
  417e3c:	cbz	x0, 417f3c <ferror@plt+0x1634c>
  417e40:	stp	x23, x24, [sp, #48]
  417e44:	mov	x19, x0
  417e48:	ldr	w24, [x0]
  417e4c:	mov	w20, #0x0                   	// #0
  417e50:	tbnz	w24, #31, 417f28 <ferror@plt+0x16338>
  417e54:	ldr	w0, [x0, #4]
  417e58:	mov	x23, x1
  417e5c:	stp	x21, x22, [sp, #32]
  417e60:	mov	x21, x2
  417e64:	sub	w20, w0, w24
  417e68:	mov	w22, w3
  417e6c:	cmp	w20, #0x13
  417e70:	b.gt	417eb8 <ferror@plt+0x162c8>
  417e74:	add	x3, x1, w24, sxtw
  417e78:	add	x0, sp, #0x58
  417e7c:	sxtw	x1, w20
  417e80:	adrp	x2, 443000 <ferror@plt+0x41410>
  417e84:	add	x2, x2, #0x820
  417e88:	bl	401860 <snprintf@plt>
  417e8c:	mov	w2, w22
  417e90:	mov	x1, x21
  417e94:	add	x0, sp, #0x58
  417e98:	bl	401a10 <strtol@plt>
  417e9c:	mov	w20, w0
  417ea0:	mov	w0, w20
  417ea4:	ldp	x19, x20, [sp, #16]
  417ea8:	ldp	x21, x22, [sp, #32]
  417eac:	ldp	x23, x24, [sp, #48]
  417eb0:	ldp	x29, x30, [sp], #112
  417eb4:	ret
  417eb8:	stp	x25, x26, [sp, #64]
  417ebc:	cmp	w24, w0
  417ec0:	mov	x25, #0x0                   	// #0
  417ec4:	b.gt	417ef0 <ferror@plt+0x16300>
  417ec8:	sxtw	x26, w20
  417ecc:	add	x0, x26, #0x1
  417ed0:	bl	4018b0 <malloc@plt>
  417ed4:	mov	x25, x0
  417ed8:	cbz	x0, 417f50 <ferror@plt+0x16360>
  417edc:	mov	x2, x26
  417ee0:	add	x1, x23, w24, sxtw
  417ee4:	mov	x0, x25
  417ee8:	bl	401b50 <strncpy@plt>
  417eec:	strb	wzr, [x25, w20, sxtw]
  417ef0:	mov	w2, w22
  417ef4:	mov	x1, x21
  417ef8:	mov	x0, x25
  417efc:	bl	401a10 <strtol@plt>
  417f00:	mov	x20, x0
  417f04:	mov	x0, x25
  417f08:	bl	401a30 <free@plt>
  417f0c:	mov	w0, w20
  417f10:	ldp	x19, x20, [sp, #16]
  417f14:	ldp	x21, x22, [sp, #32]
  417f18:	ldp	x23, x24, [sp, #48]
  417f1c:	ldp	x25, x26, [sp, #64]
  417f20:	ldp	x29, x30, [sp], #112
  417f24:	ret
  417f28:	mov	w0, w20
  417f2c:	ldp	x19, x20, [sp, #16]
  417f30:	ldp	x23, x24, [sp, #48]
  417f34:	ldp	x29, x30, [sp], #112
  417f38:	ret
  417f3c:	mov	w20, #0x0                   	// #0
  417f40:	mov	w0, w20
  417f44:	ldp	x19, x20, [sp, #16]
  417f48:	ldp	x29, x30, [sp], #112
  417f4c:	ret
  417f50:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  417f54:	add	x1, x1, #0x6a0
  417f58:	mov	w2, #0x5                   	// #5
  417f5c:	bl	401ae0 <dcgettext@plt>
  417f60:	bl	411cf0 <ferror@plt+0x10100>
  417f64:	ldr	w24, [x19]
  417f68:	b	417edc <ferror@plt+0x162ec>
  417f6c:	nop
  417f70:	mov	x1, x0
  417f74:	mov	w0, #0x1                   	// #1
  417f78:	cbz	x1, 417f94 <ferror@plt+0x163a4>
  417f7c:	ldr	w2, [x1]
  417f80:	mov	w0, #0x1                   	// #1
  417f84:	tbnz	w2, #31, 417f94 <ferror@plt+0x163a4>
  417f88:	ldr	w0, [x1, #4]
  417f8c:	cmp	w0, w2
  417f90:	cset	w0, eq  // eq = none
  417f94:	ret
  417f98:	stp	x29, x30, [sp, #-32]!
  417f9c:	mov	x29, sp
  417fa0:	stp	x19, x20, [sp, #16]
  417fa4:	adrp	x19, 467000 <stdin@@GLIBC_2.17+0x300>
  417fa8:	add	x20, x19, #0x6c0
  417fac:	ldr	x3, [x19, #1728]
  417fb0:	ldp	x1, x0, [x20, #8]
  417fb4:	add	x2, x3, #0x1
  417fb8:	cmp	x2, x1
  417fbc:	b.cs	417fd8 <ferror@plt+0x163e8>  // b.hs, b.nlast
  417fc0:	ldr	w1, [x0, x3, lsl #2]
  417fc4:	str	w1, [x0, x2, lsl #2]
  417fc8:	str	x2, [x19, #1728]
  417fcc:	ldp	x19, x20, [sp, #16]
  417fd0:	ldp	x29, x30, [sp], #32
  417fd4:	ret
  417fd8:	add	x1, x1, #0x20
  417fdc:	str	x1, [x20, #8]
  417fe0:	lsl	x1, x1, #2
  417fe4:	bl	401950 <realloc@plt>
  417fe8:	ldr	x3, [x19, #1728]
  417fec:	str	x0, [x20, #16]
  417ff0:	add	x2, x3, #0x1
  417ff4:	ldr	w1, [x0, x3, lsl #2]
  417ff8:	str	w1, [x0, x2, lsl #2]
  417ffc:	str	x2, [x19, #1728]
  418000:	ldp	x19, x20, [sp, #16]
  418004:	ldp	x29, x30, [sp], #32
  418008:	ret
  41800c:	nop
  418010:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  418014:	ldr	x0, [x1, #1728]
  418018:	sub	x0, x0, #0x1
  41801c:	str	x0, [x1, #1728]
  418020:	ret
  418024:	nop
  418028:	stp	x29, x30, [sp, #-32]!
  41802c:	mov	x1, #0x20                  	// #32
  418030:	mov	x0, #0x80                  	// #128
  418034:	mov	x29, sp
  418038:	stp	x19, x20, [sp, #16]
  41803c:	adrp	x20, 467000 <stdin@@GLIBC_2.17+0x300>
  418040:	add	x19, x20, #0x6c0
  418044:	str	x1, [x19, #8]
  418048:	bl	4018b0 <malloc@plt>
  41804c:	str	x0, [x19, #16]
  418050:	mov	x1, x0
  418054:	cbz	x0, 41806c <ferror@plt+0x1647c>
  418058:	ldr	x0, [x20, #1728]
  41805c:	ldp	x19, x20, [sp, #16]
  418060:	str	wzr, [x1, x0, lsl #2]
  418064:	ldp	x29, x30, [sp], #32
  418068:	ret
  41806c:	mov	w2, #0x5                   	// #5
  418070:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  418074:	add	x1, x1, #0x6c8
  418078:	bl	401ae0 <dcgettext@plt>
  41807c:	mov	x1, #0x4                   	// #4
  418080:	bl	4122a8 <ferror@plt+0x106b8>
  418084:	ldr	x1, [x19, #16]
  418088:	b	418058 <ferror@plt+0x16468>
  41808c:	nop
  418090:	stp	x29, x30, [sp, #-64]!
  418094:	mov	x29, sp
  418098:	stp	x19, x20, [sp, #16]
  41809c:	mov	w19, w2
  4180a0:	ldr	w2, [x0, #32]
  4180a4:	ldr	x3, [x0, #24]
  4180a8:	str	x21, [sp, #32]
  4180ac:	cmp	w2, #0x0
  4180b0:	b.le	4180c0 <ferror@plt+0x164d0>
  4180b4:	ldr	w4, [x0, #20]
  4180b8:	cmp	w2, w4
  4180bc:	b.lt	418150 <ferror@plt+0x16560>  // b.tstop
  4180c0:	adrp	x20, 426000 <ferror@plt+0x24410>
  4180c4:	add	x20, x20, #0xba0
  4180c8:	adrp	x21, 466000 <ferror@plt+0x64410>
  4180cc:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  4180d0:	ldr	x2, [x3]
  4180d4:	add	x1, x1, #0x6e8
  4180d8:	ldr	x0, [x21, #3312]
  4180dc:	bl	401bc0 <fprintf@plt>
  4180e0:	cmn	w19, #0x2
  4180e4:	b.eq	418190 <ferror@plt+0x165a0>  // b.none
  4180e8:	cmn	w19, #0x1
  4180ec:	b.ge	418138 <ferror@plt+0x16548>  // b.tcont
  4180f0:	cmn	w19, #0x4
  4180f4:	b.eq	4181a4 <ferror@plt+0x165b4>  // b.none
  4180f8:	cmn	w19, #0x3
  4180fc:	b.ne	4181b8 <ferror@plt+0x165c8>  // b.any
  418100:	ldr	x19, [x21, #3312]
  418104:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  418108:	add	x1, x1, #0x718
  41810c:	mov	w2, #0x5                   	// #5
  418110:	mov	x0, #0x0                   	// #0
  418114:	bl	401ae0 <dcgettext@plt>
  418118:	mov	x2, x20
  41811c:	mov	x1, x0
  418120:	mov	x0, x19
  418124:	bl	401bc0 <fprintf@plt>
  418128:	ldp	x19, x20, [sp, #16]
  41812c:	ldr	x21, [sp, #32]
  418130:	ldp	x29, x30, [sp], #64
  418134:	ret
  418138:	b.ne	4181b8 <ferror@plt+0x165c8>  // b.any
  41813c:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  418140:	mov	w2, #0x5                   	// #5
  418144:	ldr	x19, [x21, #3312]
  418148:	add	x1, x1, #0x760
  41814c:	b	418110 <ferror@plt+0x16520>
  418150:	ldr	x20, [x3, w2, sxtw #3]
  418154:	cbz	w1, 4180c8 <ferror@plt+0x164d8>
  418158:	ldrsw	x0, [x0, #36]
  41815c:	adrp	x21, 466000 <ferror@plt+0x64410>
  418160:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  418164:	add	x1, x1, #0x6e8
  418168:	ldrb	w0, [x20, x0]
  41816c:	add	x20, sp, #0x38
  418170:	strb	w0, [sp, #56]
  418174:	strb	wzr, [sp, #57]
  418178:	ldr	x0, [x21, #3312]
  41817c:	ldr	x2, [x3]
  418180:	bl	401bc0 <fprintf@plt>
  418184:	cmn	w19, #0x2
  418188:	b.ne	4180e8 <ferror@plt+0x164f8>  // b.any
  41818c:	nop
  418190:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  418194:	mov	w2, #0x5                   	// #5
  418198:	ldr	x19, [x21, #3312]
  41819c:	add	x1, x1, #0x740
  4181a0:	b	418110 <ferror@plt+0x16520>
  4181a4:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  4181a8:	mov	w2, #0x5                   	// #5
  4181ac:	ldr	x19, [x21, #3312]
  4181b0:	add	x1, x1, #0x6f0
  4181b4:	b	418110 <ferror@plt+0x16520>
  4181b8:	ldr	x20, [x21, #3312]
  4181bc:	mov	w2, #0x5                   	// #5
  4181c0:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  4181c4:	mov	x0, #0x0                   	// #0
  4181c8:	add	x1, x1, #0x780
  4181cc:	bl	401ae0 <dcgettext@plt>
  4181d0:	mov	w2, w19
  4181d4:	mov	x1, x0
  4181d8:	mov	x0, x20
  4181dc:	bl	401bc0 <fprintf@plt>
  4181e0:	ldp	x19, x20, [sp, #16]
  4181e4:	ldr	x21, [sp, #32]
  4181e8:	ldp	x29, x30, [sp], #64
  4181ec:	ret
  4181f0:	stp	x29, x30, [sp, #-96]!
  4181f4:	mov	x29, sp
  4181f8:	stp	x19, x20, [sp, #16]
  4181fc:	mov	x20, x0
  418200:	mov	w19, w3
  418204:	mov	x0, #0x30                  	// #48
  418208:	stp	x21, x22, [sp, #32]
  41820c:	mov	w22, w1
  418210:	mov	x21, x2
  418214:	stp	x23, x24, [sp, #48]
  418218:	bl	4018b0 <malloc@plt>
  41821c:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  418220:	and	w4, w19, #0x1
  418224:	mov	x23, x0
  418228:	mov	x24, x20
  41822c:	ldr	d0, [x1, #1984]
  418230:	mov	x3, x20
  418234:	mov	x19, #0x0                   	// #0
  418238:	str	x20, [x0]
  41823c:	stp	wzr, w22, [x0, #16]
  418240:	str	x21, [x0, #24]
  418244:	str	d0, [x0, #32]
  418248:	strb	w4, [x0, #40]
  41824c:	sturh	wzr, [x0, #41]
  418250:	b	418260 <ferror@plt+0x16670>
  418254:	add	x19, x19, #0x1
  418258:	add	x3, x3, #0x18
  41825c:	str	w1, [x23, #16]
  418260:	ldr	x0, [x3]
  418264:	add	w1, w19, #0x1
  418268:	cbnz	x0, 418254 <ferror@plt+0x16664>
  41826c:	ldr	w0, [x3, #8]
  418270:	cbnz	w0, 418254 <ferror@plt+0x16664>
  418274:	ldr	x0, [x3, #16]
  418278:	cbnz	x0, 418254 <ferror@plt+0x16664>
  41827c:	add	x0, x19, x19, lsl #1
  418280:	lsl	x0, x0, #2
  418284:	bl	4018b0 <malloc@plt>
  418288:	str	x0, [x23, #8]
  41828c:	cbz	w19, 41837c <ferror@plt+0x1678c>
  418290:	add	x21, x0, #0xc
  418294:	sub	w19, w19, #0x1
  418298:	stp	x27, x28, [sp, #80]
  41829c:	mov	x27, x0
  4182a0:	mov	w0, #0xc                   	// #12
  4182a4:	stp	x25, x26, [sp, #64]
  4182a8:	mov	w25, #0x1                   	// #1
  4182ac:	umaddl	x21, w19, w0, x21
  4182b0:	ldr	x0, [x24]
  4182b4:	str	w25, [x27]
  4182b8:	ldrb	w1, [x0]
  4182bc:	cmp	w1, #0x2d
  4182c0:	b.eq	4183a0 <ferror@plt+0x167b0>  // b.none
  4182c4:	add	x22, x0, #0x1
  4182c8:	mov	w1, #0x1                   	// #1
  4182cc:	mov	w20, #0x1                   	// #1
  4182d0:	strb	w1, [x23, #42]
  4182d4:	bl	401790 <strlen@plt>
  4182d8:	stp	wzr, w0, [x27, #4]
  4182dc:	add	x28, x22, #0x1
  4182e0:	ldrb	w19, [x22, #1]
  4182e4:	cbz	w19, 418394 <ferror@plt+0x167a4>
  4182e8:	mov	w26, #0x0                   	// #0
  4182ec:	b	4182f8 <ferror@plt+0x16708>
  4182f0:	ldrb	w19, [x28, #1]!
  4182f4:	cbz	w19, 41835c <ferror@plt+0x1676c>
  4182f8:	cmp	w19, #0x3d
  4182fc:	b.eq	418318 <ferror@plt+0x16728>  // b.none
  418300:	bl	401a00 <__ctype_b_loc@plt>
  418304:	ldr	x0, [x0]
  418308:	ubfiz	x1, x19, #1, #8
  41830c:	ldrh	w0, [x0, x1]
  418310:	tbnz	w0, #13, 418318 <ferror@plt+0x16728>
  418314:	tbnz	w20, #3, 418338 <ferror@plt+0x16748>
  418318:	and	w20, w20, #0xfffffffe
  41831c:	sub	x0, x28, x22
  418320:	orr	w20, w20, #0x2
  418324:	cbnz	w26, 418330 <ferror@plt+0x16740>
  418328:	mov	w26, w0
  41832c:	str	w0, [x27, #4]
  418330:	str	w20, [x27]
  418334:	ldrb	w19, [x28]
  418338:	cmp	w19, #0x5b
  41833c:	b.ne	4182f0 <ferror@plt+0x16700>  // b.any
  418340:	cbnz	w26, 418350 <ferror@plt+0x16760>
  418344:	sub	x3, x28, x22
  418348:	str	w3, [x27, #4]
  41834c:	mov	w26, w3
  418350:	and	w20, w20, #0xfffffffc
  418354:	orr	w20, w20, #0x4
  418358:	str	w20, [x27]
  41835c:	sub	w22, w28, w22
  418360:	cbz	w26, 418398 <ferror@plt+0x167a8>
  418364:	add	x27, x27, #0xc
  418368:	add	x24, x24, #0x18
  41836c:	cmp	x21, x27
  418370:	b.ne	4182b0 <ferror@plt+0x166c0>  // b.any
  418374:	ldp	x25, x26, [sp, #64]
  418378:	ldp	x27, x28, [sp, #80]
  41837c:	mov	x0, x23
  418380:	ldp	x19, x20, [sp, #16]
  418384:	ldp	x21, x22, [sp, #32]
  418388:	ldp	x23, x24, [sp, #48]
  41838c:	ldp	x29, x30, [sp], #96
  418390:	ret
  418394:	mov	w22, #0x1                   	// #1
  418398:	str	w22, [x27, #4]
  41839c:	b	418364 <ferror@plt+0x16774>
  4183a0:	ldrb	w1, [x0, #1]
  4183a4:	cmp	w1, #0x2d
  4183a8:	b.ne	4182c4 <ferror@plt+0x166d4>  // b.any
  4183ac:	mov	w20, #0x9                   	// #9
  4183b0:	add	x22, x0, #0x2
  4183b4:	str	w20, [x27]
  4183b8:	strb	w25, [x23, #41]
  4183bc:	b	4182d4 <ferror@plt+0x166e4>
  4183c0:	stp	x29, x30, [sp, #-160]!
  4183c4:	mov	x29, sp
  4183c8:	stp	x19, x20, [sp, #16]
  4183cc:	mov	x19, x1
  4183d0:	stp	x21, x22, [sp, #32]
  4183d4:	stp	x23, x24, [sp, #48]
  4183d8:	mov	x23, x0
  4183dc:	stp	x25, x26, [sp, #64]
  4183e0:	stp	x27, x28, [sp, #80]
  4183e4:	str	xzr, [sp, #152]
  4183e8:	cbz	x2, 418b04 <ferror@plt+0x16f14>
  4183ec:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4183f0:	mov	x0, x19
  4183f4:	add	x1, x1, #0x120
  4183f8:	bl	401bc0 <fprintf@plt>
  4183fc:	mov	x1, x19
  418400:	mov	w0, #0xa                   	// #10
  418404:	bl	401820 <fputc@plt>
  418408:	ldr	w20, [x23, #16]
  41840c:	mov	w28, #0x18                  	// #24
  418410:	str	w20, [sp, #112]
  418414:	smull	x0, w20, w28
  418418:	bl	4018b0 <malloc@plt>
  41841c:	str	x0, [sp, #136]
  418420:	cmp	w20, #0x0
  418424:	b.le	418b80 <ferror@plt+0x16f90>
  418428:	mov	x25, x0
  41842c:	mov	x20, #0x0                   	// #0
  418430:	mov	x21, #0x0                   	// #0
  418434:	mov	w22, #0x0                   	// #0
  418438:	b	418458 <ferror@plt+0x16868>
  41843c:	ldr	w0, [sp, #112]
  418440:	mov	x21, x25
  418444:	str	x25, [sp, #152]
  418448:	add	x20, x20, #0xc
  41844c:	add	x25, x25, #0x18
  418450:	cmp	w0, w22
  418454:	b.eq	41852c <ferror@plt+0x1693c>  // b.none
  418458:	mov	w0, w22
  41845c:	str	w0, [x25]
  418460:	stp	xzr, xzr, [x25, #8]
  418464:	add	w22, w22, #0x1
  418468:	lsl	x6, x20, #1
  41846c:	cbz	x21, 41843c <ferror@plt+0x1684c>
  418470:	ldr	x24, [x23]
  418474:	add	x26, sp, #0x98
  418478:	mov	x3, #0x0                   	// #0
  41847c:	add	x6, x24, x6
  418480:	ldr	w27, [x6, #8]
  418484:	b	418494 <ferror@plt+0x168a4>
  418488:	add	x26, x21, #0x8
  41848c:	ldr	x21, [x21, #8]
  418490:	cbz	x21, 418504 <ferror@plt+0x16914>
  418494:	ldr	w0, [x21]
  418498:	smull	x1, w0, w28
  41849c:	add	x2, x24, x1
  4184a0:	ldr	w2, [x2, #8]
  4184a4:	cmp	w27, w2
  4184a8:	b.eq	418718 <ferror@plt+0x16b28>  // b.none
  4184ac:	cbnz	x3, 418488 <ferror@plt+0x16898>
  4184b0:	mov	w2, #0xc                   	// #12
  4184b4:	str	x6, [sp, #104]
  4184b8:	ldr	x3, [x24, x1]
  4184bc:	smull	x0, w0, w2
  4184c0:	ldr	x2, [x23, #8]
  4184c4:	ldr	w0, [x2, x0]
  4184c8:	ldr	w1, [x2, x20]
  4184cc:	ldr	x2, [x6]
  4184d0:	ubfx	x0, x0, #3, #1
  4184d4:	ubfx	x1, x1, #3, #1
  4184d8:	add	x0, x0, #0x1
  4184dc:	add	x1, x1, #0x1
  4184e0:	add	x0, x3, x0
  4184e4:	add	x1, x2, x1
  4184e8:	bl	401940 <strcasecmp@plt>
  4184ec:	cmp	w0, #0x0
  4184f0:	csel	x3, xzr, x26, le
  4184f4:	add	x26, x21, #0x8
  4184f8:	ldr	x21, [x21, #8]
  4184fc:	ldr	x6, [sp, #104]
  418500:	cbnz	x21, 418494 <ferror@plt+0x168a4>
  418504:	cbz	x3, 418bac <ferror@plt+0x16fbc>
  418508:	ldr	x0, [x3]
  41850c:	str	x0, [x25, #8]
  418510:	ldr	w0, [sp, #112]
  418514:	add	x20, x20, #0xc
  418518:	str	x25, [x3]
  41851c:	add	x25, x25, #0x18
  418520:	cmp	w0, w22
  418524:	ldr	x21, [sp, #152]
  418528:	b.ne	418458 <ferror@plt+0x16868>  // b.any
  41852c:	cbz	x21, 418b80 <ferror@plt+0x16f90>
  418530:	ldp	x24, x26, [x23]
  418534:	mov	x28, x21
  418538:	mov	w20, #0x0                   	// #0
  41853c:	mov	w27, #0xc                   	// #12
  418540:	mov	w22, #0x18                  	// #24
  418544:	str	wzr, [sp, #104]
  418548:	ldr	w7, [x28]
  41854c:	ldr	x1, [x28, #16]
  418550:	smull	x0, w7, w27
  418554:	add	x8, x26, x0
  418558:	ldr	w0, [x26, x0]
  41855c:	and	w5, w0, #0x8
  418560:	tbnz	w0, #3, 418a64 <ferror@plt+0x16e74>
  418564:	ldr	w3, [x8, #8]
  418568:	mov	w4, #0x1                   	// #1
  41856c:	cbz	x1, 418608 <ferror@plt+0x16a18>
  418570:	mov	x2, x1
  418574:	nop
  418578:	ldr	w0, [x2]
  41857c:	smull	x0, w0, w27
  418580:	add	x6, x26, x0
  418584:	ldr	w0, [x26, x0]
  418588:	tbnz	w0, #3, 4185a4 <ferror@plt+0x169b4>
  41858c:	ldr	w0, [x6, #8]
  418590:	cmp	w4, #0x0
  418594:	add	w4, w4, #0x1
  418598:	add	w6, w0, #0x2
  41859c:	csel	w0, w6, w0, ne  // ne = any
  4185a0:	add	w3, w3, w0
  4185a4:	ldr	x2, [x2, #8]
  4185a8:	cbnz	x2, 418578 <ferror@plt+0x16988>
  4185ac:	cbz	w5, 4185d0 <ferror@plt+0x169e0>
  4185b0:	ldr	w0, [x8, #8]
  4185b4:	cmp	w4, #0x0
  4185b8:	mov	w5, #0x1                   	// #1
  4185bc:	add	w2, w0, #0x2
  4185c0:	add	w0, w3, w0
  4185c4:	add	w3, w3, w2
  4185c8:	csel	w3, w3, w0, ne  // ne = any
  4185cc:	nop
  4185d0:	ldr	w0, [x1]
  4185d4:	orr	w2, w4, w5
  4185d8:	smull	x0, w0, w27
  4185dc:	add	x6, x26, x0
  4185e0:	ldr	w0, [x26, x0]
  4185e4:	tbz	w0, #3, 418600 <ferror@plt+0x16a10>
  4185e8:	ldr	w0, [x6, #8]
  4185ec:	cmp	w2, #0x0
  4185f0:	add	w5, w5, #0x1
  4185f4:	add	w2, w0, #0x2
  4185f8:	csel	w0, w2, w0, ne  // ne = any
  4185fc:	add	w3, w3, w0
  418600:	ldr	x1, [x1, #8]
  418604:	cbnz	x1, 4185d0 <ferror@plt+0x169e0>
  418608:	ldr	w0, [sp, #104]
  41860c:	smaddl	x7, w7, w22, x24
  418610:	cmp	w0, w3
  418614:	csel	w0, w0, w3, ge  // ge = tcont
  418618:	str	w0, [sp, #104]
  41861c:	ldr	x0, [x7, #16]
  418620:	cbz	x0, 418a80 <ferror@plt+0x16e90>
  418624:	bl	401790 <strlen@plt>
  418628:	cmp	w20, w0
  41862c:	ldr	x28, [x28, #8]
  418630:	csel	w20, w20, w0, ge  // ge = tcont
  418634:	cbnz	x28, 418548 <ferror@plt+0x16958>
  418638:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  41863c:	add	x0, x0, #0x7b0
  418640:	bl	401b90 <getenv@plt>
  418644:	ldr	w2, [sp, #104]
  418648:	add	w1, w20, w2
  41864c:	add	w22, w1, #0x4
  418650:	add	w1, w2, #0x4
  418654:	str	w1, [sp, #132]
  418658:	mov	w1, #0x4f                  	// #79
  41865c:	cbz	x0, 418670 <ferror@plt+0x16a80>
  418660:	mov	x1, #0x0                   	// #0
  418664:	mov	w2, #0xa                   	// #10
  418668:	bl	401a10 <strtol@plt>
  41866c:	sub	w1, w0, #0x1
  418670:	cmp	w1, w22
  418674:	b.ge	41868c <ferror@plt+0x16a9c>  // b.tcont
  418678:	ldr	w0, [sp, #132]
  41867c:	sub	w20, w1, w0
  418680:	mov	w0, #0x7fffffff            	// #2147483647
  418684:	cmp	w20, #0xd
  418688:	csel	w20, w20, w0, gt
  41868c:	mov	w0, #0x1                   	// #1
  418690:	adrp	x27, 443000 <ferror@plt+0x41410>
  418694:	str	w0, [sp, #128]
  418698:	add	x0, x27, #0x820
  41869c:	str	x0, [sp, #120]
  4186a0:	cbz	x21, 41874c <ferror@plt+0x16b5c>
  4186a4:	mov	x24, x21
  4186a8:	ldr	x2, [x23, #8]
  4186ac:	ldr	x0, [x24, #16]
  4186b0:	cbz	x0, 418724 <ferror@plt+0x16b34>
  4186b4:	mov	w3, #0xc                   	// #12
  4186b8:	b	4186c4 <ferror@plt+0x16ad4>
  4186bc:	ldr	x0, [x0, #8]
  4186c0:	cbz	x0, 418724 <ferror@plt+0x16b34>
  4186c4:	ldr	w1, [x0]
  4186c8:	smull	x1, w1, w3
  4186cc:	ldr	w1, [x2, x1]
  4186d0:	tbnz	w1, #3, 4186bc <ferror@plt+0x16acc>
  4186d4:	mov	w0, #0x1                   	// #1
  4186d8:	cmp	w0, #0x0
  4186dc:	ldr	w0, [sp, #128]
  4186e0:	ccmp	w0, #0x2, #0x0, ne  // ne = any
  4186e4:	b.ne	418764 <ferror@plt+0x16b74>  // b.any
  4186e8:	ldr	x24, [x24, #8]
  4186ec:	cbnz	x24, 4186ac <ferror@plt+0x16abc>
  4186f0:	ldr	x0, [sp, #136]
  4186f4:	bl	401a30 <free@plt>
  4186f8:	mov	w0, #0x0                   	// #0
  4186fc:	ldp	x19, x20, [sp, #16]
  418700:	ldp	x21, x22, [sp, #32]
  418704:	ldp	x23, x24, [sp, #48]
  418708:	ldp	x25, x26, [sp, #64]
  41870c:	ldp	x27, x28, [sp, #80]
  418710:	ldp	x29, x30, [sp], #160
  418714:	ret
  418718:	add	x3, x21, #0x10
  41871c:	ldr	x0, [x21, #16]
  418720:	b	41850c <ferror@plt+0x1691c>
  418724:	ldr	w0, [x24]
  418728:	mov	w1, #0xc                   	// #12
  41872c:	smull	x0, w0, w1
  418730:	ldr	w1, [sp, #128]
  418734:	ldr	w0, [x2, x0]
  418738:	ands	w0, w0, #0x8
  41873c:	ccmp	w1, #0x1, #0x0, ne  // ne = any
  418740:	b.ne	418a74 <ferror@plt+0x16e84>  // b.any
  418744:	ldr	x24, [x24, #8]
  418748:	cbnz	x24, 4186a8 <ferror@plt+0x16ab8>
  41874c:	ldr	w0, [sp, #128]
  418750:	cmp	w0, #0x2
  418754:	b.eq	4186f0 <ferror@plt+0x16b00>  // b.none
  418758:	mov	w0, #0x2                   	// #2
  41875c:	str	w0, [sp, #128]
  418760:	b	4186a0 <ferror@plt+0x16ab0>
  418764:	mov	x1, x19
  418768:	mov	w0, #0x20                  	// #32
  41876c:	bl	401820 <fputc@plt>
  418770:	mov	x1, x19
  418774:	mov	w0, #0x20                  	// #32
  418778:	bl	401820 <fputc@plt>
  41877c:	ldr	w2, [x24]
  418780:	mov	w0, #0xc                   	// #12
  418784:	ldr	x1, [x23, #8]
  418788:	smull	x0, w2, w0
  41878c:	ldr	w0, [x1, x0]
  418790:	tbz	w0, #3, 418a8c <ferror@plt+0x16e9c>
  418794:	mov	w0, #0x1                   	// #1
  418798:	mov	w28, #0x2                   	// #2
  41879c:	mov	w25, #0x0                   	// #0
  4187a0:	ldr	x26, [x24, #16]
  4187a4:	cbz	x26, 4188c8 <ferror@plt+0x16cd8>
  4187a8:	mov	w22, #0xc                   	// #12
  4187ac:	b	4187dc <ferror@plt+0x16bec>
  4187b0:	ldr	x6, [x23]
  4187b4:	add	x2, x2, x2, lsl #1
  4187b8:	ldr	x1, [sp, #120]
  4187bc:	mov	x0, x19
  4187c0:	ldr	x2, [x6, x2, lsl #3]
  4187c4:	mov	w25, w27
  4187c8:	bl	401bc0 <fprintf@plt>
  4187cc:	add	w28, w28, w0
  4187d0:	ldr	x1, [x23, #8]
  4187d4:	ldr	x26, [x26, #8]
  4187d8:	cbz	x26, 418814 <ferror@plt+0x16c24>
  4187dc:	ldr	w0, [x26]
  4187e0:	add	w27, w25, #0x1
  4187e4:	sxtw	x2, w0
  4187e8:	smull	x0, w0, w22
  4187ec:	ldr	w0, [x1, x0]
  4187f0:	tbnz	w0, #3, 4187d4 <ferror@plt+0x16be4>
  4187f4:	cbz	w25, 4187b0 <ferror@plt+0x16bc0>
  4187f8:	adrp	x0, 427000 <ferror@plt+0x25410>
  4187fc:	add	x1, x0, #0x648
  418800:	mov	x0, x19
  418804:	bl	401bc0 <fprintf@plt>
  418808:	ldrsw	x2, [x26]
  41880c:	add	w28, w28, w0
  418810:	b	4187b0 <ferror@plt+0x16bc0>
  418814:	ldr	w0, [x24]
  418818:	mov	w5, #0xc                   	// #12
  41881c:	sxtw	x2, w0
  418820:	smull	x0, w0, w5
  418824:	ldr	w0, [x1, x0]
  418828:	tbz	w0, #3, 418854 <ferror@plt+0x16c64>
  41882c:	mov	w1, w25
  418830:	add	w25, w25, #0x1
  418834:	cbnz	w1, 418adc <ferror@plt+0x16eec>
  418838:	ldr	x5, [x23]
  41883c:	add	x2, x2, x2, lsl #1
  418840:	ldr	x1, [sp, #120]
  418844:	mov	x0, x19
  418848:	ldr	x2, [x5, x2, lsl #3]
  41884c:	bl	401bc0 <fprintf@plt>
  418850:	add	w28, w28, w0
  418854:	ldr	x26, [x24, #16]
  418858:	cbz	x26, 4188e0 <ferror@plt+0x16cf0>
  41885c:	mov	w22, #0xc                   	// #12
  418860:	b	41888c <ferror@plt+0x16c9c>
  418864:	ldr	x6, [x23]
  418868:	add	x2, x2, x2, lsl #1
  41886c:	ldr	x1, [sp, #120]
  418870:	mov	x0, x19
  418874:	ldr	x2, [x6, x2, lsl #3]
  418878:	mov	w25, w27
  41887c:	bl	401bc0 <fprintf@plt>
  418880:	add	w28, w28, w0
  418884:	ldr	x26, [x26, #8]
  418888:	cbz	x26, 4188e0 <ferror@plt+0x16cf0>
  41888c:	ldr	w0, [x26]
  418890:	add	w27, w25, #0x1
  418894:	ldr	x1, [x23, #8]
  418898:	sxtw	x2, w0
  41889c:	smull	x0, w0, w22
  4188a0:	ldr	w0, [x1, x0]
  4188a4:	tbz	w0, #3, 418884 <ferror@plt+0x16c94>
  4188a8:	cbz	w25, 418864 <ferror@plt+0x16c74>
  4188ac:	adrp	x0, 427000 <ferror@plt+0x25410>
  4188b0:	add	x1, x0, #0x648
  4188b4:	mov	x0, x19
  4188b8:	bl	401bc0 <fprintf@plt>
  4188bc:	ldrsw	x2, [x26]
  4188c0:	add	w28, w28, w0
  4188c4:	b	418864 <ferror@plt+0x16c74>
  4188c8:	ldr	w5, [x24]
  4188cc:	mov	w6, #0xc                   	// #12
  4188d0:	sxtw	x2, w5
  4188d4:	smull	x5, w5, w6
  4188d8:	ldr	w1, [x1, x5]
  4188dc:	tbnz	w1, #3, 418af8 <ferror@plt+0x16f08>
  4188e0:	ldr	w0, [sp, #132]
  4188e4:	sub	w3, w0, w28
  4188e8:	cmp	w3, #0x0
  4188ec:	sub	w22, w3, #0x1
  4188f0:	b.le	418910 <ferror@plt+0x16d20>
  4188f4:	nop
  4188f8:	sub	w22, w22, #0x1
  4188fc:	mov	x1, x19
  418900:	mov	w0, #0x20                  	// #32
  418904:	bl	401820 <fputc@plt>
  418908:	cmn	w22, #0x1
  41890c:	b.ne	4188f8 <ferror@plt+0x16d08>  // b.any
  418910:	ldr	w0, [x24]
  418914:	mov	w2, #0x18                  	// #24
  418918:	ldr	x1, [x23]
  41891c:	adrp	x26, 42c000 <ferror@plt+0x2a410>
  418920:	add	x3, x26, #0x7b8
  418924:	str	x3, [sp, #112]
  418928:	smaddl	x0, w0, w2, x1
  41892c:	ldr	x22, [x0, #16]
  418930:	cbz	x22, 418abc <ferror@plt+0x16ecc>
  418934:	nop
  418938:	ldrb	w26, [x22]
  41893c:	cbz	w26, 4189d8 <ferror@plt+0x16de8>
  418940:	mov	x28, x22
  418944:	mov	x27, #0x0                   	// #0
  418948:	mov	w25, #0x0                   	// #0
  41894c:	cbnz	w20, 418988 <ferror@plt+0x16d98>
  418950:	b	418a3c <ferror@plt+0x16e4c>
  418954:	bl	401a00 <__ctype_b_loc@plt>
  418958:	add	w25, w25, #0x1
  41895c:	ldr	x0, [x0]
  418960:	ubfiz	x3, x26, #1, #8
  418964:	cmp	w26, #0x2d
  418968:	ldrh	w0, [x0, x3]
  41896c:	and	w0, w0, #0x2000
  418970:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  418974:	csel	x27, x27, x28, eq  // eq = none
  418978:	ldrb	w26, [x28, #1]!
  41897c:	cmp	w20, w25
  418980:	cbz	w26, 4189d8 <ferror@plt+0x16de8>
  418984:	b.eq	4189f0 <ferror@plt+0x16e00>  // b.none
  418988:	cmp	w26, #0xa
  41898c:	b.ne	418954 <ferror@plt+0x16d64>  // b.any
  418990:	ldr	x1, [sp, #112]
  418994:	mov	x3, x22
  418998:	ldr	w0, [sp, #104]
  41899c:	mov	w2, w25
  4189a0:	add	w26, w0, #0x3
  4189a4:	mov	x0, x19
  4189a8:	bl	401bc0 <fprintf@plt>
  4189ac:	nop
  4189b0:	sub	w26, w26, #0x1
  4189b4:	mov	x1, x19
  4189b8:	mov	w0, #0x20                  	// #32
  4189bc:	bl	401820 <fputc@plt>
  4189c0:	cmn	w26, #0x1
  4189c4:	b.ne	4189b0 <ferror@plt+0x16dc0>  // b.any
  4189c8:	ldrb	w26, [x28, #1]
  4189cc:	add	x22, x28, #0x1
  4189d0:	cbnz	w26, 418940 <ferror@plt+0x16d50>
  4189d4:	nop
  4189d8:	mov	x2, x22
  4189dc:	mov	x0, x19
  4189e0:	adrp	x1, 42b000 <ferror@plt+0x29410>
  4189e4:	add	x1, x1, #0x120
  4189e8:	bl	401bc0 <fprintf@plt>
  4189ec:	b	418744 <ferror@plt+0x16b54>
  4189f0:	cmp	w26, #0xa
  4189f4:	b.eq	418990 <ferror@plt+0x16da0>  // b.none
  4189f8:	cbz	x27, 418a48 <ferror@plt+0x16e58>
  4189fc:	ldr	x1, [sp, #112]
  418a00:	mov	x3, x22
  418a04:	sub	w2, w27, w22
  418a08:	mov	x0, x19
  418a0c:	add	x22, x27, #0x1
  418a10:	bl	401bc0 <fprintf@plt>
  418a14:	ldr	w0, [sp, #104]
  418a18:	add	w25, w0, #0x3
  418a1c:	nop
  418a20:	sub	w25, w25, #0x1
  418a24:	mov	x1, x19
  418a28:	mov	w0, #0x20                  	// #32
  418a2c:	bl	401820 <fputc@plt>
  418a30:	cmn	w25, #0x1
  418a34:	b.ne	418a20 <ferror@plt+0x16e30>  // b.any
  418a38:	b	418938 <ferror@plt+0x16d48>
  418a3c:	mov	w25, w20
  418a40:	cmp	w26, #0xa
  418a44:	b.eq	418990 <ferror@plt+0x16da0>  // b.none
  418a48:	ldr	x1, [sp, #112]
  418a4c:	mov	x3, x22
  418a50:	mov	w2, w25
  418a54:	add	x22, x28, #0x1
  418a58:	mov	x0, x19
  418a5c:	bl	401bc0 <fprintf@plt>
  418a60:	b	418a14 <ferror@plt+0x16e24>
  418a64:	cbz	x1, 418b44 <ferror@plt+0x16f54>
  418a68:	mov	w4, #0x0                   	// #0
  418a6c:	mov	w3, #0x0                   	// #0
  418a70:	b	418570 <ferror@plt+0x16980>
  418a74:	cmp	w0, #0x0
  418a78:	cset	w0, eq  // eq = none
  418a7c:	b	4186d8 <ferror@plt+0x16ae8>
  418a80:	ldr	x28, [x28, #8]
  418a84:	cbnz	x28, 418548 <ferror@plt+0x16958>
  418a88:	b	418638 <ferror@plt+0x16a48>
  418a8c:	mov	w0, #0x18                  	// #24
  418a90:	mov	w25, #0x1                   	// #1
  418a94:	ldr	x3, [x23]
  418a98:	smull	x2, w2, w0
  418a9c:	ldr	x1, [sp, #120]
  418aa0:	mov	x0, x19
  418aa4:	ldr	x2, [x3, x2]
  418aa8:	bl	401bc0 <fprintf@plt>
  418aac:	add	w28, w0, #0x2
  418ab0:	mov	w0, #0x2                   	// #2
  418ab4:	ldr	x1, [x23, #8]
  418ab8:	b	4187a0 <ferror@plt+0x16bb0>
  418abc:	adrp	x22, 426000 <ferror@plt+0x24410>
  418ac0:	add	x22, x22, #0xba0
  418ac4:	mov	x2, x22
  418ac8:	mov	x0, x19
  418acc:	adrp	x1, 42b000 <ferror@plt+0x29410>
  418ad0:	add	x1, x1, #0x120
  418ad4:	bl	401bc0 <fprintf@plt>
  418ad8:	b	418744 <ferror@plt+0x16b54>
  418adc:	adrp	x0, 427000 <ferror@plt+0x25410>
  418ae0:	add	x1, x0, #0x648
  418ae4:	mov	x0, x19
  418ae8:	bl	401bc0 <fprintf@plt>
  418aec:	ldrsw	x2, [x24]
  418af0:	add	w28, w28, w0
  418af4:	b	418838 <ferror@plt+0x16c48>
  418af8:	mov	w1, w25
  418afc:	mov	w25, w0
  418b00:	b	418834 <ferror@plt+0x16c44>
  418b04:	ldr	x0, [x0, #24]
  418b08:	ldr	x21, [x0]
  418b0c:	mov	x0, x21
  418b10:	bl	401790 <strlen@plt>
  418b14:	add	x20, x21, x0
  418b18:	cmp	x21, x20
  418b1c:	b.ne	418b30 <ferror@plt+0x16f40>  // b.any
  418b20:	b	418b4c <ferror@plt+0x16f5c>
  418b24:	sub	x20, x20, #0x1
  418b28:	cmp	x21, x20
  418b2c:	b.eq	418b4c <ferror@plt+0x16f5c>  // b.none
  418b30:	ldrb	w0, [x20]
  418b34:	cmp	w0, #0x2f
  418b38:	b.ne	418b24 <ferror@plt+0x16f34>  // b.any
  418b3c:	add	x20, x20, #0x1
  418b40:	b	418b58 <ferror@plt+0x16f68>
  418b44:	ldr	w3, [x8, #8]
  418b48:	b	418608 <ferror@plt+0x16a18>
  418b4c:	ldrb	w0, [x20]
  418b50:	cmp	w0, #0x2f
  418b54:	b.eq	418b3c <ferror@plt+0x16f4c>  // b.none
  418b58:	mov	w2, #0x5                   	// #5
  418b5c:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  418b60:	mov	x0, #0x0                   	// #0
  418b64:	add	x1, x1, #0x798
  418b68:	bl	401ae0 <dcgettext@plt>
  418b6c:	mov	x1, x0
  418b70:	mov	x2, x20
  418b74:	mov	x0, x19
  418b78:	bl	401bc0 <fprintf@plt>
  418b7c:	b	4183fc <ferror@plt+0x1680c>
  418b80:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  418b84:	add	x0, x0, #0x7b0
  418b88:	bl	401b90 <getenv@plt>
  418b8c:	cbz	x0, 418bb8 <ferror@plt+0x16fc8>
  418b90:	mov	w1, #0x4                   	// #4
  418b94:	mov	w20, #0x0                   	// #0
  418b98:	mov	w22, w1
  418b9c:	mov	x21, #0x0                   	// #0
  418ba0:	str	wzr, [sp, #104]
  418ba4:	str	w1, [sp, #132]
  418ba8:	b	418660 <ferror@plt+0x16a70>
  418bac:	mov	x3, x26
  418bb0:	mov	x0, #0x0                   	// #0
  418bb4:	b	41850c <ferror@plt+0x1691c>
  418bb8:	mov	w0, #0x4                   	// #4
  418bbc:	mov	x21, #0x0                   	// #0
  418bc0:	mov	w20, #0x0                   	// #0
  418bc4:	str	wzr, [sp, #104]
  418bc8:	str	w0, [sp, #132]
  418bcc:	b	41868c <ferror@plt+0x16a9c>
  418bd0:	stp	x29, x30, [sp, #-176]!
  418bd4:	mov	x29, sp
  418bd8:	stp	x19, x20, [sp, #16]
  418bdc:	mov	x19, x0
  418be0:	stp	x21, x22, [sp, #32]
  418be4:	mov	x21, x1
  418be8:	stp	x27, x28, [sp, #80]
  418bec:	cbz	x1, 418bf4 <ferror@plt+0x17004>
  418bf0:	str	xzr, [x1]
  418bf4:	ldr	w20, [x19, #32]
  418bf8:	cbz	x2, 418c04 <ferror@plt+0x17014>
  418bfc:	str	w20, [x2]
  418c00:	ldr	w20, [x19, #32]
  418c04:	ldr	w28, [x19, #20]
  418c08:	cmp	w28, w20
  418c0c:	b.le	418cc0 <ferror@plt+0x170d0>
  418c10:	stp	x25, x26, [sp, #64]
  418c14:	sbfiz	x0, x20, #3, #32
  418c18:	ldr	w27, [x19, #36]
  418c1c:	ldr	x26, [x19, #24]
  418c20:	str	x0, [sp, #128]
  418c24:	sxtw	x0, w27
  418c28:	ldr	x1, [x26, w20, sxtw #3]
  418c2c:	adds	x25, x1, x0
  418c30:	b.eq	418cf8 <ferror@plt+0x17108>  // b.none
  418c34:	cbz	w27, 418cdc <ferror@plt+0x170ec>
  418c38:	ldr	w7, [x19, #16]
  418c3c:	cmp	w7, #0x0
  418c40:	b.le	419018 <ferror@plt+0x17428>
  418c44:	ldp	x11, x8, [x19]
  418c48:	mov	w12, #0xffffffff            	// #-1
  418c4c:	mov	w1, #0x0                   	// #0
  418c50:	mov	w0, #0x0                   	// #0
  418c54:	stp	x23, x24, [sp, #48]
  418c58:	mov	x4, x11
  418c5c:	mov	x2, x8
  418c60:	ldr	w5, [x2]
  418c64:	add	x2, x2, #0xc
  418c68:	tbnz	w5, #3, 418c88 <ferror@plt+0x17098>
  418c6c:	ldr	x6, [x4]
  418c70:	ldrb	w5, [x25]
  418c74:	ldrb	w6, [x6, #1]
  418c78:	cmp	w6, w5
  418c7c:	b.ne	418c88 <ferror@plt+0x17098>  // b.any
  418c80:	add	w1, w1, #0x1
  418c84:	mov	w12, w0
  418c88:	add	w0, w0, #0x1
  418c8c:	add	x4, x4, #0x18
  418c90:	cmp	w7, w0
  418c94:	b.ne	418c60 <ferror@plt+0x17070>  // b.any
  418c98:	cbz	w1, 418dec <ferror@plt+0x171fc>
  418c9c:	cmp	w1, #0x1
  418ca0:	b.eq	418d00 <ferror@plt+0x17110>  // b.none
  418ca4:	mov	w27, #0xfffffffe            	// #-2
  418ca8:	ldp	x23, x24, [sp, #48]
  418cac:	b	418df4 <ferror@plt+0x17204>
  418cb0:	tbnz	w25, #2, 418fc0 <ferror@plt+0x173d0>
  418cb4:	ldp	x23, x24, [sp, #48]
  418cb8:	ldp	x25, x26, [sp, #64]
  418cbc:	nop
  418cc0:	mov	w27, #0x0                   	// #0
  418cc4:	mov	w0, w27
  418cc8:	ldp	x19, x20, [sp, #16]
  418ccc:	ldp	x21, x22, [sp, #32]
  418cd0:	ldp	x27, x28, [sp, #80]
  418cd4:	ldp	x29, x30, [sp], #176
  418cd8:	ret
  418cdc:	ldrb	w0, [x1, x0]
  418ce0:	cmp	w0, #0x2d
  418ce4:	b.ne	418cf8 <ferror@plt+0x17108>  // b.any
  418ce8:	ldrb	w0, [x25, #1]
  418cec:	cmp	w0, #0x2d
  418cf0:	b.eq	418e60 <ferror@plt+0x17270>  // b.none
  418cf4:	cbnz	w0, 418e44 <ferror@plt+0x17254>
  418cf8:	ldp	x25, x26, [sp, #64]
  418cfc:	b	418cc0 <ferror@plt+0x170d0>
  418d00:	mov	w0, #0xc                   	// #12
  418d04:	ldrb	w2, [x25, #1]!
  418d08:	mov	w4, #0x18                  	// #24
  418d0c:	smull	x0, w12, w0
  418d10:	cmp	w2, #0x0
  418d14:	csel	x2, x25, xzr, ne  // ne = any
  418d18:	smaddl	x24, w12, w4, x11
  418d1c:	str	x2, [sp, #144]
  418d20:	ldr	w25, [x8, x0]
  418d24:	add	w2, w20, #0x1
  418d28:	mov	w0, #0x0                   	// #0
  418d2c:	cmp	w28, w2
  418d30:	b.le	418d64 <ferror@plt+0x17174>
  418d34:	ldr	x0, [sp, #128]
  418d38:	mov	w4, #0x2d                  	// #45
  418d3c:	add	x0, x26, x0
  418d40:	ldr	x5, [x0, #8]
  418d44:	ldrb	w0, [x5]
  418d48:	subs	w0, w4, w0
  418d4c:	b.ne	418d5c <ferror@plt+0x1716c>  // b.any
  418d50:	ldrb	w0, [x5, #1]
  418d54:	subs	w0, w4, w0
  418d58:	b.eq	418e14 <ferror@plt+0x17224>  // b.none
  418d5c:	cmp	w0, #0x0
  418d60:	cset	w0, ne  // ne = any
  418d64:	tbz	w25, #0, 418da4 <ferror@plt+0x171b4>
  418d68:	ldr	x0, [sp, #144]
  418d6c:	cbz	x0, 418db8 <ferror@plt+0x171c8>
  418d70:	cbnz	w1, 418de0 <ferror@plt+0x171f0>
  418d74:	ldrb	w0, [x19, #40]
  418d78:	cbnz	w0, 418d90 <ferror@plt+0x171a0>
  418d7c:	mov	w2, #0xfffffffc            	// #-4
  418d80:	mov	x0, x19
  418d84:	bl	418090 <ferror@plt+0x164a0>
  418d88:	ldr	w2, [x19, #32]
  418d8c:	add	w2, w2, #0x1
  418d90:	mov	w27, #0xfffffffc            	// #-4
  418d94:	ldp	x23, x24, [sp, #48]
  418d98:	ldp	x25, x26, [sp, #64]
  418d9c:	stp	w2, wzr, [x19, #32]
  418da0:	b	418cc4 <ferror@plt+0x170d4>
  418da4:	tbz	w25, #1, 418cb0 <ferror@plt+0x170c0>
  418da8:	ldr	x3, [sp, #144]
  418dac:	cbz	x3, 418e20 <ferror@plt+0x17230>
  418db0:	cbz	x21, 418db8 <ferror@plt+0x171c8>
  418db4:	str	x3, [x21]
  418db8:	stp	w2, wzr, [x19, #32]
  418dbc:	ldr	w27, [x24, #8]
  418dc0:	ldp	x19, x20, [sp, #16]
  418dc4:	mov	w0, w27
  418dc8:	ldp	x21, x22, [sp, #32]
  418dcc:	ldp	x23, x24, [sp, #48]
  418dd0:	ldp	x25, x26, [sp, #64]
  418dd4:	ldp	x27, x28, [sp, #80]
  418dd8:	ldp	x29, x30, [sp], #176
  418ddc:	ret
  418de0:	add	w3, w27, #0x1
  418de4:	str	w3, [x19, #36]
  418de8:	b	418dbc <ferror@plt+0x171cc>
  418dec:	ldp	x23, x24, [sp, #48]
  418df0:	mov	w27, #0xffffffff            	// #-1
  418df4:	ldrb	w0, [x19, #40]
  418df8:	cbnz	w0, 418e58 <ferror@plt+0x17268>
  418dfc:	mov	x0, x19
  418e00:	mov	w2, w27
  418e04:	mov	w1, #0x1                   	// #1
  418e08:	bl	418090 <ferror@plt+0x164a0>
  418e0c:	ldp	x25, x26, [sp, #64]
  418e10:	b	418cc4 <ferror@plt+0x170d4>
  418e14:	ldrb	w0, [x5, #2]
  418e18:	neg	w0, w0
  418e1c:	b	418d5c <ferror@plt+0x1716c>
  418e20:	cbz	w0, 419028 <ferror@plt+0x17438>
  418e24:	cbz	x21, 418e38 <ferror@plt+0x17248>
  418e28:	ldr	x0, [sp, #128]
  418e2c:	add	x10, x26, x0
  418e30:	ldr	x0, [x10, #8]
  418e34:	str	x0, [x21]
  418e38:	add	w20, w20, #0x2
  418e3c:	stp	w20, wzr, [x19, #32]
  418e40:	b	418dbc <ferror@plt+0x171cc>
  418e44:	mov	w0, #0x1                   	// #1
  418e48:	add	x25, x25, #0x1
  418e4c:	mov	w27, w0
  418e50:	str	w0, [x19, #36]
  418e54:	b	418c38 <ferror@plt+0x17048>
  418e58:	ldp	x25, x26, [sp, #64]
  418e5c:	b	418cc4 <ferror@plt+0x170d4>
  418e60:	ldrb	w0, [x25, #2]
  418e64:	cbz	w0, 418ff8 <ferror@plt+0x17408>
  418e68:	stp	x23, x24, [sp, #48]
  418e6c:	add	x22, x25, #0x2
  418e70:	mov	x1, x22
  418e74:	cmp	w0, #0x3d
  418e78:	b.eq	419020 <ferror@plt+0x17430>  // b.none
  418e7c:	nop
  418e80:	ldrb	w0, [x1, #1]!
  418e84:	cmp	w0, #0x3d
  418e88:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  418e8c:	b.ne	418e80 <ferror@plt+0x17290>  // b.any
  418e90:	str	xzr, [sp, #144]
  418e94:	sub	w13, w1, w22
  418e98:	cbz	w0, 418eb8 <ferror@plt+0x172c8>
  418e9c:	ldrb	w0, [x1, #1]
  418ea0:	add	x1, x1, #0x1
  418ea4:	str	x1, [sp, #144]
  418ea8:	cbz	w0, 418eb8 <ferror@plt+0x172c8>
  418eac:	mov	x0, x1
  418eb0:	ldrb	w1, [x0, #1]!
  418eb4:	cbnz	w1, 418eb0 <ferror@plt+0x172c0>
  418eb8:	ldr	w23, [x19, #16]
  418ebc:	cmp	w23, #0x0
  418ec0:	b.le	418f7c <ferror@plt+0x1738c>
  418ec4:	sxtw	x15, w13
  418ec8:	mov	w0, #0xffffffff            	// #-1
  418ecc:	ldp	x5, x4, [x19]
  418ed0:	mov	w6, #0x0                   	// #0
  418ed4:	str	wzr, [sp, #140]
  418ed8:	stp	wzr, w0, [sp, #152]
  418edc:	stp	x5, x4, [sp, #160]
  418ee0:	ldr	w25, [x4]
  418ee4:	tbz	w25, #3, 418f60 <ferror@plt+0x17370>
  418ee8:	ldr	w11, [x4, #4]
  418eec:	mov	x24, x5
  418ef0:	str	w11, [sp, #136]
  418ef4:	mov	x2, x15
  418ef8:	mov	x1, x22
  418efc:	cmp	w11, w13
  418f00:	b.lt	418f60 <ferror@plt+0x17370>  // b.tstop
  418f04:	ldr	x0, [x5]
  418f08:	str	x5, [sp, #96]
  418f0c:	stp	w6, w13, [sp, #104]
  418f10:	add	x0, x0, #0x2
  418f14:	stp	x4, x15, [sp, #112]
  418f18:	bl	4018c0 <strncmp@plt>
  418f1c:	ldp	w6, w13, [sp, #104]
  418f20:	ldr	x5, [sp, #96]
  418f24:	ldp	x4, x15, [sp, #112]
  418f28:	cbnz	w0, 418f60 <ferror@plt+0x17370>
  418f2c:	ldp	w11, w2, [sp, #136]
  418f30:	str	w6, [sp, #156]
  418f34:	cmp	w11, w13
  418f38:	add	w0, w2, #0x1
  418f3c:	b.eq	418ff0 <ferror@plt+0x17400>  // b.none
  418f40:	ldr	w3, [sp, #152]
  418f44:	ldr	w1, [x5, #8]
  418f48:	cbz	w3, 418f54 <ferror@plt+0x17364>
  418f4c:	cmp	w3, w1
  418f50:	csel	w0, w0, w2, ne  // ne = any
  418f54:	str	w0, [sp, #140]
  418f58:	str	w1, [sp, #152]
  418f5c:	nop
  418f60:	add	w6, w6, #0x1
  418f64:	add	x4, x4, #0xc
  418f68:	cmp	w23, w6
  418f6c:	add	x5, x5, #0x18
  418f70:	b.ne	418ee0 <ferror@plt+0x172f0>  // b.any
  418f74:	ldr	w0, [sp, #140]
  418f78:	cbnz	w0, 418fa4 <ferror@plt+0x173b4>
  418f7c:	mov	w27, #0xffffffff            	// #-1
  418f80:	ldrb	w0, [x19, #40]
  418f84:	cbnz	w0, 418fb4 <ferror@plt+0x173c4>
  418f88:	mov	x0, x19
  418f8c:	mov	w2, w27
  418f90:	mov	w1, #0x0                   	// #0
  418f94:	bl	418090 <ferror@plt+0x164a0>
  418f98:	ldp	x23, x24, [sp, #48]
  418f9c:	ldp	x25, x26, [sp, #64]
  418fa0:	b	418cc4 <ferror@plt+0x170d4>
  418fa4:	cmp	w0, #0x1
  418fa8:	b.eq	418fd0 <ferror@plt+0x173e0>  // b.none
  418fac:	mov	w27, #0xfffffffe            	// #-2
  418fb0:	b	418f80 <ferror@plt+0x17390>
  418fb4:	ldp	x23, x24, [sp, #48]
  418fb8:	ldp	x25, x26, [sp, #64]
  418fbc:	b	418cc4 <ferror@plt+0x170d4>
  418fc0:	cbz	x21, 418db8 <ferror@plt+0x171c8>
  418fc4:	ldr	x0, [sp, #144]
  418fc8:	str	x0, [x21]
  418fcc:	b	418db8 <ferror@plt+0x171c8>
  418fd0:	ldr	w1, [sp, #156]
  418fd4:	mov	w0, #0xc                   	// #12
  418fd8:	ldr	x2, [sp, #160]
  418fdc:	mov	w12, #0x18                  	// #24
  418fe0:	smull	x0, w1, w0
  418fe4:	smaddl	x24, w1, w12, x2
  418fe8:	ldr	x1, [sp, #168]
  418fec:	ldr	w25, [x1, x0]
  418ff0:	mov	w1, #0x0                   	// #0
  418ff4:	b	418d24 <ferror@plt+0x17134>
  418ff8:	add	w20, w20, #0x1
  418ffc:	cbz	x2, 41900c <ferror@plt+0x1741c>
  419000:	str	w20, [x2]
  419004:	ldr	w20, [x19, #32]
  419008:	add	w20, w20, #0x1
  41900c:	ldp	x25, x26, [sp, #64]
  419010:	stp	w20, wzr, [x19, #32]
  419014:	b	418cc4 <ferror@plt+0x170d4>
  419018:	mov	w27, #0xffffffff            	// #-1
  41901c:	b	418df4 <ferror@plt+0x17204>
  419020:	mov	w13, #0x0                   	// #0
  419024:	b	418e9c <ferror@plt+0x172ac>
  419028:	ldrb	w0, [x19, #40]
  41902c:	cbnz	w0, 41904c <ferror@plt+0x1745c>
  419030:	mov	w2, #0xfffffffd            	// #-3
  419034:	mov	x0, x19
  419038:	mov	w27, w2
  41903c:	bl	418090 <ferror@plt+0x164a0>
  419040:	ldp	x23, x24, [sp, #48]
  419044:	ldp	x25, x26, [sp, #64]
  419048:	b	418cc4 <ferror@plt+0x170d4>
  41904c:	mov	w27, #0xfffffffd            	// #-3
  419050:	ldp	x23, x24, [sp, #48]
  419054:	ldp	x25, x26, [sp, #64]
  419058:	b	418cc4 <ferror@plt+0x170d4>
  41905c:	nop
  419060:	cbz	x0, 419094 <ferror@plt+0x174a4>
  419064:	stp	x29, x30, [sp, #-32]!
  419068:	mov	x29, sp
  41906c:	str	x19, [sp, #16]
  419070:	mov	x19, x0
  419074:	ldr	x0, [x0, #8]
  419078:	bl	401a30 <free@plt>
  41907c:	mov	x0, x19
  419080:	bl	401a30 <free@plt>
  419084:	mov	w0, #0x0                   	// #0
  419088:	ldr	x19, [sp, #16]
  41908c:	ldp	x29, x30, [sp], #32
  419090:	ret
  419094:	mov	w0, #0x0                   	// #0
  419098:	ret
  41909c:	nop
  4190a0:	stp	x29, x30, [sp, #-64]!
  4190a4:	mov	x29, sp
  4190a8:	stp	x19, x20, [sp, #16]
  4190ac:	mov	x20, x0
  4190b0:	stp	x21, x22, [sp, #32]
  4190b4:	mov	x22, x1
  4190b8:	mov	x21, x3
  4190bc:	stp	x23, x24, [sp, #48]
  4190c0:	mov	w23, w2
  4190c4:	ldrb	w6, [x0]
  4190c8:	cbz	w6, 419100 <ferror@plt+0x17510>
  4190cc:	mov	w2, #0xf0cb                	// #61643
  4190d0:	add	x0, x0, #0x1
  4190d4:	mov	w4, #0x0                   	// #0
  4190d8:	movk	w2, #0x288d, lsl #16
  4190dc:	mov	w1, #0x65                  	// #101
  4190e0:	add	w5, w6, w4, lsl #1
  4190e4:	ldrb	w6, [x0], #1
  4190e8:	smull	x4, w5, w2
  4190ec:	asr	x4, x4, #36
  4190f0:	sub	w4, w4, w5, asr #31
  4190f4:	msub	w4, w4, w1, w5
  4190f8:	cbnz	w6, 4190e0 <ferror@plt+0x174f0>
  4190fc:	add	x21, x21, w4, sxtw #3
  419100:	ldr	x24, [x21]
  419104:	cbz	x24, 419180 <ferror@plt+0x17590>
  419108:	mov	x19, x24
  41910c:	b	419118 <ferror@plt+0x17528>
  419110:	ldr	x19, [x19, #8]
  419114:	cbz	x19, 419140 <ferror@plt+0x17550>
  419118:	ldr	x1, [x19, #16]
  41911c:	mov	x0, x20
  419120:	bl	4019f0 <strcmp@plt>
  419124:	cbnz	w0, 419110 <ferror@plt+0x17520>
  419128:	mov	w0, #0xffffffff            	// #-1
  41912c:	ldp	x19, x20, [sp, #16]
  419130:	ldp	x21, x22, [sp, #32]
  419134:	ldp	x23, x24, [sp, #48]
  419138:	ldp	x29, x30, [sp], #64
  41913c:	ret
  419140:	mov	x0, #0x28                  	// #40
  419144:	bl	4018b0 <malloc@plt>
  419148:	mov	x1, x0
  41914c:	cbz	x0, 419190 <ferror@plt+0x175a0>
  419150:	str	x24, [x1, #8]
  419154:	str	x1, [x24]
  419158:	str	x1, [x21]
  41915c:	mov	w0, #0x0                   	// #0
  419160:	str	xzr, [x1]
  419164:	stp	x20, x22, [x1, #16]
  419168:	str	w23, [x1, #32]
  41916c:	ldp	x19, x20, [sp, #16]
  419170:	ldp	x21, x22, [sp, #32]
  419174:	ldp	x23, x24, [sp, #48]
  419178:	ldp	x29, x30, [sp], #64
  41917c:	ret
  419180:	mov	x0, #0x28                  	// #40
  419184:	bl	4018b0 <malloc@plt>
  419188:	mov	x1, x0
  41918c:	cbnz	x0, 4191b0 <ferror@plt+0x175c0>
  419190:	adrp	x1, 443000 <ferror@plt+0x41410>
  419194:	add	x1, x1, #0x2c0
  419198:	mov	w2, #0x5                   	// #5
  41919c:	mov	x0, #0x0                   	// #0
  4191a0:	bl	401ae0 <dcgettext@plt>
  4191a4:	bl	411cf0 <ferror@plt+0x10100>
  4191a8:	ldr	x1, [x21]
  4191ac:	cbnz	x1, 4191b8 <ferror@plt+0x175c8>
  4191b0:	str	xzr, [x1, #8]
  4191b4:	b	419158 <ferror@plt+0x17568>
  4191b8:	mov	x24, x1
  4191bc:	mov	x1, #0x0                   	// #0
  4191c0:	b	419150 <ferror@plt+0x17560>
  4191c4:	nop
  4191c8:	stp	x29, x30, [sp, #-32]!
  4191cc:	mov	x29, sp
  4191d0:	str	x19, [sp, #16]
  4191d4:	mov	w19, w1
  4191d8:	bl	411d88 <ferror@plt+0x10198>
  4191dc:	mov	w2, w19
  4191e0:	adrp	x3, 467000 <stdin@@GLIBC_2.17+0x300>
  4191e4:	ldr	x19, [sp, #16]
  4191e8:	add	x3, x3, #0x6e0
  4191ec:	ldp	x29, x30, [sp], #32
  4191f0:	mov	x1, #0x0                   	// #0
  4191f4:	b	4190a0 <ferror@plt+0x174b0>
  4191f8:	stp	x29, x30, [sp, #-48]!
  4191fc:	mov	x29, sp
  419200:	stp	x19, x20, [sp, #16]
  419204:	mov	x20, x0
  419208:	str	x21, [sp, #32]
  41920c:	ldrb	w0, [x0]
  419210:	cbz	w0, 4192a0 <ferror@plt+0x176b0>
  419214:	mov	w5, #0xf0cb                	// #61643
  419218:	add	x3, x20, #0x1
  41921c:	mov	w1, #0x0                   	// #0
  419220:	movk	w5, #0x288d, lsl #16
  419224:	mov	w4, #0x65                  	// #101
  419228:	add	w2, w0, w1, lsl #1
  41922c:	ldrb	w0, [x3], #1
  419230:	smull	x1, w2, w5
  419234:	asr	x1, x1, #36
  419238:	sub	w1, w1, w2, asr #31
  41923c:	msub	w1, w1, w4, w2
  419240:	cbnz	w0, 419228 <ferror@plt+0x17638>
  419244:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x300>
  419248:	add	x21, x21, #0x6e0
  41924c:	add	x1, x21, w1, sxtw #3
  419250:	ldr	x19, [x1]
  419254:	cbnz	x19, 419264 <ferror@plt+0x17674>
  419258:	b	419288 <ferror@plt+0x17698>
  41925c:	ldr	x19, [x19, #8]
  419260:	cbz	x19, 419288 <ferror@plt+0x17698>
  419264:	ldr	x1, [x19, #16]
  419268:	mov	x0, x20
  41926c:	bl	4019f0 <strcmp@plt>
  419270:	cbnz	w0, 41925c <ferror@plt+0x1766c>
  419274:	ldr	w0, [x19, #32]
  419278:	ldp	x19, x20, [sp, #16]
  41927c:	ldr	x21, [sp, #32]
  419280:	ldp	x29, x30, [sp], #48
  419284:	ret
  419288:	add	x19, x21, #0x328
  41928c:	ldr	w0, [x19, #32]
  419290:	ldp	x19, x20, [sp, #16]
  419294:	ldr	x21, [sp, #32]
  419298:	ldp	x29, x30, [sp], #48
  41929c:	ret
  4192a0:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x300>
  4192a4:	add	x21, x21, #0x6e0
  4192a8:	mov	x1, x21
  4192ac:	b	419250 <ferror@plt+0x17660>
  4192b0:	stp	x29, x30, [sp, #-32]!
  4192b4:	mov	x29, sp
  4192b8:	stp	x19, x20, [sp, #16]
  4192bc:	mov	x20, x1
  4192c0:	bl	411d88 <ferror@plt+0x10198>
  4192c4:	mov	x19, x0
  4192c8:	mov	x0, x20
  4192cc:	bl	411d88 <ferror@plt+0x10198>
  4192d0:	mov	x1, x0
  4192d4:	adrp	x3, 467000 <stdin@@GLIBC_2.17+0x300>
  4192d8:	add	x3, x3, #0x6e0
  4192dc:	mov	x0, x19
  4192e0:	add	x3, x3, #0x350
  4192e4:	mov	w2, #0x0                   	// #0
  4192e8:	bl	4190a0 <ferror@plt+0x174b0>
  4192ec:	cbnz	w0, 4192fc <ferror@plt+0x1770c>
  4192f0:	ldp	x19, x20, [sp, #16]
  4192f4:	ldp	x29, x30, [sp], #32
  4192f8:	ret
  4192fc:	mov	w2, #0x5                   	// #5
  419300:	adrp	x1, 443000 <ferror@plt+0x41410>
  419304:	mov	x0, #0x0                   	// #0
  419308:	add	x1, x1, #0x2e8
  41930c:	bl	401ae0 <dcgettext@plt>
  419310:	ldp	x19, x20, [sp, #16]
  419314:	ldp	x29, x30, [sp], #32
  419318:	b	417980 <ferror@plt+0x15d90>
  41931c:	nop
  419320:	stp	x29, x30, [sp, #-48]!
  419324:	mov	x29, sp
  419328:	stp	x19, x20, [sp, #16]
  41932c:	mov	x20, x0
  419330:	str	x21, [sp, #32]
  419334:	ldrb	w0, [x0]
  419338:	cbz	w0, 4193cc <ferror@plt+0x177dc>
  41933c:	mov	w5, #0xf0cb                	// #61643
  419340:	add	x3, x20, #0x1
  419344:	mov	w1, #0x0                   	// #0
  419348:	movk	w5, #0x288d, lsl #16
  41934c:	mov	w4, #0x65                  	// #101
  419350:	add	w2, w0, w1, lsl #1
  419354:	ldrb	w0, [x3], #1
  419358:	smull	x1, w2, w5
  41935c:	asr	x1, x1, #36
  419360:	sub	w1, w1, w2, asr #31
  419364:	msub	w1, w1, w4, w2
  419368:	cbnz	w0, 419350 <ferror@plt+0x17760>
  41936c:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x300>
  419370:	add	x21, x21, #0x6e0
  419374:	add	x0, x21, #0x350
  419378:	add	x1, x0, w1, sxtw #3
  41937c:	ldr	x19, [x1]
  419380:	cbnz	x19, 419390 <ferror@plt+0x177a0>
  419384:	b	4193b4 <ferror@plt+0x177c4>
  419388:	ldr	x19, [x19, #8]
  41938c:	cbz	x19, 4193b4 <ferror@plt+0x177c4>
  419390:	ldr	x1, [x19, #16]
  419394:	mov	x0, x20
  419398:	bl	4019f0 <strcmp@plt>
  41939c:	cbnz	w0, 419388 <ferror@plt+0x17798>
  4193a0:	ldr	x0, [x19, #24]
  4193a4:	ldp	x19, x20, [sp, #16]
  4193a8:	ldr	x21, [sp, #32]
  4193ac:	ldp	x29, x30, [sp], #48
  4193b0:	ret
  4193b4:	add	x19, x21, #0x328
  4193b8:	ldr	x0, [x19, #24]
  4193bc:	ldp	x19, x20, [sp, #16]
  4193c0:	ldr	x21, [sp, #32]
  4193c4:	ldp	x29, x30, [sp], #48
  4193c8:	ret
  4193cc:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x300>
  4193d0:	add	x21, x21, #0x6e0
  4193d4:	add	x1, x21, #0x350
  4193d8:	b	41937c <ferror@plt+0x1778c>
  4193dc:	nop
  4193e0:	stp	x29, x30, [sp, #-64]!
  4193e4:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4193e8:	mov	x2, #0x4                   	// #4
  4193ec:	mov	x29, sp
  4193f0:	stp	x19, x20, [sp, #16]
  4193f4:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  4193f8:	ldr	w3, [x4, #4032]
  4193fc:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  419400:	str	x23, [sp, #48]
  419404:	ldr	x0, [x20, #2624]
  419408:	add	w3, w3, #0x1
  41940c:	ldr	w1, [x19, #2760]
  419410:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  419414:	str	w3, [x4, #4032]
  419418:	add	w1, w1, #0x28
  41941c:	str	w1, [x19, #2760]
  419420:	stp	x21, x22, [sp, #32]
  419424:	bl	412ab0 <ferror@plt+0x10ec0>
  419428:	ldr	w1, [x19, #2760]
  41942c:	mov	x2, x0
  419430:	adrp	x22, 46d000 <stdin@@GLIBC_2.17+0x6300>
  419434:	ldr	x0, [x23, #2856]
  419438:	str	x2, [x20, #2624]
  41943c:	mov	x2, #0x4                   	// #4
  419440:	adrp	x21, 46d000 <stdin@@GLIBC_2.17+0x6300>
  419444:	adrp	x20, 46c000 <stdin@@GLIBC_2.17+0x5300>
  419448:	bl	412ab0 <ferror@plt+0x10ec0>
  41944c:	mov	x3, x0
  419450:	ldr	w1, [x19, #2760]
  419454:	mov	x2, #0x4                   	// #4
  419458:	ldr	x0, [x22, #2728]
  41945c:	str	x3, [x23, #2856]
  419460:	bl	412ab0 <ferror@plt+0x10ec0>
  419464:	mov	x3, x0
  419468:	ldr	w1, [x19, #2760]
  41946c:	mov	x2, #0x4                   	// #4
  419470:	ldr	x0, [x21, #2776]
  419474:	str	x3, [x22, #2728]
  419478:	bl	412ab0 <ferror@plt+0x10ec0>
  41947c:	mov	x3, x0
  419480:	ldr	w1, [x19, #2760]
  419484:	mov	x2, #0x8                   	// #8
  419488:	ldr	x0, [x20, #688]
  41948c:	str	x3, [x21, #2776]
  419490:	bl	412ab0 <ferror@plt+0x10ec0>
  419494:	str	x0, [x20, #688]
  419498:	ldp	x19, x20, [sp, #16]
  41949c:	ldp	x21, x22, [sp, #32]
  4194a0:	ldr	x23, [sp, #48]
  4194a4:	ldp	x29, x30, [sp], #64
  4194a8:	ret
  4194ac:	nop
  4194b0:	stp	x29, x30, [sp, #-64]!
  4194b4:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4194b8:	mov	x29, sp
  4194bc:	stp	x19, x20, [sp, #16]
  4194c0:	adrp	x19, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4194c4:	ldr	w2, [x19, #1452]
  4194c8:	stp	x21, x22, [sp, #32]
  4194cc:	mov	x21, x0
  4194d0:	add	w2, w2, #0x1
  4194d4:	ldr	w0, [x3, #2760]
  4194d8:	mov	w22, w1
  4194dc:	str	w2, [x19, #1452]
  4194e0:	stp	x23, x24, [sp, #48]
  4194e4:	cmp	w2, w0
  4194e8:	b.ge	419590 <ferror@plt+0x179a0>  // b.tcont
  4194ec:	adrp	x23, 46c000 <stdin@@GLIBC_2.17+0x5300>
  4194f0:	sxtw	x20, w2
  4194f4:	mov	x0, x21
  4194f8:	ldr	x24, [x23, #688]
  4194fc:	bl	411d88 <ferror@plt+0x10198>
  419500:	ldr	x1, [x23, #688]
  419504:	adrp	x3, 467000 <stdin@@GLIBC_2.17+0x300>
  419508:	ldr	w2, [x19, #1452]
  41950c:	add	x3, x3, #0x6e0
  419510:	str	x0, [x24, x20, lsl #3]
  419514:	add	x3, x3, #0x680
  419518:	ldr	x0, [x1, w2, sxtw #3]
  41951c:	mov	x1, #0x0                   	// #0
  419520:	bl	4190a0 <ferror@plt+0x174b0>
  419524:	cbnz	w0, 41959c <ferror@plt+0x179ac>
  419528:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41952c:	ldrsw	x21, [x19, #1452]
  419530:	mov	w0, #0x101                 	// #257
  419534:	ldr	x20, [x1, #2624]
  419538:	bl	4135f0 <ferror@plt+0x11a00>
  41953c:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  419540:	mov	w2, w0
  419544:	mov	w0, #0x101                 	// #257
  419548:	str	w2, [x20, x21, lsl #2]
  41954c:	ldr	x20, [x1, #2856]
  419550:	ldrsw	x21, [x19, #1452]
  419554:	bl	4135f0 <ferror@plt+0x11a00>
  419558:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41955c:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  419560:	ldp	x23, x24, [sp, #48]
  419564:	ldr	x1, [x1, #2728]
  419568:	str	w0, [x20, x21, lsl #2]
  41956c:	ldr	x0, [x2, #2776]
  419570:	ldrsw	x2, [x19, #1452]
  419574:	str	w22, [x1, x2, lsl #2]
  419578:	ldp	x21, x22, [sp, #32]
  41957c:	ldrsw	x1, [x19, #1452]
  419580:	ldp	x19, x20, [sp, #16]
  419584:	str	wzr, [x0, x1, lsl #2]
  419588:	ldp	x29, x30, [sp], #64
  41958c:	ret
  419590:	bl	4193e0 <ferror@plt+0x177f0>
  419594:	ldr	w2, [x19, #1452]
  419598:	b	4194ec <ferror@plt+0x178fc>
  41959c:	mov	w2, #0x5                   	// #5
  4195a0:	adrp	x1, 443000 <ferror@plt+0x41410>
  4195a4:	mov	x0, #0x0                   	// #0
  4195a8:	add	x1, x1, #0x300
  4195ac:	bl	401ae0 <dcgettext@plt>
  4195b0:	mov	x1, x21
  4195b4:	bl	417a78 <ferror@plt+0x15e88>
  4195b8:	b	419528 <ferror@plt+0x17938>
  4195bc:	nop
  4195c0:	stp	x29, x30, [sp, #-48]!
  4195c4:	mov	x29, sp
  4195c8:	stp	x19, x20, [sp, #16]
  4195cc:	mov	x20, x0
  4195d0:	str	x21, [sp, #32]
  4195d4:	ldrb	w0, [x0]
  4195d8:	cbz	w0, 41966c <ferror@plt+0x17a7c>
  4195dc:	mov	w5, #0xf0cb                	// #61643
  4195e0:	add	x3, x20, #0x1
  4195e4:	mov	w1, #0x0                   	// #0
  4195e8:	movk	w5, #0x288d, lsl #16
  4195ec:	mov	w4, #0x65                  	// #101
  4195f0:	add	w2, w0, w1, lsl #1
  4195f4:	ldrb	w0, [x3], #1
  4195f8:	smull	x1, w2, w5
  4195fc:	asr	x1, x1, #36
  419600:	sub	w1, w1, w2, asr #31
  419604:	msub	w1, w1, w4, w2
  419608:	cbnz	w0, 4195f0 <ferror@plt+0x17a00>
  41960c:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x300>
  419610:	add	x21, x21, #0x6e0
  419614:	add	x0, x21, #0x680
  419618:	add	x1, x0, w1, sxtw #3
  41961c:	ldr	x19, [x1]
  419620:	cbnz	x19, 419630 <ferror@plt+0x17a40>
  419624:	b	419654 <ferror@plt+0x17a64>
  419628:	ldr	x19, [x19, #8]
  41962c:	cbz	x19, 419654 <ferror@plt+0x17a64>
  419630:	ldr	x1, [x19, #16]
  419634:	mov	x0, x20
  419638:	bl	4019f0 <strcmp@plt>
  41963c:	cbnz	w0, 419628 <ferror@plt+0x17a38>
  419640:	ldr	w0, [x19, #32]
  419644:	ldp	x19, x20, [sp, #16]
  419648:	ldr	x21, [sp, #32]
  41964c:	ldp	x29, x30, [sp], #48
  419650:	ret
  419654:	add	x19, x21, #0x328
  419658:	ldr	w0, [x19, #32]
  41965c:	ldp	x19, x20, [sp, #16]
  419660:	ldr	x21, [sp, #32]
  419664:	ldp	x29, x30, [sp], #48
  419668:	ret
  41966c:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x300>
  419670:	add	x21, x21, #0x6e0
  419674:	add	x1, x21, #0x680
  419678:	b	41961c <ferror@plt+0x17a2c>
  41967c:	nop
  419680:	mov	x2, x0
  419684:	mov	w0, #0x0                   	// #0
  419688:	str	x1, [x2]
  41968c:	str	wzr, [x2, #8]
  419690:	ret
  419694:	nop
  419698:	stp	x29, x30, [sp, #-48]!
  41969c:	mov	w3, #0x57b1                	// #22449
  4196a0:	movk	w3, #0xf13c, lsl #16
  4196a4:	mov	x29, sp
  4196a8:	stp	x19, x20, [sp, #16]
  4196ac:	mov	x19, x0
  4196b0:	mov	x0, x1
  4196b4:	stp	x21, x22, [sp, #32]
  4196b8:	mov	x21, x2
  4196bc:	mov	x22, x1
  4196c0:	stp	xzr, xzr, [x19]
  4196c4:	str	w3, [x19]
  4196c8:	stp	xzr, xzr, [x19, #16]
  4196cc:	bl	401790 <strlen@plt>
  4196d0:	mov	x20, x0
  4196d4:	mov	x0, x21
  4196d8:	bl	401790 <strlen@plt>
  4196dc:	add	w3, w20, w0
  4196e0:	mov	x0, x22
  4196e4:	neg	w1, w3
  4196e8:	add	w3, w3, #0x10
  4196ec:	and	w1, w1, #0x7
  4196f0:	add	w3, w1, w3
  4196f4:	str	w3, [x19, #4]
  4196f8:	bl	411d88 <ferror@plt+0x10198>
  4196fc:	str	x0, [x19, #16]
  419700:	mov	x0, x21
  419704:	bl	411d88 <ferror@plt+0x10198>
  419708:	mov	x1, x0
  41970c:	ldp	x21, x22, [sp, #32]
  419710:	str	x1, [x19, #24]
  419714:	mov	w0, #0x0                   	// #0
  419718:	ldp	x19, x20, [sp, #16]
  41971c:	ldp	x29, x30, [sp], #48
  419720:	ret
  419724:	nop
  419728:	mov	x2, x0
  41972c:	mov	w3, #0x4                   	// #4
  419730:	mov	w0, #0x0                   	// #0
  419734:	stp	xzr, xzr, [x2]
  419738:	strh	w1, [x2]
  41973c:	strh	w3, [x2, #2]
  419740:	str	xzr, [x2, #16]
  419744:	ret
  419748:	stp	x29, x30, [sp, #-32]!
  41974c:	mov	x29, sp
  419750:	str	x19, [sp, #16]
  419754:	mov	x19, x0
  419758:	ldr	x0, [x0, #16]
  41975c:	bl	401a30 <free@plt>
  419760:	mov	x0, x19
  419764:	bl	401a30 <free@plt>
  419768:	mov	w0, #0x0                   	// #0
  41976c:	ldr	x19, [sp, #16]
  419770:	ldp	x29, x30, [sp], #32
  419774:	ret
  419778:	stp	x29, x30, [sp, #-80]!
  41977c:	mov	x2, #0x1                   	// #1
  419780:	mov	x29, sp
  419784:	stp	x21, x22, [sp, #32]
  419788:	mov	x22, x1
  41978c:	mov	x1, #0x4                   	// #4
  419790:	stp	x19, x20, [sp, #16]
  419794:	mov	x19, x0
  419798:	ldr	w4, [x22]
  41979c:	add	x0, sp, #0x4c
  4197a0:	stp	x23, x24, [sp, #48]
  4197a4:	rev	w4, w4
  4197a8:	ldr	x3, [x19]
  4197ac:	str	w4, [sp, #76]
  4197b0:	bl	401a80 <fwrite@plt>
  4197b4:	cmp	w0, #0x1
  4197b8:	b.ne	419aa0 <ferror@plt+0x17eb0>  // b.any
  4197bc:	ldr	w5, [x19, #8]
  4197c0:	add	x0, sp, #0x4c
  4197c4:	ldr	w4, [x22, #4]
  4197c8:	mov	x2, #0x1                   	// #1
  4197cc:	ldr	x3, [x19]
  4197d0:	add	w5, w5, #0x4
  4197d4:	rev	w4, w4
  4197d8:	str	w5, [x19, #8]
  4197dc:	mov	x1, #0x4                   	// #4
  4197e0:	str	w4, [sp, #76]
  4197e4:	bl	401a80 <fwrite@plt>
  4197e8:	cmp	w0, #0x1
  4197ec:	b.ne	419aa0 <ferror@plt+0x17eb0>  // b.any
  4197f0:	ldr	w0, [x19, #8]
  4197f4:	mov	x1, x19
  4197f8:	add	w0, w0, #0x4
  4197fc:	str	w0, [x19, #8]
  419800:	ldr	x0, [x1], #16
  419804:	bl	4017d0 <fgetpos@plt>
  419808:	mov	w23, w0
  41980c:	cbnz	w0, 419b9c <ferror@plt+0x17fac>
  419810:	ldr	w4, [x22, #8]
  419814:	add	x0, sp, #0x4c
  419818:	ldr	x3, [x19]
  41981c:	rev	w4, w4
  419820:	mov	x2, #0x1                   	// #1
  419824:	mov	x1, #0x4                   	// #4
  419828:	str	w4, [sp, #76]
  41982c:	bl	401a80 <fwrite@plt>
  419830:	cmp	w0, #0x1
  419834:	b.ne	419a4c <ferror@plt+0x17e5c>  // b.any
  419838:	ldrh	w4, [x22, #12]
  41983c:	add	x0, sp, #0x4c
  419840:	ldr	w5, [x19, #8]
  419844:	mov	x2, #0x1                   	// #1
  419848:	ldr	x3, [x19]
  41984c:	rev16	w4, w4
  419850:	add	w5, w5, #0x4
  419854:	str	w5, [x19, #8]
  419858:	mov	x1, #0x2                   	// #2
  41985c:	strh	w4, [sp, #76]
  419860:	bl	401a80 <fwrite@plt>
  419864:	cmp	w0, #0x1
  419868:	b.ne	419a4c <ferror@plt+0x17e5c>  // b.any
  41986c:	ldr	w0, [x19, #8]
  419870:	ldr	x21, [x22, #16]
  419874:	add	w0, w0, #0x2
  419878:	str	w0, [x19, #8]
  41987c:	mov	x0, x21
  419880:	bl	401790 <strlen@plt>
  419884:	add	w24, w0, #0x1
  419888:	ldr	x3, [x19]
  41988c:	mov	x20, x0
  419890:	sxtw	x2, w24
  419894:	mov	x0, x21
  419898:	mov	x1, #0x1                   	// #1
  41989c:	bl	401a80 <fwrite@plt>
  4198a0:	cmp	w24, w0
  4198a4:	b.ne	4199ec <ferror@plt+0x17dfc>  // b.any
  4198a8:	ldr	w0, [x19, #8]
  4198ac:	add	w21, w20, #0xf
  4198b0:	add	w0, w0, w24
  4198b4:	str	w0, [x19, #8]
  4198b8:	ldr	x24, [x22, #24]
  4198bc:	mov	x0, x24
  4198c0:	bl	401790 <strlen@plt>
  4198c4:	ldr	x3, [x19]
  4198c8:	add	w20, w0, #0x1
  4198cc:	mov	x1, #0x1                   	// #1
  4198d0:	mov	x0, x24
  4198d4:	sxtw	x2, w20
  4198d8:	bl	401a80 <fwrite@plt>
  4198dc:	cmp	w20, w0
  4198e0:	b.ne	4199dc <ferror@plt+0x17dec>  // b.any
  4198e4:	ldr	w0, [x19, #8]
  4198e8:	add	w0, w20, w0
  4198ec:	str	w0, [x19, #8]
  4198f0:	negs	w2, w0
  4198f4:	and	w0, w0, #0x7
  4198f8:	and	w2, w2, #0x7
  4198fc:	add	w21, w20, w21
  419900:	csneg	w2, w0, w2, mi  // mi = first
  419904:	neg	w2, w2
  419908:	ands	w20, w2, #0x7
  41990c:	b.eq	4199b8 <ferror@plt+0x17dc8>  // b.none
  419910:	ldr	x3, [x19]
  419914:	mov	x2, #0x1                   	// #1
  419918:	add	x0, sp, #0x4c
  41991c:	mov	x1, x2
  419920:	strb	wzr, [sp, #76]
  419924:	bl	401a80 <fwrite@plt>
  419928:	cmp	w0, #0x1
  41992c:	b.eq	41999c <ferror@plt+0x17dac>  // b.none
  419930:	adrp	x0, 466000 <ferror@plt+0x64410>
  419934:	mov	w2, #0x5                   	// #5
  419938:	adrp	x1, 42a000 <ferror@plt+0x28410>
  41993c:	add	x1, x1, #0xe80
  419940:	ldr	x20, [x0, #3312]
  419944:	mov	x0, #0x0                   	// #0
  419948:	bl	401ae0 <dcgettext@plt>
  41994c:	mov	x19, x0
  419950:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419954:	mov	w2, #0x5                   	// #5
  419958:	adrp	x1, 443000 <ferror@plt+0x41410>
  41995c:	mov	x0, #0x0                   	// #0
  419960:	ldr	x21, [x3, #632]
  419964:	add	x1, x1, #0x3c8
  419968:	bl	401ae0 <dcgettext@plt>
  41996c:	mov	x5, x0
  419970:	adrp	x3, 443000 <ferror@plt+0x41410>
  419974:	mov	x2, x21
  419978:	add	x3, x3, #0x350
  41997c:	mov	w4, #0xad                  	// #173
  419980:	mov	x1, x19
  419984:	mov	x0, x20
  419988:	bl	401bc0 <fprintf@plt>
  41998c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  419990:	mov	w1, #0x2                   	// #2
  419994:	add	x0, x0, #0xaf8
  419998:	bl	401b20 <longjmp@plt>
  41999c:	ldr	w0, [x19, #8]
  4199a0:	add	w23, w23, #0x1
  4199a4:	cmp	w20, w23
  4199a8:	add	w0, w0, #0x1
  4199ac:	str	w0, [x19, #8]
  4199b0:	b.ne	419910 <ferror@plt+0x17d20>  // b.any
  4199b4:	add	w21, w21, w20
  4199b8:	ldr	w0, [x22, #4]
  4199bc:	cmp	w0, w21
  4199c0:	b.ne	419b48 <ferror@plt+0x17f58>  // b.any
  4199c4:	mov	w0, w21
  4199c8:	ldp	x19, x20, [sp, #16]
  4199cc:	ldp	x21, x22, [sp, #32]
  4199d0:	ldp	x23, x24, [sp, #48]
  4199d4:	ldp	x29, x30, [sp], #80
  4199d8:	ret
  4199dc:	cmn	w20, #0x1
  4199e0:	b.ne	419af4 <ferror@plt+0x17f04>  // b.any
  4199e4:	ldr	w0, [x19, #8]
  4199e8:	b	4198f0 <ferror@plt+0x17d00>
  4199ec:	cmn	w24, #0x1
  4199f0:	mov	w21, #0xd                   	// #13
  4199f4:	b.eq	4198b8 <ferror@plt+0x17cc8>  // b.none
  4199f8:	adrp	x0, 466000 <ferror@plt+0x64410>
  4199fc:	mov	w2, #0x5                   	// #5
  419a00:	adrp	x1, 42a000 <ferror@plt+0x28410>
  419a04:	add	x1, x1, #0xe80
  419a08:	ldr	x20, [x0, #3312]
  419a0c:	mov	x0, #0x0                   	// #0
  419a10:	bl	401ae0 <dcgettext@plt>
  419a14:	mov	x19, x0
  419a18:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419a1c:	mov	w2, #0x5                   	// #5
  419a20:	adrp	x1, 443000 <ferror@plt+0x41410>
  419a24:	mov	x0, #0x0                   	// #0
  419a28:	ldr	x21, [x3, #632]
  419a2c:	add	x1, x1, #0x390
  419a30:	bl	401ae0 <dcgettext@plt>
  419a34:	mov	x5, x0
  419a38:	adrp	x3, 443000 <ferror@plt+0x41410>
  419a3c:	mov	x2, x21
  419a40:	add	x3, x3, #0x350
  419a44:	mov	w4, #0xa3                  	// #163
  419a48:	b	419980 <ferror@plt+0x17d90>
  419a4c:	adrp	x0, 466000 <ferror@plt+0x64410>
  419a50:	mov	w2, #0x5                   	// #5
  419a54:	adrp	x1, 42a000 <ferror@plt+0x28410>
  419a58:	add	x1, x1, #0xe80
  419a5c:	ldr	x20, [x0, #3312]
  419a60:	mov	x0, #0x0                   	// #0
  419a64:	bl	401ae0 <dcgettext@plt>
  419a68:	mov	x19, x0
  419a6c:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419a70:	mov	w2, #0x5                   	// #5
  419a74:	adrp	x1, 443000 <ferror@plt+0x41410>
  419a78:	mov	x0, #0x0                   	// #0
  419a7c:	ldr	x21, [x3, #632]
  419a80:	add	x1, x1, #0x370
  419a84:	bl	401ae0 <dcgettext@plt>
  419a88:	mov	x5, x0
  419a8c:	adrp	x3, 443000 <ferror@plt+0x41410>
  419a90:	mov	x2, x21
  419a94:	add	x3, x3, #0x350
  419a98:	mov	w4, #0x9e                  	// #158
  419a9c:	b	419980 <ferror@plt+0x17d90>
  419aa0:	adrp	x0, 466000 <ferror@plt+0x64410>
  419aa4:	mov	w2, #0x5                   	// #5
  419aa8:	adrp	x1, 42a000 <ferror@plt+0x28410>
  419aac:	add	x1, x1, #0xe80
  419ab0:	ldr	x20, [x0, #3312]
  419ab4:	mov	x0, #0x0                   	// #0
  419ab8:	bl	401ae0 <dcgettext@plt>
  419abc:	mov	x19, x0
  419ac0:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419ac4:	mov	w2, #0x5                   	// #5
  419ac8:	adrp	x1, 443000 <ferror@plt+0x41410>
  419acc:	mov	x0, #0x0                   	// #0
  419ad0:	ldr	x21, [x3, #632]
  419ad4:	add	x1, x1, #0x328
  419ad8:	bl	401ae0 <dcgettext@plt>
  419adc:	mov	x5, x0
  419ae0:	adrp	x3, 443000 <ferror@plt+0x41410>
  419ae4:	mov	x2, x21
  419ae8:	add	x3, x3, #0x350
  419aec:	mov	w4, #0x96                  	// #150
  419af0:	b	419980 <ferror@plt+0x17d90>
  419af4:	adrp	x0, 466000 <ferror@plt+0x64410>
  419af8:	mov	w2, #0x5                   	// #5
  419afc:	adrp	x1, 42a000 <ferror@plt+0x28410>
  419b00:	add	x1, x1, #0xe80
  419b04:	ldr	x20, [x0, #3312]
  419b08:	mov	x0, #0x0                   	// #0
  419b0c:	bl	401ae0 <dcgettext@plt>
  419b10:	mov	x19, x0
  419b14:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419b18:	mov	w2, #0x5                   	// #5
  419b1c:	adrp	x1, 443000 <ferror@plt+0x41410>
  419b20:	mov	x0, #0x0                   	// #0
  419b24:	ldr	x21, [x3, #632]
  419b28:	add	x1, x1, #0x3b0
  419b2c:	bl	401ae0 <dcgettext@plt>
  419b30:	mov	x5, x0
  419b34:	adrp	x3, 443000 <ferror@plt+0x41410>
  419b38:	mov	x2, x21
  419b3c:	add	x3, x3, #0x350
  419b40:	mov	w4, #0xa8                  	// #168
  419b44:	b	419980 <ferror@plt+0x17d90>
  419b48:	adrp	x0, 466000 <ferror@plt+0x64410>
  419b4c:	mov	w2, #0x5                   	// #5
  419b50:	adrp	x1, 42a000 <ferror@plt+0x28410>
  419b54:	add	x1, x1, #0xe80
  419b58:	ldr	x20, [x0, #3312]
  419b5c:	mov	x0, #0x0                   	// #0
  419b60:	bl	401ae0 <dcgettext@plt>
  419b64:	mov	x19, x0
  419b68:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419b6c:	mov	w2, #0x5                   	// #5
  419b70:	adrp	x1, 443000 <ferror@plt+0x41410>
  419b74:	mov	x0, #0x0                   	// #0
  419b78:	ldr	x21, [x3, #632]
  419b7c:	add	x1, x1, #0x3c8
  419b80:	bl	401ae0 <dcgettext@plt>
  419b84:	mov	x5, x0
  419b88:	adrp	x3, 443000 <ferror@plt+0x41410>
  419b8c:	mov	x2, x21
  419b90:	add	x3, x3, #0x350
  419b94:	mov	w4, #0xb2                  	// #178
  419b98:	b	419980 <ferror@plt+0x17d90>
  419b9c:	adrp	x0, 466000 <ferror@plt+0x64410>
  419ba0:	mov	w2, #0x5                   	// #5
  419ba4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  419ba8:	add	x1, x1, #0xe80
  419bac:	ldr	x20, [x0, #3312]
  419bb0:	mov	x0, #0x0                   	// #0
  419bb4:	bl	401ae0 <dcgettext@plt>
  419bb8:	mov	x19, x0
  419bbc:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419bc0:	mov	w2, #0x5                   	// #5
  419bc4:	adrp	x1, 443000 <ferror@plt+0x41410>
  419bc8:	mov	x0, #0x0                   	// #0
  419bcc:	ldr	x21, [x3, #632]
  419bd0:	add	x1, x1, #0x360
  419bd4:	bl	401ae0 <dcgettext@plt>
  419bd8:	mov	x5, x0
  419bdc:	adrp	x3, 443000 <ferror@plt+0x41410>
  419be0:	mov	x2, x21
  419be4:	add	x3, x3, #0x350
  419be8:	mov	w4, #0x9a                  	// #154
  419bec:	b	419980 <ferror@plt+0x17d90>
  419bf0:	stp	x29, x30, [sp, #-96]!
  419bf4:	mov	x2, #0x1                   	// #1
  419bf8:	mov	x29, sp
  419bfc:	stp	x19, x20, [sp, #16]
  419c00:	mov	x20, x1
  419c04:	mov	x19, x0
  419c08:	mov	x1, #0x2                   	// #2
  419c0c:	add	x0, sp, #0x50
  419c10:	ldrh	w4, [x20]
  419c14:	ldr	x3, [x19]
  419c18:	rev16	w4, w4
  419c1c:	stp	x21, x22, [sp, #32]
  419c20:	strh	w4, [sp, #80]
  419c24:	bl	401a80 <fwrite@plt>
  419c28:	cmp	w0, #0x1
  419c2c:	b.ne	419f98 <ferror@plt+0x183a8>  // b.any
  419c30:	ldrh	w4, [x20, #2]
  419c34:	add	x0, sp, #0x50
  419c38:	ldr	w5, [x19, #8]
  419c3c:	mov	x2, #0x1                   	// #1
  419c40:	ldr	x3, [x19]
  419c44:	rev16	w4, w4
  419c48:	add	w5, w5, #0x2
  419c4c:	str	w5, [x19, #8]
  419c50:	mov	x1, #0x2                   	// #2
  419c54:	strh	w4, [sp, #80]
  419c58:	bl	401a80 <fwrite@plt>
  419c5c:	cmp	w0, #0x1
  419c60:	b.ne	419f98 <ferror@plt+0x183a8>  // b.any
  419c64:	ldr	w5, [x19, #8]
  419c68:	add	x0, sp, #0x50
  419c6c:	ldr	w4, [x20, #4]
  419c70:	mov	x2, #0x1                   	// #1
  419c74:	ldr	x3, [x19]
  419c78:	add	w5, w5, #0x2
  419c7c:	rev	w4, w4
  419c80:	str	w5, [x19, #8]
  419c84:	mov	x1, #0x4                   	// #4
  419c88:	str	w4, [sp, #80]
  419c8c:	bl	401a80 <fwrite@plt>
  419c90:	cmp	w0, #0x1
  419c94:	b.ne	419f98 <ferror@plt+0x183a8>  // b.any
  419c98:	ldr	w5, [x19, #8]
  419c9c:	add	x0, sp, #0x50
  419ca0:	ldr	w4, [x20, #8]
  419ca4:	mov	x2, #0x1                   	// #1
  419ca8:	ldr	x3, [x19]
  419cac:	add	w5, w5, #0x4
  419cb0:	rev	w4, w4
  419cb4:	str	w5, [x19, #8]
  419cb8:	mov	x1, #0x4                   	// #4
  419cbc:	str	w4, [sp, #80]
  419cc0:	bl	401a80 <fwrite@plt>
  419cc4:	cmp	w0, #0x1
  419cc8:	b.ne	419f98 <ferror@plt+0x183a8>  // b.any
  419ccc:	ldr	w1, [x19, #8]
  419cd0:	mov	x0, x20
  419cd4:	str	x23, [sp, #48]
  419cd8:	mov	x21, #0x0                   	// #0
  419cdc:	add	w1, w1, #0x4
  419ce0:	str	w1, [x19, #8]
  419ce4:	mov	w22, #0xc                   	// #12
  419ce8:	bl	41b6e8 <ferror@plt+0x19af8>
  419cec:	mov	w23, w0
  419cf0:	cmp	w0, #0x0
  419cf4:	b.gt	419d40 <ferror@plt+0x18150>
  419cf8:	b	419d98 <ferror@plt+0x181a8>
  419cfc:	ldrh	w4, [x0, x21, lsl #1]
  419d00:	mov	x2, #0x1                   	// #1
  419d04:	add	x0, sp, #0x50
  419d08:	mov	x1, #0x2                   	// #2
  419d0c:	rev16	w4, w4
  419d10:	strh	w4, [sp, #80]
  419d14:	bl	401a80 <fwrite@plt>
  419d18:	cmp	w0, #0x1
  419d1c:	b.ne	419e78 <ferror@plt+0x18288>  // b.any
  419d20:	ldr	w0, [x19, #8]
  419d24:	mov	w1, #0x2                   	// #2
  419d28:	add	w0, w0, w1
  419d2c:	str	w0, [x19, #8]
  419d30:	add	x21, x21, #0x1
  419d34:	add	w22, w22, w1
  419d38:	cmp	w23, w21
  419d3c:	b.le	419d98 <ferror@plt+0x181a8>
  419d40:	ldrh	w1, [x20, #2]
  419d44:	ldr	x3, [x19]
  419d48:	ldr	x0, [x20, #16]
  419d4c:	tbnz	w1, #0, 419e54 <ferror@plt+0x18264>
  419d50:	tbnz	w1, #1, 419cfc <ferror@plt+0x1810c>
  419d54:	ldr	w4, [x0, x21, lsl #2]
  419d58:	mov	x2, #0x1                   	// #1
  419d5c:	add	x0, sp, #0x50
  419d60:	mov	x1, #0x4                   	// #4
  419d64:	rev	w4, w4
  419d68:	str	w4, [sp, #80]
  419d6c:	bl	401a80 <fwrite@plt>
  419d70:	cmp	w0, #0x1
  419d74:	b.ne	419e78 <ferror@plt+0x18288>  // b.any
  419d78:	ldr	w0, [x19, #8]
  419d7c:	mov	w1, #0x4                   	// #4
  419d80:	add	x21, x21, #0x1
  419d84:	add	w22, w22, w1
  419d88:	add	w0, w0, w1
  419d8c:	str	w0, [x19, #8]
  419d90:	cmp	w23, w21
  419d94:	b.gt	419d40 <ferror@plt+0x18150>
  419d98:	ldrh	w0, [x20, #2]
  419d9c:	tbnz	w0, #0, 419db0 <ferror@plt+0x181c0>
  419da0:	lsl	w1, w23, #1
  419da4:	tst	x0, #0x2
  419da8:	lsl	w23, w23, #2
  419dac:	csel	w23, w23, w1, eq  // eq = none
  419db0:	add	w23, w23, #0xc
  419db4:	cmp	w23, w22
  419db8:	b.ne	41a004 <ferror@plt+0x18414>  // b.any
  419dbc:	ldr	w1, [x19, #8]
  419dc0:	negs	w0, w1
  419dc4:	and	w1, w1, #0x7
  419dc8:	and	w0, w0, #0x7
  419dcc:	csneg	w0, w1, w0, mi  // mi = first
  419dd0:	neg	w0, w0
  419dd4:	ands	w20, w0, #0x7
  419dd8:	b.eq	419f10 <ferror@plt+0x18320>  // b.none
  419ddc:	mov	w21, #0x0                   	// #0
  419de0:	ldr	x3, [x19]
  419de4:	mov	x2, #0x1                   	// #1
  419de8:	add	x0, sp, #0x50
  419dec:	mov	x1, x2
  419df0:	strb	wzr, [sp, #80]
  419df4:	bl	401a80 <fwrite@plt>
  419df8:	cmp	w0, #0x1
  419dfc:	b.eq	419ef4 <ferror@plt+0x18304>  // b.none
  419e00:	adrp	x0, 466000 <ferror@plt+0x64410>
  419e04:	mov	w2, #0x5                   	// #5
  419e08:	adrp	x1, 42a000 <ferror@plt+0x28410>
  419e0c:	add	x1, x1, #0xe80
  419e10:	ldr	x20, [x0, #3312]
  419e14:	mov	x0, #0x0                   	// #0
  419e18:	bl	401ae0 <dcgettext@plt>
  419e1c:	mov	x19, x0
  419e20:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419e24:	mov	w2, #0x5                   	// #5
  419e28:	adrp	x1, 443000 <ferror@plt+0x41410>
  419e2c:	mov	x0, #0x0                   	// #0
  419e30:	ldr	x21, [x3, #632]
  419e34:	add	x1, x1, #0x3c8
  419e38:	bl	401ae0 <dcgettext@plt>
  419e3c:	mov	x5, x0
  419e40:	adrp	x3, 443000 <ferror@plt+0x41410>
  419e44:	mov	x2, x21
  419e48:	add	x3, x3, #0x350
  419e4c:	mov	w4, #0xf2                  	// #242
  419e50:	b	419ec8 <ferror@plt+0x182d8>
  419e54:	ldrb	w4, [x0, x21]
  419e58:	mov	x2, #0x1                   	// #1
  419e5c:	mov	x1, x2
  419e60:	add	x0, sp, #0x50
  419e64:	strb	w4, [sp, #80]
  419e68:	bl	401a80 <fwrite@plt>
  419e6c:	mov	x1, x0
  419e70:	cmp	w0, #0x1
  419e74:	b.eq	419ee4 <ferror@plt+0x182f4>  // b.none
  419e78:	adrp	x0, 466000 <ferror@plt+0x64410>
  419e7c:	mov	w2, #0x5                   	// #5
  419e80:	adrp	x1, 42a000 <ferror@plt+0x28410>
  419e84:	add	x1, x1, #0xe80
  419e88:	ldr	x20, [x0, #3312]
  419e8c:	mov	x0, #0x0                   	// #0
  419e90:	bl	401ae0 <dcgettext@plt>
  419e94:	mov	x19, x0
  419e98:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419e9c:	mov	w2, #0x5                   	// #5
  419ea0:	adrp	x1, 443000 <ferror@plt+0x41410>
  419ea4:	mov	x0, #0x0                   	// #0
  419ea8:	ldr	x21, [x3, #632]
  419eac:	add	x1, x1, #0x3d8
  419eb0:	bl	401ae0 <dcgettext@plt>
  419eb4:	mov	x5, x0
  419eb8:	adrp	x3, 443000 <ferror@plt+0x41410>
  419ebc:	mov	x2, x21
  419ec0:	add	x3, x3, #0x350
  419ec4:	mov	w4, #0xe4                  	// #228
  419ec8:	mov	x1, x19
  419ecc:	mov	x0, x20
  419ed0:	bl	401bc0 <fprintf@plt>
  419ed4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  419ed8:	mov	w1, #0x2                   	// #2
  419edc:	add	x0, x0, #0xaf8
  419ee0:	bl	401b20 <longjmp@plt>
  419ee4:	ldr	w0, [x19, #8]
  419ee8:	add	w0, w0, #0x1
  419eec:	str	w0, [x19, #8]
  419ef0:	b	419d30 <ferror@plt+0x18140>
  419ef4:	ldr	w0, [x19, #8]
  419ef8:	add	w21, w21, #0x1
  419efc:	cmp	w20, w21
  419f00:	add	w0, w0, #0x1
  419f04:	str	w0, [x19, #8]
  419f08:	b.ne	419de0 <ferror@plt+0x181f0>  // b.any
  419f0c:	add	w22, w22, w20
  419f10:	ldr	x0, [x19]
  419f14:	add	x1, sp, #0x50
  419f18:	bl	4017d0 <fgetpos@plt>
  419f1c:	cbnz	w0, 419fb0 <ferror@plt+0x183c0>
  419f20:	mov	x1, x19
  419f24:	ldr	x0, [x1], #16
  419f28:	bl	401a40 <fsetpos@plt>
  419f2c:	cbnz	w0, 419fb0 <ferror@plt+0x183c0>
  419f30:	ldr	w4, [x19, #8]
  419f34:	add	x0, sp, #0x4c
  419f38:	ldr	x3, [x19]
  419f3c:	rev	w4, w4
  419f40:	mov	x2, #0x1                   	// #1
  419f44:	mov	x1, #0x4                   	// #4
  419f48:	str	w4, [sp, #76]
  419f4c:	bl	401a80 <fwrite@plt>
  419f50:	cmp	w0, #0x1
  419f54:	b.ne	419fb0 <ferror@plt+0x183c0>  // b.any
  419f58:	ldr	w2, [x19, #8]
  419f5c:	add	x1, sp, #0x50
  419f60:	ldr	x0, [x19]
  419f64:	add	w2, w2, #0x4
  419f68:	str	w2, [x19, #8]
  419f6c:	bl	401a40 <fsetpos@plt>
  419f70:	cbnz	w0, 419fb0 <ferror@plt+0x183c0>
  419f74:	ldr	w0, [x19, #8]
  419f78:	ldr	x23, [sp, #48]
  419f7c:	sub	w0, w0, #0x4
  419f80:	str	w0, [x19, #8]
  419f84:	mov	w0, w22
  419f88:	ldp	x19, x20, [sp, #16]
  419f8c:	ldp	x21, x22, [sp, #32]
  419f90:	ldp	x29, x30, [sp], #96
  419f94:	ret
  419f98:	mov	w22, #0xffffffff            	// #-1
  419f9c:	mov	w0, w22
  419fa0:	ldp	x19, x20, [sp, #16]
  419fa4:	ldp	x21, x22, [sp, #32]
  419fa8:	ldp	x29, x30, [sp], #96
  419fac:	ret
  419fb0:	adrp	x0, 466000 <ferror@plt+0x64410>
  419fb4:	mov	w2, #0x5                   	// #5
  419fb8:	adrp	x1, 42a000 <ferror@plt+0x28410>
  419fbc:	add	x1, x1, #0xe80
  419fc0:	ldr	x20, [x0, #3312]
  419fc4:	mov	x0, #0x0                   	// #0
  419fc8:	bl	401ae0 <dcgettext@plt>
  419fcc:	mov	x19, x0
  419fd0:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  419fd4:	mov	w2, #0x5                   	// #5
  419fd8:	adrp	x1, 443000 <ferror@plt+0x41410>
  419fdc:	mov	x0, #0x0                   	// #0
  419fe0:	ldr	x21, [x3, #632]
  419fe4:	add	x1, x1, #0x410
  419fe8:	bl	401ae0 <dcgettext@plt>
  419fec:	mov	x5, x0
  419ff0:	adrp	x3, 443000 <ferror@plt+0x41410>
  419ff4:	mov	x2, x21
  419ff8:	add	x3, x3, #0x350
  419ffc:	mov	w4, #0xfc                  	// #252
  41a000:	b	419ec8 <ferror@plt+0x182d8>
  41a004:	adrp	x0, 466000 <ferror@plt+0x64410>
  41a008:	mov	w2, #0x5                   	// #5
  41a00c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  41a010:	add	x1, x1, #0xe80
  41a014:	ldr	x20, [x0, #3312]
  41a018:	mov	x0, #0x0                   	// #0
  41a01c:	bl	401ae0 <dcgettext@plt>
  41a020:	mov	x19, x0
  41a024:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  41a028:	mov	w2, #0x5                   	// #5
  41a02c:	adrp	x1, 443000 <ferror@plt+0x41410>
  41a030:	mov	x0, #0x0                   	// #0
  41a034:	ldr	x21, [x3, #632]
  41a038:	add	x1, x1, #0x3f8
  41a03c:	bl	401ae0 <dcgettext@plt>
  41a040:	mov	x5, x0
  41a044:	adrp	x3, 443000 <ferror@plt+0x41410>
  41a048:	mov	x2, x21
  41a04c:	add	x3, x3, #0x350
  41a050:	mov	w4, #0xec                  	// #236
  41a054:	b	419ec8 <ferror@plt+0x182d8>
  41a058:	stp	x29, x30, [sp, #-32]!
  41a05c:	sxtw	x2, w2
  41a060:	mov	x29, sp
  41a064:	stp	x19, x20, [sp, #16]
  41a068:	mov	x20, x0
  41a06c:	mov	x19, x2
  41a070:	mov	x0, x1
  41a074:	mov	x1, #0x1                   	// #1
  41a078:	ldr	x3, [x20]
  41a07c:	bl	401a80 <fwrite@plt>
  41a080:	cmp	w19, w0
  41a084:	b.ne	41a0a4 <ferror@plt+0x184b4>  // b.any
  41a088:	ldr	w2, [x20, #8]
  41a08c:	mov	w0, w19
  41a090:	add	w19, w2, w19
  41a094:	str	w19, [x20, #8]
  41a098:	ldp	x19, x20, [sp, #16]
  41a09c:	ldp	x29, x30, [sp], #32
  41a0a0:	ret
  41a0a4:	mov	w0, #0xffffffff            	// #-1
  41a0a8:	b	41a098 <ferror@plt+0x184a8>
  41a0ac:	nop
  41a0b0:	stp	x29, x30, [sp, #-48]!
  41a0b4:	rev	w3, w1
  41a0b8:	mov	x2, #0x1                   	// #1
  41a0bc:	mov	x29, sp
  41a0c0:	str	x19, [sp, #16]
  41a0c4:	mov	x19, x0
  41a0c8:	str	w3, [sp, #44]
  41a0cc:	add	x0, sp, #0x2c
  41a0d0:	mov	x1, #0x4                   	// #4
  41a0d4:	ldr	x3, [x19]
  41a0d8:	bl	401a80 <fwrite@plt>
  41a0dc:	cmp	w0, #0x1
  41a0e0:	b.ne	41a100 <ferror@plt+0x18510>  // b.any
  41a0e4:	ldr	w1, [x19, #8]
  41a0e8:	mov	w0, #0x4                   	// #4
  41a0ec:	add	w1, w1, w0
  41a0f0:	str	w1, [x19, #8]
  41a0f4:	ldr	x19, [sp, #16]
  41a0f8:	ldp	x29, x30, [sp], #48
  41a0fc:	ret
  41a100:	mov	w0, #0xffffffff            	// #-1
  41a104:	b	41a0f4 <ferror@plt+0x18504>
  41a108:	stp	x29, x30, [sp, #-48]!
  41a10c:	rev16	w3, w1
  41a110:	mov	x2, #0x1                   	// #1
  41a114:	mov	x29, sp
  41a118:	str	x19, [sp, #16]
  41a11c:	mov	x19, x0
  41a120:	strh	w3, [sp, #46]
  41a124:	add	x0, sp, #0x2e
  41a128:	mov	x1, #0x2                   	// #2
  41a12c:	ldr	x3, [x19]
  41a130:	bl	401a80 <fwrite@plt>
  41a134:	cmp	w0, #0x1
  41a138:	b.ne	41a158 <ferror@plt+0x18568>  // b.any
  41a13c:	ldr	w1, [x19, #8]
  41a140:	mov	w0, #0x2                   	// #2
  41a144:	add	w1, w1, w0
  41a148:	str	w1, [x19, #8]
  41a14c:	ldr	x19, [sp, #16]
  41a150:	ldp	x29, x30, [sp], #48
  41a154:	ret
  41a158:	mov	w0, #0xffffffff            	// #-1
  41a15c:	b	41a14c <ferror@plt+0x1855c>
  41a160:	stp	x29, x30, [sp, #-48]!
  41a164:	mov	x2, #0x1                   	// #1
  41a168:	mov	x29, sp
  41a16c:	str	x19, [sp, #16]
  41a170:	mov	x19, x0
  41a174:	add	x0, sp, #0x2f
  41a178:	strb	w1, [sp, #47]
  41a17c:	mov	x1, x2
  41a180:	ldr	x3, [x19]
  41a184:	bl	401a80 <fwrite@plt>
  41a188:	cmp	w0, #0x1
  41a18c:	b.ne	41a1a8 <ferror@plt+0x185b8>  // b.any
  41a190:	ldr	w1, [x19, #8]
  41a194:	add	w1, w1, #0x1
  41a198:	str	w1, [x19, #8]
  41a19c:	ldr	x19, [sp, #16]
  41a1a0:	ldp	x29, x30, [sp], #48
  41a1a4:	ret
  41a1a8:	mov	w0, #0xffffffff            	// #-1
  41a1ac:	ldr	x19, [sp, #16]
  41a1b0:	ldp	x29, x30, [sp], #48
  41a1b4:	ret
  41a1b8:	stp	x29, x30, [sp, #-80]!
  41a1bc:	mov	x29, sp
  41a1c0:	ldrh	w1, [x0]
  41a1c4:	ldur	d0, [x0, #4]
  41a1c8:	stp	xzr, xzr, [sp, #64]
  41a1cc:	stp	x21, x22, [sp, #32]
  41a1d0:	ldrh	w21, [x0, #2]
  41a1d4:	stp	x19, x20, [sp, #16]
  41a1d8:	mov	x19, x0
  41a1dc:	strh	w1, [sp, #56]
  41a1e0:	strh	w21, [sp, #58]
  41a1e4:	stur	d0, [sp, #60]
  41a1e8:	bl	41b6e8 <ferror@plt+0x19af8>
  41a1ec:	cmp	w0, #0x0
  41a1f0:	b.le	41addc <ferror@plt+0x191ec>
  41a1f4:	ldrh	w1, [x19, #2]
  41a1f8:	ldr	x4, [x19, #16]
  41a1fc:	and	w5, w1, #0x2
  41a200:	and	w6, w1, #0x1
  41a204:	tbnz	w1, #0, 41a4ac <ferror@plt+0x188bc>
  41a208:	sub	w1, w0, #0x1
  41a20c:	cbnz	w5, 41a7b8 <ferror@plt+0x18bc8>
  41a210:	cmp	w1, #0x2
  41a214:	b.ls	41b5c4 <ferror@plt+0x199d4>  // b.plast
  41a218:	lsr	w2, w0, #2
  41a21c:	mov	x1, x4
  41a220:	movi	v1.4s, #0x0
  41a224:	add	x2, x4, w2, uxtw #4
  41a228:	ldr	q0, [x1], #16
  41a22c:	abs	v0.4s, v0.4s
  41a230:	cmp	x1, x2
  41a234:	smax	v1.4s, v1.4s, v0.4s
  41a238:	b.ne	41a228 <ferror@plt+0x18638>  // b.any
  41a23c:	smaxv	s1, v1.4s
  41a240:	tst	x0, #0x3
  41a244:	and	w3, w0, #0xfffffffc
  41a248:	mov	w1, v1.s[0]
  41a24c:	b.eq	41a2ac <ferror@plt+0x186bc>  // b.none
  41a250:	ldr	w2, [x4, w3, sxtw #2]
  41a254:	add	w7, w3, #0x1
  41a258:	sbfiz	x6, x3, #2, #32
  41a25c:	cmp	w2, #0x0
  41a260:	cneg	w2, w2, lt  // lt = tstop
  41a264:	cmp	w1, w2
  41a268:	csel	w1, w1, w2, ge  // ge = tcont
  41a26c:	cmp	w0, w7
  41a270:	b.le	41a2ac <ferror@plt+0x186bc>
  41a274:	add	x4, x4, x6
  41a278:	add	w3, w3, #0x2
  41a27c:	ldr	w2, [x4, #4]
  41a280:	cmp	w2, #0x0
  41a284:	cneg	w2, w2, lt  // lt = tstop
  41a288:	cmp	w1, w2
  41a28c:	csel	w1, w1, w2, ge  // ge = tcont
  41a290:	cmp	w0, w3
  41a294:	b.le	41a2ac <ferror@plt+0x186bc>
  41a298:	ldr	w0, [x4, #8]
  41a29c:	cmp	w0, #0x0
  41a2a0:	cneg	w0, w0, lt  // lt = tstop
  41a2a4:	cmp	w1, w0
  41a2a8:	csel	w1, w1, w0, ge  // ge = tcont
  41a2ac:	cmp	w1, #0x7f
  41a2b0:	b.le	41ade4 <ferror@plt+0x191f4>
  41a2b4:	mov	w0, #0x7fff                	// #32767
  41a2b8:	cmp	w1, w0
  41a2bc:	b.gt	41a748 <ferror@plt+0x18b58>
  41a2c0:	cbnz	w5, 41a49c <ferror@plt+0x188ac>
  41a2c4:	mov	x0, x19
  41a2c8:	bl	41b6e8 <ferror@plt+0x19af8>
  41a2cc:	sxtw	x22, w0
  41a2d0:	mov	x1, #0x2                   	// #2
  41a2d4:	mov	x0, x22
  41a2d8:	bl	401920 <calloc@plt>
  41a2dc:	and	w2, w21, #0xfffffff8
  41a2e0:	mov	x20, x22
  41a2e4:	mov	x3, x0
  41a2e8:	mov	w1, #0x2                   	// #2
  41a2ec:	sxth	w2, w2
  41a2f0:	str	x0, [sp, #72]
  41a2f4:	orr	w1, w1, w2
  41a2f8:	cmp	w20, #0x0
  41a2fc:	and	w1, w1, #0xffff
  41a300:	strh	w1, [sp, #58]
  41a304:	ldr	x0, [x19, #16]
  41a308:	b.le	41a488 <ferror@plt+0x18898>
  41a30c:	ldrh	w2, [x19, #2]
  41a310:	and	w4, w1, #0x1
  41a314:	and	w1, w1, #0x2
  41a318:	and	w5, w2, #0x2
  41a31c:	tbz	w2, #0, 41a904 <ferror@plt+0x18d14>
  41a320:	cbz	w4, 41aaa4 <ferror@plt+0x18eb4>
  41a324:	add	x1, x3, #0xf
  41a328:	sub	w2, w20, #0x1
  41a32c:	sub	x1, x1, x0
  41a330:	cmp	x1, #0x1e
  41a334:	ccmp	w2, #0xe, #0x0, hi  // hi = pmore
  41a338:	b.ls	41b59c <ferror@plt+0x199ac>  // b.plast
  41a33c:	and	x2, x20, #0xfffffff0
  41a340:	mov	x1, #0x0                   	// #0
  41a344:	nop
  41a348:	ldr	q0, [x0, x1]
  41a34c:	str	q0, [x3, x1]
  41a350:	add	x1, x1, #0x10
  41a354:	cmp	x2, x1
  41a358:	b.ne	41a348 <ferror@plt+0x18758>  // b.any
  41a35c:	tst	x20, #0xf
  41a360:	and	w1, w20, #0xfffffff0
  41a364:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41a368:	ldrsb	w4, [x0, w1, uxtw]
  41a36c:	add	w2, w1, #0x1
  41a370:	strb	w4, [x3, w1, uxtw]
  41a374:	cmp	w2, w20
  41a378:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a37c:	ldrsb	w5, [x0, w2, sxtw]
  41a380:	add	w4, w1, #0x2
  41a384:	strb	w5, [x3, w2, sxtw]
  41a388:	cmp	w4, w20
  41a38c:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a390:	ldrsb	w5, [x0, w4, sxtw]
  41a394:	add	w2, w1, #0x3
  41a398:	strb	w5, [x3, w4, sxtw]
  41a39c:	cmp	w20, w2
  41a3a0:	b.le	41a488 <ferror@plt+0x18898>
  41a3a4:	ldrsb	w5, [x0, w2, sxtw]
  41a3a8:	add	w4, w1, #0x4
  41a3ac:	strb	w5, [x3, w2, sxtw]
  41a3b0:	cmp	w4, w20
  41a3b4:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a3b8:	ldrsb	w5, [x0, w4, sxtw]
  41a3bc:	add	w2, w1, #0x5
  41a3c0:	strb	w5, [x3, w4, sxtw]
  41a3c4:	cmp	w2, w20
  41a3c8:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a3cc:	ldrsb	w5, [x0, w2, sxtw]
  41a3d0:	add	w4, w1, #0x6
  41a3d4:	strb	w5, [x3, w2, sxtw]
  41a3d8:	cmp	w4, w20
  41a3dc:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a3e0:	ldrsb	w5, [x0, w4, sxtw]
  41a3e4:	add	w2, w1, #0x7
  41a3e8:	strb	w5, [x3, w4, sxtw]
  41a3ec:	cmp	w2, w20
  41a3f0:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a3f4:	ldrsb	w5, [x0, w2, sxtw]
  41a3f8:	add	w4, w1, #0x8
  41a3fc:	strb	w5, [x3, w2, sxtw]
  41a400:	cmp	w4, w20
  41a404:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a408:	ldrsb	w5, [x0, w4, sxtw]
  41a40c:	add	w2, w1, #0x9
  41a410:	strb	w5, [x3, w4, sxtw]
  41a414:	cmp	w2, w20
  41a418:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a41c:	ldrsb	w5, [x0, w2, sxtw]
  41a420:	add	w4, w1, #0xa
  41a424:	strb	w5, [x3, w2, sxtw]
  41a428:	cmp	w4, w20
  41a42c:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a430:	ldrsb	w5, [x0, w4, sxtw]
  41a434:	add	w2, w1, #0xb
  41a438:	strb	w5, [x3, w4, sxtw]
  41a43c:	cmp	w2, w20
  41a440:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a444:	ldrsb	w5, [x0, w2, sxtw]
  41a448:	add	w4, w1, #0xc
  41a44c:	strb	w5, [x3, w2, sxtw]
  41a450:	cmp	w4, w20
  41a454:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a458:	ldrsb	w5, [x0, w4, sxtw]
  41a45c:	add	w2, w1, #0xd
  41a460:	strb	w5, [x3, w4, sxtw]
  41a464:	cmp	w2, w20
  41a468:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a46c:	ldrsb	w4, [x0, w2, sxtw]
  41a470:	add	w1, w1, #0xe
  41a474:	strb	w4, [x3, w2, sxtw]
  41a478:	cmp	w1, w20
  41a47c:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41a480:	ldrsb	w2, [x0, w1, sxtw]
  41a484:	strb	w2, [x3, w1, sxtw]
  41a488:	bl	401a30 <free@plt>
  41a48c:	ldp	x0, x1, [sp, #56]
  41a490:	stp	x0, x1, [x19]
  41a494:	ldr	x0, [sp, #72]
  41a498:	str	x0, [x19, #16]
  41a49c:	ldp	x19, x20, [sp, #16]
  41a4a0:	ldp	x21, x22, [sp, #32]
  41a4a4:	ldp	x29, x30, [sp], #80
  41a4a8:	ret
  41a4ac:	sub	w1, w0, #0x1
  41a4b0:	cmp	w1, #0xe
  41a4b4:	b.ls	41b590 <ferror@plt+0x199a0>  // b.plast
  41a4b8:	lsr	w2, w0, #4
  41a4bc:	mov	x1, x4
  41a4c0:	movi	v4.4s, #0x0
  41a4c4:	add	x2, x4, w2, uxtw #4
  41a4c8:	ldr	q2, [x1], #16
  41a4cc:	sxtl	v0.8h, v2.8b
  41a4d0:	cmp	x1, x2
  41a4d4:	sxtl2	v2.8h, v2.16b
  41a4d8:	sxtl	v1.4s, v0.4h
  41a4dc:	sxtl2	v0.4s, v0.8h
  41a4e0:	sxtl	v3.4s, v2.4h
  41a4e4:	sxtl2	v2.4s, v2.8h
  41a4e8:	abs	v1.4s, v1.4s
  41a4ec:	abs	v0.4s, v0.4s
  41a4f0:	abs	v3.4s, v3.4s
  41a4f4:	abs	v2.4s, v2.4s
  41a4f8:	smax	v0.4s, v1.4s, v0.4s
  41a4fc:	smax	v0.4s, v0.4s, v3.4s
  41a500:	smax	v0.4s, v0.4s, v2.4s
  41a504:	smax	v4.4s, v4.4s, v0.4s
  41a508:	b.ne	41a4c8 <ferror@plt+0x188d8>  // b.any
  41a50c:	smaxv	s4, v4.4s
  41a510:	tst	x0, #0xf
  41a514:	and	w2, w0, #0xfffffff0
  41a518:	mov	w1, v4.s[0]
  41a51c:	b.eq	41a730 <ferror@plt+0x18b40>  // b.none
  41a520:	ldrsb	w3, [x4, w2, sxtw]
  41a524:	add	w7, w2, #0x1
  41a528:	cmp	w3, #0x0
  41a52c:	cneg	w3, w3, lt  // lt = tstop
  41a530:	and	w8, w3, #0xff
  41a534:	cmp	w1, w3, uxtb
  41a538:	csel	w1, w1, w8, ge  // ge = tcont
  41a53c:	cmp	w0, w7
  41a540:	b.le	41a730 <ferror@plt+0x18b40>
  41a544:	ldrsb	w3, [x4, w7, sxtw]
  41a548:	add	w7, w2, #0x2
  41a54c:	cmp	w3, #0x0
  41a550:	cneg	w3, w3, lt  // lt = tstop
  41a554:	and	w8, w3, #0xff
  41a558:	cmp	w1, w3, uxtb
  41a55c:	csel	w1, w1, w8, ge  // ge = tcont
  41a560:	cmp	w0, w7
  41a564:	b.le	41a730 <ferror@plt+0x18b40>
  41a568:	ldrsb	w3, [x4, w7, sxtw]
  41a56c:	add	w7, w2, #0x3
  41a570:	cmp	w3, #0x0
  41a574:	cneg	w3, w3, lt  // lt = tstop
  41a578:	and	w8, w3, #0xff
  41a57c:	cmp	w1, w3, uxtb
  41a580:	csel	w1, w1, w8, ge  // ge = tcont
  41a584:	cmp	w0, w7
  41a588:	b.le	41a730 <ferror@plt+0x18b40>
  41a58c:	ldrsb	w3, [x4, w7, sxtw]
  41a590:	add	w7, w2, #0x4
  41a594:	cmp	w3, #0x0
  41a598:	cneg	w3, w3, lt  // lt = tstop
  41a59c:	and	w8, w3, #0xff
  41a5a0:	cmp	w1, w3, uxtb
  41a5a4:	csel	w1, w1, w8, ge  // ge = tcont
  41a5a8:	cmp	w0, w7
  41a5ac:	b.le	41a730 <ferror@plt+0x18b40>
  41a5b0:	ldrsb	w3, [x4, w7, sxtw]
  41a5b4:	add	w7, w2, #0x5
  41a5b8:	cmp	w3, #0x0
  41a5bc:	cneg	w3, w3, lt  // lt = tstop
  41a5c0:	and	w8, w3, #0xff
  41a5c4:	cmp	w1, w3, uxtb
  41a5c8:	csel	w1, w1, w8, ge  // ge = tcont
  41a5cc:	cmp	w0, w7
  41a5d0:	b.le	41a730 <ferror@plt+0x18b40>
  41a5d4:	ldrsb	w3, [x4, w7, sxtw]
  41a5d8:	add	w7, w2, #0x6
  41a5dc:	cmp	w3, #0x0
  41a5e0:	cneg	w3, w3, lt  // lt = tstop
  41a5e4:	and	w8, w3, #0xff
  41a5e8:	cmp	w1, w3, uxtb
  41a5ec:	csel	w1, w1, w8, ge  // ge = tcont
  41a5f0:	cmp	w0, w7
  41a5f4:	b.le	41a730 <ferror@plt+0x18b40>
  41a5f8:	ldrsb	w3, [x4, w7, sxtw]
  41a5fc:	add	w7, w2, #0x7
  41a600:	cmp	w3, #0x0
  41a604:	cneg	w3, w3, lt  // lt = tstop
  41a608:	and	w8, w3, #0xff
  41a60c:	cmp	w1, w3, uxtb
  41a610:	csel	w1, w1, w8, ge  // ge = tcont
  41a614:	cmp	w0, w7
  41a618:	b.le	41a730 <ferror@plt+0x18b40>
  41a61c:	ldrsb	w3, [x4, w7, sxtw]
  41a620:	add	w7, w2, #0x8
  41a624:	cmp	w3, #0x0
  41a628:	cneg	w3, w3, lt  // lt = tstop
  41a62c:	and	w8, w3, #0xff
  41a630:	cmp	w1, w3, uxtb
  41a634:	csel	w1, w1, w8, ge  // ge = tcont
  41a638:	cmp	w0, w7
  41a63c:	b.le	41a730 <ferror@plt+0x18b40>
  41a640:	ldrsb	w3, [x4, w7, sxtw]
  41a644:	add	w7, w2, #0x9
  41a648:	cmp	w3, #0x0
  41a64c:	cneg	w3, w3, lt  // lt = tstop
  41a650:	and	w8, w3, #0xff
  41a654:	cmp	w1, w3, uxtb
  41a658:	csel	w1, w1, w8, ge  // ge = tcont
  41a65c:	cmp	w0, w7
  41a660:	b.le	41a730 <ferror@plt+0x18b40>
  41a664:	ldrsb	w3, [x4, w7, sxtw]
  41a668:	add	w7, w2, #0xa
  41a66c:	cmp	w3, #0x0
  41a670:	cneg	w3, w3, lt  // lt = tstop
  41a674:	and	w8, w3, #0xff
  41a678:	cmp	w1, w3, uxtb
  41a67c:	csel	w1, w1, w8, ge  // ge = tcont
  41a680:	cmp	w0, w7
  41a684:	b.le	41a730 <ferror@plt+0x18b40>
  41a688:	ldrsb	w3, [x4, w7, sxtw]
  41a68c:	add	w7, w2, #0xb
  41a690:	cmp	w3, #0x0
  41a694:	cneg	w3, w3, lt  // lt = tstop
  41a698:	and	w8, w3, #0xff
  41a69c:	cmp	w1, w3, uxtb
  41a6a0:	csel	w1, w1, w8, ge  // ge = tcont
  41a6a4:	cmp	w0, w7
  41a6a8:	b.le	41a730 <ferror@plt+0x18b40>
  41a6ac:	ldrsb	w3, [x4, w7, sxtw]
  41a6b0:	add	w7, w2, #0xc
  41a6b4:	cmp	w3, #0x0
  41a6b8:	cneg	w3, w3, lt  // lt = tstop
  41a6bc:	and	w8, w3, #0xff
  41a6c0:	cmp	w1, w3, uxtb
  41a6c4:	csel	w1, w1, w8, ge  // ge = tcont
  41a6c8:	cmp	w0, w7
  41a6cc:	b.le	41a730 <ferror@plt+0x18b40>
  41a6d0:	ldrsb	w3, [x4, w7, sxtw]
  41a6d4:	add	w7, w2, #0xd
  41a6d8:	cmp	w3, #0x0
  41a6dc:	cneg	w3, w3, lt  // lt = tstop
  41a6e0:	and	w8, w3, #0xff
  41a6e4:	cmp	w1, w3, uxtb
  41a6e8:	csel	w1, w1, w8, ge  // ge = tcont
  41a6ec:	cmp	w0, w7
  41a6f0:	b.le	41a730 <ferror@plt+0x18b40>
  41a6f4:	ldrsb	w3, [x4, w7, sxtw]
  41a6f8:	add	w2, w2, #0xe
  41a6fc:	cmp	w3, #0x0
  41a700:	cneg	w3, w3, lt  // lt = tstop
  41a704:	and	w7, w3, #0xff
  41a708:	cmp	w1, w3, uxtb
  41a70c:	csel	w1, w1, w7, ge  // ge = tcont
  41a710:	cmp	w0, w2
  41a714:	b.le	41a730 <ferror@plt+0x18b40>
  41a718:	ldrsb	w0, [x4, w2, sxtw]
  41a71c:	cmp	w0, #0x0
  41a720:	cneg	w0, w0, lt  // lt = tstop
  41a724:	and	w2, w0, #0xff
  41a728:	cmp	w1, w0, uxtb
  41a72c:	csel	w1, w1, w2, ge  // ge = tcont
  41a730:	cmp	w1, #0x7f
  41a734:	b.le	41a49c <ferror@plt+0x188ac>
  41a738:	mov	w0, #0x7fff                	// #32767
  41a73c:	cmp	w1, w0
  41a740:	b.le	41a74c <ferror@plt+0x18b5c>
  41a744:	cbnz	w6, 41a74c <ferror@plt+0x18b5c>
  41a748:	cbz	w5, 41a49c <ferror@plt+0x188ac>
  41a74c:	adrp	x0, 466000 <ferror@plt+0x64410>
  41a750:	mov	w2, #0x5                   	// #5
  41a754:	adrp	x1, 42a000 <ferror@plt+0x28410>
  41a758:	add	x1, x1, #0xe80
  41a75c:	ldr	x20, [x0, #3312]
  41a760:	mov	x0, #0x0                   	// #0
  41a764:	bl	401ae0 <dcgettext@plt>
  41a768:	mov	x19, x0
  41a76c:	adrp	x3, 45e000 <ferror@plt+0x5c410>
  41a770:	mov	w2, #0x5                   	// #5
  41a774:	adrp	x1, 443000 <ferror@plt+0x41410>
  41a778:	mov	x0, #0x0                   	// #0
  41a77c:	ldr	x21, [x3, #632]
  41a780:	add	x1, x1, #0x428
  41a784:	bl	401ae0 <dcgettext@plt>
  41a788:	mov	x5, x0
  41a78c:	mov	x2, x21
  41a790:	adrp	x3, 443000 <ferror@plt+0x41410>
  41a794:	add	x3, x3, #0x350
  41a798:	mov	w4, #0x1e0                 	// #480
  41a79c:	mov	x1, x19
  41a7a0:	mov	x0, x20
  41a7a4:	bl	401bc0 <fprintf@plt>
  41a7a8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41a7ac:	mov	w1, #0x2                   	// #2
  41a7b0:	add	x0, x0, #0xaf8
  41a7b4:	bl	401b20 <longjmp@plt>
  41a7b8:	cmp	w1, #0x6
  41a7bc:	b.ls	41b5b8 <ferror@plt+0x199c8>  // b.plast
  41a7c0:	lsr	w2, w0, #3
  41a7c4:	mov	x1, x4
  41a7c8:	movi	v2.4s, #0x0
  41a7cc:	add	x2, x4, w2, uxtw #4
  41a7d0:	ldr	q0, [x1], #16
  41a7d4:	sxtl	v1.4s, v0.4h
  41a7d8:	cmp	x1, x2
  41a7dc:	sxtl2	v0.4s, v0.8h
  41a7e0:	abs	v1.4s, v1.4s
  41a7e4:	abs	v0.4s, v0.4s
  41a7e8:	smax	v0.4s, v1.4s, v0.4s
  41a7ec:	smax	v2.4s, v2.4s, v0.4s
  41a7f0:	b.ne	41a7d0 <ferror@plt+0x18be0>  // b.any
  41a7f4:	smaxv	s2, v2.4s
  41a7f8:	tst	x0, #0x7
  41a7fc:	and	w2, w0, #0xfffffff8
  41a800:	mov	w1, v2.s[0]
  41a804:	b.eq	41a2ac <ferror@plt+0x186bc>  // b.none
  41a808:	ldrsh	w3, [x4, w2, sxtw #1]
  41a80c:	add	w6, w2, #0x1
  41a810:	sbfiz	x8, x2, #1, #32
  41a814:	cmp	w3, #0x0
  41a818:	cneg	w3, w3, lt  // lt = tstop
  41a81c:	and	w7, w3, #0xffff
  41a820:	cmp	w1, w3, uxth
  41a824:	csel	w1, w1, w7, ge  // ge = tcont
  41a828:	cmp	w0, w6
  41a82c:	b.le	41a2ac <ferror@plt+0x186bc>
  41a830:	add	x4, x4, x8
  41a834:	add	w6, w2, #0x2
  41a838:	ldrsh	w3, [x4, #2]
  41a83c:	cmp	w3, #0x0
  41a840:	cneg	w3, w3, lt  // lt = tstop
  41a844:	and	w7, w3, #0xffff
  41a848:	cmp	w1, w3, uxth
  41a84c:	csel	w1, w1, w7, ge  // ge = tcont
  41a850:	cmp	w0, w6
  41a854:	b.le	41a2ac <ferror@plt+0x186bc>
  41a858:	ldrsh	w3, [x4, #4]
  41a85c:	add	w6, w2, #0x3
  41a860:	cmp	w3, #0x0
  41a864:	cneg	w3, w3, lt  // lt = tstop
  41a868:	and	w7, w3, #0xffff
  41a86c:	cmp	w1, w3, uxth
  41a870:	csel	w1, w1, w7, ge  // ge = tcont
  41a874:	cmp	w0, w6
  41a878:	b.le	41a2ac <ferror@plt+0x186bc>
  41a87c:	ldrsh	w3, [x4, #6]
  41a880:	add	w6, w2, #0x4
  41a884:	cmp	w3, #0x0
  41a888:	cneg	w3, w3, lt  // lt = tstop
  41a88c:	and	w7, w3, #0xffff
  41a890:	cmp	w1, w3, uxth
  41a894:	csel	w1, w1, w7, ge  // ge = tcont
  41a898:	cmp	w0, w6
  41a89c:	b.le	41a2ac <ferror@plt+0x186bc>
  41a8a0:	ldrsh	w3, [x4, #8]
  41a8a4:	add	w6, w2, #0x5
  41a8a8:	cmp	w3, #0x0
  41a8ac:	cneg	w3, w3, lt  // lt = tstop
  41a8b0:	and	w7, w3, #0xffff
  41a8b4:	cmp	w1, w3, uxth
  41a8b8:	csel	w1, w1, w7, ge  // ge = tcont
  41a8bc:	cmp	w0, w6
  41a8c0:	b.le	41a2ac <ferror@plt+0x186bc>
  41a8c4:	ldrsh	w3, [x4, #10]
  41a8c8:	add	w2, w2, #0x6
  41a8cc:	cmp	w3, #0x0
  41a8d0:	cneg	w3, w3, lt  // lt = tstop
  41a8d4:	and	w6, w3, #0xffff
  41a8d8:	cmp	w1, w3, uxth
  41a8dc:	csel	w1, w1, w6, ge  // ge = tcont
  41a8e0:	cmp	w0, w2
  41a8e4:	b.le	41a2ac <ferror@plt+0x186bc>
  41a8e8:	ldrsh	w0, [x4, #12]
  41a8ec:	cmp	w0, #0x0
  41a8f0:	cneg	w0, w0, lt  // lt = tstop
  41a8f4:	and	w2, w0, #0xffff
  41a8f8:	cmp	w1, w0, uxth
  41a8fc:	csel	w1, w1, w2, ge  // ge = tcont
  41a900:	b	41a2ac <ferror@plt+0x186bc>
  41a904:	cbnz	w1, 41ac3c <ferror@plt+0x1904c>
  41a908:	cbz	w4, 41b06c <ferror@plt+0x1947c>
  41a90c:	cbnz	w5, 41b278 <ferror@plt+0x19688>
  41a910:	add	x1, x0, x22, lsl #2
  41a914:	add	x22, x3, x22
  41a918:	cmp	x1, x3
  41a91c:	sub	w1, w20, #0x1
  41a920:	ccmp	x22, x0, #0x0, hi  // hi = pmore
  41a924:	ccmp	w1, #0xe, #0x0, ls  // ls = plast
  41a928:	b.ls	41b6b8 <ferror@plt+0x19ac8>  // b.plast
  41a92c:	lsr	w4, w20, #4
  41a930:	mov	w5, #0x40                  	// #64
  41a934:	mov	x1, x0
  41a938:	mov	x2, x3
  41a93c:	umaddl	x4, w4, w5, x0
  41a940:	ldp	q4, q1, [x1]
  41a944:	ldp	q3, q0, [x1, #32]
  41a948:	add	x1, x1, #0x40
  41a94c:	xtn	v2.4h, v4.4s
  41a950:	xtn2	v2.8h, v1.4s
  41a954:	cmp	x1, x4
  41a958:	xtn	v1.4h, v3.4s
  41a95c:	xtn2	v1.8h, v0.4s
  41a960:	xtn	v0.8b, v2.8h
  41a964:	xtn2	v0.16b, v1.8h
  41a968:	str	q0, [x2], #16
  41a96c:	b.ne	41a940 <ferror@plt+0x18d50>  // b.any
  41a970:	tst	x20, #0xf
  41a974:	and	w1, w20, #0xfffffff0
  41a978:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41a97c:	mov	w4, w1
  41a980:	add	w2, w1, #0x1
  41a984:	cmp	w20, w2
  41a988:	ldr	w4, [x0, x4, lsl #2]
  41a98c:	strb	w4, [x3, w1, uxtw]
  41a990:	b.le	41a488 <ferror@plt+0x18898>
  41a994:	ldr	w5, [x0, w2, sxtw #2]
  41a998:	add	w4, w1, #0x2
  41a99c:	strb	w5, [x3, w2, sxtw]
  41a9a0:	cmp	w20, w4
  41a9a4:	b.le	41a488 <ferror@plt+0x18898>
  41a9a8:	ldr	w5, [x0, w4, sxtw #2]
  41a9ac:	add	w2, w1, #0x3
  41a9b0:	strb	w5, [x3, w4, sxtw]
  41a9b4:	cmp	w20, w2
  41a9b8:	b.le	41a488 <ferror@plt+0x18898>
  41a9bc:	ldr	w5, [x0, w2, sxtw #2]
  41a9c0:	add	w4, w1, #0x4
  41a9c4:	strb	w5, [x3, w2, sxtw]
  41a9c8:	cmp	w20, w4
  41a9cc:	b.le	41a488 <ferror@plt+0x18898>
  41a9d0:	ldr	w5, [x0, w4, sxtw #2]
  41a9d4:	add	w2, w1, #0x5
  41a9d8:	strb	w5, [x3, w4, sxtw]
  41a9dc:	cmp	w20, w2
  41a9e0:	b.le	41a488 <ferror@plt+0x18898>
  41a9e4:	ldr	w5, [x0, w2, sxtw #2]
  41a9e8:	add	w4, w1, #0x6
  41a9ec:	strb	w5, [x3, w2, sxtw]
  41a9f0:	cmp	w20, w4
  41a9f4:	b.le	41a488 <ferror@plt+0x18898>
  41a9f8:	ldr	w5, [x0, w4, sxtw #2]
  41a9fc:	add	w2, w1, #0x7
  41aa00:	strb	w5, [x3, w4, sxtw]
  41aa04:	cmp	w20, w2
  41aa08:	b.le	41a488 <ferror@plt+0x18898>
  41aa0c:	ldr	w5, [x0, w2, sxtw #2]
  41aa10:	add	w4, w1, #0x8
  41aa14:	strb	w5, [x3, w2, sxtw]
  41aa18:	cmp	w20, w4
  41aa1c:	b.le	41a488 <ferror@plt+0x18898>
  41aa20:	ldr	w5, [x0, w4, sxtw #2]
  41aa24:	add	w2, w1, #0x9
  41aa28:	strb	w5, [x3, w4, sxtw]
  41aa2c:	cmp	w20, w2
  41aa30:	b.le	41a488 <ferror@plt+0x18898>
  41aa34:	ldr	w5, [x0, w2, sxtw #2]
  41aa38:	add	w4, w1, #0xa
  41aa3c:	strb	w5, [x3, w2, sxtw]
  41aa40:	cmp	w20, w4
  41aa44:	b.le	41a488 <ferror@plt+0x18898>
  41aa48:	ldr	w5, [x0, w4, sxtw #2]
  41aa4c:	add	w2, w1, #0xb
  41aa50:	strb	w5, [x3, w4, sxtw]
  41aa54:	cmp	w20, w2
  41aa58:	b.le	41a488 <ferror@plt+0x18898>
  41aa5c:	ldr	w5, [x0, w2, sxtw #2]
  41aa60:	add	w4, w1, #0xc
  41aa64:	strb	w5, [x3, w2, sxtw]
  41aa68:	cmp	w20, w4
  41aa6c:	b.le	41a488 <ferror@plt+0x18898>
  41aa70:	ldr	w5, [x0, w4, sxtw #2]
  41aa74:	add	w2, w1, #0xd
  41aa78:	strb	w5, [x3, w4, sxtw]
  41aa7c:	cmp	w20, w2
  41aa80:	b.le	41a488 <ferror@plt+0x18898>
  41aa84:	ldr	w4, [x0, w2, sxtw #2]
  41aa88:	add	w1, w1, #0xe
  41aa8c:	strb	w4, [x3, w2, sxtw]
  41aa90:	cmp	w20, w1
  41aa94:	b.le	41a488 <ferror@plt+0x18898>
  41aa98:	ldr	w2, [x0, w1, sxtw #2]
  41aa9c:	strb	w2, [x3, w1, sxtw]
  41aaa0:	b	41a488 <ferror@plt+0x18898>
  41aaa4:	cbnz	w1, 41ae18 <ferror@plt+0x19228>
  41aaa8:	add	x1, x3, x22, lsl #2
  41aaac:	add	x22, x0, x22
  41aab0:	cmp	x0, x1
  41aab4:	sub	w1, w20, #0x1
  41aab8:	ccmp	x22, x3, #0x0, cc  // cc = lo, ul, last
  41aabc:	ccmp	w1, #0xe, #0x0, ls  // ls = plast
  41aac0:	b.ls	41b5f0 <ferror@plt+0x19a00>  // b.plast
  41aac4:	lsr	w4, w20, #4
  41aac8:	mov	w5, #0x40                  	// #64
  41aacc:	mov	x1, x3
  41aad0:	mov	x2, x0
  41aad4:	umaddl	x4, w4, w5, x3
  41aad8:	ldr	q0, [x2], #16
  41aadc:	sxtl	v1.8h, v0.8b
  41aae0:	sxtl2	v0.8h, v0.16b
  41aae4:	sxtl	v3.4s, v1.4h
  41aae8:	sxtl	v2.4s, v0.4h
  41aaec:	sxtl2	v1.4s, v1.8h
  41aaf0:	sxtl2	v0.4s, v0.8h
  41aaf4:	stp	q3, q1, [x1]
  41aaf8:	stp	q2, q0, [x1, #32]
  41aafc:	add	x1, x1, #0x40
  41ab00:	cmp	x1, x4
  41ab04:	b.ne	41aad8 <ferror@plt+0x18ee8>  // b.any
  41ab08:	tst	x20, #0xf
  41ab0c:	and	w1, w20, #0xfffffff0
  41ab10:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41ab14:	mov	w4, w1
  41ab18:	ldrsb	w5, [x0, w1, uxtw]
  41ab1c:	add	w2, w1, #0x1
  41ab20:	cmp	w2, w20
  41ab24:	str	w5, [x3, x4, lsl #2]
  41ab28:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41ab2c:	ldrsb	w5, [x0, w2, sxtw]
  41ab30:	add	w4, w1, #0x2
  41ab34:	str	w5, [x3, w2, sxtw #2]
  41ab38:	cmp	w20, w4
  41ab3c:	b.le	41a488 <ferror@plt+0x18898>
  41ab40:	ldrsb	w5, [x0, w4, sxtw]
  41ab44:	add	w2, w1, #0x3
  41ab48:	str	w5, [x3, w4, sxtw #2]
  41ab4c:	cmp	w2, w20
  41ab50:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41ab54:	ldrsb	w5, [x0, w2, sxtw]
  41ab58:	add	w4, w1, #0x4
  41ab5c:	str	w5, [x3, w2, sxtw #2]
  41ab60:	cmp	w4, w20
  41ab64:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41ab68:	ldrsb	w5, [x0, w4, sxtw]
  41ab6c:	add	w2, w1, #0x5
  41ab70:	str	w5, [x3, w4, sxtw #2]
  41ab74:	cmp	w2, w20
  41ab78:	b.ge	41a488 <ferror@plt+0x18898>  // b.tcont
  41ab7c:	ldrsb	w5, [x0, w2, sxtw]
  41ab80:	add	w4, w1, #0x6
  41ab84:	str	w5, [x3, w2, sxtw #2]
  41ab88:	cmp	w20, w4
  41ab8c:	b.le	41a488 <ferror@plt+0x18898>
  41ab90:	ldrsb	w5, [x0, w4, sxtw]
  41ab94:	add	w2, w1, #0x7
  41ab98:	str	w5, [x3, w4, sxtw #2]
  41ab9c:	cmp	w20, w2
  41aba0:	b.le	41a488 <ferror@plt+0x18898>
  41aba4:	ldrsb	w5, [x0, w2, sxtw]
  41aba8:	add	w4, w1, #0x8
  41abac:	str	w5, [x3, w2, sxtw #2]
  41abb0:	cmp	w20, w4
  41abb4:	b.le	41a488 <ferror@plt+0x18898>
  41abb8:	ldrsb	w5, [x0, w4, sxtw]
  41abbc:	add	w2, w1, #0x9
  41abc0:	str	w5, [x3, w4, sxtw #2]
  41abc4:	cmp	w20, w2
  41abc8:	b.le	41a488 <ferror@plt+0x18898>
  41abcc:	ldrsb	w5, [x0, w2, sxtw]
  41abd0:	add	w4, w1, #0xa
  41abd4:	str	w5, [x3, w2, sxtw #2]
  41abd8:	cmp	w20, w4
  41abdc:	b.le	41a488 <ferror@plt+0x18898>
  41abe0:	ldrsb	w5, [x0, w4, sxtw]
  41abe4:	add	w2, w1, #0xb
  41abe8:	str	w5, [x3, w4, sxtw #2]
  41abec:	cmp	w20, w2
  41abf0:	b.le	41a488 <ferror@plt+0x18898>
  41abf4:	ldrsb	w5, [x0, w2, sxtw]
  41abf8:	add	w4, w1, #0xc
  41abfc:	str	w5, [x3, w2, sxtw #2]
  41ac00:	cmp	w20, w4
  41ac04:	b.le	41a488 <ferror@plt+0x18898>
  41ac08:	ldrsb	w5, [x0, w4, sxtw]
  41ac0c:	add	w2, w1, #0xd
  41ac10:	str	w5, [x3, w4, sxtw #2]
  41ac14:	cmp	w20, w2
  41ac18:	b.le	41a488 <ferror@plt+0x18898>
  41ac1c:	ldrsb	w4, [x0, w2, sxtw]
  41ac20:	add	w1, w1, #0xe
  41ac24:	str	w4, [x3, w2, sxtw #2]
  41ac28:	cmp	w20, w1
  41ac2c:	b.le	41a488 <ferror@plt+0x18898>
  41ac30:	ldrsb	w2, [x0, w1, sxtw]
  41ac34:	str	w2, [x3, w1, sxtw #2]
  41ac38:	b	41a488 <ferror@plt+0x18898>
  41ac3c:	cbz	w4, 41af98 <ferror@plt+0x193a8>
  41ac40:	cbnz	w5, 41b0f8 <ferror@plt+0x19508>
  41ac44:	add	x1, x0, x22, lsl #2
  41ac48:	add	x22, x3, x22
  41ac4c:	cmp	x1, x3
  41ac50:	sub	w1, w20, #0x1
  41ac54:	ccmp	x0, x22, #0x2, hi  // hi = pmore
  41ac58:	ccmp	w1, #0xe, #0x0, cs  // cs = hs, nlast
  41ac5c:	b.ls	41b678 <ferror@plt+0x19a88>  // b.plast
  41ac60:	lsr	w4, w20, #4
  41ac64:	mov	w5, #0x40                  	// #64
  41ac68:	mov	x1, x0
  41ac6c:	mov	x2, x3
  41ac70:	umaddl	x4, w4, w5, x0
  41ac74:	nop
  41ac78:	ldp	q4, q1, [x1]
  41ac7c:	ldp	q3, q0, [x1, #32]
  41ac80:	add	x1, x1, #0x40
  41ac84:	xtn	v2.4h, v4.4s
  41ac88:	xtn2	v2.8h, v1.4s
  41ac8c:	cmp	x1, x4
  41ac90:	xtn	v1.4h, v3.4s
  41ac94:	xtn2	v1.8h, v0.4s
  41ac98:	xtn	v0.8b, v2.8h
  41ac9c:	xtn2	v0.16b, v1.8h
  41aca0:	str	q0, [x2], #16
  41aca4:	b.ne	41ac78 <ferror@plt+0x19088>  // b.any
  41aca8:	tst	x20, #0xf
  41acac:	and	w1, w20, #0xfffffff0
  41acb0:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41acb4:	mov	w4, w1
  41acb8:	add	w2, w1, #0x1
  41acbc:	cmp	w20, w2
  41acc0:	ldr	w4, [x0, x4, lsl #2]
  41acc4:	strb	w4, [x3, w1, uxtw]
  41acc8:	b.le	41a488 <ferror@plt+0x18898>
  41accc:	ldr	w5, [x0, w2, sxtw #2]
  41acd0:	add	w4, w1, #0x2
  41acd4:	strb	w5, [x3, w2, sxtw]
  41acd8:	cmp	w20, w4
  41acdc:	b.le	41a488 <ferror@plt+0x18898>
  41ace0:	ldr	w5, [x0, w4, sxtw #2]
  41ace4:	add	w2, w1, #0x3
  41ace8:	strb	w5, [x3, w4, sxtw]
  41acec:	cmp	w20, w2
  41acf0:	b.le	41a488 <ferror@plt+0x18898>
  41acf4:	ldr	w5, [x0, w2, sxtw #2]
  41acf8:	add	w4, w1, #0x4
  41acfc:	strb	w5, [x3, w2, sxtw]
  41ad00:	cmp	w20, w4
  41ad04:	b.le	41a488 <ferror@plt+0x18898>
  41ad08:	ldr	w5, [x0, w4, sxtw #2]
  41ad0c:	add	w2, w1, #0x5
  41ad10:	strb	w5, [x3, w4, sxtw]
  41ad14:	cmp	w20, w2
  41ad18:	b.le	41a488 <ferror@plt+0x18898>
  41ad1c:	ldr	w5, [x0, w2, sxtw #2]
  41ad20:	add	w4, w1, #0x6
  41ad24:	strb	w5, [x3, w2, sxtw]
  41ad28:	cmp	w20, w4
  41ad2c:	b.le	41a488 <ferror@plt+0x18898>
  41ad30:	ldr	w5, [x0, w4, sxtw #2]
  41ad34:	add	w2, w1, #0x7
  41ad38:	strb	w5, [x3, w4, sxtw]
  41ad3c:	cmp	w20, w2
  41ad40:	b.le	41a488 <ferror@plt+0x18898>
  41ad44:	ldr	w5, [x0, w2, sxtw #2]
  41ad48:	add	w4, w1, #0x8
  41ad4c:	strb	w5, [x3, w2, sxtw]
  41ad50:	cmp	w20, w4
  41ad54:	b.le	41a488 <ferror@plt+0x18898>
  41ad58:	ldr	w5, [x0, w4, sxtw #2]
  41ad5c:	add	w2, w1, #0x9
  41ad60:	strb	w5, [x3, w4, sxtw]
  41ad64:	cmp	w20, w2
  41ad68:	b.le	41a488 <ferror@plt+0x18898>
  41ad6c:	ldr	w5, [x0, w2, sxtw #2]
  41ad70:	add	w4, w1, #0xa
  41ad74:	strb	w5, [x3, w2, sxtw]
  41ad78:	cmp	w20, w4
  41ad7c:	b.le	41a488 <ferror@plt+0x18898>
  41ad80:	ldr	w5, [x0, w4, sxtw #2]
  41ad84:	add	w2, w1, #0xb
  41ad88:	strb	w5, [x3, w4, sxtw]
  41ad8c:	cmp	w20, w2
  41ad90:	b.le	41a488 <ferror@plt+0x18898>
  41ad94:	ldr	w5, [x0, w2, sxtw #2]
  41ad98:	add	w4, w1, #0xc
  41ad9c:	strb	w5, [x3, w2, sxtw]
  41ada0:	cmp	w20, w4
  41ada4:	b.le	41a488 <ferror@plt+0x18898>
  41ada8:	ldr	w5, [x0, w4, sxtw #2]
  41adac:	add	w2, w1, #0xd
  41adb0:	strb	w5, [x3, w4, sxtw]
  41adb4:	cmp	w20, w2
  41adb8:	b.le	41a488 <ferror@plt+0x18898>
  41adbc:	ldr	w4, [x0, w2, sxtw #2]
  41adc0:	add	w1, w1, #0xe
  41adc4:	strb	w4, [x3, w2, sxtw]
  41adc8:	cmp	w20, w1
  41adcc:	b.le	41a488 <ferror@plt+0x18898>
  41add0:	ldr	w2, [x0, w1, sxtw #2]
  41add4:	strb	w2, [x3, w1, sxtw]
  41add8:	b	41a488 <ferror@plt+0x18898>
  41addc:	ldrh	w0, [x19, #2]
  41ade0:	tbnz	w0, #0, 41a49c <ferror@plt+0x188ac>
  41ade4:	mov	x0, x19
  41ade8:	bl	41b6e8 <ferror@plt+0x19af8>
  41adec:	sxtw	x22, w0
  41adf0:	mov	x1, #0x1                   	// #1
  41adf4:	mov	x0, x22
  41adf8:	bl	401920 <calloc@plt>
  41adfc:	and	w2, w21, #0xfffffff8
  41ae00:	mov	x20, x22
  41ae04:	mov	x3, x0
  41ae08:	mov	w1, #0x1                   	// #1
  41ae0c:	sxth	w2, w2
  41ae10:	str	x0, [sp, #72]
  41ae14:	b	41a2f4 <ferror@plt+0x18704>
  41ae18:	add	x1, x3, x22, lsl #1
  41ae1c:	add	x22, x0, x22
  41ae20:	cmp	x0, x1
  41ae24:	sub	w1, w20, #0x1
  41ae28:	ccmp	x22, x3, #0x0, cc  // cc = lo, ul, last
  41ae2c:	ccmp	w1, #0xe, #0x0, ls  // ls = plast
  41ae30:	b.ls	41b5d0 <ferror@plt+0x199e0>  // b.plast
  41ae34:	lsr	w4, w20, #4
  41ae38:	mov	x2, x0
  41ae3c:	mov	x1, x3
  41ae40:	add	x4, x0, w4, uxtw #4
  41ae44:	nop
  41ae48:	ldr	q0, [x2], #16
  41ae4c:	sxtl	v1.8h, v0.8b
  41ae50:	cmp	x2, x4
  41ae54:	sxtl2	v0.8h, v0.16b
  41ae58:	stp	q1, q0, [x1]
  41ae5c:	add	x1, x1, #0x20
  41ae60:	b.ne	41ae48 <ferror@plt+0x19258>  // b.any
  41ae64:	tst	x20, #0xf
  41ae68:	and	w1, w20, #0xfffffff0
  41ae6c:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41ae70:	mov	w4, w1
  41ae74:	ldrsb	w5, [x0, w1, uxtw]
  41ae78:	add	w2, w1, #0x1
  41ae7c:	cmp	w20, w2
  41ae80:	strh	w5, [x3, x4, lsl #1]
  41ae84:	b.le	41a488 <ferror@plt+0x18898>
  41ae88:	ldrsb	w5, [x0, w2, sxtw]
  41ae8c:	add	w4, w1, #0x2
  41ae90:	strh	w5, [x3, w2, sxtw #1]
  41ae94:	cmp	w20, w4
  41ae98:	b.le	41a488 <ferror@plt+0x18898>
  41ae9c:	ldrsb	w5, [x0, w4, sxtw]
  41aea0:	add	w2, w1, #0x3
  41aea4:	strh	w5, [x3, w4, sxtw #1]
  41aea8:	cmp	w20, w2
  41aeac:	b.le	41a488 <ferror@plt+0x18898>
  41aeb0:	ldrsb	w5, [x0, w2, sxtw]
  41aeb4:	add	w4, w1, #0x4
  41aeb8:	strh	w5, [x3, w2, sxtw #1]
  41aebc:	cmp	w20, w4
  41aec0:	b.le	41a488 <ferror@plt+0x18898>
  41aec4:	ldrsb	w5, [x0, w4, sxtw]
  41aec8:	add	w2, w1, #0x5
  41aecc:	strh	w5, [x3, w4, sxtw #1]
  41aed0:	cmp	w20, w2
  41aed4:	b.le	41a488 <ferror@plt+0x18898>
  41aed8:	ldrsb	w5, [x0, w2, sxtw]
  41aedc:	add	w4, w1, #0x6
  41aee0:	strh	w5, [x3, w2, sxtw #1]
  41aee4:	cmp	w20, w4
  41aee8:	b.le	41a488 <ferror@plt+0x18898>
  41aeec:	ldrsb	w5, [x0, w4, sxtw]
  41aef0:	add	w2, w1, #0x7
  41aef4:	strh	w5, [x3, w4, sxtw #1]
  41aef8:	cmp	w20, w2
  41aefc:	b.le	41a488 <ferror@plt+0x18898>
  41af00:	ldrsb	w5, [x0, w2, sxtw]
  41af04:	add	w4, w1, #0x8
  41af08:	strh	w5, [x3, w2, sxtw #1]
  41af0c:	cmp	w20, w4
  41af10:	b.le	41a488 <ferror@plt+0x18898>
  41af14:	ldrsb	w5, [x0, w4, sxtw]
  41af18:	add	w2, w1, #0x9
  41af1c:	strh	w5, [x3, w4, sxtw #1]
  41af20:	cmp	w20, w2
  41af24:	b.le	41a488 <ferror@plt+0x18898>
  41af28:	ldrsb	w5, [x0, w2, sxtw]
  41af2c:	add	w4, w1, #0xa
  41af30:	strh	w5, [x3, w2, sxtw #1]
  41af34:	cmp	w20, w4
  41af38:	b.le	41a488 <ferror@plt+0x18898>
  41af3c:	ldrsb	w5, [x0, w4, sxtw]
  41af40:	add	w2, w1, #0xb
  41af44:	strh	w5, [x3, w4, sxtw #1]
  41af48:	cmp	w20, w2
  41af4c:	b.le	41a488 <ferror@plt+0x18898>
  41af50:	ldrsb	w5, [x0, w2, sxtw]
  41af54:	add	w4, w1, #0xc
  41af58:	strh	w5, [x3, w2, sxtw #1]
  41af5c:	cmp	w20, w4
  41af60:	b.le	41a488 <ferror@plt+0x18898>
  41af64:	ldrsb	w5, [x0, w4, sxtw]
  41af68:	add	w2, w1, #0xd
  41af6c:	strh	w5, [x3, w4, sxtw #1]
  41af70:	cmp	w20, w2
  41af74:	b.le	41a488 <ferror@plt+0x18898>
  41af78:	ldrsb	w4, [x0, w2, sxtw]
  41af7c:	add	w1, w1, #0xe
  41af80:	strh	w4, [x3, w2, sxtw #1]
  41af84:	cmp	w20, w1
  41af88:	b.le	41a488 <ferror@plt+0x18898>
  41af8c:	ldrsb	w2, [x0, w1, sxtw]
  41af90:	strh	w2, [x3, w1, sxtw #1]
  41af94:	b	41a488 <ferror@plt+0x18898>
  41af98:	cbnz	w5, 41b4c4 <ferror@plt+0x198d4>
  41af9c:	sub	w1, w20, #0x1
  41afa0:	cmp	w1, #0x6
  41afa4:	b.ls	41b6d8 <ferror@plt+0x19ae8>  // b.plast
  41afa8:	lsr	w4, w20, #3
  41afac:	mov	w5, #0x20                  	// #32
  41afb0:	mov	x1, x0
  41afb4:	mov	x2, x3
  41afb8:	umaddl	x4, w4, w5, x0
  41afbc:	nop
  41afc0:	ldp	q2, q1, [x1]
  41afc4:	add	x1, x1, #0x20
  41afc8:	cmp	x1, x4
  41afcc:	xtn	v0.4h, v2.4s
  41afd0:	xtn2	v0.8h, v1.4s
  41afd4:	str	q0, [x2], #16
  41afd8:	b.ne	41afc0 <ferror@plt+0x193d0>  // b.any
  41afdc:	tst	x20, #0x7
  41afe0:	and	w1, w20, #0xfffffff8
  41afe4:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41afe8:	ldr	w4, [x0, w1, sxtw #2]
  41afec:	add	w2, w1, #0x1
  41aff0:	strh	w4, [x3, w1, sxtw #1]
  41aff4:	cmp	w20, w2
  41aff8:	b.le	41a488 <ferror@plt+0x18898>
  41affc:	ldr	w5, [x0, w2, sxtw #2]
  41b000:	add	w4, w1, #0x2
  41b004:	strh	w5, [x3, w2, sxtw #1]
  41b008:	cmp	w20, w4
  41b00c:	b.le	41a488 <ferror@plt+0x18898>
  41b010:	ldr	w5, [x0, w4, sxtw #2]
  41b014:	add	w2, w1, #0x3
  41b018:	strh	w5, [x3, w4, sxtw #1]
  41b01c:	cmp	w20, w2
  41b020:	b.le	41a488 <ferror@plt+0x18898>
  41b024:	ldr	w5, [x0, w2, sxtw #2]
  41b028:	add	w4, w1, #0x4
  41b02c:	strh	w5, [x3, w2, sxtw #1]
  41b030:	cmp	w20, w4
  41b034:	b.le	41a488 <ferror@plt+0x18898>
  41b038:	ldr	w5, [x0, w4, sxtw #2]
  41b03c:	add	w2, w1, #0x5
  41b040:	strh	w5, [x3, w4, sxtw #1]
  41b044:	cmp	w20, w2
  41b048:	b.le	41a488 <ferror@plt+0x18898>
  41b04c:	ldr	w4, [x0, w2, sxtw #2]
  41b050:	add	w1, w1, #0x6
  41b054:	strh	w4, [x3, w2, sxtw #1]
  41b058:	cmp	w20, w1
  41b05c:	b.le	41a488 <ferror@plt+0x18898>
  41b060:	ldr	w2, [x0, w1, sxtw #2]
  41b064:	strh	w2, [x3, w1, sxtw #1]
  41b068:	b	41a488 <ferror@plt+0x18898>
  41b06c:	cbnz	w5, 41b3f8 <ferror@plt+0x19808>
  41b070:	add	x1, x3, #0xf
  41b074:	sub	w2, w20, #0x1
  41b078:	sub	x1, x1, x0
  41b07c:	cmp	x1, #0x1e
  41b080:	ccmp	w2, #0x7, #0x0, hi  // hi = pmore
  41b084:	b.ls	41b630 <ferror@plt+0x19a40>  // b.plast
  41b088:	lsr	w2, w20, #2
  41b08c:	mov	x1, #0x0                   	// #0
  41b090:	lsl	x2, x2, #4
  41b094:	nop
  41b098:	ldr	q0, [x0, x1]
  41b09c:	str	q0, [x3, x1]
  41b0a0:	add	x1, x1, #0x10
  41b0a4:	cmp	x1, x2
  41b0a8:	b.ne	41b098 <ferror@plt+0x194a8>  // b.any
  41b0ac:	tst	x20, #0x3
  41b0b0:	and	w1, w20, #0xfffffffc
  41b0b4:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41b0b8:	mov	w4, w1
  41b0bc:	add	w2, w1, #0x1
  41b0c0:	cmp	w20, w2
  41b0c4:	ldr	w5, [x0, x4, lsl #2]
  41b0c8:	str	w5, [x3, x4, lsl #2]
  41b0cc:	b.le	41a488 <ferror@plt+0x18898>
  41b0d0:	sxtw	x2, w2
  41b0d4:	add	w1, w1, #0x2
  41b0d8:	cmp	w20, w1
  41b0dc:	ldr	w4, [x0, x2, lsl #2]
  41b0e0:	str	w4, [x3, x2, lsl #2]
  41b0e4:	b.le	41a488 <ferror@plt+0x18898>
  41b0e8:	sxtw	x1, w1
  41b0ec:	ldr	w2, [x0, x1, lsl #2]
  41b0f0:	str	w2, [x3, x1, lsl #2]
  41b0f4:	b	41a488 <ferror@plt+0x18898>
  41b0f8:	add	x1, x0, x22, lsl #1
  41b0fc:	add	x22, x3, x22
  41b100:	cmp	x1, x3
  41b104:	sub	w1, w20, #0x1
  41b108:	ccmp	x0, x22, #0x2, hi  // hi = pmore
  41b10c:	ccmp	w1, #0xe, #0x0, cs  // cs = hs, nlast
  41b110:	b.ls	41b698 <ferror@plt+0x19aa8>  // b.plast
  41b114:	lsr	w4, w20, #4
  41b118:	mov	w5, #0x20                  	// #32
  41b11c:	mov	x1, x0
  41b120:	mov	x2, x3
  41b124:	umaddl	x4, w4, w5, x0
  41b128:	ldp	q2, q1, [x1]
  41b12c:	add	x1, x1, #0x20
  41b130:	cmp	x1, x4
  41b134:	xtn	v0.8b, v2.8h
  41b138:	xtn2	v0.16b, v1.8h
  41b13c:	str	q0, [x2], #16
  41b140:	b.ne	41b128 <ferror@plt+0x19538>  // b.any
  41b144:	tst	x20, #0xf
  41b148:	and	w1, w20, #0xfffffff0
  41b14c:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41b150:	mov	w4, w1
  41b154:	add	w2, w1, #0x1
  41b158:	cmp	w20, w2
  41b15c:	ldrh	w4, [x0, x4, lsl #1]
  41b160:	strb	w4, [x3, w1, uxtw]
  41b164:	b.le	41a488 <ferror@plt+0x18898>
  41b168:	ldrh	w5, [x0, w2, sxtw #1]
  41b16c:	add	w4, w1, #0x2
  41b170:	strb	w5, [x3, w2, sxtw]
  41b174:	cmp	w20, w4
  41b178:	b.le	41a488 <ferror@plt+0x18898>
  41b17c:	ldrh	w5, [x0, w4, sxtw #1]
  41b180:	add	w2, w1, #0x3
  41b184:	strb	w5, [x3, w4, sxtw]
  41b188:	cmp	w20, w2
  41b18c:	b.le	41a488 <ferror@plt+0x18898>
  41b190:	ldrh	w5, [x0, w2, sxtw #1]
  41b194:	add	w4, w1, #0x4
  41b198:	strb	w5, [x3, w2, sxtw]
  41b19c:	cmp	w20, w4
  41b1a0:	b.le	41a488 <ferror@plt+0x18898>
  41b1a4:	ldrh	w5, [x0, w4, sxtw #1]
  41b1a8:	add	w2, w1, #0x5
  41b1ac:	strb	w5, [x3, w4, sxtw]
  41b1b0:	cmp	w20, w2
  41b1b4:	b.le	41a488 <ferror@plt+0x18898>
  41b1b8:	ldrh	w5, [x0, w2, sxtw #1]
  41b1bc:	add	w4, w1, #0x6
  41b1c0:	strb	w5, [x3, w2, sxtw]
  41b1c4:	cmp	w20, w4
  41b1c8:	b.le	41a488 <ferror@plt+0x18898>
  41b1cc:	ldrh	w5, [x0, w4, sxtw #1]
  41b1d0:	add	w2, w1, #0x7
  41b1d4:	strb	w5, [x3, w4, sxtw]
  41b1d8:	cmp	w20, w2
  41b1dc:	b.le	41a488 <ferror@plt+0x18898>
  41b1e0:	ldrh	w5, [x0, w2, sxtw #1]
  41b1e4:	add	w4, w1, #0x8
  41b1e8:	strb	w5, [x3, w2, sxtw]
  41b1ec:	cmp	w20, w4
  41b1f0:	b.le	41a488 <ferror@plt+0x18898>
  41b1f4:	ldrh	w5, [x0, w4, sxtw #1]
  41b1f8:	add	w2, w1, #0x9
  41b1fc:	strb	w5, [x3, w4, sxtw]
  41b200:	cmp	w20, w2
  41b204:	b.le	41a488 <ferror@plt+0x18898>
  41b208:	ldrh	w5, [x0, w2, sxtw #1]
  41b20c:	add	w4, w1, #0xa
  41b210:	strb	w5, [x3, w2, sxtw]
  41b214:	cmp	w20, w4
  41b218:	b.le	41a488 <ferror@plt+0x18898>
  41b21c:	ldrh	w5, [x0, w4, sxtw #1]
  41b220:	add	w2, w1, #0xb
  41b224:	strb	w5, [x3, w4, sxtw]
  41b228:	cmp	w20, w2
  41b22c:	b.le	41a488 <ferror@plt+0x18898>
  41b230:	ldrh	w5, [x0, w2, sxtw #1]
  41b234:	add	w4, w1, #0xc
  41b238:	strb	w5, [x3, w2, sxtw]
  41b23c:	cmp	w20, w4
  41b240:	b.le	41a488 <ferror@plt+0x18898>
  41b244:	ldrh	w5, [x0, w4, sxtw #1]
  41b248:	add	w2, w1, #0xd
  41b24c:	strb	w5, [x3, w4, sxtw]
  41b250:	cmp	w20, w2
  41b254:	b.le	41a488 <ferror@plt+0x18898>
  41b258:	ldrh	w4, [x0, w2, sxtw #1]
  41b25c:	add	w1, w1, #0xe
  41b260:	strb	w4, [x3, w2, sxtw]
  41b264:	cmp	w20, w1
  41b268:	b.le	41a488 <ferror@plt+0x18898>
  41b26c:	ldrh	w2, [x0, w1, sxtw #1]
  41b270:	strb	w2, [x3, w1, sxtw]
  41b274:	b	41a488 <ferror@plt+0x18898>
  41b278:	add	x1, x0, x22, lsl #1
  41b27c:	add	x22, x3, x22
  41b280:	cmp	x1, x3
  41b284:	sub	w1, w20, #0x1
  41b288:	ccmp	x0, x22, #0x2, hi  // hi = pmore
  41b28c:	ccmp	w1, #0xe, #0x0, cs  // cs = hs, nlast
  41b290:	b.ls	41b610 <ferror@plt+0x19a20>  // b.plast
  41b294:	lsr	w4, w20, #4
  41b298:	mov	w5, #0x20                  	// #32
  41b29c:	mov	x1, x0
  41b2a0:	mov	x2, x3
  41b2a4:	umaddl	x4, w4, w5, x0
  41b2a8:	ldp	q2, q1, [x1]
  41b2ac:	add	x1, x1, #0x20
  41b2b0:	cmp	x1, x4
  41b2b4:	xtn	v0.8b, v2.8h
  41b2b8:	xtn2	v0.16b, v1.8h
  41b2bc:	str	q0, [x2], #16
  41b2c0:	b.ne	41b2a8 <ferror@plt+0x196b8>  // b.any
  41b2c4:	tst	x20, #0xf
  41b2c8:	and	w1, w20, #0xfffffff0
  41b2cc:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41b2d0:	mov	w4, w1
  41b2d4:	add	w2, w1, #0x1
  41b2d8:	cmp	w20, w2
  41b2dc:	ldrh	w4, [x0, x4, lsl #1]
  41b2e0:	strb	w4, [x3, w1, uxtw]
  41b2e4:	b.le	41a488 <ferror@plt+0x18898>
  41b2e8:	ldrh	w5, [x0, w2, sxtw #1]
  41b2ec:	add	w4, w1, #0x2
  41b2f0:	strb	w5, [x3, w2, sxtw]
  41b2f4:	cmp	w20, w4
  41b2f8:	b.le	41a488 <ferror@plt+0x18898>
  41b2fc:	ldrh	w5, [x0, w4, sxtw #1]
  41b300:	add	w2, w1, #0x3
  41b304:	strb	w5, [x3, w4, sxtw]
  41b308:	cmp	w20, w2
  41b30c:	b.le	41a488 <ferror@plt+0x18898>
  41b310:	ldrh	w5, [x0, w2, sxtw #1]
  41b314:	add	w4, w1, #0x4
  41b318:	strb	w5, [x3, w2, sxtw]
  41b31c:	cmp	w20, w4
  41b320:	b.le	41a488 <ferror@plt+0x18898>
  41b324:	ldrh	w5, [x0, w4, sxtw #1]
  41b328:	add	w2, w1, #0x5
  41b32c:	strb	w5, [x3, w4, sxtw]
  41b330:	cmp	w20, w2
  41b334:	b.le	41a488 <ferror@plt+0x18898>
  41b338:	ldrh	w5, [x0, w2, sxtw #1]
  41b33c:	add	w4, w1, #0x6
  41b340:	strb	w5, [x3, w2, sxtw]
  41b344:	cmp	w20, w4
  41b348:	b.le	41a488 <ferror@plt+0x18898>
  41b34c:	ldrh	w5, [x0, w4, sxtw #1]
  41b350:	add	w2, w1, #0x7
  41b354:	strb	w5, [x3, w4, sxtw]
  41b358:	cmp	w20, w2
  41b35c:	b.le	41a488 <ferror@plt+0x18898>
  41b360:	ldrh	w5, [x0, w2, sxtw #1]
  41b364:	add	w4, w1, #0x8
  41b368:	strb	w5, [x3, w2, sxtw]
  41b36c:	cmp	w20, w4
  41b370:	b.le	41a488 <ferror@plt+0x18898>
  41b374:	ldrh	w5, [x0, w4, sxtw #1]
  41b378:	add	w2, w1, #0x9
  41b37c:	strb	w5, [x3, w4, sxtw]
  41b380:	cmp	w20, w2
  41b384:	b.le	41a488 <ferror@plt+0x18898>
  41b388:	ldrh	w5, [x0, w2, sxtw #1]
  41b38c:	add	w4, w1, #0xa
  41b390:	strb	w5, [x3, w2, sxtw]
  41b394:	cmp	w20, w4
  41b398:	b.le	41a488 <ferror@plt+0x18898>
  41b39c:	ldrh	w5, [x0, w4, sxtw #1]
  41b3a0:	add	w2, w1, #0xb
  41b3a4:	strb	w5, [x3, w4, sxtw]
  41b3a8:	cmp	w20, w2
  41b3ac:	b.le	41a488 <ferror@plt+0x18898>
  41b3b0:	ldrh	w5, [x0, w2, sxtw #1]
  41b3b4:	add	w4, w1, #0xc
  41b3b8:	strb	w5, [x3, w2, sxtw]
  41b3bc:	cmp	w20, w4
  41b3c0:	b.le	41a488 <ferror@plt+0x18898>
  41b3c4:	ldrh	w5, [x0, w4, sxtw #1]
  41b3c8:	add	w2, w1, #0xd
  41b3cc:	strb	w5, [x3, w4, sxtw]
  41b3d0:	cmp	w20, w2
  41b3d4:	b.le	41a488 <ferror@plt+0x18898>
  41b3d8:	ldrh	w4, [x0, w2, sxtw #1]
  41b3dc:	add	w1, w1, #0xe
  41b3e0:	strb	w4, [x3, w2, sxtw]
  41b3e4:	cmp	w20, w1
  41b3e8:	b.le	41a488 <ferror@plt+0x18898>
  41b3ec:	ldrh	w2, [x0, w1, sxtw #1]
  41b3f0:	strb	w2, [x3, w1, sxtw]
  41b3f4:	b	41a488 <ferror@plt+0x18898>
  41b3f8:	sub	w1, w20, #0x1
  41b3fc:	cmp	w1, #0x6
  41b400:	b.ls	41b6e0 <ferror@plt+0x19af0>  // b.plast
  41b404:	lsr	w4, w20, #3
  41b408:	mov	x2, x0
  41b40c:	mov	x1, x3
  41b410:	add	x4, x0, w4, uxtw #4
  41b414:	nop
  41b418:	ldr	q0, [x2], #16
  41b41c:	sxtl	v1.4s, v0.4h
  41b420:	cmp	x2, x4
  41b424:	sxtl2	v0.4s, v0.8h
  41b428:	stp	q1, q0, [x1]
  41b42c:	add	x1, x1, #0x20
  41b430:	b.ne	41b418 <ferror@plt+0x19828>  // b.any
  41b434:	tst	x20, #0x7
  41b438:	and	w1, w20, #0xfffffff8
  41b43c:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41b440:	ldrsh	w4, [x0, w1, sxtw #1]
  41b444:	add	w2, w1, #0x1
  41b448:	str	w4, [x3, w1, sxtw #2]
  41b44c:	cmp	w20, w2
  41b450:	b.le	41a488 <ferror@plt+0x18898>
  41b454:	ldrsh	w5, [x0, w2, sxtw #1]
  41b458:	add	w4, w1, #0x2
  41b45c:	str	w5, [x3, w2, sxtw #2]
  41b460:	cmp	w20, w4
  41b464:	b.le	41a488 <ferror@plt+0x18898>
  41b468:	ldrsh	w5, [x0, w4, sxtw #1]
  41b46c:	add	w2, w1, #0x3
  41b470:	str	w5, [x3, w4, sxtw #2]
  41b474:	cmp	w20, w2
  41b478:	b.le	41a488 <ferror@plt+0x18898>
  41b47c:	ldrsh	w5, [x0, w2, sxtw #1]
  41b480:	add	w4, w1, #0x4
  41b484:	str	w5, [x3, w2, sxtw #2]
  41b488:	cmp	w20, w4
  41b48c:	b.le	41a488 <ferror@plt+0x18898>
  41b490:	ldrsh	w5, [x0, w4, sxtw #1]
  41b494:	add	w2, w1, #0x5
  41b498:	str	w5, [x3, w4, sxtw #2]
  41b49c:	cmp	w20, w2
  41b4a0:	b.le	41a488 <ferror@plt+0x18898>
  41b4a4:	ldrsh	w4, [x0, w2, sxtw #1]
  41b4a8:	add	w1, w1, #0x6
  41b4ac:	str	w4, [x3, w2, sxtw #2]
  41b4b0:	cmp	w20, w1
  41b4b4:	b.le	41a488 <ferror@plt+0x18898>
  41b4b8:	ldrsh	w2, [x0, w1, sxtw #1]
  41b4bc:	str	w2, [x3, w1, sxtw #2]
  41b4c0:	b	41a488 <ferror@plt+0x18898>
  41b4c4:	add	x1, x3, #0xf
  41b4c8:	sub	w2, w20, #0x1
  41b4cc:	sub	x1, x1, x0
  41b4d0:	cmp	x1, #0x1e
  41b4d4:	ccmp	w2, #0x6, #0x0, hi  // hi = pmore
  41b4d8:	b.ls	41b650 <ferror@plt+0x19a60>  // b.plast
  41b4dc:	lsr	w2, w20, #3
  41b4e0:	mov	x1, #0x0                   	// #0
  41b4e4:	lsl	x2, x2, #4
  41b4e8:	ldr	q0, [x0, x1]
  41b4ec:	str	q0, [x3, x1]
  41b4f0:	add	x1, x1, #0x10
  41b4f4:	cmp	x1, x2
  41b4f8:	b.ne	41b4e8 <ferror@plt+0x198f8>  // b.any
  41b4fc:	tst	x20, #0x7
  41b500:	and	w1, w20, #0xfffffff8
  41b504:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41b508:	mov	w2, w1
  41b50c:	add	w4, w1, #0x1
  41b510:	cmp	w20, w4
  41b514:	ldrsh	w5, [x0, x2, lsl #1]
  41b518:	strh	w5, [x3, x2, lsl #1]
  41b51c:	b.le	41a488 <ferror@plt+0x18898>
  41b520:	ldrsh	w2, [x0, w4, sxtw #1]
  41b524:	add	w5, w1, #0x2
  41b528:	strh	w2, [x3, w4, sxtw #1]
  41b52c:	cmp	w20, w5
  41b530:	b.le	41a488 <ferror@plt+0x18898>
  41b534:	ldrsh	w4, [x0, w5, sxtw #1]
  41b538:	add	w2, w1, #0x3
  41b53c:	strh	w4, [x3, w5, sxtw #1]
  41b540:	cmp	w20, w2
  41b544:	b.le	41a488 <ferror@plt+0x18898>
  41b548:	ldrsh	w5, [x0, w2, sxtw #1]
  41b54c:	add	w4, w1, #0x4
  41b550:	strh	w5, [x3, w2, sxtw #1]
  41b554:	cmp	w20, w4
  41b558:	b.le	41a488 <ferror@plt+0x18898>
  41b55c:	ldrsh	w5, [x0, w4, sxtw #1]
  41b560:	add	w2, w1, #0x5
  41b564:	strh	w5, [x3, w4, sxtw #1]
  41b568:	cmp	w20, w2
  41b56c:	b.le	41a488 <ferror@plt+0x18898>
  41b570:	ldrsh	w4, [x0, w2, sxtw #1]
  41b574:	add	w1, w1, #0x6
  41b578:	strh	w4, [x3, w2, sxtw #1]
  41b57c:	cmp	w20, w1
  41b580:	b.le	41a488 <ferror@plt+0x18898>
  41b584:	ldrsh	w2, [x0, w1, sxtw #1]
  41b588:	strh	w2, [x3, w1, sxtw #1]
  41b58c:	b	41a488 <ferror@plt+0x18898>
  41b590:	mov	w1, #0x0                   	// #0
  41b594:	mov	w2, #0x0                   	// #0
  41b598:	b	41a520 <ferror@plt+0x18930>
  41b59c:	mov	x1, #0x0                   	// #0
  41b5a0:	ldrsb	w2, [x0, x1]
  41b5a4:	strb	w2, [x3, x1]
  41b5a8:	add	x1, x1, #0x1
  41b5ac:	cmp	w20, w1
  41b5b0:	b.gt	41b5a0 <ferror@plt+0x199b0>
  41b5b4:	b	41a488 <ferror@plt+0x18898>
  41b5b8:	mov	w1, #0x0                   	// #0
  41b5bc:	mov	w2, #0x0                   	// #0
  41b5c0:	b	41a808 <ferror@plt+0x18c18>
  41b5c4:	mov	w1, #0x0                   	// #0
  41b5c8:	mov	w3, #0x0                   	// #0
  41b5cc:	b	41a250 <ferror@plt+0x18660>
  41b5d0:	mov	x1, #0x0                   	// #0
  41b5d4:	nop
  41b5d8:	ldrsb	w2, [x0, x1]
  41b5dc:	strh	w2, [x3, x1, lsl #1]
  41b5e0:	add	x1, x1, #0x1
  41b5e4:	cmp	w20, w1
  41b5e8:	b.gt	41b5d8 <ferror@plt+0x199e8>
  41b5ec:	b	41a488 <ferror@plt+0x18898>
  41b5f0:	mov	x1, #0x0                   	// #0
  41b5f4:	nop
  41b5f8:	ldrsb	w2, [x0, x1]
  41b5fc:	str	w2, [x3, x1, lsl #2]
  41b600:	add	x1, x1, #0x1
  41b604:	cmp	w20, w1
  41b608:	b.gt	41b5f8 <ferror@plt+0x19a08>
  41b60c:	b	41a488 <ferror@plt+0x18898>
  41b610:	mov	x1, #0x0                   	// #0
  41b614:	nop
  41b618:	ldrh	w2, [x0, x1, lsl #1]
  41b61c:	strb	w2, [x3, x1]
  41b620:	add	x1, x1, #0x1
  41b624:	cmp	w20, w1
  41b628:	b.gt	41b618 <ferror@plt+0x19a28>
  41b62c:	b	41a488 <ferror@plt+0x18898>
  41b630:	mov	x1, #0x0                   	// #0
  41b634:	nop
  41b638:	ldr	w2, [x0, x1, lsl #2]
  41b63c:	str	w2, [x3, x1, lsl #2]
  41b640:	add	x1, x1, #0x1
  41b644:	cmp	w20, w1
  41b648:	b.gt	41b638 <ferror@plt+0x19a48>
  41b64c:	b	41a488 <ferror@plt+0x18898>
  41b650:	ubfiz	x2, x2, #1, #32
  41b654:	mov	x1, #0x0                   	// #0
  41b658:	add	x2, x2, #0x2
  41b65c:	nop
  41b660:	ldrsh	w4, [x0, x1]
  41b664:	strh	w4, [x3, x1]
  41b668:	add	x1, x1, #0x2
  41b66c:	cmp	x1, x2
  41b670:	b.ne	41b660 <ferror@plt+0x19a70>  // b.any
  41b674:	b	41a488 <ferror@plt+0x18898>
  41b678:	mov	x1, #0x0                   	// #0
  41b67c:	nop
  41b680:	ldr	w2, [x0, x1, lsl #2]
  41b684:	strb	w2, [x3, x1]
  41b688:	add	x1, x1, #0x1
  41b68c:	cmp	w20, w1
  41b690:	b.gt	41b680 <ferror@plt+0x19a90>
  41b694:	b	41a488 <ferror@plt+0x18898>
  41b698:	mov	x1, #0x0                   	// #0
  41b69c:	nop
  41b6a0:	ldrh	w2, [x0, x1, lsl #1]
  41b6a4:	strb	w2, [x3, x1]
  41b6a8:	add	x1, x1, #0x1
  41b6ac:	cmp	w20, w1
  41b6b0:	b.gt	41b6a0 <ferror@plt+0x19ab0>
  41b6b4:	b	41a488 <ferror@plt+0x18898>
  41b6b8:	mov	x1, #0x0                   	// #0
  41b6bc:	nop
  41b6c0:	ldr	w2, [x0, x1, lsl #2]
  41b6c4:	strb	w2, [x3, x1]
  41b6c8:	add	x1, x1, #0x1
  41b6cc:	cmp	w20, w1
  41b6d0:	b.gt	41b6c0 <ferror@plt+0x19ad0>
  41b6d4:	b	41a488 <ferror@plt+0x18898>
  41b6d8:	mov	w1, #0x0                   	// #0
  41b6dc:	b	41afe8 <ferror@plt+0x193f8>
  41b6e0:	mov	w1, #0x0                   	// #0
  41b6e4:	b	41b440 <ferror@plt+0x19850>
  41b6e8:	ldp	w2, w1, [x0, #4]
  41b6ec:	ldrh	w0, [x0]
  41b6f0:	cmp	w2, #0x0
  41b6f4:	mul	w2, w1, w2
  41b6f8:	csel	w1, w2, w1, ne  // ne = any
  41b6fc:	cmp	w0, #0xb
  41b700:	lsl	w0, w1, #1
  41b704:	csel	w0, w0, w1, eq  // eq = none
  41b708:	ret
  41b70c:	nop
  41b710:	stp	x29, x30, [sp, #-48]!
  41b714:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41b718:	mov	x2, #0x4                   	// #4
  41b71c:	mov	x29, sp
  41b720:	stp	x21, x22, [sp, #32]
  41b724:	adrp	x22, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41b728:	ldr	w3, [x4, #4032]
  41b72c:	ldr	x0, [x22, #4024]
  41b730:	stp	x19, x20, [sp, #16]
  41b734:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41b738:	add	w3, w3, #0x1
  41b73c:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  41b740:	ldr	w20, [x19, #700]
  41b744:	str	w3, [x4, #4032]
  41b748:	add	w1, w20, #0x7d0
  41b74c:	str	w1, [x19, #700]
  41b750:	bl	412ab0 <ferror@plt+0x10ec0>
  41b754:	mov	x2, x0
  41b758:	ldr	w1, [x19, #700]
  41b75c:	ldr	x0, [x21, #2552]
  41b760:	str	x2, [x22, #4024]
  41b764:	mov	x2, #0x4                   	// #4
  41b768:	bl	412ab0 <ferror@plt+0x10ec0>
  41b76c:	str	x0, [x21, #2552]
  41b770:	add	x0, x0, w20, sxtw #2
  41b774:	mov	x2, #0x1f40                	// #8000
  41b778:	ldp	x19, x20, [sp, #16]
  41b77c:	mov	w1, #0x0                   	// #0
  41b780:	ldp	x21, x22, [sp, #32]
  41b784:	ldp	x29, x30, [sp], #48
  41b788:	b	401900 <memset@plt>
  41b78c:	nop
  41b790:	stp	x29, x30, [sp, #-112]!
  41b794:	cmp	w1, #0x4
  41b798:	mov	x29, sp
  41b79c:	stp	x21, x22, [sp, #32]
  41b7a0:	stp	x25, x26, [sp, #64]
  41b7a4:	mov	w26, w1
  41b7a8:	stp	x27, x28, [sp, #80]
  41b7ac:	b.le	41b9a0 <ferror@plt+0x19db0>
  41b7b0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41b7b4:	mov	w22, #0x1                   	// #1
  41b7b8:	ldr	w2, [x1, #3124]
  41b7bc:	cmp	w2, w22
  41b7c0:	b.le	41b91c <ferror@plt+0x19d2c>
  41b7c4:	adrp	x27, 468000 <stdin@@GLIBC_2.17+0x1300>
  41b7c8:	stp	x19, x20, [sp, #16]
  41b7cc:	ldr	w1, [x27, #2536]
  41b7d0:	stp	x23, x24, [sp, #48]
  41b7d4:	sub	w22, w2, w1
  41b7d8:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  41b7dc:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41b7e0:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41b7e4:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  41b7e8:	add	x20, x20, #0x9f8
  41b7ec:	add	x19, x19, #0x2bc
  41b7f0:	add	x25, x4, #0xfc0
  41b7f4:	add	x23, x23, #0x9e8
  41b7f8:	add	x0, x0, #0x4
  41b7fc:	str	x0, [sp, #104]
  41b800:	ldr	w21, [x19]
  41b804:	add	w0, w22, w1
  41b808:	cmp	w0, w21
  41b80c:	b.ge	41b948 <ferror@plt+0x19d58>  // b.tcont
  41b810:	ldr	x5, [x20]
  41b814:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41b818:	add	x2, x5, w22, sxtw #2
  41b81c:	sxtw	x3, w22
  41b820:	ldur	w2, [x2, #-4]
  41b824:	cbnz	w2, 41b8c0 <ferror@plt+0x19cd0>
  41b828:	ldr	w2, [x5, x3, lsl #2]
  41b82c:	cbz	w2, 41b8c8 <ferror@plt+0x19cd8>
  41b830:	add	w22, w22, #0x2
  41b834:	ldr	w28, [x19]
  41b838:	add	w0, w22, w1
  41b83c:	add	x21, x24, #0xfb8
  41b840:	cmp	w28, w0
  41b844:	b.gt	41b818 <ferror@plt+0x19c28>
  41b848:	ldr	w3, [x25]
  41b84c:	add	w1, w28, #0x7d0
  41b850:	ldr	x0, [x21]
  41b854:	add	w3, w3, #0x1
  41b858:	mov	x2, #0x4                   	// #4
  41b85c:	str	w1, [x19]
  41b860:	str	w3, [x25]
  41b864:	bl	412ab0 <ferror@plt+0x10ec0>
  41b868:	mov	x3, x0
  41b86c:	ldr	w1, [x19]
  41b870:	mov	x2, #0x4                   	// #4
  41b874:	ldr	x0, [x20]
  41b878:	str	x3, [x21]
  41b87c:	bl	412ab0 <ferror@plt+0x10ec0>
  41b880:	mov	x3, x0
  41b884:	mov	w1, #0x0                   	// #0
  41b888:	add	x0, x0, w28, sxtw #2
  41b88c:	mov	x2, #0x1f40                	// #8000
  41b890:	str	x3, [x20]
  41b894:	bl	401900 <memset@plt>
  41b898:	ldr	w28, [x19]
  41b89c:	ldr	w1, [x23]
  41b8a0:	add	w0, w1, w22
  41b8a4:	cmp	w0, w28
  41b8a8:	b.ge	41b848 <ferror@plt+0x19c58>  // b.tcont
  41b8ac:	ldr	x5, [x20]
  41b8b0:	sxtw	x3, w22
  41b8b4:	add	x2, x5, w22, sxtw #2
  41b8b8:	ldur	w2, [x2, #-4]
  41b8bc:	cbz	w2, 41b828 <ferror@plt+0x19c38>
  41b8c0:	add	w22, w22, #0x1
  41b8c4:	b	41b834 <ferror@plt+0x19c44>
  41b8c8:	cmp	w26, #0x4
  41b8cc:	b.gt	41b8dc <ferror@plt+0x19cec>
  41b8d0:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41b8d4:	add	w6, w22, #0x1
  41b8d8:	str	w6, [x2, #740]
  41b8dc:	add	x2, x3, #0x1
  41b8e0:	add	x0, x5, w0, sxtw #2
  41b8e4:	add	x0, x0, #0x4
  41b8e8:	add	x2, x5, x2, lsl #2
  41b8ec:	cmp	x0, x2
  41b8f0:	b.eq	41b914 <ferror@plt+0x19d24>  // b.none
  41b8f4:	ldr	x3, [sp, #104]
  41b8f8:	ldr	w5, [x3], #4
  41b8fc:	cbz	w5, 41b908 <ferror@plt+0x19d18>
  41b900:	ldr	w5, [x2]
  41b904:	cbnz	w5, 41b934 <ferror@plt+0x19d44>
  41b908:	add	x2, x2, #0x4
  41b90c:	cmp	x0, x2
  41b910:	b.ne	41b8f8 <ferror@plt+0x19d08>  // b.any
  41b914:	ldp	x19, x20, [sp, #16]
  41b918:	ldp	x23, x24, [sp, #48]
  41b91c:	mov	w0, w22
  41b920:	ldp	x21, x22, [sp, #32]
  41b924:	ldp	x25, x26, [sp, #64]
  41b928:	ldp	x27, x28, [sp, #80]
  41b92c:	ldp	x29, x30, [sp], #112
  41b930:	ret
  41b934:	ldr	w21, [x19]
  41b938:	add	w22, w22, #0x1
  41b93c:	add	w0, w22, w1
  41b940:	cmp	w0, w21
  41b944:	b.lt	41b810 <ferror@plt+0x19c20>  // b.tstop
  41b948:	adrp	x24, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41b94c:	ldr	w3, [x25]
  41b950:	add	w1, w21, #0x7d0
  41b954:	mov	x2, #0x4                   	// #4
  41b958:	ldr	x0, [x24, #4024]
  41b95c:	add	w3, w3, #0x1
  41b960:	str	w1, [x19]
  41b964:	str	w3, [x25]
  41b968:	bl	412ab0 <ferror@plt+0x10ec0>
  41b96c:	str	x0, [x24, #4024]
  41b970:	ldr	w1, [x19]
  41b974:	mov	x2, #0x4                   	// #4
  41b978:	ldr	x0, [x20]
  41b97c:	bl	412ab0 <ferror@plt+0x10ec0>
  41b980:	mov	x3, x0
  41b984:	mov	w1, #0x0                   	// #0
  41b988:	add	x0, x0, w21, sxtw #2
  41b98c:	mov	x2, #0x1f40                	// #8000
  41b990:	str	x3, [x20]
  41b994:	bl	401900 <memset@plt>
  41b998:	ldr	w1, [x27, #2536]
  41b99c:	b	41b800 <ferror@plt+0x19c10>
  41b9a0:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41b9a4:	adrp	x27, 468000 <stdin@@GLIBC_2.17+0x1300>
  41b9a8:	stp	x19, x20, [sp, #16]
  41b9ac:	ldr	w22, [x1, #740]
  41b9b0:	ldr	w1, [x27, #2536]
  41b9b4:	stp	x23, x24, [sp, #48]
  41b9b8:	b	41b7d8 <ferror@plt+0x19be8>
  41b9bc:	nop
  41b9c0:	stp	x29, x30, [sp, #-16]!
  41b9c4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41b9c8:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41b9cc:	mov	x29, sp
  41b9d0:	ldr	x0, [x0, #2552]
  41b9d4:	mov	w1, #0x0                   	// #0
  41b9d8:	ldrsw	x2, [x2, #700]
  41b9dc:	lsl	x2, x2, #2
  41b9e0:	bl	401900 <memset@plt>
  41b9e4:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41b9e8:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41b9ec:	adrp	x2, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41b9f0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41b9f4:	ldr	w0, [x0, #1432]
  41b9f8:	mov	w3, #0x1                   	// #1
  41b9fc:	str	wzr, [x4, #3124]
  41ba00:	str	w3, [x2, #740]
  41ba04:	str	wzr, [x1, #2772]
  41ba08:	cbz	w0, 41bae0 <ferror@plt+0x19ef0>
  41ba0c:	adrp	x5, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41ba10:	add	x5, x5, #0x180
  41ba14:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41ba18:	ldr	w4, [x0, #2536]
  41ba1c:	str	wzr, [x5, #4]
  41ba20:	cmp	w4, w3
  41ba24:	b.le	41bae8 <ferror@plt+0x19ef8>
  41ba28:	sub	w0, w4, #0x2
  41ba2c:	sub	w6, w4, #0x1
  41ba30:	cmp	w0, #0x2
  41ba34:	b.ls	41baf8 <ferror@plt+0x19f08>  // b.plast
  41ba38:	lsr	w1, w6, #2
  41ba3c:	adrp	x0, 42a000 <ferror@plt+0x28410>
  41ba40:	movi	v4.4s, #0x4
  41ba44:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41ba48:	mvni	v3.4s, #0x0
  41ba4c:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41ba50:	lsl	x1, x1, #4
  41ba54:	add	x3, x3, #0x188
  41ba58:	add	x2, x2, #0xd7c
  41ba5c:	ldr	q0, [x0, #3664]
  41ba60:	mov	x0, #0x0                   	// #0
  41ba64:	nop
  41ba68:	mov	v1.16b, v0.16b
  41ba6c:	add	v0.4s, v0.4s, v4.4s
  41ba70:	add	v2.4s, v1.4s, v3.4s
  41ba74:	str	q1, [x2, x0]
  41ba78:	str	q2, [x3, x0]
  41ba7c:	add	x0, x0, #0x10
  41ba80:	cmp	x0, x1
  41ba84:	b.ne	41ba68 <ferror@plt+0x19e78>  // b.any
  41ba88:	and	w0, w6, #0xfffffffc
  41ba8c:	cmp	w6, w0
  41ba90:	add	w0, w0, #0x2
  41ba94:	b.eq	41bae8 <ferror@plt+0x19ef8>  // b.none
  41ba98:	sub	w2, w0, #0x1
  41ba9c:	sxtw	x6, w0
  41baa0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41baa4:	add	x1, x1, #0xd78
  41baa8:	add	w3, w0, #0x1
  41baac:	str	w2, [x5, x6, lsl #2]
  41bab0:	cmp	w3, w4
  41bab4:	str	w0, [x1, w2, sxtw #2]
  41bab8:	b.gt	41badc <ferror@plt+0x19eec>
  41babc:	sxtw	x7, w3
  41bac0:	str	w3, [x1, x6, lsl #2]
  41bac4:	add	w2, w0, #0x2
  41bac8:	cmp	w4, w2
  41bacc:	str	w0, [x5, x7, lsl #2]
  41bad0:	b.lt	41badc <ferror@plt+0x19eec>  // b.tstop
  41bad4:	str	w3, [x5, w2, sxtw #2]
  41bad8:	str	w2, [x1, x7, lsl #2]
  41badc:	str	wzr, [x1, w4, sxtw #2]
  41bae0:	ldp	x29, x30, [sp], #16
  41bae4:	ret
  41bae8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41baec:	add	x1, x1, #0xd78
  41baf0:	str	wzr, [x1, w4, sxtw #2]
  41baf4:	b	41bae0 <ferror@plt+0x19ef0>
  41baf8:	mov	w0, #0x2                   	// #2
  41bafc:	b	41ba98 <ferror@plt+0x19ea8>
  41bb00:	stp	x29, x30, [sp, #-112]!
  41bb04:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bb08:	mov	x29, sp
  41bb0c:	stp	x21, x22, [sp, #32]
  41bb10:	adrp	x22, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41bb14:	ldr	w2, [x0, #2596]
  41bb18:	stp	x23, x24, [sp, #48]
  41bb1c:	adrp	x24, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bb20:	ldr	w1, [x22, #3124]
  41bb24:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bb28:	stp	x19, x20, [sp, #16]
  41bb2c:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41bb30:	ldr	w0, [x24, #2536]
  41bb34:	add	w1, w1, #0x1
  41bb38:	add	w2, w2, #0x1
  41bb3c:	str	w1, [x22, #3124]
  41bb40:	str	w2, [x23, #2564]
  41bb44:	add	w0, w1, w0
  41bb48:	stp	x25, x26, [sp, #64]
  41bb4c:	stp	x27, x28, [sp, #80]
  41bb50:	ldr	w27, [x19, #700]
  41bb54:	cmp	w0, w27
  41bb58:	b.lt	41bcd4 <ferror@plt+0x1a0e4>  // b.tstop
  41bb5c:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41bb60:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41bb64:	add	x21, x0, #0xfb8
  41bb68:	add	x19, x19, #0x2bc
  41bb6c:	add	x26, x5, #0xfc0
  41bb70:	add	x28, x22, #0xc34
  41bb74:	add	x25, x24, #0x9e8
  41bb78:	str	x0, [sp, #96]
  41bb7c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bb80:	add	x20, x0, #0x9f8
  41bb84:	str	x0, [sp, #104]
  41bb88:	ldr	w3, [x26]
  41bb8c:	add	w1, w27, #0x7d0
  41bb90:	ldr	x0, [x21]
  41bb94:	add	w3, w3, #0x1
  41bb98:	mov	x2, #0x4                   	// #4
  41bb9c:	str	w1, [x19]
  41bba0:	str	w3, [x26]
  41bba4:	bl	412ab0 <ferror@plt+0x10ec0>
  41bba8:	mov	x3, x0
  41bbac:	ldr	w1, [x19]
  41bbb0:	mov	x2, #0x4                   	// #4
  41bbb4:	ldr	x0, [x20]
  41bbb8:	str	x3, [x21]
  41bbbc:	bl	412ab0 <ferror@plt+0x10ec0>
  41bbc0:	mov	x3, x0
  41bbc4:	mov	w1, #0x0                   	// #0
  41bbc8:	add	x0, x0, w27, sxtw #2
  41bbcc:	mov	x2, #0x1f40                	// #8000
  41bbd0:	str	x3, [x20]
  41bbd4:	bl	401900 <memset@plt>
  41bbd8:	ldr	w27, [x19]
  41bbdc:	ldr	w0, [x25]
  41bbe0:	ldr	w1, [x28]
  41bbe4:	add	w0, w1, w0
  41bbe8:	cmp	w0, w27
  41bbec:	b.ge	41bb88 <ferror@plt+0x19f98>  // b.tcont
  41bbf0:	ldp	x0, x2, [sp, #96]
  41bbf4:	ldr	x5, [x0, #4024]
  41bbf8:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41bbfc:	ldr	x6, [x2, #2552]
  41bc00:	ldr	w0, [x0, #2744]
  41bc04:	str	w0, [x5, w1, sxtw #2]
  41bc08:	ldrsw	x0, [x22, #3124]
  41bc0c:	ldr	w1, [x23, #2564]
  41bc10:	str	w1, [x6, x0, lsl #2]
  41bc14:	ldr	w0, [x24, #2536]
  41bc18:	cmp	w0, #0x0
  41bc1c:	b.le	41bc6c <ferror@plt+0x1a07c>
  41bc20:	adrp	x28, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41bc24:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bc28:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bc2c:	add	x28, x28, #0xc34
  41bc30:	add	x25, x4, #0x9e8
  41bc34:	add	x3, x3, #0xa04
  41bc38:	mov	w0, #0x1                   	// #1
  41bc3c:	nop
  41bc40:	ldr	w1, [x28]
  41bc44:	add	w1, w0, w1
  41bc48:	str	wzr, [x5, w1, sxtw #2]
  41bc4c:	ldr	w1, [x28]
  41bc50:	ldr	w2, [x3]
  41bc54:	add	w1, w0, w1
  41bc58:	add	w0, w0, #0x1
  41bc5c:	str	w2, [x6, w1, sxtw #2]
  41bc60:	ldr	w1, [x25]
  41bc64:	cmp	w1, w0
  41bc68:	b.ge	41bc40 <ferror@plt+0x1a050>  // b.tcont
  41bc6c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bc70:	ldrsw	x4, [x23, #2564]
  41bc74:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41bc78:	ldr	w0, [x22, #3124]
  41bc7c:	ldr	x3, [x2, #456]
  41bc80:	str	w0, [x1, #3196]
  41bc84:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41bc88:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41bc8c:	ldp	x19, x20, [sp, #16]
  41bc90:	str	w0, [x3, x4, lsl #2]
  41bc94:	ldr	x0, [x1, #704]
  41bc98:	ldrsw	x1, [x23, #2564]
  41bc9c:	ldp	x25, x26, [sp, #64]
  41bca0:	ldp	x27, x28, [sp, #80]
  41bca4:	str	wzr, [x0, x1, lsl #2]
  41bca8:	ldr	w1, [x22, #3124]
  41bcac:	ldr	w3, [x24, #2536]
  41bcb0:	ldr	w0, [x2, #2772]
  41bcb4:	add	w1, w1, w3
  41bcb8:	str	w1, [x22, #3124]
  41bcbc:	add	w0, w0, #0x1
  41bcc0:	str	w0, [x2, #2772]
  41bcc4:	ldp	x21, x22, [sp, #32]
  41bcc8:	ldp	x23, x24, [sp, #48]
  41bccc:	ldp	x29, x30, [sp], #112
  41bcd0:	ret
  41bcd4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41bcd8:	str	x0, [sp, #96]
  41bcdc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bce0:	str	x0, [sp, #104]
  41bce4:	b	41bbf0 <ferror@plt+0x1a000>
  41bce8:	stp	x29, x30, [sp, #-112]!
  41bcec:	mov	w9, w2
  41bcf0:	mov	x29, sp
  41bcf4:	stp	x23, x24, [sp, #48]
  41bcf8:	adrp	x24, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41bcfc:	ldr	w4, [x24, #740]
  41bd00:	stp	x19, x20, [sp, #16]
  41bd04:	cmp	w4, w1
  41bd08:	stp	x21, x22, [sp, #32]
  41bd0c:	stp	x25, x26, [sp, #64]
  41bd10:	mov	w25, w1
  41bd14:	mov	w26, w0
  41bd18:	stp	x27, x28, [sp, #80]
  41bd1c:	b.ge	41bd28 <ferror@plt+0x1a138>  // b.tcont
  41bd20:	mov	w4, w1
  41bd24:	str	w1, [x24, #740]
  41bd28:	adrp	x10, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41bd2c:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bd30:	adrp	x27, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41bd34:	add	x28, x10, #0x2bc
  41bd38:	add	x22, x21, #0x9f8
  41bd3c:	add	x27, x27, #0xfc0
  41bd40:	add	x23, x24, #0x2e4
  41bd44:	adrp	x20, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41bd48:	ldr	w19, [x28]
  41bd4c:	sxtw	x4, w4
  41bd50:	ldr	x8, [x22]
  41bd54:	b	41bd60 <ferror@plt+0x1a170>
  41bd58:	str	w6, [x23]
  41bd5c:	b.le	41bdf4 <ferror@plt+0x1a204>
  41bd60:	ldr	w5, [x8, x4, lsl #2]
  41bd64:	add	w6, w4, #0x1
  41bd68:	mov	w7, w4
  41bd6c:	add	x4, x4, #0x1
  41bd70:	cmp	w19, w4
  41bd74:	cbnz	w5, 41bd58 <ferror@plt+0x1a168>
  41bd78:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bd7c:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41bd80:	sxtw	x1, w26
  41bd84:	sub	w7, w7, w25
  41bd88:	ldr	x0, [x0, #456]
  41bd8c:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41bd90:	ldr	x4, [x4, #704]
  41bd94:	str	w7, [x0, x1, lsl #2]
  41bd98:	ldr	x0, [x20, #4024]
  41bd9c:	str	w3, [x4, x1, lsl #2]
  41bda0:	ldrsw	x1, [x24, #740]
  41bda4:	str	w26, [x8, x1, lsl #2]
  41bda8:	ldrsw	x1, [x24, #740]
  41bdac:	str	w9, [x0, x1, lsl #2]
  41bdb0:	ldr	w1, [x24, #740]
  41bdb4:	ldr	w3, [x2, #3124]
  41bdb8:	cmp	w1, w3
  41bdbc:	b.le	41bdd8 <ferror@plt+0x1a1e8>
  41bdc0:	ldr	w19, [x10, #700]
  41bdc4:	str	w1, [x2, #3124]
  41bdc8:	add	w1, w1, #0x1
  41bdcc:	str	w1, [x24, #740]
  41bdd0:	cmp	w1, w19
  41bdd4:	b.ge	41be54 <ferror@plt+0x1a264>  // b.tcont
  41bdd8:	ldp	x19, x20, [sp, #16]
  41bddc:	ldp	x21, x22, [sp, #32]
  41bde0:	ldp	x23, x24, [sp, #48]
  41bde4:	ldp	x25, x26, [sp, #64]
  41bde8:	ldp	x27, x28, [sp, #80]
  41bdec:	ldp	x29, x30, [sp], #112
  41bdf0:	ret
  41bdf4:	ldr	w4, [x27]
  41bdf8:	add	w1, w19, #0x7d0
  41bdfc:	ldr	x0, [x20, #4024]
  41be00:	add	w4, w4, #0x1
  41be04:	mov	x2, #0x4                   	// #4
  41be08:	str	w4, [x27]
  41be0c:	str	w1, [x28]
  41be10:	stp	w9, w3, [sp, #104]
  41be14:	bl	412ab0 <ferror@plt+0x10ec0>
  41be18:	ldr	w1, [x28]
  41be1c:	mov	x2, #0x4                   	// #4
  41be20:	str	x0, [x20, #4024]
  41be24:	ldr	x0, [x22]
  41be28:	bl	412ab0 <ferror@plt+0x10ec0>
  41be2c:	mov	x4, x0
  41be30:	mov	x2, #0x1f40                	// #8000
  41be34:	add	x0, x0, w19, sxtw #2
  41be38:	mov	w1, #0x0                   	// #0
  41be3c:	str	x4, [x22]
  41be40:	bl	401900 <memset@plt>
  41be44:	ldr	w4, [x23]
  41be48:	adrp	x10, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41be4c:	ldp	w9, w3, [sp, #104]
  41be50:	b	41bd48 <ferror@plt+0x1a158>
  41be54:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41be58:	add	w1, w19, #0x7d0
  41be5c:	mov	x2, #0x4                   	// #4
  41be60:	str	w1, [x10, #700]
  41be64:	ldr	w3, [x4, #4032]
  41be68:	add	w3, w3, #0x1
  41be6c:	str	w3, [x4, #4032]
  41be70:	bl	412ab0 <ferror@plt+0x10ec0>
  41be74:	mov	x3, x0
  41be78:	adrp	x10, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41be7c:	str	x3, [x20, #4024]
  41be80:	ldr	x0, [x21, #2552]
  41be84:	mov	x2, #0x4                   	// #4
  41be88:	ldr	w1, [x10, #700]
  41be8c:	bl	412ab0 <ferror@plt+0x10ec0>
  41be90:	str	x0, [x21, #2552]
  41be94:	add	x0, x0, w19, sxtw #2
  41be98:	mov	x2, #0x1f40                	// #8000
  41be9c:	ldp	x19, x20, [sp, #16]
  41bea0:	mov	w1, #0x0                   	// #0
  41bea4:	ldp	x21, x22, [sp, #32]
  41bea8:	ldp	x23, x24, [sp, #48]
  41beac:	ldp	x25, x26, [sp, #64]
  41beb0:	ldp	x27, x28, [sp, #80]
  41beb4:	ldp	x29, x30, [sp], #112
  41beb8:	b	401900 <memset@plt>
  41bebc:	nop
  41bec0:	stp	x29, x30, [sp, #-128]!
  41bec4:	cmp	w1, #0x0
  41bec8:	mov	x29, sp
  41becc:	stp	x21, x22, [sp, #32]
  41bed0:	mov	w22, w3
  41bed4:	stp	x25, x26, [sp, #64]
  41bed8:	stp	x27, x28, [sp, #80]
  41bedc:	mov	x28, x0
  41bee0:	str	w2, [sp, #104]
  41bee4:	b.le	41c42c <ferror@plt+0x1a83c>
  41bee8:	mov	x5, #0x1                   	// #1
  41beec:	mov	w3, #0xffff8002            	// #-32766
  41bef0:	b	41bf00 <ferror@plt+0x1a310>
  41bef4:	add	w26, w2, #0x1
  41bef8:	cmp	w1, w5
  41befc:	b.lt	41bf24 <ferror@plt+0x1a334>  // b.tstop
  41bf00:	ldr	w0, [x28, x5, lsl #2]
  41bf04:	mov	w2, w5
  41bf08:	mov	w26, w5
  41bf0c:	add	x5, x5, #0x1
  41bf10:	cmn	w0, #0x1
  41bf14:	b.eq	41bef4 <ferror@plt+0x1a304>  // b.none
  41bf18:	cmp	w0, #0x0
  41bf1c:	ccmp	w22, w3, #0x0, eq  // eq = none
  41bf20:	b.eq	41bef4 <ferror@plt+0x1a304>  // b.none
  41bf24:	sbfiz	x0, x26, #2, #32
  41bf28:	cmp	w4, #0x1
  41bf2c:	sxtw	x2, w1
  41bf30:	mov	w5, #0xffff8002            	// #-32766
  41bf34:	b.eq	41c3b4 <ferror@plt+0x1a7c4>  // b.none
  41bf38:	stp	x19, x20, [sp, #16]
  41bf3c:	stp	x23, x24, [sp, #48]
  41bf40:	b	41bf50 <ferror@plt+0x1a360>
  41bf44:	sub	w25, w3, #0x1
  41bf48:	cmp	w2, #0x0
  41bf4c:	b.le	41bf74 <ferror@plt+0x1a384>
  41bf50:	ldr	w0, [x28, x2, lsl #2]
  41bf54:	mov	w3, w2
  41bf58:	mov	w25, w2
  41bf5c:	sub	x2, x2, #0x1
  41bf60:	cmn	w0, #0x1
  41bf64:	b.eq	41bf44 <ferror@plt+0x1a354>  // b.none
  41bf68:	cmp	w0, #0x0
  41bf6c:	ccmp	w22, w5, #0x0, eq  // eq = none
  41bf70:	b.eq	41bf44 <ferror@plt+0x1a354>  // b.none
  41bf74:	mov	w3, #0x64                  	// #100
  41bf78:	lsl	w0, w1, #4
  41bf7c:	sub	w1, w0, w1
  41bf80:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41bf84:	mul	w0, w4, w3
  41bf88:	ldr	w23, [x2, #700]
  41bf8c:	cmp	w0, w1
  41bf90:	b.gt	41c100 <ferror@plt+0x1a510>
  41bf94:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41bf98:	str	x0, [sp, #112]
  41bf9c:	ldr	w24, [x0, #740]
  41bfa0:	cmp	w24, w26
  41bfa4:	b.ge	41bfe8 <ferror@plt+0x1a3f8>  // b.tcont
  41bfa8:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41bfac:	ldr	x5, [x1, #2552]
  41bfb0:	sub	x0, x5, #0x4
  41bfb4:	nop
  41bfb8:	add	w1, w24, #0x1
  41bfbc:	ldr	w2, [x5, w1, sxtw #2]
  41bfc0:	cbz	w2, 41c340 <ferror@plt+0x1a750>
  41bfc4:	add	w1, w24, #0x2
  41bfc8:	sxtw	x1, w1
  41bfcc:	nop
  41bfd0:	mov	w24, w1
  41bfd4:	add	x1, x1, #0x1
  41bfd8:	ldr	w2, [x0, x1, lsl #2]
  41bfdc:	cbnz	w2, 41bfd0 <ferror@plt+0x1a3e0>
  41bfe0:	cmp	w26, w24
  41bfe4:	b.gt	41bfb8 <ferror@plt+0x1a3c8>
  41bfe8:	add	w0, w25, w24
  41bfec:	sub	w0, w0, w26
  41bff0:	add	w0, w0, #0x1
  41bff4:	str	w0, [sp, #96]
  41bff8:	cmp	w0, w23
  41bffc:	b.lt	41c080 <ferror@plt+0x1a490>  // b.tstop
  41c000:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c004:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c008:	adrp	x9, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c00c:	adrp	x20, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c010:	add	x21, x1, #0x9f8
  41c014:	add	x19, x19, #0x2bc
  41c018:	add	x27, x9, #0xfc0
  41c01c:	add	x20, x20, #0xfb8
  41c020:	ldr	w5, [x27]
  41c024:	add	w1, w23, #0x7d0
  41c028:	ldr	x0, [x20]
  41c02c:	add	w5, w5, #0x1
  41c030:	mov	x2, #0x4                   	// #4
  41c034:	str	w1, [x19]
  41c038:	str	w5, [x27]
  41c03c:	bl	412ab0 <ferror@plt+0x10ec0>
  41c040:	mov	x5, x0
  41c044:	ldr	w1, [x19]
  41c048:	mov	x2, #0x4                   	// #4
  41c04c:	ldr	x0, [x21]
  41c050:	str	x5, [x20]
  41c054:	bl	412ab0 <ferror@plt+0x10ec0>
  41c058:	mov	x5, x0
  41c05c:	mov	x2, #0x1f40                	// #8000
  41c060:	add	x0, x0, w23, sxtw #2
  41c064:	mov	w1, #0x0                   	// #0
  41c068:	str	x5, [x21]
  41c06c:	bl	401900 <memset@plt>
  41c070:	ldr	w23, [x19]
  41c074:	ldr	w0, [sp, #96]
  41c078:	cmp	w23, w0
  41c07c:	b.le	41c020 <ferror@plt+0x1a430>
  41c080:	cmp	w26, w25
  41c084:	mov	w0, w26
  41c088:	b.gt	41c0e4 <ferror@plt+0x1a4f4>
  41c08c:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c090:	adrp	x27, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c094:	add	x19, x19, #0x2bc
  41c098:	add	x27, x27, #0xfc0
  41c09c:	nop
  41c0a0:	ldr	w1, [x28, w0, sxtw #2]
  41c0a4:	cmn	w1, #0x1
  41c0a8:	b.eq	41c0d8 <ferror@plt+0x1a4e8>  // b.none
  41c0ac:	cmp	w1, #0x0
  41c0b0:	mov	w1, #0xffff8002            	// #-32766
  41c0b4:	ccmp	w22, w1, #0x0, eq  // eq = none
  41c0b8:	b.eq	41c0d8 <ferror@plt+0x1a4e8>  // b.none
  41c0bc:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c0c0:	add	w5, w0, w24
  41c0c4:	sub	w5, w5, w26
  41c0c8:	add	x21, x1, #0x9f8
  41c0cc:	ldr	x2, [x1, #2552]
  41c0d0:	ldr	w1, [x2, w5, sxtw #2]
  41c0d4:	cbnz	w1, 41c288 <ferror@plt+0x1a698>
  41c0d8:	add	w0, w0, #0x1
  41c0dc:	cmp	w25, w0
  41c0e0:	b.ge	41c0a0 <ferror@plt+0x1a4b0>  // b.tcont
  41c0e4:	sub	w0, w24, w26
  41c0e8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c0ec:	str	w0, [sp, #96]
  41c0f0:	add	w0, w25, w0
  41c0f4:	str	w0, [sp, #108]
  41c0f8:	str	x1, [sp, #120]
  41c0fc:	b	41c130 <ferror@plt+0x1a540>
  41c100:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c104:	str	x0, [sp, #120]
  41c108:	ldr	w1, [x0, #3124]
  41c10c:	cmp	w1, w26
  41c110:	b.lt	41c394 <ferror@plt+0x1a7a4>  // b.tstop
  41c114:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c118:	add	w24, w1, #0x1
  41c11c:	str	x0, [sp, #112]
  41c120:	sub	w0, w24, w26
  41c124:	str	w0, [sp, #96]
  41c128:	add	w0, w25, w0
  41c12c:	str	w0, [sp, #108]
  41c130:	ldr	w0, [sp, #108]
  41c134:	add	w0, w0, #0x1
  41c138:	str	w0, [sp, #100]
  41c13c:	cmp	w0, w23
  41c140:	b.lt	41c1c8 <ferror@plt+0x1a5d8>  // b.tstop
  41c144:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c148:	adrp	x19, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c14c:	adrp	x9, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c150:	adrp	x20, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c154:	add	x21, x1, #0x9f8
  41c158:	add	x19, x19, #0x2bc
  41c15c:	add	x27, x9, #0xfc0
  41c160:	add	x20, x20, #0xfb8
  41c164:	nop
  41c168:	ldr	w5, [x27]
  41c16c:	add	w1, w23, #0x7d0
  41c170:	ldr	x0, [x20]
  41c174:	add	w5, w5, #0x1
  41c178:	mov	x2, #0x4                   	// #4
  41c17c:	str	w1, [x19]
  41c180:	str	w5, [x27]
  41c184:	bl	412ab0 <ferror@plt+0x10ec0>
  41c188:	mov	x5, x0
  41c18c:	ldr	w1, [x19]
  41c190:	mov	x2, #0x4                   	// #4
  41c194:	ldr	x0, [x21]
  41c198:	str	x5, [x20]
  41c19c:	bl	412ab0 <ferror@plt+0x10ec0>
  41c1a0:	mov	x5, x0
  41c1a4:	mov	x2, #0x1f40                	// #8000
  41c1a8:	add	x0, x0, w23, sxtw #2
  41c1ac:	mov	w1, #0x0                   	// #0
  41c1b0:	str	x5, [x21]
  41c1b4:	bl	401900 <memset@plt>
  41c1b8:	ldr	w23, [x19]
  41c1bc:	ldr	w0, [sp, #100]
  41c1c0:	cmp	w23, w0
  41c1c4:	b.le	41c168 <ferror@plt+0x1a578>
  41c1c8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c1cc:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c1d0:	ldrsw	x0, [sp, #104]
  41c1d4:	cmp	w26, w25
  41c1d8:	ldr	x2, [x2, #456]
  41c1dc:	ldr	x1, [x1, #704]
  41c1e0:	ldr	w3, [sp, #96]
  41c1e4:	str	w3, [x2, x0, lsl #2]
  41c1e8:	str	w22, [x1, x0, lsl #2]
  41c1ec:	b.gt	41c244 <ferror@plt+0x1a654>
  41c1f0:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c1f4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c1f8:	sxtw	x2, w26
  41c1fc:	mov	w4, #0xffff8002            	// #-32766
  41c200:	ldr	x6, [x1, #4024]
  41c204:	ldr	x5, [x0, #2552]
  41c208:	ldr	w0, [sp, #96]
  41c20c:	add	w1, w0, w2
  41c210:	ldr	w0, [x28, x2, lsl #2]
  41c214:	add	x2, x2, #0x1
  41c218:	sxtw	x1, w1
  41c21c:	cmn	w0, #0x1
  41c220:	b.eq	41c23c <ferror@plt+0x1a64c>  // b.none
  41c224:	cmp	w0, #0x0
  41c228:	ccmp	w22, w4, #0x0, eq  // eq = none
  41c22c:	b.eq	41c23c <ferror@plt+0x1a64c>  // b.none
  41c230:	str	w0, [x6, x1, lsl #2]
  41c234:	ldr	w0, [sp, #104]
  41c238:	str	w0, [x5, x1, lsl #2]
  41c23c:	cmp	w25, w2
  41c240:	b.ge	41c208 <ferror@plt+0x1a618>  // b.tcont
  41c244:	ldr	x0, [sp, #112]
  41c248:	ldr	w0, [x0, #740]
  41c24c:	cmp	w24, w0
  41c250:	b.eq	41c350 <ferror@plt+0x1a760>  // b.none
  41c254:	ldr	x1, [sp, #120]
  41c258:	ldp	x19, x20, [sp, #16]
  41c25c:	ldp	x23, x24, [sp, #48]
  41c260:	ldr	w0, [x1, #3124]
  41c264:	ldr	w2, [sp, #108]
  41c268:	cmp	w0, w2
  41c26c:	csel	w0, w0, w2, ge  // ge = tcont
  41c270:	str	w0, [x1, #3124]
  41c274:	ldp	x21, x22, [sp, #32]
  41c278:	ldp	x25, x26, [sp, #64]
  41c27c:	ldp	x27, x28, [sp, #80]
  41c280:	ldp	x29, x30, [sp], #128
  41c284:	ret
  41c288:	add	w24, w24, #0x1
  41c28c:	cmp	w24, w23
  41c290:	b.ge	41c2b8 <ferror@plt+0x1a6c8>  // b.tcont
  41c294:	sxtw	x0, w24
  41c298:	b	41c2ac <ferror@plt+0x1a6bc>
  41c29c:	add	w24, w0, #0x1
  41c2a0:	add	x0, x0, #0x1
  41c2a4:	cmp	w23, w0
  41c2a8:	b.le	41c2b8 <ferror@plt+0x1a6c8>
  41c2ac:	ldr	w1, [x2, x0, lsl #2]
  41c2b0:	mov	w24, w0
  41c2b4:	cbnz	w1, 41c29c <ferror@plt+0x1a6ac>
  41c2b8:	add	w0, w25, w24
  41c2bc:	sub	w0, w0, w26
  41c2c0:	add	w0, w0, #0x1
  41c2c4:	str	w0, [sp, #96]
  41c2c8:	cmp	w0, w23
  41c2cc:	b.lt	41c338 <ferror@plt+0x1a748>  // b.tstop
  41c2d0:	adrp	x20, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c2d4:	add	x20, x20, #0xfb8
  41c2d8:	ldr	w5, [x27]
  41c2dc:	add	w1, w23, #0x7d0
  41c2e0:	ldr	x0, [x20]
  41c2e4:	add	w5, w5, #0x1
  41c2e8:	mov	x2, #0x4                   	// #4
  41c2ec:	str	w1, [x19]
  41c2f0:	str	w5, [x27]
  41c2f4:	bl	412ab0 <ferror@plt+0x10ec0>
  41c2f8:	mov	x5, x0
  41c2fc:	ldr	w1, [x19]
  41c300:	mov	x2, #0x4                   	// #4
  41c304:	ldr	x0, [x21]
  41c308:	str	x5, [x20]
  41c30c:	bl	412ab0 <ferror@plt+0x10ec0>
  41c310:	mov	x5, x0
  41c314:	mov	x2, #0x1f40                	// #8000
  41c318:	add	x0, x0, w23, sxtw #2
  41c31c:	mov	w1, #0x0                   	// #0
  41c320:	str	x5, [x21]
  41c324:	bl	401900 <memset@plt>
  41c328:	ldr	w23, [x19]
  41c32c:	ldr	w0, [sp, #96]
  41c330:	cmp	w23, w0
  41c334:	b.le	41c2d8 <ferror@plt+0x1a6e8>
  41c338:	mov	w0, w26
  41c33c:	b	41c0a0 <ferror@plt+0x1a4b0>
  41c340:	mov	w24, w1
  41c344:	cmp	w26, w24
  41c348:	b.gt	41bfb8 <ferror@plt+0x1a3c8>
  41c34c:	b	41bfe8 <ferror@plt+0x1a3f8>
  41c350:	ldr	x2, [sp, #112]
  41c354:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c358:	add	w0, w24, #0x1
  41c35c:	str	w0, [x2, #740]
  41c360:	ldr	x2, [x1, #2552]
  41c364:	ldr	w0, [x2, w0, sxtw #2]
  41c368:	cbz	w0, 41c254 <ferror@plt+0x1a664>
  41c36c:	add	w0, w24, #0x2
  41c370:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c374:	sub	x2, x2, #0x4
  41c378:	add	x3, x3, #0x2e4
  41c37c:	sxtw	x0, w0
  41c380:	str	w0, [x3]
  41c384:	add	x0, x0, #0x1
  41c388:	ldr	w1, [x2, x0, lsl #2]
  41c38c:	cbnz	w1, 41c380 <ferror@plt+0x1a790>
  41c390:	b	41c254 <ferror@plt+0x1a664>
  41c394:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c398:	mov	w24, w26
  41c39c:	str	wzr, [sp, #96]
  41c3a0:	str	w25, [sp, #108]
  41c3a4:	str	x0, [sp, #112]
  41c3a8:	b	41c130 <ferror@plt+0x1a540>
  41c3ac:	mov	w26, w4
  41c3b0:	mov	x0, #0x4                   	// #4
  41c3b4:	adrp	x8, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41c3b8:	ldr	w2, [x28, x0]
  41c3bc:	ldr	w0, [x8, #2488]
  41c3c0:	cmp	w0, #0x1f2
  41c3c4:	b.gt	41c40c <ferror@plt+0x1a81c>
  41c3c8:	add	w0, w0, #0x1
  41c3cc:	adrp	x7, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c3d0:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c3d4:	add	x7, x7, #0xad0
  41c3d8:	sxtw	x1, w0
  41c3dc:	add	x5, x5, #0x1f8
  41c3e0:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c3e4:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c3e8:	add	x4, x4, #0x2d8
  41c3ec:	add	x3, x3, #0x2e8
  41c3f0:	str	w0, [x8, #2488]
  41c3f4:	ldr	w0, [sp, #104]
  41c3f8:	str	w26, [x5, x1, lsl #2]
  41c3fc:	str	w2, [x4, x1, lsl #2]
  41c400:	str	w22, [x3, x1, lsl #2]
  41c404:	str	w0, [x7, x1, lsl #2]
  41c408:	b	41c274 <ferror@plt+0x1a684>
  41c40c:	ldr	w0, [sp, #104]
  41c410:	mov	w3, w22
  41c414:	mov	w1, w26
  41c418:	ldp	x21, x22, [sp, #32]
  41c41c:	ldp	x25, x26, [sp, #64]
  41c420:	ldp	x27, x28, [sp, #80]
  41c424:	ldp	x29, x30, [sp], #128
  41c428:	b	41bce8 <ferror@plt+0x1a0f8>
  41c42c:	cmp	w4, #0x1
  41c430:	b.eq	41c3ac <ferror@plt+0x1a7bc>  // b.none
  41c434:	mov	w25, w1
  41c438:	mov	w26, #0x1                   	// #1
  41c43c:	stp	x19, x20, [sp, #16]
  41c440:	stp	x23, x24, [sp, #48]
  41c444:	b	41bf74 <ferror@plt+0x1a384>
  41c448:	mov	w6, w3
  41c44c:	cbz	w4, 41c454 <ferror@plt+0x1a864>
  41c450:	b	41bec0 <ferror@plt+0x1a2d0>
  41c454:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c458:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c45c:	sxtw	x2, w2
  41c460:	mov	w3, #0xffff8002            	// #-32766
  41c464:	ldr	x1, [x1, #456]
  41c468:	cmp	w6, w3
  41c46c:	ldr	x0, [x0, #704]
  41c470:	csel	w3, w6, wzr, eq  // eq = none
  41c474:	str	w3, [x1, x2, lsl #2]
  41c478:	str	w6, [x0, x2, lsl #2]
  41c47c:	ret
  41c480:	sub	sp, sp, #0x470
  41c484:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c488:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c48c:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c490:	stp	x29, x30, [sp]
  41c494:	mov	x29, sp
  41c498:	ldr	w2, [x1, #2536]
  41c49c:	stp	x19, x20, [sp, #16]
  41c4a0:	adrp	x19, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c4a4:	ldr	w0, [x0, #3124]
  41c4a8:	ldr	w3, [x19, #2772]
  41c4ac:	stp	x21, x22, [sp, #32]
  41c4b0:	adrp	x22, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41c4b4:	ldr	w1, [x22, #1432]
  41c4b8:	madd	w0, w3, w2, w0
  41c4bc:	stp	x23, x24, [sp, #48]
  41c4c0:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c4c4:	str	w0, [x4, #2756]
  41c4c8:	cbnz	w1, 41c75c <ferror@plt+0x1ab6c>
  41c4cc:	str	w2, [x23, #2576]
  41c4d0:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c4d4:	adrp	x24, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c4d8:	ldr	w1, [x21, #2596]
  41c4dc:	ldr	w2, [x24, #2752]
  41c4e0:	add	w0, w1, w3
  41c4e4:	add	w0, w0, #0x1
  41c4e8:	cmp	w0, w2
  41c4ec:	b.lt	41c520 <ferror@plt+0x1a930>  // b.tstop
  41c4f0:	adrp	x19, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c4f4:	add	x24, x24, #0xac0
  41c4f8:	add	x20, x21, #0xa24
  41c4fc:	add	x19, x19, #0xad4
  41c500:	bl	403ac0 <ferror@plt+0x1ed0>
  41c504:	ldr	w3, [x19]
  41c508:	ldr	w1, [x20]
  41c50c:	ldr	w2, [x24]
  41c510:	add	w0, w1, w3
  41c514:	add	w0, w0, #0x1
  41c518:	cmp	w0, w2
  41c51c:	b.ge	41c500 <ferror@plt+0x1a910>  // b.tcont
  41c520:	cmp	w3, #0x0
  41c524:	b.le	41c6d0 <ferror@plt+0x1aae0>
  41c528:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c52c:	add	x20, x20, #0x9e8
  41c530:	stp	x25, x26, [sp, #64]
  41c534:	add	x26, sp, #0x60
  41c538:	adrp	x19, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c53c:	ldr	w6, [x20]
  41c540:	add	x24, x26, #0x4
  41c544:	stp	x27, x28, [sp, #80]
  41c548:	mov	w27, #0x1                   	// #1
  41c54c:	add	w1, w27, w1
  41c550:	adrp	x28, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41c554:	add	x19, x19, #0xad4
  41c558:	add	x28, x28, #0x180
  41c55c:	add	x25, sp, #0x64
  41c560:	add	w2, w1, #0x1
  41c564:	cmp	w6, #0x0
  41c568:	b.le	41c698 <ferror@plt+0x1aaa8>
  41c56c:	nop
  41c570:	ldr	w4, [x22, #1432]
  41c574:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c578:	mul	w5, w6, w27
  41c57c:	ldr	x8, [x0, #2728]
  41c580:	cbnz	w4, 41c6e8 <ferror@plt+0x1aaf8>
  41c584:	sxtw	x1, w5
  41c588:	add	x9, x26, #0x14
  41c58c:	add	x0, x1, #0x5
  41c590:	sub	w3, w6, #0x1
  41c594:	lsl	x0, x0, #2
  41c598:	sub	x7, x0, #0x10
  41c59c:	add	x0, x8, x0
  41c5a0:	add	x7, x8, x7
  41c5a4:	cmp	x24, x0
  41c5a8:	ccmp	x9, x7, #0x0, cc  // cc = lo, ul, last
  41c5ac:	ccmp	w3, #0x6, #0x0, ls  // ls = plast
  41c5b0:	b.ls	41c724 <ferror@plt+0x1ab34>  // b.plast
  41c5b4:	lsr	w3, w6, #2
  41c5b8:	mov	x1, #0x0                   	// #0
  41c5bc:	movi	v1.4s, #0x0
  41c5c0:	lsl	x3, x3, #4
  41c5c4:	nop
  41c5c8:	ldr	q0, [x7, x1]
  41c5cc:	add	x0, x26, x1
  41c5d0:	add	x1, x1, #0x10
  41c5d4:	cmp	x3, x1
  41c5d8:	cmgt	v2.4s, v0.4s, #0
  41c5dc:	stur	q0, [x0, #4]
  41c5e0:	sub	v1.4s, v1.4s, v2.4s
  41c5e4:	b.ne	41c5c8 <ferror@plt+0x1a9d8>  // b.any
  41c5e8:	addv	s1, v1.4s
  41c5ec:	and	w0, w6, #0xfffffffc
  41c5f0:	cmp	w6, w0
  41c5f4:	add	w1, w0, #0x1
  41c5f8:	mov	w4, v1.s[0]
  41c5fc:	b.eq	41c65c <ferror@plt+0x1aa6c>  // b.none
  41c600:	add	w7, w5, w1
  41c604:	sxtw	x1, w1
  41c608:	add	w3, w0, #0x2
  41c60c:	ldr	w7, [x8, w7, sxtw #2]
  41c610:	str	w7, [x26, x1, lsl #2]
  41c614:	cmp	w7, #0x0
  41c618:	cinc	w4, w4, gt
  41c61c:	cmp	w6, w3
  41c620:	b.lt	41c65c <ferror@plt+0x1aa6c>  // b.tstop
  41c624:	add	w3, w5, w3
  41c628:	add	w0, w0, #0x3
  41c62c:	ldr	w3, [x8, w3, sxtw #2]
  41c630:	str	w3, [x25, x1, lsl #2]
  41c634:	cmp	w3, #0x0
  41c638:	cinc	w4, w4, gt
  41c63c:	cmp	w0, w6
  41c640:	b.gt	41c65c <ferror@plt+0x1aa6c>
  41c644:	add	w0, w5, w0
  41c648:	add	x3, sp, #0x68
  41c64c:	ldr	w0, [x8, w0, sxtw #2]
  41c650:	str	w0, [x3, x1, lsl #2]
  41c654:	cmp	w0, #0x0
  41c658:	cinc	w4, w4, gt
  41c65c:	cbz	w4, 41c698 <ferror@plt+0x1aaa8>
  41c660:	ldr	w1, [x23, #2576]
  41c664:	mov	x0, x26
  41c668:	mov	w3, #0xffff8002            	// #-32766
  41c66c:	add	w27, w27, #0x1
  41c670:	bl	41bec0 <ferror@plt+0x1a2d0>
  41c674:	ldr	w0, [x19]
  41c678:	cmp	w0, w27
  41c67c:	b.lt	41c6c8 <ferror@plt+0x1aad8>  // b.tstop
  41c680:	ldr	w1, [x21, #2596]
  41c684:	ldr	w6, [x20]
  41c688:	add	w1, w27, w1
  41c68c:	add	w2, w1, #0x1
  41c690:	cmp	w6, #0x0
  41c694:	b.gt	41c570 <ferror@plt+0x1a980>
  41c698:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c69c:	adrp	x4, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41c6a0:	sxtw	x1, w2
  41c6a4:	mov	w0, #0xffff8002            	// #-32766
  41c6a8:	ldr	x3, [x3, #456]
  41c6ac:	add	w27, w27, #0x1
  41c6b0:	ldr	x2, [x4, #704]
  41c6b4:	str	w0, [x3, x1, lsl #2]
  41c6b8:	str	w0, [x2, x1, lsl #2]
  41c6bc:	ldr	w0, [x19]
  41c6c0:	cmp	w0, w27
  41c6c4:	b.ge	41c680 <ferror@plt+0x1aa90>  // b.tcont
  41c6c8:	ldp	x25, x26, [sp, #64]
  41c6cc:	ldp	x27, x28, [sp, #80]
  41c6d0:	ldp	x29, x30, [sp]
  41c6d4:	ldp	x19, x20, [sp, #16]
  41c6d8:	ldp	x21, x22, [sp, #32]
  41c6dc:	ldp	x23, x24, [sp, #48]
  41c6e0:	add	sp, sp, #0x470
  41c6e4:	ret
  41c6e8:	add	x5, x8, w5, sxtw #2
  41c6ec:	mov	x1, #0x1                   	// #1
  41c6f0:	mov	w4, #0x0                   	// #0
  41c6f4:	nop
  41c6f8:	ldr	w3, [x28, x1, lsl #2]
  41c6fc:	ldr	w7, [x5, x1, lsl #2]
  41c700:	add	x1, x1, #0x1
  41c704:	cmp	w3, #0x0
  41c708:	b.le	41c718 <ferror@plt+0x1ab28>
  41c70c:	cmp	w7, #0x0
  41c710:	str	w7, [x26, w3, sxtw #2]
  41c714:	cinc	w4, w4, gt
  41c718:	cmp	w6, w1
  41c71c:	b.ge	41c6f8 <ferror@plt+0x1ab08>  // b.tcont
  41c720:	b	41c65c <ferror@plt+0x1aa6c>
  41c724:	add	x1, x1, #0x1
  41c728:	ubfiz	x3, x3, #2, #32
  41c72c:	add	x3, x3, #0x4
  41c730:	mov	x0, #0x0                   	// #0
  41c734:	add	x5, x8, x1, lsl #2
  41c738:	add	x6, x26, x0
  41c73c:	ldr	w1, [x5, x0]
  41c740:	add	x0, x0, #0x4
  41c744:	cmp	w1, #0x0
  41c748:	str	w1, [x6, #4]
  41c74c:	cinc	w4, w4, gt
  41c750:	cmp	x0, x3
  41c754:	b.ne	41c738 <ferror@plt+0x1ab48>  // b.any
  41c758:	b	41c65c <ferror@plt+0x1aa6c>
  41c75c:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41c760:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c764:	add	x1, x1, #0x180
  41c768:	add	x0, x0, #0xd78
  41c76c:	bl	4053e0 <ferror@plt+0x37f0>
  41c770:	str	w0, [x23, #2576]
  41c774:	ldr	w3, [x19, #2772]
  41c778:	b	41c4d0 <ferror@plt+0x1a8e0>
  41c77c:	nop
  41c780:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c784:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c788:	ldr	w8, [x3, #3216]
  41c78c:	add	w4, w8, #0x1
  41c790:	str	w4, [x3, #3216]
  41c794:	cmp	w4, #0x31
  41c798:	ldr	w3, [x5, #2536]
  41c79c:	b.gt	41c7ac <ferror@plt+0x1abbc>
  41c7a0:	mul	w5, w4, w3
  41c7a4:	cmp	w5, #0x7cf
  41c7a8:	b.le	41c8cc <ferror@plt+0x1acdc>
  41c7ac:	adrp	x9, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c7b0:	adrp	x7, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c7b4:	add	x7, x7, #0xca0
  41c7b8:	adrp	x6, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c7bc:	ldr	w4, [x9, #2716]
  41c7c0:	add	x6, x6, #0xa58
  41c7c4:	sub	w8, w4, #0x1
  41c7c8:	sxtw	x5, w4
  41c7cc:	ldr	w7, [x7, x5, lsl #2]
  41c7d0:	str	w7, [x9, #2716]
  41c7d4:	str	wzr, [x6, w7, sxtw #2]
  41c7d8:	adrp	x9, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c7dc:	ldr	w7, [x9, #2764]
  41c7e0:	str	w7, [x6, x5, lsl #2]
  41c7e4:	cbz	w7, 41c7f4 <ferror@plt+0x1ac04>
  41c7e8:	adrp	x6, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c7ec:	add	x6, x6, #0xca0
  41c7f0:	str	w4, [x6, w7, sxtw #2]
  41c7f4:	adrp	x7, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41c7f8:	adrp	x6, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41c7fc:	add	x7, x7, #0x9c0
  41c800:	add	x6, x6, #0xee8
  41c804:	str	w4, [x9, #2764]
  41c808:	mul	w8, w3, w8
  41c80c:	cmp	w3, #0x0
  41c810:	str	w1, [x7, x5, lsl #2]
  41c814:	str	w2, [x6, x5, lsl #2]
  41c818:	b.le	41c8c8 <ferror@plt+0x1acd8>
  41c81c:	sxtw	x2, w8
  41c820:	adrp	x6, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c824:	add	x7, x2, #0x5
  41c828:	add	x6, x6, #0xb40
  41c82c:	add	x4, x2, #0x1
  41c830:	add	x5, x0, #0x4
  41c834:	add	x7, x6, x7, lsl #2
  41c838:	add	x1, x0, #0x14
  41c83c:	cmp	x7, x5
  41c840:	add	x4, x6, x4, lsl #2
  41c844:	ccmp	x1, x4, #0x0, hi  // hi = pmore
  41c848:	sub	w1, w3, #0x1
  41c84c:	ccmp	w1, #0x7, #0x0, ls  // ls = plast
  41c850:	b.ls	41c8dc <ferror@plt+0x1acec>  // b.plast
  41c854:	lsr	w2, w3, #2
  41c858:	mov	x1, #0x0                   	// #0
  41c85c:	lsl	x2, x2, #4
  41c860:	ldr	q0, [x5, x1]
  41c864:	str	q0, [x4, x1]
  41c868:	add	x1, x1, #0x10
  41c86c:	cmp	x1, x2
  41c870:	b.ne	41c860 <ferror@plt+0x1ac70>  // b.any
  41c874:	and	w2, w3, #0xfffffffc
  41c878:	cmp	w3, w2
  41c87c:	add	w1, w2, #0x1
  41c880:	b.eq	41c8c8 <ferror@plt+0x1acd8>  // b.none
  41c884:	add	w5, w8, w1
  41c888:	ldr	w7, [x0, w1, sxtw #2]
  41c88c:	add	w4, w2, #0x2
  41c890:	sbfiz	x1, x1, #2, #32
  41c894:	cmp	w3, w4
  41c898:	str	w7, [x6, w5, sxtw #2]
  41c89c:	b.lt	41c8c8 <ferror@plt+0x1acd8>  // b.tstop
  41c8a0:	add	x1, x0, x1
  41c8a4:	add	w4, w8, w4
  41c8a8:	add	w2, w2, #0x3
  41c8ac:	cmp	w3, w2
  41c8b0:	ldr	w0, [x1, #4]
  41c8b4:	str	w0, [x6, w4, sxtw #2]
  41c8b8:	b.lt	41c8c8 <ferror@plt+0x1acd8>  // b.tstop
  41c8bc:	add	w2, w8, w2
  41c8c0:	ldr	w0, [x1, #8]
  41c8c4:	str	w0, [x6, w2, sxtw #2]
  41c8c8:	ret
  41c8cc:	adrp	x6, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c8d0:	sxtw	x5, w4
  41c8d4:	add	x6, x6, #0xa58
  41c8d8:	b	41c7d8 <ferror@plt+0x1abe8>
  41c8dc:	add	x2, x6, x2, lsl #2
  41c8e0:	mov	x1, #0x1                   	// #1
  41c8e4:	nop
  41c8e8:	ldr	w4, [x0, x1, lsl #2]
  41c8ec:	str	w4, [x2, x1, lsl #2]
  41c8f0:	add	x1, x1, #0x1
  41c8f4:	cmp	w3, w1
  41c8f8:	b.ge	41c8e8 <ferror@plt+0x1acf8>  // b.tcont
  41c8fc:	ret
  41c900:	sub	sp, sp, #0x570
  41c904:	adrp	x6, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c908:	stp	x29, x30, [sp]
  41c90c:	mov	x29, sp
  41c910:	ldr	w3, [x6, #2800]
  41c914:	stp	x23, x24, [sp, #48]
  41c918:	adrp	x24, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c91c:	stp	x25, x26, [sp, #64]
  41c920:	adrp	x26, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c924:	ldr	w4, [x24, #2772]
  41c928:	ldr	w5, [x26, #2536]
  41c92c:	adrp	x25, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c930:	add	w4, w4, #0x1
  41c934:	stp	x19, x20, [sp, #16]
  41c938:	mov	x20, x0
  41c93c:	str	w4, [x24, #2772]
  41c940:	mul	w19, w4, w5
  41c944:	stp	x21, x22, [sp, #32]
  41c948:	sxtw	x21, w1
  41c94c:	add	w0, w5, w19
  41c950:	mov	w22, w2
  41c954:	cmp	w0, w3
  41c958:	b.ge	41cd00 <ferror@plt+0x1b110>  // b.tcont
  41c95c:	cmp	w5, #0x0
  41c960:	b.le	41cd34 <ferror@plt+0x1b144>
  41c964:	ldr	x4, [x25, #2728]
  41c968:	adrp	x6, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c96c:	sxtw	x23, w19
  41c970:	add	x2, sp, #0x58
  41c974:	add	x6, x6, #0x9e8
  41c978:	mov	x3, #0x1                   	// #1
  41c97c:	add	x4, x4, w19, sxtw #2
  41c980:	mov	w1, #0x0                   	// #0
  41c984:	nop
  41c988:	ldr	w5, [x20, x3, lsl #2]
  41c98c:	add	w0, w1, #0x1
  41c990:	cbnz	w5, 41cc10 <ferror@plt+0x1b020>
  41c994:	str	wzr, [x4, x3, lsl #2]
  41c998:	add	x3, x3, #0x1
  41c99c:	ldr	w5, [x6]
  41c9a0:	cmp	w5, w3
  41c9a4:	b.ge	41c988 <ferror@plt+0x1ad98>  // b.tcont
  41c9a8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41c9ac:	ldr	w0, [x0, #1432]
  41c9b0:	cbnz	w0, 41cc38 <ferror@plt+0x1b048>
  41c9b4:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c9b8:	ldr	w9, [x24, #2772]
  41c9bc:	ldr	x6, [x25, #2728]
  41c9c0:	neg	w3, w9
  41c9c4:	ldr	w7, [x1, #3216]
  41c9c8:	add	w0, w7, #0x1
  41c9cc:	str	w0, [x1, #3216]
  41c9d0:	cmp	w0, #0x31
  41c9d4:	b.gt	41c9e4 <ferror@plt+0x1adf4>
  41c9d8:	mul	w1, w0, w5
  41c9dc:	cmp	w1, #0x7cf
  41c9e0:	b.le	41cc60 <ferror@plt+0x1b070>
  41c9e4:	adrp	x8, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c9e8:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41c9ec:	add	x4, x4, #0xca0
  41c9f0:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41c9f4:	ldr	w0, [x8, #2716]
  41c9f8:	add	x2, x2, #0xa58
  41c9fc:	sub	w7, w0, #0x1
  41ca00:	sxtw	x1, w0
  41ca04:	ldr	w4, [x4, x1, lsl #2]
  41ca08:	str	w4, [x8, #2716]
  41ca0c:	str	wzr, [x2, w4, sxtw #2]
  41ca10:	adrp	x8, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41ca14:	ldr	w4, [x8, #2764]
  41ca18:	str	w4, [x2, x1, lsl #2]
  41ca1c:	cbz	w4, 41ca2c <ferror@plt+0x1ae3c>
  41ca20:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41ca24:	add	x2, x2, #0xca0
  41ca28:	str	w0, [x2, w4, sxtw #2]
  41ca2c:	adrp	x4, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41ca30:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41ca34:	add	x4, x4, #0x9c0
  41ca38:	add	x2, x2, #0xee8
  41ca3c:	str	w0, [x8, #2764]
  41ca40:	mul	w11, w5, w7
  41ca44:	cmp	w5, #0x0
  41ca48:	str	w3, [x4, x1, lsl #2]
  41ca4c:	str	w22, [x2, x1, lsl #2]
  41ca50:	b.le	41ccbc <ferror@plt+0x1b0cc>
  41ca54:	add	x0, x23, #0x5
  41ca58:	sxtw	x8, w11
  41ca5c:	add	x2, x8, #0x5
  41ca60:	add	x4, x8, #0x1
  41ca64:	lsl	x0, x0, #2
  41ca68:	adrp	x12, 468000 <stdin@@GLIBC_2.17+0x1300>
  41ca6c:	sub	x1, x0, #0x10
  41ca70:	add	x12, x12, #0xb40
  41ca74:	add	x2, x12, x2, lsl #2
  41ca78:	add	x1, x6, x1
  41ca7c:	cmp	x2, x1
  41ca80:	add	x0, x6, x0
  41ca84:	add	x4, x12, x4, lsl #2
  41ca88:	sub	w2, w5, #0x1
  41ca8c:	ccmp	x0, x4, #0x0, hi  // hi = pmore
  41ca90:	ccmp	w2, #0x7, #0x0, ls  // ls = plast
  41ca94:	b.ls	41cd40 <ferror@plt+0x1b150>  // b.plast
  41ca98:	lsr	w0, w5, #2
  41ca9c:	lsr	w10, w5, #2
  41caa0:	mov	x2, #0x0                   	// #0
  41caa4:	lsl	x0, x0, #4
  41caa8:	ldr	q0, [x1, x2]
  41caac:	str	q0, [x4, x2]
  41cab0:	add	x2, x2, #0x10
  41cab4:	cmp	x2, x0
  41cab8:	b.ne	41caa8 <ferror@plt+0x1aeb8>  // b.any
  41cabc:	and	w7, w5, #0xfffffffc
  41cac0:	cmp	w5, w7
  41cac4:	add	w0, w7, #0x1
  41cac8:	b.eq	41cb14 <ferror@plt+0x1af24>  // b.none
  41cacc:	add	x2, x23, w0, sxtw
  41cad0:	add	w1, w11, w0
  41cad4:	add	w0, w7, #0x2
  41cad8:	cmp	w5, w0
  41cadc:	ldr	w2, [x6, x2, lsl #2]
  41cae0:	str	w2, [x12, w1, sxtw #2]
  41cae4:	b.lt	41cb14 <ferror@plt+0x1af24>  // b.tstop
  41cae8:	add	x2, x23, w0, sxtw
  41caec:	add	w0, w11, w0
  41caf0:	add	w1, w7, #0x3
  41caf4:	cmp	w1, w5
  41caf8:	ldr	w2, [x6, x2, lsl #2]
  41cafc:	str	w2, [x12, w0, sxtw #2]
  41cb00:	b.gt	41cb14 <ferror@plt+0x1af24>
  41cb04:	add	x23, x23, w1, sxtw
  41cb08:	add	w11, w1, w11
  41cb0c:	ldr	w0, [x6, x23, lsl #2]
  41cb10:	str	w0, [x12, w11, sxtw #2]
  41cb14:	add	x8, x12, x8, lsl #2
  41cb18:	movi	v2.4s, #0x0
  41cb1c:	ubfiz	x10, x10, #4, #30
  41cb20:	movi	v4.4s, #0x1
  41cb24:	add	x1, x20, #0x4
  41cb28:	mvni	v3.4s, #0x0
  41cb2c:	add	x0, sp, #0x160
  41cb30:	mov	x2, #0x0                   	// #0
  41cb34:	nop
  41cb38:	ldr	q0, [x4, x2]
  41cb3c:	add	x6, x0, x2
  41cb40:	ldr	q1, [x1, x2]
  41cb44:	add	x2, x2, #0x10
  41cb48:	cmp	x2, x10
  41cb4c:	cmeq	v0.4s, v1.4s, v0.4s
  41cb50:	bit	v1.16b, v3.16b, v0.16b
  41cb54:	bic	v0.16b, v4.16b, v0.16b
  41cb58:	stur	q1, [x6, #4]
  41cb5c:	add	v2.4s, v2.4s, v0.4s
  41cb60:	b.ne	41cb38 <ferror@plt+0x1af48>  // b.any
  41cb64:	addv	s2, v2.4s
  41cb68:	mov	w2, w7
  41cb6c:	cmp	w7, w5
  41cb70:	sub	w7, w5, w7
  41cb74:	lsl	x2, x2, #2
  41cb78:	add	x8, x8, x2
  41cb7c:	add	x20, x20, x2
  41cb80:	mov	w4, v2.s[0]
  41cb84:	add	x2, x0, x2
  41cb88:	b.eq	41cbe4 <ferror@plt+0x1aff4>  // b.none
  41cb8c:	ldr	w6, [x8, #4]
  41cb90:	ldr	w1, [x20, #4]
  41cb94:	cmp	w6, w1
  41cb98:	b.eq	41cc70 <ferror@plt+0x1b080>  // b.none
  41cb9c:	str	w1, [x2, #4]
  41cba0:	add	w4, w4, #0x1
  41cba4:	subs	w7, w7, #0x1
  41cba8:	b.eq	41cbe8 <ferror@plt+0x1aff8>  // b.none
  41cbac:	ldr	w6, [x8, #8]
  41cbb0:	ldr	w1, [x20, #8]
  41cbb4:	cmp	w1, w6
  41cbb8:	b.eq	41cc90 <ferror@plt+0x1b0a0>  // b.none
  41cbbc:	str	w1, [x2, #8]
  41cbc0:	add	w4, w4, #0x1
  41cbc4:	cmp	w7, #0x1
  41cbc8:	b.eq	41cbe8 <ferror@plt+0x1aff8>  // b.none
  41cbcc:	ldr	w6, [x8, #12]
  41cbd0:	ldr	w1, [x20, #12]
  41cbd4:	cmp	w1, w6
  41cbd8:	b.eq	41ccb0 <ferror@plt+0x1b0c0>  // b.none
  41cbdc:	add	w4, w4, #0x1
  41cbe0:	str	w1, [x2, #12]
  41cbe4:	cbz	w4, 41ccbc <ferror@plt+0x1b0cc>
  41cbe8:	mov	w2, w21
  41cbec:	mov	w1, w5
  41cbf0:	bl	41bec0 <ferror@plt+0x1a2d0>
  41cbf4:	ldp	x29, x30, [sp]
  41cbf8:	ldp	x19, x20, [sp, #16]
  41cbfc:	ldp	x21, x22, [sp, #32]
  41cc00:	ldp	x23, x24, [sp, #48]
  41cc04:	ldp	x25, x26, [sp, #64]
  41cc08:	add	sp, sp, #0x570
  41cc0c:	ret
  41cc10:	strb	w3, [x2, w1, sxtw]
  41cc14:	mov	w1, w0
  41cc18:	str	w22, [x4, x3, lsl #2]
  41cc1c:	add	x3, x3, #0x1
  41cc20:	ldr	w5, [x6]
  41cc24:	cmp	w5, w3
  41cc28:	b.ge	41c988 <ferror@plt+0x1ad98>  // b.tcont
  41cc2c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41cc30:	ldr	w0, [x0, #1432]
  41cc34:	cbz	w0, 41c9b4 <ferror@plt+0x1adc4>
  41cc38:	mov	w4, w5
  41cc3c:	add	x0, sp, #0x58
  41cc40:	mov	w5, #0x0                   	// #0
  41cc44:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41cc48:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41cc4c:	add	x3, x3, #0x180
  41cc50:	add	x2, x2, #0xd78
  41cc54:	bl	405450 <ferror@plt+0x3860>
  41cc58:	ldr	w5, [x26, #2536]
  41cc5c:	b	41c9b4 <ferror@plt+0x1adc4>
  41cc60:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41cc64:	sxtw	x1, w0
  41cc68:	add	x2, x2, #0xa58
  41cc6c:	b	41ca10 <ferror@plt+0x1ae20>
  41cc70:	mov	w1, #0xffffffff            	// #-1
  41cc74:	str	w1, [x2, #4]
  41cc78:	adds	w7, w7, w1
  41cc7c:	b.eq	41cbe4 <ferror@plt+0x1aff4>  // b.none
  41cc80:	ldr	w6, [x8, #8]
  41cc84:	ldr	w1, [x20, #8]
  41cc88:	cmp	w1, w6
  41cc8c:	b.ne	41cbbc <ferror@plt+0x1afcc>  // b.any
  41cc90:	mov	w1, #0xffffffff            	// #-1
  41cc94:	str	w1, [x2, #8]
  41cc98:	cmp	w7, #0x1
  41cc9c:	b.eq	41cbe4 <ferror@plt+0x1aff4>  // b.none
  41cca0:	ldr	w6, [x8, #12]
  41cca4:	ldr	w1, [x20, #12]
  41cca8:	cmp	w1, w6
  41ccac:	b.ne	41cbdc <ferror@plt+0x1afec>  // b.any
  41ccb0:	mov	w1, #0xffffffff            	// #-1
  41ccb4:	str	w1, [x2, #12]
  41ccb8:	b	41cbe4 <ferror@plt+0x1aff4>
  41ccbc:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41ccc0:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41ccc4:	mov	w1, #0x7ffe                	// #32766
  41ccc8:	cmp	w9, w1
  41cccc:	ldr	x2, [x2, #456]
  41ccd0:	ldr	x1, [x0, #704]
  41ccd4:	mov	w0, #0xffff8002            	// #-32766
  41ccd8:	csel	w0, w0, wzr, eq  // eq = none
  41ccdc:	str	w0, [x2, x21, lsl #2]
  41cce0:	ldp	x29, x30, [sp]
  41cce4:	str	w3, [x1, x21, lsl #2]
  41cce8:	ldp	x19, x20, [sp, #16]
  41ccec:	ldp	x21, x22, [sp, #32]
  41ccf0:	ldp	x23, x24, [sp, #48]
  41ccf4:	ldp	x25, x26, [sp, #64]
  41ccf8:	add	sp, sp, #0x570
  41ccfc:	ret
  41cd00:	adrp	x4, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41cd04:	add	w1, w3, #0x9c4
  41cd08:	ldr	x0, [x25, #2728]
  41cd0c:	str	w1, [x6, #2800]
  41cd10:	ldr	w3, [x4, #4032]
  41cd14:	mov	x2, #0x4                   	// #4
  41cd18:	add	w3, w3, #0x1
  41cd1c:	str	w3, [x4, #4032]
  41cd20:	bl	412ab0 <ferror@plt+0x10ec0>
  41cd24:	str	x0, [x25, #2728]
  41cd28:	ldr	w5, [x26, #2536]
  41cd2c:	cmp	w5, #0x0
  41cd30:	b.gt	41c964 <ferror@plt+0x1ad74>
  41cd34:	sxtw	x23, w19
  41cd38:	mov	w1, #0x0                   	// #0
  41cd3c:	b	41c9a8 <ferror@plt+0x1adb8>
  41cd40:	add	x23, x6, x23, lsl #2
  41cd44:	add	x2, x12, x8, lsl #2
  41cd48:	mov	x0, #0x1                   	// #1
  41cd4c:	nop
  41cd50:	ldr	w1, [x23, x0, lsl #2]
  41cd54:	str	w1, [x2, x0, lsl #2]
  41cd58:	add	x0, x0, #0x1
  41cd5c:	cmp	w5, w0
  41cd60:	b.ge	41cd50 <ferror@plt+0x1b160>  // b.tcont
  41cd64:	add	x8, x12, x8, lsl #2
  41cd68:	cmp	w5, #0x3
  41cd6c:	b.le	41cd7c <ferror@plt+0x1b18c>
  41cd70:	lsr	w10, w5, #2
  41cd74:	and	w7, w5, #0xfffffffc
  41cd78:	b	41cb18 <ferror@plt+0x1af28>
  41cd7c:	add	x0, sp, #0x160
  41cd80:	mov	w7, w5
  41cd84:	mov	x2, x0
  41cd88:	mov	w4, #0x0                   	// #0
  41cd8c:	b	41cb8c <ferror@plt+0x1af9c>
  41cd90:	sub	sp, sp, #0x880
  41cd94:	mov	w5, #0x64                  	// #100
  41cd98:	stp	x29, x30, [sp]
  41cd9c:	mov	x29, sp
  41cda0:	stp	x19, x20, [sp, #16]
  41cda4:	mov	w20, w2
  41cda8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41cdac:	stp	x23, x24, [sp, #48]
  41cdb0:	sxtw	x23, w1
  41cdb4:	ldr	w6, [x2, #2536]
  41cdb8:	stp	x25, x26, [sp, #64]
  41cdbc:	mul	w26, w20, w5
  41cdc0:	lsl	w2, w6, #4
  41cdc4:	sub	w2, w2, w6
  41cdc8:	cmp	w26, w2
  41cdcc:	b.lt	41d2a0 <ferror@plt+0x1b6b0>  // b.tstop
  41cdd0:	stp	x21, x22, [sp, #32]
  41cdd4:	mov	x22, x0
  41cdd8:	mov	w0, #0x32                  	// #50
  41cddc:	mul	w1, w4, w5
  41cde0:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41cde4:	mul	w0, w20, w0
  41cde8:	stp	w0, w1, [sp, #100]
  41cdec:	ldr	w25, [x2, #2764]
  41cdf0:	cmp	w1, w0
  41cdf4:	b.le	41d178 <ferror@plt+0x1b588>
  41cdf8:	mov	w21, w3
  41cdfc:	cbz	w25, 41d740 <ferror@plt+0x1bb50>
  41ce00:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41ce04:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  41ce08:	add	x2, x2, #0xee8
  41ce0c:	add	x3, x3, #0xa58
  41ce10:	mov	w19, w25
  41ce14:	b	41ce20 <ferror@plt+0x1b230>
  41ce18:	ldr	w19, [x3, x0, lsl #2]
  41ce1c:	cbz	w19, 41d4f4 <ferror@plt+0x1b904>
  41ce20:	sxtw	x0, w19
  41ce24:	ldr	w1, [x2, x0, lsl #2]
  41ce28:	cmp	w1, w21
  41ce2c:	b.ne	41ce18 <ferror@plt+0x1b228>  // b.any
  41ce30:	sub	w5, w19, #0x1
  41ce34:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41ce38:	add	x2, x2, #0xb40
  41ce3c:	cmp	w6, #0x0
  41ce40:	mul	w5, w5, w6
  41ce44:	sxtw	x0, w5
  41ce48:	add	x5, x2, w5, sxtw #2
  41ce4c:	b.le	41d750 <ferror@plt+0x1bb60>
  41ce50:	cmp	w6, #0x3
  41ce54:	b.le	41d780 <ferror@plt+0x1bb90>
  41ce58:	lsr	w4, w6, #2
  41ce5c:	add	x0, x0, #0x1
  41ce60:	movi	v2.4s, #0x0
  41ce64:	add	x7, x22, #0x4
  41ce68:	movi	v4.4s, #0x1
  41ce6c:	lsl	x4, x4, #4
  41ce70:	mvni	v3.4s, #0x0
  41ce74:	add	x14, sp, #0x70
  41ce78:	add	x3, x2, x0, lsl #2
  41ce7c:	mov	x0, #0x0                   	// #0
  41ce80:	ldr	q1, [x7, x0]
  41ce84:	add	x1, x14, x0
  41ce88:	ldr	q0, [x3, x0]
  41ce8c:	add	x0, x0, #0x10
  41ce90:	cmp	x0, x4
  41ce94:	cmeq	v0.4s, v0.4s, v1.4s
  41ce98:	bit	v1.16b, v3.16b, v0.16b
  41ce9c:	bic	v0.16b, v4.16b, v0.16b
  41cea0:	stur	q1, [x1, #4]
  41cea4:	add	v2.4s, v2.4s, v0.4s
  41cea8:	b.ne	41ce80 <ferror@plt+0x1b290>  // b.any
  41ceac:	addv	s2, v2.4s
  41ceb0:	and	x0, x6, #0xfffffffc
  41ceb4:	tst	x6, #0x3
  41ceb8:	and	w1, w6, #0x3
  41cebc:	lsl	x0, x0, #2
  41cec0:	add	x5, x5, x0
  41cec4:	add	x14, x14, x0
  41cec8:	mov	w4, v2.s[0]
  41cecc:	add	x0, x22, x0
  41ced0:	b.eq	41cf2c <ferror@plt+0x1b33c>  // b.none
  41ced4:	ldr	w3, [x0, #4]
  41ced8:	ldr	w7, [x5, #4]
  41cedc:	cmp	w3, w7
  41cee0:	b.eq	41d718 <ferror@plt+0x1bb28>  // b.none
  41cee4:	add	w4, w4, #0x1
  41cee8:	str	w3, [x14, #4]
  41ceec:	cmp	w1, #0x1
  41cef0:	b.eq	41cf2c <ferror@plt+0x1b33c>  // b.none
  41cef4:	ldr	w3, [x0, #8]
  41cef8:	ldr	w7, [x5, #8]
  41cefc:	cmp	w3, w7
  41cf00:	b.eq	41d728 <ferror@plt+0x1bb38>  // b.none
  41cf04:	add	w4, w4, #0x1
  41cf08:	str	w3, [x14, #8]
  41cf0c:	cmp	w1, #0x2
  41cf10:	b.eq	41cf2c <ferror@plt+0x1b33c>  // b.none
  41cf14:	ldr	w0, [x0, #12]
  41cf18:	ldr	w1, [x5, #12]
  41cf1c:	cmp	w1, w0
  41cf20:	b.eq	41d738 <ferror@plt+0x1bb48>  // b.none
  41cf24:	add	w4, w4, #0x1
  41cf28:	str	w0, [x14, #12]
  41cf2c:	mov	w26, #0x64                  	// #100
  41cf30:	mul	w26, w4, w26
  41cf34:	add	w0, w20, w20, lsl #2
  41cf38:	cmp	w26, w0, lsl #1
  41cf3c:	b.le	41d2dc <ferror@plt+0x1b6ec>
  41cf40:	stp	x27, x28, [sp, #80]
  41cf44:	and	x0, x6, #0xfffffffc
  41cf48:	lsr	w7, w6, #2
  41cf4c:	and	w1, w6, #0x3
  41cf50:	lsl	x0, x0, #2
  41cf54:	adrp	x16, 468000 <stdin@@GLIBC_2.17+0x1300>
  41cf58:	movi	v4.4s, #0x1
  41cf5c:	lsl	x7, x7, #4
  41cf60:	mvni	v3.4s, #0x0
  41cf64:	add	x28, x22, x0
  41cf68:	add	x16, x16, #0xa58
  41cf6c:	sub	w30, w6, #0x1
  41cf70:	and	w27, w6, #0xfffffffc
  41cf74:	mov	w8, w19
  41cf78:	add	x14, sp, #0x70
  41cf7c:	add	x9, x22, #0x4
  41cf80:	str	w23, [sp, #108]
  41cf84:	mov	w23, w1
  41cf88:	mov	w12, #0x0                   	// #0
  41cf8c:	mov	w18, #0x1                   	// #1
  41cf90:	mov	w17, #0x404                 	// #1028
  41cf94:	mov	x26, #0x408                 	// #1032
  41cf98:	sub	w11, w8, #0x1
  41cf9c:	sub	w10, w18, w12
  41cfa0:	cmp	w6, #0x0
  41cfa4:	mul	w11, w11, w6
  41cfa8:	smaddl	x3, w10, w17, x14
  41cfac:	sbfiz	x11, x11, #2, #32
  41cfb0:	add	x5, x2, x11
  41cfb4:	b.le	41d344 <ferror@plt+0x1b754>
  41cfb8:	cmp	w30, #0x2
  41cfbc:	b.ls	41d34c <ferror@plt+0x1b75c>  // b.plast
  41cfc0:	neg	w13, w12
  41cfc4:	add	x11, x11, #0x4
  41cfc8:	movi	v2.4s, #0x0
  41cfcc:	add	x11, x2, x11
  41cfd0:	mov	x1, #0x0                   	// #0
  41cfd4:	smaddl	x13, w13, w17, x26
  41cfd8:	add	x13, x14, x13
  41cfdc:	nop
  41cfe0:	ldr	q1, [x9, x1]
  41cfe4:	ldr	q0, [x11, x1]
  41cfe8:	cmeq	v0.4s, v0.4s, v1.4s
  41cfec:	bit	v1.16b, v3.16b, v0.16b
  41cff0:	bic	v0.16b, v4.16b, v0.16b
  41cff4:	str	q1, [x13, x1]
  41cff8:	add	x1, x1, #0x10
  41cffc:	cmp	x1, x7
  41d000:	add	v2.4s, v2.4s, v0.4s
  41d004:	b.ne	41cfe0 <ferror@plt+0x1b3f0>  // b.any
  41d008:	addv	s2, v2.4s
  41d00c:	add	x5, x5, x0
  41d010:	add	x3, x3, x0
  41d014:	cmp	w6, w27
  41d018:	mov	w1, v2.s[0]
  41d01c:	b.eq	41d080 <ferror@plt+0x1b490>  // b.none
  41d020:	mov	w15, w23
  41d024:	mov	x11, x28
  41d028:	ldr	w24, [x5, #4]
  41d02c:	ldr	w13, [x11, #4]
  41d030:	cmp	w24, w13
  41d034:	b.eq	41d32c <ferror@plt+0x1b73c>  // b.none
  41d038:	add	w1, w1, #0x1
  41d03c:	str	w13, [x3, #4]
  41d040:	cmp	w15, #0x1
  41d044:	b.eq	41d080 <ferror@plt+0x1b490>  // b.none
  41d048:	ldr	w24, [x5, #8]
  41d04c:	ldr	w13, [x11, #8]
  41d050:	cmp	w24, w13
  41d054:	b.eq	41d334 <ferror@plt+0x1b744>  // b.none
  41d058:	add	w1, w1, #0x1
  41d05c:	str	w13, [x3, #8]
  41d060:	cmp	w15, #0x2
  41d064:	b.eq	41d080 <ferror@plt+0x1b490>  // b.none
  41d068:	ldr	w5, [x5, #12]
  41d06c:	ldr	w11, [x11, #12]
  41d070:	cmp	w5, w11
  41d074:	b.eq	41d33c <ferror@plt+0x1b74c>  // b.none
  41d078:	add	w1, w1, #0x1
  41d07c:	str	w11, [x3, #12]
  41d080:	cmp	w4, w1
  41d084:	csel	w19, w19, w8, le
  41d088:	ldr	w8, [x16, w8, sxtw #2]
  41d08c:	csel	w3, w4, w1, le
  41d090:	csel	w12, w12, w10, le
  41d094:	mov	w4, w3
  41d098:	cbnz	w8, 41cf98 <ferror@plt+0x1b3a8>
  41d09c:	mov	w26, #0x64                  	// #100
  41d0a0:	ldr	w0, [sp, #100]
  41d0a4:	ldr	w23, [sp, #108]
  41d0a8:	mul	w26, w3, w26
  41d0ac:	ldp	x27, x28, [sp, #80]
  41d0b0:	cmp	w0, w26
  41d0b4:	b.lt	41d2ec <ferror@plt+0x1b6fc>  // b.tstop
  41d0b8:	adrp	x25, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41d0bc:	add	x25, x25, #0x9c0
  41d0c0:	stp	x27, x28, [sp, #80]
  41d0c4:	sxtw	x27, w19
  41d0c8:	ldr	w3, [x25, x27, lsl #2]
  41d0cc:	cbz	w4, 41d530 <ferror@plt+0x1b940>
  41d0d0:	add	x5, sp, #0x70
  41d0d4:	mov	w0, #0x404                 	// #1028
  41d0d8:	mov	w1, w6
  41d0dc:	mov	w2, w23
  41d0e0:	smaddl	x0, w12, w0, x5
  41d0e4:	bl	41bec0 <ferror@plt+0x1a2d0>
  41d0e8:	add	w20, w20, w20, lsl #2
  41d0ec:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41d0f0:	cmp	w26, w20, lsl #2
  41d0f4:	ldr	w1, [x0, #2764]
  41d0f8:	b.ge	41d590 <ferror@plt+0x1b9a0>  // b.tcont
  41d0fc:	cmp	w19, w1
  41d100:	b.eq	41d55c <ferror@plt+0x1b96c>  // b.none
  41d104:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d108:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d10c:	add	x0, x0, #0xca0
  41d110:	ldr	w3, [x2, #2716]
  41d114:	cmp	w19, w3
  41d118:	b.ne	41d124 <ferror@plt+0x1b534>  // b.any
  41d11c:	ldr	w3, [x0, x27, lsl #2]
  41d120:	str	w3, [x2, #2716]
  41d124:	ldr	w3, [x0, x27, lsl #2]
  41d128:	adrp	x16, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d12c:	add	x16, x16, #0xa58
  41d130:	ldr	w2, [x16, x27, lsl #2]
  41d134:	str	w2, [x16, w3, sxtw #2]
  41d138:	ldr	w2, [x16, x27, lsl #2]
  41d13c:	cbz	w2, 41d144 <ferror@plt+0x1b554>
  41d140:	str	w3, [x0, w2, sxtw #2]
  41d144:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41d148:	str	wzr, [x0, x27, lsl #2]
  41d14c:	str	w1, [x16, x27, lsl #2]
  41d150:	str	w19, [x2, #2764]
  41d154:	str	w19, [x0, w1, sxtw #2]
  41d158:	ldp	x29, x30, [sp]
  41d15c:	ldp	x19, x20, [sp, #16]
  41d160:	ldp	x21, x22, [sp, #32]
  41d164:	ldp	x23, x24, [sp, #48]
  41d168:	ldp	x25, x26, [sp, #64]
  41d16c:	ldp	x27, x28, [sp, #80]
  41d170:	add	sp, sp, #0x880
  41d174:	ret
  41d178:	cbz	w25, 41d2d0 <ferror@plt+0x1b6e0>
  41d17c:	sub	w1, w25, #0x1
  41d180:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d184:	add	x2, x2, #0xb40
  41d188:	cmp	w6, #0x0
  41d18c:	mul	w1, w1, w6
  41d190:	sxtw	x0, w1
  41d194:	add	x1, x2, w1, sxtw #2
  41d198:	b.le	41d75c <ferror@plt+0x1bb6c>
  41d19c:	cmp	w6, #0x3
  41d1a0:	b.le	41d76c <ferror@plt+0x1bb7c>
  41d1a4:	lsr	w4, w6, #2
  41d1a8:	add	x0, x0, #0x1
  41d1ac:	movi	v2.4s, #0x0
  41d1b0:	add	x5, x22, #0x4
  41d1b4:	movi	v4.4s, #0x1
  41d1b8:	lsl	x4, x4, #4
  41d1bc:	mvni	v3.4s, #0x0
  41d1c0:	add	x14, sp, #0x70
  41d1c4:	add	x3, x2, x0, lsl #2
  41d1c8:	mov	x0, #0x0                   	// #0
  41d1cc:	nop
  41d1d0:	ldr	q1, [x5, x0]
  41d1d4:	add	x2, x14, x0
  41d1d8:	ldr	q0, [x3, x0]
  41d1dc:	add	x0, x0, #0x10
  41d1e0:	cmp	x4, x0
  41d1e4:	cmeq	v0.4s, v0.4s, v1.4s
  41d1e8:	bit	v1.16b, v3.16b, v0.16b
  41d1ec:	bic	v0.16b, v4.16b, v0.16b
  41d1f0:	stur	q1, [x2, #4]
  41d1f4:	add	v2.4s, v2.4s, v0.4s
  41d1f8:	b.ne	41d1d0 <ferror@plt+0x1b5e0>  // b.any
  41d1fc:	addv	s2, v2.4s
  41d200:	and	x0, x6, #0xfffffffc
  41d204:	tst	x6, #0x3
  41d208:	and	w2, w6, #0x3
  41d20c:	lsl	x0, x0, #2
  41d210:	add	x1, x1, x0
  41d214:	add	x14, x14, x0
  41d218:	mov	w4, v2.s[0]
  41d21c:	add	x0, x22, x0
  41d220:	b.eq	41d27c <ferror@plt+0x1b68c>  // b.none
  41d224:	ldr	w3, [x0, #4]
  41d228:	ldr	w5, [x1, #4]
  41d22c:	cmp	w5, w3
  41d230:	b.eq	41d710 <ferror@plt+0x1bb20>  // b.none
  41d234:	add	w4, w4, #0x1
  41d238:	str	w3, [x14, #4]
  41d23c:	cmp	w2, #0x1
  41d240:	b.eq	41d27c <ferror@plt+0x1b68c>  // b.none
  41d244:	ldr	w3, [x0, #8]
  41d248:	ldr	w5, [x1, #8]
  41d24c:	cmp	w5, w3
  41d250:	b.eq	41d720 <ferror@plt+0x1bb30>  // b.none
  41d254:	add	w4, w4, #0x1
  41d258:	str	w3, [x14, #8]
  41d25c:	cmp	w2, #0x2
  41d260:	b.eq	41d27c <ferror@plt+0x1b68c>  // b.none
  41d264:	ldr	w0, [x0, #12]
  41d268:	ldr	w1, [x1, #12]
  41d26c:	cmp	w1, w0
  41d270:	b.eq	41d730 <ferror@plt+0x1bb40>  // b.none
  41d274:	add	w4, w4, #0x1
  41d278:	str	w0, [x14, #12]
  41d27c:	mov	w26, #0x64                  	// #100
  41d280:	mov	w21, #0x0                   	// #0
  41d284:	mul	w26, w4, w26
  41d288:	add	w0, w20, w20, lsl #2
  41d28c:	cmp	w26, w0, lsl #1
  41d290:	b.gt	41d4e0 <ferror@plt+0x1b8f0>
  41d294:	mov	w19, w25
  41d298:	mov	w12, #0x0                   	// #0
  41d29c:	b	41d2e0 <ferror@plt+0x1b6f0>
  41d2a0:	cbz	w20, 41d4fc <ferror@plt+0x1b90c>
  41d2a4:	mov	w4, w20
  41d2a8:	mov	w2, w23
  41d2ac:	mov	w1, w6
  41d2b0:	mov	w3, #0xffff8002            	// #-32766
  41d2b4:	bl	41bec0 <ferror@plt+0x1a2d0>
  41d2b8:	ldp	x29, x30, [sp]
  41d2bc:	ldp	x19, x20, [sp, #16]
  41d2c0:	ldp	x23, x24, [sp, #48]
  41d2c4:	ldp	x25, x26, [sp, #64]
  41d2c8:	add	sp, sp, #0x880
  41d2cc:	ret
  41d2d0:	mov	w4, w20
  41d2d4:	mov	w21, #0x0                   	// #0
  41d2d8:	mov	w19, #0x0                   	// #0
  41d2dc:	mov	w12, #0x0                   	// #0
  41d2e0:	ldr	w0, [sp, #100]
  41d2e4:	cmp	w0, w26
  41d2e8:	b.ge	41d0b8 <ferror@plt+0x1b4c8>  // b.tcont
  41d2ec:	ldr	w1, [sp, #104]
  41d2f0:	lsl	w0, w20, #4
  41d2f4:	sub	w0, w0, w20
  41d2f8:	cmp	w1, w0, lsl #2
  41d2fc:	b.lt	41d35c <ferror@plt+0x1b76c>  // b.tstop
  41d300:	mov	w2, w21
  41d304:	mov	w1, w23
  41d308:	mov	x0, x22
  41d30c:	bl	41c900 <ferror@plt+0x1ad10>
  41d310:	ldp	x29, x30, [sp]
  41d314:	ldp	x19, x20, [sp, #16]
  41d318:	ldp	x21, x22, [sp, #32]
  41d31c:	ldp	x23, x24, [sp, #48]
  41d320:	ldp	x25, x26, [sp, #64]
  41d324:	add	sp, sp, #0x880
  41d328:	ret
  41d32c:	mov	w13, #0xffffffff            	// #-1
  41d330:	b	41d03c <ferror@plt+0x1b44c>
  41d334:	mov	w13, #0xffffffff            	// #-1
  41d338:	b	41d05c <ferror@plt+0x1b46c>
  41d33c:	mov	w11, #0xffffffff            	// #-1
  41d340:	b	41d07c <ferror@plt+0x1b48c>
  41d344:	mov	w1, #0x0                   	// #0
  41d348:	b	41d080 <ferror@plt+0x1b490>
  41d34c:	mov	w15, w6
  41d350:	mov	x11, x22
  41d354:	mov	w1, #0x0                   	// #0
  41d358:	b	41d028 <ferror@plt+0x1b438>
  41d35c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d360:	ldr	w4, [x1, #3216]
  41d364:	add	w0, w4, #0x1
  41d368:	str	w0, [x1, #3216]
  41d36c:	cmp	w0, #0x31
  41d370:	b.gt	41d4b0 <ferror@plt+0x1b8c0>
  41d374:	mul	w1, w6, w0
  41d378:	cmp	w1, #0x7cf
  41d37c:	b.gt	41d4b0 <ferror@plt+0x1b8c0>
  41d380:	adrp	x16, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d384:	sxtw	x1, w0
  41d388:	add	x16, x16, #0xa58
  41d38c:	str	w25, [x16, x1, lsl #2]
  41d390:	cbz	w25, 41d3a0 <ferror@plt+0x1b7b0>
  41d394:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d398:	add	x2, x2, #0xca0
  41d39c:	str	w0, [x2, w25, sxtw #2]
  41d3a0:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41d3a4:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41d3a8:	add	x3, x3, #0x9c0
  41d3ac:	add	x2, x2, #0xee8
  41d3b0:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41d3b4:	cmp	w6, #0x0
  41d3b8:	str	w0, [x5, #2764]
  41d3bc:	mul	w5, w6, w4
  41d3c0:	str	w23, [x3, x1, lsl #2]
  41d3c4:	str	w21, [x2, x1, lsl #2]
  41d3c8:	b.le	41d478 <ferror@plt+0x1b888>
  41d3cc:	sxtw	x0, w5
  41d3d0:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d3d4:	add	x7, x0, #0x5
  41d3d8:	add	x2, x2, #0xb40
  41d3dc:	add	x1, x0, #0x1
  41d3e0:	add	x4, x22, #0x4
  41d3e4:	add	x7, x2, x7, lsl #2
  41d3e8:	add	x3, x22, #0x14
  41d3ec:	cmp	x4, x7
  41d3f0:	add	x1, x2, x1, lsl #2
  41d3f4:	ccmp	x1, x3, #0x2, cc  // cc = lo, ul, last
  41d3f8:	sub	w3, w6, #0x1
  41d3fc:	ccmp	w3, #0x7, #0x0, cs  // cs = hs, nlast
  41d400:	b.ls	41d6ec <ferror@plt+0x1bafc>  // b.plast
  41d404:	lsr	w3, w6, #2
  41d408:	mov	x0, #0x0                   	// #0
  41d40c:	lsl	x3, x3, #4
  41d410:	ldr	q0, [x4, x0]
  41d414:	str	q0, [x1, x0]
  41d418:	add	x0, x0, #0x10
  41d41c:	cmp	x3, x0
  41d420:	b.ne	41d410 <ferror@plt+0x1b820>  // b.any
  41d424:	and	w1, w6, #0xfffffffc
  41d428:	cmp	w1, w6
  41d42c:	add	w0, w1, #0x1
  41d430:	b.eq	41d478 <ferror@plt+0x1b888>  // b.none
  41d434:	add	w4, w5, w0
  41d438:	ldr	w7, [x22, w0, sxtw #2]
  41d43c:	add	w3, w1, #0x2
  41d440:	sbfiz	x0, x0, #2, #32
  41d444:	cmp	w6, w3
  41d448:	str	w7, [x2, w4, sxtw #2]
  41d44c:	b.lt	41d478 <ferror@plt+0x1b888>  // b.tstop
  41d450:	add	x0, x22, x0
  41d454:	add	w3, w3, w5
  41d458:	add	w1, w1, #0x3
  41d45c:	cmp	w6, w1
  41d460:	ldr	w4, [x0, #4]
  41d464:	str	w4, [x2, w3, sxtw #2]
  41d468:	b.lt	41d478 <ferror@plt+0x1b888>  // b.tstop
  41d46c:	add	w1, w5, w1
  41d470:	ldr	w0, [x0, #8]
  41d474:	str	w0, [x2, w1, sxtw #2]
  41d478:	cbz	w20, 41d568 <ferror@plt+0x1b978>
  41d47c:	mov	w4, w20
  41d480:	mov	w2, w23
  41d484:	mov	x0, x22
  41d488:	mov	w1, w6
  41d48c:	mov	w3, #0xffff8002            	// #-32766
  41d490:	bl	41bec0 <ferror@plt+0x1a2d0>
  41d494:	ldp	x29, x30, [sp]
  41d498:	ldp	x19, x20, [sp, #16]
  41d49c:	ldp	x21, x22, [sp, #32]
  41d4a0:	ldp	x23, x24, [sp, #48]
  41d4a4:	ldp	x25, x26, [sp, #64]
  41d4a8:	add	sp, sp, #0x880
  41d4ac:	ret
  41d4b0:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d4b4:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d4b8:	add	x2, x2, #0xca0
  41d4bc:	adrp	x16, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d4c0:	ldr	w0, [x3, #2716]
  41d4c4:	add	x16, x16, #0xa58
  41d4c8:	sub	w4, w0, #0x1
  41d4cc:	sxtw	x1, w0
  41d4d0:	ldr	w2, [x2, x1, lsl #2]
  41d4d4:	str	w2, [x3, #2716]
  41d4d8:	str	wzr, [x16, w2, sxtw #2]
  41d4dc:	b	41d38c <ferror@plt+0x1b79c>
  41d4e0:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d4e4:	mov	w19, w25
  41d4e8:	add	x2, x2, #0xb40
  41d4ec:	stp	x27, x28, [sp, #80]
  41d4f0:	b	41cf44 <ferror@plt+0x1b354>
  41d4f4:	mov	w4, w20
  41d4f8:	b	41d288 <ferror@plt+0x1b698>
  41d4fc:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d500:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41d504:	mov	w0, #0xffff8002            	// #-32766
  41d508:	ldr	x2, [x2, #456]
  41d50c:	ldr	x1, [x1, #704]
  41d510:	str	w0, [x2, x23, lsl #2]
  41d514:	ldp	x29, x30, [sp]
  41d518:	str	w0, [x1, x23, lsl #2]
  41d51c:	ldp	x19, x20, [sp, #16]
  41d520:	ldp	x23, x24, [sp, #48]
  41d524:	ldp	x25, x26, [sp, #64]
  41d528:	add	sp, sp, #0x880
  41d52c:	ret
  41d530:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d534:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41d538:	sxtw	x0, w23
  41d53c:	mov	w4, #0xffff8002            	// #-32766
  41d540:	ldr	x2, [x2, #456]
  41d544:	cmp	w3, w4
  41d548:	ldr	x1, [x1, #704]
  41d54c:	csel	w4, w3, wzr, eq  // eq = none
  41d550:	str	w4, [x2, x0, lsl #2]
  41d554:	str	w3, [x1, x0, lsl #2]
  41d558:	b	41d0e8 <ferror@plt+0x1b4f8>
  41d55c:	ldp	x21, x22, [sp, #32]
  41d560:	ldp	x27, x28, [sp, #80]
  41d564:	b	41d2b8 <ferror@plt+0x1b6c8>
  41d568:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d56c:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41d570:	sxtw	x23, w23
  41d574:	mov	w0, #0xffff8002            	// #-32766
  41d578:	ldr	x2, [x2, #456]
  41d57c:	ldr	x1, [x1, #704]
  41d580:	str	w0, [x2, x23, lsl #2]
  41d584:	ldp	x21, x22, [sp, #32]
  41d588:	str	w0, [x1, x23, lsl #2]
  41d58c:	b	41d2b8 <ferror@plt+0x1b6c8>
  41d590:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d594:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d598:	ldr	w5, [x0, #3216]
  41d59c:	ldr	w4, [x2, #2536]
  41d5a0:	add	w3, w5, #0x1
  41d5a4:	str	w3, [x0, #3216]
  41d5a8:	cmp	w3, #0x31
  41d5ac:	b.le	41d6d0 <ferror@plt+0x1bae0>
  41d5b0:	adrp	x6, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d5b4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d5b8:	add	x0, x0, #0xca0
  41d5bc:	adrp	x16, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d5c0:	ldr	w3, [x6, #2716]
  41d5c4:	add	x16, x16, #0xa58
  41d5c8:	sub	w5, w3, #0x1
  41d5cc:	sxtw	x2, w3
  41d5d0:	ldr	w0, [x0, x2, lsl #2]
  41d5d4:	str	w0, [x6, #2716]
  41d5d8:	str	wzr, [x16, w0, sxtw #2]
  41d5dc:	str	w1, [x16, x2, lsl #2]
  41d5e0:	cbnz	w1, 41d6c0 <ferror@plt+0x1bad0>
  41d5e4:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41d5e8:	add	x0, x0, #0xee8
  41d5ec:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41d5f0:	str	w23, [x25, x2, lsl #2]
  41d5f4:	mul	w7, w4, w5
  41d5f8:	cmp	w4, #0x0
  41d5fc:	str	w3, [x1, #2764]
  41d600:	str	w21, [x0, x2, lsl #2]
  41d604:	b.le	41d6b8 <ferror@plt+0x1bac8>
  41d608:	sxtw	x0, w7
  41d60c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d610:	add	x8, x0, #0x5
  41d614:	add	x2, x2, #0xb40
  41d618:	add	x5, x0, #0x1
  41d61c:	add	x6, x22, #0x4
  41d620:	add	x8, x2, x8, lsl #2
  41d624:	add	x1, x22, #0x14
  41d628:	cmp	x8, x6
  41d62c:	add	x5, x2, x5, lsl #2
  41d630:	ccmp	x1, x5, #0x0, hi  // hi = pmore
  41d634:	sub	w1, w4, #0x1
  41d638:	ccmp	w1, #0x7, #0x0, ls  // ls = plast
  41d63c:	b.ls	41d794 <ferror@plt+0x1bba4>  // b.plast
  41d640:	lsr	w1, w4, #2
  41d644:	mov	x0, #0x0                   	// #0
  41d648:	lsl	x1, x1, #4
  41d64c:	nop
  41d650:	ldr	q0, [x6, x0]
  41d654:	str	q0, [x5, x0]
  41d658:	add	x0, x0, #0x10
  41d65c:	cmp	x0, x1
  41d660:	b.ne	41d650 <ferror@plt+0x1ba60>  // b.any
  41d664:	and	w0, w4, #0xfffffffc
  41d668:	cmp	w4, w0
  41d66c:	add	w1, w0, #0x1
  41d670:	b.eq	41d6b8 <ferror@plt+0x1bac8>  // b.none
  41d674:	add	w6, w7, w1
  41d678:	ldr	w8, [x22, w1, sxtw #2]
  41d67c:	add	w5, w0, #0x2
  41d680:	sbfiz	x1, x1, #2, #32
  41d684:	cmp	w4, w5
  41d688:	str	w8, [x2, w6, sxtw #2]
  41d68c:	b.lt	41d6b8 <ferror@plt+0x1bac8>  // b.tstop
  41d690:	add	x22, x22, x1
  41d694:	add	w5, w7, w5
  41d698:	add	w0, w0, #0x3
  41d69c:	cmp	w0, w4
  41d6a0:	ldr	w1, [x22, #4]
  41d6a4:	str	w1, [x2, w5, sxtw #2]
  41d6a8:	b.gt	41d6b8 <ferror@plt+0x1bac8>
  41d6ac:	add	w0, w0, w7
  41d6b0:	ldr	w1, [x22, #8]
  41d6b4:	str	w1, [x2, w0, sxtw #2]
  41d6b8:	mov	w1, w3
  41d6bc:	b	41d0fc <ferror@plt+0x1b50c>
  41d6c0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d6c4:	add	x0, x0, #0xca0
  41d6c8:	str	w3, [x0, w1, sxtw #2]
  41d6cc:	b	41d5e4 <ferror@plt+0x1b9f4>
  41d6d0:	mul	w0, w3, w4
  41d6d4:	cmp	w0, #0x7cf
  41d6d8:	b.gt	41d5b0 <ferror@plt+0x1b9c0>
  41d6dc:	adrp	x16, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d6e0:	sxtw	x2, w3
  41d6e4:	add	x16, x16, #0xa58
  41d6e8:	b	41d5dc <ferror@plt+0x1b9ec>
  41d6ec:	add	x2, x2, x0, lsl #2
  41d6f0:	mov	x0, #0x1                   	// #1
  41d6f4:	nop
  41d6f8:	ldr	w1, [x22, x0, lsl #2]
  41d6fc:	str	w1, [x2, x0, lsl #2]
  41d700:	add	x0, x0, #0x1
  41d704:	cmp	w6, w0
  41d708:	b.ge	41d6f8 <ferror@plt+0x1bb08>  // b.tcont
  41d70c:	b	41d478 <ferror@plt+0x1b888>
  41d710:	mov	w3, #0xffffffff            	// #-1
  41d714:	b	41d238 <ferror@plt+0x1b648>
  41d718:	mov	w3, #0xffffffff            	// #-1
  41d71c:	b	41cee8 <ferror@plt+0x1b2f8>
  41d720:	mov	w3, #0xffffffff            	// #-1
  41d724:	b	41d258 <ferror@plt+0x1b668>
  41d728:	mov	w3, #0xffffffff            	// #-1
  41d72c:	b	41cf08 <ferror@plt+0x1b318>
  41d730:	mov	w0, #0xffffffff            	// #-1
  41d734:	b	41d278 <ferror@plt+0x1b688>
  41d738:	mov	w0, #0xffffffff            	// #-1
  41d73c:	b	41cf28 <ferror@plt+0x1b338>
  41d740:	mov	w4, w20
  41d744:	mov	w19, #0x0                   	// #0
  41d748:	mov	w12, #0x0                   	// #0
  41d74c:	b	41d2e0 <ferror@plt+0x1b6f0>
  41d750:	mov	w26, #0x0                   	// #0
  41d754:	mov	w4, #0x0                   	// #0
  41d758:	b	41cf34 <ferror@plt+0x1b344>
  41d75c:	mov	w26, #0x0                   	// #0
  41d760:	mov	w4, #0x0                   	// #0
  41d764:	mov	w21, #0x0                   	// #0
  41d768:	b	41d288 <ferror@plt+0x1b698>
  41d76c:	mov	w2, w6
  41d770:	mov	x0, x22
  41d774:	add	x14, sp, #0x70
  41d778:	mov	w4, #0x0                   	// #0
  41d77c:	b	41d224 <ferror@plt+0x1b634>
  41d780:	mov	w1, w6
  41d784:	mov	x0, x22
  41d788:	add	x14, sp, #0x70
  41d78c:	mov	w4, #0x0                   	// #0
  41d790:	b	41ced4 <ferror@plt+0x1b2e4>
  41d794:	add	x2, x2, x0, lsl #2
  41d798:	mov	x0, #0x1                   	// #1
  41d79c:	ldr	w1, [x22, x0, lsl #2]
  41d7a0:	str	w1, [x2, x0, lsl #2]
  41d7a4:	add	x0, x0, #0x1
  41d7a8:	cmp	w4, w0
  41d7ac:	b.ge	41d79c <ferror@plt+0x1bbac>  // b.tcont
  41d7b0:	mov	w1, w3
  41d7b4:	b	41d0fc <ferror@plt+0x1b50c>
  41d7b8:	adrp	x5, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41d7bc:	ldr	w4, [x5, #2764]
  41d7c0:	cmp	w4, w0
  41d7c4:	b.eq	41d814 <ferror@plt+0x1bc24>  // b.none
  41d7c8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d7cc:	sxtw	x3, w0
  41d7d0:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d7d4:	add	x2, x2, #0xca0
  41d7d8:	ldr	w6, [x1, #2716]
  41d7dc:	cmp	w6, w0
  41d7e0:	ldr	w6, [x2, x3, lsl #2]
  41d7e4:	b.eq	41d818 <ferror@plt+0x1bc28>  // b.none
  41d7e8:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d7ec:	add	x1, x1, #0xa58
  41d7f0:	ldr	w7, [x1, x3, lsl #2]
  41d7f4:	str	w7, [x1, w6, sxtw #2]
  41d7f8:	ldr	w7, [x1, x3, lsl #2]
  41d7fc:	cbz	w7, 41d804 <ferror@plt+0x1bc14>
  41d800:	str	w6, [x2, w7, sxtw #2]
  41d804:	str	wzr, [x2, x3, lsl #2]
  41d808:	str	w0, [x5, #2764]
  41d80c:	str	w4, [x1, x3, lsl #2]
  41d810:	str	w0, [x2, w4, sxtw #2]
  41d814:	ret
  41d818:	str	w6, [x1, #2716]
  41d81c:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d820:	add	x1, x1, #0xa58
  41d824:	ldr	w7, [x1, x3, lsl #2]
  41d828:	str	w7, [x1, w6, sxtw #2]
  41d82c:	ldr	w7, [x1, x3, lsl #2]
  41d830:	cbz	w7, 41d804 <ferror@plt+0x1bc14>
  41d834:	b	41d800 <ferror@plt+0x1bc10>
  41d838:	stp	x29, x30, [sp, #-32]!
  41d83c:	mov	x29, sp
  41d840:	stp	x19, x20, [sp, #16]
  41d844:	mov	w20, w1
  41d848:	mov	x19, x0
  41d84c:	mov	w1, w2
  41d850:	bl	41b790 <ferror@plt+0x19ba0>
  41d854:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d858:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d85c:	movi	v0.2s, #0x1
  41d860:	adrp	x6, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d864:	ldr	x7, [x2, #2552]
  41d868:	ldr	x2, [x1, #456]
  41d86c:	add	x1, x7, w0, sxtw #2
  41d870:	str	w0, [x2, w20, sxtw #2]
  41d874:	stur	d0, [x1, #-4]
  41d878:	ldr	w5, [x6, #2536]
  41d87c:	cmp	w5, #0x0
  41d880:	b.le	41d8c4 <ferror@plt+0x1bcd4>
  41d884:	adrp	x1, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41d888:	add	x3, x19, #0x4
  41d88c:	add	x6, x6, #0x9e8
  41d890:	mov	w2, #0x1                   	// #1
  41d894:	ldr	x8, [x1, #4024]
  41d898:	add	w1, w2, w0
  41d89c:	ldr	w4, [x3]
  41d8a0:	sxtw	x1, w1
  41d8a4:	cbz	w4, 41d8e8 <ferror@plt+0x1bcf8>
  41d8a8:	str	w2, [x7, x1, lsl #2]
  41d8ac:	add	w2, w2, #0x1
  41d8b0:	ldr	w4, [x3], #4
  41d8b4:	str	w4, [x8, x1, lsl #2]
  41d8b8:	ldr	w5, [x6]
  41d8bc:	cmp	w5, w2
  41d8c0:	b.ge	41d898 <ferror@plt+0x1bca8>  // b.tcont
  41d8c4:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41d8c8:	add	w0, w0, w5
  41d8cc:	ldr	w2, [x1, #3124]
  41d8d0:	cmp	w0, w2
  41d8d4:	b.le	41d8dc <ferror@plt+0x1bcec>
  41d8d8:	str	w0, [x1, #3124]
  41d8dc:	ldp	x19, x20, [sp, #16]
  41d8e0:	ldp	x29, x30, [sp], #32
  41d8e4:	ret
  41d8e8:	add	w2, w2, #0x1
  41d8ec:	add	x3, x3, #0x4
  41d8f0:	cmp	w2, w5
  41d8f4:	b.le	41d898 <ferror@plt+0x1bca8>
  41d8f8:	b	41d8c4 <ferror@plt+0x1bcd4>
  41d8fc:	nop
  41d900:	adrp	x10, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41d904:	mov	w8, w0
  41d908:	mov	w7, w1
  41d90c:	mov	w6, w2
  41d910:	ldr	w4, [x10, #2488]
  41d914:	mov	w5, w3
  41d918:	cmp	w4, #0x1f2
  41d91c:	b.gt	41d960 <ferror@plt+0x1bd70>
  41d920:	add	w4, w4, #0x1
  41d924:	adrp	x9, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41d928:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d92c:	add	x9, x9, #0xad0
  41d930:	sxtw	x0, w4
  41d934:	add	x3, x3, #0x1f8
  41d938:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41d93c:	adrp	x1, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41d940:	add	x2, x2, #0x2d8
  41d944:	add	x1, x1, #0x2e8
  41d948:	str	w4, [x10, #2488]
  41d94c:	str	w8, [x9, x0, lsl #2]
  41d950:	str	w7, [x3, x0, lsl #2]
  41d954:	str	w6, [x2, x0, lsl #2]
  41d958:	str	w5, [x1, x0, lsl #2]
  41d95c:	ret
  41d960:	b	41bce8 <ferror@plt+0x1a0f8>
  41d964:	nop
  41d968:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d96c:	sub	w4, w1, #0x1
  41d970:	mov	x9, x0
  41d974:	ldr	w6, [x3, #2536]
  41d978:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  41d97c:	add	x3, x3, #0xb40
  41d980:	cmp	w6, #0x0
  41d984:	mul	w4, w4, w6
  41d988:	sxtw	x1, w4
  41d98c:	add	x4, x3, w4, sxtw #2
  41d990:	b.le	41db00 <ferror@plt+0x1bf10>
  41d994:	add	x7, x2, #0x4
  41d998:	add	x0, x0, #0x14
  41d99c:	cmp	x7, x0
  41d9a0:	add	x10, x1, #0x5
  41d9a4:	add	x0, x2, #0x14
  41d9a8:	add	x8, x9, #0x4
  41d9ac:	ccmp	x0, x8, #0x0, cc  // cc = lo, ul, last
  41d9b0:	sub	w5, w6, #0x1
  41d9b4:	add	x1, x1, #0x1
  41d9b8:	ccmp	w5, #0x4, #0x0, ls  // ls = plast
  41d9bc:	add	x10, x3, x10, lsl #2
  41d9c0:	cset	w11, hi  // hi = pmore
  41d9c4:	add	x3, x3, x1, lsl #2
  41d9c8:	cmp	x10, x7
  41d9cc:	ccmp	x0, x3, #0x0, hi  // hi = pmore
  41d9d0:	cset	w0, ls  // ls = plast
  41d9d4:	tst	w11, w0
  41d9d8:	b.eq	41daac <ferror@plt+0x1bebc>  // b.none
  41d9dc:	lsr	w5, w6, #2
  41d9e0:	mov	x1, #0x0                   	// #0
  41d9e4:	movi	v2.4s, #0x0
  41d9e8:	movi	v4.4s, #0x1
  41d9ec:	lsl	x5, x5, #4
  41d9f0:	mvni	v3.4s, #0x0
  41d9f4:	nop
  41d9f8:	ldr	q1, [x8, x1]
  41d9fc:	ldr	q0, [x3, x1]
  41da00:	cmeq	v0.4s, v0.4s, v1.4s
  41da04:	bit	v1.16b, v3.16b, v0.16b
  41da08:	bic	v0.16b, v4.16b, v0.16b
  41da0c:	str	q1, [x7, x1]
  41da10:	add	x1, x1, #0x10
  41da14:	cmp	x1, x5
  41da18:	add	v2.4s, v2.4s, v0.4s
  41da1c:	b.ne	41d9f8 <ferror@plt+0x1be08>  // b.any
  41da20:	addv	s2, v2.4s
  41da24:	and	x1, x6, #0xfffffffc
  41da28:	tst	x6, #0x3
  41da2c:	and	w6, w6, #0x3
  41da30:	lsl	x1, x1, #2
  41da34:	add	x9, x9, x1
  41da38:	add	x2, x2, x1
  41da3c:	mov	w0, v2.s[0]
  41da40:	add	x4, x4, x1
  41da44:	b.eq	41daa0 <ferror@plt+0x1beb0>  // b.none
  41da48:	ldr	w3, [x4, #4]
  41da4c:	ldr	w1, [x9, #4]
  41da50:	cmp	w3, w1
  41da54:	b.eq	41daa4 <ferror@plt+0x1beb4>  // b.none
  41da58:	add	w0, w0, #0x1
  41da5c:	str	w1, [x2, #4]
  41da60:	cmp	w6, #0x1
  41da64:	b.eq	41daa0 <ferror@plt+0x1beb0>  // b.none
  41da68:	ldr	w3, [x4, #8]
  41da6c:	ldr	w1, [x9, #8]
  41da70:	cmp	w1, w3
  41da74:	b.eq	41daec <ferror@plt+0x1befc>  // b.none
  41da78:	add	w0, w0, #0x1
  41da7c:	str	w1, [x2, #8]
  41da80:	cmp	w6, #0x2
  41da84:	b.eq	41daa0 <ferror@plt+0x1beb0>  // b.none
  41da88:	ldr	w3, [x4, #12]
  41da8c:	ldr	w1, [x9, #12]
  41da90:	cmp	w3, w1
  41da94:	b.eq	41daf4 <ferror@plt+0x1bf04>  // b.none
  41da98:	add	w0, w0, #0x1
  41da9c:	str	w1, [x2, #12]
  41daa0:	ret
  41daa4:	mov	w1, #0xffffffff            	// #-1
  41daa8:	b	41da5c <ferror@plt+0x1be6c>
  41daac:	ubfiz	x5, x5, #2, #32
  41dab0:	mov	x1, #0x4                   	// #4
  41dab4:	add	x5, x5, #0x8
  41dab8:	mov	w0, #0x0                   	// #0
  41dabc:	b	41dad4 <ferror@plt+0x1bee4>
  41dac0:	add	w0, w0, #0x1
  41dac4:	str	w3, [x2, x1]
  41dac8:	add	x1, x1, #0x4
  41dacc:	cmp	x1, x5
  41dad0:	b.eq	41daa0 <ferror@plt+0x1beb0>  // b.none
  41dad4:	ldr	w3, [x9, x1]
  41dad8:	ldr	w6, [x4, x1]
  41dadc:	cmp	w6, w3
  41dae0:	b.ne	41dac0 <ferror@plt+0x1bed0>  // b.any
  41dae4:	mov	w3, #0xffffffff            	// #-1
  41dae8:	b	41dac4 <ferror@plt+0x1bed4>
  41daec:	mov	w1, #0xffffffff            	// #-1
  41daf0:	b	41da7c <ferror@plt+0x1be8c>
  41daf4:	mov	w1, #0xffffffff            	// #-1
  41daf8:	str	w1, [x2, #12]
  41dafc:	b	41daa0 <ferror@plt+0x1beb0>
  41db00:	mov	w0, #0x0                   	// #0
  41db04:	ret
  41db08:	stp	x29, x30, [sp, #-48]!
  41db0c:	mov	x29, sp
  41db10:	stp	x19, x20, [sp, #16]
  41db14:	adrp	x20, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41db18:	ldr	w0, [x20, #1420]
  41db1c:	stp	x21, x22, [sp, #32]
  41db20:	cbz	w0, 41dcf4 <ferror@plt+0x1c104>
  41db24:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x1300>
  41db28:	mov	w0, #0x1                   	// #1
  41db2c:	str	w0, [x20, #1420]
  41db30:	ldr	w0, [x21, #2640]
  41db34:	cmp	w0, #0x1
  41db38:	b.eq	41de70 <ferror@plt+0x1c280>  // b.none
  41db3c:	mov	w19, #0x0                   	// #0
  41db40:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  41db44:	ldr	w0, [x0, #728]
  41db48:	cbz	w0, 41dbd4 <ferror@plt+0x1bfe4>
  41db4c:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  41db50:	adrp	x22, 466000 <ferror@plt+0x64410>
  41db54:	ldr	w0, [x20, #136]
  41db58:	ldr	x21, [x22, #3312]
  41db5c:	cbnz	w0, 41dd8c <ferror@plt+0x1c19c>
  41db60:	cmp	w19, #0x105
  41db64:	b.eq	41de10 <ferror@plt+0x1c220>  // b.none
  41db68:	b.gt	41dbe8 <ferror@plt+0x1bff8>
  41db6c:	cmp	w19, #0x7d
  41db70:	b.gt	41dc20 <ferror@plt+0x1c030>
  41db74:	cmp	w19, #0x7a
  41db78:	b.gt	41dce4 <ferror@plt+0x1c0f4>
  41db7c:	cmp	w19, #0x3f
  41db80:	b.gt	41dcd8 <ferror@plt+0x1c0e8>
  41db84:	cmp	w19, #0x9
  41db88:	b.le	41dc90 <ferror@plt+0x1c0a0>
  41db8c:	mov	x0, #0x1                   	// #1
  41db90:	mov	x1, #0xff1400000000        	// #280461364428800
  41db94:	movk	x1, #0xd000, lsl #48
  41db98:	lsl	x0, x0, x19
  41db9c:	tst	x0, x1
  41dba0:	b.ne	41dce4 <ferror@plt+0x1c0f4>  // b.any
  41dba4:	tbnz	w0, #10, 41de98 <ferror@plt+0x1c2a8>
  41dba8:	mov	w2, #0x5                   	// #5
  41dbac:	adrp	x1, 443000 <ferror@plt+0x41410>
  41dbb0:	mov	x0, #0x0                   	// #0
  41dbb4:	add	x1, x1, #0x4a8
  41dbb8:	bl	401ae0 <dcgettext@plt>
  41dbbc:	mov	x1, x0
  41dbc0:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41dbc4:	mov	x0, x21
  41dbc8:	mov	w2, w19
  41dbcc:	ldr	w3, [x3, #16]
  41dbd0:	bl	401bc0 <fprintf@plt>
  41dbd4:	mov	w0, w19
  41dbd8:	ldp	x19, x20, [sp, #16]
  41dbdc:	ldp	x21, x22, [sp, #32]
  41dbe0:	ldp	x29, x30, [sp], #48
  41dbe4:	ret
  41dbe8:	cmp	w19, #0x109
  41dbec:	b.eq	41ddf4 <ferror@plt+0x1c204>  // b.none
  41dbf0:	b.le	41dc64 <ferror@plt+0x1c074>
  41dbf4:	cmp	w19, #0x10c
  41dbf8:	b.gt	41dcb8 <ferror@plt+0x1c0c8>
  41dbfc:	cmp	w19, #0x10a
  41dc00:	b.ne	41dcc4 <ferror@plt+0x1c0d4>  // b.any
  41dc04:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41dc08:	mov	x0, x21
  41dc0c:	adrp	x1, 443000 <ferror@plt+0x41410>
  41dc10:	add	x1, x1, #0x490
  41dc14:	ldr	x2, [x2, #168]
  41dc18:	bl	401bc0 <fprintf@plt>
  41dc1c:	b	41dbd4 <ferror@plt+0x1bfe4>
  41dc20:	cmp	w19, #0x103
  41dc24:	b.eq	41ddbc <ferror@plt+0x1c1cc>  // b.none
  41dc28:	cmp	w19, #0x104
  41dc2c:	b.ne	41dd0c <ferror@plt+0x1c11c>  // b.any
  41dc30:	mov	x3, x21
  41dc34:	adrp	x0, 443000 <ferror@plt+0x41410>
  41dc38:	mov	x2, #0x3                   	// #3
  41dc3c:	add	x0, x0, #0x468
  41dc40:	mov	x1, #0x1                   	// #1
  41dc44:	bl	401a80 <fwrite@plt>
  41dc48:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41dc4c:	ldr	w0, [x0, #2640]
  41dc50:	cmp	w0, #0x2
  41dc54:	b.ne	41dbd4 <ferror@plt+0x1bfe4>  // b.any
  41dc58:	mov	w0, #0x1                   	// #1
  41dc5c:	str	w0, [x20, #136]
  41dc60:	b	41dbd4 <ferror@plt+0x1bfe4>
  41dc64:	cmp	w19, #0x107
  41dc68:	b.eq	41ddd8 <ferror@plt+0x1c1e8>  // b.none
  41dc6c:	cmp	w19, #0x108
  41dc70:	b.ne	41dd68 <ferror@plt+0x1c178>  // b.any
  41dc74:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41dc78:	mov	x0, x21
  41dc7c:	adrp	x1, 427000 <ferror@plt+0x25410>
  41dc80:	add	x1, x1, #0x640
  41dc84:	ldr	w2, [x2, #16]
  41dc88:	bl	401bc0 <fprintf@plt>
  41dc8c:	b	41dbd4 <ferror@plt+0x1bfe4>
  41dc90:	cbnz	w19, 41dba8 <ferror@plt+0x1bfb8>
  41dc94:	mov	w2, #0x5                   	// #5
  41dc98:	adrp	x1, 443000 <ferror@plt+0x41410>
  41dc9c:	mov	x0, #0x0                   	// #0
  41dca0:	add	x1, x1, #0x498
  41dca4:	bl	401ae0 <dcgettext@plt>
  41dca8:	mov	x1, x0
  41dcac:	mov	x0, x21
  41dcb0:	bl	401bc0 <fprintf@plt>
  41dcb4:	b	41dbd4 <ferror@plt+0x1bfe4>
  41dcb8:	sub	w0, w19, #0x111
  41dcbc:	cmp	w0, #0xb
  41dcc0:	b.hi	41dba8 <ferror@plt+0x1bfb8>  // b.pmore
  41dcc4:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41dcc8:	mov	x1, x21
  41dccc:	ldr	x0, [x0, #168]
  41dcd0:	bl	4017a0 <fputs@plt>
  41dcd4:	b	41dbd4 <ferror@plt+0x1bfe4>
  41dcd8:	sub	w0, w19, #0x5b
  41dcdc:	cmp	w0, #0x3
  41dce0:	b.hi	41dba8 <ferror@plt+0x1bfb8>  // b.pmore
  41dce4:	mov	x1, x21
  41dce8:	mov	w0, w19
  41dcec:	bl	401800 <putc@plt>
  41dcf0:	b	41dbd4 <ferror@plt+0x1bfe4>
  41dcf4:	bl	41e670 <ferror@plt+0x1ca80>
  41dcf8:	mov	w19, w0
  41dcfc:	add	w0, w0, #0x1
  41dd00:	cmp	w0, #0x1
  41dd04:	b.hi	41db40 <ferror@plt+0x1bf50>  // b.pmore
  41dd08:	b	41db24 <ferror@plt+0x1bf34>
  41dd0c:	cmp	w19, #0x102
  41dd10:	b.ne	41dba8 <ferror@plt+0x1bfb8>  // b.any
  41dd14:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41dd18:	ldr	w20, [x0, #16]
  41dd1c:	cmp	w20, #0x3f
  41dd20:	b.gt	41de2c <ferror@plt+0x1c23c>
  41dd24:	cmp	w20, #0x21
  41dd28:	b.gt	41de54 <ferror@plt+0x1c264>
  41dd2c:	tst	w20, #0xffffff80
  41dd30:	b.ne	41dd44 <ferror@plt+0x1c154>  // b.any
  41dd34:	bl	401a00 <__ctype_b_loc@plt>
  41dd38:	ldr	x0, [x0]
  41dd3c:	ldrh	w0, [x0, w20, sxtw #1]
  41dd40:	tbnz	w0, #14, 41dedc <ferror@plt+0x1c2ec>
  41dd44:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  41dd48:	mov	w2, w20
  41dd4c:	ldr	w0, [x0, #1652]
  41dd50:	cbz	w0, 41dec8 <ferror@plt+0x1c2d8>
  41dd54:	mov	x0, x21
  41dd58:	adrp	x1, 443000 <ferror@plt+0x41410>
  41dd5c:	add	x1, x1, #0x480
  41dd60:	bl	401bc0 <fprintf@plt>
  41dd64:	b	41dbd4 <ferror@plt+0x1bfe4>
  41dd68:	cmp	w19, #0x106
  41dd6c:	b.ne	41dba8 <ferror@plt+0x1bfb8>  // b.any
  41dd70:	mov	x3, x21
  41dd74:	adrp	x0, 443000 <ferror@plt+0x41410>
  41dd78:	mov	x2, #0x2                   	// #2
  41dd7c:	mov	x1, #0x1                   	// #1
  41dd80:	add	x0, x0, #0x460
  41dd84:	bl	401a80 <fwrite@plt>
  41dd88:	b	41dbd4 <ferror@plt+0x1bfe4>
  41dd8c:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41dd90:	mov	x0, x21
  41dd94:	adrp	x1, 443000 <ferror@plt+0x41410>
  41dd98:	add	x1, x1, #0x458
  41dd9c:	ldr	w2, [x2, #680]
  41dda0:	add	w2, w2, #0x1
  41dda4:	bl	401bc0 <fprintf@plt>
  41dda8:	str	wzr, [x20, #136]
  41ddac:	cmp	w19, #0x105
  41ddb0:	ldr	x21, [x22, #3312]
  41ddb4:	b.ne	41db68 <ferror@plt+0x1bf78>  // b.any
  41ddb8:	b	41de10 <ferror@plt+0x1c220>
  41ddbc:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41ddc0:	mov	x0, x21
  41ddc4:	adrp	x1, 427000 <ferror@plt+0x25410>
  41ddc8:	add	x1, x1, #0x498
  41ddcc:	ldr	w2, [x2, #16]
  41ddd0:	bl	401bc0 <fprintf@plt>
  41ddd4:	b	41dbd4 <ferror@plt+0x1bfe4>
  41ddd8:	mov	x0, x21
  41dddc:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41dde0:	adrp	x1, 443000 <ferror@plt+0x41410>
  41dde4:	add	x2, x2, #0xa88
  41dde8:	add	x1, x1, #0x470
  41ddec:	bl	401bc0 <fprintf@plt>
  41ddf0:	b	41dbd4 <ferror@plt+0x1bfe4>
  41ddf4:	mov	x3, x21
  41ddf8:	adrp	x0, 443000 <ferror@plt+0x41410>
  41ddfc:	mov	x2, #0x7                   	// #7
  41de00:	mov	x1, #0x1                   	// #1
  41de04:	add	x0, x0, #0x488
  41de08:	bl	401a80 <fwrite@plt>
  41de0c:	b	41dbd4 <ferror@plt+0x1bfe4>
  41de10:	mov	x3, x21
  41de14:	adrp	x0, 443000 <ferror@plt+0x41410>
  41de18:	mov	x2, #0x2                   	// #2
  41de1c:	mov	x1, #0x1                   	// #1
  41de20:	add	x0, x0, #0x820
  41de24:	bl	401a80 <fwrite@plt>
  41de28:	b	41dbd4 <ferror@plt+0x1bfe4>
  41de2c:	cmp	w20, #0x5e
  41de30:	b.gt	41deb8 <ferror@plt+0x1c2c8>
  41de34:	cmp	w20, #0x5a
  41de38:	b.le	41dd34 <ferror@plt+0x1c144>
  41de3c:	mov	w2, w20
  41de40:	mov	x0, x21
  41de44:	adrp	x1, 443000 <ferror@plt+0x41410>
  41de48:	add	x1, x1, #0x478
  41de4c:	bl	401bc0 <fprintf@plt>
  41de50:	b	41dbd4 <ferror@plt+0x1bfe4>
  41de54:	mov	x0, #0x1                   	// #1
  41de58:	mov	x1, #0xff1400000000        	// #280461364428800
  41de5c:	movk	x1, #0xd000, lsl #48
  41de60:	lsl	x0, x0, x20
  41de64:	tst	x0, x1
  41de68:	b.eq	41dd34 <ferror@plt+0x1c144>  // b.none
  41de6c:	b	41de3c <ferror@plt+0x1c24c>
  41de70:	adrp	x1, 443000 <ferror@plt+0x41410>
  41de74:	add	x1, x1, #0x448
  41de78:	mov	w2, #0x5                   	// #5
  41de7c:	mov	x0, #0x0                   	// #0
  41de80:	bl	401ae0 <dcgettext@plt>
  41de84:	mov	w19, #0x104                 	// #260
  41de88:	bl	417980 <ferror@plt+0x15d90>
  41de8c:	mov	w0, #0x2                   	// #2
  41de90:	str	w0, [x21, #2640]
  41de94:	b	41db40 <ferror@plt+0x1bf50>
  41de98:	mov	x1, x21
  41de9c:	mov	w0, #0xa                   	// #10
  41dea0:	bl	401800 <putc@plt>
  41dea4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41dea8:	ldr	w0, [x0, #2640]
  41deac:	cmp	w0, #0x2
  41deb0:	b.ne	41dbd4 <ferror@plt+0x1bfe4>  // b.any
  41deb4:	b	41dc58 <ferror@plt+0x1c068>
  41deb8:	sub	w0, w20, #0x7b
  41debc:	cmp	w0, #0x2
  41dec0:	b.hi	41dd2c <ferror@plt+0x1c13c>  // b.pmore
  41dec4:	b	41de3c <ferror@plt+0x1c24c>
  41dec8:	mov	x0, x21
  41decc:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41ded0:	add	x1, x1, #0x38
  41ded4:	bl	401bc0 <fprintf@plt>
  41ded8:	b	41dbd4 <ferror@plt+0x1bfe4>
  41dedc:	mov	x1, x21
  41dee0:	mov	w0, w20
  41dee4:	bl	401800 <putc@plt>
  41dee8:	b	41dbd4 <ferror@plt+0x1bfe4>
  41deec:	nop
  41def0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41def4:	add	x18, x0, #0x90
  41def8:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41defc:	ldr	w1, [x0, #144]
  41df00:	ldp	x0, x2, [x18, #8]
  41df04:	ldr	x9, [x3, #168]
  41df08:	ldr	x16, [x18, #24]
  41df0c:	ldr	x0, [x0, x2, lsl #3]
  41df10:	cmp	x9, x16
  41df14:	ldr	w0, [x0, #40]
  41df18:	add	w0, w1, w0
  41df1c:	b.cs	41e048 <ferror@plt+0x1c458>  // b.hs, b.nlast
  41df20:	stp	x29, x30, [sp, #-32]!
  41df24:	adrp	x17, 443000 <ferror@plt+0x41410>
  41df28:	adrp	x10, 444000 <ferror@plt+0x42410>
  41df2c:	add	x17, x17, #0xcb0
  41df30:	add	x10, x10, #0xdb0
  41df34:	mov	x29, sp
  41df38:	ldr	w13, [x18, #32]
  41df3c:	add	x8, x10, #0x250
  41df40:	ldr	x12, [x18, #40]
  41df44:	adrp	x6, 445000 <ferror@plt+0x43410>
  41df48:	adrp	x15, 447000 <ferror@plt+0x45410>
  41df4c:	add	x30, x17, #0x100
  41df50:	add	x7, x17, #0x9c0
  41df54:	add	x10, x10, #0xbe0
  41df58:	add	x6, x6, #0x9f0
  41df5c:	add	x15, x15, #0xde0
  41df60:	mov	w11, #0x0                   	// #0
  41df64:	str	x19, [sp, #16]
  41df68:	mov	w19, #0x1                   	// #1
  41df6c:	nop
  41df70:	ldrb	w1, [x9]
  41df74:	cbz	w1, 41e03c <ferror@plt+0x1c44c>
  41df78:	ldrb	w4, [x17, w1, sxtw]
  41df7c:	mov	w2, w4
  41df80:	ldrsh	w1, [x7, w0, sxtw #1]
  41df84:	sxtw	x3, w0
  41df88:	ldrsh	w5, [x30, w0, sxtw #1]
  41df8c:	add	w1, w1, w2
  41df90:	cmp	w5, #0x0
  41df94:	csel	x12, x12, x9, eq  // eq = none
  41df98:	csel	w13, w13, w0, eq  // eq = none
  41df9c:	ldrsh	w14, [x6, w1, sxtw #1]
  41dfa0:	csel	w11, w11, w19, eq  // eq = none
  41dfa4:	sxtw	x5, w1
  41dfa8:	cmp	w14, w0
  41dfac:	b.eq	41dfe0 <ferror@plt+0x1c3f0>  // b.none
  41dfb0:	ldrsh	w0, [x8, x3, lsl #1]
  41dfb4:	cmp	w0, #0x459
  41dfb8:	b.le	41e008 <ferror@plt+0x1c418>
  41dfbc:	ldrb	w2, [x10, w2, sxtw]
  41dfc0:	sxtw	x3, w0
  41dfc4:	ldrsh	w1, [x7, w0, sxtw #1]
  41dfc8:	mov	w4, w2
  41dfcc:	add	w1, w1, w2
  41dfd0:	sxtw	x5, w1
  41dfd4:	ldrsh	w1, [x6, w1, sxtw #1]
  41dfd8:	cmp	w1, w0
  41dfdc:	b.ne	41dfb0 <ferror@plt+0x1c3c0>  // b.any
  41dfe0:	add	x9, x9, #0x1
  41dfe4:	ldrsh	w0, [x15, x5, lsl #1]
  41dfe8:	cmp	x9, x16
  41dfec:	b.ne	41df70 <ferror@plt+0x1c380>  // b.any
  41dff0:	cbz	w11, 41dffc <ferror@plt+0x1c40c>
  41dff4:	str	w13, [x18, #32]
  41dff8:	str	x12, [x18, #40]
  41dffc:	ldr	x19, [sp, #16]
  41e000:	ldp	x29, x30, [sp], #32
  41e004:	ret
  41e008:	ldrsh	w1, [x7, w0, sxtw #1]
  41e00c:	sxtw	x3, w0
  41e010:	mov	w2, w4
  41e014:	add	w1, w1, w4
  41e018:	sxtw	x5, w1
  41e01c:	ldrsh	w1, [x6, w1, sxtw #1]
  41e020:	cmp	w1, w0
  41e024:	b.ne	41dfb0 <ferror@plt+0x1c3c0>  // b.any
  41e028:	add	x9, x9, #0x1
  41e02c:	ldrsh	w0, [x15, x5, lsl #1]
  41e030:	cmp	x9, x16
  41e034:	b.ne	41df70 <ferror@plt+0x1c380>  // b.any
  41e038:	b	41dff0 <ferror@plt+0x1c400>
  41e03c:	mov	w2, #0x1                   	// #1
  41e040:	mov	w4, w2
  41e044:	b	41df80 <ferror@plt+0x1c390>
  41e048:	ret
  41e04c:	nop
  41e050:	stp	x29, x30, [sp, #-16]!
  41e054:	adrp	x3, 466000 <ferror@plt+0x64410>
  41e058:	mov	x2, x0
  41e05c:	mov	x29, sp
  41e060:	ldr	x0, [x3, #3312]
  41e064:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41e068:	add	x1, x1, #0x120
  41e06c:	bl	401bc0 <fprintf@plt>
  41e070:	mov	w0, #0x2                   	// #2
  41e074:	bl	4017b0 <exit@plt>
  41e078:	adrp	x6, 468000 <stdin@@GLIBC_2.17+0x1300>
  41e07c:	add	x6, x6, #0x90
  41e080:	ldp	x2, x3, [x6, #8]
  41e084:	ldr	x7, [x6, #24]
  41e088:	ldrb	w4, [x6, #48]
  41e08c:	strb	w4, [x7]
  41e090:	add	x8, x2, x3, lsl #3
  41e094:	ldr	x4, [x2, x3, lsl #3]
  41e098:	ldr	x9, [x4, #8]
  41e09c:	add	x5, x9, #0x2
  41e0a0:	cmp	x5, x7
  41e0a4:	b.ls	41e10c <ferror@plt+0x1c51c>  // b.plast
  41e0a8:	ldr	w10, [x4, #24]
  41e0ac:	ldr	w2, [x6, #52]
  41e0b0:	add	w2, w2, #0x2
  41e0b4:	sxtw	x3, w10
  41e0b8:	add	x3, x3, #0x2
  41e0bc:	add	x2, x9, w2, sxtw
  41e0c0:	add	x3, x9, x3
  41e0c4:	cmp	x9, x2
  41e0c8:	b.cs	41e0f0 <ferror@plt+0x1c500>  // b.hs, b.nlast
  41e0cc:	nop
  41e0d0:	ldrb	w4, [x2, #-1]!
  41e0d4:	strb	w4, [x3, #-1]!
  41e0d8:	ldr	x4, [x8]
  41e0dc:	ldr	x5, [x4, #8]
  41e0e0:	cmp	x5, x2
  41e0e4:	b.cc	41e0d0 <ferror@plt+0x1c4e0>  // b.lo, b.ul, b.last
  41e0e8:	ldr	w10, [x4, #24]
  41e0ec:	add	x5, x5, #0x2
  41e0f0:	sub	x2, x3, x2
  41e0f4:	str	w10, [x4, #28]
  41e0f8:	str	w10, [x6, #52]
  41e0fc:	add	x7, x7, w2, sxtw
  41e100:	add	x1, x1, w2, sxtw
  41e104:	cmp	x7, x5
  41e108:	b.cc	41e12c <ferror@plt+0x1c53c>  // b.lo, b.ul, b.last
  41e10c:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41e110:	mov	x2, x7
  41e114:	sturb	w0, [x7, #-1]
  41e118:	str	x1, [x3, #168]
  41e11c:	ldrb	w0, [x2, #-1]!
  41e120:	str	x2, [x6, #24]
  41e124:	strb	w0, [x6, #48]
  41e128:	ret
  41e12c:	stp	x29, x30, [sp, #-16]!
  41e130:	adrp	x0, 443000 <ferror@plt+0x41410>
  41e134:	add	x0, x0, #0x4d0
  41e138:	mov	x29, sp
  41e13c:	bl	41e050 <ferror@plt+0x1c460>
  41e140:	stp	x29, x30, [sp, #-48]!
  41e144:	mov	x29, sp
  41e148:	stp	x19, x20, [sp, #16]
  41e14c:	mov	w19, w0
  41e150:	stp	x21, x22, [sp, #32]
  41e154:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x1300>
  41e158:	add	x20, x22, #0x90
  41e15c:	ldp	w21, w1, [x20, #56]
  41e160:	ldr	x0, [x20, #64]
  41e164:	cmp	w21, w1
  41e168:	b.lt	41e188 <ferror@plt+0x1c598>  // b.tstop
  41e16c:	add	w1, w1, #0x19
  41e170:	str	w1, [x20, #60]
  41e174:	sbfiz	x1, x1, #2, #32
  41e178:	cbz	x0, 41e1c0 <ferror@plt+0x1c5d0>
  41e17c:	bl	401950 <realloc@plt>
  41e180:	str	x0, [x20, #64]
  41e184:	cbz	x0, 41e1d0 <ferror@plt+0x1c5e0>
  41e188:	ldr	w1, [x22, #144]
  41e18c:	lsl	w19, w19, #1
  41e190:	add	w19, w19, #0x1
  41e194:	add	w2, w21, #0x1
  41e198:	sub	w1, w1, #0x1
  41e19c:	str	w19, [x22, #144]
  41e1a0:	str	w2, [x20, #56]
  41e1a4:	add	w1, w1, w1, lsr #31
  41e1a8:	ldp	x19, x20, [sp, #16]
  41e1ac:	asr	w1, w1, #1
  41e1b0:	str	w1, [x0, w21, sxtw #2]
  41e1b4:	ldp	x21, x22, [sp, #32]
  41e1b8:	ldp	x29, x30, [sp], #48
  41e1bc:	ret
  41e1c0:	mov	x0, x1
  41e1c4:	bl	4018b0 <malloc@plt>
  41e1c8:	str	x0, [x20, #64]
  41e1cc:	cbnz	x0, 41e188 <ferror@plt+0x1c598>
  41e1d0:	adrp	x0, 443000 <ferror@plt+0x41410>
  41e1d4:	add	x0, x0, #0x4f0
  41e1d8:	bl	41e050 <ferror@plt+0x1c460>
  41e1dc:	nop
  41e1e0:	stp	x29, x30, [sp, #-48]!
  41e1e4:	mov	x29, sp
  41e1e8:	stp	x19, x20, [sp, #16]
  41e1ec:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  41e1f0:	add	x19, x19, #0x90
  41e1f4:	ldr	x0, [x19, #8]
  41e1f8:	cbz	x0, 41e264 <ferror@plt+0x1c674>
  41e1fc:	ldr	x1, [x19, #72]
  41e200:	ldr	x2, [x19, #16]
  41e204:	sub	x3, x1, #0x1
  41e208:	cmp	x3, x2
  41e20c:	b.ls	41e21c <ferror@plt+0x1c62c>  // b.plast
  41e210:	ldp	x19, x20, [sp, #16]
  41e214:	ldp	x29, x30, [sp], #48
  41e218:	ret
  41e21c:	add	x20, x1, #0x8
  41e220:	str	x21, [sp, #32]
  41e224:	lsl	x21, x20, #3
  41e228:	mov	x1, x21
  41e22c:	bl	401950 <realloc@plt>
  41e230:	str	x0, [x19, #8]
  41e234:	cbz	x0, 41e294 <ferror@plt+0x1c6a4>
  41e238:	sub	x21, x21, #0x40
  41e23c:	str	x20, [x19, #72]
  41e240:	add	x0, x0, x21
  41e244:	stp	xzr, xzr, [x0]
  41e248:	stp	xzr, xzr, [x0, #16]
  41e24c:	stp	xzr, xzr, [x0, #32]
  41e250:	stp	xzr, xzr, [x0, #48]
  41e254:	ldp	x19, x20, [sp, #16]
  41e258:	ldr	x21, [sp, #32]
  41e25c:	ldp	x29, x30, [sp], #48
  41e260:	ret
  41e264:	mov	x1, #0x1                   	// #1
  41e268:	mov	x0, #0x8                   	// #8
  41e26c:	bl	401920 <calloc@plt>
  41e270:	str	x0, [x19, #8]
  41e274:	cbz	x0, 41e290 <ferror@plt+0x1c6a0>
  41e278:	mov	x0, #0x1                   	// #1
  41e27c:	str	xzr, [x19, #16]
  41e280:	str	x0, [x19, #72]
  41e284:	ldp	x19, x20, [sp, #16]
  41e288:	ldp	x29, x30, [sp], #48
  41e28c:	ret
  41e290:	str	x21, [sp, #32]
  41e294:	adrp	x0, 443000 <ferror@plt+0x41410>
  41e298:	add	x0, x0, #0x520
  41e29c:	bl	41e050 <ferror@plt+0x1c460>
  41e2a0:	stp	x29, x30, [sp, #-64]!
  41e2a4:	mov	x29, sp
  41e2a8:	stp	x19, x20, [sp, #16]
  41e2ac:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  41e2b0:	add	x19, x19, #0x90
  41e2b4:	mov	x20, x0
  41e2b8:	ldr	x0, [x19, #8]
  41e2bc:	cbz	x0, 41e3a0 <ferror@plt+0x1c7b0>
  41e2c0:	ldr	x1, [x19, #72]
  41e2c4:	stp	x21, x22, [sp, #32]
  41e2c8:	ldr	x21, [x19, #16]
  41e2cc:	sub	x2, x1, #0x1
  41e2d0:	cmp	x2, x21
  41e2d4:	b.ls	41e34c <ferror@plt+0x1c75c>  // b.plast
  41e2d8:	ldr	x1, [x0, x21, lsl #3]
  41e2dc:	add	x0, x0, x21, lsl #3
  41e2e0:	cmp	x20, x1
  41e2e4:	b.eq	41e398 <ferror@plt+0x1c7a8>  // b.none
  41e2e8:	cbz	x1, 41e3c8 <ferror@plt+0x1c7d8>
  41e2ec:	ldr	x2, [x19, #24]
  41e2f0:	ldrb	w1, [x19, #48]
  41e2f4:	ldr	w3, [x19, #52]
  41e2f8:	strb	w1, [x2]
  41e2fc:	ldr	x1, [x0]
  41e300:	ldp	x21, x22, [sp, #32]
  41e304:	str	x2, [x1, #16]
  41e308:	str	w3, [x1, #28]
  41e30c:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41e310:	ldr	w2, [x20, #28]
  41e314:	str	x20, [x0]
  41e318:	ldr	x0, [x20, #16]
  41e31c:	str	x0, [x1, #168]
  41e320:	ldr	x1, [x20]
  41e324:	str	x1, [x19, #80]
  41e328:	mov	w1, #0x1                   	// #1
  41e32c:	str	x0, [x19, #24]
  41e330:	ldrb	w3, [x0]
  41e334:	strb	w3, [x19, #48]
  41e338:	str	w2, [x19, #52]
  41e33c:	str	w1, [x19, #88]
  41e340:	ldp	x19, x20, [sp, #16]
  41e344:	ldp	x29, x30, [sp], #64
  41e348:	ret
  41e34c:	add	x22, x1, #0x8
  41e350:	str	x23, [sp, #48]
  41e354:	lsl	x23, x22, #3
  41e358:	mov	x1, x23
  41e35c:	bl	401950 <realloc@plt>
  41e360:	str	x0, [x19, #8]
  41e364:	mov	x2, x0
  41e368:	cbz	x0, 41e3d8 <ferror@plt+0x1c7e8>
  41e36c:	sub	x1, x23, #0x40
  41e370:	add	x0, x0, x21, lsl #3
  41e374:	add	x1, x2, x1
  41e378:	str	x22, [x19, #72]
  41e37c:	stp	xzr, xzr, [x1]
  41e380:	stp	xzr, xzr, [x1, #16]
  41e384:	stp	xzr, xzr, [x1, #32]
  41e388:	stp	xzr, xzr, [x1, #48]
  41e38c:	ldr	x1, [x2, x21, lsl #3]
  41e390:	ldr	x23, [sp, #48]
  41e394:	b	41e2e0 <ferror@plt+0x1c6f0>
  41e398:	ldp	x21, x22, [sp, #32]
  41e39c:	b	41e340 <ferror@plt+0x1c750>
  41e3a0:	mov	x1, #0x1                   	// #1
  41e3a4:	mov	x0, #0x8                   	// #8
  41e3a8:	bl	401920 <calloc@plt>
  41e3ac:	str	x0, [x19, #8]
  41e3b0:	cbz	x0, 41e3d0 <ferror@plt+0x1c7e0>
  41e3b4:	mov	x1, #0x1                   	// #1
  41e3b8:	str	xzr, [x19, #16]
  41e3bc:	str	x1, [x19, #72]
  41e3c0:	cbnz	x20, 41e30c <ferror@plt+0x1c71c>
  41e3c4:	b	41e340 <ferror@plt+0x1c750>
  41e3c8:	ldp	x21, x22, [sp, #32]
  41e3cc:	b	41e30c <ferror@plt+0x1c71c>
  41e3d0:	stp	x21, x22, [sp, #32]
  41e3d4:	str	x23, [sp, #48]
  41e3d8:	adrp	x0, 443000 <ferror@plt+0x41410>
  41e3dc:	add	x0, x0, #0x520
  41e3e0:	bl	41e050 <ferror@plt+0x1c460>
  41e3e4:	nop
  41e3e8:	stp	x29, x30, [sp, #-64]!
  41e3ec:	mov	x29, sp
  41e3f0:	stp	x19, x20, [sp, #16]
  41e3f4:	mov	w20, w1
  41e3f8:	stp	x21, x22, [sp, #32]
  41e3fc:	mov	x21, x0
  41e400:	mov	x0, #0x40                  	// #64
  41e404:	str	x23, [sp, #48]
  41e408:	bl	4018b0 <malloc@plt>
  41e40c:	cbz	x0, 41e4f4 <ferror@plt+0x1c904>
  41e410:	mov	x19, x0
  41e414:	add	w0, w20, #0x2
  41e418:	sxtw	x0, w0
  41e41c:	str	w20, [x19, #24]
  41e420:	bl	4018b0 <malloc@plt>
  41e424:	str	x0, [x19, #8]
  41e428:	mov	x20, x0
  41e42c:	cbz	x0, 41e4f4 <ferror@plt+0x1c904>
  41e430:	bl	401b70 <__errno_location@plt>
  41e434:	mov	x22, x0
  41e438:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41e43c:	add	x1, x1, #0x90
  41e440:	adrp	x2, 44a000 <ferror@plt+0x48410>
  41e444:	mov	w0, #0x1                   	// #1
  41e448:	strh	wzr, [x20]
  41e44c:	ldr	d0, [x2, #456]
  41e450:	ldr	x2, [x1, #8]
  41e454:	str	x20, [x19, #16]
  41e458:	str	w0, [x19, #40]
  41e45c:	str	wzr, [x19, #56]
  41e460:	stur	d0, [x19, #28]
  41e464:	ldr	w23, [x22]
  41e468:	cbz	x2, 41e47c <ferror@plt+0x1c88c>
  41e46c:	ldr	x3, [x1, #16]
  41e470:	ldr	x2, [x2, x3, lsl #3]
  41e474:	cmp	x19, x2
  41e478:	b.eq	41e4cc <ferror@plt+0x1c8dc>  // b.none
  41e47c:	str	w0, [x19, #52]
  41e480:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  41e484:	str	x21, [x19]
  41e488:	ldr	d0, [x0, #1984]
  41e48c:	stur	d0, [x19, #44]
  41e490:	mov	w0, #0x0                   	// #0
  41e494:	cbz	x21, 41e4ac <ferror@plt+0x1c8bc>
  41e498:	mov	x0, x21
  41e49c:	bl	401880 <fileno@plt>
  41e4a0:	bl	401ad0 <isatty@plt>
  41e4a4:	cmp	w0, #0x0
  41e4a8:	cset	w0, gt
  41e4ac:	str	w0, [x19, #36]
  41e4b0:	mov	x0, x19
  41e4b4:	ldp	x19, x20, [sp, #16]
  41e4b8:	str	w23, [x22]
  41e4bc:	ldp	x21, x22, [sp, #32]
  41e4c0:	ldr	x23, [sp, #48]
  41e4c4:	ldp	x29, x30, [sp], #64
  41e4c8:	ret
  41e4cc:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41e4d0:	str	x20, [x1, #24]
  41e4d4:	ldr	x2, [x19]
  41e4d8:	str	x20, [x3, #168]
  41e4dc:	str	x21, [x19]
  41e4e0:	strb	wzr, [x1, #48]
  41e4e4:	str	wzr, [x1, #52]
  41e4e8:	str	w0, [x19, #52]
  41e4ec:	str	x2, [x1, #80]
  41e4f0:	b	41e490 <ferror@plt+0x1c8a0>
  41e4f4:	adrp	x0, 443000 <ferror@plt+0x41410>
  41e4f8:	add	x0, x0, #0x558
  41e4fc:	bl	41e050 <ferror@plt+0x1c460>
  41e500:	stp	x29, x30, [sp, #-80]!
  41e504:	mov	x29, sp
  41e508:	stp	x19, x20, [sp, #16]
  41e50c:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x1300>
  41e510:	add	x20, x20, #0x90
  41e514:	stp	x21, x22, [sp, #32]
  41e518:	mov	x22, x0
  41e51c:	ldr	x0, [x20, #8]
  41e520:	stp	x23, x24, [sp, #48]
  41e524:	str	x25, [sp, #64]
  41e528:	cbz	x0, 41e628 <ferror@plt+0x1ca38>
  41e52c:	ldr	x21, [x20, #16]
  41e530:	ldr	x19, [x0, x21, lsl #3]
  41e534:	add	x21, x0, x21, lsl #3
  41e538:	cbz	x19, 41e628 <ferror@plt+0x1ca38>
  41e53c:	bl	401b70 <__errno_location@plt>
  41e540:	ldr	w25, [x0]
  41e544:	mov	x23, x0
  41e548:	ldr	x0, [x19, #8]
  41e54c:	str	wzr, [x19, #28]
  41e550:	mov	w2, #0x1                   	// #1
  41e554:	strb	wzr, [x0]
  41e558:	ldr	x0, [x19, #8]
  41e55c:	strb	wzr, [x0, #1]
  41e560:	ldr	x1, [x21]
  41e564:	str	w2, [x19, #40]
  41e568:	ldr	x0, [x19, #8]
  41e56c:	str	x0, [x19, #16]
  41e570:	str	wzr, [x19, #56]
  41e574:	cmp	x1, x19
  41e578:	b.eq	41e5f8 <ferror@plt+0x1ca08>  // b.none
  41e57c:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  41e580:	adrp	x24, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41e584:	str	x22, [x19]
  41e588:	ldr	d0, [x0, #1984]
  41e58c:	str	w2, [x19, #52]
  41e590:	stur	d0, [x19, #44]
  41e594:	mov	w0, #0x0                   	// #0
  41e598:	cbz	x22, 41e5b4 <ferror@plt+0x1c9c4>
  41e59c:	mov	x0, x22
  41e5a0:	bl	401880 <fileno@plt>
  41e5a4:	bl	401ad0 <isatty@plt>
  41e5a8:	cmp	w0, #0x0
  41e5ac:	ldr	x1, [x21]
  41e5b0:	cset	w0, gt
  41e5b4:	ldr	x2, [x1, #16]
  41e5b8:	str	x2, [x20, #24]
  41e5bc:	ldp	x21, x22, [sp, #32]
  41e5c0:	str	w0, [x19, #36]
  41e5c4:	ldr	x0, [x1]
  41e5c8:	str	w25, [x23]
  41e5cc:	str	x2, [x24, #168]
  41e5d0:	str	x0, [x20, #80]
  41e5d4:	ldr	w0, [x1, #28]
  41e5d8:	ldrb	w1, [x2]
  41e5dc:	strb	w1, [x20, #48]
  41e5e0:	str	w0, [x20, #52]
  41e5e4:	ldp	x19, x20, [sp, #16]
  41e5e8:	ldp	x23, x24, [sp, #48]
  41e5ec:	ldr	x25, [sp, #64]
  41e5f0:	ldp	x29, x30, [sp], #80
  41e5f4:	ret
  41e5f8:	adrp	x24, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41e5fc:	ldr	w3, [x19, #28]
  41e600:	ldr	x4, [x19]
  41e604:	str	x0, [x24, #168]
  41e608:	str	x4, [x20, #80]
  41e60c:	str	x0, [x20, #24]
  41e610:	ldrb	w0, [x0]
  41e614:	str	x22, [x19]
  41e618:	strb	w0, [x20, #48]
  41e61c:	str	w3, [x20, #52]
  41e620:	str	w2, [x19, #52]
  41e624:	b	41e594 <ferror@plt+0x1c9a4>
  41e628:	bl	41e1e0 <ferror@plt+0x1c5f0>
  41e62c:	ldp	x23, x21, [x20, #8]
  41e630:	mov	w1, #0x4000                	// #16384
  41e634:	ldr	x0, [x20, #80]
  41e638:	bl	41e3e8 <ferror@plt+0x1c7f8>
  41e63c:	str	x0, [x23, x21, lsl #3]
  41e640:	mov	x19, x0
  41e644:	add	x21, x23, x21, lsl #3
  41e648:	cbz	x23, 41e664 <ferror@plt+0x1ca74>
  41e64c:	bl	401b70 <__errno_location@plt>
  41e650:	ldr	w25, [x0]
  41e654:	mov	x23, x0
  41e658:	cbnz	x19, 41e548 <ferror@plt+0x1c958>
  41e65c:	str	x22, [x19]
  41e660:	brk	#0x3e8
  41e664:	str	x22, [x23]
  41e668:	brk	#0x3e8
  41e66c:	nop
  41e670:	sub	sp, sp, #0x8c0
  41e674:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41e678:	stp	x29, x30, [sp]
  41e67c:	mov	x29, sp
  41e680:	stp	x27, x28, [sp, #80]
  41e684:	add	x28, x0, #0x90
  41e688:	stp	x21, x22, [sp, #32]
  41e68c:	ldr	w22, [x0, #144]
  41e690:	ldr	w0, [x28, #92]
  41e694:	stp	x19, x20, [sp, #16]
  41e698:	stp	x23, x24, [sp, #48]
  41e69c:	stp	x25, x26, [sp, #64]
  41e6a0:	ldr	x23, [x28, #8]
  41e6a4:	cbz	w0, 41e87c <ferror@plt+0x1cc8c>
  41e6a8:	ldp	x24, x7, [x28, #16]
  41e6ac:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41e6b0:	ldrb	w25, [x28, #48]
  41e6b4:	str	x0, [sp, #128]
  41e6b8:	adrp	x0, 444000 <ferror@plt+0x42410>
  41e6bc:	add	x0, x0, #0xdb0
  41e6c0:	add	x21, x0, #0xbe0
  41e6c4:	str	x0, [sp, #144]
  41e6c8:	adrp	x0, 443000 <ferror@plt+0x41410>
  41e6cc:	add	x0, x0, #0xcb0
  41e6d0:	str	x0, [sp, #112]
  41e6d4:	adrp	x0, 447000 <ferror@plt+0x45410>
  41e6d8:	add	x0, x0, #0xde0
  41e6dc:	adrp	x6, 445000 <ferror@plt+0x43410>
  41e6e0:	adrp	x19, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41e6e4:	add	x26, x6, #0x9f0
  41e6e8:	add	x19, x19, #0xa8
  41e6ec:	mov	x27, x7
  41e6f0:	str	x0, [sp, #120]
  41e6f4:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41e6f8:	add	x20, x0, #0xb0
  41e6fc:	stp	wzr, wzr, [sp, #164]
  41e700:	str	wzr, [sp, #172]
  41e704:	ldr	x0, [sp, #112]
  41e708:	strb	w25, [x27]
  41e70c:	mov	x8, x21
  41e710:	mov	x25, x27
  41e714:	add	x4, x0, #0x9c0
  41e718:	ldr	x0, [x23, x24, lsl #3]
  41e71c:	mov	x24, x27
  41e720:	mov	x27, x4
  41e724:	ldr	w1, [x0, #40]
  41e728:	add	w1, w22, w1
  41e72c:	ldr	x3, [sp, #112]
  41e730:	sxtw	x2, w1
  41e734:	ldrsh	w0, [x27, w1, sxtw #1]
  41e738:	mov	w10, #0x0                   	// #0
  41e73c:	add	x15, x3, #0x100
  41e740:	ldr	w12, [x28, #32]
  41e744:	ldr	x3, [sp, #144]
  41e748:	mov	w14, #0x1                   	// #1
  41e74c:	ldr	x11, [x28, #40]
  41e750:	add	x6, x3, #0x250
  41e754:	mov	w13, #0x119f                	// #4511
  41e758:	ldrb	w3, [x25]
  41e75c:	ldr	x5, [sp, #112]
  41e760:	ldrsh	w4, [x15, x2, lsl #1]
  41e764:	ldrb	w3, [x5, w3, sxtw]
  41e768:	cmp	w4, #0x0
  41e76c:	csel	w12, w12, w1, eq  // eq = none
  41e770:	csel	x11, x11, x25, eq  // eq = none
  41e774:	add	w0, w0, w3
  41e778:	csel	w10, w10, w14, eq  // eq = none
  41e77c:	sxtw	x4, w0
  41e780:	ldrsh	w0, [x26, w0, sxtw #1]
  41e784:	cmp	w1, w0
  41e788:	b.ne	41e7b0 <ferror@plt+0x1cbc0>  // b.any
  41e78c:	b	41e7d8 <ferror@plt+0x1cbe8>
  41e790:	ldrb	w3, [x8, w3, sxtw]
  41e794:	sxtw	x2, w1
  41e798:	ldrsh	w0, [x27, w1, sxtw #1]
  41e79c:	add	w0, w0, w3
  41e7a0:	sxtw	x4, w0
  41e7a4:	ldrsh	w0, [x26, w0, sxtw #1]
  41e7a8:	cmp	w0, w1
  41e7ac:	b.eq	41e7d8 <ferror@plt+0x1cbe8>  // b.none
  41e7b0:	ldrsh	w1, [x6, x2, lsl #1]
  41e7b4:	cmp	w1, #0x459
  41e7b8:	b.gt	41e790 <ferror@plt+0x1cba0>
  41e7bc:	ldrsh	w0, [x27, w1, sxtw #1]
  41e7c0:	sxtw	x2, w1
  41e7c4:	add	w0, w0, w3
  41e7c8:	sxtw	x4, w0
  41e7cc:	ldrsh	w0, [x26, w0, sxtw #1]
  41e7d0:	cmp	w0, w1
  41e7d4:	b.ne	41e7b0 <ferror@plt+0x1cbc0>  // b.any
  41e7d8:	ldr	x0, [sp, #120]
  41e7dc:	add	x25, x25, #0x1
  41e7e0:	ldrsh	x2, [x0, x4, lsl #1]
  41e7e4:	mov	x1, x2
  41e7e8:	ldrsh	w0, [x27, w2, sxtw #1]
  41e7ec:	cmp	w0, w13
  41e7f0:	b.ne	41e758 <ferror@plt+0x1cb68>  // b.any
  41e7f4:	cbz	w10, 41e800 <ferror@plt+0x1cc10>
  41e7f8:	str	w12, [x28, #32]
  41e7fc:	str	x11, [x28, #40]
  41e800:	mov	x23, x25
  41e804:	adrp	x22, 443000 <ferror@plt+0x41410>
  41e808:	mov	x25, x24
  41e80c:	add	x22, x22, #0xa70
  41e810:	str	x8, [sp, #104]
  41e814:	str	x27, [sp, #152]
  41e818:	ldr	x0, [sp, #112]
  41e81c:	add	x1, x0, #0x100
  41e820:	ldrsh	w0, [x1, x2, lsl #1]
  41e824:	cbnz	w0, 41e834 <ferror@plt+0x1cc44>
  41e828:	ldrsw	x0, [x28, #32]
  41e82c:	ldr	x23, [x28, #40]
  41e830:	ldrsh	w0, [x1, x0, lsl #1]
  41e834:	sub	x1, x23, x25
  41e838:	str	x25, [x19]
  41e83c:	str	w1, [x20]
  41e840:	mov	x6, x23
  41e844:	str	x23, [x28, #24]
  41e848:	ldrb	w1, [x23]
  41e84c:	strb	wzr, [x23]
  41e850:	strb	w1, [x28, #48]
  41e854:	str	x25, [sp, #136]
  41e858:	cmp	w0, #0x119
  41e85c:	b.ls	41e86c <ferror@plt+0x1cc7c>  // b.plast
  41e860:	adrp	x0, 443000 <ferror@plt+0x41410>
  41e864:	add	x0, x0, #0x9b0
  41e868:	bl	41e050 <ferror@plt+0x1c460>
  41e86c:	ldrh	w0, [x22, w0, uxtw #1]
  41e870:	adr	x1, 41e87c <ferror@plt+0x1cc8c>
  41e874:	add	x0, x1, w0, sxth #2
  41e878:	br	x0
  41e87c:	mov	w19, #0x1                   	// #1
  41e880:	adrp	x0, 429000 <ferror@plt+0x27410>
  41e884:	add	x0, x0, #0x840
  41e888:	str	w19, [x28, #92]
  41e88c:	bl	401b90 <getenv@plt>
  41e890:	cbz	x0, 41e89c <ferror@plt+0x1ccac>
  41e894:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41e898:	str	w19, [x0, #3224]
  41e89c:	cbz	w22, 41e8f4 <ferror@plt+0x1cd04>
  41e8a0:	ldr	x0, [x28, #80]
  41e8a4:	cbz	x0, 41e958 <ferror@plt+0x1cd68>
  41e8a8:	ldr	x0, [x28, #96]
  41e8ac:	cbz	x0, 41e908 <ferror@plt+0x1cd18>
  41e8b0:	cbz	x23, 41e93c <ferror@plt+0x1cd4c>
  41e8b4:	ldr	x24, [x28, #16]
  41e8b8:	ldr	x0, [x23, x24, lsl #3]
  41e8bc:	cbz	x0, 41e93c <ferror@plt+0x1cd4c>
  41e8c0:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41e8c4:	mov	x2, x1
  41e8c8:	ldr	x7, [x0, #16]
  41e8cc:	str	x7, [x28, #24]
  41e8d0:	ldr	w1, [x0, #28]
  41e8d4:	ldr	x0, [x0]
  41e8d8:	str	x7, [x2, #168]
  41e8dc:	str	x0, [x28, #80]
  41e8e0:	str	w1, [x28, #52]
  41e8e4:	ldrb	w25, [x7]
  41e8e8:	strb	w25, [x28, #48]
  41e8ec:	str	x2, [sp, #128]
  41e8f0:	b	41e6b8 <ferror@plt+0x1cac8>
  41e8f4:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41e8f8:	mov	w0, #0x1                   	// #1
  41e8fc:	mov	w22, w0
  41e900:	str	w0, [x1, #144]
  41e904:	b	41e8a0 <ferror@plt+0x1ccb0>
  41e908:	adrp	x0, 466000 <ferror@plt+0x64410>
  41e90c:	ldr	x0, [x0, #3320]
  41e910:	str	x0, [x28, #96]
  41e914:	b	41e8b0 <ferror@plt+0x1ccc0>
  41e918:	mov	w0, #0x0                   	// #0
  41e91c:	ldp	x29, x30, [sp]
  41e920:	ldp	x19, x20, [sp, #16]
  41e924:	ldp	x21, x22, [sp, #32]
  41e928:	ldp	x23, x24, [sp, #48]
  41e92c:	ldp	x25, x26, [sp, #64]
  41e930:	ldp	x27, x28, [sp, #80]
  41e934:	add	sp, sp, #0x8c0
  41e938:	ret
  41e93c:	bl	41e1e0 <ferror@plt+0x1c5f0>
  41e940:	ldp	x23, x24, [x28, #8]
  41e944:	mov	w1, #0x4000                	// #16384
  41e948:	ldr	x0, [x28, #80]
  41e94c:	bl	41e3e8 <ferror@plt+0x1c7f8>
  41e950:	str	x0, [x23, x24, lsl #3]
  41e954:	b	41e8c0 <ferror@plt+0x1ccd0>
  41e958:	adrp	x0, 466000 <ferror@plt+0x64410>
  41e95c:	ldr	x0, [x0, #3328]
  41e960:	str	x0, [x28, #80]
  41e964:	b	41e8a8 <ferror@plt+0x1ccb8>
  41e968:	adrp	x1, 443000 <ferror@plt+0x41410>
  41e96c:	add	x1, x1, #0x890
  41e970:	mov	w2, #0x5                   	// #5
  41e974:	mov	x0, #0x0                   	// #0
  41e978:	bl	401ae0 <dcgettext@plt>
  41e97c:	bl	417980 <ferror@plt+0x15d90>
  41e980:	mov	w0, #0x0                   	// #0
  41e984:	b	41e91c <ferror@plt+0x1cd2c>
  41e988:	adrp	x1, 443000 <ferror@plt+0x41410>
  41e98c:	add	x1, x1, #0x868
  41e990:	mov	w2, #0x5                   	// #5
  41e994:	mov	x0, #0x0                   	// #0
  41e998:	bl	401ae0 <dcgettext@plt>
  41e99c:	bl	417980 <ferror@plt+0x15d90>
  41e9a0:	mov	w0, #0x0                   	// #0
  41e9a4:	b	41e91c <ferror@plt+0x1cd2c>
  41e9a8:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41e9ac:	mov	w0, #0x0                   	// #0
  41e9b0:	str	wzr, [x1, #2640]
  41e9b4:	b	41e91c <ferror@plt+0x1cd2c>
  41e9b8:	ldr	w0, [x20]
  41e9bc:	ldp	x23, x24, [x28, #8]
  41e9c0:	cmp	w0, #0x0
  41e9c4:	ldr	x21, [sp, #104]
  41e9c8:	b.le	41e9e8 <ferror@plt+0x1cdf8>
  41e9cc:	ldr	x2, [x19]
  41e9d0:	ldr	x1, [x23, x24, lsl #3]
  41e9d4:	add	x0, x2, w0, sxtw
  41e9d8:	ldurb	w0, [x0, #-1]
  41e9dc:	cmp	w0, #0xa
  41e9e0:	cset	w0, eq  // eq = none
  41e9e4:	str	w0, [x1, #40]
  41e9e8:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  41e9ec:	ldrb	w25, [x28, #48]
  41e9f0:	ldr	w22, [x28]
  41e9f4:	ldr	w1, [x28, #116]
  41e9f8:	str	w1, [x0, #696]
  41e9fc:	mov	x27, x6
  41ea00:	b	41e704 <ferror@plt+0x1cb14>
  41ea04:	ldr	w0, [x20]
  41ea08:	ldp	x23, x24, [x28, #8]
  41ea0c:	cmp	w0, #0x0
  41ea10:	ldr	x21, [sp, #104]
  41ea14:	b.le	41ea34 <ferror@plt+0x1ce44>
  41ea18:	ldr	x2, [x19]
  41ea1c:	ldr	x1, [x23, x24, lsl #3]
  41ea20:	add	x0, x2, w0, sxtw
  41ea24:	ldurb	w0, [x0, #-1]
  41ea28:	cmp	w0, #0xa
  41ea2c:	cset	w0, eq  // eq = none
  41ea30:	str	w0, [x1, #40]
  41ea34:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41ea38:	ldr	w1, [x28, #116]
  41ea3c:	ldrb	w25, [x28, #48]
  41ea40:	mov	x27, x6
  41ea44:	ldr	w22, [x28]
  41ea48:	str	w1, [x0, #2712]
  41ea4c:	b	41e704 <ferror@plt+0x1cb14>
  41ea50:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41ea54:	ldr	w1, [x0, #176]
  41ea58:	mov	w0, #0x10c                 	// #268
  41ea5c:	cmp	w1, #0x0
  41ea60:	b.le	41e91c <ferror@plt+0x1cd2c>
  41ea64:	ldr	x2, [sp, #128]
  41ea68:	ldr	x3, [x28, #16]
  41ea6c:	ldr	x5, [x2, #168]
  41ea70:	ldr	x2, [x28, #8]
  41ea74:	add	x1, x5, w1, sxtw
  41ea78:	ldr	x2, [x2, x3, lsl #3]
  41ea7c:	ldurb	w1, [x1, #-1]
  41ea80:	cmp	w1, #0xa
  41ea84:	cset	w1, eq  // eq = none
  41ea88:	str	w1, [x2, #40]
  41ea8c:	b	41e91c <ferror@plt+0x1cd2c>
  41ea90:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41ea94:	ldr	w1, [x0, #176]
  41ea98:	mov	w0, #0x10b                 	// #267
  41ea9c:	cmp	w1, #0x0
  41eaa0:	b.le	41e91c <ferror@plt+0x1cd2c>
  41eaa4:	ldr	x2, [sp, #128]
  41eaa8:	ldr	x3, [x28, #16]
  41eaac:	ldr	x5, [x2, #168]
  41eab0:	ldr	x2, [x28, #8]
  41eab4:	add	x1, x5, w1, sxtw
  41eab8:	ldr	x2, [x2, x3, lsl #3]
  41eabc:	ldurb	w1, [x1, #-1]
  41eac0:	cmp	w1, #0xa
  41eac4:	cset	w1, eq  // eq = none
  41eac8:	str	w1, [x2, #40]
  41eacc:	b	41e91c <ferror@plt+0x1cd2c>
  41ead0:	ldr	w0, [x20]
  41ead4:	ldr	x21, [sp, #104]
  41ead8:	cmp	w0, #0x0
  41eadc:	b.le	41eb00 <ferror@plt+0x1cf10>
  41eae0:	ldr	x3, [x19]
  41eae4:	ldp	x1, x2, [x28, #8]
  41eae8:	add	x0, x3, w0, sxtw
  41eaec:	ldurb	w0, [x0, #-1]
  41eaf0:	ldr	x1, [x1, x2, lsl #3]
  41eaf4:	cmp	w0, #0xa
  41eaf8:	cset	w0, eq  // eq = none
  41eafc:	str	w0, [x1, #40]
  41eb00:	ldr	w0, [x28, #104]
  41eb04:	cbz	w0, 41eb5c <ferror@plt+0x1cf6c>
  41eb08:	adrp	x0, 443000 <ferror@plt+0x41410>
  41eb0c:	add	x0, x0, #0x638
  41eb10:	bl	411e70 <ferror@plt+0x10280>
  41eb14:	mov	w0, #0x4                   	// #4
  41eb18:	bl	41e140 <ferror@plt+0x1c550>
  41eb1c:	ldr	x0, [x19]
  41eb20:	mov	w1, #0x1                   	// #1
  41eb24:	str	w1, [x28, #104]
  41eb28:	bl	411e70 <ferror@plt+0x10280>
  41eb2c:	ldrb	w25, [x28, #48]
  41eb30:	ldr	x6, [x28, #24]
  41eb34:	ldr	w22, [x28]
  41eb38:	mov	x27, x6
  41eb3c:	ldp	x23, x24, [x28, #8]
  41eb40:	b	41e704 <ferror@plt+0x1cb14>
  41eb44:	ldrb	w0, [x28, #48]
  41eb48:	ldrsw	x2, [x28, #32]
  41eb4c:	strb	w0, [x23]
  41eb50:	ldr	x23, [x28, #40]
  41eb54:	ldr	x25, [sp, #136]
  41eb58:	b	41e818 <ferror@plt+0x1cc28>
  41eb5c:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41eb60:	mov	w1, #0x1                   	// #1
  41eb64:	mov	x0, #0x0                   	// #0
  41eb68:	ldr	w2, [x3, #1444]
  41eb6c:	add	w2, w2, w1
  41eb70:	str	w2, [x3, #1444]
  41eb74:	bl	412340 <ferror@plt+0x10750>
  41eb78:	b	41eb08 <ferror@plt+0x1cf18>
  41eb7c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41eb80:	ldr	w1, [x0, #176]
  41eb84:	mov	w0, #0x10e                 	// #270
  41eb88:	cmp	w1, #0x0
  41eb8c:	b.le	41e91c <ferror@plt+0x1cd2c>
  41eb90:	ldr	x2, [sp, #128]
  41eb94:	ldr	x3, [x28, #16]
  41eb98:	ldr	x5, [x2, #168]
  41eb9c:	ldr	x2, [x28, #8]
  41eba0:	add	x1, x5, w1, sxtw
  41eba4:	ldr	x2, [x2, x3, lsl #3]
  41eba8:	ldurb	w1, [x1, #-1]
  41ebac:	cmp	w1, #0xa
  41ebb0:	cset	w1, eq  // eq = none
  41ebb4:	str	w1, [x2, #40]
  41ebb8:	b	41e91c <ferror@plt+0x1cd2c>
  41ebbc:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41ebc0:	ldr	w1, [x0, #176]
  41ebc4:	mov	w0, #0x10d                 	// #269
  41ebc8:	cmp	w1, #0x0
  41ebcc:	b.le	41e91c <ferror@plt+0x1cd2c>
  41ebd0:	ldr	x2, [sp, #128]
  41ebd4:	ldr	x3, [x28, #16]
  41ebd8:	ldr	x5, [x2, #168]
  41ebdc:	ldr	x2, [x28, #8]
  41ebe0:	add	x1, x5, w1, sxtw
  41ebe4:	ldr	x2, [x2, x3, lsl #3]
  41ebe8:	ldurb	w1, [x1, #-1]
  41ebec:	cmp	w1, #0xa
  41ebf0:	cset	w1, eq  // eq = none
  41ebf4:	str	w1, [x2, #40]
  41ebf8:	b	41e91c <ferror@plt+0x1cd2c>
  41ebfc:	ldr	w0, [x20]
  41ec00:	ldr	x21, [sp, #104]
  41ec04:	cmp	w0, #0x0
  41ec08:	b.le	41ec2c <ferror@plt+0x1d03c>
  41ec0c:	ldr	x3, [x19]
  41ec10:	ldp	x1, x2, [x28, #8]
  41ec14:	add	x0, x3, w0, sxtw
  41ec18:	ldurb	w0, [x0, #-1]
  41ec1c:	ldr	x1, [x1, x2, lsl #3]
  41ec20:	cmp	w0, #0xa
  41ec24:	cset	w0, eq  // eq = none
  41ec28:	str	w0, [x1, #40]
  41ec2c:	mov	w2, #0x5                   	// #5
  41ec30:	adrp	x1, 443000 <ferror@plt+0x41410>
  41ec34:	mov	x0, #0x0                   	// #0
  41ec38:	add	x1, x1, #0x8b8
  41ec3c:	bl	401ae0 <dcgettext@plt>
  41ec40:	ldr	x1, [x19]
  41ec44:	bl	417920 <ferror@plt+0x15d30>
  41ec48:	ldrb	w25, [x28, #48]
  41ec4c:	ldr	x6, [x28, #24]
  41ec50:	ldr	w22, [x28]
  41ec54:	mov	x27, x6
  41ec58:	ldp	x23, x24, [x28, #8]
  41ec5c:	b	41e704 <ferror@plt+0x1cb14>
  41ec60:	ldr	w1, [x20]
  41ec64:	ldr	x0, [x19]
  41ec68:	cmp	w1, #0x0
  41ec6c:	sxtw	x1, w1
  41ec70:	ldr	x21, [sp, #104]
  41ec74:	b.le	41ec94 <ferror@plt+0x1d0a4>
  41ec78:	ldp	x4, x5, [x28, #8]
  41ec7c:	add	x2, x0, x1
  41ec80:	ldurb	w3, [x2, #-1]
  41ec84:	ldr	x2, [x4, x5, lsl #3]
  41ec88:	cmp	w3, #0xa
  41ec8c:	cset	w3, eq  // eq = none
  41ec90:	str	w3, [x2, #40]
  41ec94:	ldr	x3, [x28, #96]
  41ec98:	mov	x2, #0x1                   	// #1
  41ec9c:	bl	401a80 <fwrite@plt>
  41eca0:	ldrb	w25, [x28, #48]
  41eca4:	ldr	x6, [x28, #24]
  41eca8:	ldr	w22, [x28]
  41ecac:	mov	x27, x6
  41ecb0:	ldp	x23, x24, [x28, #8]
  41ecb4:	b	41e704 <ferror@plt+0x1cb14>
  41ecb8:	ldr	w0, [x20]
  41ecbc:	ldrb	w25, [x28, #48]
  41ecc0:	ldr	w22, [x28]
  41ecc4:	cmp	w0, #0x0
  41ecc8:	ldp	x23, x24, [x28, #8]
  41eccc:	ldr	x21, [sp, #104]
  41ecd0:	b.le	41e9fc <ferror@plt+0x1ce0c>
  41ecd4:	ldr	x2, [x19]
  41ecd8:	mov	x27, x6
  41ecdc:	ldr	x1, [x23, x24, lsl #3]
  41ece0:	add	x0, x2, w0, sxtw
  41ece4:	ldurb	w0, [x0, #-1]
  41ece8:	cmp	w0, #0xa
  41ecec:	cset	w0, eq  // eq = none
  41ecf0:	str	w0, [x1, #40]
  41ecf4:	b	41e704 <ferror@plt+0x1cb14>
  41ecf8:	ldr	w0, [x20]
  41ecfc:	ldr	x21, [sp, #104]
  41ed00:	cmp	w0, #0x0
  41ed04:	b.le	41ed28 <ferror@plt+0x1d138>
  41ed08:	ldr	x3, [x19]
  41ed0c:	ldp	x1, x2, [x28, #8]
  41ed10:	add	x0, x3, w0, sxtw
  41ed14:	ldurb	w0, [x0, #-1]
  41ed18:	ldr	x1, [x1, x2, lsl #3]
  41ed1c:	cmp	w0, #0xa
  41ed20:	cset	w0, eq  // eq = none
  41ed24:	str	w0, [x1, #40]
  41ed28:	adrp	x1, 443000 <ferror@plt+0x41410>
  41ed2c:	add	x1, x1, #0x590
  41ed30:	mov	w2, #0x5                   	// #5
  41ed34:	mov	x0, #0x0                   	// #0
  41ed38:	bl	401ae0 <dcgettext@plt>
  41ed3c:	bl	417980 <ferror@plt+0x15d90>
  41ed40:	ldrb	w25, [x28, #48]
  41ed44:	ldr	x6, [x28, #24]
  41ed48:	ldr	w22, [x28]
  41ed4c:	mov	x27, x6
  41ed50:	ldp	x23, x24, [x28, #8]
  41ed54:	b	41e704 <ferror@plt+0x1cb14>
  41ed58:	ldr	w0, [x20]
  41ed5c:	ldr	x21, [sp, #104]
  41ed60:	cmp	w0, #0x0
  41ed64:	b.le	41ed88 <ferror@plt+0x1d198>
  41ed68:	ldr	x3, [x19]
  41ed6c:	ldp	x1, x2, [x28, #8]
  41ed70:	add	x0, x3, w0, sxtw
  41ed74:	ldurb	w0, [x0, #-1]
  41ed78:	ldr	x1, [x1, x2, lsl #3]
  41ed7c:	cmp	w0, #0xa
  41ed80:	cset	w0, eq  // eq = none
  41ed84:	str	w0, [x1, #40]
  41ed88:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  41ed8c:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41ed90:	adrp	x1, 42b000 <ferror@plt+0x29410>
  41ed94:	add	x1, x1, #0x90
  41ed98:	ldr	x4, [x0, #1656]
  41ed9c:	mov	w5, #0x1                   	// #1
  41eda0:	ldr	w2, [x3, #1444]
  41eda4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41eda8:	cmp	x4, #0x0
  41edac:	str	w2, [sp, #172]
  41edb0:	csel	x1, x1, x4, eq  // eq = none
  41edb4:	add	w2, w2, w5
  41edb8:	add	x0, x0, #0x190
  41edbc:	str	w2, [x3, #1444]
  41edc0:	str	w5, [sp, #164]
  41edc4:	bl	401f90 <ferror@plt+0x3a0>
  41edc8:	mov	w0, #0x13                  	// #19
  41edcc:	bl	41e140 <ferror@plt+0x1c550>
  41edd0:	ldr	x6, [x28, #24]
  41edd4:	ldrb	w25, [x28, #48]
  41edd8:	ldr	w22, [x28]
  41eddc:	mov	x27, x6
  41ede0:	ldp	x23, x24, [x28, #8]
  41ede4:	b	41e704 <ferror@plt+0x1cb14>
  41ede8:	ldr	w0, [x20]
  41edec:	ldr	x21, [sp, #104]
  41edf0:	cmp	w0, #0x0
  41edf4:	b.le	41ee18 <ferror@plt+0x1d228>
  41edf8:	ldr	x3, [x19]
  41edfc:	ldp	x1, x2, [x28, #8]
  41ee00:	add	x0, x3, w0, sxtw
  41ee04:	ldurb	w0, [x0, #-1]
  41ee08:	ldr	x1, [x1, x2, lsl #3]
  41ee0c:	cmp	w0, #0xa
  41ee10:	cset	w0, eq  // eq = none
  41ee14:	str	w0, [x1, #40]
  41ee18:	ldr	w0, [x28, #104]
  41ee1c:	cbz	w0, 41ee90 <ferror@plt+0x1d2a0>
  41ee20:	adrp	x0, 443000 <ferror@plt+0x41410>
  41ee24:	add	x0, x0, #0x638
  41ee28:	bl	411e70 <ferror@plt+0x10280>
  41ee2c:	mov	w0, #0x4                   	// #4
  41ee30:	bl	41e140 <ferror@plt+0x1c550>
  41ee34:	ldr	x6, [x28, #24]
  41ee38:	str	wzr, [x28, #104]
  41ee3c:	ldrb	w25, [x28, #48]
  41ee40:	ldr	w22, [x28]
  41ee44:	mov	x27, x6
  41ee48:	ldp	x23, x24, [x28, #8]
  41ee4c:	b	41e704 <ferror@plt+0x1cb14>
  41ee50:	ldr	w4, [sp, #172]
  41ee54:	adrp	x1, 443000 <ferror@plt+0x41410>
  41ee58:	add	x1, x1, #0x650
  41ee5c:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41ee60:	mov	w2, #0x5                   	// #5
  41ee64:	mov	x0, #0x0                   	// #0
  41ee68:	str	w4, [x3, #1444]
  41ee6c:	bl	401ae0 <dcgettext@plt>
  41ee70:	bl	417980 <ferror@plt+0x15d90>
  41ee74:	mov	w0, #0x0                   	// #0
  41ee78:	b	41e91c <ferror@plt+0x1cd2c>
  41ee7c:	bl	4124d8 <ferror@plt+0x108e8>
  41ee80:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41ee84:	mov	w0, #0x0                   	// #0
  41ee88:	str	wzr, [x1, #2640]
  41ee8c:	b	41e91c <ferror@plt+0x1cd2c>
  41ee90:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41ee94:	mov	w1, #0x1                   	// #1
  41ee98:	mov	x0, #0x0                   	// #0
  41ee9c:	ldr	w2, [x3, #1444]
  41eea0:	add	w2, w2, w1
  41eea4:	str	w2, [x3, #1444]
  41eea8:	bl	412340 <ferror@plt+0x10750>
  41eeac:	b	41ee20 <ferror@plt+0x1d230>
  41eeb0:	ldr	w0, [x20]
  41eeb4:	ldp	x23, x24, [x28, #8]
  41eeb8:	cmp	w0, #0x0
  41eebc:	ldr	x21, [sp, #104]
  41eec0:	b.le	41eee0 <ferror@plt+0x1d2f0>
  41eec4:	ldr	x2, [x19]
  41eec8:	ldr	x1, [x23, x24, lsl #3]
  41eecc:	add	x0, x2, w0, sxtw
  41eed0:	ldurb	w0, [x0, #-1]
  41eed4:	cmp	w0, #0xa
  41eed8:	cset	w0, eq  // eq = none
  41eedc:	str	w0, [x1, #40]
  41eee0:	mov	w0, #0x12                  	// #18
  41eee4:	str	x6, [sp, #104]
  41eee8:	bl	41e140 <ferror@plt+0x1c550>
  41eeec:	ldrb	w25, [x28, #48]
  41eef0:	ldr	x6, [sp, #104]
  41eef4:	ldr	w22, [x28]
  41eef8:	mov	x27, x6
  41eefc:	b	41e704 <ferror@plt+0x1cb14>
  41ef00:	ldr	w0, [x20]
  41ef04:	ldr	x21, [sp, #104]
  41ef08:	cmp	w0, #0x0
  41ef0c:	b.le	41ef30 <ferror@plt+0x1d340>
  41ef10:	ldr	x3, [x19]
  41ef14:	ldp	x1, x2, [x28, #8]
  41ef18:	add	x0, x3, w0, sxtw
  41ef1c:	ldurb	w0, [x0, #-1]
  41ef20:	ldr	x1, [x1, x2, lsl #3]
  41ef24:	cmp	w0, #0xa
  41ef28:	cset	w0, eq  // eq = none
  41ef2c:	str	w0, [x1, #40]
  41ef30:	adrp	x0, 443000 <ferror@plt+0x41410>
  41ef34:	add	x0, x0, #0x588
  41ef38:	bl	411e70 <ferror@plt+0x10280>
  41ef3c:	mov	w0, #0xe                   	// #14
  41ef40:	bl	41e140 <ferror@plt+0x1c550>
  41ef44:	ldr	x6, [x28, #24]
  41ef48:	ldrb	w25, [x28, #48]
  41ef4c:	ldr	w22, [x28]
  41ef50:	mov	x27, x6
  41ef54:	ldp	x23, x24, [x28, #8]
  41ef58:	b	41e704 <ferror@plt+0x1cb14>
  41ef5c:	ldr	w1, [x20]
  41ef60:	ldr	x0, [x19]
  41ef64:	cmp	w1, #0x0
  41ef68:	ldr	x21, [sp, #104]
  41ef6c:	b.le	41ef8c <ferror@plt+0x1d39c>
  41ef70:	ldp	x3, x4, [x28, #8]
  41ef74:	add	x1, x0, w1, sxtw
  41ef78:	ldurb	w2, [x1, #-1]
  41ef7c:	ldr	x1, [x3, x4, lsl #3]
  41ef80:	cmp	w2, #0xa
  41ef84:	cset	w2, eq  // eq = none
  41ef88:	str	w2, [x1, #40]
  41ef8c:	bl	411e70 <ferror@plt+0x10280>
  41ef90:	ldr	w0, [x28, #56]
  41ef94:	sub	w0, w0, #0x1
  41ef98:	str	w0, [x28, #56]
  41ef9c:	tbnz	w0, #31, 41f03c <ferror@plt+0x1d44c>
  41efa0:	ldr	x1, [x28, #64]
  41efa4:	ldr	x6, [x28, #24]
  41efa8:	ldr	w1, [x1, w0, sxtw #2]
  41efac:	ldrb	w25, [x28, #48]
  41efb0:	mov	x27, x6
  41efb4:	ldp	x23, x24, [x28, #8]
  41efb8:	lsl	w1, w1, #1
  41efbc:	add	w22, w1, #0x1
  41efc0:	str	w22, [x28]
  41efc4:	b	41e704 <ferror@plt+0x1cb14>
  41efc8:	ldr	w0, [x20]
  41efcc:	ldr	x21, [sp, #104]
  41efd0:	cmp	w0, #0x0
  41efd4:	b.le	41eff8 <ferror@plt+0x1d408>
  41efd8:	ldr	x3, [x19]
  41efdc:	ldp	x1, x2, [x28, #8]
  41efe0:	add	x0, x3, w0, sxtw
  41efe4:	ldurb	w0, [x0, #-1]
  41efe8:	ldr	x1, [x1, x2, lsl #3]
  41efec:	cmp	w0, #0xa
  41eff0:	cset	w0, eq  // eq = none
  41eff4:	str	w0, [x1, #40]
  41eff8:	adrp	x0, 443000 <ferror@plt+0x41410>
  41effc:	add	x0, x0, #0x608
  41f000:	bl	411e70 <ferror@plt+0x10280>
  41f004:	ldr	w0, [x28, #56]
  41f008:	sub	w0, w0, #0x1
  41f00c:	str	w0, [x28, #56]
  41f010:	tbnz	w0, #31, 41f03c <ferror@plt+0x1d44c>
  41f014:	ldr	x1, [x28, #64]
  41f018:	ldr	x6, [x28, #24]
  41f01c:	ldr	w1, [x1, w0, sxtw #2]
  41f020:	ldrb	w25, [x28, #48]
  41f024:	mov	x27, x6
  41f028:	ldp	x23, x24, [x28, #8]
  41f02c:	lsl	w1, w1, #1
  41f030:	add	w22, w1, #0x1
  41f034:	str	w22, [x28]
  41f038:	b	41e704 <ferror@plt+0x1cb14>
  41f03c:	adrp	x0, 443000 <ferror@plt+0x41410>
  41f040:	add	x0, x0, #0x610
  41f044:	bl	41e050 <ferror@plt+0x1c460>
  41f048:	ldr	w1, [x20]
  41f04c:	ldr	x0, [x19]
  41f050:	cmp	w1, #0x0
  41f054:	ldr	x21, [sp, #104]
  41f058:	b.le	41f078 <ferror@plt+0x1d488>
  41f05c:	ldp	x3, x4, [x28, #8]
  41f060:	add	x1, x0, w1, sxtw
  41f064:	ldurb	w2, [x1, #-1]
  41f068:	ldr	x1, [x3, x4, lsl #3]
  41f06c:	cmp	w2, #0xa
  41f070:	cset	w2, eq  // eq = none
  41f074:	str	w2, [x1, #40]
  41f078:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41f07c:	ldr	w1, [x2, #1444]
  41f080:	add	w1, w1, #0x1
  41f084:	str	w1, [x2, #1444]
  41f088:	bl	411e70 <ferror@plt+0x10280>
  41f08c:	ldrb	w25, [x28, #48]
  41f090:	ldr	x6, [x28, #24]
  41f094:	ldr	w22, [x28]
  41f098:	mov	x27, x6
  41f09c:	ldp	x23, x24, [x28, #8]
  41f0a0:	b	41e704 <ferror@plt+0x1cb14>
  41f0a4:	ldr	w1, [x20]
  41f0a8:	ldr	x0, [x19]
  41f0ac:	cmp	w1, #0x0
  41f0b0:	ldr	x21, [sp, #104]
  41f0b4:	b.le	41f0d4 <ferror@plt+0x1d4e4>
  41f0b8:	ldp	x3, x4, [x28, #8]
  41f0bc:	add	x1, x0, w1, sxtw
  41f0c0:	ldurb	w2, [x1, #-1]
  41f0c4:	ldr	x1, [x3, x4, lsl #3]
  41f0c8:	cmp	w2, #0xa
  41f0cc:	cset	w2, eq  // eq = none
  41f0d0:	str	w2, [x1, #40]
  41f0d4:	bl	411e70 <ferror@plt+0x10280>
  41f0d8:	ldrb	w25, [x28, #48]
  41f0dc:	ldr	x6, [x28, #24]
  41f0e0:	ldr	w22, [x28]
  41f0e4:	mov	x27, x6
  41f0e8:	ldp	x23, x24, [x28, #8]
  41f0ec:	b	41e704 <ferror@plt+0x1cb14>
  41f0f0:	ldr	w1, [x20]
  41f0f4:	ldr	x0, [x19]
  41f0f8:	cmp	w1, #0x0
  41f0fc:	ldr	x21, [sp, #104]
  41f100:	b.le	41f120 <ferror@plt+0x1d530>
  41f104:	ldp	x3, x4, [x28, #8]
  41f108:	add	x1, x0, w1, sxtw
  41f10c:	ldurb	w2, [x1, #-1]
  41f110:	ldr	x1, [x3, x4, lsl #3]
  41f114:	cmp	w2, #0xa
  41f118:	cset	w2, eq  // eq = none
  41f11c:	str	w2, [x1, #40]
  41f120:	bl	411e70 <ferror@plt+0x10280>
  41f124:	ldrb	w25, [x28, #48]
  41f128:	ldr	x6, [x28, #24]
  41f12c:	ldr	w22, [x28]
  41f130:	mov	x27, x6
  41f134:	ldp	x23, x24, [x28, #8]
  41f138:	b	41e704 <ferror@plt+0x1cb14>
  41f13c:	ldr	w1, [x20]
  41f140:	ldr	x0, [x19]
  41f144:	cmp	w1, #0x0
  41f148:	ldr	x21, [sp, #104]
  41f14c:	b.le	41f16c <ferror@plt+0x1d57c>
  41f150:	ldp	x3, x4, [x28, #8]
  41f154:	add	x1, x0, w1, sxtw
  41f158:	ldurb	w2, [x1, #-1]
  41f15c:	ldr	x1, [x3, x4, lsl #3]
  41f160:	cmp	w2, #0xa
  41f164:	cset	w2, eq  // eq = none
  41f168:	str	w2, [x1, #40]
  41f16c:	bl	411e70 <ferror@plt+0x10280>
  41f170:	ldrb	w25, [x28, #48]
  41f174:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41f178:	ldr	w22, [x28]
  41f17c:	ldr	x6, [x28, #24]
  41f180:	ldr	w0, [x1, #1444]
  41f184:	mov	x27, x6
  41f188:	add	w0, w0, #0x1
  41f18c:	str	w0, [x1, #1444]
  41f190:	ldp	x23, x24, [x28, #8]
  41f194:	b	41e704 <ferror@plt+0x1cb14>
  41f198:	ldr	w0, [x20]
  41f19c:	ldp	x23, x24, [x28, #8]
  41f1a0:	cmp	w0, #0x0
  41f1a4:	ldr	x21, [sp, #104]
  41f1a8:	b.le	41f1c8 <ferror@plt+0x1d5d8>
  41f1ac:	ldr	x2, [x19]
  41f1b0:	ldr	x1, [x23, x24, lsl #3]
  41f1b4:	add	x0, x2, w0, sxtw
  41f1b8:	ldurb	w0, [x0, #-1]
  41f1bc:	cmp	w0, #0xa
  41f1c0:	cset	w0, eq  // eq = none
  41f1c4:	str	w0, [x1, #40]
  41f1c8:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41f1cc:	ldrb	w25, [x28, #48]
  41f1d0:	ldr	w22, [x28]
  41f1d4:	mov	x27, x6
  41f1d8:	ldr	w0, [x1, #1444]
  41f1dc:	add	w0, w0, #0x1
  41f1e0:	str	w0, [x1, #1444]
  41f1e4:	b	41e704 <ferror@plt+0x1cb14>
  41f1e8:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41f1ec:	ldr	x1, [sp, #128]
  41f1f0:	ldr	w0, [x0, #176]
  41f1f4:	ldr	x1, [x1, #168]
  41f1f8:	cmp	w0, #0x0
  41f1fc:	b.le	41f224 <ferror@plt+0x1d634>
  41f200:	ldp	x2, x4, [x28, #8]
  41f204:	add	x3, x1, w0, sxtw
  41f208:	ldurb	w3, [x3, #-1]
  41f20c:	ldr	x2, [x2, x4, lsl #3]
  41f210:	cmp	w3, #0xa
  41f214:	cset	w3, eq  // eq = none
  41f218:	cmp	w0, #0x7ff
  41f21c:	str	w3, [x2, #40]
  41f220:	b.gt	41f23c <ferror@plt+0x1d64c>
  41f224:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41f228:	mov	x2, #0x800                 	// #2048
  41f22c:	add	x0, x0, #0xa88
  41f230:	bl	401b50 <strncpy@plt>
  41f234:	mov	w0, #0x107                 	// #263
  41f238:	b	41e91c <ferror@plt+0x1cd2c>
  41f23c:	adrp	x1, 443000 <ferror@plt+0x41410>
  41f240:	add	x1, x1, #0x5f0
  41f244:	mov	w2, #0x5                   	// #5
  41f248:	mov	x0, #0x0                   	// #0
  41f24c:	bl	401ae0 <dcgettext@plt>
  41f250:	bl	417980 <ferror@plt+0x15d90>
  41f254:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41f258:	mov	w1, #0x2                   	// #2
  41f25c:	add	x0, x0, #0xaf8
  41f260:	bl	401b20 <longjmp@plt>
  41f264:	ldr	w0, [x20]
  41f268:	ldr	x1, [x19]
  41f26c:	cmp	w0, #0x0
  41f270:	ldp	x23, x24, [x28, #8]
  41f274:	ldr	x21, [sp, #104]
  41f278:	b.le	41f29c <ferror@plt+0x1d6ac>
  41f27c:	add	x3, x1, w0, sxtw
  41f280:	ldr	x2, [x23, x24, lsl #3]
  41f284:	ldurb	w3, [x3, #-1]
  41f288:	cmp	w3, #0xa
  41f28c:	cset	w3, eq  // eq = none
  41f290:	str	w3, [x2, #40]
  41f294:	cmp	w0, #0x7ff
  41f298:	b.gt	41f330 <ferror@plt+0x1d740>
  41f29c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41f2a0:	mov	x2, #0x800                 	// #2048
  41f2a4:	add	x0, x0, #0xa88
  41f2a8:	str	x6, [sp, #104]
  41f2ac:	bl	401b50 <strncpy@plt>
  41f2b0:	ldrb	w25, [x28, #48]
  41f2b4:	ldr	x6, [sp, #104]
  41f2b8:	mov	w0, #0xb                   	// #11
  41f2bc:	mov	w22, w0
  41f2c0:	str	w0, [x28]
  41f2c4:	mov	x27, x6
  41f2c8:	str	wzr, [x28, #112]
  41f2cc:	b	41e704 <ferror@plt+0x1cb14>
  41f2d0:	ldr	w0, [x20]
  41f2d4:	ldr	x21, [sp, #104]
  41f2d8:	cmp	w0, #0x0
  41f2dc:	b.le	41f300 <ferror@plt+0x1d710>
  41f2e0:	ldr	x3, [x19]
  41f2e4:	ldp	x1, x2, [x28, #8]
  41f2e8:	add	x0, x3, w0, sxtw
  41f2ec:	ldurb	w0, [x0, #-1]
  41f2f0:	ldr	x1, [x1, x2, lsl #3]
  41f2f4:	cmp	w0, #0xa
  41f2f8:	cset	w0, eq  // eq = none
  41f2fc:	str	w0, [x1, #40]
  41f300:	adrp	x1, 443000 <ferror@plt+0x41410>
  41f304:	add	x1, x1, #0x5b0
  41f308:	mov	w2, #0x5                   	// #5
  41f30c:	mov	x0, #0x0                   	// #0
  41f310:	bl	401ae0 <dcgettext@plt>
  41f314:	bl	417980 <ferror@plt+0x15d90>
  41f318:	ldrb	w25, [x28, #48]
  41f31c:	ldr	x6, [x28, #24]
  41f320:	ldr	w22, [x28]
  41f324:	mov	x27, x6
  41f328:	ldp	x23, x24, [x28, #8]
  41f32c:	b	41e704 <ferror@plt+0x1cb14>
  41f330:	adrp	x1, 443000 <ferror@plt+0x41410>
  41f334:	add	x1, x1, #0x5d0
  41f338:	b	41f244 <ferror@plt+0x1d654>
  41f33c:	ldr	w0, [x20]
  41f340:	ldp	x23, x24, [x28, #8]
  41f344:	cmp	w0, #0x0
  41f348:	ldr	x21, [sp, #104]
  41f34c:	b.le	41f36c <ferror@plt+0x1d77c>
  41f350:	ldr	x2, [x19]
  41f354:	ldr	x1, [x23, x24, lsl #3]
  41f358:	add	x0, x2, w0, sxtw
  41f35c:	ldurb	w0, [x0, #-1]
  41f360:	cmp	w0, #0xa
  41f364:	cset	w0, eq  // eq = none
  41f368:	str	w0, [x1, #40]
  41f36c:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41f370:	ldrb	w25, [x28, #48]
  41f374:	ldr	w22, [x28]
  41f378:	mov	x27, x6
  41f37c:	ldr	w0, [x1, #1444]
  41f380:	add	w0, w0, #0x1
  41f384:	str	w0, [x1, #1444]
  41f388:	b	41e704 <ferror@plt+0x1cb14>
  41f38c:	ldr	w0, [x20]
  41f390:	ldp	x23, x24, [x28, #8]
  41f394:	cmp	w0, #0x0
  41f398:	ldr	x21, [sp, #104]
  41f39c:	b.le	41f3bc <ferror@plt+0x1d7cc>
  41f3a0:	ldr	x2, [x19]
  41f3a4:	ldr	x1, [x23, x24, lsl #3]
  41f3a8:	add	x0, x2, w0, sxtw
  41f3ac:	ldurb	w0, [x0, #-1]
  41f3b0:	cmp	w0, #0xa
  41f3b4:	cset	w0, eq  // eq = none
  41f3b8:	str	w0, [x1, #40]
  41f3bc:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41f3c0:	ldrb	w25, [x28, #48]
  41f3c4:	ldr	w22, [x28]
  41f3c8:	mov	x27, x6
  41f3cc:	ldr	w0, [x1, #1444]
  41f3d0:	add	w0, w0, #0x1
  41f3d4:	str	w0, [x1, #1444]
  41f3d8:	b	41e704 <ferror@plt+0x1cb14>
  41f3dc:	ldp	x1, x7, [x28, #8]
  41f3e0:	ldrb	w0, [x28, #48]
  41f3e4:	ldr	x2, [x19]
  41f3e8:	strb	w0, [x23]
  41f3ec:	ldr	x0, [x1, x7, lsl #3]
  41f3f0:	sub	x2, x23, x2
  41f3f4:	sub	w2, w2, #0x1
  41f3f8:	str	w2, [sp, #180]
  41f3fc:	lsl	x3, x7, #3
  41f400:	ldr	w2, [x0, #56]
  41f404:	add	x25, x1, x3
  41f408:	cbz	w2, 41f9cc <ferror@plt+0x1dddc>
  41f40c:	ldr	w2, [x28, #52]
  41f410:	ldr	x5, [x0, #8]
  41f414:	sxtw	x2, w2
  41f418:	ldr	x10, [x19]
  41f41c:	add	x4, x5, x2
  41f420:	cmp	x6, x4
  41f424:	b.ls	41f810 <ferror@plt+0x1dc20>  // b.plast
  41f428:	add	x2, x2, #0x1
  41f42c:	add	x2, x5, x2
  41f430:	cmp	x6, x2
  41f434:	b.hi	41f7e4 <ferror@plt+0x1dbf4>  // b.pmore
  41f438:	ldr	w4, [x0, #52]
  41f43c:	sub	x2, x6, x10
  41f440:	cbnz	w4, 41f5d0 <ferror@plt+0x1d9e0>
  41f444:	cmp	x2, #0x1
  41f448:	b.ne	41f544 <ferror@plt+0x1d954>  // b.any
  41f44c:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  41f450:	str	wzr, [x28, #88]
  41f454:	ldr	w0, [x1, #448]
  41f458:	sub	w0, w0, #0x1
  41f45c:	str	w0, [x1, #448]
  41f460:	cmp	w0, #0x0
  41f464:	b.gt	41f4cc <ferror@plt+0x1d8dc>
  41f468:	ldr	w0, [x28]
  41f46c:	mov	x6, x10
  41f470:	str	x10, [x28, #24]
  41f474:	sub	w0, w0, #0x1
  41f478:	add	w0, w0, w0, lsr #31
  41f47c:	asr	w0, w0, #1
  41f480:	add	w0, w0, #0xff
  41f484:	b	41e858 <ferror@plt+0x1cc68>
  41f488:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41f48c:	ldr	w0, [x0, #176]
  41f490:	cmp	w0, #0x0
  41f494:	b.le	41f4c0 <ferror@plt+0x1d8d0>
  41f498:	ldr	x1, [sp, #128]
  41f49c:	ldr	x2, [x28, #16]
  41f4a0:	ldr	x3, [x1, #168]
  41f4a4:	ldr	x1, [x28, #8]
  41f4a8:	add	x0, x3, w0, sxtw
  41f4ac:	ldr	x1, [x1, x2, lsl #3]
  41f4b0:	ldurb	w0, [x0, #-1]
  41f4b4:	cmp	w0, #0xa
  41f4b8:	cset	w0, eq  // eq = none
  41f4bc:	str	w0, [x1, #40]
  41f4c0:	adrp	x0, 443000 <ferror@plt+0x41410>
  41f4c4:	add	x0, x0, #0x8d0
  41f4c8:	bl	41e050 <ferror@plt+0x1c460>
  41f4cc:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41f4d0:	ldr	x21, [sp, #104]
  41f4d4:	ldr	x0, [x1, #2720]
  41f4d8:	add	x2, x0, #0x8
  41f4dc:	str	x2, [x1, #2720]
  41f4e0:	ldr	x22, [x0, #8]
  41f4e4:	cbz	x22, 41f5ac <ferror@plt+0x1d9bc>
  41f4e8:	ldrb	w0, [x22]
  41f4ec:	cmp	w0, #0x2d
  41f4f0:	b.eq	41f5a4 <ferror@plt+0x1d9b4>  // b.none
  41f4f4:	mov	x0, x22
  41f4f8:	bl	411d88 <ferror@plt+0x10198>
  41f4fc:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  41f500:	adrp	x1, 42d000 <ferror@plt+0x2b410>
  41f504:	add	x1, x1, #0x120
  41f508:	str	x0, [x2, #1656]
  41f50c:	bl	4018a0 <fopen@plt>
  41f510:	str	x0, [x28, #80]
  41f514:	cbz	x0, 41f588 <ferror@plt+0x1d998>
  41f518:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41f51c:	ldr	w0, [x28, #88]
  41f520:	mov	w2, #0x1                   	// #1
  41f524:	ldr	w22, [x28]
  41f528:	str	w2, [x1, #1444]
  41f52c:	cbz	w0, 41f56c <ferror@plt+0x1d97c>
  41f530:	ldr	x6, [x28, #24]
  41f534:	ldrb	w25, [x28, #48]
  41f538:	mov	x27, x6
  41f53c:	ldp	x23, x24, [x28, #8]
  41f540:	b	41e704 <ferror@plt+0x1cb14>
  41f544:	ldp	x1, x2, [x28, #8]
  41f548:	ldrsw	x0, [x28, #52]
  41f54c:	ldr	x1, [x1, x2, lsl #3]
  41f550:	ldr	x4, [x1, #8]
  41f554:	add	x23, x4, x0
  41f558:	str	x23, [x28, #24]
  41f55c:	bl	41def0 <ferror@plt+0x1c300>
  41f560:	sxtw	x2, w0
  41f564:	ldr	x25, [x19]
  41f568:	b	41e818 <ferror@plt+0x1cc28>
  41f56c:	ldr	x0, [x28, #80]
  41f570:	bl	41e500 <ferror@plt+0x1c910>
  41f574:	ldrb	w25, [x28, #48]
  41f578:	ldr	x6, [x28, #24]
  41f57c:	ldp	x23, x24, [x28, #8]
  41f580:	mov	x27, x6
  41f584:	b	41e704 <ferror@plt+0x1cb14>
  41f588:	mov	w2, #0x5                   	// #5
  41f58c:	adrp	x1, 443000 <ferror@plt+0x41410>
  41f590:	add	x1, x1, #0x9a0
  41f594:	bl	401ae0 <dcgettext@plt>
  41f598:	mov	x1, x22
  41f59c:	bl	412020 <ferror@plt+0x10430>
  41f5a0:	b	41f518 <ferror@plt+0x1d928>
  41f5a4:	ldrb	w0, [x22, #1]
  41f5a8:	cbnz	w0, 41f4f4 <ferror@plt+0x1d904>
  41f5ac:	adrp	x1, 466000 <ferror@plt+0x64410>
  41f5b0:	adrp	x0, 42b000 <ferror@plt+0x29410>
  41f5b4:	add	x0, x0, #0x90
  41f5b8:	ldr	x1, [x1, #3328]
  41f5bc:	str	x1, [x28, #80]
  41f5c0:	bl	411d88 <ferror@plt+0x10198>
  41f5c4:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  41f5c8:	str	x0, [x1, #1656]
  41f5cc:	b	41f518 <ferror@plt+0x1d928>
  41f5d0:	sub	w27, w2, #0x1
  41f5d4:	cmp	w27, #0x0
  41f5d8:	b.le	41f74c <ferror@plt+0x1db5c>
  41f5dc:	add	x0, x5, #0xf
  41f5e0:	sub	w2, w2, #0x2
  41f5e4:	sub	x0, x0, x10
  41f5e8:	cmp	x0, #0x1e
  41f5ec:	ccmp	w2, #0xe, #0x0, hi  // hi = pmore
  41f5f0:	b.ls	41f7f0 <ferror@plt+0x1dc00>  // b.plast
  41f5f4:	and	x2, x27, #0xfffffff0
  41f5f8:	mov	x0, #0x0                   	// #0
  41f5fc:	ldr	q0, [x10, x0]
  41f600:	str	q0, [x5, x0]
  41f604:	add	x0, x0, #0x10
  41f608:	cmp	x2, x0
  41f60c:	b.ne	41f5fc <ferror@plt+0x1da0c>  // b.any
  41f610:	and	x0, x27, #0xfffffff0
  41f614:	tst	x27, #0xf
  41f618:	add	x7, x10, x0
  41f61c:	and	w2, w27, #0xfffffff0
  41f620:	add	x0, x5, x0
  41f624:	b.eq	41f748 <ferror@plt+0x1db58>  // b.none
  41f628:	ldrb	w9, [x10, w2, uxtw]
  41f62c:	add	w8, w2, #0x1
  41f630:	strb	w9, [x5, w2, uxtw]
  41f634:	cmp	w27, w8
  41f638:	b.le	41f748 <ferror@plt+0x1db58>
  41f63c:	ldrb	w8, [x7, #1]
  41f640:	add	w5, w2, #0x2
  41f644:	strb	w8, [x0, #1]
  41f648:	cmp	w27, w5
  41f64c:	b.le	41f748 <ferror@plt+0x1db58>
  41f650:	ldrb	w8, [x7, #2]
  41f654:	add	w5, w2, #0x3
  41f658:	strb	w8, [x0, #2]
  41f65c:	cmp	w27, w5
  41f660:	b.le	41f748 <ferror@plt+0x1db58>
  41f664:	ldrb	w8, [x7, #3]
  41f668:	add	w5, w2, #0x4
  41f66c:	strb	w8, [x0, #3]
  41f670:	cmp	w27, w5
  41f674:	b.le	41f748 <ferror@plt+0x1db58>
  41f678:	ldrb	w8, [x7, #4]
  41f67c:	add	w5, w2, #0x5
  41f680:	strb	w8, [x0, #4]
  41f684:	cmp	w27, w5
  41f688:	b.le	41f748 <ferror@plt+0x1db58>
  41f68c:	ldrb	w8, [x7, #5]
  41f690:	add	w5, w2, #0x6
  41f694:	strb	w8, [x0, #5]
  41f698:	cmp	w27, w5
  41f69c:	b.le	41f748 <ferror@plt+0x1db58>
  41f6a0:	ldrb	w8, [x7, #6]
  41f6a4:	add	w5, w2, #0x7
  41f6a8:	strb	w8, [x0, #6]
  41f6ac:	cmp	w27, w5
  41f6b0:	b.le	41f748 <ferror@plt+0x1db58>
  41f6b4:	ldrb	w8, [x7, #7]
  41f6b8:	add	w5, w2, #0x8
  41f6bc:	strb	w8, [x0, #7]
  41f6c0:	cmp	w27, w5
  41f6c4:	b.le	41f748 <ferror@plt+0x1db58>
  41f6c8:	ldrb	w8, [x7, #8]
  41f6cc:	add	w5, w2, #0x9
  41f6d0:	strb	w8, [x0, #8]
  41f6d4:	cmp	w27, w5
  41f6d8:	b.le	41f748 <ferror@plt+0x1db58>
  41f6dc:	ldrb	w8, [x7, #9]
  41f6e0:	add	w5, w2, #0xa
  41f6e4:	strb	w8, [x0, #9]
  41f6e8:	cmp	w27, w5
  41f6ec:	b.le	41f748 <ferror@plt+0x1db58>
  41f6f0:	ldrb	w8, [x7, #10]
  41f6f4:	add	w5, w2, #0xb
  41f6f8:	strb	w8, [x0, #10]
  41f6fc:	cmp	w27, w5
  41f700:	b.le	41f748 <ferror@plt+0x1db58>
  41f704:	ldrb	w8, [x7, #11]
  41f708:	add	w5, w2, #0xc
  41f70c:	strb	w8, [x0, #11]
  41f710:	cmp	w27, w5
  41f714:	b.le	41f748 <ferror@plt+0x1db58>
  41f718:	ldrb	w8, [x7, #12]
  41f71c:	add	w5, w2, #0xd
  41f720:	strb	w8, [x0, #12]
  41f724:	cmp	w27, w5
  41f728:	b.le	41f748 <ferror@plt+0x1db58>
  41f72c:	ldrb	w5, [x7, #13]
  41f730:	add	w2, w2, #0xe
  41f734:	strb	w5, [x0, #13]
  41f738:	cmp	w27, w2
  41f73c:	b.le	41f748 <ferror@plt+0x1db58>
  41f740:	ldrb	w2, [x7, #14]
  41f744:	strb	w2, [x0, #14]
  41f748:	ldr	x0, [x1, x3]
  41f74c:	mov	x24, x0
  41f750:	ldr	w1, [x0, #56]
  41f754:	cmp	w1, #0x2
  41f758:	b.eq	41f8b4 <ferror@plt+0x1dcc4>  // b.none
  41f75c:	ldr	w1, [x0, #24]
  41f760:	sub	w21, w1, w27
  41f764:	sub	w21, w21, #0x1
  41f768:	cmp	w21, #0x0
  41f76c:	b.le	41f7c4 <ferror@plt+0x1dbd4>
  41f770:	b	41f940 <ferror@plt+0x1dd50>
  41f774:	cmp	w1, #0x0
  41f778:	add	w2, w1, #0x7
  41f77c:	csel	w2, w2, w1, lt  // lt = tstop
  41f780:	lsl	w3, w1, #1
  41f784:	add	w1, w1, w2, asr #3
  41f788:	csel	w1, w1, w3, le
  41f78c:	str	w1, [x24, #24]
  41f790:	add	w1, w1, #0x2
  41f794:	sxtw	x1, w1
  41f798:	bl	401950 <realloc@plt>
  41f79c:	str	x0, [x24, #8]
  41f7a0:	cbz	x0, 41f7d8 <ferror@plt+0x1dbe8>
  41f7a4:	ldr	x24, [x25]
  41f7a8:	add	x6, x0, w21, sxtw
  41f7ac:	str	x6, [x28, #24]
  41f7b0:	ldr	w1, [x24, #24]
  41f7b4:	sub	w21, w1, w27
  41f7b8:	sub	w21, w21, #0x1
  41f7bc:	cmp	w21, #0x0
  41f7c0:	b.gt	41f940 <ferror@plt+0x1dd50>
  41f7c4:	ldr	w2, [x24, #32]
  41f7c8:	ldr	x0, [x24, #8]
  41f7cc:	sub	x21, x6, x0
  41f7d0:	cbnz	w2, 41f774 <ferror@plt+0x1db84>
  41f7d4:	str	xzr, [x24, #8]
  41f7d8:	adrp	x0, 443000 <ferror@plt+0x41410>
  41f7dc:	add	x0, x0, #0x920
  41f7e0:	bl	41e050 <ferror@plt+0x1c460>
  41f7e4:	adrp	x0, 443000 <ferror@plt+0x41410>
  41f7e8:	add	x0, x0, #0x8e8
  41f7ec:	bl	41e050 <ferror@plt+0x1c460>
  41f7f0:	mov	x0, #0x0                   	// #0
  41f7f4:	ldrb	w2, [x10, x0]
  41f7f8:	strb	w2, [x5, x0]
  41f7fc:	add	x0, x0, #0x1
  41f800:	cmp	w27, w0
  41f804:	b.gt	41f7f4 <ferror@plt+0x1dc04>
  41f808:	ldr	x0, [x1, x7, lsl #3]
  41f80c:	b	41f74c <ferror@plt+0x1db5c>
  41f810:	ldr	w0, [sp, #180]
  41f814:	add	x23, x10, w0, sxtw
  41f818:	str	x23, [x28, #24]
  41f81c:	bl	41def0 <ferror@plt+0x1c300>
  41f820:	sxtw	x2, w0
  41f824:	ldr	x1, [sp, #112]
  41f828:	add	x1, x1, #0x100
  41f82c:	ldrsh	w1, [x1, w0, sxtw #1]
  41f830:	cbz	w1, 41f83c <ferror@plt+0x1dc4c>
  41f834:	str	w0, [x28, #32]
  41f838:	str	x23, [x28, #40]
  41f83c:	ldr	x1, [sp, #152]
  41f840:	ldrsh	w3, [x1, x2, lsl #1]
  41f844:	add	w3, w3, #0x1
  41f848:	sxtw	x1, w3
  41f84c:	ldrsh	w3, [x26, w3, sxtw #1]
  41f850:	cmp	w3, w0
  41f854:	b.eq	41f884 <ferror@plt+0x1dc94>  // b.none
  41f858:	ldr	x1, [sp, #144]
  41f85c:	sxtw	x0, w0
  41f860:	add	x5, x1, #0x250
  41f864:	ldrsh	x0, [x5, x0, lsl #1]
  41f868:	ldr	x1, [sp, #152]
  41f86c:	ldrsh	w1, [x1, w0, sxtw #1]
  41f870:	add	w1, w1, #0x1
  41f874:	ldrsh	w4, [x26, w1, sxtw #1]
  41f878:	sxtw	x1, w1
  41f87c:	cmp	w0, w4
  41f880:	b.ne	41f864 <ferror@plt+0x1dc74>  // b.any
  41f884:	ldr	x0, [sp, #120]
  41f888:	ldr	x25, [x19]
  41f88c:	ldrsh	w1, [x0, x1, lsl #1]
  41f890:	cmp	w1, #0x459
  41f894:	b.eq	41e818 <ferror@plt+0x1cc28>  // b.none
  41f898:	cbz	w1, 41e818 <ferror@plt+0x1cc28>
  41f89c:	mov	x24, x25
  41f8a0:	add	x25, x23, #0x1
  41f8a4:	str	x25, [x28, #24]
  41f8a8:	ldr	x8, [sp, #104]
  41f8ac:	ldr	x27, [sp, #152]
  41f8b0:	b	41e72c <ferror@plt+0x1cb3c>
  41f8b4:	str	wzr, [x0, #28]
  41f8b8:	str	wzr, [x28, #52]
  41f8bc:	cbz	w27, 41fae8 <ferror@plt+0x1def8>
  41f8c0:	ldr	w1, [x28, #52]
  41f8c4:	mov	w0, #0x2                   	// #2
  41f8c8:	str	w0, [x24, #56]
  41f8cc:	str	w0, [sp, #176]
  41f8d0:	ldr	w2, [x24, #24]
  41f8d4:	add	w27, w27, w1
  41f8d8:	ldr	x0, [x24, #8]
  41f8dc:	cmp	w27, w2
  41f8e0:	b.gt	41fac0 <ferror@plt+0x1ded0>
  41f8e4:	strb	wzr, [x0, w27, sxtw]
  41f8e8:	ldr	w1, [sp, #176]
  41f8ec:	ldr	x0, [x25]
  41f8f0:	str	w27, [x28, #52]
  41f8f4:	cmp	w1, #0x1
  41f8f8:	ldr	x4, [x0, #8]
  41f8fc:	add	x4, x4, w27, sxtw
  41f900:	strb	wzr, [x4, #1]
  41f904:	ldr	x0, [x25]
  41f908:	ldr	x10, [x0, #8]
  41f90c:	str	x10, [x19]
  41f910:	b.eq	41f44c <ferror@plt+0x1d85c>  // b.none
  41f914:	cmp	w1, #0x2
  41f918:	b.eq	41f544 <ferror@plt+0x1d954>  // b.none
  41f91c:	ldr	w0, [sp, #180]
  41f920:	ldr	x27, [sp, #152]
  41f924:	add	x25, x10, w0, sxtw
  41f928:	str	x25, [x28, #24]
  41f92c:	bl	41def0 <ferror@plt+0x1c300>
  41f930:	mov	w1, w0
  41f934:	ldr	x24, [x19]
  41f938:	ldr	x8, [sp, #104]
  41f93c:	b	41e72c <ferror@plt+0x1cb3c>
  41f940:	ldr	w1, [x24, #36]
  41f944:	cmp	w21, #0x2, lsl #12
  41f948:	str	w1, [sp, #176]
  41f94c:	mov	w0, #0x2000                	// #8192
  41f950:	csel	w21, w21, w0, le
  41f954:	cbz	w1, 41fa1c <ferror@plt+0x1de2c>
  41f958:	mov	w1, #0x0                   	// #0
  41f95c:	sxtw	x24, w27
  41f960:	mov	w25, w1
  41f964:	ldr	x0, [x28, #80]
  41f968:	bl	401970 <getc@plt>
  41f96c:	cmn	w0, #0x1
  41f970:	b.eq	41f9e8 <ferror@plt+0x1ddf8>  // b.none
  41f974:	ldp	x1, x2, [x28, #8]
  41f978:	add	w25, w25, #0x1
  41f97c:	cmp	w0, #0xa
  41f980:	ldr	x1, [x1, x2, lsl #3]
  41f984:	ldr	x1, [x1, #8]
  41f988:	add	x3, x1, x24
  41f98c:	b.eq	41f9c0 <ferror@plt+0x1ddd0>  // b.none
  41f990:	strb	w0, [x1, x24]
  41f994:	cmp	w21, w25
  41f998:	add	x24, x24, #0x1
  41f99c:	b.ne	41f964 <ferror@plt+0x1dd74>  // b.any
  41f9a0:	ldp	x0, x25, [x28, #8]
  41f9a4:	mov	w1, w21
  41f9a8:	str	w21, [x28, #52]
  41f9ac:	str	wzr, [sp, #176]
  41f9b0:	ldr	x24, [x0, x25, lsl #3]
  41f9b4:	add	x25, x0, x25, lsl #3
  41f9b8:	str	w21, [x24, #28]
  41f9bc:	b	41f8d0 <ferror@plt+0x1dce0>
  41f9c0:	mov	w21, w25
  41f9c4:	strb	w0, [x3]
  41f9c8:	b	41f9a0 <ferror@plt+0x1ddb0>
  41f9cc:	ldr	x4, [x28, #80]
  41f9d0:	str	x4, [x0]
  41f9d4:	ldr	w2, [x0, #28]
  41f9d8:	mov	w4, #0x1                   	// #1
  41f9dc:	str	w2, [x28, #52]
  41f9e0:	str	w4, [x0, #56]
  41f9e4:	b	41f410 <ferror@plt+0x1d820>
  41f9e8:	ldr	x0, [x28, #80]
  41f9ec:	str	w25, [sp, #176]
  41f9f0:	bl	401bf0 <ferror@plt>
  41f9f4:	ldr	w1, [sp, #176]
  41f9f8:	cbnz	w0, 41faa0 <ferror@plt+0x1deb0>
  41f9fc:	ldp	x0, x25, [x28, #8]
  41fa00:	str	w1, [x28, #52]
  41fa04:	ldr	x24, [x0, x25, lsl #3]
  41fa08:	add	x25, x0, x25, lsl #3
  41fa0c:	str	w1, [x24, #28]
  41fa10:	cbz	w1, 41f8bc <ferror@plt+0x1dccc>
  41fa14:	str	wzr, [sp, #176]
  41fa18:	b	41f8d0 <ferror@plt+0x1dce0>
  41fa1c:	bl	401b70 <__errno_location@plt>
  41fa20:	mov	x25, x0
  41fa24:	sxtw	x21, w21
  41fa28:	sxtw	x0, w27
  41fa2c:	str	x0, [sp, #184]
  41fa30:	str	wzr, [x25]
  41fa34:	b	41fa64 <ferror@plt+0x1de74>
  41fa38:	ldr	x0, [x28, #80]
  41fa3c:	bl	401bf0 <ferror@plt>
  41fa40:	cbz	w0, 41faac <ferror@plt+0x1debc>
  41fa44:	ldr	w0, [x25]
  41fa48:	cmp	w0, #0x4
  41fa4c:	b.ne	41faa0 <ferror@plt+0x1deb0>  // b.any
  41fa50:	ldr	x0, [x28, #80]
  41fa54:	str	wzr, [x25]
  41fa58:	bl	401aa0 <clearerr@plt>
  41fa5c:	ldp	x0, x1, [x28, #8]
  41fa60:	ldr	x24, [x0, x1, lsl #3]
  41fa64:	mov	x1, #0x1                   	// #1
  41fa68:	ldr	x3, [x28, #80]
  41fa6c:	mov	x2, x21
  41fa70:	ldr	x4, [sp, #184]
  41fa74:	ldr	x0, [x24, #8]
  41fa78:	add	x0, x0, x4
  41fa7c:	bl	401a20 <fread@plt>
  41fa80:	str	w0, [x28, #52]
  41fa84:	mov	w1, w0
  41fa88:	cbz	w0, 41fa38 <ferror@plt+0x1de48>
  41fa8c:	ldp	x2, x25, [x28, #8]
  41fa90:	ldr	x24, [x2, x25, lsl #3]
  41fa94:	add	x25, x2, x25, lsl #3
  41fa98:	str	w0, [x24, #28]
  41fa9c:	b	41f8d0 <ferror@plt+0x1dce0>
  41faa0:	adrp	x0, 443000 <ferror@plt+0x41410>
  41faa4:	add	x0, x0, #0x950
  41faa8:	bl	41e050 <ferror@plt+0x1c460>
  41faac:	ldp	x0, x25, [x28, #8]
  41fab0:	ldr	x24, [x0, x25, lsl #3]
  41fab4:	add	x25, x0, x25, lsl #3
  41fab8:	str	wzr, [x24, #28]
  41fabc:	b	41f8bc <ferror@plt+0x1dccc>
  41fac0:	add	w21, w27, w1, asr #1
  41fac4:	sxtw	x1, w21
  41fac8:	bl	401950 <realloc@plt>
  41facc:	ldr	x2, [x25]
  41fad0:	str	x0, [x24, #8]
  41fad4:	ldr	x0, [x2, #8]
  41fad8:	cbz	x0, 41fb0c <ferror@plt+0x1df1c>
  41fadc:	sub	w1, w21, #0x2
  41fae0:	str	w1, [x2, #24]
  41fae4:	b	41f8e4 <ferror@plt+0x1dcf4>
  41fae8:	ldr	x0, [x28, #80]
  41faec:	mov	w1, #0x1                   	// #1
  41faf0:	str	w1, [sp, #176]
  41faf4:	bl	41e500 <ferror@plt+0x1c910>
  41faf8:	ldp	x0, x2, [x28, #8]
  41fafc:	ldr	w1, [x28, #52]
  41fb00:	add	x25, x0, x2, lsl #3
  41fb04:	ldr	x24, [x0, x2, lsl #3]
  41fb08:	b	41f8d0 <ferror@plt+0x1dce0>
  41fb0c:	adrp	x0, 443000 <ferror@plt+0x41410>
  41fb10:	add	x0, x0, #0x970
  41fb14:	bl	41e050 <ferror@plt+0x1c460>
  41fb18:	ldr	w0, [x20]
  41fb1c:	ldp	x23, x24, [x28, #8]
  41fb20:	cmp	w0, #0x0
  41fb24:	ldr	x21, [sp, #104]
  41fb28:	b.le	41fb48 <ferror@plt+0x1df58>
  41fb2c:	ldr	x2, [x19]
  41fb30:	ldr	x1, [x23, x24, lsl #3]
  41fb34:	add	x0, x2, w0, sxtw
  41fb38:	ldurb	w0, [x0, #-1]
  41fb3c:	cmp	w0, #0xa
  41fb40:	cset	w0, eq  // eq = none
  41fb44:	str	w0, [x1, #40]
  41fb48:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41fb4c:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41fb50:	ldrb	w25, [x28, #48]
  41fb54:	mov	x27, x6
  41fb58:	ldr	w0, [x1, #1444]
  41fb5c:	ldr	w22, [x28]
  41fb60:	add	w0, w0, #0x1
  41fb64:	str	wzr, [x2, #2712]
  41fb68:	str	w0, [x1, #1444]
  41fb6c:	b	41e704 <ferror@plt+0x1cb14>
  41fb70:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41fb74:	ldr	w0, [x0, #176]
  41fb78:	cmp	w0, #0x0
  41fb7c:	b.le	41fba8 <ferror@plt+0x1dfb8>
  41fb80:	ldr	x1, [sp, #128]
  41fb84:	ldr	x2, [x28, #16]
  41fb88:	ldr	x3, [x1, #168]
  41fb8c:	ldr	x1, [x28, #8]
  41fb90:	add	x0, x3, w0, sxtw
  41fb94:	ldr	x1, [x1, x2, lsl #3]
  41fb98:	ldurb	w0, [x0, #-1]
  41fb9c:	cmp	w0, #0xa
  41fba0:	cset	w0, eq  // eq = none
  41fba4:	str	w0, [x1, #40]
  41fba8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41fbac:	mov	w1, #0x2                   	// #2
  41fbb0:	str	wzr, [x28, #108]
  41fbb4:	str	w1, [x0, #2640]
  41fbb8:	bl	412490 <ferror@plt+0x108a0>
  41fbbc:	mov	w1, #0x1                   	// #1
  41fbc0:	mov	x0, #0x0                   	// #0
  41fbc4:	bl	412340 <ferror@plt+0x10750>
  41fbc8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  41fbcc:	mov	w1, #0x5                   	// #5
  41fbd0:	mov	w0, #0x104                 	// #260
  41fbd4:	str	w1, [x2, #144]
  41fbd8:	b	41e91c <ferror@plt+0x1cd2c>
  41fbdc:	ldr	w0, [x20]
  41fbe0:	ldp	x23, x24, [x28, #8]
  41fbe4:	cmp	w0, #0x0
  41fbe8:	ldr	x21, [sp, #104]
  41fbec:	b.le	41fc0c <ferror@plt+0x1e01c>
  41fbf0:	ldr	x2, [x19]
  41fbf4:	ldr	x1, [x23, x24, lsl #3]
  41fbf8:	add	x0, x2, w0, sxtw
  41fbfc:	ldurb	w0, [x0, #-1]
  41fc00:	cmp	w0, #0xa
  41fc04:	cset	w0, eq  // eq = none
  41fc08:	str	w0, [x1, #40]
  41fc0c:	ldr	w3, [x28, #116]
  41fc10:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41fc14:	mov	w0, #0x100                 	// #256
  41fc18:	mov	w2, #0x80                  	// #128
  41fc1c:	cmp	w3, #0x0
  41fc20:	ldrb	w25, [x28, #48]
  41fc24:	csel	w0, w0, w2, ne  // ne = any
  41fc28:	ldr	w22, [x28]
  41fc2c:	mov	x27, x6
  41fc30:	str	w0, [x1, #3120]
  41fc34:	b	41e704 <ferror@plt+0x1cb14>
  41fc38:	ldr	w0, [x20]
  41fc3c:	ldp	x23, x24, [x28, #8]
  41fc40:	cmp	w0, #0x0
  41fc44:	ldr	x21, [sp, #104]
  41fc48:	b.le	41fc68 <ferror@plt+0x1e078>
  41fc4c:	ldr	x2, [x19]
  41fc50:	ldr	x1, [x23, x24, lsl #3]
  41fc54:	add	x0, x2, w0, sxtw
  41fc58:	ldurb	w0, [x0, #-1]
  41fc5c:	cmp	w0, #0xa
  41fc60:	cset	w0, eq  // eq = none
  41fc64:	str	w0, [x1, #40]
  41fc68:	ldr	w3, [x28, #116]
  41fc6c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41fc70:	mov	w0, #0x80                  	// #128
  41fc74:	mov	w2, #0x100                 	// #256
  41fc78:	cmp	w3, #0x0
  41fc7c:	ldrb	w25, [x28, #48]
  41fc80:	csel	w0, w0, w2, ne  // ne = any
  41fc84:	ldr	w22, [x28]
  41fc88:	mov	x27, x6
  41fc8c:	str	w0, [x1, #3120]
  41fc90:	b	41e704 <ferror@plt+0x1cb14>
  41fc94:	ldr	w0, [x20]
  41fc98:	ldp	x23, x24, [x28, #8]
  41fc9c:	cmp	w0, #0x0
  41fca0:	ldr	x21, [sp, #104]
  41fca4:	b.le	41fcc4 <ferror@plt+0x1e0d4>
  41fca8:	ldr	x2, [x19]
  41fcac:	ldr	x1, [x23, x24, lsl #3]
  41fcb0:	add	x0, x2, w0, sxtw
  41fcb4:	ldurb	w0, [x0, #-1]
  41fcb8:	cmp	w0, #0xa
  41fcbc:	cset	w0, eq  // eq = none
  41fcc0:	str	w0, [x1, #40]
  41fcc4:	ldr	w0, [x28, #116]
  41fcc8:	mov	x27, x6
  41fccc:	ldrb	w25, [x28, #48]
  41fcd0:	cmp	w0, #0x0
  41fcd4:	ldr	w22, [x28]
  41fcd8:	cset	w0, eq  // eq = none
  41fcdc:	str	w0, [x28, #116]
  41fce0:	b	41e704 <ferror@plt+0x1cb14>
  41fce4:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  41fce8:	ldr	w1, [x0, #176]
  41fcec:	mov	w0, #0x3d                  	// #61
  41fcf0:	cmp	w1, #0x0
  41fcf4:	b.le	41e91c <ferror@plt+0x1cd2c>
  41fcf8:	ldr	x2, [sp, #128]
  41fcfc:	ldr	x3, [x28, #16]
  41fd00:	ldr	x5, [x2, #168]
  41fd04:	ldr	x2, [x28, #8]
  41fd08:	add	x1, x5, w1, sxtw
  41fd0c:	ldr	x2, [x2, x3, lsl #3]
  41fd10:	ldurb	w1, [x1, #-1]
  41fd14:	cmp	w1, #0xa
  41fd18:	cset	w1, eq  // eq = none
  41fd1c:	str	w1, [x2, #40]
  41fd20:	b	41e91c <ferror@plt+0x1cd2c>
  41fd24:	ldr	w0, [x20]
  41fd28:	ldp	x23, x24, [x28, #8]
  41fd2c:	cmp	w0, #0x0
  41fd30:	ldr	x21, [sp, #104]
  41fd34:	b.le	41fd54 <ferror@plt+0x1e164>
  41fd38:	ldr	x2, [x19]
  41fd3c:	ldr	x1, [x23, x24, lsl #3]
  41fd40:	add	x0, x2, w0, sxtw
  41fd44:	ldurb	w0, [x0, #-1]
  41fd48:	cmp	w0, #0xa
  41fd4c:	cset	w0, eq  // eq = none
  41fd50:	str	w0, [x1, #40]
  41fd54:	mov	w0, #0x1                   	// #1
  41fd58:	ldrb	w25, [x28, #48]
  41fd5c:	ldr	w22, [x28]
  41fd60:	mov	x27, x6
  41fd64:	str	w0, [x28, #116]
  41fd68:	b	41e704 <ferror@plt+0x1cb14>
  41fd6c:	ldr	w0, [x20]
  41fd70:	ldp	x23, x24, [x28, #8]
  41fd74:	cmp	w0, #0x0
  41fd78:	ldr	x21, [sp, #104]
  41fd7c:	b.le	41fd9c <ferror@plt+0x1e1ac>
  41fd80:	ldr	x2, [x19]
  41fd84:	ldr	x1, [x23, x24, lsl #3]
  41fd88:	add	x0, x2, w0, sxtw
  41fd8c:	ldurb	w0, [x0, #-1]
  41fd90:	cmp	w0, #0xa
  41fd94:	cset	w0, eq  // eq = none
  41fd98:	str	w0, [x1, #40]
  41fd9c:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41fda0:	mov	w1, #0x1                   	// #1
  41fda4:	ldrb	w25, [x28, #48]
  41fda8:	mov	w22, w1
  41fdac:	ldr	w0, [x2, #1444]
  41fdb0:	mov	x27, x6
  41fdb4:	str	w1, [x28]
  41fdb8:	add	w0, w0, w1
  41fdbc:	str	w0, [x2, #1444]
  41fdc0:	b	41e704 <ferror@plt+0x1cb14>
  41fdc4:	ldr	w0, [x20]
  41fdc8:	ldr	x21, [sp, #104]
  41fdcc:	cmp	w0, #0x0
  41fdd0:	b.le	41fdf4 <ferror@plt+0x1e204>
  41fdd4:	ldr	x3, [x19]
  41fdd8:	ldp	x1, x2, [x28, #8]
  41fddc:	add	x0, x3, w0, sxtw
  41fde0:	ldurb	w0, [x0, #-1]
  41fde4:	ldr	x1, [x1, x2, lsl #3]
  41fde8:	cmp	w0, #0xa
  41fdec:	cset	w0, eq  // eq = none
  41fdf0:	str	w0, [x1, #40]
  41fdf4:	ldr	w0, [x28, #112]
  41fdf8:	cbz	w0, 41ffa0 <ferror@plt+0x1e3b0>
  41fdfc:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41fe00:	mov	w2, #0x1                   	// #1
  41fe04:	ldrb	w25, [x28, #48]
  41fe08:	mov	w22, w2
  41fe0c:	ldr	w0, [x1, #1444]
  41fe10:	mov	x27, x6
  41fe14:	str	w2, [x28]
  41fe18:	add	w0, w0, w2
  41fe1c:	str	w0, [x1, #1444]
  41fe20:	ldp	x23, x24, [x28, #8]
  41fe24:	b	41e704 <ferror@plt+0x1cb14>
  41fe28:	ldr	w0, [x20]
  41fe2c:	ldr	x1, [x19]
  41fe30:	cmp	w0, #0x0
  41fe34:	ldr	x21, [sp, #104]
  41fe38:	b.le	41fe60 <ferror@plt+0x1e270>
  41fe3c:	ldp	x2, x4, [x28, #8]
  41fe40:	add	x3, x1, w0, sxtw
  41fe44:	ldurb	w3, [x3, #-1]
  41fe48:	ldr	x2, [x2, x4, lsl #3]
  41fe4c:	cmp	w3, #0xa
  41fe50:	cset	w3, eq  // eq = none
  41fe54:	cmp	w0, #0x7ff
  41fe58:	str	w3, [x2, #40]
  41fe5c:	b.gt	41ffc0 <ferror@plt+0x1e3d0>
  41fe60:	mov	x2, #0x800                 	// #2048
  41fe64:	add	x22, sp, #0xc0
  41fe68:	mov	x0, x22
  41fe6c:	bl	401b50 <strncpy@plt>
  41fe70:	mov	x0, x22
  41fe74:	bl	401790 <strlen@plt>
  41fe78:	mov	x2, x0
  41fe7c:	cbz	x2, 420120 <ferror@plt+0x1e530>
  41fe80:	add	x0, x22, x2
  41fe84:	sub	x1, x2, #0x1
  41fe88:	ldurb	w0, [x0, #-1]
  41fe8c:	cmp	w0, #0x20
  41fe90:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  41fe94:	b.ne	420120 <ferror@plt+0x1e530>  // b.any
  41fe98:	mov	x2, x1
  41fe9c:	b	41fe7c <ferror@plt+0x1e28c>
  41fea0:	ldr	w0, [x20]
  41fea4:	ldr	x21, [sp, #104]
  41fea8:	cmp	w0, #0x0
  41feac:	b.le	41fed0 <ferror@plt+0x1e2e0>
  41feb0:	ldr	x3, [x19]
  41feb4:	ldp	x1, x2, [x28, #8]
  41feb8:	add	x0, x3, w0, sxtw
  41febc:	ldurb	w0, [x0, #-1]
  41fec0:	ldr	x1, [x1, x2, lsl #3]
  41fec4:	cmp	w0, #0xa
  41fec8:	cset	w0, eq  // eq = none
  41fecc:	str	w0, [x1, #40]
  41fed0:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  41fed4:	ldr	x22, [x0, #728]
  41fed8:	mov	x0, x22
  41fedc:	bl	401790 <strlen@plt>
  41fee0:	mov	x1, x22
  41fee4:	mov	w2, w0
  41fee8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41feec:	add	x0, x0, #0x190
  41fef0:	bl	4021c0 <ferror@plt+0x5d0>
  41fef4:	ldrb	w25, [x28, #48]
  41fef8:	ldr	x6, [x28, #24]
  41fefc:	ldr	w22, [x28]
  41ff00:	mov	x27, x6
  41ff04:	ldp	x23, x24, [x28, #8]
  41ff08:	b	41e704 <ferror@plt+0x1cb14>
  41ff0c:	ldr	w0, [x20]
  41ff10:	ldrb	w25, [x28, #48]
  41ff14:	ldr	w22, [x28]
  41ff18:	cmp	w0, #0x0
  41ff1c:	ldp	x23, x24, [x28, #8]
  41ff20:	ldr	x21, [sp, #104]
  41ff24:	b.le	41e9fc <ferror@plt+0x1ce0c>
  41ff28:	ldr	x2, [x19]
  41ff2c:	mov	x27, x6
  41ff30:	ldr	x1, [x23, x24, lsl #3]
  41ff34:	add	x0, x2, w0, sxtw
  41ff38:	ldurb	w0, [x0, #-1]
  41ff3c:	cmp	w0, #0xa
  41ff40:	cset	w0, eq  // eq = none
  41ff44:	str	w0, [x1, #40]
  41ff48:	b	41e704 <ferror@plt+0x1cb14>
  41ff4c:	ldr	w2, [x20]
  41ff50:	ldr	x1, [x19]
  41ff54:	cmp	w2, #0x0
  41ff58:	ldr	x21, [sp, #104]
  41ff5c:	b.le	41ff7c <ferror@plt+0x1e38c>
  41ff60:	ldp	x4, x5, [x28, #8]
  41ff64:	add	x0, x1, w2, sxtw
  41ff68:	ldurb	w3, [x0, #-1]
  41ff6c:	ldr	x0, [x4, x5, lsl #3]
  41ff70:	cmp	w3, #0xa
  41ff74:	cset	w3, eq  // eq = none
  41ff78:	str	w3, [x0, #40]
  41ff7c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  41ff80:	add	x0, x0, #0x190
  41ff84:	bl	4021c0 <ferror@plt+0x5d0>
  41ff88:	ldrb	w25, [x28, #48]
  41ff8c:	ldr	x6, [x28, #24]
  41ff90:	ldr	w22, [x28]
  41ff94:	mov	x27, x6
  41ff98:	ldp	x23, x24, [x28, #8]
  41ff9c:	b	41e704 <ferror@plt+0x1cb14>
  41ffa0:	adrp	x1, 443000 <ferror@plt+0x41410>
  41ffa4:	add	x1, x1, #0x688
  41ffa8:	mov	w2, #0x5                   	// #5
  41ffac:	mov	x0, #0x0                   	// #0
  41ffb0:	bl	401ae0 <dcgettext@plt>
  41ffb4:	bl	417980 <ferror@plt+0x15d90>
  41ffb8:	ldr	x6, [x28, #24]
  41ffbc:	b	41fdfc <ferror@plt+0x1e20c>
  41ffc0:	mov	w2, #0x5                   	// #5
  41ffc4:	adrp	x1, 443000 <ferror@plt+0x41410>
  41ffc8:	mov	x0, #0x0                   	// #0
  41ffcc:	add	x1, x1, #0x660
  41ffd0:	bl	401ae0 <dcgettext@plt>
  41ffd4:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  41ffd8:	add	x1, x1, #0xa88
  41ffdc:	bl	417920 <ferror@plt+0x15d30>
  41ffe0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  41ffe4:	mov	w1, #0x2                   	// #2
  41ffe8:	add	x0, x0, #0xaf8
  41ffec:	bl	401b20 <longjmp@plt>
  41fff0:	ldr	w2, [x20]
  41fff4:	ldr	x1, [x19]
  41fff8:	cmp	w2, #0x0
  41fffc:	ldr	x21, [sp, #104]
  420000:	b.le	420020 <ferror@plt+0x1e430>
  420004:	ldp	x4, x5, [x28, #8]
  420008:	add	x0, x1, w2, sxtw
  42000c:	ldurb	w3, [x0, #-1]
  420010:	ldr	x0, [x4, x5, lsl #3]
  420014:	cmp	w3, #0xa
  420018:	cset	w3, eq  // eq = none
  42001c:	str	w3, [x0, #40]
  420020:	adrp	x4, 46b000 <stdin@@GLIBC_2.17+0x4300>
  420024:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420028:	add	x0, x0, #0x190
  42002c:	ldr	w3, [x4, #1444]
  420030:	add	w3, w3, #0x1
  420034:	str	w3, [x4, #1444]
  420038:	bl	4021c0 <ferror@plt+0x5d0>
  42003c:	ldrb	w25, [x28, #48]
  420040:	ldr	x6, [x28, #24]
  420044:	ldr	w22, [x28]
  420048:	mov	x27, x6
  42004c:	ldp	x23, x24, [x28, #8]
  420050:	b	41e704 <ferror@plt+0x1cb14>
  420054:	ldr	w2, [x20]
  420058:	ldr	x1, [x19]
  42005c:	cmp	w2, #0x0
  420060:	ldr	x21, [sp, #104]
  420064:	b.le	420084 <ferror@plt+0x1e494>
  420068:	ldp	x4, x5, [x28, #8]
  42006c:	add	x0, x1, w2, sxtw
  420070:	ldurb	w3, [x0, #-1]
  420074:	ldr	x0, [x4, x5, lsl #3]
  420078:	cmp	w3, #0xa
  42007c:	cset	w3, eq  // eq = none
  420080:	str	w3, [x0, #40]
  420084:	ldr	w0, [sp, #164]
  420088:	add	w0, w0, #0x1
  42008c:	str	w0, [sp, #164]
  420090:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420094:	add	x0, x0, #0x190
  420098:	bl	4021c0 <ferror@plt+0x5d0>
  42009c:	ldrb	w25, [x28, #48]
  4200a0:	ldr	x6, [x28, #24]
  4200a4:	ldr	w22, [x28]
  4200a8:	mov	x27, x6
  4200ac:	ldp	x23, x24, [x28, #8]
  4200b0:	b	41e704 <ferror@plt+0x1cb14>
  4200b4:	ldr	w0, [x20]
  4200b8:	ldr	x21, [sp, #104]
  4200bc:	cmp	w0, #0x0
  4200c0:	b.le	4200e4 <ferror@plt+0x1e4f4>
  4200c4:	ldr	x3, [x19]
  4200c8:	ldp	x1, x2, [x28, #8]
  4200cc:	add	x0, x3, w0, sxtw
  4200d0:	ldurb	w0, [x0, #-1]
  4200d4:	ldr	x1, [x1, x2, lsl #3]
  4200d8:	cmp	w0, #0xa
  4200dc:	cset	w0, eq  // eq = none
  4200e0:	str	w0, [x1, #40]
  4200e4:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  4200e8:	ldr	x22, [x0, #736]
  4200ec:	mov	x0, x22
  4200f0:	bl	401790 <strlen@plt>
  4200f4:	mov	x1, x22
  4200f8:	mov	w2, w0
  4200fc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420100:	add	x0, x0, #0x190
  420104:	bl	4021c0 <ferror@plt+0x5d0>
  420108:	ldrb	w25, [x28, #48]
  42010c:	ldr	x6, [x28, #24]
  420110:	ldr	w22, [x28]
  420114:	mov	x27, x6
  420118:	ldp	x23, x24, [x28, #8]
  42011c:	b	41e704 <ferror@plt+0x1cb14>
  420120:	mov	x1, x22
  420124:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  420128:	add	x0, x0, #0xa88
  42012c:	strb	wzr, [x22, x2]
  420130:	bl	4192b0 <ferror@plt+0x176c0>
  420134:	ldrb	w25, [x28, #48]
  420138:	ldr	x6, [x28, #24]
  42013c:	mov	w0, #0x1                   	// #1
  420140:	ldr	w22, [x28]
  420144:	mov	x27, x6
  420148:	str	w0, [x28, #112]
  42014c:	ldp	x23, x24, [x28, #8]
  420150:	b	41e704 <ferror@plt+0x1cb14>
  420154:	ldr	w2, [x20]
  420158:	ldr	x21, [sp, #104]
  42015c:	cmp	w2, #0x0
  420160:	b.le	420184 <ferror@plt+0x1e594>
  420164:	ldr	x0, [x19]
  420168:	ldp	x1, x3, [x28, #8]
  42016c:	add	x0, x0, w2, sxtw
  420170:	ldurb	w0, [x0, #-1]
  420174:	ldr	x1, [x1, x3, lsl #3]
  420178:	cmp	w0, #0xa
  42017c:	cset	w0, eq  // eq = none
  420180:	str	w0, [x1, #40]
  420184:	ldr	w0, [sp, #164]
  420188:	subs	w0, w0, #0x1
  42018c:	str	w0, [sp, #164]
  420190:	b.ne	42022c <ferror@plt+0x1e63c>  // b.any
  420194:	ldr	w0, [x28, #56]
  420198:	sub	w0, w0, #0x1
  42019c:	str	w0, [x28, #56]
  4201a0:	tbnz	w0, #31, 41f03c <ferror@plt+0x1d44c>
  4201a4:	ldr	x1, [x28, #64]
  4201a8:	mov	x27, x6
  4201ac:	ldrb	w25, [x28, #48]
  4201b0:	ldp	x23, x24, [x28, #8]
  4201b4:	ldr	w1, [x1, w0, sxtw #2]
  4201b8:	lsl	w1, w1, #1
  4201bc:	add	w22, w1, #0x1
  4201c0:	str	w22, [x28]
  4201c4:	b	41e704 <ferror@plt+0x1cb14>
  4201c8:	ldr	w1, [x20]
  4201cc:	ldr	x0, [x19]
  4201d0:	cmp	w1, #0x0
  4201d4:	ldr	x21, [sp, #104]
  4201d8:	b.le	4201f8 <ferror@plt+0x1e608>
  4201dc:	ldp	x3, x4, [x28, #8]
  4201e0:	add	x1, x0, w1, sxtw
  4201e4:	ldurb	w2, [x1, #-1]
  4201e8:	ldr	x1, [x3, x4, lsl #3]
  4201ec:	cmp	w2, #0xa
  4201f0:	cset	w2, eq  // eq = none
  4201f4:	str	w2, [x1, #40]
  4201f8:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4201fc:	ldr	w1, [x2, #1444]
  420200:	add	w1, w1, #0x1
  420204:	str	w1, [x2, #1444]
  420208:	bl	411e70 <ferror@plt+0x10280>
  42020c:	ldr	w0, [x28, #104]
  420210:	cbnz	w0, 420254 <ferror@plt+0x1e664>
  420214:	ldr	x6, [x28, #24]
  420218:	ldrb	w25, [x28, #48]
  42021c:	ldr	w22, [x28]
  420220:	mov	x27, x6
  420224:	ldp	x23, x24, [x28, #8]
  420228:	b	41e704 <ferror@plt+0x1cb14>
  42022c:	ldr	x1, [x19]
  420230:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420234:	add	x0, x0, #0x190
  420238:	bl	4021c0 <ferror@plt+0x5d0>
  42023c:	ldrb	w25, [x28, #48]
  420240:	ldr	x6, [x28, #24]
  420244:	ldr	w22, [x28]
  420248:	mov	x27, x6
  42024c:	ldp	x23, x24, [x28, #8]
  420250:	b	41e704 <ferror@plt+0x1cb14>
  420254:	ldr	w1, [x28, #56]
  420258:	sub	w1, w1, #0x1
  42025c:	str	w1, [x28, #56]
  420260:	tbnz	w1, #31, 41f03c <ferror@plt+0x1d44c>
  420264:	ldr	x2, [x28, #64]
  420268:	adrp	x0, 428000 <ferror@plt+0x26410>
  42026c:	add	x0, x0, #0xe80
  420270:	ldr	w1, [x2, w1, sxtw #2]
  420274:	lsl	w1, w1, #1
  420278:	add	w1, w1, #0x1
  42027c:	str	w1, [x28]
  420280:	bl	411e70 <ferror@plt+0x10280>
  420284:	ldr	w0, [x28, #104]
  420288:	cbz	w0, 42033c <ferror@plt+0x1e74c>
  42028c:	ldr	x6, [x28, #24]
  420290:	ldrb	w25, [x28, #48]
  420294:	ldr	w22, [x28]
  420298:	mov	x27, x6
  42029c:	ldp	x23, x24, [x28, #8]
  4202a0:	b	41e704 <ferror@plt+0x1cb14>
  4202a4:	ldr	w1, [x20]
  4202a8:	ldr	x0, [x19]
  4202ac:	cmp	w1, #0x0
  4202b0:	ldr	x21, [sp, #104]
  4202b4:	b.le	4202d4 <ferror@plt+0x1e6e4>
  4202b8:	ldp	x3, x4, [x28, #8]
  4202bc:	add	x1, x0, w1, sxtw
  4202c0:	ldurb	w2, [x1, #-1]
  4202c4:	ldr	x1, [x3, x4, lsl #3]
  4202c8:	cmp	w2, #0xa
  4202cc:	cset	w2, eq  // eq = none
  4202d0:	str	w2, [x1, #40]
  4202d4:	bl	411e70 <ferror@plt+0x10280>
  4202d8:	ldrb	w25, [x28, #48]
  4202dc:	ldr	x6, [x28, #24]
  4202e0:	ldr	w22, [x28]
  4202e4:	mov	x27, x6
  4202e8:	ldp	x23, x24, [x28, #8]
  4202ec:	b	41e704 <ferror@plt+0x1cb14>
  4202f0:	ldr	w1, [x20]
  4202f4:	ldr	x0, [x19]
  4202f8:	cmp	w1, #0x0
  4202fc:	ldr	x21, [sp, #104]
  420300:	b.le	420320 <ferror@plt+0x1e730>
  420304:	ldp	x3, x4, [x28, #8]
  420308:	add	x1, x0, w1, sxtw
  42030c:	ldurb	w2, [x1, #-1]
  420310:	ldr	x1, [x3, x4, lsl #3]
  420314:	cmp	w2, #0xa
  420318:	cset	w2, eq  // eq = none
  42031c:	str	w2, [x1, #40]
  420320:	bl	411e70 <ferror@plt+0x10280>
  420324:	ldrb	w25, [x28, #48]
  420328:	ldr	x6, [x28, #24]
  42032c:	ldr	w22, [x28]
  420330:	mov	x27, x6
  420334:	ldp	x23, x24, [x28, #8]
  420338:	b	41e704 <ferror@plt+0x1cb14>
  42033c:	mov	w1, #0x0                   	// #0
  420340:	mov	x0, #0x0                   	// #0
  420344:	bl	412340 <ferror@plt+0x10750>
  420348:	ldrb	w25, [x28, #48]
  42034c:	ldr	x6, [x28, #24]
  420350:	ldr	w22, [x28]
  420354:	mov	x27, x6
  420358:	ldp	x23, x24, [x28, #8]
  42035c:	b	41e704 <ferror@plt+0x1cb14>
  420360:	ldr	w0, [x20]
  420364:	ldr	x21, [sp, #104]
  420368:	cmp	w0, #0x0
  42036c:	b.le	420390 <ferror@plt+0x1e7a0>
  420370:	ldr	x3, [x19]
  420374:	ldp	x1, x2, [x28, #8]
  420378:	add	x0, x3, w0, sxtw
  42037c:	ldurb	w0, [x0, #-1]
  420380:	ldr	x1, [x1, x2, lsl #3]
  420384:	cmp	w0, #0xa
  420388:	cset	w0, eq  // eq = none
  42038c:	str	w0, [x1, #40]
  420390:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  420394:	ldr	w1, [x28, #56]
  420398:	ldr	w0, [x2, #1444]
  42039c:	sub	w1, w1, #0x1
  4203a0:	str	w1, [x28, #56]
  4203a4:	add	w0, w0, #0x1
  4203a8:	str	w0, [x2, #1444]
  4203ac:	tbnz	w1, #31, 41f03c <ferror@plt+0x1d44c>
  4203b0:	ldr	x2, [x28, #64]
  4203b4:	adrp	x0, 428000 <ferror@plt+0x26410>
  4203b8:	add	x0, x0, #0xe80
  4203bc:	ldr	w1, [x2, w1, sxtw #2]
  4203c0:	lsl	w1, w1, #1
  4203c4:	add	w1, w1, #0x1
  4203c8:	str	w1, [x28]
  4203cc:	bl	411e70 <ferror@plt+0x10280>
  4203d0:	ldr	w0, [x28, #104]
  4203d4:	cbz	w0, 420444 <ferror@plt+0x1e854>
  4203d8:	ldr	x6, [x28, #24]
  4203dc:	ldrb	w25, [x28, #48]
  4203e0:	ldr	w22, [x28]
  4203e4:	mov	x27, x6
  4203e8:	ldp	x23, x24, [x28, #8]
  4203ec:	b	41e704 <ferror@plt+0x1cb14>
  4203f0:	ldr	w0, [x20]
  4203f4:	ldr	x21, [sp, #104]
  4203f8:	cmp	w0, #0x0
  4203fc:	b.le	420420 <ferror@plt+0x1e830>
  420400:	ldr	x3, [x19]
  420404:	ldp	x1, x2, [x28, #8]
  420408:	add	x0, x3, w0, sxtw
  42040c:	ldurb	w0, [x0, #-1]
  420410:	ldr	x1, [x1, x2, lsl #3]
  420414:	cmp	w0, #0xa
  420418:	cset	w0, eq  // eq = none
  42041c:	str	w0, [x1, #40]
  420420:	adrp	x0, 443000 <ferror@plt+0x41410>
  420424:	add	x0, x0, #0x640
  420428:	bl	411e70 <ferror@plt+0x10280>
  42042c:	ldrb	w25, [x28, #48]
  420430:	ldr	x6, [x28, #24]
  420434:	ldr	w22, [x28]
  420438:	mov	x27, x6
  42043c:	ldp	x23, x24, [x28, #8]
  420440:	b	41e704 <ferror@plt+0x1cb14>
  420444:	mov	w1, #0x0                   	// #0
  420448:	mov	x0, #0x0                   	// #0
  42044c:	bl	412340 <ferror@plt+0x10750>
  420450:	ldrb	w25, [x28, #48]
  420454:	ldr	x6, [x28, #24]
  420458:	ldr	w22, [x28]
  42045c:	mov	x27, x6
  420460:	ldp	x23, x24, [x28, #8]
  420464:	b	41e704 <ferror@plt+0x1cb14>
  420468:	ldr	w0, [x20]
  42046c:	ldr	x21, [sp, #104]
  420470:	cmp	w0, #0x0
  420474:	b.le	420498 <ferror@plt+0x1e8a8>
  420478:	ldr	x3, [x19]
  42047c:	ldp	x1, x2, [x28, #8]
  420480:	add	x0, x3, w0, sxtw
  420484:	ldurb	w0, [x0, #-1]
  420488:	ldr	x1, [x1, x2, lsl #3]
  42048c:	cmp	w0, #0xa
  420490:	cset	w0, eq  // eq = none
  420494:	str	w0, [x1, #40]
  420498:	adrp	x0, 443000 <ferror@plt+0x41410>
  42049c:	add	x0, x0, #0x630
  4204a0:	bl	411e70 <ferror@plt+0x10280>
  4204a4:	ldrb	w25, [x28, #48]
  4204a8:	ldr	x6, [x28, #24]
  4204ac:	ldr	w22, [x28]
  4204b0:	mov	x27, x6
  4204b4:	ldp	x23, x24, [x28, #8]
  4204b8:	b	41e704 <ferror@plt+0x1cb14>
  4204bc:	ldr	w0, [x20]
  4204c0:	ldrb	w25, [x28, #48]
  4204c4:	ldr	w22, [x28]
  4204c8:	cmp	w0, #0x0
  4204cc:	ldp	x23, x24, [x28, #8]
  4204d0:	ldr	x21, [sp, #104]
  4204d4:	b.le	41e9fc <ferror@plt+0x1ce0c>
  4204d8:	ldr	x2, [x19]
  4204dc:	mov	x27, x6
  4204e0:	ldr	x1, [x23, x24, lsl #3]
  4204e4:	add	x0, x2, w0, sxtw
  4204e8:	ldurb	w0, [x0, #-1]
  4204ec:	cmp	w0, #0xa
  4204f0:	cset	w0, eq  // eq = none
  4204f4:	str	w0, [x1, #40]
  4204f8:	b	41e704 <ferror@plt+0x1cb14>
  4204fc:	ldr	w0, [x20]
  420500:	ldr	x21, [sp, #104]
  420504:	cmp	w0, #0x0
  420508:	b.le	42052c <ferror@plt+0x1e93c>
  42050c:	ldr	x3, [x19]
  420510:	ldp	x1, x2, [x28, #8]
  420514:	add	x0, x3, w0, sxtw
  420518:	ldurb	w0, [x0, #-1]
  42051c:	ldr	x1, [x1, x2, lsl #3]
  420520:	cmp	w0, #0xa
  420524:	cset	w0, eq  // eq = none
  420528:	str	w0, [x1, #40]
  42052c:	adrp	x22, 467000 <stdin@@GLIBC_2.17+0x300>
  420530:	ldr	x0, [x22, #1656]
  420534:	bl	401a30 <free@plt>
  420538:	ldr	x0, [x19]
  42053c:	add	x0, x0, #0x1
  420540:	bl	411d88 <ferror@plt+0x10198>
  420544:	mov	x23, x0
  420548:	str	x0, [x22, #1656]
  42054c:	bl	401790 <strlen@plt>
  420550:	add	x0, x23, x0
  420554:	ldr	x6, [x28, #24]
  420558:	ldrb	w25, [x28, #48]
  42055c:	ldr	w22, [x28]
  420560:	mov	x27, x6
  420564:	sturb	wzr, [x0, #-1]
  420568:	ldp	x23, x24, [x28, #8]
  42056c:	b	41e704 <ferror@plt+0x1cb14>
  420570:	ldr	w1, [x20]
  420574:	ldr	x0, [x19]
  420578:	cmp	w1, #0x0
  42057c:	ldr	x21, [sp, #104]
  420580:	b.le	4205a0 <ferror@plt+0x1e9b0>
  420584:	ldp	x3, x4, [x28, #8]
  420588:	add	x1, x0, w1, sxtw
  42058c:	ldurb	w2, [x1, #-1]
  420590:	ldr	x1, [x3, x4, lsl #3]
  420594:	cmp	w2, #0xa
  420598:	cset	w2, eq  // eq = none
  42059c:	str	w2, [x1, #40]
  4205a0:	bl	412710 <ferror@plt+0x10b20>
  4205a4:	ldrb	w25, [x28, #48]
  4205a8:	ldr	x6, [x28, #24]
  4205ac:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4205b0:	ldr	w22, [x28]
  4205b4:	mov	x27, x6
  4205b8:	str	w0, [x1, #1444]
  4205bc:	ldp	x23, x24, [x28, #8]
  4205c0:	b	41e704 <ferror@plt+0x1cb14>
  4205c4:	ldr	w0, [x20]
  4205c8:	ldr	x21, [sp, #104]
  4205cc:	cmp	w0, #0x0
  4205d0:	b.le	4205f4 <ferror@plt+0x1ea04>
  4205d4:	ldr	x3, [x19]
  4205d8:	ldp	x1, x2, [x28, #8]
  4205dc:	add	x0, x3, w0, sxtw
  4205e0:	ldurb	w0, [x0, #-1]
  4205e4:	ldr	x1, [x1, x2, lsl #3]
  4205e8:	cmp	w0, #0xa
  4205ec:	cset	w0, eq  // eq = none
  4205f0:	str	w0, [x1, #40]
  4205f4:	ldr	w0, [x28, #56]
  4205f8:	sub	w0, w0, #0x1
  4205fc:	str	w0, [x28, #56]
  420600:	tbnz	w0, #31, 41f03c <ferror@plt+0x1d44c>
  420604:	ldr	x1, [x28, #64]
  420608:	mov	x27, x6
  42060c:	ldrb	w25, [x28, #48]
  420610:	ldp	x23, x24, [x28, #8]
  420614:	ldr	w1, [x1, w0, sxtw #2]
  420618:	lsl	w1, w1, #1
  42061c:	add	w22, w1, #0x1
  420620:	str	w22, [x28]
  420624:	b	41e704 <ferror@plt+0x1cb14>
  420628:	ldr	w0, [x20]
  42062c:	ldp	x23, x24, [x28, #8]
  420630:	cmp	w0, #0x0
  420634:	ldr	x21, [sp, #104]
  420638:	b.le	420658 <ferror@plt+0x1ea68>
  42063c:	ldr	x2, [x19]
  420640:	ldr	x1, [x23, x24, lsl #3]
  420644:	add	x0, x2, w0, sxtw
  420648:	ldurb	w0, [x0, #-1]
  42064c:	cmp	w0, #0xa
  420650:	cset	w0, eq  // eq = none
  420654:	str	w0, [x1, #40]
  420658:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  42065c:	ldrb	w25, [x28, #48]
  420660:	ldr	w22, [x28]
  420664:	mov	x27, x6
  420668:	ldr	w0, [x1, #1444]
  42066c:	add	w0, w0, #0x1
  420670:	str	w0, [x1, #1444]
  420674:	b	41e704 <ferror@plt+0x1cb14>
  420678:	ldr	w0, [x20]
  42067c:	ldrb	w25, [x28, #48]
  420680:	ldr	w22, [x28]
  420684:	cmp	w0, #0x0
  420688:	ldp	x23, x24, [x28, #8]
  42068c:	ldr	x21, [sp, #104]
  420690:	b.le	41e9fc <ferror@plt+0x1ce0c>
  420694:	ldr	x2, [x19]
  420698:	mov	x27, x6
  42069c:	ldr	x1, [x23, x24, lsl #3]
  4206a0:	add	x0, x2, w0, sxtw
  4206a4:	ldurb	w0, [x0, #-1]
  4206a8:	cmp	w0, #0xa
  4206ac:	cset	w0, eq  // eq = none
  4206b0:	str	w0, [x1, #40]
  4206b4:	b	41e704 <ferror@plt+0x1cb14>
  4206b8:	ldr	w0, [x20]
  4206bc:	ldr	x21, [sp, #104]
  4206c0:	cmp	w0, #0x0
  4206c4:	b.le	4206e8 <ferror@plt+0x1eaf8>
  4206c8:	ldr	x3, [x19]
  4206cc:	ldp	x1, x2, [x28, #8]
  4206d0:	add	x0, x3, w0, sxtw
  4206d4:	ldurb	w0, [x0, #-1]
  4206d8:	ldr	x1, [x1, x2, lsl #3]
  4206dc:	cmp	w0, #0xa
  4206e0:	cset	w0, eq  // eq = none
  4206e4:	str	w0, [x1, #40]
  4206e8:	ldr	w0, [x28, #56]
  4206ec:	sub	w0, w0, #0x1
  4206f0:	str	w0, [x28, #56]
  4206f4:	tbnz	w0, #31, 41f03c <ferror@plt+0x1d44c>
  4206f8:	ldr	x1, [x28, #64]
  4206fc:	mov	x27, x6
  420700:	ldrb	w25, [x28, #48]
  420704:	ldp	x23, x24, [x28, #8]
  420708:	ldr	w1, [x1, w0, sxtw #2]
  42070c:	lsl	w1, w1, #1
  420710:	add	w22, w1, #0x1
  420714:	str	w22, [x28]
  420718:	b	41e704 <ferror@plt+0x1cb14>
  42071c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  420720:	ldr	w1, [x0, #176]
  420724:	mov	w0, #0x106                 	// #262
  420728:	cmp	w1, #0x0
  42072c:	b.le	41e91c <ferror@plt+0x1cd2c>
  420730:	ldr	x2, [sp, #128]
  420734:	ldr	x3, [x28, #16]
  420738:	ldr	x5, [x2, #168]
  42073c:	ldr	x2, [x28, #8]
  420740:	add	x1, x5, w1, sxtw
  420744:	ldr	x2, [x2, x3, lsl #3]
  420748:	ldurb	w1, [x1, #-1]
  42074c:	cmp	w1, #0xa
  420750:	cset	w1, eq  // eq = none
  420754:	str	w1, [x2, #40]
  420758:	b	41e91c <ferror@plt+0x1cd2c>
  42075c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  420760:	ldr	w1, [x0, #176]
  420764:	mov	w0, #0x105                 	// #261
  420768:	cmp	w1, #0x0
  42076c:	b.le	41e91c <ferror@plt+0x1cd2c>
  420770:	ldr	x2, [sp, #128]
  420774:	ldr	x3, [x28, #16]
  420778:	ldr	x5, [x2, #168]
  42077c:	ldr	x2, [x28, #8]
  420780:	add	x1, x5, w1, sxtw
  420784:	ldr	x2, [x2, x3, lsl #3]
  420788:	ldurb	w1, [x1, #-1]
  42078c:	cmp	w1, #0xa
  420790:	cset	w1, eq  // eq = none
  420794:	str	w1, [x2, #40]
  420798:	b	41e91c <ferror@plt+0x1cd2c>
  42079c:	ldr	w0, [x20]
  4207a0:	ldrb	w25, [x28, #48]
  4207a4:	ldr	w22, [x28]
  4207a8:	cmp	w0, #0x0
  4207ac:	ldp	x23, x24, [x28, #8]
  4207b0:	ldr	x21, [sp, #104]
  4207b4:	b.le	41e9fc <ferror@plt+0x1ce0c>
  4207b8:	ldr	x2, [x19]
  4207bc:	mov	x27, x6
  4207c0:	ldr	x1, [x23, x24, lsl #3]
  4207c4:	add	x0, x2, w0, sxtw
  4207c8:	ldurb	w0, [x0, #-1]
  4207cc:	cmp	w0, #0xa
  4207d0:	cset	w0, eq  // eq = none
  4207d4:	str	w0, [x1, #40]
  4207d8:	b	41e704 <ferror@plt+0x1cb14>
  4207dc:	ldr	w0, [x20]
  4207e0:	ldr	x21, [sp, #104]
  4207e4:	cmp	w0, #0x0
  4207e8:	b.le	42080c <ferror@plt+0x1ec1c>
  4207ec:	ldr	x3, [x19]
  4207f0:	ldp	x1, x2, [x28, #8]
  4207f4:	add	x0, x3, w0, sxtw
  4207f8:	ldurb	w0, [x0, #-1]
  4207fc:	ldr	x1, [x1, x2, lsl #3]
  420800:	cmp	w0, #0xa
  420804:	cset	w0, eq  // eq = none
  420808:	str	w0, [x1, #40]
  42080c:	ldr	w0, [x28, #56]
  420810:	sub	w0, w0, #0x1
  420814:	str	w0, [x28, #56]
  420818:	tbnz	w0, #31, 41f03c <ferror@plt+0x1d44c>
  42081c:	ldr	x1, [x28, #64]
  420820:	mov	x27, x6
  420824:	ldrb	w25, [x28, #48]
  420828:	ldp	x23, x24, [x28, #8]
  42082c:	ldr	w1, [x1, w0, sxtw #2]
  420830:	lsl	w1, w1, #1
  420834:	add	w22, w1, #0x1
  420838:	str	w22, [x28]
  42083c:	b	41e704 <ferror@plt+0x1cb14>
  420840:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  420844:	ldr	w1, [x0, #176]
  420848:	mov	w0, #0x10f                 	// #271
  42084c:	cmp	w1, #0x0
  420850:	b.le	41e91c <ferror@plt+0x1cd2c>
  420854:	ldr	x2, [sp, #128]
  420858:	ldr	x3, [x28, #16]
  42085c:	ldr	x5, [x2, #168]
  420860:	ldr	x2, [x28, #8]
  420864:	add	x1, x5, w1, sxtw
  420868:	ldr	x2, [x2, x3, lsl #3]
  42086c:	ldurb	w1, [x1, #-1]
  420870:	cmp	w1, #0xa
  420874:	cset	w1, eq  // eq = none
  420878:	str	w1, [x2, #40]
  42087c:	b	41e91c <ferror@plt+0x1cd2c>
  420880:	ldr	w0, [x20]
  420884:	ldr	x21, [sp, #104]
  420888:	cmp	w0, #0x0
  42088c:	b.le	4208b0 <ferror@plt+0x1ecc0>
  420890:	ldr	x3, [x19]
  420894:	ldp	x1, x2, [x28, #8]
  420898:	add	x0, x3, w0, sxtw
  42089c:	ldurb	w0, [x0, #-1]
  4208a0:	ldr	x1, [x1, x2, lsl #3]
  4208a4:	cmp	w0, #0xa
  4208a8:	cset	w0, eq  // eq = none
  4208ac:	str	w0, [x1, #40]
  4208b0:	ldr	w0, [x28, #116]
  4208b4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4208b8:	cbnz	w0, 420a88 <ferror@plt+0x1ee98>
  4208bc:	add	x1, x1, #0xca0
  4208c0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4208c4:	mov	x2, #0x0                   	// #0
  4208c8:	add	x0, x0, #0x110
  4208cc:	bl	402488 <ferror@plt+0x898>
  4208d0:	ldrb	w25, [x28, #48]
  4208d4:	ldr	x6, [x28, #24]
  4208d8:	ldr	w22, [x28]
  4208dc:	mov	x27, x6
  4208e0:	ldp	x23, x24, [x28, #8]
  4208e4:	b	41e704 <ferror@plt+0x1cb14>
  4208e8:	ldr	w0, [x20]
  4208ec:	ldr	x21, [sp, #104]
  4208f0:	cmp	w0, #0x0
  4208f4:	b.le	420918 <ferror@plt+0x1ed28>
  4208f8:	ldr	x3, [x19]
  4208fc:	ldp	x1, x2, [x28, #8]
  420900:	add	x0, x3, w0, sxtw
  420904:	ldurb	w0, [x0, #-1]
  420908:	ldr	x1, [x1, x2, lsl #3]
  42090c:	cmp	w0, #0xa
  420910:	cset	w0, eq  // eq = none
  420914:	str	w0, [x1, #40]
  420918:	ldr	w0, [x28, #116]
  42091c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420920:	cbnz	w0, 420ab0 <ferror@plt+0x1eec0>
  420924:	add	x1, x1, #0xc88
  420928:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  42092c:	mov	x2, #0x0                   	// #0
  420930:	add	x0, x0, #0x110
  420934:	bl	402488 <ferror@plt+0x898>
  420938:	ldrb	w25, [x28, #48]
  42093c:	ldr	x6, [x28, #24]
  420940:	ldr	w22, [x28]
  420944:	mov	x27, x6
  420948:	ldp	x23, x24, [x28, #8]
  42094c:	b	41e704 <ferror@plt+0x1cb14>
  420950:	ldr	w0, [x20]
  420954:	ldr	x21, [sp, #104]
  420958:	cmp	w0, #0x0
  42095c:	b.le	420980 <ferror@plt+0x1ed90>
  420960:	ldr	x3, [x19]
  420964:	ldp	x1, x2, [x28, #8]
  420968:	add	x0, x3, w0, sxtw
  42096c:	ldurb	w0, [x0, #-1]
  420970:	ldr	x1, [x1, x2, lsl #3]
  420974:	cmp	w0, #0xa
  420978:	cset	w0, eq  // eq = none
  42097c:	str	w0, [x1, #40]
  420980:	ldr	w0, [x28, #116]
  420984:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420988:	cbnz	w0, 420b00 <ferror@plt+0x1ef10>
  42098c:	add	x1, x1, #0xc58
  420990:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420994:	mov	x2, #0x0                   	// #0
  420998:	add	x0, x0, #0x110
  42099c:	bl	402488 <ferror@plt+0x898>
  4209a0:	ldrb	w25, [x28, #48]
  4209a4:	ldr	x6, [x28, #24]
  4209a8:	ldr	w22, [x28]
  4209ac:	mov	x27, x6
  4209b0:	ldp	x23, x24, [x28, #8]
  4209b4:	b	41e704 <ferror@plt+0x1cb14>
  4209b8:	ldr	w0, [x20]
  4209bc:	ldr	x21, [sp, #104]
  4209c0:	cmp	w0, #0x0
  4209c4:	b.le	4209e8 <ferror@plt+0x1edf8>
  4209c8:	ldr	x3, [x19]
  4209cc:	ldp	x1, x2, [x28, #8]
  4209d0:	add	x0, x3, w0, sxtw
  4209d4:	ldurb	w0, [x0, #-1]
  4209d8:	ldr	x1, [x1, x2, lsl #3]
  4209dc:	cmp	w0, #0xa
  4209e0:	cset	w0, eq  // eq = none
  4209e4:	str	w0, [x1, #40]
  4209e8:	ldr	w0, [x28, #116]
  4209ec:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4209f0:	cbnz	w0, 420ad8 <ferror@plt+0x1eee8>
  4209f4:	add	x1, x1, #0xc70
  4209f8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4209fc:	mov	x2, #0x0                   	// #0
  420a00:	add	x0, x0, #0x110
  420a04:	bl	402488 <ferror@plt+0x898>
  420a08:	ldrb	w25, [x28, #48]
  420a0c:	ldr	x6, [x28, #24]
  420a10:	ldr	w22, [x28]
  420a14:	mov	x27, x6
  420a18:	ldp	x23, x24, [x28, #8]
  420a1c:	b	41e704 <ferror@plt+0x1cb14>
  420a20:	ldr	w0, [x20]
  420a24:	ldr	x21, [sp, #104]
  420a28:	cmp	w0, #0x0
  420a2c:	b.le	420a50 <ferror@plt+0x1ee60>
  420a30:	ldr	x3, [x19]
  420a34:	ldp	x1, x2, [x28, #8]
  420a38:	add	x0, x3, w0, sxtw
  420a3c:	ldurb	w0, [x0, #-1]
  420a40:	ldr	x1, [x1, x2, lsl #3]
  420a44:	cmp	w0, #0xa
  420a48:	cset	w0, eq  // eq = none
  420a4c:	str	w0, [x1, #40]
  420a50:	ldr	w0, [x28, #116]
  420a54:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420a58:	cbnz	w0, 420b28 <ferror@plt+0x1ef38>
  420a5c:	add	x1, x1, #0xc40
  420a60:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420a64:	mov	x2, #0x0                   	// #0
  420a68:	add	x0, x0, #0x110
  420a6c:	bl	402488 <ferror@plt+0x898>
  420a70:	ldrb	w25, [x28, #48]
  420a74:	ldr	x6, [x28, #24]
  420a78:	ldr	w22, [x28]
  420a7c:	mov	x27, x6
  420a80:	ldp	x23, x24, [x28, #8]
  420a84:	b	41e704 <ferror@plt+0x1cb14>
  420a88:	add	x1, x1, #0xca0
  420a8c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420a90:	add	x0, x0, #0x110
  420a94:	bl	4025d8 <ferror@plt+0x9e8>
  420a98:	ldr	x6, [x28, #24]
  420a9c:	ldrb	w25, [x28, #48]
  420aa0:	ldr	w22, [x28]
  420aa4:	mov	x27, x6
  420aa8:	ldp	x23, x24, [x28, #8]
  420aac:	b	41e704 <ferror@plt+0x1cb14>
  420ab0:	add	x1, x1, #0xc88
  420ab4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420ab8:	add	x0, x0, #0x110
  420abc:	bl	4025d8 <ferror@plt+0x9e8>
  420ac0:	ldr	x6, [x28, #24]
  420ac4:	ldrb	w25, [x28, #48]
  420ac8:	ldr	w22, [x28]
  420acc:	mov	x27, x6
  420ad0:	ldp	x23, x24, [x28, #8]
  420ad4:	b	41e704 <ferror@plt+0x1cb14>
  420ad8:	add	x1, x1, #0xc70
  420adc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420ae0:	add	x0, x0, #0x110
  420ae4:	bl	4025d8 <ferror@plt+0x9e8>
  420ae8:	ldr	x6, [x28, #24]
  420aec:	ldrb	w25, [x28, #48]
  420af0:	ldr	w22, [x28]
  420af4:	mov	x27, x6
  420af8:	ldp	x23, x24, [x28, #8]
  420afc:	b	41e704 <ferror@plt+0x1cb14>
  420b00:	add	x1, x1, #0xc58
  420b04:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420b08:	add	x0, x0, #0x110
  420b0c:	bl	4025d8 <ferror@plt+0x9e8>
  420b10:	ldr	x6, [x28, #24]
  420b14:	ldrb	w25, [x28, #48]
  420b18:	ldr	w22, [x28]
  420b1c:	mov	x27, x6
  420b20:	ldp	x23, x24, [x28, #8]
  420b24:	b	41e704 <ferror@plt+0x1cb14>
  420b28:	add	x1, x1, #0xc40
  420b2c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420b30:	add	x0, x0, #0x110
  420b34:	bl	4025d8 <ferror@plt+0x9e8>
  420b38:	ldr	x6, [x28, #24]
  420b3c:	ldrb	w25, [x28, #48]
  420b40:	ldr	w22, [x28]
  420b44:	mov	x27, x6
  420b48:	ldp	x23, x24, [x28, #8]
  420b4c:	b	41e704 <ferror@plt+0x1cb14>
  420b50:	ldr	w0, [x20]
  420b54:	ldr	x21, [sp, #104]
  420b58:	cmp	w0, #0x0
  420b5c:	b.le	420b80 <ferror@plt+0x1ef90>
  420b60:	ldr	x3, [x19]
  420b64:	ldp	x1, x2, [x28, #8]
  420b68:	add	x0, x3, w0, sxtw
  420b6c:	ldurb	w0, [x0, #-1]
  420b70:	ldr	x1, [x1, x2, lsl #3]
  420b74:	cmp	w0, #0xa
  420b78:	cset	w0, eq  // eq = none
  420b7c:	str	w0, [x1, #40]
  420b80:	ldr	w0, [x28, #116]
  420b84:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420b88:	cbnz	w0, 420c20 <ferror@plt+0x1f030>
  420b8c:	add	x1, x1, #0xc28
  420b90:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420b94:	mov	x2, #0x0                   	// #0
  420b98:	add	x0, x0, #0x110
  420b9c:	bl	402488 <ferror@plt+0x898>
  420ba0:	ldrb	w25, [x28, #48]
  420ba4:	ldr	x6, [x28, #24]
  420ba8:	ldr	w22, [x28]
  420bac:	mov	x27, x6
  420bb0:	ldp	x23, x24, [x28, #8]
  420bb4:	b	41e704 <ferror@plt+0x1cb14>
  420bb8:	ldr	w0, [x20]
  420bbc:	ldr	x21, [sp, #104]
  420bc0:	cmp	w0, #0x0
  420bc4:	b.le	420be8 <ferror@plt+0x1eff8>
  420bc8:	ldr	x3, [x19]
  420bcc:	ldp	x1, x2, [x28, #8]
  420bd0:	add	x0, x3, w0, sxtw
  420bd4:	ldurb	w0, [x0, #-1]
  420bd8:	ldr	x1, [x1, x2, lsl #3]
  420bdc:	cmp	w0, #0xa
  420be0:	cset	w0, eq  // eq = none
  420be4:	str	w0, [x1, #40]
  420be8:	ldr	w0, [x28, #116]
  420bec:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420bf0:	cbnz	w0, 420c48 <ferror@plt+0x1f058>
  420bf4:	add	x1, x1, #0xc18
  420bf8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420bfc:	mov	x2, #0x0                   	// #0
  420c00:	add	x0, x0, #0x110
  420c04:	bl	402488 <ferror@plt+0x898>
  420c08:	ldrb	w25, [x28, #48]
  420c0c:	ldr	x6, [x28, #24]
  420c10:	ldr	w22, [x28]
  420c14:	mov	x27, x6
  420c18:	ldp	x23, x24, [x28, #8]
  420c1c:	b	41e704 <ferror@plt+0x1cb14>
  420c20:	add	x1, x1, #0xc28
  420c24:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420c28:	add	x0, x0, #0x110
  420c2c:	bl	4025d8 <ferror@plt+0x9e8>
  420c30:	ldr	x6, [x28, #24]
  420c34:	ldrb	w25, [x28, #48]
  420c38:	ldr	w22, [x28]
  420c3c:	mov	x27, x6
  420c40:	ldp	x23, x24, [x28, #8]
  420c44:	b	41e704 <ferror@plt+0x1cb14>
  420c48:	add	x1, x1, #0xc18
  420c4c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420c50:	add	x0, x0, #0x110
  420c54:	bl	4025d8 <ferror@plt+0x9e8>
  420c58:	ldr	x6, [x28, #24]
  420c5c:	ldrb	w25, [x28, #48]
  420c60:	ldr	w22, [x28]
  420c64:	mov	x27, x6
  420c68:	ldp	x23, x24, [x28, #8]
  420c6c:	b	41e704 <ferror@plt+0x1cb14>
  420c70:	ldr	w0, [x20]
  420c74:	ldr	x21, [sp, #104]
  420c78:	cmp	w0, #0x0
  420c7c:	b.le	420ca0 <ferror@plt+0x1f0b0>
  420c80:	ldr	x3, [x19]
  420c84:	ldp	x1, x2, [x28, #8]
  420c88:	add	x0, x3, w0, sxtw
  420c8c:	ldurb	w0, [x0, #-1]
  420c90:	ldr	x1, [x1, x2, lsl #3]
  420c94:	cmp	w0, #0xa
  420c98:	cset	w0, eq  // eq = none
  420c9c:	str	w0, [x1, #40]
  420ca0:	ldr	w0, [x28, #116]
  420ca4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420ca8:	cbnz	w0, 420d40 <ferror@plt+0x1f150>
  420cac:	add	x1, x1, #0xc08
  420cb0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420cb4:	mov	x2, #0x0                   	// #0
  420cb8:	add	x0, x0, #0x110
  420cbc:	bl	402488 <ferror@plt+0x898>
  420cc0:	ldrb	w25, [x28, #48]
  420cc4:	ldr	x6, [x28, #24]
  420cc8:	ldr	w22, [x28]
  420ccc:	mov	x27, x6
  420cd0:	ldp	x23, x24, [x28, #8]
  420cd4:	b	41e704 <ferror@plt+0x1cb14>
  420cd8:	ldr	w0, [x20]
  420cdc:	ldr	x21, [sp, #104]
  420ce0:	cmp	w0, #0x0
  420ce4:	b.le	420d08 <ferror@plt+0x1f118>
  420ce8:	ldr	x3, [x19]
  420cec:	ldp	x1, x2, [x28, #8]
  420cf0:	add	x0, x3, w0, sxtw
  420cf4:	ldurb	w0, [x0, #-1]
  420cf8:	ldr	x1, [x1, x2, lsl #3]
  420cfc:	cmp	w0, #0xa
  420d00:	cset	w0, eq  // eq = none
  420d04:	str	w0, [x1, #40]
  420d08:	ldr	w0, [x28, #116]
  420d0c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420d10:	cbnz	w0, 420d68 <ferror@plt+0x1f178>
  420d14:	add	x1, x1, #0xbf0
  420d18:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420d1c:	mov	x2, #0x0                   	// #0
  420d20:	add	x0, x0, #0x110
  420d24:	bl	402488 <ferror@plt+0x898>
  420d28:	ldrb	w25, [x28, #48]
  420d2c:	ldr	x6, [x28, #24]
  420d30:	ldr	w22, [x28]
  420d34:	mov	x27, x6
  420d38:	ldp	x23, x24, [x28, #8]
  420d3c:	b	41e704 <ferror@plt+0x1cb14>
  420d40:	add	x1, x1, #0xc08
  420d44:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420d48:	add	x0, x0, #0x110
  420d4c:	bl	4025d8 <ferror@plt+0x9e8>
  420d50:	ldr	x6, [x28, #24]
  420d54:	ldrb	w25, [x28, #48]
  420d58:	ldr	w22, [x28]
  420d5c:	mov	x27, x6
  420d60:	ldp	x23, x24, [x28, #8]
  420d64:	b	41e704 <ferror@plt+0x1cb14>
  420d68:	add	x1, x1, #0xbf0
  420d6c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420d70:	add	x0, x0, #0x110
  420d74:	bl	4025d8 <ferror@plt+0x9e8>
  420d78:	ldr	x6, [x28, #24]
  420d7c:	ldrb	w25, [x28, #48]
  420d80:	ldr	w22, [x28]
  420d84:	mov	x27, x6
  420d88:	ldp	x23, x24, [x28, #8]
  420d8c:	b	41e704 <ferror@plt+0x1cb14>
  420d90:	ldr	w0, [x20]
  420d94:	ldr	x21, [sp, #104]
  420d98:	cmp	w0, #0x0
  420d9c:	b.le	420dc0 <ferror@plt+0x1f1d0>
  420da0:	ldr	x3, [x19]
  420da4:	ldp	x1, x2, [x28, #8]
  420da8:	add	x0, x3, w0, sxtw
  420dac:	ldurb	w0, [x0, #-1]
  420db0:	ldr	x1, [x1, x2, lsl #3]
  420db4:	cmp	w0, #0xa
  420db8:	cset	w0, eq  // eq = none
  420dbc:	str	w0, [x1, #40]
  420dc0:	ldr	w0, [x28, #116]
  420dc4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420dc8:	cbnz	w0, 420e60 <ferror@plt+0x1f270>
  420dcc:	add	x1, x1, #0xbd8
  420dd0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420dd4:	mov	x2, #0x0                   	// #0
  420dd8:	add	x0, x0, #0x110
  420ddc:	bl	402488 <ferror@plt+0x898>
  420de0:	ldrb	w25, [x28, #48]
  420de4:	ldr	x6, [x28, #24]
  420de8:	ldr	w22, [x28]
  420dec:	mov	x27, x6
  420df0:	ldp	x23, x24, [x28, #8]
  420df4:	b	41e704 <ferror@plt+0x1cb14>
  420df8:	ldr	w0, [x20]
  420dfc:	ldr	x21, [sp, #104]
  420e00:	cmp	w0, #0x0
  420e04:	b.le	420e28 <ferror@plt+0x1f238>
  420e08:	ldr	x3, [x19]
  420e0c:	ldp	x1, x2, [x28, #8]
  420e10:	add	x0, x3, w0, sxtw
  420e14:	ldurb	w0, [x0, #-1]
  420e18:	ldr	x1, [x1, x2, lsl #3]
  420e1c:	cmp	w0, #0xa
  420e20:	cset	w0, eq  // eq = none
  420e24:	str	w0, [x1, #40]
  420e28:	ldr	w0, [x28, #116]
  420e2c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420e30:	cbnz	w0, 420e88 <ferror@plt+0x1f298>
  420e34:	add	x1, x1, #0xbc0
  420e38:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420e3c:	mov	x2, #0x0                   	// #0
  420e40:	add	x0, x0, #0x110
  420e44:	bl	402488 <ferror@plt+0x898>
  420e48:	ldrb	w25, [x28, #48]
  420e4c:	ldr	x6, [x28, #24]
  420e50:	ldr	w22, [x28]
  420e54:	mov	x27, x6
  420e58:	ldp	x23, x24, [x28, #8]
  420e5c:	b	41e704 <ferror@plt+0x1cb14>
  420e60:	add	x1, x1, #0xbd8
  420e64:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420e68:	add	x0, x0, #0x110
  420e6c:	bl	4025d8 <ferror@plt+0x9e8>
  420e70:	ldr	x6, [x28, #24]
  420e74:	ldrb	w25, [x28, #48]
  420e78:	ldr	w22, [x28]
  420e7c:	mov	x27, x6
  420e80:	ldp	x23, x24, [x28, #8]
  420e84:	b	41e704 <ferror@plt+0x1cb14>
  420e88:	add	x1, x1, #0xbc0
  420e8c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420e90:	add	x0, x0, #0x110
  420e94:	bl	4025d8 <ferror@plt+0x9e8>
  420e98:	ldr	x6, [x28, #24]
  420e9c:	ldrb	w25, [x28, #48]
  420ea0:	ldr	w22, [x28]
  420ea4:	mov	x27, x6
  420ea8:	ldp	x23, x24, [x28, #8]
  420eac:	b	41e704 <ferror@plt+0x1cb14>
  420eb0:	ldr	w0, [x20]
  420eb4:	ldr	x21, [sp, #104]
  420eb8:	cmp	w0, #0x0
  420ebc:	b.le	420ee0 <ferror@plt+0x1f2f0>
  420ec0:	ldr	x3, [x19]
  420ec4:	ldp	x1, x2, [x28, #8]
  420ec8:	add	x0, x3, w0, sxtw
  420ecc:	ldurb	w0, [x0, #-1]
  420ed0:	ldr	x1, [x1, x2, lsl #3]
  420ed4:	cmp	w0, #0xa
  420ed8:	cset	w0, eq  // eq = none
  420edc:	str	w0, [x1, #40]
  420ee0:	ldr	w0, [x28, #116]
  420ee4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420ee8:	cbnz	w0, 420f80 <ferror@plt+0x1f390>
  420eec:	add	x1, x1, #0xba8
  420ef0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420ef4:	mov	x2, #0x0                   	// #0
  420ef8:	add	x0, x0, #0x110
  420efc:	bl	402488 <ferror@plt+0x898>
  420f00:	ldrb	w25, [x28, #48]
  420f04:	ldr	x6, [x28, #24]
  420f08:	ldr	w22, [x28]
  420f0c:	mov	x27, x6
  420f10:	ldp	x23, x24, [x28, #8]
  420f14:	b	41e704 <ferror@plt+0x1cb14>
  420f18:	ldr	w0, [x20]
  420f1c:	ldr	x21, [sp, #104]
  420f20:	cmp	w0, #0x0
  420f24:	b.le	420f48 <ferror@plt+0x1f358>
  420f28:	ldr	x3, [x19]
  420f2c:	ldp	x1, x2, [x28, #8]
  420f30:	add	x0, x3, w0, sxtw
  420f34:	ldurb	w0, [x0, #-1]
  420f38:	ldr	x1, [x1, x2, lsl #3]
  420f3c:	cmp	w0, #0xa
  420f40:	cset	w0, eq  // eq = none
  420f44:	str	w0, [x1, #40]
  420f48:	ldr	w0, [x28, #116]
  420f4c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  420f50:	cbnz	w0, 420fa8 <ferror@plt+0x1f3b8>
  420f54:	add	x1, x1, #0xb90
  420f58:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420f5c:	mov	x2, #0x0                   	// #0
  420f60:	add	x0, x0, #0x110
  420f64:	bl	402488 <ferror@plt+0x898>
  420f68:	ldrb	w25, [x28, #48]
  420f6c:	ldr	x6, [x28, #24]
  420f70:	ldr	w22, [x28]
  420f74:	mov	x27, x6
  420f78:	ldp	x23, x24, [x28, #8]
  420f7c:	b	41e704 <ferror@plt+0x1cb14>
  420f80:	add	x1, x1, #0xba8
  420f84:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420f88:	add	x0, x0, #0x110
  420f8c:	bl	4025d8 <ferror@plt+0x9e8>
  420f90:	ldr	x6, [x28, #24]
  420f94:	ldrb	w25, [x28, #48]
  420f98:	ldr	w22, [x28]
  420f9c:	mov	x27, x6
  420fa0:	ldp	x23, x24, [x28, #8]
  420fa4:	b	41e704 <ferror@plt+0x1cb14>
  420fa8:	add	x1, x1, #0xb90
  420fac:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  420fb0:	add	x0, x0, #0x110
  420fb4:	bl	4025d8 <ferror@plt+0x9e8>
  420fb8:	ldr	x6, [x28, #24]
  420fbc:	ldrb	w25, [x28, #48]
  420fc0:	ldr	w22, [x28]
  420fc4:	mov	x27, x6
  420fc8:	ldp	x23, x24, [x28, #8]
  420fcc:	b	41e704 <ferror@plt+0x1cb14>
  420fd0:	ldr	w0, [x20]
  420fd4:	ldr	x21, [sp, #104]
  420fd8:	cmp	w0, #0x0
  420fdc:	b.le	421000 <ferror@plt+0x1f410>
  420fe0:	ldr	x3, [x19]
  420fe4:	ldp	x1, x2, [x28, #8]
  420fe8:	add	x0, x3, w0, sxtw
  420fec:	ldurb	w0, [x0, #-1]
  420ff0:	ldr	x1, [x1, x2, lsl #3]
  420ff4:	cmp	w0, #0xa
  420ff8:	cset	w0, eq  // eq = none
  420ffc:	str	w0, [x1, #40]
  421000:	ldr	w0, [x28, #116]
  421004:	adrp	x1, 42a000 <ferror@plt+0x28410>
  421008:	cbnz	w0, 4210a0 <ferror@plt+0x1f4b0>
  42100c:	add	x1, x1, #0xb78
  421010:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421014:	mov	x2, #0x0                   	// #0
  421018:	add	x0, x0, #0x110
  42101c:	bl	402488 <ferror@plt+0x898>
  421020:	ldrb	w25, [x28, #48]
  421024:	ldr	x6, [x28, #24]
  421028:	ldr	w22, [x28]
  42102c:	mov	x27, x6
  421030:	ldp	x23, x24, [x28, #8]
  421034:	b	41e704 <ferror@plt+0x1cb14>
  421038:	ldr	w0, [x20]
  42103c:	ldr	x21, [sp, #104]
  421040:	cmp	w0, #0x0
  421044:	b.le	421068 <ferror@plt+0x1f478>
  421048:	ldr	x3, [x19]
  42104c:	ldp	x1, x2, [x28, #8]
  421050:	add	x0, x3, w0, sxtw
  421054:	ldurb	w0, [x0, #-1]
  421058:	ldr	x1, [x1, x2, lsl #3]
  42105c:	cmp	w0, #0xa
  421060:	cset	w0, eq  // eq = none
  421064:	str	w0, [x1, #40]
  421068:	ldr	w0, [x28, #116]
  42106c:	adrp	x1, 443000 <ferror@plt+0x41410>
  421070:	cbnz	w0, 4210c8 <ferror@plt+0x1f4d8>
  421074:	add	x1, x1, #0x718
  421078:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  42107c:	mov	x2, #0x0                   	// #0
  421080:	add	x0, x0, #0x110
  421084:	bl	402488 <ferror@plt+0x898>
  421088:	ldrb	w25, [x28, #48]
  42108c:	ldr	x6, [x28, #24]
  421090:	ldr	w22, [x28]
  421094:	mov	x27, x6
  421098:	ldp	x23, x24, [x28, #8]
  42109c:	b	41e704 <ferror@plt+0x1cb14>
  4210a0:	add	x1, x1, #0xb78
  4210a4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4210a8:	add	x0, x0, #0x110
  4210ac:	bl	4025d8 <ferror@plt+0x9e8>
  4210b0:	ldr	x6, [x28, #24]
  4210b4:	ldrb	w25, [x28, #48]
  4210b8:	ldr	w22, [x28]
  4210bc:	mov	x27, x6
  4210c0:	ldp	x23, x24, [x28, #8]
  4210c4:	b	41e704 <ferror@plt+0x1cb14>
  4210c8:	add	x1, x1, #0x718
  4210cc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4210d0:	add	x0, x0, #0x110
  4210d4:	bl	4025d8 <ferror@plt+0x9e8>
  4210d8:	ldr	x6, [x28, #24]
  4210dc:	ldrb	w25, [x28, #48]
  4210e0:	ldr	w22, [x28]
  4210e4:	mov	x27, x6
  4210e8:	ldp	x23, x24, [x28, #8]
  4210ec:	b	41e704 <ferror@plt+0x1cb14>
  4210f0:	ldr	w0, [x20]
  4210f4:	ldr	x21, [sp, #104]
  4210f8:	cmp	w0, #0x0
  4210fc:	b.le	421120 <ferror@plt+0x1f530>
  421100:	ldr	x3, [x19]
  421104:	ldp	x1, x2, [x28, #8]
  421108:	add	x0, x3, w0, sxtw
  42110c:	ldurb	w0, [x0, #-1]
  421110:	ldr	x1, [x1, x2, lsl #3]
  421114:	cmp	w0, #0xa
  421118:	cset	w0, eq  // eq = none
  42111c:	str	w0, [x1, #40]
  421120:	ldr	w0, [x28, #116]
  421124:	adrp	x1, 443000 <ferror@plt+0x41410>
  421128:	cbnz	w0, 4211c0 <ferror@plt+0x1f5d0>
  42112c:	add	x1, x1, #0x700
  421130:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421134:	mov	x2, #0x0                   	// #0
  421138:	add	x0, x0, #0x110
  42113c:	bl	402488 <ferror@plt+0x898>
  421140:	ldrb	w25, [x28, #48]
  421144:	ldr	x6, [x28, #24]
  421148:	ldr	w22, [x28]
  42114c:	mov	x27, x6
  421150:	ldp	x23, x24, [x28, #8]
  421154:	b	41e704 <ferror@plt+0x1cb14>
  421158:	ldr	w0, [x20]
  42115c:	ldr	x21, [sp, #104]
  421160:	cmp	w0, #0x0
  421164:	b.le	421188 <ferror@plt+0x1f598>
  421168:	ldr	x3, [x19]
  42116c:	ldp	x1, x2, [x28, #8]
  421170:	add	x0, x3, w0, sxtw
  421174:	ldurb	w0, [x0, #-1]
  421178:	ldr	x1, [x1, x2, lsl #3]
  42117c:	cmp	w0, #0xa
  421180:	cset	w0, eq  // eq = none
  421184:	str	w0, [x1, #40]
  421188:	ldr	w0, [x28, #116]
  42118c:	adrp	x1, 443000 <ferror@plt+0x41410>
  421190:	cbnz	w0, 4211e8 <ferror@plt+0x1f5f8>
  421194:	add	x1, x1, #0x6e8
  421198:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  42119c:	mov	x2, #0x0                   	// #0
  4211a0:	add	x0, x0, #0x110
  4211a4:	bl	402488 <ferror@plt+0x898>
  4211a8:	ldrb	w25, [x28, #48]
  4211ac:	ldr	x6, [x28, #24]
  4211b0:	ldr	w22, [x28]
  4211b4:	mov	x27, x6
  4211b8:	ldp	x23, x24, [x28, #8]
  4211bc:	b	41e704 <ferror@plt+0x1cb14>
  4211c0:	add	x1, x1, #0x700
  4211c4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4211c8:	add	x0, x0, #0x110
  4211cc:	bl	4025d8 <ferror@plt+0x9e8>
  4211d0:	ldr	x6, [x28, #24]
  4211d4:	ldrb	w25, [x28, #48]
  4211d8:	ldr	w22, [x28]
  4211dc:	mov	x27, x6
  4211e0:	ldp	x23, x24, [x28, #8]
  4211e4:	b	41e704 <ferror@plt+0x1cb14>
  4211e8:	add	x1, x1, #0x6e8
  4211ec:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4211f0:	add	x0, x0, #0x110
  4211f4:	bl	4025d8 <ferror@plt+0x9e8>
  4211f8:	ldr	x6, [x28, #24]
  4211fc:	ldrb	w25, [x28, #48]
  421200:	ldr	w22, [x28]
  421204:	mov	x27, x6
  421208:	ldp	x23, x24, [x28, #8]
  42120c:	b	41e704 <ferror@plt+0x1cb14>
  421210:	ldr	w0, [x20]
  421214:	ldr	x21, [sp, #104]
  421218:	cmp	w0, #0x0
  42121c:	b.le	421240 <ferror@plt+0x1f650>
  421220:	ldr	x3, [x19]
  421224:	ldp	x1, x2, [x28, #8]
  421228:	add	x0, x3, w0, sxtw
  42122c:	ldurb	w0, [x0, #-1]
  421230:	ldr	x1, [x1, x2, lsl #3]
  421234:	cmp	w0, #0xa
  421238:	cset	w0, eq  // eq = none
  42123c:	str	w0, [x1, #40]
  421240:	ldr	w0, [x28, #116]
  421244:	adrp	x1, 443000 <ferror@plt+0x41410>
  421248:	cbnz	w0, 4212e0 <ferror@plt+0x1f6f0>
  42124c:	add	x1, x1, #0x6d0
  421250:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421254:	mov	x2, #0x0                   	// #0
  421258:	add	x0, x0, #0x110
  42125c:	bl	402488 <ferror@plt+0x898>
  421260:	ldrb	w25, [x28, #48]
  421264:	ldr	x6, [x28, #24]
  421268:	ldr	w22, [x28]
  42126c:	mov	x27, x6
  421270:	ldp	x23, x24, [x28, #8]
  421274:	b	41e704 <ferror@plt+0x1cb14>
  421278:	ldr	w0, [x20]
  42127c:	ldr	x21, [sp, #104]
  421280:	cmp	w0, #0x0
  421284:	b.le	4212a8 <ferror@plt+0x1f6b8>
  421288:	ldr	x3, [x19]
  42128c:	ldp	x1, x2, [x28, #8]
  421290:	add	x0, x3, w0, sxtw
  421294:	ldurb	w0, [x0, #-1]
  421298:	ldr	x1, [x1, x2, lsl #3]
  42129c:	cmp	w0, #0xa
  4212a0:	cset	w0, eq  // eq = none
  4212a4:	str	w0, [x1, #40]
  4212a8:	ldr	w0, [x28, #116]
  4212ac:	adrp	x1, 443000 <ferror@plt+0x41410>
  4212b0:	cbnz	w0, 421308 <ferror@plt+0x1f718>
  4212b4:	add	x1, x1, #0x6b8
  4212b8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4212bc:	mov	x2, #0x0                   	// #0
  4212c0:	add	x0, x0, #0x110
  4212c4:	bl	402488 <ferror@plt+0x898>
  4212c8:	ldrb	w25, [x28, #48]
  4212cc:	ldr	x6, [x28, #24]
  4212d0:	ldr	w22, [x28]
  4212d4:	mov	x27, x6
  4212d8:	ldp	x23, x24, [x28, #8]
  4212dc:	b	41e704 <ferror@plt+0x1cb14>
  4212e0:	add	x1, x1, #0x6d0
  4212e4:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4212e8:	add	x0, x0, #0x110
  4212ec:	bl	4025d8 <ferror@plt+0x9e8>
  4212f0:	ldr	x6, [x28, #24]
  4212f4:	ldrb	w25, [x28, #48]
  4212f8:	ldr	w22, [x28]
  4212fc:	mov	x27, x6
  421300:	ldp	x23, x24, [x28, #8]
  421304:	b	41e704 <ferror@plt+0x1cb14>
  421308:	add	x1, x1, #0x6b8
  42130c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421310:	add	x0, x0, #0x110
  421314:	bl	4025d8 <ferror@plt+0x9e8>
  421318:	ldr	x6, [x28, #24]
  42131c:	ldrb	w25, [x28, #48]
  421320:	ldr	w22, [x28]
  421324:	mov	x27, x6
  421328:	ldp	x23, x24, [x28, #8]
  42132c:	b	41e704 <ferror@plt+0x1cb14>
  421330:	ldr	w0, [x20]
  421334:	ldr	x21, [sp, #104]
  421338:	cmp	w0, #0x0
  42133c:	b.le	421360 <ferror@plt+0x1f770>
  421340:	ldr	x3, [x19]
  421344:	ldp	x1, x2, [x28, #8]
  421348:	add	x0, x3, w0, sxtw
  42134c:	ldurb	w0, [x0, #-1]
  421350:	ldr	x1, [x1, x2, lsl #3]
  421354:	cmp	w0, #0xa
  421358:	cset	w0, eq  // eq = none
  42135c:	str	w0, [x1, #40]
  421360:	ldr	w0, [x28, #116]
  421364:	adrp	x1, 42a000 <ferror@plt+0x28410>
  421368:	cbnz	w0, 421400 <ferror@plt+0x1f810>
  42136c:	add	x1, x1, #0xb60
  421370:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421374:	mov	x2, #0x0                   	// #0
  421378:	add	x0, x0, #0x110
  42137c:	bl	402488 <ferror@plt+0x898>
  421380:	ldrb	w25, [x28, #48]
  421384:	ldr	x6, [x28, #24]
  421388:	ldr	w22, [x28]
  42138c:	mov	x27, x6
  421390:	ldp	x23, x24, [x28, #8]
  421394:	b	41e704 <ferror@plt+0x1cb14>
  421398:	ldr	w0, [x20]
  42139c:	ldr	x21, [sp, #104]
  4213a0:	cmp	w0, #0x0
  4213a4:	b.le	4213c8 <ferror@plt+0x1f7d8>
  4213a8:	ldr	x3, [x19]
  4213ac:	ldp	x1, x2, [x28, #8]
  4213b0:	add	x0, x3, w0, sxtw
  4213b4:	ldurb	w0, [x0, #-1]
  4213b8:	ldr	x1, [x1, x2, lsl #3]
  4213bc:	cmp	w0, #0xa
  4213c0:	cset	w0, eq  // eq = none
  4213c4:	str	w0, [x1, #40]
  4213c8:	ldr	w0, [x28, #116]
  4213cc:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4213d0:	cbnz	w0, 421428 <ferror@plt+0x1f838>
  4213d4:	add	x1, x1, #0xb48
  4213d8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4213dc:	mov	x2, #0x0                   	// #0
  4213e0:	add	x0, x0, #0x110
  4213e4:	bl	402488 <ferror@plt+0x898>
  4213e8:	ldrb	w25, [x28, #48]
  4213ec:	ldr	x6, [x28, #24]
  4213f0:	ldr	w22, [x28]
  4213f4:	mov	x27, x6
  4213f8:	ldp	x23, x24, [x28, #8]
  4213fc:	b	41e704 <ferror@plt+0x1cb14>
  421400:	add	x1, x1, #0xb60
  421404:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421408:	add	x0, x0, #0x110
  42140c:	bl	4025d8 <ferror@plt+0x9e8>
  421410:	ldr	x6, [x28, #24]
  421414:	ldrb	w25, [x28, #48]
  421418:	ldr	w22, [x28]
  42141c:	mov	x27, x6
  421420:	ldp	x23, x24, [x28, #8]
  421424:	b	41e704 <ferror@plt+0x1cb14>
  421428:	add	x1, x1, #0xb48
  42142c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421430:	add	x0, x0, #0x110
  421434:	bl	4025d8 <ferror@plt+0x9e8>
  421438:	ldr	x6, [x28, #24]
  42143c:	ldrb	w25, [x28, #48]
  421440:	ldr	w22, [x28]
  421444:	mov	x27, x6
  421448:	ldp	x23, x24, [x28, #8]
  42144c:	b	41e704 <ferror@plt+0x1cb14>
  421450:	ldr	w0, [x20]
  421454:	ldr	x21, [sp, #104]
  421458:	cmp	w0, #0x0
  42145c:	b.le	421480 <ferror@plt+0x1f890>
  421460:	ldr	x3, [x19]
  421464:	ldp	x1, x2, [x28, #8]
  421468:	add	x0, x3, w0, sxtw
  42146c:	ldurb	w0, [x0, #-1]
  421470:	ldr	x1, [x1, x2, lsl #3]
  421474:	cmp	w0, #0xa
  421478:	cset	w0, eq  // eq = none
  42147c:	str	w0, [x1, #40]
  421480:	ldr	w0, [x28, #116]
  421484:	adrp	x1, 42a000 <ferror@plt+0x28410>
  421488:	cbnz	w0, 421520 <ferror@plt+0x1f930>
  42148c:	add	x1, x1, #0xb30
  421490:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421494:	mov	x2, #0x0                   	// #0
  421498:	add	x0, x0, #0x110
  42149c:	bl	402488 <ferror@plt+0x898>
  4214a0:	ldrb	w25, [x28, #48]
  4214a4:	ldr	x6, [x28, #24]
  4214a8:	ldr	w22, [x28]
  4214ac:	mov	x27, x6
  4214b0:	ldp	x23, x24, [x28, #8]
  4214b4:	b	41e704 <ferror@plt+0x1cb14>
  4214b8:	ldr	w0, [x20]
  4214bc:	ldr	x21, [sp, #104]
  4214c0:	cmp	w0, #0x0
  4214c4:	b.le	4214e8 <ferror@plt+0x1f8f8>
  4214c8:	ldr	x3, [x19]
  4214cc:	ldp	x1, x2, [x28, #8]
  4214d0:	add	x0, x3, w0, sxtw
  4214d4:	ldurb	w0, [x0, #-1]
  4214d8:	ldr	x1, [x1, x2, lsl #3]
  4214dc:	cmp	w0, #0xa
  4214e0:	cset	w0, eq  // eq = none
  4214e4:	str	w0, [x1, #40]
  4214e8:	ldr	w0, [x28, #116]
  4214ec:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4214f0:	cbnz	w0, 421548 <ferror@plt+0x1f958>
  4214f4:	add	x1, x1, #0xb08
  4214f8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4214fc:	mov	x2, #0x0                   	// #0
  421500:	add	x0, x0, #0x110
  421504:	bl	402488 <ferror@plt+0x898>
  421508:	ldrb	w25, [x28, #48]
  42150c:	ldr	x6, [x28, #24]
  421510:	ldr	w22, [x28]
  421514:	mov	x27, x6
  421518:	ldp	x23, x24, [x28, #8]
  42151c:	b	41e704 <ferror@plt+0x1cb14>
  421520:	add	x1, x1, #0xb30
  421524:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421528:	add	x0, x0, #0x110
  42152c:	bl	4025d8 <ferror@plt+0x9e8>
  421530:	ldr	x6, [x28, #24]
  421534:	ldrb	w25, [x28, #48]
  421538:	ldr	w22, [x28]
  42153c:	mov	x27, x6
  421540:	ldp	x23, x24, [x28, #8]
  421544:	b	41e704 <ferror@plt+0x1cb14>
  421548:	add	x1, x1, #0xb08
  42154c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421550:	add	x0, x0, #0x110
  421554:	bl	4025d8 <ferror@plt+0x9e8>
  421558:	ldr	x6, [x28, #24]
  42155c:	ldrb	w25, [x28, #48]
  421560:	ldr	w22, [x28]
  421564:	mov	x27, x6
  421568:	ldp	x23, x24, [x28, #8]
  42156c:	b	41e704 <ferror@plt+0x1cb14>
  421570:	ldr	w0, [x20]
  421574:	ldr	x21, [sp, #104]
  421578:	cmp	w0, #0x0
  42157c:	b.le	4215a0 <ferror@plt+0x1f9b0>
  421580:	ldr	x3, [x19]
  421584:	ldp	x1, x2, [x28, #8]
  421588:	add	x0, x3, w0, sxtw
  42158c:	ldurb	w0, [x0, #-1]
  421590:	ldr	x1, [x1, x2, lsl #3]
  421594:	cmp	w0, #0xa
  421598:	cset	w0, eq  // eq = none
  42159c:	str	w0, [x1, #40]
  4215a0:	ldr	w0, [x28, #116]
  4215a4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4215a8:	cbnz	w0, 421640 <ferror@plt+0x1fa50>
  4215ac:	add	x1, x1, #0xaf0
  4215b0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4215b4:	mov	x2, #0x0                   	// #0
  4215b8:	add	x0, x0, #0x110
  4215bc:	bl	402488 <ferror@plt+0x898>
  4215c0:	ldrb	w25, [x28, #48]
  4215c4:	ldr	x6, [x28, #24]
  4215c8:	ldr	w22, [x28]
  4215cc:	mov	x27, x6
  4215d0:	ldp	x23, x24, [x28, #8]
  4215d4:	b	41e704 <ferror@plt+0x1cb14>
  4215d8:	ldr	w0, [x20]
  4215dc:	ldr	x21, [sp, #104]
  4215e0:	cmp	w0, #0x0
  4215e4:	b.le	421608 <ferror@plt+0x1fa18>
  4215e8:	ldr	x3, [x19]
  4215ec:	ldp	x1, x2, [x28, #8]
  4215f0:	add	x0, x3, w0, sxtw
  4215f4:	ldurb	w0, [x0, #-1]
  4215f8:	ldr	x1, [x1, x2, lsl #3]
  4215fc:	cmp	w0, #0xa
  421600:	cset	w0, eq  // eq = none
  421604:	str	w0, [x1, #40]
  421608:	ldr	w0, [x28, #116]
  42160c:	adrp	x1, 42a000 <ferror@plt+0x28410>
  421610:	cbnz	w0, 421668 <ferror@plt+0x1fa78>
  421614:	add	x1, x1, #0xad8
  421618:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  42161c:	mov	x2, #0x0                   	// #0
  421620:	add	x0, x0, #0x110
  421624:	bl	402488 <ferror@plt+0x898>
  421628:	ldrb	w25, [x28, #48]
  42162c:	ldr	x6, [x28, #24]
  421630:	ldr	w22, [x28]
  421634:	mov	x27, x6
  421638:	ldp	x23, x24, [x28, #8]
  42163c:	b	41e704 <ferror@plt+0x1cb14>
  421640:	add	x1, x1, #0xaf0
  421644:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421648:	add	x0, x0, #0x110
  42164c:	bl	4025d8 <ferror@plt+0x9e8>
  421650:	ldr	x6, [x28, #24]
  421654:	ldrb	w25, [x28, #48]
  421658:	ldr	w22, [x28]
  42165c:	mov	x27, x6
  421660:	ldp	x23, x24, [x28, #8]
  421664:	b	41e704 <ferror@plt+0x1cb14>
  421668:	add	x1, x1, #0xad8
  42166c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421670:	add	x0, x0, #0x110
  421674:	bl	4025d8 <ferror@plt+0x9e8>
  421678:	ldr	x6, [x28, #24]
  42167c:	ldrb	w25, [x28, #48]
  421680:	ldr	w22, [x28]
  421684:	mov	x27, x6
  421688:	ldp	x23, x24, [x28, #8]
  42168c:	b	41e704 <ferror@plt+0x1cb14>
  421690:	ldr	w0, [x20]
  421694:	ldp	x23, x24, [x28, #8]
  421698:	cmp	w0, #0x0
  42169c:	ldr	x21, [sp, #104]
  4216a0:	b.le	4216c0 <ferror@plt+0x1fad0>
  4216a4:	ldr	x2, [x19]
  4216a8:	ldr	x1, [x23, x24, lsl #3]
  4216ac:	add	x0, x2, w0, sxtw
  4216b0:	ldurb	w0, [x0, #-1]
  4216b4:	cmp	w0, #0xa
  4216b8:	cset	w0, eq  // eq = none
  4216bc:	str	w0, [x1, #40]
  4216c0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4216c4:	ldr	w1, [x28, #116]
  4216c8:	ldrb	w25, [x28, #48]
  4216cc:	mov	x27, x6
  4216d0:	ldr	w22, [x28]
  4216d4:	str	w1, [x0, #2736]
  4216d8:	b	41e704 <ferror@plt+0x1cb14>
  4216dc:	ldr	w0, [x20]
  4216e0:	ldp	x23, x24, [x28, #8]
  4216e4:	cmp	w0, #0x0
  4216e8:	ldr	x21, [sp, #104]
  4216ec:	b.le	42170c <ferror@plt+0x1fb1c>
  4216f0:	ldr	x2, [x19]
  4216f4:	ldr	x1, [x23, x24, lsl #3]
  4216f8:	add	x0, x2, w0, sxtw
  4216fc:	ldurb	w0, [x0, #-1]
  421700:	cmp	w0, #0xa
  421704:	cset	w0, eq  // eq = none
  421708:	str	w0, [x1, #40]
  42170c:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  421710:	ldr	w1, [x28, #116]
  421714:	ldrb	w25, [x28, #48]
  421718:	mov	x27, x6
  42171c:	ldr	w22, [x28]
  421720:	str	w1, [x0, #696]
  421724:	b	41e704 <ferror@plt+0x1cb14>
  421728:	ldr	w0, [x20]
  42172c:	ldr	x21, [sp, #104]
  421730:	cmp	w0, #0x0
  421734:	b.le	421758 <ferror@plt+0x1fb68>
  421738:	ldr	x3, [x19]
  42173c:	ldp	x1, x2, [x28, #8]
  421740:	add	x0, x3, w0, sxtw
  421744:	ldurb	w0, [x0, #-1]
  421748:	ldr	x1, [x1, x2, lsl #3]
  42174c:	cmp	w0, #0xa
  421750:	cset	w0, eq  // eq = none
  421754:	str	w0, [x1, #40]
  421758:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  42175c:	ldr	w0, [x28, #116]
  421760:	str	w0, [x1, #2616]
  421764:	adrp	x1, 429000 <ferror@plt+0x27410>
  421768:	cbz	w0, 4217ec <ferror@plt+0x1fbfc>
  42176c:	add	x1, x1, #0x238
  421770:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421774:	mov	x2, #0x0                   	// #0
  421778:	add	x0, x0, #0x110
  42177c:	bl	402488 <ferror@plt+0x898>
  421780:	ldrb	w25, [x28, #48]
  421784:	ldr	x6, [x28, #24]
  421788:	ldr	w22, [x28]
  42178c:	mov	x27, x6
  421790:	ldp	x23, x24, [x28, #8]
  421794:	b	41e704 <ferror@plt+0x1cb14>
  421798:	ldr	w0, [x20]
  42179c:	ldp	x23, x24, [x28, #8]
  4217a0:	cmp	w0, #0x0
  4217a4:	ldr	x21, [sp, #104]
  4217a8:	b.le	4217c8 <ferror@plt+0x1fbd8>
  4217ac:	ldr	x2, [x19]
  4217b0:	ldr	x1, [x23, x24, lsl #3]
  4217b4:	add	x0, x2, w0, sxtw
  4217b8:	ldurb	w0, [x0, #-1]
  4217bc:	cmp	w0, #0xa
  4217c0:	cset	w0, eq  // eq = none
  4217c4:	str	w0, [x1, #40]
  4217c8:	ldr	w1, [x28, #116]
  4217cc:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4217d0:	ldrb	w25, [x28, #48]
  4217d4:	mov	x27, x6
  4217d8:	cmp	w1, #0x0
  4217dc:	ldr	w22, [x28]
  4217e0:	cset	w1, eq  // eq = none
  4217e4:	str	w1, [x0, #2748]
  4217e8:	b	41e704 <ferror@plt+0x1cb14>
  4217ec:	add	x1, x1, #0x238
  4217f0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4217f4:	add	x0, x0, #0x110
  4217f8:	bl	4025d8 <ferror@plt+0x9e8>
  4217fc:	ldr	x6, [x28, #24]
  421800:	ldrb	w25, [x28, #48]
  421804:	ldr	w22, [x28]
  421808:	mov	x27, x6
  42180c:	ldp	x23, x24, [x28, #8]
  421810:	b	41e704 <ferror@plt+0x1cb14>
  421814:	ldr	w0, [x20]
  421818:	ldp	x23, x24, [x28, #8]
  42181c:	cmp	w0, #0x0
  421820:	ldr	x21, [sp, #104]
  421824:	b.le	421844 <ferror@plt+0x1fc54>
  421828:	ldr	x2, [x19]
  42182c:	ldr	x1, [x23, x24, lsl #3]
  421830:	add	x0, x2, w0, sxtw
  421834:	ldurb	w0, [x0, #-1]
  421838:	cmp	w0, #0xa
  42183c:	cset	w0, eq  // eq = none
  421840:	str	w0, [x1, #40]
  421844:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  421848:	ldr	w1, [x28, #116]
  42184c:	ldrb	w25, [x28, #48]
  421850:	mov	x27, x6
  421854:	ldr	w22, [x28]
  421858:	str	w1, [x0, #4044]
  42185c:	b	41e704 <ferror@plt+0x1cb14>
  421860:	ldr	w0, [x20]
  421864:	ldr	x21, [sp, #104]
  421868:	cmp	w0, #0x0
  42186c:	b.le	421890 <ferror@plt+0x1fca0>
  421870:	ldr	x3, [x19]
  421874:	ldp	x1, x2, [x28, #8]
  421878:	add	x0, x3, w0, sxtw
  42187c:	ldurb	w0, [x0, #-1]
  421880:	ldr	x1, [x1, x2, lsl #3]
  421884:	cmp	w0, #0xa
  421888:	cset	w0, eq  // eq = none
  42188c:	str	w0, [x1, #40]
  421890:	ldr	w0, [x28, #116]
  421894:	adrp	x1, 42a000 <ferror@plt+0x28410>
  421898:	cbnz	w0, 421960 <ferror@plt+0x1fd70>
  42189c:	add	x1, x1, #0xb20
  4218a0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4218a4:	mov	x2, #0x0                   	// #0
  4218a8:	add	x0, x0, #0x110
  4218ac:	bl	402488 <ferror@plt+0x898>
  4218b0:	ldrb	w25, [x28, #48]
  4218b4:	ldr	x6, [x28, #24]
  4218b8:	ldr	w22, [x28]
  4218bc:	mov	x27, x6
  4218c0:	ldp	x23, x24, [x28, #8]
  4218c4:	b	41e704 <ferror@plt+0x1cb14>
  4218c8:	ldr	w0, [x20]
  4218cc:	ldr	x21, [sp, #104]
  4218d0:	cmp	w0, #0x0
  4218d4:	b.le	4218f8 <ferror@plt+0x1fd08>
  4218d8:	ldr	x3, [x19]
  4218dc:	ldp	x1, x2, [x28, #8]
  4218e0:	add	x0, x3, w0, sxtw
  4218e4:	ldurb	w0, [x0, #-1]
  4218e8:	ldr	x1, [x1, x2, lsl #3]
  4218ec:	cmp	w0, #0xa
  4218f0:	cset	w0, eq  // eq = none
  4218f4:	str	w0, [x1, #40]
  4218f8:	ldr	w0, [x28, #116]
  4218fc:	cbz	w0, 421988 <ferror@plt+0x1fd98>
  421900:	ldrb	w25, [x28, #48]
  421904:	mov	x27, x6
  421908:	ldr	w22, [x28]
  42190c:	ldp	x23, x24, [x28, #8]
  421910:	b	41e704 <ferror@plt+0x1cb14>
  421914:	ldr	w0, [x20]
  421918:	ldp	x23, x24, [x28, #8]
  42191c:	cmp	w0, #0x0
  421920:	ldr	x21, [sp, #104]
  421924:	b.le	421944 <ferror@plt+0x1fd54>
  421928:	ldr	x2, [x19]
  42192c:	ldr	x1, [x23, x24, lsl #3]
  421930:	add	x0, x2, w0, sxtw
  421934:	ldurb	w0, [x0, #-1]
  421938:	cmp	w0, #0xa
  42193c:	cset	w0, eq  // eq = none
  421940:	str	w0, [x1, #40]
  421944:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  421948:	ldr	w1, [x28, #116]
  42194c:	ldrb	w25, [x28, #48]
  421950:	mov	x27, x6
  421954:	ldr	w22, [x28]
  421958:	str	w1, [x0, #2760]
  42195c:	b	41e704 <ferror@plt+0x1cb14>
  421960:	add	x1, x1, #0xb20
  421964:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421968:	add	x0, x0, #0x110
  42196c:	bl	4025d8 <ferror@plt+0x9e8>
  421970:	ldr	x6, [x28, #24]
  421974:	ldrb	w25, [x28, #48]
  421978:	ldr	w22, [x28]
  42197c:	mov	x27, x6
  421980:	ldp	x23, x24, [x28, #8]
  421984:	b	41e704 <ferror@plt+0x1cb14>
  421988:	adrp	x0, 432000 <ferror@plt+0x30410>
  42198c:	mov	w1, #0x1                   	// #1
  421990:	add	x0, x0, #0x148
  421994:	bl	411f60 <ferror@plt+0x10370>
  421998:	ldr	x6, [x28, #24]
  42199c:	ldrb	w25, [x28, #48]
  4219a0:	ldr	w22, [x28]
  4219a4:	mov	x27, x6
  4219a8:	ldp	x23, x24, [x28, #8]
  4219ac:	b	41e704 <ferror@plt+0x1cb14>
  4219b0:	ldr	w0, [x20]
  4219b4:	ldp	x23, x24, [x28, #8]
  4219b8:	cmp	w0, #0x0
  4219bc:	ldr	x21, [sp, #104]
  4219c0:	b.le	4219e0 <ferror@plt+0x1fdf0>
  4219c4:	ldr	x2, [x19]
  4219c8:	ldr	x1, [x23, x24, lsl #3]
  4219cc:	add	x0, x2, w0, sxtw
  4219d0:	ldurb	w0, [x0, #-1]
  4219d4:	cmp	w0, #0xa
  4219d8:	cset	w0, eq  // eq = none
  4219dc:	str	w0, [x1, #40]
  4219e0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4219e4:	ldr	w1, [x28, #116]
  4219e8:	ldrb	w25, [x28, #48]
  4219ec:	mov	x27, x6
  4219f0:	ldr	w22, [x28]
  4219f4:	str	w1, [x0, #2784]
  4219f8:	b	41e704 <ferror@plt+0x1cb14>
  4219fc:	ldr	w0, [x20]
  421a00:	ldr	x21, [sp, #104]
  421a04:	cmp	w0, #0x0
  421a08:	b.le	421a2c <ferror@plt+0x1fe3c>
  421a0c:	ldr	x3, [x19]
  421a10:	ldp	x1, x2, [x28, #8]
  421a14:	add	x0, x3, w0, sxtw
  421a18:	ldurb	w0, [x0, #-1]
  421a1c:	ldr	x1, [x1, x2, lsl #3]
  421a20:	cmp	w0, #0xa
  421a24:	cset	w0, eq  // eq = none
  421a28:	str	w0, [x1, #40]
  421a2c:	ldr	w0, [x28, #116]
  421a30:	adrp	x1, 42a000 <ferror@plt+0x28410>
  421a34:	cbz	w0, 421afc <ferror@plt+0x1ff0c>
  421a38:	add	x1, x1, #0xac0
  421a3c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421a40:	mov	x2, #0x0                   	// #0
  421a44:	add	x0, x0, #0x110
  421a48:	bl	402488 <ferror@plt+0x898>
  421a4c:	ldrb	w25, [x28, #48]
  421a50:	ldr	x6, [x28, #24]
  421a54:	ldr	w22, [x28]
  421a58:	mov	x27, x6
  421a5c:	ldp	x23, x24, [x28, #8]
  421a60:	b	41e704 <ferror@plt+0x1cb14>
  421a64:	ldr	w0, [x20]
  421a68:	ldp	x23, x24, [x28, #8]
  421a6c:	cmp	w0, #0x0
  421a70:	ldr	x21, [sp, #104]
  421a74:	b.le	421a94 <ferror@plt+0x1fea4>
  421a78:	ldr	x2, [x19]
  421a7c:	ldr	x1, [x23, x24, lsl #3]
  421a80:	add	x0, x2, w0, sxtw
  421a84:	ldurb	w0, [x0, #-1]
  421a88:	cmp	w0, #0xa
  421a8c:	cset	w0, eq  // eq = none
  421a90:	str	w0, [x1, #40]
  421a94:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  421a98:	ldr	w1, [x28, #116]
  421a9c:	ldrb	w25, [x28, #48]
  421aa0:	mov	x27, x6
  421aa4:	ldr	w22, [x28]
  421aa8:	str	w1, [x0, #704]
  421aac:	b	41e704 <ferror@plt+0x1cb14>
  421ab0:	ldr	w0, [x20]
  421ab4:	ldp	x23, x24, [x28, #8]
  421ab8:	cmp	w0, #0x0
  421abc:	ldr	x21, [sp, #104]
  421ac0:	b.le	421ae0 <ferror@plt+0x1fef0>
  421ac4:	ldr	x2, [x19]
  421ac8:	ldr	x1, [x23, x24, lsl #3]
  421acc:	add	x0, x2, w0, sxtw
  421ad0:	ldurb	w0, [x0, #-1]
  421ad4:	cmp	w0, #0xa
  421ad8:	cset	w0, eq  // eq = none
  421adc:	str	w0, [x1, #40]
  421ae0:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  421ae4:	ldr	w1, [x28, #116]
  421ae8:	ldrb	w25, [x28, #48]
  421aec:	mov	x27, x6
  421af0:	ldr	w22, [x28]
  421af4:	str	w1, [x0, #1436]
  421af8:	b	41e704 <ferror@plt+0x1cb14>
  421afc:	add	x1, x1, #0xac0
  421b00:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421b04:	add	x0, x0, #0x110
  421b08:	bl	4025d8 <ferror@plt+0x9e8>
  421b0c:	ldr	x6, [x28, #24]
  421b10:	ldrb	w25, [x28, #48]
  421b14:	ldr	w22, [x28]
  421b18:	mov	x27, x6
  421b1c:	ldp	x23, x24, [x28, #8]
  421b20:	b	41e704 <ferror@plt+0x1cb14>
  421b24:	ldr	w0, [x20]
  421b28:	ldp	x23, x24, [x28, #8]
  421b2c:	cmp	w0, #0x0
  421b30:	ldr	x21, [sp, #104]
  421b34:	b.le	421b54 <ferror@plt+0x1ff64>
  421b38:	ldr	x2, [x19]
  421b3c:	ldr	x1, [x23, x24, lsl #3]
  421b40:	add	x0, x2, w0, sxtw
  421b44:	ldurb	w0, [x0, #-1]
  421b48:	cmp	w0, #0xa
  421b4c:	cset	w0, eq  // eq = none
  421b50:	str	w0, [x1, #40]
  421b54:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  421b58:	ldr	w1, [x28, #116]
  421b5c:	ldrb	w25, [x28, #48]
  421b60:	mov	x27, x6
  421b64:	ldr	w22, [x28]
  421b68:	str	w1, [x0, #3156]
  421b6c:	b	41e704 <ferror@plt+0x1cb14>
  421b70:	ldr	w0, [x20]
  421b74:	ldp	x23, x24, [x28, #8]
  421b78:	cmp	w0, #0x0
  421b7c:	ldr	x21, [sp, #104]
  421b80:	b.le	421ba0 <ferror@plt+0x1ffb0>
  421b84:	ldr	x2, [x19]
  421b88:	ldr	x1, [x23, x24, lsl #3]
  421b8c:	add	x0, x2, w0, sxtw
  421b90:	ldurb	w0, [x0, #-1]
  421b94:	cmp	w0, #0xa
  421b98:	cset	w0, eq  // eq = none
  421b9c:	str	w0, [x1, #40]
  421ba0:	ldr	w1, [x28, #116]
  421ba4:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  421ba8:	ldrb	w25, [x28, #48]
  421bac:	mov	x27, x6
  421bb0:	cmp	w1, #0x0
  421bb4:	ldr	w22, [x28]
  421bb8:	cset	w1, eq  // eq = none
  421bbc:	str	w1, [x0, #2712]
  421bc0:	b	41e704 <ferror@plt+0x1cb14>
  421bc4:	ldr	w0, [x20]
  421bc8:	ldp	x23, x24, [x28, #8]
  421bcc:	cmp	w0, #0x0
  421bd0:	ldr	x21, [sp, #104]
  421bd4:	b.le	421bf4 <ferror@plt+0x20004>
  421bd8:	ldr	x2, [x19]
  421bdc:	ldr	x1, [x23, x24, lsl #3]
  421be0:	add	x0, x2, w0, sxtw
  421be4:	ldurb	w0, [x0, #-1]
  421be8:	cmp	w0, #0xa
  421bec:	cset	w0, eq  // eq = none
  421bf0:	str	w0, [x1, #40]
  421bf4:	ldr	w1, [x28, #116]
  421bf8:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  421bfc:	mov	w0, #0xffffffff            	// #-1
  421c00:	ldrb	w25, [x28, #48]
  421c04:	cmp	w1, #0x0
  421c08:	ldr	w1, [x2, #3152]
  421c0c:	cneg	w0, w0, ne  // ne = any
  421c10:	ldr	w22, [x28]
  421c14:	add	w0, w1, w0
  421c18:	mov	x27, x6
  421c1c:	str	w0, [x2, #3152]
  421c20:	b	41e704 <ferror@plt+0x1cb14>
  421c24:	ldr	w0, [x20]
  421c28:	ldr	x21, [sp, #104]
  421c2c:	cmp	w0, #0x0
  421c30:	b.le	421c54 <ferror@plt+0x20064>
  421c34:	ldr	x3, [x19]
  421c38:	ldp	x1, x2, [x28, #8]
  421c3c:	add	x0, x3, w0, sxtw
  421c40:	ldurb	w0, [x0, #-1]
  421c44:	ldr	x1, [x1, x2, lsl #3]
  421c48:	cmp	w0, #0xa
  421c4c:	cset	w0, eq  // eq = none
  421c50:	str	w0, [x1, #40]
  421c54:	ldr	w0, [x28, #116]
  421c58:	adrp	x1, 42a000 <ferror@plt+0x28410>
  421c5c:	cbz	w0, 421e00 <ferror@plt+0x20210>
  421c60:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421c64:	add	x1, x1, #0xaa0
  421c68:	add	x0, x0, #0x110
  421c6c:	mov	x2, #0x0                   	// #0
  421c70:	bl	402488 <ferror@plt+0x898>
  421c74:	ldr	w1, [x28, #116]
  421c78:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  421c7c:	ldr	x6, [x28, #24]
  421c80:	cmp	w1, #0x0
  421c84:	cset	w1, eq  // eq = none
  421c88:	ldrb	w25, [x28, #48]
  421c8c:	ldr	w22, [x28]
  421c90:	mov	x27, x6
  421c94:	str	w1, [x0, #1440]
  421c98:	ldp	x23, x24, [x28, #8]
  421c9c:	b	41e704 <ferror@plt+0x1cb14>
  421ca0:	ldr	w0, [x20]
  421ca4:	ldp	x23, x24, [x28, #8]
  421ca8:	cmp	w0, #0x0
  421cac:	ldr	x21, [sp, #104]
  421cb0:	b.le	421cd0 <ferror@plt+0x200e0>
  421cb4:	ldr	x2, [x19]
  421cb8:	ldr	x1, [x23, x24, lsl #3]
  421cbc:	add	x0, x2, w0, sxtw
  421cc0:	ldurb	w0, [x0, #-1]
  421cc4:	cmp	w0, #0xa
  421cc8:	cset	w0, eq  // eq = none
  421ccc:	str	w0, [x1, #40]
  421cd0:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  421cd4:	ldr	w1, [x28, #116]
  421cd8:	ldrb	w25, [x28, #48]
  421cdc:	mov	x27, x6
  421ce0:	ldr	w22, [x28]
  421ce4:	str	w1, [x0, #1432]
  421ce8:	b	41e704 <ferror@plt+0x1cb14>
  421cec:	ldr	w0, [x20]
  421cf0:	ldp	x23, x24, [x28, #8]
  421cf4:	cmp	w0, #0x0
  421cf8:	ldr	x21, [sp, #104]
  421cfc:	b.le	421d1c <ferror@plt+0x2012c>
  421d00:	ldr	x2, [x19]
  421d04:	ldr	x1, [x23, x24, lsl #3]
  421d08:	add	x0, x2, w0, sxtw
  421d0c:	ldurb	w0, [x0, #-1]
  421d10:	cmp	w0, #0xa
  421d14:	cset	w0, eq  // eq = none
  421d18:	str	w0, [x1, #40]
  421d1c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  421d20:	ldr	w1, [x28, #116]
  421d24:	ldrb	w25, [x28, #48]
  421d28:	mov	x27, x6
  421d2c:	ldr	w22, [x28]
  421d30:	str	w1, [x0, #3212]
  421d34:	b	41e704 <ferror@plt+0x1cb14>
  421d38:	ldr	w0, [x20]
  421d3c:	ldp	x23, x24, [x28, #8]
  421d40:	cmp	w0, #0x0
  421d44:	ldr	x21, [sp, #104]
  421d48:	b.le	421d68 <ferror@plt+0x20178>
  421d4c:	ldr	x2, [x19]
  421d50:	ldr	x1, [x23, x24, lsl #3]
  421d54:	add	x0, x2, w0, sxtw
  421d58:	ldurb	w0, [x0, #-1]
  421d5c:	cmp	w0, #0xa
  421d60:	cset	w0, eq  // eq = none
  421d64:	str	w0, [x1, #40]
  421d68:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  421d6c:	ldr	w1, [x28, #116]
  421d70:	ldrb	w25, [x28, #48]
  421d74:	mov	x27, x6
  421d78:	ldr	w22, [x28]
  421d7c:	str	w1, [x0, #3224]
  421d80:	b	41e704 <ferror@plt+0x1cb14>
  421d84:	ldr	w0, [x20]
  421d88:	ldr	x21, [sp, #104]
  421d8c:	cmp	w0, #0x0
  421d90:	b.le	421db4 <ferror@plt+0x201c4>
  421d94:	ldr	x3, [x19]
  421d98:	ldp	x1, x2, [x28, #8]
  421d9c:	add	x0, x3, w0, sxtw
  421da0:	ldurb	w0, [x0, #-1]
  421da4:	ldr	x1, [x1, x2, lsl #3]
  421da8:	cmp	w0, #0xa
  421dac:	cset	w0, eq  // eq = none
  421db0:	str	w0, [x1, #40]
  421db4:	ldr	w0, [x28, #116]
  421db8:	adrp	x1, 443000 <ferror@plt+0x41410>
  421dbc:	cbz	w0, 421e14 <ferror@plt+0x20224>
  421dc0:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421dc4:	add	x1, x1, #0x6a8
  421dc8:	add	x0, x0, #0x110
  421dcc:	mov	x2, #0x0                   	// #0
  421dd0:	bl	402488 <ferror@plt+0x898>
  421dd4:	ldr	w0, [x28, #116]
  421dd8:	ldrb	w25, [x28, #48]
  421ddc:	ldr	w22, [x28]
  421de0:	cmp	w0, #0x1
  421de4:	ldp	x23, x24, [x28, #8]
  421de8:	ldr	x6, [x28, #24]
  421dec:	b.ne	41e9fc <ferror@plt+0x1ce0c>  // b.any
  421df0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  421df4:	mov	x27, x6
  421df8:	str	wzr, [x0, #2736]
  421dfc:	b	41e704 <ferror@plt+0x1cb14>
  421e00:	add	x1, x1, #0xaa0
  421e04:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421e08:	add	x0, x0, #0x110
  421e0c:	bl	4025d8 <ferror@plt+0x9e8>
  421e10:	b	421c74 <ferror@plt+0x20084>
  421e14:	add	x1, x1, #0x6a8
  421e18:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421e1c:	add	x0, x0, #0x110
  421e20:	bl	4025d8 <ferror@plt+0x9e8>
  421e24:	b	421dd4 <ferror@plt+0x201e4>
  421e28:	ldr	w0, [x20]
  421e2c:	ldp	x23, x24, [x28, #8]
  421e30:	cmp	w0, #0x0
  421e34:	ldr	x21, [sp, #104]
  421e38:	b.le	421e58 <ferror@plt+0x20268>
  421e3c:	ldr	x2, [x19]
  421e40:	ldr	x1, [x23, x24, lsl #3]
  421e44:	add	x0, x2, w0, sxtw
  421e48:	ldurb	w0, [x0, #-1]
  421e4c:	cmp	w0, #0xa
  421e50:	cset	w0, eq  // eq = none
  421e54:	str	w0, [x1, #40]
  421e58:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  421e5c:	ldr	w1, [x28, #116]
  421e60:	ldrb	w25, [x28, #48]
  421e64:	mov	x27, x6
  421e68:	ldr	w22, [x28]
  421e6c:	str	w1, [x0, #2636]
  421e70:	b	41e704 <ferror@plt+0x1cb14>
  421e74:	ldr	w0, [x20]
  421e78:	ldp	x23, x24, [x28, #8]
  421e7c:	cmp	w0, #0x0
  421e80:	ldr	x21, [sp, #104]
  421e84:	b.le	421ea4 <ferror@plt+0x202b4>
  421e88:	ldr	x2, [x19]
  421e8c:	ldr	x1, [x23, x24, lsl #3]
  421e90:	add	x0, x2, w0, sxtw
  421e94:	ldurb	w0, [x0, #-1]
  421e98:	cmp	w0, #0xa
  421e9c:	cset	w0, eq  // eq = none
  421ea0:	str	w0, [x1, #40]
  421ea4:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  421ea8:	ldr	w1, [x28, #116]
  421eac:	ldrb	w25, [x28, #48]
  421eb0:	mov	x27, x6
  421eb4:	ldr	w22, [x28]
  421eb8:	str	w1, [x0, #1440]
  421ebc:	b	41e704 <ferror@plt+0x1cb14>
  421ec0:	ldr	w0, [x20]
  421ec4:	ldr	x21, [sp, #104]
  421ec8:	cmp	w0, #0x0
  421ecc:	b.le	421ef0 <ferror@plt+0x20300>
  421ed0:	ldr	x3, [x19]
  421ed4:	ldp	x1, x2, [x28, #8]
  421ed8:	add	x0, x3, w0, sxtw
  421edc:	ldurb	w0, [x0, #-1]
  421ee0:	ldr	x1, [x1, x2, lsl #3]
  421ee4:	cmp	w0, #0xa
  421ee8:	cset	w0, eq  // eq = none
  421eec:	str	w0, [x1, #40]
  421ef0:	ldr	w0, [x28, #116]
  421ef4:	cbz	w0, 421f70 <ferror@plt+0x20380>
  421ef8:	ldrb	w25, [x28, #48]
  421efc:	mov	x27, x6
  421f00:	ldr	w22, [x28]
  421f04:	ldp	x23, x24, [x28, #8]
  421f08:	b	41e704 <ferror@plt+0x1cb14>
  421f0c:	ldr	w0, [x20]
  421f10:	ldp	x23, x24, [x28, #8]
  421f14:	cmp	w0, #0x0
  421f18:	ldr	x21, [sp, #104]
  421f1c:	b.le	421f3c <ferror@plt+0x2034c>
  421f20:	ldr	x2, [x19]
  421f24:	ldr	x1, [x23, x24, lsl #3]
  421f28:	add	x0, x2, w0, sxtw
  421f2c:	ldurb	w0, [x0, #-1]
  421f30:	cmp	w0, #0xa
  421f34:	cset	w0, eq  // eq = none
  421f38:	str	w0, [x1, #40]
  421f3c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  421f40:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  421f44:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  421f48:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  421f4c:	str	wzr, [x0, #1432]
  421f50:	mov	x27, x6
  421f54:	mov	w0, #0x1                   	// #1
  421f58:	ldrb	w25, [x28, #48]
  421f5c:	ldr	w22, [x28]
  421f60:	str	wzr, [x3, #700]
  421f64:	str	w0, [x2, #2532]
  421f68:	str	w0, [x1, #3156]
  421f6c:	b	41e704 <ferror@plt+0x1cb14>
  421f70:	adrp	x0, 433000 <ferror@plt+0x31410>
  421f74:	mov	w1, #0x1                   	// #1
  421f78:	add	x0, x0, #0x4e8
  421f7c:	bl	411f60 <ferror@plt+0x10370>
  421f80:	ldr	x6, [x28, #24]
  421f84:	ldrb	w25, [x28, #48]
  421f88:	ldr	w22, [x28]
  421f8c:	mov	x27, x6
  421f90:	ldp	x23, x24, [x28, #8]
  421f94:	b	41e704 <ferror@plt+0x1cb14>
  421f98:	ldr	w0, [x20]
  421f9c:	ldp	x23, x24, [x28, #8]
  421fa0:	cmp	w0, #0x0
  421fa4:	ldr	x21, [sp, #104]
  421fa8:	b.le	421fc8 <ferror@plt+0x203d8>
  421fac:	ldr	x2, [x19]
  421fb0:	ldr	x1, [x23, x24, lsl #3]
  421fb4:	add	x0, x2, w0, sxtw
  421fb8:	ldurb	w0, [x0, #-1]
  421fbc:	cmp	w0, #0xa
  421fc0:	cset	w0, eq  // eq = none
  421fc4:	str	w0, [x1, #40]
  421fc8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  421fcc:	adrp	x3, 46c000 <stdin@@GLIBC_2.17+0x5300>
  421fd0:	adrp	x2, 46d000 <stdin@@GLIBC_2.17+0x6300>
  421fd4:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  421fd8:	str	wzr, [x0, #1432]
  421fdc:	mov	x27, x6
  421fe0:	mov	w0, #0x1                   	// #1
  421fe4:	ldrb	w25, [x28, #48]
  421fe8:	ldr	w22, [x28]
  421fec:	str	wzr, [x3, #700]
  421ff0:	str	w0, [x2, #2740]
  421ff4:	str	w0, [x1, #3156]
  421ff8:	b	41e704 <ferror@plt+0x1cb14>
  421ffc:	ldr	w0, [x20]
  422000:	ldp	x23, x24, [x28, #8]
  422004:	cmp	w0, #0x0
  422008:	ldr	x21, [sp, #104]
  42200c:	b.le	42202c <ferror@plt+0x2043c>
  422010:	ldr	x2, [x19]
  422014:	ldr	x1, [x23, x24, lsl #3]
  422018:	add	x0, x2, w0, sxtw
  42201c:	ldurb	w0, [x0, #-1]
  422020:	cmp	w0, #0xa
  422024:	cset	w0, eq  // eq = none
  422028:	str	w0, [x1, #40]
  42202c:	adrp	x0, 46c000 <stdin@@GLIBC_2.17+0x5300>
  422030:	ldr	w1, [x28, #116]
  422034:	ldrb	w25, [x28, #48]
  422038:	mov	x27, x6
  42203c:	ldr	w22, [x28]
  422040:	str	w1, [x0, #700]
  422044:	b	41e704 <ferror@plt+0x1cb14>
  422048:	ldr	w0, [x20]
  42204c:	ldp	x23, x24, [x28, #8]
  422050:	cmp	w0, #0x0
  422054:	ldr	x21, [sp, #104]
  422058:	b.le	422078 <ferror@plt+0x20488>
  42205c:	ldr	x2, [x19]
  422060:	ldr	x1, [x23, x24, lsl #3]
  422064:	add	x0, x2, w0, sxtw
  422068:	ldurb	w0, [x0, #-1]
  42206c:	cmp	w0, #0xa
  422070:	cset	w0, eq  // eq = none
  422074:	str	w0, [x1, #40]
  422078:	ldr	w1, [x28, #116]
  42207c:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  422080:	ldrb	w25, [x28, #48]
  422084:	mov	x27, x6
  422088:	cmp	w1, #0x0
  42208c:	ldr	w22, [x28]
  422090:	cset	w1, eq  // eq = none
  422094:	str	w1, [x0, #2492]
  422098:	b	41e704 <ferror@plt+0x1cb14>
  42209c:	ldr	w0, [x20]
  4220a0:	ldp	x23, x24, [x28, #8]
  4220a4:	cmp	w0, #0x0
  4220a8:	ldr	x21, [sp, #104]
  4220ac:	b.le	4220cc <ferror@plt+0x204dc>
  4220b0:	ldr	x2, [x19]
  4220b4:	ldr	x1, [x23, x24, lsl #3]
  4220b8:	add	x0, x2, w0, sxtw
  4220bc:	ldurb	w0, [x0, #-1]
  4220c0:	cmp	w0, #0xa
  4220c4:	cset	w0, eq  // eq = none
  4220c8:	str	w0, [x1, #40]
  4220cc:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4220d0:	ldr	w1, [x28, #116]
  4220d4:	ldrb	w25, [x28, #48]
  4220d8:	mov	x27, x6
  4220dc:	ldr	w22, [x28]
  4220e0:	str	w1, [x0, #1416]
  4220e4:	b	41e704 <ferror@plt+0x1cb14>
  4220e8:	ldr	w0, [x20]
  4220ec:	ldp	x23, x24, [x28, #8]
  4220f0:	cmp	w0, #0x0
  4220f4:	ldr	x21, [sp, #104]
  4220f8:	b.le	422118 <ferror@plt+0x20528>
  4220fc:	ldr	x2, [x19]
  422100:	ldr	x1, [x23, x24, lsl #3]
  422104:	add	x0, x2, w0, sxtw
  422108:	ldurb	w0, [x0, #-1]
  42210c:	cmp	w0, #0xa
  422110:	cset	w0, eq  // eq = none
  422114:	str	w0, [x1, #40]
  422118:	ldr	w2, [x28, #116]
  42211c:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  422120:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  422124:	ldrb	w25, [x28, #48]
  422128:	cmp	w2, #0x0
  42212c:	ldr	w22, [x28]
  422130:	ldr	x1, [x1, #1744]
  422134:	mov	x27, x6
  422138:	ldr	x2, [x0, #1728]
  42213c:	ldr	w0, [x1, x2, lsl #2]
  422140:	and	w3, w0, #0xfffffffe
  422144:	orr	w0, w0, #0x1
  422148:	csel	w0, w0, w3, ne  // ne = any
  42214c:	str	w0, [x1, x2, lsl #2]
  422150:	b	41e704 <ferror@plt+0x1cb14>
  422154:	ldr	w0, [x20]
  422158:	ldp	x23, x24, [x28, #8]
  42215c:	cmp	w0, #0x0
  422160:	ldr	x21, [sp, #104]
  422164:	b.le	422184 <ferror@plt+0x20594>
  422168:	ldr	x2, [x19]
  42216c:	ldr	x1, [x23, x24, lsl #3]
  422170:	add	x0, x2, w0, sxtw
  422174:	ldurb	w0, [x0, #-1]
  422178:	cmp	w0, #0xa
  42217c:	cset	w0, eq  // eq = none
  422180:	str	w0, [x1, #40]
  422184:	ldr	w2, [x28, #116]
  422188:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  42218c:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  422190:	ldrb	w25, [x28, #48]
  422194:	cmp	w2, #0x0
  422198:	ldr	w22, [x28]
  42219c:	ldr	x1, [x1, #1744]
  4221a0:	mov	x27, x6
  4221a4:	ldr	x2, [x0, #1728]
  4221a8:	ldr	w0, [x1, x2, lsl #2]
  4221ac:	and	w3, w0, #0xfffffffe
  4221b0:	orr	w0, w0, #0x1
  4221b4:	csel	w0, w0, w3, eq  // eq = none
  4221b8:	str	w0, [x1, x2, lsl #2]
  4221bc:	b	41e704 <ferror@plt+0x1cb14>
  4221c0:	ldr	w0, [x20]
  4221c4:	ldp	x23, x24, [x28, #8]
  4221c8:	cmp	w0, #0x0
  4221cc:	ldr	x21, [sp, #104]
  4221d0:	b.le	4221f0 <ferror@plt+0x20600>
  4221d4:	ldr	x2, [x19]
  4221d8:	ldr	x1, [x23, x24, lsl #3]
  4221dc:	add	x0, x2, w0, sxtw
  4221e0:	ldurb	w0, [x0, #-1]
  4221e4:	cmp	w0, #0xa
  4221e8:	cset	w0, eq  // eq = none
  4221ec:	str	w0, [x1, #40]
  4221f0:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4221f4:	ldr	w1, [x28, #116]
  4221f8:	ldrb	w25, [x28, #48]
  4221fc:	mov	x27, x6
  422200:	ldr	w22, [x28]
  422204:	str	w1, [x0, #3144]
  422208:	b	41e704 <ferror@plt+0x1cb14>
  42220c:	ldr	w0, [x20]
  422210:	ldp	x23, x24, [x28, #8]
  422214:	cmp	w0, #0x0
  422218:	ldr	x21, [sp, #104]
  42221c:	b.le	42223c <ferror@plt+0x2064c>
  422220:	ldr	x2, [x19]
  422224:	ldr	x1, [x23, x24, lsl #3]
  422228:	add	x0, x2, w0, sxtw
  42222c:	ldurb	w0, [x0, #-1]
  422230:	cmp	w0, #0xa
  422234:	cset	w0, eq  // eq = none
  422238:	str	w0, [x1, #40]
  42223c:	ldr	w0, [x28, #116]
  422240:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  422244:	ldrb	w25, [x28, #48]
  422248:	str	w0, [x1, #2540]
  42224c:	ldr	w22, [x28]
  422250:	cbz	w0, 41e9fc <ferror@plt+0x1ce0c>
  422254:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  422258:	mov	w1, #0x1                   	// #1
  42225c:	mov	x27, x6
  422260:	str	w1, [x0, #3220]
  422264:	b	41e704 <ferror@plt+0x1cb14>
  422268:	ldr	w0, [x20]
  42226c:	ldp	x23, x24, [x28, #8]
  422270:	cmp	w0, #0x0
  422274:	ldr	x21, [sp, #104]
  422278:	b.le	422298 <ferror@plt+0x206a8>
  42227c:	ldr	x2, [x19]
  422280:	ldr	x1, [x23, x24, lsl #3]
  422284:	add	x0, x2, w0, sxtw
  422288:	ldurb	w0, [x0, #-1]
  42228c:	cmp	w0, #0xa
  422290:	cset	w0, eq  // eq = none
  422294:	str	w0, [x1, #40]
  422298:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  42229c:	ldr	w1, [x28, #116]
  4222a0:	ldrb	w25, [x28, #48]
  4222a4:	mov	x27, x6
  4222a8:	ldr	w22, [x28]
  4222ac:	str	w1, [x0, #3220]
  4222b0:	b	41e704 <ferror@plt+0x1cb14>
  4222b4:	ldr	w0, [x20]
  4222b8:	ldp	x23, x24, [x28, #8]
  4222bc:	cmp	w0, #0x0
  4222c0:	ldr	x21, [sp, #104]
  4222c4:	b.le	4222e4 <ferror@plt+0x206f4>
  4222c8:	ldr	x2, [x19]
  4222cc:	ldr	x1, [x23, x24, lsl #3]
  4222d0:	add	x0, x2, w0, sxtw
  4222d4:	ldurb	w0, [x0, #-1]
  4222d8:	cmp	w0, #0xa
  4222dc:	cset	w0, eq  // eq = none
  4222e0:	str	w0, [x1, #40]
  4222e4:	ldr	w1, [x28, #116]
  4222e8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4222ec:	ldrb	w25, [x28, #48]
  4222f0:	mov	x27, x6
  4222f4:	cmp	w1, #0x0
  4222f8:	ldr	w22, [x28]
  4222fc:	cset	w1, eq  // eq = none
  422300:	str	w1, [x0, #1440]
  422304:	b	41e704 <ferror@plt+0x1cb14>
  422308:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42230c:	ldr	w0, [x0, #176]
  422310:	cmp	w0, #0x0
  422314:	b.le	422340 <ferror@plt+0x20750>
  422318:	ldr	x1, [sp, #128]
  42231c:	ldr	x2, [x28, #16]
  422320:	ldr	x3, [x1, #168]
  422324:	ldr	x1, [x28, #8]
  422328:	add	x0, x3, w0, sxtw
  42232c:	ldr	x1, [x1, x2, lsl #3]
  422330:	ldurb	w0, [x0, #-1]
  422334:	cmp	w0, #0xa
  422338:	cset	w0, eq  // eq = none
  42233c:	str	w0, [x1, #40]
  422340:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  422344:	mov	w1, #0x23                  	// #35
  422348:	mov	w0, #0x10a                 	// #266
  42234c:	str	w1, [x2, #144]
  422350:	b	41e91c <ferror@plt+0x1cd2c>
  422354:	ldr	w0, [x20]
  422358:	ldp	x23, x24, [x28, #8]
  42235c:	cmp	w0, #0x0
  422360:	ldr	x21, [sp, #104]
  422364:	b.le	422384 <ferror@plt+0x20794>
  422368:	ldr	x2, [x19]
  42236c:	ldr	x1, [x23, x24, lsl #3]
  422370:	add	x0, x2, w0, sxtw
  422374:	ldurb	w0, [x0, #-1]
  422378:	cmp	w0, #0xa
  42237c:	cset	w0, eq  // eq = none
  422380:	str	w0, [x1, #40]
  422384:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  422388:	adrp	x2, 46a000 <stdin@@GLIBC_2.17+0x3300>
  42238c:	mov	w3, #0x1                   	// #1
  422390:	ldrb	w25, [x28, #48]
  422394:	ldr	w0, [x1, #1444]
  422398:	mov	x27, x6
  42239c:	ldr	w22, [x28]
  4223a0:	add	w0, w0, w3
  4223a4:	str	w3, [x2, #2712]
  4223a8:	str	w0, [x1, #1444]
  4223ac:	b	41e704 <ferror@plt+0x1cb14>
  4223b0:	ldr	w0, [x20]
  4223b4:	ldr	x21, [sp, #104]
  4223b8:	cmp	w0, #0x0
  4223bc:	b.le	4223e0 <ferror@plt+0x207f0>
  4223c0:	ldr	x3, [x19]
  4223c4:	ldp	x1, x2, [x28, #8]
  4223c8:	add	x0, x3, w0, sxtw
  4223cc:	ldurb	w0, [x0, #-1]
  4223d0:	ldr	x1, [x1, x2, lsl #3]
  4223d4:	cmp	w0, #0xa
  4223d8:	cset	w0, eq  // eq = none
  4223dc:	str	w0, [x1, #40]
  4223e0:	ldr	w0, [x28, #116]
  4223e4:	adrp	x1, 42a000 <ferror@plt+0x28410>
  4223e8:	cbz	w0, 422470 <ferror@plt+0x20880>
  4223ec:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4223f0:	add	x1, x1, #0xa80
  4223f4:	add	x0, x0, #0x110
  4223f8:	mov	x2, #0x0                   	// #0
  4223fc:	bl	402488 <ferror@plt+0x898>
  422400:	ldr	x6, [x28, #24]
  422404:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  422408:	ldr	w1, [x28, #116]
  42240c:	ldrb	w25, [x28, #48]
  422410:	mov	x27, x6
  422414:	ldr	w22, [x28]
  422418:	str	w1, [x0, #1440]
  42241c:	ldp	x23, x24, [x28, #8]
  422420:	b	41e704 <ferror@plt+0x1cb14>
  422424:	ldr	w0, [x20]
  422428:	ldp	x23, x24, [x28, #8]
  42242c:	cmp	w0, #0x0
  422430:	ldr	x21, [sp, #104]
  422434:	b.le	422454 <ferror@plt+0x20864>
  422438:	ldr	x2, [x19]
  42243c:	ldr	x1, [x23, x24, lsl #3]
  422440:	add	x0, x2, w0, sxtw
  422444:	ldurb	w0, [x0, #-1]
  422448:	cmp	w0, #0xa
  42244c:	cset	w0, eq  // eq = none
  422450:	str	w0, [x1, #40]
  422454:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x3300>
  422458:	ldr	w1, [x28, #116]
  42245c:	ldrb	w25, [x28, #48]
  422460:	mov	x27, x6
  422464:	ldr	w22, [x28]
  422468:	str	w1, [x0, #2740]
  42246c:	b	41e704 <ferror@plt+0x1cb14>
  422470:	add	x1, x1, #0xa80
  422474:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  422478:	add	x0, x0, #0x110
  42247c:	bl	4025d8 <ferror@plt+0x9e8>
  422480:	b	422400 <ferror@plt+0x20810>
  422484:	ldr	w1, [x20]
  422488:	ldr	x0, [x19]
  42248c:	cmp	w1, #0x0
  422490:	sxtw	x1, w1
  422494:	ldr	x21, [sp, #104]
  422498:	b.le	4224b8 <ferror@plt+0x208c8>
  42249c:	ldp	x4, x5, [x28, #8]
  4224a0:	add	x2, x0, x1
  4224a4:	ldurb	w3, [x2, #-1]
  4224a8:	ldr	x2, [x4, x5, lsl #3]
  4224ac:	cmp	w3, #0xa
  4224b0:	cset	w3, eq  // eq = none
  4224b4:	str	w3, [x2, #40]
  4224b8:	ldr	x3, [x28, #96]
  4224bc:	mov	x2, #0x1                   	// #1
  4224c0:	bl	401a80 <fwrite@plt>
  4224c4:	ldrb	w25, [x28, #48]
  4224c8:	ldr	x6, [x28, #24]
  4224cc:	ldr	w22, [x28]
  4224d0:	mov	x27, x6
  4224d4:	ldp	x23, x24, [x28, #8]
  4224d8:	b	41e704 <ferror@plt+0x1cb14>
  4224dc:	ldr	w0, [x20]
  4224e0:	ldr	x21, [sp, #104]
  4224e4:	cmp	w0, #0x0
  4224e8:	b.le	42250c <ferror@plt+0x2091c>
  4224ec:	ldr	x3, [x19]
  4224f0:	ldp	x1, x2, [x28, #8]
  4224f4:	add	x0, x3, w0, sxtw
  4224f8:	ldurb	w0, [x0, #-1]
  4224fc:	ldr	x1, [x1, x2, lsl #3]
  422500:	cmp	w0, #0xa
  422504:	cset	w0, eq  // eq = none
  422508:	str	w0, [x1, #40]
  42250c:	adrp	x2, 45e000 <ferror@plt+0x5c410>
  422510:	adrp	x1, 443000 <ferror@plt+0x41410>
  422514:	ldr	x0, [x28, #96]
  422518:	add	x1, x1, #0x8b0
  42251c:	ldr	x2, [x2, #728]
  422520:	bl	401bc0 <fprintf@plt>
  422524:	ldrb	w25, [x28, #48]
  422528:	ldr	x6, [x28, #24]
  42252c:	ldr	w22, [x28]
  422530:	mov	x27, x6
  422534:	ldp	x23, x24, [x28, #8]
  422538:	b	41e704 <ferror@plt+0x1cb14>
  42253c:	ldr	w0, [x20]
  422540:	ldr	x21, [sp, #104]
  422544:	cmp	w0, #0x0
  422548:	b.le	42256c <ferror@plt+0x2097c>
  42254c:	ldr	x3, [x19]
  422550:	ldp	x1, x2, [x28, #8]
  422554:	add	x0, x3, w0, sxtw
  422558:	ldurb	w0, [x0, #-1]
  42255c:	ldr	x1, [x1, x2, lsl #3]
  422560:	cmp	w0, #0xa
  422564:	cset	w0, eq  // eq = none
  422568:	str	w0, [x1, #40]
  42256c:	adrp	x2, 45e000 <ferror@plt+0x5c410>
  422570:	adrp	x1, 443000 <ferror@plt+0x41410>
  422574:	ldr	x0, [x28, #96]
  422578:	add	x1, x1, #0x8b0
  42257c:	ldr	x2, [x2, #736]
  422580:	bl	401bc0 <fprintf@plt>
  422584:	ldrb	w25, [x28, #48]
  422588:	ldr	x6, [x28, #24]
  42258c:	ldr	w22, [x28]
  422590:	mov	x27, x6
  422594:	ldp	x23, x24, [x28, #8]
  422598:	b	41e704 <ferror@plt+0x1cb14>
  42259c:	ldr	w1, [x20]
  4225a0:	ldr	x0, [x19]
  4225a4:	cmp	w1, #0x0
  4225a8:	sxtw	x1, w1
  4225ac:	ldr	x21, [sp, #104]
  4225b0:	b.le	4225d0 <ferror@plt+0x209e0>
  4225b4:	ldp	x4, x5, [x28, #8]
  4225b8:	add	x2, x0, x1
  4225bc:	ldurb	w3, [x2, #-1]
  4225c0:	ldr	x2, [x4, x5, lsl #3]
  4225c4:	cmp	w3, #0xa
  4225c8:	cset	w3, eq  // eq = none
  4225cc:	str	w3, [x2, #40]
  4225d0:	ldr	x3, [x28, #96]
  4225d4:	mov	x2, #0x1                   	// #1
  4225d8:	bl	401a80 <fwrite@plt>
  4225dc:	ldrb	w25, [x28, #48]
  4225e0:	ldr	x6, [x28, #24]
  4225e4:	ldr	w22, [x28]
  4225e8:	mov	x27, x6
  4225ec:	ldp	x23, x24, [x28, #8]
  4225f0:	b	41e704 <ferror@plt+0x1cb14>
  4225f4:	ldr	w1, [x20]
  4225f8:	ldr	x0, [x19]
  4225fc:	cmp	w1, #0x0
  422600:	sxtw	x1, w1
  422604:	ldr	x21, [sp, #104]
  422608:	b.le	422628 <ferror@plt+0x20a38>
  42260c:	ldp	x4, x5, [x28, #8]
  422610:	add	x2, x0, x1
  422614:	ldurb	w3, [x2, #-1]
  422618:	ldr	x2, [x4, x5, lsl #3]
  42261c:	cmp	w3, #0xa
  422620:	cset	w3, eq  // eq = none
  422624:	str	w3, [x2, #40]
  422628:	ldr	x3, [x28, #96]
  42262c:	mov	x2, #0x1                   	// #1
  422630:	bl	401a80 <fwrite@plt>
  422634:	ldrb	w25, [x28, #48]
  422638:	ldr	x6, [x28, #24]
  42263c:	ldr	w22, [x28]
  422640:	mov	x27, x6
  422644:	ldp	x23, x24, [x28, #8]
  422648:	b	41e704 <ferror@plt+0x1cb14>
  42264c:	ldr	w0, [x20]
  422650:	ldr	x21, [sp, #104]
  422654:	cmp	w0, #0x0
  422658:	b.le	42267c <ferror@plt+0x20a8c>
  42265c:	ldr	x3, [x19]
  422660:	ldp	x1, x2, [x28, #8]
  422664:	add	x0, x3, w0, sxtw
  422668:	ldurb	w0, [x0, #-1]
  42266c:	ldr	x1, [x1, x2, lsl #3]
  422670:	cmp	w0, #0xa
  422674:	cset	w0, eq  // eq = none
  422678:	str	w0, [x1, #40]
  42267c:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  422680:	ldr	x1, [x28, #96]
  422684:	ldr	x0, [x0, #728]
  422688:	bl	4017a0 <fputs@plt>
  42268c:	ldrb	w25, [x28, #48]
  422690:	ldr	x6, [x28, #24]
  422694:	ldr	w22, [x28]
  422698:	mov	x27, x6
  42269c:	ldp	x23, x24, [x28, #8]
  4226a0:	b	41e704 <ferror@plt+0x1cb14>
  4226a4:	ldr	w0, [x20]
  4226a8:	ldr	x21, [sp, #104]
  4226ac:	cmp	w0, #0x0
  4226b0:	b.le	4226d4 <ferror@plt+0x20ae4>
  4226b4:	ldr	x3, [x19]
  4226b8:	ldp	x1, x2, [x28, #8]
  4226bc:	add	x0, x3, w0, sxtw
  4226c0:	ldurb	w0, [x0, #-1]
  4226c4:	ldr	x1, [x1, x2, lsl #3]
  4226c8:	cmp	w0, #0xa
  4226cc:	cset	w0, eq  // eq = none
  4226d0:	str	w0, [x1, #40]
  4226d4:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  4226d8:	ldr	x1, [x28, #96]
  4226dc:	ldr	x0, [x0, #736]
  4226e0:	bl	4017a0 <fputs@plt>
  4226e4:	ldrb	w25, [x28, #48]
  4226e8:	ldr	x6, [x28, #24]
  4226ec:	ldr	w22, [x28]
  4226f0:	mov	x27, x6
  4226f4:	ldp	x23, x24, [x28, #8]
  4226f8:	b	41e704 <ferror@plt+0x1cb14>
  4226fc:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  422700:	ldr	w1, [x0, #176]
  422704:	ldr	x0, [sp, #128]
  422708:	cmp	w1, #0x0
  42270c:	ldr	x0, [x0, #168]
  422710:	b.le	422730 <ferror@plt+0x20b40>
  422714:	ldp	x3, x4, [x28, #8]
  422718:	add	x1, x0, w1, sxtw
  42271c:	ldurb	w2, [x1, #-1]
  422720:	ldr	x1, [x3, x4, lsl #3]
  422724:	cmp	w2, #0xa
  422728:	cset	w2, eq  // eq = none
  42272c:	str	w2, [x1, #40]
  422730:	bl	412738 <ferror@plt+0x10b48>
  422734:	and	w0, w0, #0xff
  422738:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  42273c:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  422740:	ldr	w1, [x1, #144]
  422744:	str	w0, [x2, #16]
  422748:	mov	w0, #0x102                 	// #258
  42274c:	sub	w1, w1, #0x15
  422750:	cmp	w1, #0x1
  422754:	b.hi	41e91c <ferror@plt+0x1cd2c>  // b.pmore
  422758:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  42275c:	mov	w1, #0x17                  	// #23
  422760:	str	w1, [x2, #144]
  422764:	b	41e91c <ferror@plt+0x1cd2c>
  422768:	ldr	w1, [x20]
  42276c:	ldr	x0, [x19]
  422770:	cmp	w1, #0x0
  422774:	ldr	x21, [sp, #104]
  422778:	b.le	422798 <ferror@plt+0x20ba8>
  42277c:	ldp	x3, x4, [x28, #8]
  422780:	add	x1, x0, w1, sxtw
  422784:	ldurb	w2, [x1, #-1]
  422788:	ldr	x1, [x3, x4, lsl #3]
  42278c:	cmp	w2, #0xa
  422790:	cset	w2, eq  // eq = none
  422794:	str	w2, [x1, #40]
  422798:	bl	411e70 <ferror@plt+0x10280>
  42279c:	ldrb	w25, [x28, #48]
  4227a0:	ldr	x6, [x28, #24]
  4227a4:	ldr	w22, [x28]
  4227a8:	mov	x27, x6
  4227ac:	ldp	x23, x24, [x28, #8]
  4227b0:	b	41e704 <ferror@plt+0x1cb14>
  4227b4:	ldr	w1, [x20]
  4227b8:	ldr	x0, [x19]
  4227bc:	cmp	w1, #0x0
  4227c0:	ldr	x21, [sp, #104]
  4227c4:	b.le	4227e4 <ferror@plt+0x20bf4>
  4227c8:	ldp	x3, x4, [x28, #8]
  4227cc:	add	x1, x0, w1, sxtw
  4227d0:	ldurb	w2, [x1, #-1]
  4227d4:	ldr	x1, [x3, x4, lsl #3]
  4227d8:	cmp	w2, #0xa
  4227dc:	cset	w2, eq  // eq = none
  4227e0:	str	w2, [x1, #40]
  4227e4:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4227e8:	ldr	w1, [x2, #1444]
  4227ec:	add	w1, w1, #0x1
  4227f0:	str	w1, [x2, #1444]
  4227f4:	bl	411e70 <ferror@plt+0x10280>
  4227f8:	ldr	w0, [x28, #108]
  4227fc:	cmp	w0, #0x0
  422800:	b.le	42295c <ferror@plt+0x20d6c>
  422804:	ldr	x6, [x28, #24]
  422808:	mov	w0, #0x19                  	// #25
  42280c:	ldrb	w25, [x28, #48]
  422810:	mov	w22, w0
  422814:	mov	x27, x6
  422818:	str	w0, [x28]
  42281c:	ldp	x23, x24, [x28, #8]
  422820:	b	41e704 <ferror@plt+0x1cb14>
  422824:	ldr	w1, [x20]
  422828:	ldr	x0, [x19]
  42282c:	cmp	w1, #0x0
  422830:	ldr	x21, [sp, #104]
  422834:	b.le	422854 <ferror@plt+0x20c64>
  422838:	ldp	x3, x4, [x28, #8]
  42283c:	add	x1, x0, w1, sxtw
  422840:	ldurb	w2, [x1, #-1]
  422844:	ldr	x1, [x3, x4, lsl #3]
  422848:	cmp	w2, #0xa
  42284c:	cset	w2, eq  // eq = none
  422850:	str	w2, [x1, #40]
  422854:	bl	411e70 <ferror@plt+0x10280>
  422858:	ldrb	w25, [x28, #48]
  42285c:	ldr	x6, [x28, #24]
  422860:	ldr	w22, [x28]
  422864:	mov	x27, x6
  422868:	ldp	x23, x24, [x28, #8]
  42286c:	b	41e704 <ferror@plt+0x1cb14>
  422870:	ldr	w1, [x20]
  422874:	ldr	x0, [x19]
  422878:	cmp	w1, #0x0
  42287c:	ldr	x21, [sp, #104]
  422880:	b.le	4228a0 <ferror@plt+0x20cb0>
  422884:	ldp	x3, x4, [x28, #8]
  422888:	add	x1, x0, w1, sxtw
  42288c:	ldurb	w2, [x1, #-1]
  422890:	ldr	x1, [x3, x4, lsl #3]
  422894:	cmp	w2, #0xa
  422898:	cset	w2, eq  // eq = none
  42289c:	str	w2, [x1, #40]
  4228a0:	bl	411e70 <ferror@plt+0x10280>
  4228a4:	ldrb	w25, [x28, #48]
  4228a8:	ldr	x6, [x28, #24]
  4228ac:	mov	w0, #0x19                  	// #25
  4228b0:	mov	w22, w0
  4228b4:	str	w0, [x28]
  4228b8:	mov	x27, x6
  4228bc:	ldp	x23, x24, [x28, #8]
  4228c0:	b	41e704 <ferror@plt+0x1cb14>
  4228c4:	ldr	w1, [x20]
  4228c8:	ldr	x0, [x19]
  4228cc:	cmp	w1, #0x0
  4228d0:	ldr	x21, [sp, #104]
  4228d4:	b.le	4228f4 <ferror@plt+0x20d04>
  4228d8:	ldp	x3, x4, [x28, #8]
  4228dc:	add	x1, x0, w1, sxtw
  4228e0:	ldurb	w2, [x1, #-1]
  4228e4:	ldr	x1, [x3, x4, lsl #3]
  4228e8:	cmp	w2, #0xa
  4228ec:	cset	w2, eq  // eq = none
  4228f0:	str	w2, [x1, #40]
  4228f4:	bl	411e70 <ferror@plt+0x10280>
  4228f8:	ldrb	w25, [x28, #48]
  4228fc:	ldr	x6, [x28, #24]
  422900:	ldr	w22, [x28]
  422904:	mov	x27, x6
  422908:	ldp	x23, x24, [x28, #8]
  42290c:	b	41e704 <ferror@plt+0x1cb14>
  422910:	ldr	w1, [x20]
  422914:	ldr	x0, [x19]
  422918:	cmp	w1, #0x0
  42291c:	ldr	x21, [sp, #104]
  422920:	b.le	422940 <ferror@plt+0x20d50>
  422924:	ldp	x3, x4, [x28, #8]
  422928:	add	x1, x0, w1, sxtw
  42292c:	ldurb	w2, [x1, #-1]
  422930:	ldr	x1, [x3, x4, lsl #3]
  422934:	cmp	w2, #0xa
  422938:	cset	w2, eq  // eq = none
  42293c:	str	w2, [x1, #40]
  422940:	bl	411e70 <ferror@plt+0x10280>
  422944:	ldrb	w25, [x28, #48]
  422948:	ldr	x6, [x28, #24]
  42294c:	ldr	w22, [x28]
  422950:	mov	x27, x6
  422954:	ldp	x23, x24, [x28, #8]
  422958:	b	41e704 <ferror@plt+0x1cb14>
  42295c:	ldr	x6, [x28, #24]
  422960:	mov	w0, #0x3                   	// #3
  422964:	ldrb	w25, [x28, #48]
  422968:	mov	w22, w0
  42296c:	mov	x27, x6
  422970:	str	w0, [x28]
  422974:	ldp	x23, x24, [x28, #8]
  422978:	b	41e704 <ferror@plt+0x1cb14>
  42297c:	ldr	w1, [x20]
  422980:	ldr	x0, [x19]
  422984:	cmp	w1, #0x0
  422988:	ldr	x21, [sp, #104]
  42298c:	b.le	4229ac <ferror@plt+0x20dbc>
  422990:	ldp	x3, x4, [x28, #8]
  422994:	add	x1, x0, w1, sxtw
  422998:	ldurb	w2, [x1, #-1]
  42299c:	ldr	x1, [x3, x4, lsl #3]
  4229a0:	cmp	w2, #0xa
  4229a4:	cset	w2, eq  // eq = none
  4229a8:	str	w2, [x1, #40]
  4229ac:	bl	411e70 <ferror@plt+0x10280>
  4229b0:	ldrb	w25, [x28, #48]
  4229b4:	ldr	x6, [x28, #24]
  4229b8:	mov	w0, #0x19                  	// #25
  4229bc:	mov	w22, w0
  4229c0:	str	w0, [x28]
  4229c4:	mov	x27, x6
  4229c8:	ldp	x23, x24, [x28, #8]
  4229cc:	b	41e704 <ferror@plt+0x1cb14>
  4229d0:	ldr	w1, [x20]
  4229d4:	ldr	x0, [x19]
  4229d8:	cmp	w1, #0x0
  4229dc:	ldr	x21, [sp, #104]
  4229e0:	b.le	422a00 <ferror@plt+0x20e10>
  4229e4:	ldp	x3, x4, [x28, #8]
  4229e8:	add	x1, x0, w1, sxtw
  4229ec:	ldurb	w2, [x1, #-1]
  4229f0:	ldr	x1, [x3, x4, lsl #3]
  4229f4:	cmp	w2, #0xa
  4229f8:	cset	w2, eq  // eq = none
  4229fc:	str	w2, [x1, #40]
  422a00:	bl	411e70 <ferror@plt+0x10280>
  422a04:	ldrb	w25, [x28, #48]
  422a08:	ldr	x6, [x28, #24]
  422a0c:	ldr	w22, [x28]
  422a10:	mov	x27, x6
  422a14:	ldp	x23, x24, [x28, #8]
  422a18:	b	41e704 <ferror@plt+0x1cb14>
  422a1c:	ldr	w1, [x20]
  422a20:	ldr	x0, [x19]
  422a24:	cmp	w1, #0x0
  422a28:	ldr	x21, [sp, #104]
  422a2c:	b.le	422a4c <ferror@plt+0x20e5c>
  422a30:	ldp	x3, x4, [x28, #8]
  422a34:	add	x1, x0, w1, sxtw
  422a38:	ldurb	w2, [x1, #-1]
  422a3c:	ldr	x1, [x3, x4, lsl #3]
  422a40:	cmp	w2, #0xa
  422a44:	cset	w2, eq  // eq = none
  422a48:	str	w2, [x1, #40]
  422a4c:	bl	411e70 <ferror@plt+0x10280>
  422a50:	ldrb	w25, [x28, #48]
  422a54:	ldr	x6, [x28, #24]
  422a58:	ldr	w22, [x28]
  422a5c:	mov	x27, x6
  422a60:	ldp	x23, x24, [x28, #8]
  422a64:	b	41e704 <ferror@plt+0x1cb14>
  422a68:	ldr	w1, [x20]
  422a6c:	ldr	x0, [x19]
  422a70:	cmp	w1, #0x0
  422a74:	ldr	x21, [sp, #104]
  422a78:	b.le	422a98 <ferror@plt+0x20ea8>
  422a7c:	ldp	x3, x4, [x28, #8]
  422a80:	add	x1, x0, w1, sxtw
  422a84:	ldurb	w2, [x1, #-1]
  422a88:	ldr	x1, [x3, x4, lsl #3]
  422a8c:	cmp	w2, #0xa
  422a90:	cset	w2, eq  // eq = none
  422a94:	str	w2, [x1, #40]
  422a98:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  422a9c:	ldr	w1, [x2, #1444]
  422aa0:	add	w1, w1, #0x1
  422aa4:	str	w1, [x2, #1444]
  422aa8:	bl	411e70 <ferror@plt+0x10280>
  422aac:	ldr	w0, [x28, #108]
  422ab0:	cmp	w0, #0x0
  422ab4:	b.le	422c10 <ferror@plt+0x21020>
  422ab8:	ldr	x6, [x28, #24]
  422abc:	ldrb	w25, [x28, #48]
  422ac0:	ldr	w22, [x28]
  422ac4:	mov	x27, x6
  422ac8:	ldp	x23, x24, [x28, #8]
  422acc:	b	41e704 <ferror@plt+0x1cb14>
  422ad0:	ldr	w1, [x20]
  422ad4:	ldr	x0, [x19]
  422ad8:	cmp	w1, #0x0
  422adc:	ldr	x21, [sp, #104]
  422ae0:	b.le	422b00 <ferror@plt+0x20f10>
  422ae4:	ldp	x3, x4, [x28, #8]
  422ae8:	add	x1, x0, w1, sxtw
  422aec:	ldurb	w2, [x1, #-1]
  422af0:	ldr	x1, [x3, x4, lsl #3]
  422af4:	cmp	w2, #0xa
  422af8:	cset	w2, eq  // eq = none
  422afc:	str	w2, [x1, #40]
  422b00:	bl	411e70 <ferror@plt+0x10280>
  422b04:	ldrb	w25, [x28, #48]
  422b08:	ldr	x6, [x28, #24]
  422b0c:	mov	w0, #0x1f                  	// #31
  422b10:	mov	w22, w0
  422b14:	str	w0, [x28]
  422b18:	mov	x27, x6
  422b1c:	ldp	x23, x24, [x28, #8]
  422b20:	b	41e704 <ferror@plt+0x1cb14>
  422b24:	ldr	w1, [x20]
  422b28:	ldr	x0, [x19]
  422b2c:	cmp	w1, #0x0
  422b30:	ldr	x21, [sp, #104]
  422b34:	b.le	422b54 <ferror@plt+0x20f64>
  422b38:	ldp	x3, x4, [x28, #8]
  422b3c:	add	x1, x0, w1, sxtw
  422b40:	ldurb	w2, [x1, #-1]
  422b44:	ldr	x1, [x3, x4, lsl #3]
  422b48:	cmp	w2, #0xa
  422b4c:	cset	w2, eq  // eq = none
  422b50:	str	w2, [x1, #40]
  422b54:	bl	411e70 <ferror@plt+0x10280>
  422b58:	ldrb	w25, [x28, #48]
  422b5c:	ldr	x6, [x28, #24]
  422b60:	ldr	w22, [x28]
  422b64:	mov	x27, x6
  422b68:	ldp	x23, x24, [x28, #8]
  422b6c:	b	41e704 <ferror@plt+0x1cb14>
  422b70:	ldr	w1, [x20]
  422b74:	ldr	x0, [x19]
  422b78:	cmp	w1, #0x0
  422b7c:	ldr	x21, [sp, #104]
  422b80:	b.le	422ba0 <ferror@plt+0x20fb0>
  422b84:	ldp	x3, x4, [x28, #8]
  422b88:	add	x1, x0, w1, sxtw
  422b8c:	ldurb	w2, [x1, #-1]
  422b90:	ldr	x1, [x3, x4, lsl #3]
  422b94:	cmp	w2, #0xa
  422b98:	cset	w2, eq  // eq = none
  422b9c:	str	w2, [x1, #40]
  422ba0:	bl	411e70 <ferror@plt+0x10280>
  422ba4:	ldrb	w25, [x28, #48]
  422ba8:	ldr	x6, [x28, #24]
  422bac:	ldr	w22, [x28]
  422bb0:	mov	x27, x6
  422bb4:	ldp	x23, x24, [x28, #8]
  422bb8:	b	41e704 <ferror@plt+0x1cb14>
  422bbc:	ldr	w1, [x20]
  422bc0:	ldr	x0, [x19]
  422bc4:	cmp	w1, #0x0
  422bc8:	ldr	x21, [sp, #104]
  422bcc:	b.le	422bec <ferror@plt+0x20ffc>
  422bd0:	ldp	x3, x4, [x28, #8]
  422bd4:	add	x1, x0, w1, sxtw
  422bd8:	ldurb	w2, [x1, #-1]
  422bdc:	ldr	x1, [x3, x4, lsl #3]
  422be0:	cmp	w2, #0xa
  422be4:	cset	w2, eq  // eq = none
  422be8:	str	w2, [x1, #40]
  422bec:	bl	411e70 <ferror@plt+0x10280>
  422bf0:	ldrb	w25, [x28, #48]
  422bf4:	ldr	x6, [x28, #24]
  422bf8:	mov	w0, #0x35                  	// #53
  422bfc:	mov	w22, w0
  422c00:	str	w0, [x28]
  422c04:	mov	x27, x6
  422c08:	ldp	x23, x24, [x28, #8]
  422c0c:	b	41e704 <ferror@plt+0x1cb14>
  422c10:	ldr	w0, [x28, #120]
  422c14:	cbnz	w0, 422f40 <ferror@plt+0x21350>
  422c18:	ldr	x6, [x28, #24]
  422c1c:	mov	w0, #0x3                   	// #3
  422c20:	ldrb	w25, [x28, #48]
  422c24:	mov	w22, w0
  422c28:	mov	x27, x6
  422c2c:	str	w0, [x28]
  422c30:	str	wzr, [x28, #120]
  422c34:	ldp	x23, x24, [x28, #8]
  422c38:	b	41e704 <ferror@plt+0x1cb14>
  422c3c:	ldr	w1, [x20]
  422c40:	ldr	x0, [x19]
  422c44:	cmp	w1, #0x0
  422c48:	ldr	x21, [sp, #104]
  422c4c:	b.le	422c6c <ferror@plt+0x2107c>
  422c50:	ldp	x3, x4, [x28, #8]
  422c54:	add	x1, x0, w1, sxtw
  422c58:	ldurb	w2, [x1, #-1]
  422c5c:	ldr	x1, [x3, x4, lsl #3]
  422c60:	cmp	w2, #0xa
  422c64:	cset	w2, eq  // eq = none
  422c68:	str	w2, [x1, #40]
  422c6c:	bl	411e70 <ferror@plt+0x10280>
  422c70:	ldrb	w25, [x28, #48]
  422c74:	ldr	x6, [x28, #24]
  422c78:	ldr	w22, [x28]
  422c7c:	mov	x27, x6
  422c80:	ldp	x23, x24, [x28, #8]
  422c84:	b	41e704 <ferror@plt+0x1cb14>
  422c88:	ldr	w1, [x20]
  422c8c:	ldr	x0, [x19]
  422c90:	cmp	w1, #0x0
  422c94:	ldr	x21, [sp, #104]
  422c98:	b.le	422cb8 <ferror@plt+0x210c8>
  422c9c:	ldp	x3, x4, [x28, #8]
  422ca0:	add	x1, x0, w1, sxtw
  422ca4:	ldurb	w2, [x1, #-1]
  422ca8:	ldr	x1, [x3, x4, lsl #3]
  422cac:	cmp	w2, #0xa
  422cb0:	cset	w2, eq  // eq = none
  422cb4:	str	w2, [x1, #40]
  422cb8:	bl	411e70 <ferror@plt+0x10280>
  422cbc:	ldrb	w25, [x28, #48]
  422cc0:	ldr	x6, [x28, #24]
  422cc4:	ldr	w22, [x28]
  422cc8:	mov	x27, x6
  422ccc:	ldp	x23, x24, [x28, #8]
  422cd0:	b	41e704 <ferror@plt+0x1cb14>
  422cd4:	ldr	w1, [x20]
  422cd8:	ldr	x0, [x19]
  422cdc:	cmp	w1, #0x0
  422ce0:	ldr	x21, [sp, #104]
  422ce4:	b.le	422d04 <ferror@plt+0x21114>
  422ce8:	ldp	x3, x4, [x28, #8]
  422cec:	add	x1, x0, w1, sxtw
  422cf0:	ldurb	w2, [x1, #-1]
  422cf4:	ldr	x1, [x3, x4, lsl #3]
  422cf8:	cmp	w2, #0xa
  422cfc:	cset	w2, eq  // eq = none
  422d00:	str	w2, [x1, #40]
  422d04:	bl	411e70 <ferror@plt+0x10280>
  422d08:	ldr	x0, [x19]
  422d0c:	bl	4119e8 <ferror@plt+0xfdf8>
  422d10:	cbnz	w0, 422dd8 <ferror@plt+0x211e8>
  422d14:	ldr	x6, [x28, #24]
  422d18:	ldrb	w25, [x28, #48]
  422d1c:	ldr	w22, [x28]
  422d20:	mov	x27, x6
  422d24:	ldp	x23, x24, [x28, #8]
  422d28:	b	41e704 <ferror@plt+0x1cb14>
  422d2c:	ldr	w1, [x20]
  422d30:	ldr	x0, [x19]
  422d34:	cmp	w1, #0x0
  422d38:	ldr	x21, [sp, #104]
  422d3c:	b.le	422d5c <ferror@plt+0x2116c>
  422d40:	ldp	x3, x4, [x28, #8]
  422d44:	add	x1, x0, w1, sxtw
  422d48:	ldurb	w2, [x1, #-1]
  422d4c:	ldr	x1, [x3, x4, lsl #3]
  422d50:	cmp	w2, #0xa
  422d54:	cset	w2, eq  // eq = none
  422d58:	str	w2, [x1, #40]
  422d5c:	bl	411e70 <ferror@plt+0x10280>
  422d60:	ldr	x0, [x19]
  422d64:	bl	411a60 <ferror@plt+0xfe70>
  422d68:	cbnz	w0, 422dfc <ferror@plt+0x2120c>
  422d6c:	ldr	x6, [x28, #24]
  422d70:	ldrb	w25, [x28, #48]
  422d74:	ldr	w22, [x28]
  422d78:	mov	x27, x6
  422d7c:	ldp	x23, x24, [x28, #8]
  422d80:	b	41e704 <ferror@plt+0x1cb14>
  422d84:	ldr	w1, [x20]
  422d88:	ldr	x0, [x19]
  422d8c:	cmp	w1, #0x0
  422d90:	ldr	x21, [sp, #104]
  422d94:	b.le	422db4 <ferror@plt+0x211c4>
  422d98:	ldp	x3, x4, [x28, #8]
  422d9c:	add	x1, x0, w1, sxtw
  422da0:	ldurb	w2, [x1, #-1]
  422da4:	ldr	x1, [x3, x4, lsl #3]
  422da8:	cmp	w2, #0xa
  422dac:	cset	w2, eq  // eq = none
  422db0:	str	w2, [x1, #40]
  422db4:	bl	411e70 <ferror@plt+0x10280>
  422db8:	mov	w0, #0x18                  	// #24
  422dbc:	bl	41e140 <ferror@plt+0x1c550>
  422dc0:	ldr	x6, [x28, #24]
  422dc4:	ldrb	w25, [x28, #48]
  422dc8:	ldr	w22, [x28]
  422dcc:	mov	x27, x6
  422dd0:	ldp	x23, x24, [x28, #8]
  422dd4:	b	41e704 <ferror@plt+0x1cb14>
  422dd8:	ldr	x6, [x28, #24]
  422ddc:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  422de0:	mov	w1, #0x1                   	// #1
  422de4:	ldrb	w25, [x28, #48]
  422de8:	ldr	w22, [x28]
  422dec:	mov	x27, x6
  422df0:	str	w1, [x0, #4036]
  422df4:	ldp	x23, x24, [x28, #8]
  422df8:	b	41e704 <ferror@plt+0x1cb14>
  422dfc:	ldr	x6, [x28, #24]
  422e00:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  422e04:	mov	w1, #0x1                   	// #1
  422e08:	ldrb	w25, [x28, #48]
  422e0c:	ldr	w22, [x28]
  422e10:	mov	x27, x6
  422e14:	str	w1, [x0, #2864]
  422e18:	ldp	x23, x24, [x28, #8]
  422e1c:	b	41e704 <ferror@plt+0x1cb14>
  422e20:	ldr	w1, [x20]
  422e24:	ldr	x0, [x19]
  422e28:	cmp	w1, #0x0
  422e2c:	ldr	x21, [sp, #104]
  422e30:	b.le	422e50 <ferror@plt+0x21260>
  422e34:	ldp	x3, x4, [x28, #8]
  422e38:	add	x1, x0, w1, sxtw
  422e3c:	ldurb	w2, [x1, #-1]
  422e40:	ldr	x1, [x3, x4, lsl #3]
  422e44:	cmp	w2, #0xa
  422e48:	cset	w2, eq  // eq = none
  422e4c:	str	w2, [x1, #40]
  422e50:	bl	411e70 <ferror@plt+0x10280>
  422e54:	ldrb	w25, [x28, #48]
  422e58:	ldr	x6, [x28, #24]
  422e5c:	ldr	w0, [x28, #108]
  422e60:	ldr	w22, [x28]
  422e64:	mov	x27, x6
  422e68:	add	w0, w0, #0x1
  422e6c:	str	w0, [x28, #108]
  422e70:	ldp	x23, x24, [x28, #8]
  422e74:	b	41e704 <ferror@plt+0x1cb14>
  422e78:	ldr	w1, [x20]
  422e7c:	ldr	x0, [x19]
  422e80:	cmp	w1, #0x0
  422e84:	ldr	x21, [sp, #104]
  422e88:	b.le	422ea8 <ferror@plt+0x212b8>
  422e8c:	ldp	x3, x4, [x28, #8]
  422e90:	add	x1, x0, w1, sxtw
  422e94:	ldurb	w2, [x1, #-1]
  422e98:	ldr	x1, [x3, x4, lsl #3]
  422e9c:	cmp	w2, #0xa
  422ea0:	cset	w2, eq  // eq = none
  422ea4:	str	w2, [x1, #40]
  422ea8:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  422eac:	ldr	w1, [x2, #1444]
  422eb0:	add	w1, w1, #0x1
  422eb4:	str	w1, [x2, #1444]
  422eb8:	bl	411e70 <ferror@plt+0x10280>
  422ebc:	ldr	w0, [x28, #108]
  422ec0:	cmp	w0, #0x0
  422ec4:	b.le	422f70 <ferror@plt+0x21380>
  422ec8:	ldr	w0, [sp, #168]
  422ecc:	cbnz	w0, 422f50 <ferror@plt+0x21360>
  422ed0:	ldr	x6, [x28, #24]
  422ed4:	ldrb	w25, [x28, #48]
  422ed8:	ldr	w22, [x28]
  422edc:	mov	x27, x6
  422ee0:	ldp	x23, x24, [x28, #8]
  422ee4:	b	41e704 <ferror@plt+0x1cb14>
  422ee8:	ldr	w1, [x20]
  422eec:	ldr	x0, [x19]
  422ef0:	cmp	w1, #0x0
  422ef4:	ldr	x21, [sp, #104]
  422ef8:	b.le	422f18 <ferror@plt+0x21328>
  422efc:	ldp	x3, x4, [x28, #8]
  422f00:	add	x1, x0, w1, sxtw
  422f04:	ldurb	w2, [x1, #-1]
  422f08:	ldr	x1, [x3, x4, lsl #3]
  422f0c:	cmp	w2, #0xa
  422f10:	cset	w2, eq  // eq = none
  422f14:	str	w2, [x1, #40]
  422f18:	bl	411e70 <ferror@plt+0x10280>
  422f1c:	ldrb	w25, [x28, #48]
  422f20:	ldr	x6, [x28, #24]
  422f24:	ldr	w0, [x28, #108]
  422f28:	ldr	w22, [x28]
  422f2c:	mov	x27, x6
  422f30:	sub	w0, w0, #0x1
  422f34:	str	w0, [x28, #108]
  422f38:	ldp	x23, x24, [x28, #8]
  422f3c:	b	41e704 <ferror@plt+0x1cb14>
  422f40:	adrp	x0, 443000 <ferror@plt+0x41410>
  422f44:	add	x0, x0, #0x858
  422f48:	bl	411e70 <ferror@plt+0x10280>
  422f4c:	b	422c18 <ferror@plt+0x21028>
  422f50:	ldr	w0, [x28, #104]
  422f54:	cbnz	w0, 422f70 <ferror@plt+0x21380>
  422f58:	ldr	x6, [x28, #24]
  422f5c:	ldrb	w25, [x28, #48]
  422f60:	ldr	w22, [x28]
  422f64:	mov	x27, x6
  422f68:	ldp	x23, x24, [x28, #8]
  422f6c:	b	41e704 <ferror@plt+0x1cb14>
  422f70:	ldr	w0, [x28, #120]
  422f74:	cbnz	w0, 4239a4 <ferror@plt+0x21db4>
  422f78:	ldr	x6, [x28, #24]
  422f7c:	mov	w0, #0x3                   	// #3
  422f80:	ldrb	w25, [x28, #48]
  422f84:	mov	w22, w0
  422f88:	mov	x27, x6
  422f8c:	str	w0, [x28]
  422f90:	str	wzr, [x28, #120]
  422f94:	str	wzr, [sp, #168]
  422f98:	ldp	x23, x24, [x28, #8]
  422f9c:	b	41e704 <ferror@plt+0x1cb14>
  422fa0:	ldr	w0, [x20]
  422fa4:	ldp	x23, x24, [x28, #8]
  422fa8:	cmp	w0, #0x0
  422fac:	ldr	x21, [sp, #104]
  422fb0:	b.le	422fd0 <ferror@plt+0x213e0>
  422fb4:	ldr	x2, [x19]
  422fb8:	ldr	x1, [x23, x24, lsl #3]
  422fbc:	add	x0, x2, w0, sxtw
  422fc0:	ldurb	w0, [x0, #-1]
  422fc4:	cmp	w0, #0xa
  422fc8:	cset	w0, eq  // eq = none
  422fcc:	str	w0, [x1, #40]
  422fd0:	ldrb	w25, [x28, #48]
  422fd4:	mov	x27, x6
  422fd8:	ldr	w22, [x28]
  422fdc:	str	wzr, [x28, #108]
  422fe0:	b	41e704 <ferror@plt+0x1cb14>
  422fe4:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  422fe8:	ldr	w0, [x0, #176]
  422fec:	cmp	w0, #0x0
  422ff0:	b.le	42301c <ferror@plt+0x2142c>
  422ff4:	ldr	x1, [sp, #128]
  422ff8:	ldr	x2, [x28, #16]
  422ffc:	ldr	x3, [x1, #168]
  423000:	ldr	x1, [x28, #8]
  423004:	add	x0, x3, w0, sxtw
  423008:	ldr	x1, [x1, x2, lsl #3]
  42300c:	ldurb	w0, [x0, #-1]
  423010:	cmp	w0, #0xa
  423014:	cset	w0, eq  // eq = none
  423018:	str	w0, [x1, #40]
  42301c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423020:	mov	w1, #0x17                  	// #23
  423024:	mov	w0, #0x11f                 	// #287
  423028:	str	w1, [x2, #144]
  42302c:	b	41e91c <ferror@plt+0x1cd2c>
  423030:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423034:	ldr	w0, [x0, #176]
  423038:	cmp	w0, #0x0
  42303c:	b.le	423068 <ferror@plt+0x21478>
  423040:	ldr	x1, [sp, #128]
  423044:	ldr	x2, [x28, #16]
  423048:	ldr	x3, [x1, #168]
  42304c:	ldr	x1, [x28, #8]
  423050:	add	x0, x3, w0, sxtw
  423054:	ldr	x1, [x1, x2, lsl #3]
  423058:	ldurb	w0, [x0, #-1]
  42305c:	cmp	w0, #0xa
  423060:	cset	w0, eq  // eq = none
  423064:	str	w0, [x1, #40]
  423068:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  42306c:	mov	w1, #0x17                  	// #23
  423070:	mov	w0, #0x11e                 	// #286
  423074:	str	w1, [x2, #144]
  423078:	b	41e91c <ferror@plt+0x1cd2c>
  42307c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423080:	ldr	w0, [x0, #176]
  423084:	cmp	w0, #0x0
  423088:	b.le	4230b4 <ferror@plt+0x214c4>
  42308c:	ldr	x1, [sp, #128]
  423090:	ldr	x2, [x28, #16]
  423094:	ldr	x3, [x1, #168]
  423098:	ldr	x1, [x28, #8]
  42309c:	add	x0, x3, w0, sxtw
  4230a0:	ldr	x1, [x1, x2, lsl #3]
  4230a4:	ldurb	w0, [x0, #-1]
  4230a8:	cmp	w0, #0xa
  4230ac:	cset	w0, eq  // eq = none
  4230b0:	str	w0, [x1, #40]
  4230b4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4230b8:	mov	w1, #0x17                  	// #23
  4230bc:	mov	w0, #0x11d                 	// #285
  4230c0:	str	w1, [x2, #144]
  4230c4:	b	41e91c <ferror@plt+0x1cd2c>
  4230c8:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4230cc:	ldr	w0, [x0, #176]
  4230d0:	cmp	w0, #0x0
  4230d4:	b.le	423100 <ferror@plt+0x21510>
  4230d8:	ldr	x1, [sp, #128]
  4230dc:	ldr	x2, [x28, #16]
  4230e0:	ldr	x3, [x1, #168]
  4230e4:	ldr	x1, [x28, #8]
  4230e8:	add	x0, x3, w0, sxtw
  4230ec:	ldr	x1, [x1, x2, lsl #3]
  4230f0:	ldurb	w0, [x0, #-1]
  4230f4:	cmp	w0, #0xa
  4230f8:	cset	w0, eq  // eq = none
  4230fc:	str	w0, [x1, #40]
  423100:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423104:	mov	w1, #0x17                  	// #23
  423108:	mov	w0, #0x11c                 	// #284
  42310c:	str	w1, [x2, #144]
  423110:	b	41e91c <ferror@plt+0x1cd2c>
  423114:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423118:	ldr	w0, [x0, #176]
  42311c:	cmp	w0, #0x0
  423120:	b.le	42314c <ferror@plt+0x2155c>
  423124:	ldr	x1, [sp, #128]
  423128:	ldr	x2, [x28, #16]
  42312c:	ldr	x3, [x1, #168]
  423130:	ldr	x1, [x28, #8]
  423134:	add	x0, x3, w0, sxtw
  423138:	ldr	x1, [x1, x2, lsl #3]
  42313c:	ldurb	w0, [x0, #-1]
  423140:	cmp	w0, #0xa
  423144:	cset	w0, eq  // eq = none
  423148:	str	w0, [x1, #40]
  42314c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423150:	mov	w1, #0x17                  	// #23
  423154:	mov	w0, #0x11b                 	// #283
  423158:	str	w1, [x2, #144]
  42315c:	b	41e91c <ferror@plt+0x1cd2c>
  423160:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423164:	ldr	w0, [x0, #176]
  423168:	cmp	w0, #0x0
  42316c:	b.le	423198 <ferror@plt+0x215a8>
  423170:	ldr	x1, [sp, #128]
  423174:	ldr	x2, [x28, #16]
  423178:	ldr	x3, [x1, #168]
  42317c:	ldr	x1, [x28, #8]
  423180:	add	x0, x3, w0, sxtw
  423184:	ldr	x1, [x1, x2, lsl #3]
  423188:	ldurb	w0, [x0, #-1]
  42318c:	cmp	w0, #0xa
  423190:	cset	w0, eq  // eq = none
  423194:	str	w0, [x1, #40]
  423198:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  42319c:	mov	w1, #0x17                  	// #23
  4231a0:	mov	w0, #0x11a                 	// #282
  4231a4:	str	w1, [x2, #144]
  4231a8:	b	41e91c <ferror@plt+0x1cd2c>
  4231ac:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4231b0:	ldr	w0, [x0, #176]
  4231b4:	cmp	w0, #0x0
  4231b8:	b.le	4231e4 <ferror@plt+0x215f4>
  4231bc:	ldr	x1, [sp, #128]
  4231c0:	ldr	x2, [x28, #16]
  4231c4:	ldr	x3, [x1, #168]
  4231c8:	ldr	x1, [x28, #8]
  4231cc:	add	x0, x3, w0, sxtw
  4231d0:	ldr	x1, [x1, x2, lsl #3]
  4231d4:	ldurb	w0, [x0, #-1]
  4231d8:	cmp	w0, #0xa
  4231dc:	cset	w0, eq  // eq = none
  4231e0:	str	w0, [x1, #40]
  4231e4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4231e8:	mov	w1, #0x17                  	// #23
  4231ec:	mov	w0, #0x119                 	// #281
  4231f0:	str	w1, [x2, #144]
  4231f4:	b	41e91c <ferror@plt+0x1cd2c>
  4231f8:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4231fc:	ldr	w0, [x0, #176]
  423200:	cmp	w0, #0x0
  423204:	b.le	423230 <ferror@plt+0x21640>
  423208:	ldr	x1, [sp, #128]
  42320c:	ldr	x2, [x28, #16]
  423210:	ldr	x3, [x1, #168]
  423214:	ldr	x1, [x28, #8]
  423218:	add	x0, x3, w0, sxtw
  42321c:	ldr	x1, [x1, x2, lsl #3]
  423220:	ldurb	w0, [x0, #-1]
  423224:	cmp	w0, #0xa
  423228:	cset	w0, eq  // eq = none
  42322c:	str	w0, [x1, #40]
  423230:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423234:	mov	w1, #0x17                  	// #23
  423238:	mov	w0, #0x118                 	// #280
  42323c:	str	w1, [x2, #144]
  423240:	b	41e91c <ferror@plt+0x1cd2c>
  423244:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423248:	ldr	w0, [x0, #176]
  42324c:	cmp	w0, #0x0
  423250:	b.le	42327c <ferror@plt+0x2168c>
  423254:	ldr	x1, [sp, #128]
  423258:	ldr	x2, [x28, #16]
  42325c:	ldr	x3, [x1, #168]
  423260:	ldr	x1, [x28, #8]
  423264:	add	x0, x3, w0, sxtw
  423268:	ldr	x1, [x1, x2, lsl #3]
  42326c:	ldurb	w0, [x0, #-1]
  423270:	cmp	w0, #0xa
  423274:	cset	w0, eq  // eq = none
  423278:	str	w0, [x1, #40]
  42327c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423280:	mov	w1, #0x17                  	// #23
  423284:	mov	w0, #0x117                 	// #279
  423288:	str	w1, [x2, #144]
  42328c:	b	41e91c <ferror@plt+0x1cd2c>
  423290:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423294:	ldr	w0, [x0, #176]
  423298:	cmp	w0, #0x0
  42329c:	b.le	4232c8 <ferror@plt+0x216d8>
  4232a0:	ldr	x1, [sp, #128]
  4232a4:	ldr	x2, [x28, #16]
  4232a8:	ldr	x3, [x1, #168]
  4232ac:	ldr	x1, [x28, #8]
  4232b0:	add	x0, x3, w0, sxtw
  4232b4:	ldr	x1, [x1, x2, lsl #3]
  4232b8:	ldurb	w0, [x0, #-1]
  4232bc:	cmp	w0, #0xa
  4232c0:	cset	w0, eq  // eq = none
  4232c4:	str	w0, [x1, #40]
  4232c8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4232cc:	mov	w1, #0x17                  	// #23
  4232d0:	mov	w0, #0x116                 	// #278
  4232d4:	str	w1, [x2, #144]
  4232d8:	b	41e91c <ferror@plt+0x1cd2c>
  4232dc:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4232e0:	ldr	w0, [x0, #176]
  4232e4:	cmp	w0, #0x0
  4232e8:	b.le	423314 <ferror@plt+0x21724>
  4232ec:	ldr	x1, [sp, #128]
  4232f0:	ldr	x2, [x28, #16]
  4232f4:	ldr	x3, [x1, #168]
  4232f8:	ldr	x1, [x28, #8]
  4232fc:	add	x0, x3, w0, sxtw
  423300:	ldr	x1, [x1, x2, lsl #3]
  423304:	ldurb	w0, [x0, #-1]
  423308:	cmp	w0, #0xa
  42330c:	cset	w0, eq  // eq = none
  423310:	str	w0, [x1, #40]
  423314:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423318:	mov	w1, #0x17                  	// #23
  42331c:	mov	w0, #0x115                 	// #277
  423320:	str	w1, [x2, #144]
  423324:	b	41e91c <ferror@plt+0x1cd2c>
  423328:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42332c:	ldr	w0, [x0, #176]
  423330:	cmp	w0, #0x0
  423334:	b.le	423360 <ferror@plt+0x21770>
  423338:	ldr	x1, [sp, #128]
  42333c:	ldr	x2, [x28, #16]
  423340:	ldr	x3, [x1, #168]
  423344:	ldr	x1, [x28, #8]
  423348:	add	x0, x3, w0, sxtw
  42334c:	ldr	x1, [x1, x2, lsl #3]
  423350:	ldurb	w0, [x0, #-1]
  423354:	cmp	w0, #0xa
  423358:	cset	w0, eq  // eq = none
  42335c:	str	w0, [x1, #40]
  423360:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423364:	mov	w1, #0x17                  	// #23
  423368:	mov	w0, #0x114                 	// #276
  42336c:	str	w1, [x2, #144]
  423370:	b	41e91c <ferror@plt+0x1cd2c>
  423374:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423378:	ldr	w0, [x0, #176]
  42337c:	cmp	w0, #0x0
  423380:	b.le	4233ac <ferror@plt+0x217bc>
  423384:	ldr	x1, [sp, #128]
  423388:	ldr	x2, [x28, #16]
  42338c:	ldr	x3, [x1, #168]
  423390:	ldr	x1, [x28, #8]
  423394:	add	x0, x3, w0, sxtw
  423398:	ldr	x1, [x1, x2, lsl #3]
  42339c:	ldurb	w0, [x0, #-1]
  4233a0:	cmp	w0, #0xa
  4233a4:	cset	w0, eq  // eq = none
  4233a8:	str	w0, [x1, #40]
  4233ac:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4233b0:	mov	w1, #0x17                  	// #23
  4233b4:	mov	w0, #0x113                 	// #275
  4233b8:	str	w1, [x2, #144]
  4233bc:	b	41e91c <ferror@plt+0x1cd2c>
  4233c0:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4233c4:	ldr	w0, [x0, #176]
  4233c8:	cmp	w0, #0x0
  4233cc:	b.le	4233f8 <ferror@plt+0x21808>
  4233d0:	ldr	x1, [sp, #128]
  4233d4:	ldr	x2, [x28, #16]
  4233d8:	ldr	x3, [x1, #168]
  4233dc:	ldr	x1, [x28, #8]
  4233e0:	add	x0, x3, w0, sxtw
  4233e4:	ldr	x1, [x1, x2, lsl #3]
  4233e8:	ldurb	w0, [x0, #-1]
  4233ec:	cmp	w0, #0xa
  4233f0:	cset	w0, eq  // eq = none
  4233f4:	str	w0, [x1, #40]
  4233f8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4233fc:	mov	w1, #0x17                  	// #23
  423400:	mov	w0, #0x112                 	// #274
  423404:	str	w1, [x2, #144]
  423408:	b	41e91c <ferror@plt+0x1cd2c>
  42340c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423410:	ldr	w0, [x0, #176]
  423414:	cmp	w0, #0x0
  423418:	b.le	423444 <ferror@plt+0x21854>
  42341c:	ldr	x1, [sp, #128]
  423420:	ldr	x2, [x28, #16]
  423424:	ldr	x3, [x1, #168]
  423428:	ldr	x1, [x28, #8]
  42342c:	add	x0, x3, w0, sxtw
  423430:	ldr	x1, [x1, x2, lsl #3]
  423434:	ldurb	w0, [x0, #-1]
  423438:	cmp	w0, #0xa
  42343c:	cset	w0, eq  // eq = none
  423440:	str	w0, [x1, #40]
  423444:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423448:	mov	w1, #0x17                  	// #23
  42344c:	mov	w0, #0x111                 	// #273
  423450:	str	w1, [x2, #144]
  423454:	b	41e91c <ferror@plt+0x1cd2c>
  423458:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42345c:	ldr	w0, [x0, #176]
  423460:	cmp	w0, #0x0
  423464:	b.le	423490 <ferror@plt+0x218a0>
  423468:	ldr	x1, [sp, #128]
  42346c:	ldr	x2, [x28, #16]
  423470:	ldr	x3, [x1, #168]
  423474:	ldr	x1, [x28, #8]
  423478:	add	x0, x3, w0, sxtw
  42347c:	ldr	x1, [x1, x2, lsl #3]
  423480:	ldurb	w0, [x0, #-1]
  423484:	cmp	w0, #0xa
  423488:	cset	w0, eq  // eq = none
  42348c:	str	w0, [x1, #40]
  423490:	adrp	x1, 443000 <ferror@plt+0x41410>
  423494:	add	x1, x1, #0x7e8
  423498:	mov	w2, #0x5                   	// #5
  42349c:	mov	x0, #0x0                   	// #0
  4234a0:	bl	401ae0 <dcgettext@plt>
  4234a4:	bl	417980 <ferror@plt+0x15d90>
  4234a8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4234ac:	mov	w1, #0x3                   	// #3
  4234b0:	mov	w0, #0x5d                  	// #93
  4234b4:	str	w1, [x2, #144]
  4234b8:	b	41e91c <ferror@plt+0x1cd2c>
  4234bc:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4234c0:	ldr	w0, [x0, #176]
  4234c4:	cmp	w0, #0x0
  4234c8:	b.le	4234f4 <ferror@plt+0x21904>
  4234cc:	ldr	x1, [sp, #128]
  4234d0:	ldr	x2, [x28, #16]
  4234d4:	ldr	x3, [x1, #168]
  4234d8:	ldr	x1, [x28, #8]
  4234dc:	add	x0, x3, w0, sxtw
  4234e0:	ldr	x1, [x1, x2, lsl #3]
  4234e4:	ldurb	w0, [x0, #-1]
  4234e8:	cmp	w0, #0xa
  4234ec:	cset	w0, eq  // eq = none
  4234f0:	str	w0, [x1, #40]
  4234f4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4234f8:	mov	w1, #0x17                  	// #23
  4234fc:	mov	w0, #0x127                 	// #295
  423500:	str	w1, [x2, #144]
  423504:	b	41e91c <ferror@plt+0x1cd2c>
  423508:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42350c:	ldr	w0, [x0, #176]
  423510:	cmp	w0, #0x0
  423514:	b.le	423540 <ferror@plt+0x21950>
  423518:	ldr	x1, [sp, #128]
  42351c:	ldr	x2, [x28, #16]
  423520:	ldr	x3, [x1, #168]
  423524:	ldr	x1, [x28, #8]
  423528:	add	x0, x3, w0, sxtw
  42352c:	ldr	x1, [x1, x2, lsl #3]
  423530:	ldurb	w0, [x0, #-1]
  423534:	cmp	w0, #0xa
  423538:	cset	w0, eq  // eq = none
  42353c:	str	w0, [x1, #40]
  423540:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423544:	mov	w1, #0x17                  	// #23
  423548:	mov	w0, #0x126                 	// #294
  42354c:	str	w1, [x2, #144]
  423550:	b	41e91c <ferror@plt+0x1cd2c>
  423554:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423558:	ldr	w0, [x0, #176]
  42355c:	cmp	w0, #0x0
  423560:	b.le	42358c <ferror@plt+0x2199c>
  423564:	ldr	x1, [sp, #128]
  423568:	ldr	x2, [x28, #16]
  42356c:	ldr	x3, [x1, #168]
  423570:	ldr	x1, [x28, #8]
  423574:	add	x0, x3, w0, sxtw
  423578:	ldr	x1, [x1, x2, lsl #3]
  42357c:	ldurb	w0, [x0, #-1]
  423580:	cmp	w0, #0xa
  423584:	cset	w0, eq  // eq = none
  423588:	str	w0, [x1, #40]
  42358c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423590:	mov	w1, #0x17                  	// #23
  423594:	mov	w0, #0x125                 	// #293
  423598:	str	w1, [x2, #144]
  42359c:	b	41e91c <ferror@plt+0x1cd2c>
  4235a0:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4235a4:	ldr	w0, [x0, #176]
  4235a8:	cmp	w0, #0x0
  4235ac:	b.le	4235d8 <ferror@plt+0x219e8>
  4235b0:	ldr	x1, [sp, #128]
  4235b4:	ldr	x2, [x28, #16]
  4235b8:	ldr	x3, [x1, #168]
  4235bc:	ldr	x1, [x28, #8]
  4235c0:	add	x0, x3, w0, sxtw
  4235c4:	ldr	x1, [x1, x2, lsl #3]
  4235c8:	ldurb	w0, [x0, #-1]
  4235cc:	cmp	w0, #0xa
  4235d0:	cset	w0, eq  // eq = none
  4235d4:	str	w0, [x1, #40]
  4235d8:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4235dc:	mov	w1, #0x17                  	// #23
  4235e0:	mov	w0, #0x124                 	// #292
  4235e4:	str	w1, [x2, #144]
  4235e8:	b	41e91c <ferror@plt+0x1cd2c>
  4235ec:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4235f0:	ldr	w0, [x0, #176]
  4235f4:	cmp	w0, #0x0
  4235f8:	b.le	423624 <ferror@plt+0x21a34>
  4235fc:	ldr	x1, [sp, #128]
  423600:	ldr	x2, [x28, #16]
  423604:	ldr	x3, [x1, #168]
  423608:	ldr	x1, [x28, #8]
  42360c:	add	x0, x3, w0, sxtw
  423610:	ldr	x1, [x1, x2, lsl #3]
  423614:	ldurb	w0, [x0, #-1]
  423618:	cmp	w0, #0xa
  42361c:	cset	w0, eq  // eq = none
  423620:	str	w0, [x1, #40]
  423624:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423628:	mov	w1, #0x17                  	// #23
  42362c:	mov	w0, #0x123                 	// #291
  423630:	str	w1, [x2, #144]
  423634:	b	41e91c <ferror@plt+0x1cd2c>
  423638:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42363c:	ldr	w0, [x0, #176]
  423640:	cmp	w0, #0x0
  423644:	b.le	423670 <ferror@plt+0x21a80>
  423648:	ldr	x1, [sp, #128]
  42364c:	ldr	x2, [x28, #16]
  423650:	ldr	x3, [x1, #168]
  423654:	ldr	x1, [x28, #8]
  423658:	add	x0, x3, w0, sxtw
  42365c:	ldr	x1, [x1, x2, lsl #3]
  423660:	ldurb	w0, [x0, #-1]
  423664:	cmp	w0, #0xa
  423668:	cset	w0, eq  // eq = none
  42366c:	str	w0, [x1, #40]
  423670:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423674:	mov	w1, #0x17                  	// #23
  423678:	mov	w0, #0x122                 	// #290
  42367c:	str	w1, [x2, #144]
  423680:	b	41e91c <ferror@plt+0x1cd2c>
  423684:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423688:	ldr	w0, [x0, #176]
  42368c:	cmp	w0, #0x0
  423690:	b.le	4236bc <ferror@plt+0x21acc>
  423694:	ldr	x1, [sp, #128]
  423698:	ldr	x2, [x28, #16]
  42369c:	ldr	x3, [x1, #168]
  4236a0:	ldr	x1, [x28, #8]
  4236a4:	add	x0, x3, w0, sxtw
  4236a8:	ldr	x1, [x1, x2, lsl #3]
  4236ac:	ldurb	w0, [x0, #-1]
  4236b0:	cmp	w0, #0xa
  4236b4:	cset	w0, eq  // eq = none
  4236b8:	str	w0, [x1, #40]
  4236bc:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4236c0:	mov	w1, #0x17                  	// #23
  4236c4:	mov	w0, #0x121                 	// #289
  4236c8:	str	w1, [x2, #144]
  4236cc:	b	41e91c <ferror@plt+0x1cd2c>
  4236d0:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4236d4:	ldr	w0, [x0, #176]
  4236d8:	cmp	w0, #0x0
  4236dc:	b.le	423708 <ferror@plt+0x21b18>
  4236e0:	ldr	x1, [sp, #128]
  4236e4:	ldr	x2, [x28, #16]
  4236e8:	ldr	x3, [x1, #168]
  4236ec:	ldr	x1, [x28, #8]
  4236f0:	add	x0, x3, w0, sxtw
  4236f4:	ldr	x1, [x1, x2, lsl #3]
  4236f8:	ldurb	w0, [x0, #-1]
  4236fc:	cmp	w0, #0xa
  423700:	cset	w0, eq  // eq = none
  423704:	str	w0, [x1, #40]
  423708:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  42370c:	mov	w1, #0x17                  	// #23
  423710:	mov	w0, #0x120                 	// #288
  423714:	str	w1, [x2, #144]
  423718:	b	41e91c <ferror@plt+0x1cd2c>
  42371c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423720:	ldr	w1, [x0, #176]
  423724:	mov	w0, #0x2c                  	// #44
  423728:	cmp	w1, #0x0
  42372c:	b.le	41e91c <ferror@plt+0x1cd2c>
  423730:	ldr	x2, [sp, #128]
  423734:	ldr	x3, [x28, #16]
  423738:	ldr	x5, [x2, #168]
  42373c:	ldr	x2, [x28, #8]
  423740:	add	x1, x5, w1, sxtw
  423744:	ldr	x2, [x2, x3, lsl #3]
  423748:	ldurb	w1, [x1, #-1]
  42374c:	cmp	w1, #0xa
  423750:	cset	w1, eq  // eq = none
  423754:	str	w1, [x2, #40]
  423758:	b	41e91c <ferror@plt+0x1cd2c>
  42375c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423760:	ldr	w1, [x0, #176]
  423764:	ldr	x0, [sp, #128]
  423768:	cmp	w1, #0x0
  42376c:	ldr	x0, [x0, #168]
  423770:	b.le	423790 <ferror@plt+0x21ba0>
  423774:	ldp	x3, x4, [x28, #8]
  423778:	add	x1, x0, w1, sxtw
  42377c:	ldurb	w2, [x1, #-1]
  423780:	ldr	x1, [x3, x4, lsl #3]
  423784:	cmp	w2, #0xa
  423788:	cset	w2, eq  // eq = none
  42378c:	str	w2, [x1, #40]
  423790:	bl	412710 <ferror@plt+0x10b20>
  423794:	mov	w2, w0
  423798:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42379c:	mov	w0, #0x103                 	// #259
  4237a0:	str	w2, [x1, #16]
  4237a4:	b	41e91c <ferror@plt+0x1cd2c>
  4237a8:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4237ac:	ldr	w0, [x0, #176]
  4237b0:	cmp	w0, #0x0
  4237b4:	b.le	4237e0 <ferror@plt+0x21bf0>
  4237b8:	ldr	x1, [sp, #128]
  4237bc:	ldr	x2, [x28, #16]
  4237c0:	ldr	x3, [x1, #168]
  4237c4:	ldr	x1, [x28, #8]
  4237c8:	add	x0, x3, w0, sxtw
  4237cc:	ldr	x1, [x1, x2, lsl #3]
  4237d0:	ldurb	w0, [x0, #-1]
  4237d4:	cmp	w0, #0xa
  4237d8:	cset	w0, eq  // eq = none
  4237dc:	str	w0, [x1, #40]
  4237e0:	mov	w2, #0x5                   	// #5
  4237e4:	adrp	x1, 443000 <ferror@plt+0x41410>
  4237e8:	mov	x0, #0x0                   	// #0
  4237ec:	add	x1, x1, #0x800
  4237f0:	bl	401ae0 <dcgettext@plt>
  4237f4:	ldr	x1, [sp, #128]
  4237f8:	ldr	x1, [x1, #168]
  4237fc:	bl	417920 <ferror@plt+0x15d30>
  423800:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423804:	mov	w1, #0x17                  	// #23
  423808:	mov	w0, #0x111                 	// #273
  42380c:	str	w1, [x2, #144]
  423810:	b	41e91c <ferror@plt+0x1cd2c>
  423814:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423818:	ldr	w0, [x0, #176]
  42381c:	cmp	w0, #0x0
  423820:	b.le	42384c <ferror@plt+0x21c5c>
  423824:	ldr	x1, [sp, #128]
  423828:	ldr	x2, [x28, #16]
  42382c:	ldr	x3, [x1, #168]
  423830:	ldr	x1, [x28, #8]
  423834:	add	x0, x3, w0, sxtw
  423838:	ldr	x1, [x1, x2, lsl #3]
  42383c:	ldurb	w0, [x0, #-1]
  423840:	cmp	w0, #0xa
  423844:	cset	w0, eq  // eq = none
  423848:	str	w0, [x1, #40]
  42384c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423850:	mov	w1, #0x17                  	// #23
  423854:	mov	w0, #0x128                 	// #296
  423858:	str	w1, [x2, #144]
  42385c:	b	41e91c <ferror@plt+0x1cd2c>
  423860:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423864:	ldr	w0, [x0, #176]
  423868:	cmp	w0, #0x0
  42386c:	b.le	423898 <ferror@plt+0x21ca8>
  423870:	ldr	x1, [sp, #128]
  423874:	ldr	x2, [x28, #16]
  423878:	ldr	x3, [x1, #168]
  42387c:	ldr	x1, [x28, #8]
  423880:	add	x0, x3, w0, sxtw
  423884:	ldr	x1, [x1, x2, lsl #3]
  423888:	ldurb	w0, [x0, #-1]
  42388c:	cmp	w0, #0xa
  423890:	cset	w0, eq  // eq = none
  423894:	str	w0, [x1, #40]
  423898:	adrp	x1, 443000 <ferror@plt+0x41410>
  42389c:	add	x1, x1, #0x828
  4238a0:	mov	w2, #0x5                   	// #5
  4238a4:	mov	x0, #0x0                   	// #0
  4238a8:	bl	401ae0 <dcgettext@plt>
  4238ac:	bl	417980 <ferror@plt+0x15d90>
  4238b0:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4238b4:	mov	w1, #0x3                   	// #3
  4238b8:	mov	w0, #0x7d                  	// #125
  4238bc:	str	w1, [x2, #144]
  4238c0:	b	41e91c <ferror@plt+0x1cd2c>
  4238c4:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4238c8:	ldr	w0, [x0, #176]
  4238cc:	cmp	w0, #0x0
  4238d0:	b.le	4238fc <ferror@plt+0x21d0c>
  4238d4:	ldr	x1, [sp, #128]
  4238d8:	ldr	x2, [x28, #16]
  4238dc:	ldr	x3, [x1, #168]
  4238e0:	ldr	x1, [x28, #8]
  4238e4:	add	x0, x3, w0, sxtw
  4238e8:	ldr	x1, [x1, x2, lsl #3]
  4238ec:	ldurb	w0, [x0, #-1]
  4238f0:	cmp	w0, #0xa
  4238f4:	cset	w0, eq  // eq = none
  4238f8:	str	w0, [x1, #40]
  4238fc:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  423900:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  423904:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  423908:	mov	w2, #0x12c                 	// #300
  42390c:	ldr	w1, [x1, #2636]
  423910:	mov	w0, #0x12e                 	// #302
  423914:	ldr	w3, [x3, #3224]
  423918:	mov	w4, #0x3                   	// #3
  42391c:	str	w4, [x5, #144]
  423920:	orr	w1, w1, w3
  423924:	cmp	w1, #0x0
  423928:	csel	w0, w2, w0, ne  // ne = any
  42392c:	b	41e91c <ferror@plt+0x1cd2c>
  423930:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423934:	ldr	w0, [x0, #176]
  423938:	cmp	w0, #0x0
  42393c:	b.le	423968 <ferror@plt+0x21d78>
  423940:	ldr	x1, [sp, #128]
  423944:	ldr	x2, [x28, #16]
  423948:	ldr	x3, [x1, #168]
  42394c:	ldr	x1, [x28, #8]
  423950:	add	x0, x3, w0, sxtw
  423954:	ldr	x1, [x1, x2, lsl #3]
  423958:	ldurb	w0, [x0, #-1]
  42395c:	cmp	w0, #0xa
  423960:	cset	w0, eq  // eq = none
  423964:	str	w0, [x1, #40]
  423968:	adrp	x1, 443000 <ferror@plt+0x41410>
  42396c:	add	x1, x1, #0x848
  423970:	mov	w2, #0x5                   	// #5
  423974:	mov	x0, #0x0                   	// #0
  423978:	bl	401ae0 <dcgettext@plt>
  42397c:	bl	417980 <ferror@plt+0x15d90>
  423980:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  423984:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  423988:	mov	w3, #0x3                   	// #3
  42398c:	mov	w0, #0x7d                  	// #125
  423990:	ldr	w1, [x2, #1444]
  423994:	str	w3, [x4, #144]
  423998:	add	w1, w1, #0x1
  42399c:	str	w1, [x2, #1444]
  4239a0:	b	41e91c <ferror@plt+0x1cd2c>
  4239a4:	adrp	x0, 443000 <ferror@plt+0x41410>
  4239a8:	add	x0, x0, #0x858
  4239ac:	bl	411e70 <ferror@plt+0x10280>
  4239b0:	b	422f78 <ferror@plt+0x21388>
  4239b4:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4239b8:	ldr	w0, [x0, #176]
  4239bc:	cmp	w0, #0x0
  4239c0:	b.le	4239ec <ferror@plt+0x21dfc>
  4239c4:	ldr	x1, [sp, #128]
  4239c8:	ldr	x2, [x28, #16]
  4239cc:	ldr	x3, [x1, #168]
  4239d0:	ldr	x1, [x28, #8]
  4239d4:	add	x0, x3, w0, sxtw
  4239d8:	ldr	x1, [x1, x2, lsl #3]
  4239dc:	ldurb	w0, [x0, #-1]
  4239e0:	cmp	w0, #0xa
  4239e4:	cset	w0, eq  // eq = none
  4239e8:	str	w0, [x1, #40]
  4239ec:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4239f0:	mov	w1, #0x3                   	// #3
  4239f4:	mov	w0, #0x5d                  	// #93
  4239f8:	str	w1, [x2, #144]
  4239fc:	b	41e91c <ferror@plt+0x1cd2c>
  423a00:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423a04:	ldr	x1, [sp, #128]
  423a08:	ldr	w0, [x0, #176]
  423a0c:	ldr	x1, [x1, #168]
  423a10:	cmp	w0, #0x0
  423a14:	b.le	423a34 <ferror@plt+0x21e44>
  423a18:	ldp	x3, x4, [x28, #8]
  423a1c:	add	x0, x1, w0, sxtw
  423a20:	ldurb	w2, [x0, #-1]
  423a24:	ldr	x0, [x3, x4, lsl #3]
  423a28:	cmp	w2, #0xa
  423a2c:	cset	w2, eq  // eq = none
  423a30:	str	w2, [x0, #40]
  423a34:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423a38:	ldrb	w1, [x1]
  423a3c:	mov	w0, #0x102                 	// #258
  423a40:	str	w1, [x2, #16]
  423a44:	b	41e91c <ferror@plt+0x1cd2c>
  423a48:	ldp	x3, x9, [sp, #128]
  423a4c:	adrp	x4, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423a50:	ldrb	w0, [x28, #48]
  423a54:	mov	w2, #0x1                   	// #1
  423a58:	strb	w0, [x23]
  423a5c:	str	w2, [x4, #176]
  423a60:	mov	w0, #0x2d                  	// #45
  423a64:	str	x9, [x3, #168]
  423a68:	add	x1, x9, #0x1
  423a6c:	str	x1, [x28, #24]
  423a70:	ldrb	w1, [x9, #1]
  423a74:	strb	wzr, [x9, #1]
  423a78:	strb	w1, [x28, #48]
  423a7c:	ldr	w1, [x4, #176]
  423a80:	cmp	w1, #0x0
  423a84:	b.le	41e91c <ferror@plt+0x1cd2c>
  423a88:	ldr	x5, [x3, #168]
  423a8c:	ldp	x2, x3, [x28, #8]
  423a90:	add	x1, x5, w1, sxtw
  423a94:	ldurb	w1, [x1, #-1]
  423a98:	ldr	x2, [x2, x3, lsl #3]
  423a9c:	cmp	w1, #0xa
  423aa0:	cset	w1, eq  // eq = none
  423aa4:	str	w1, [x2, #40]
  423aa8:	b	41e91c <ferror@plt+0x1cd2c>
  423aac:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423ab0:	ldr	x1, [sp, #128]
  423ab4:	ldr	w0, [x0, #176]
  423ab8:	ldr	x1, [x1, #168]
  423abc:	cmp	w0, #0x0
  423ac0:	b.le	423ae0 <ferror@plt+0x21ef0>
  423ac4:	ldp	x3, x4, [x28, #8]
  423ac8:	add	x0, x1, w0, sxtw
  423acc:	ldurb	w2, [x0, #-1]
  423ad0:	ldr	x0, [x3, x4, lsl #3]
  423ad4:	cmp	w2, #0xa
  423ad8:	cset	w2, eq  // eq = none
  423adc:	str	w2, [x0, #40]
  423ae0:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423ae4:	ldrb	w3, [x1]
  423ae8:	mov	w0, #0x102                 	// #258
  423aec:	mov	w1, #0x17                  	// #23
  423af0:	str	w3, [x2, #16]
  423af4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423af8:	str	w1, [x2, #144]
  423afc:	b	41e91c <ferror@plt+0x1cd2c>
  423b00:	ldp	x2, x9, [sp, #128]
  423b04:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423b08:	ldrb	w0, [x28, #48]
  423b0c:	mov	w1, #0x1                   	// #1
  423b10:	strb	w0, [x23]
  423b14:	str	w1, [x3, #176]
  423b18:	str	x9, [x2, #168]
  423b1c:	add	x0, x9, #0x1
  423b20:	str	x0, [x28, #24]
  423b24:	ldrb	w0, [x9, #1]
  423b28:	strb	wzr, [x9, #1]
  423b2c:	strb	w0, [x28, #48]
  423b30:	ldr	w1, [x3, #176]
  423b34:	cmp	w1, #0x0
  423b38:	b.le	423bd4 <ferror@plt+0x21fe4>
  423b3c:	ldr	x5, [x2, #168]
  423b40:	mov	w0, #0x5e                  	// #94
  423b44:	ldp	x2, x3, [x28, #8]
  423b48:	add	x1, x5, w1, sxtw
  423b4c:	ldurb	w1, [x1, #-1]
  423b50:	ldr	x2, [x2, x3, lsl #3]
  423b54:	cmp	w1, #0xa
  423b58:	cset	w1, eq  // eq = none
  423b5c:	str	w1, [x2, #40]
  423b60:	b	41e91c <ferror@plt+0x1cd2c>
  423b64:	ldp	x2, x9, [sp, #128]
  423b68:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423b6c:	ldrb	w0, [x28, #48]
  423b70:	mov	w1, #0x1                   	// #1
  423b74:	strb	w0, [x23]
  423b78:	str	w1, [x3, #176]
  423b7c:	str	x9, [x2, #168]
  423b80:	add	x0, x9, #0x1
  423b84:	str	x0, [x28, #24]
  423b88:	ldrb	w0, [x9, #1]
  423b8c:	strb	wzr, [x9, #1]
  423b90:	strb	w0, [x28, #48]
  423b94:	ldr	w0, [x3, #176]
  423b98:	cmp	w0, #0x0
  423b9c:	b.le	423bc0 <ferror@plt+0x21fd0>
  423ba0:	ldr	x3, [x2, #168]
  423ba4:	ldp	x1, x2, [x28, #8]
  423ba8:	add	x0, x3, w0, sxtw
  423bac:	ldurb	w0, [x0, #-1]
  423bb0:	ldr	x1, [x1, x2, lsl #3]
  423bb4:	cmp	w0, #0xa
  423bb8:	cset	w0, eq  // eq = none
  423bbc:	str	w0, [x1, #40]
  423bc0:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423bc4:	mov	w1, #0x17                  	// #23
  423bc8:	mov	w0, #0x5e                  	// #94
  423bcc:	str	w1, [x2, #144]
  423bd0:	b	41e91c <ferror@plt+0x1cd2c>
  423bd4:	mov	w0, #0x5e                  	// #94
  423bd8:	b	41e91c <ferror@plt+0x1cd2c>
  423bdc:	ldr	w0, [x20]
  423be0:	ldp	x23, x24, [x28, #8]
  423be4:	cmp	w0, #0x0
  423be8:	ldr	x21, [sp, #104]
  423bec:	b.le	423c0c <ferror@plt+0x2201c>
  423bf0:	ldr	x2, [x19]
  423bf4:	ldr	x1, [x23, x24, lsl #3]
  423bf8:	add	x0, x2, w0, sxtw
  423bfc:	ldurb	w0, [x0, #-1]
  423c00:	cmp	w0, #0xa
  423c04:	cset	w0, eq  // eq = none
  423c08:	str	w0, [x1, #40]
  423c0c:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  423c10:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  423c14:	ldrb	w25, [x28, #48]
  423c18:	mov	x27, x6
  423c1c:	ldr	x1, [x1, #1744]
  423c20:	ldr	x2, [x0, #1728]
  423c24:	ldr	w22, [x28]
  423c28:	ldr	w0, [x1, x2, lsl #2]
  423c2c:	and	w0, w0, #0xfffffffb
  423c30:	str	w0, [x1, x2, lsl #2]
  423c34:	b	41e704 <ferror@plt+0x1cb14>
  423c38:	ldr	w0, [x20]
  423c3c:	ldp	x23, x24, [x28, #8]
  423c40:	cmp	w0, #0x0
  423c44:	ldr	x21, [sp, #104]
  423c48:	b.le	423c68 <ferror@plt+0x22078>
  423c4c:	ldr	x2, [x19]
  423c50:	ldr	x1, [x23, x24, lsl #3]
  423c54:	add	x0, x2, w0, sxtw
  423c58:	ldurb	w0, [x0, #-1]
  423c5c:	cmp	w0, #0xa
  423c60:	cset	w0, eq  // eq = none
  423c64:	str	w0, [x1, #40]
  423c68:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  423c6c:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  423c70:	ldrb	w25, [x28, #48]
  423c74:	mov	x27, x6
  423c78:	ldr	x1, [x1, #1744]
  423c7c:	ldr	x2, [x0, #1728]
  423c80:	ldr	w22, [x28]
  423c84:	ldr	w0, [x1, x2, lsl #2]
  423c88:	and	w0, w0, #0xfffffffd
  423c8c:	str	w0, [x1, x2, lsl #2]
  423c90:	b	41e704 <ferror@plt+0x1cb14>
  423c94:	ldr	w0, [x20]
  423c98:	ldp	x23, x24, [x28, #8]
  423c9c:	cmp	w0, #0x0
  423ca0:	ldr	x21, [sp, #104]
  423ca4:	b.le	423cc4 <ferror@plt+0x220d4>
  423ca8:	ldr	x2, [x19]
  423cac:	ldr	x1, [x23, x24, lsl #3]
  423cb0:	add	x0, x2, w0, sxtw
  423cb4:	ldurb	w0, [x0, #-1]
  423cb8:	cmp	w0, #0xa
  423cbc:	cset	w0, eq  // eq = none
  423cc0:	str	w0, [x1, #40]
  423cc4:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  423cc8:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  423ccc:	ldrb	w25, [x28, #48]
  423cd0:	mov	x27, x6
  423cd4:	ldr	x1, [x1, #1744]
  423cd8:	ldr	x2, [x0, #1728]
  423cdc:	ldr	w22, [x28]
  423ce0:	ldr	w0, [x1, x2, lsl #2]
  423ce4:	and	w0, w0, #0xfffffffe
  423ce8:	str	w0, [x1, x2, lsl #2]
  423cec:	b	41e704 <ferror@plt+0x1cb14>
  423cf0:	ldr	w0, [x20]
  423cf4:	ldp	x23, x24, [x28, #8]
  423cf8:	cmp	w0, #0x0
  423cfc:	ldr	x21, [sp, #104]
  423d00:	b.le	423d20 <ferror@plt+0x22130>
  423d04:	ldr	x2, [x19]
  423d08:	ldr	x1, [x23, x24, lsl #3]
  423d0c:	add	x0, x2, w0, sxtw
  423d10:	ldurb	w0, [x0, #-1]
  423d14:	cmp	w0, #0xa
  423d18:	cset	w0, eq  // eq = none
  423d1c:	str	w0, [x1, #40]
  423d20:	mov	w0, #0x3                   	// #3
  423d24:	ldrb	w25, [x28, #48]
  423d28:	mov	w22, w0
  423d2c:	mov	x27, x6
  423d30:	str	w0, [x28]
  423d34:	b	41e704 <ferror@plt+0x1cb14>
  423d38:	ldr	w0, [x20]
  423d3c:	ldp	x23, x24, [x28, #8]
  423d40:	cmp	w0, #0x0
  423d44:	ldr	x21, [sp, #104]
  423d48:	b.le	423d68 <ferror@plt+0x22178>
  423d4c:	ldr	x2, [x19]
  423d50:	ldr	x1, [x23, x24, lsl #3]
  423d54:	add	x0, x2, w0, sxtw
  423d58:	ldurb	w0, [x0, #-1]
  423d5c:	cmp	w0, #0xa
  423d60:	cset	w0, eq  // eq = none
  423d64:	str	w0, [x1, #40]
  423d68:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  423d6c:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  423d70:	ldrb	w25, [x28, #48]
  423d74:	mov	x27, x6
  423d78:	ldr	x1, [x1, #1744]
  423d7c:	ldr	x2, [x0, #1728]
  423d80:	ldr	w22, [x28]
  423d84:	ldr	w0, [x1, x2, lsl #2]
  423d88:	orr	w0, w0, #0x4
  423d8c:	str	w0, [x1, x2, lsl #2]
  423d90:	b	41e704 <ferror@plt+0x1cb14>
  423d94:	ldr	w0, [x20]
  423d98:	ldp	x23, x24, [x28, #8]
  423d9c:	cmp	w0, #0x0
  423da0:	ldr	x21, [sp, #104]
  423da4:	b.le	423dc4 <ferror@plt+0x221d4>
  423da8:	ldr	x2, [x19]
  423dac:	ldr	x1, [x23, x24, lsl #3]
  423db0:	add	x0, x2, w0, sxtw
  423db4:	ldurb	w0, [x0, #-1]
  423db8:	cmp	w0, #0xa
  423dbc:	cset	w0, eq  // eq = none
  423dc0:	str	w0, [x1, #40]
  423dc4:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  423dc8:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  423dcc:	ldrb	w25, [x28, #48]
  423dd0:	mov	x27, x6
  423dd4:	ldr	x1, [x1, #1744]
  423dd8:	ldr	x2, [x0, #1728]
  423ddc:	ldr	w22, [x28]
  423de0:	ldr	w0, [x1, x2, lsl #2]
  423de4:	orr	w0, w0, #0x2
  423de8:	str	w0, [x1, x2, lsl #2]
  423dec:	b	41e704 <ferror@plt+0x1cb14>
  423df0:	ldr	w0, [x20]
  423df4:	ldp	x23, x24, [x28, #8]
  423df8:	cmp	w0, #0x0
  423dfc:	ldr	x21, [sp, #104]
  423e00:	b.le	423e20 <ferror@plt+0x22230>
  423e04:	ldr	x2, [x19]
  423e08:	ldr	x1, [x23, x24, lsl #3]
  423e0c:	add	x0, x2, w0, sxtw
  423e10:	ldurb	w0, [x0, #-1]
  423e14:	cmp	w0, #0xa
  423e18:	cset	w0, eq  // eq = none
  423e1c:	str	w0, [x1, #40]
  423e20:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  423e24:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  423e28:	ldrb	w25, [x28, #48]
  423e2c:	mov	x27, x6
  423e30:	ldr	x1, [x1, #1744]
  423e34:	ldr	x2, [x0, #1728]
  423e38:	ldr	w22, [x28]
  423e3c:	ldr	w0, [x1, x2, lsl #2]
  423e40:	orr	w0, w0, #0x1
  423e44:	str	w0, [x1, x2, lsl #2]
  423e48:	b	41e704 <ferror@plt+0x1cb14>
  423e4c:	ldr	w0, [x20]
  423e50:	ldp	x23, x24, [x28, #8]
  423e54:	cmp	w0, #0x0
  423e58:	ldr	x21, [sp, #104]
  423e5c:	b.le	423e7c <ferror@plt+0x2228c>
  423e60:	ldr	x2, [x19]
  423e64:	ldr	x1, [x23, x24, lsl #3]
  423e68:	add	x0, x2, w0, sxtw
  423e6c:	ldurb	w0, [x0, #-1]
  423e70:	cmp	w0, #0xa
  423e74:	cset	w0, eq  // eq = none
  423e78:	str	w0, [x1, #40]
  423e7c:	mov	w0, #0x2b                  	// #43
  423e80:	ldrb	w25, [x28, #48]
  423e84:	mov	w22, w0
  423e88:	mov	x27, x6
  423e8c:	str	w0, [x28]
  423e90:	b	41e704 <ferror@plt+0x1cb14>
  423e94:	ldr	w0, [x20]
  423e98:	ldp	x23, x24, [x28, #8]
  423e9c:	cmp	w0, #0x0
  423ea0:	ldr	x21, [sp, #104]
  423ea4:	b.le	423ec4 <ferror@plt+0x222d4>
  423ea8:	ldr	x2, [x19]
  423eac:	ldr	x1, [x23, x24, lsl #3]
  423eb0:	add	x0, x2, w0, sxtw
  423eb4:	ldurb	w0, [x0, #-1]
  423eb8:	cmp	w0, #0xa
  423ebc:	cset	w0, eq  // eq = none
  423ec0:	str	w0, [x1, #40]
  423ec4:	mov	w0, #0x3                   	// #3
  423ec8:	ldrb	w25, [x28, #48]
  423ecc:	mov	w22, w0
  423ed0:	mov	x27, x6
  423ed4:	str	w0, [x28]
  423ed8:	b	41e704 <ferror@plt+0x1cb14>
  423edc:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423ee0:	ldr	w0, [x0, #176]
  423ee4:	cmp	w0, #0x0
  423ee8:	b.le	423f14 <ferror@plt+0x22324>
  423eec:	ldr	x1, [sp, #128]
  423ef0:	ldr	x2, [x28, #16]
  423ef4:	ldr	x3, [x1, #168]
  423ef8:	ldr	x1, [x28, #8]
  423efc:	add	x0, x3, w0, sxtw
  423f00:	ldr	x1, [x1, x2, lsl #3]
  423f04:	ldurb	w0, [x0, #-1]
  423f08:	cmp	w0, #0xa
  423f0c:	cset	w0, eq  // eq = none
  423f10:	str	w0, [x1, #40]
  423f14:	adrp	x1, 443000 <ferror@plt+0x41410>
  423f18:	add	x1, x1, #0x7d8
  423f1c:	mov	w2, #0x5                   	// #5
  423f20:	mov	x0, #0x0                   	// #0
  423f24:	bl	401ae0 <dcgettext@plt>
  423f28:	bl	417980 <ferror@plt+0x15d90>
  423f2c:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  423f30:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  423f34:	mov	w3, #0x3                   	// #3
  423f38:	mov	w0, #0x22                  	// #34
  423f3c:	ldr	w1, [x2, #1444]
  423f40:	str	w3, [x4, #144]
  423f44:	add	w1, w1, #0x1
  423f48:	str	w1, [x2, #1444]
  423f4c:	b	41e91c <ferror@plt+0x1cd2c>
  423f50:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423f54:	ldr	w0, [x0, #176]
  423f58:	cmp	w0, #0x0
  423f5c:	b.le	423f88 <ferror@plt+0x22398>
  423f60:	ldr	x1, [sp, #128]
  423f64:	ldr	x2, [x28, #16]
  423f68:	ldr	x3, [x1, #168]
  423f6c:	ldr	x1, [x28, #8]
  423f70:	add	x0, x3, w0, sxtw
  423f74:	ldr	x1, [x1, x2, lsl #3]
  423f78:	ldurb	w0, [x0, #-1]
  423f7c:	cmp	w0, #0xa
  423f80:	cset	w0, eq  // eq = none
  423f84:	str	w0, [x1, #40]
  423f88:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  423f8c:	mov	w1, #0x3                   	// #3
  423f90:	mov	w0, #0x22                  	// #34
  423f94:	str	w1, [x2, #144]
  423f98:	b	41e91c <ferror@plt+0x1cd2c>
  423f9c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423fa0:	ldr	x1, [sp, #128]
  423fa4:	ldr	w0, [x0, #176]
  423fa8:	ldr	x1, [x1, #168]
  423fac:	cmp	w0, #0x0
  423fb0:	b.le	423fd0 <ferror@plt+0x223e0>
  423fb4:	ldp	x3, x4, [x28, #8]
  423fb8:	add	x0, x1, w0, sxtw
  423fbc:	ldurb	w2, [x0, #-1]
  423fc0:	ldr	x0, [x3, x4, lsl #3]
  423fc4:	cmp	w2, #0xa
  423fc8:	cset	w2, eq  // eq = none
  423fcc:	str	w2, [x0, #40]
  423fd0:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423fd4:	ldrb	w1, [x1]
  423fd8:	mov	w0, #0x102                 	// #258
  423fdc:	str	w1, [x2, #16]
  423fe0:	b	41e91c <ferror@plt+0x1cd2c>
  423fe4:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  423fe8:	ldr	w0, [x0, #176]
  423fec:	cmp	w0, #0x0
  423ff0:	b.le	42401c <ferror@plt+0x2242c>
  423ff4:	ldr	x1, [sp, #128]
  423ff8:	ldr	x2, [x28, #16]
  423ffc:	ldr	x3, [x1, #168]
  424000:	ldr	x1, [x28, #8]
  424004:	add	x0, x3, w0, sxtw
  424008:	ldr	x1, [x1, x2, lsl #3]
  42400c:	ldurb	w0, [x0, #-1]
  424010:	cmp	w0, #0xa
  424014:	cset	w0, eq  // eq = none
  424018:	str	w0, [x1, #40]
  42401c:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  424020:	mov	w1, #0x3                   	// #3
  424024:	mov	w0, #0x5e                  	// #94
  424028:	str	w1, [x2, #144]
  42402c:	b	41e91c <ferror@plt+0x1cd2c>
  424030:	ldr	w0, [x20]
  424034:	ldr	x21, [sp, #104]
  424038:	cmp	w0, #0x0
  42403c:	b.le	424060 <ferror@plt+0x22470>
  424040:	ldr	x3, [x19]
  424044:	ldp	x1, x2, [x28, #8]
  424048:	add	x0, x3, w0, sxtw
  42404c:	ldurb	w0, [x0, #-1]
  424050:	ldr	x1, [x1, x2, lsl #3]
  424054:	cmp	w0, #0xa
  424058:	cset	w0, eq  // eq = none
  42405c:	str	w0, [x1, #40]
  424060:	mov	w2, #0x5                   	// #5
  424064:	adrp	x1, 443000 <ferror@plt+0x41410>
  424068:	mov	x0, #0x0                   	// #0
  42406c:	add	x1, x1, #0x7b8
  424070:	bl	401ae0 <dcgettext@plt>
  424074:	ldr	x1, [x19]
  424078:	bl	417920 <ferror@plt+0x15d30>
  42407c:	ldrb	w25, [x28, #48]
  424080:	ldr	x6, [x28, #24]
  424084:	ldr	w22, [x28]
  424088:	mov	x27, x6
  42408c:	ldp	x23, x24, [x28, #8]
  424090:	b	41e704 <ferror@plt+0x1cb14>
  424094:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424098:	ldr	x1, [sp, #128]
  42409c:	ldr	w0, [x0, #176]
  4240a0:	ldr	x1, [x1, #168]
  4240a4:	cmp	w0, #0x0
  4240a8:	b.le	4240d0 <ferror@plt+0x224e0>
  4240ac:	ldp	x2, x4, [x28, #8]
  4240b0:	add	x3, x1, w0, sxtw
  4240b4:	ldurb	w3, [x3, #-1]
  4240b8:	ldr	x2, [x2, x4, lsl #3]
  4240bc:	cmp	w3, #0xa
  4240c0:	cset	w3, eq  // eq = none
  4240c4:	cmp	w0, #0x7ff
  4240c8:	str	w3, [x2, #40]
  4240cc:	b.gt	41f23c <ferror@plt+0x1d64c>
  4240d0:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4240d4:	mov	x2, #0x800                 	// #2048
  4240d8:	add	x0, x0, #0xa88
  4240dc:	bl	401b50 <strncpy@plt>
  4240e0:	mov	w0, #0x107                 	// #263
  4240e4:	b	41e91c <ferror@plt+0x1cd2c>
  4240e8:	ldp	x2, x9, [sp, #128]
  4240ec:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4240f0:	ldrb	w0, [x28, #48]
  4240f4:	mov	w1, #0x1                   	// #1
  4240f8:	strb	w0, [x23]
  4240fc:	str	w1, [x3, #176]
  424100:	str	x9, [x2, #168]
  424104:	add	x0, x9, #0x1
  424108:	str	x0, [x28, #24]
  42410c:	ldrb	w0, [x9, #1]
  424110:	strb	wzr, [x9, #1]
  424114:	strb	w0, [x28, #48]
  424118:	ldr	w0, [x3, #176]
  42411c:	cmp	w0, #0x0
  424120:	b.le	424144 <ferror@plt+0x22554>
  424124:	ldr	x3, [x2, #168]
  424128:	ldp	x1, x2, [x28, #8]
  42412c:	add	x0, x3, w0, sxtw
  424130:	ldurb	w0, [x0, #-1]
  424134:	ldr	x1, [x1, x2, lsl #3]
  424138:	cmp	w0, #0xa
  42413c:	cset	w0, eq  // eq = none
  424140:	str	w0, [x1, #40]
  424144:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  424148:	mov	w1, #0xf                   	// #15
  42414c:	mov	w0, #0x3e                  	// #62
  424150:	str	w1, [x2, #144]
  424154:	b	41e91c <ferror@plt+0x1cd2c>
  424158:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42415c:	ldr	w0, [x0, #176]
  424160:	cmp	w0, #0x0
  424164:	b.le	424190 <ferror@plt+0x225a0>
  424168:	ldr	x1, [sp, #128]
  42416c:	ldr	x2, [x28, #16]
  424170:	ldr	x3, [x1, #168]
  424174:	ldr	x1, [x28, #8]
  424178:	add	x0, x3, w0, sxtw
  42417c:	ldr	x1, [x1, x2, lsl #3]
  424180:	ldurb	w0, [x0, #-1]
  424184:	cmp	w0, #0xa
  424188:	cset	w0, eq  // eq = none
  42418c:	str	w0, [x1, #40]
  424190:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  424194:	mov	w1, #0x3                   	// #3
  424198:	mov	w0, #0x3e                  	// #62
  42419c:	str	w1, [x2, #144]
  4241a0:	b	41e91c <ferror@plt+0x1cd2c>
  4241a4:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4241a8:	ldr	x1, [sp, #128]
  4241ac:	ldr	w0, [x0, #176]
  4241b0:	ldr	x1, [x1, #168]
  4241b4:	cmp	w0, #0x0
  4241b8:	b.le	4241d8 <ferror@plt+0x225e8>
  4241bc:	ldp	x3, x4, [x28, #8]
  4241c0:	add	x0, x1, w0, sxtw
  4241c4:	ldurb	w2, [x0, #-1]
  4241c8:	ldr	x0, [x3, x4, lsl #3]
  4241cc:	cmp	w2, #0xa
  4241d0:	cset	w2, eq  // eq = none
  4241d4:	str	w2, [x0, #40]
  4241d8:	ldrb	w0, [x1]
  4241dc:	b	41e91c <ferror@plt+0x1cd2c>
  4241e0:	ldr	w0, [x20]
  4241e4:	ldp	x23, x24, [x28, #8]
  4241e8:	cmp	w0, #0x0
  4241ec:	ldr	x21, [sp, #104]
  4241f0:	b.le	424210 <ferror@plt+0x22620>
  4241f4:	ldr	x2, [x19]
  4241f8:	ldr	x1, [x23, x24, lsl #3]
  4241fc:	add	x0, x2, w0, sxtw
  424200:	ldurb	w0, [x0, #-1]
  424204:	cmp	w0, #0xa
  424208:	cset	w0, eq  // eq = none
  42420c:	str	w0, [x1, #40]
  424210:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  424214:	ldrb	w25, [x28, #48]
  424218:	ldr	w22, [x28]
  42421c:	mov	x27, x6
  424220:	ldr	w0, [x1, #1444]
  424224:	add	w0, w0, #0x1
  424228:	str	w0, [x1, #1444]
  42422c:	b	41e704 <ferror@plt+0x1cb14>
  424230:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424234:	ldr	w0, [x0, #176]
  424238:	cmp	w0, #0x0
  42423c:	b.le	424268 <ferror@plt+0x22678>
  424240:	ldr	x1, [sp, #128]
  424244:	ldr	x2, [x28, #16]
  424248:	ldr	x3, [x1, #168]
  42424c:	ldr	x1, [x28, #8]
  424250:	add	x0, x3, w0, sxtw
  424254:	ldr	x1, [x1, x2, lsl #3]
  424258:	ldurb	w0, [x0, #-1]
  42425c:	cmp	w0, #0xa
  424260:	cset	w0, eq  // eq = none
  424264:	str	w0, [x1, #40]
  424268:	bl	417f98 <ferror@plt+0x163a8>
  42426c:	mov	w0, #0x28                  	// #40
  424270:	b	41e91c <ferror@plt+0x1cd2c>
  424274:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424278:	mov	x7, x23
  42427c:	ldr	x9, [sp, #136]
  424280:	ldr	w0, [x0, #176]
  424284:	cmp	w0, #0x0
  424288:	b.le	4242b4 <ferror@plt+0x226c4>
  42428c:	ldr	x1, [sp, #128]
  424290:	ldr	x2, [x28, #16]
  424294:	ldr	x3, [x1, #168]
  424298:	ldr	x1, [x28, #8]
  42429c:	add	x0, x3, w0, sxtw
  4242a0:	ldr	x1, [x1, x2, lsl #3]
  4242a4:	ldurb	w0, [x0, #-1]
  4242a8:	cmp	w0, #0xa
  4242ac:	cset	w0, eq  // eq = none
  4242b0:	str	w0, [x1, #40]
  4242b4:	stp	x7, x9, [sp, #104]
  4242b8:	bl	417f98 <ferror@plt+0x163a8>
  4242bc:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4242c0:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4242c4:	ldr	w0, [x0, #2636]
  4242c8:	ldr	w1, [x1, #3224]
  4242cc:	orr	w0, w0, w1
  4242d0:	cbnz	w0, 4243d0 <ferror@plt+0x227e0>
  4242d4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  4242d8:	mov	w1, #0x29                  	// #41
  4242dc:	mov	w0, #0x28                  	// #40
  4242e0:	str	w1, [x2, #144]
  4242e4:	b	41e91c <ferror@plt+0x1cd2c>
  4242e8:	ldr	w0, [x20]
  4242ec:	mov	x27, x23
  4242f0:	ldr	x21, [sp, #104]
  4242f4:	cmp	w0, #0x0
  4242f8:	ldr	x9, [sp, #136]
  4242fc:	b.le	424320 <ferror@plt+0x22730>
  424300:	ldr	x3, [x19]
  424304:	ldp	x1, x2, [x28, #8]
  424308:	add	x0, x3, w0, sxtw
  42430c:	ldurb	w0, [x0, #-1]
  424310:	ldr	x1, [x1, x2, lsl #3]
  424314:	cmp	w0, #0xa
  424318:	cset	w0, eq  // eq = none
  42431c:	str	w0, [x1, #40]
  424320:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  424324:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  424328:	ldrb	w25, [x28, #48]
  42432c:	ldr	w0, [x0, #2636]
  424330:	ldr	w1, [x1, #3224]
  424334:	orr	w0, w0, w1
  424338:	cbnz	w0, 42440c <ferror@plt+0x2281c>
  42433c:	mov	w0, #0x16                  	// #22
  424340:	str	x6, [sp, #104]
  424344:	bl	41e140 <ferror@plt+0x1c550>
  424348:	ldr	w22, [x28]
  42434c:	ldr	x6, [sp, #104]
  424350:	ldp	x23, x24, [x28, #8]
  424354:	mov	x27, x6
  424358:	b	41e704 <ferror@plt+0x1cb14>
  42435c:	ldr	w0, [x20]
  424360:	mov	x27, x23
  424364:	ldr	x21, [sp, #104]
  424368:	cmp	w0, #0x0
  42436c:	ldr	x9, [sp, #136]
  424370:	b.le	424394 <ferror@plt+0x227a4>
  424374:	ldr	x3, [x19]
  424378:	ldp	x1, x2, [x28, #8]
  42437c:	add	x0, x3, w0, sxtw
  424380:	ldurb	w0, [x0, #-1]
  424384:	ldr	x1, [x1, x2, lsl #3]
  424388:	cmp	w0, #0xa
  42438c:	cset	w0, eq  // eq = none
  424390:	str	w0, [x1, #40]
  424394:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  424398:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  42439c:	str	x6, [sp, #104]
  4243a0:	ldr	x1, [x1, #1728]
  4243a4:	ldr	x0, [x0, #1744]
  4243a8:	ldrb	w25, [x28, #48]
  4243ac:	ldr	w0, [x0, x1, lsl #2]
  4243b0:	tbz	w0, #2, 424444 <ferror@plt+0x22854>
  4243b4:	mov	w0, #0x17                  	// #23
  4243b8:	bl	41e140 <ferror@plt+0x1c550>
  4243bc:	ldr	x6, [sp, #104]
  4243c0:	ldr	w22, [x28]
  4243c4:	mov	x27, x6
  4243c8:	ldp	x23, x24, [x28, #8]
  4243cc:	b	41e704 <ferror@plt+0x1cb14>
  4243d0:	ldrb	w0, [x28, #48]
  4243d4:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4243d8:	ldp	x7, x9, [sp, #104]
  4243dc:	strb	w0, [x7]
  4243e0:	ldr	x0, [sp, #128]
  4243e4:	mov	w2, #0x1                   	// #1
  4243e8:	str	w2, [x3, #176]
  4243ec:	str	x9, [x0, #168]
  4243f0:	add	x1, x9, #0x1
  4243f4:	str	x1, [x28, #24]
  4243f8:	mov	w0, #0x28                  	// #40
  4243fc:	ldrb	w1, [x9, #1]
  424400:	strb	wzr, [x9, #1]
  424404:	strb	w1, [x28, #48]
  424408:	b	41e91c <ferror@plt+0x1cd2c>
  42440c:	ldr	x0, [sp, #128]
  424410:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424414:	strb	w25, [x27]
  424418:	mov	w1, #0x1                   	// #1
  42441c:	str	w1, [x2, #176]
  424420:	str	x9, [x0, #168]
  424424:	add	x0, x9, #0x1
  424428:	str	x0, [x28, #24]
  42442c:	ldrb	w0, [x9, #1]
  424430:	strb	wzr, [x9, #1]
  424434:	strb	w0, [x28, #48]
  424438:	bl	417f98 <ferror@plt+0x163a8>
  42443c:	mov	w0, #0x28                  	// #40
  424440:	b	41e91c <ferror@plt+0x1cd2c>
  424444:	ldr	x1, [sp, #128]
  424448:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42444c:	strb	w25, [x27]
  424450:	mov	w0, #0x1                   	// #1
  424454:	str	w0, [x2, #176]
  424458:	mov	w0, #0x2f                  	// #47
  42445c:	str	x9, [x1, #168]
  424460:	add	x1, x9, #0x1
  424464:	str	x1, [x28, #24]
  424468:	ldrb	w1, [x9, #1]
  42446c:	strb	wzr, [x9, #1]
  424470:	strb	w1, [x28, #48]
  424474:	b	41e91c <ferror@plt+0x1cd2c>
  424478:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42447c:	ldr	x1, [sp, #128]
  424480:	ldr	w0, [x0, #176]
  424484:	ldr	x1, [x1, #168]
  424488:	cmp	w0, #0x0
  42448c:	b.le	4244ac <ferror@plt+0x228bc>
  424490:	ldp	x3, x4, [x28, #8]
  424494:	add	x0, x1, w0, sxtw
  424498:	ldurb	w2, [x0, #-1]
  42449c:	ldr	x0, [x3, x4, lsl #3]
  4244a0:	cmp	w2, #0xa
  4244a4:	cset	w2, eq  // eq = none
  4244a8:	str	w2, [x0, #40]
  4244ac:	ldrb	w0, [x1]
  4244b0:	b	41e91c <ferror@plt+0x1cd2c>
  4244b4:	ldr	w0, [x20]
  4244b8:	ldr	x21, [sp, #104]
  4244bc:	cmp	w0, #0x0
  4244c0:	b.le	4244e4 <ferror@plt+0x228f4>
  4244c4:	ldr	x3, [x19]
  4244c8:	ldp	x1, x2, [x28, #8]
  4244cc:	add	x0, x3, w0, sxtw
  4244d0:	ldurb	w0, [x0, #-1]
  4244d4:	ldr	x1, [x1, x2, lsl #3]
  4244d8:	cmp	w0, #0xa
  4244dc:	cset	w0, eq  // eq = none
  4244e0:	str	w0, [x1, #40]
  4244e4:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  4244e8:	ldr	x0, [x0, #1728]
  4244ec:	cbnz	x0, 424520 <ferror@plt+0x22930>
  4244f0:	adrp	x1, 443000 <ferror@plt+0x41410>
  4244f4:	add	x1, x1, #0x7a0
  4244f8:	mov	w2, #0x5                   	// #5
  4244fc:	mov	x0, #0x0                   	// #0
  424500:	bl	401ae0 <dcgettext@plt>
  424504:	bl	417980 <ferror@plt+0x15d90>
  424508:	ldrb	w25, [x28, #48]
  42450c:	ldr	x6, [x28, #24]
  424510:	ldr	w22, [x28]
  424514:	mov	x27, x6
  424518:	ldp	x23, x24, [x28, #8]
  42451c:	b	41e704 <ferror@plt+0x1cb14>
  424520:	bl	418010 <ferror@plt+0x16420>
  424524:	mov	w0, #0x29                  	// #41
  424528:	b	41e91c <ferror@plt+0x1cd2c>
  42452c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424530:	ldr	x1, [sp, #128]
  424534:	ldr	w0, [x0, #176]
  424538:	ldr	x1, [x1, #168]
  42453c:	cmp	w0, #0x0
  424540:	b.le	424560 <ferror@plt+0x22970>
  424544:	ldp	x3, x4, [x28, #8]
  424548:	add	x0, x1, w0, sxtw
  42454c:	ldurb	w2, [x0, #-1]
  424550:	ldr	x0, [x3, x4, lsl #3]
  424554:	cmp	w2, #0xa
  424558:	cset	w2, eq  // eq = none
  42455c:	str	w2, [x0, #40]
  424560:	adrp	x2, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424564:	ldrb	w1, [x1]
  424568:	mov	w0, #0x102                 	// #258
  42456c:	str	w1, [x2, #16]
  424570:	b	41e91c <ferror@plt+0x1cd2c>
  424574:	ldr	w22, [x20]
  424578:	ldr	x1, [x19]
  42457c:	cmp	w22, #0x0
  424580:	sxtw	x0, w22
  424584:	sub	x0, x0, #0x1
  424588:	ldr	x21, [sp, #104]
  42458c:	ldrb	w3, [x1, x0]
  424590:	b.le	424780 <ferror@plt+0x22b90>
  424594:	ldp	x2, x4, [x28, #8]
  424598:	cmp	w3, #0xa
  42459c:	cset	w3, eq  // eq = none
  4245a0:	ldr	x2, [x2, x4, lsl #3]
  4245a4:	str	w3, [x2, #40]
  4245a8:	ldrb	w27, [x1, x0]
  4245ac:	cmp	w27, #0x7d
  4245b0:	cset	w24, ne  // ne = any
  4245b4:	cmp	w22, #0x800
  4245b8:	b.gt	41f23c <ferror@plt+0x1d64c>
  4245bc:	adrp	x23, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4245c0:	add	x23, x23, #0xa88
  4245c4:	add	x1, x1, #0x1
  4245c8:	mov	x2, #0x800                 	// #2048
  4245cc:	mov	x0, x23
  4245d0:	bl	401b50 <strncpy@plt>
  4245d4:	sub	w1, w22, #0x2
  4245d8:	mov	x0, x23
  4245dc:	sub	w1, w1, w24
  4245e0:	strb	wzr, [x23, w1, sxtw]
  4245e4:	bl	419320 <ferror@plt+0x17730>
  4245e8:	mov	x22, x0
  4245ec:	cbz	x0, 42473c <ferror@plt+0x22b4c>
  4245f0:	bl	401790 <strlen@plt>
  4245f4:	mov	x25, x0
  4245f8:	cmp	w27, #0x7d
  4245fc:	b.eq	42460c <ferror@plt+0x22a1c>  // b.none
  424600:	ldr	x1, [x19]
  424604:	mov	w0, w27
  424608:	bl	41e078 <ferror@plt+0x1c488>
  42460c:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  424610:	ldp	x23, x24, [x28, #8]
  424614:	ldr	w0, [x0, #2636]
  424618:	cbnz	w0, 42476c <ferror@plt+0x22b7c>
  42461c:	ldrb	w0, [x22]
  424620:	cmp	w0, #0x5e
  424624:	b.eq	424710 <ferror@plt+0x22b20>  // b.none
  424628:	cbz	x25, 42463c <ferror@plt+0x22a4c>
  42462c:	add	x25, x22, x25
  424630:	ldurb	w0, [x25, #-1]
  424634:	cmp	w0, #0x24
  424638:	b.eq	424668 <ferror@plt+0x22a78>  // b.none
  42463c:	cmp	w27, #0x7d
  424640:	b.eq	4246ac <ferror@plt+0x22abc>  // b.none
  424644:	adrp	x0, 46d000 <stdin@@GLIBC_2.17+0x6300>
  424648:	ldr	w0, [x0, #4092]
  42464c:	cbz	w0, 4246ac <ferror@plt+0x22abc>
  424650:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  424654:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  424658:	ldr	x1, [x1, #1728]
  42465c:	ldr	x0, [x0, #1744]
  424660:	ldr	w0, [x0, x1, lsl #2]
  424664:	tbnz	w0, #2, 4246ac <ferror@plt+0x22abc>
  424668:	mov	x0, x22
  42466c:	bl	401790 <strlen@plt>
  424670:	mov	x25, x0
  424674:	cbz	x0, 4246fc <ferror@plt+0x22b0c>
  424678:	sub	x25, x25, #0x1
  42467c:	ldr	x1, [x19]
  424680:	ldrb	w0, [x22, x25]
  424684:	bl	41e078 <ferror@plt+0x1c488>
  424688:	cbnz	x25, 424678 <ferror@plt+0x22a88>
  42468c:	ldrb	w0, [x22]
  424690:	ldrb	w25, [x28, #48]
  424694:	cmp	w0, #0x5e
  424698:	ldr	x6, [x28, #24]
  42469c:	b.eq	424728 <ferror@plt+0x22b38>  // b.none
  4246a0:	ldr	w22, [x28]
  4246a4:	mov	x27, x6
  4246a8:	b	41e704 <ferror@plt+0x1cb14>
  4246ac:	ldr	x1, [x19]
  4246b0:	mov	w0, #0x29                  	// #41
  4246b4:	bl	41e078 <ferror@plt+0x1c488>
  4246b8:	mov	x0, x22
  4246bc:	bl	401790 <strlen@plt>
  4246c0:	mov	x25, x0
  4246c4:	cbz	x0, 4246dc <ferror@plt+0x22aec>
  4246c8:	sub	x25, x25, #0x1
  4246cc:	ldr	x1, [x19]
  4246d0:	ldrb	w0, [x22, x25]
  4246d4:	bl	41e078 <ferror@plt+0x1c488>
  4246d8:	cbnz	x25, 4246c8 <ferror@plt+0x22ad8>
  4246dc:	ldr	x1, [x19]
  4246e0:	mov	w0, #0x28                  	// #40
  4246e4:	bl	41e078 <ferror@plt+0x1c488>
  4246e8:	ldrb	w25, [x28, #48]
  4246ec:	ldr	x6, [x28, #24]
  4246f0:	ldr	w22, [x28]
  4246f4:	mov	x27, x6
  4246f8:	b	41e704 <ferror@plt+0x1cb14>
  4246fc:	ldr	x6, [x28, #24]
  424700:	ldrb	w25, [x28, #48]
  424704:	ldr	w22, [x28]
  424708:	mov	x27, x6
  42470c:	b	41e704 <ferror@plt+0x1cb14>
  424710:	mov	x0, x22
  424714:	bl	401790 <strlen@plt>
  424718:	mov	x25, x0
  42471c:	cbnz	x0, 424678 <ferror@plt+0x22a88>
  424720:	ldrb	w25, [x28, #48]
  424724:	ldr	x6, [x28, #24]
  424728:	mov	w0, #0xf                   	// #15
  42472c:	mov	x27, x6
  424730:	mov	w22, w0
  424734:	str	w0, [x28]
  424738:	b	41e704 <ferror@plt+0x1cb14>
  42473c:	mov	w2, #0x5                   	// #5
  424740:	adrp	x1, 443000 <ferror@plt+0x41410>
  424744:	add	x1, x1, #0x780
  424748:	bl	401ae0 <dcgettext@plt>
  42474c:	mov	x1, x23
  424750:	bl	417920 <ferror@plt+0x15d30>
  424754:	ldr	x6, [x28, #24]
  424758:	ldrb	w25, [x28, #48]
  42475c:	ldr	w22, [x28]
  424760:	mov	x27, x6
  424764:	ldp	x23, x24, [x28, #8]
  424768:	b	41e704 <ferror@plt+0x1cb14>
  42476c:	mov	x0, x22
  424770:	bl	401790 <strlen@plt>
  424774:	mov	x25, x0
  424778:	cbnz	x0, 424678 <ferror@plt+0x22a88>
  42477c:	b	42468c <ferror@plt+0x22a9c>
  424780:	cmp	w3, #0x7d
  424784:	mov	w27, w3
  424788:	cset	w24, ne  // ne = any
  42478c:	b	4245bc <ferror@plt+0x229cc>
  424790:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424794:	ldr	w1, [x0, #176]
  424798:	mov	w0, #0x12a                 	// #298
  42479c:	cmp	w1, #0x0
  4247a0:	b.le	41e91c <ferror@plt+0x1cd2c>
  4247a4:	ldr	x2, [sp, #128]
  4247a8:	ldr	x3, [x28, #16]
  4247ac:	ldr	x5, [x2, #168]
  4247b0:	ldr	x2, [x28, #8]
  4247b4:	add	x1, x5, w1, sxtw
  4247b8:	ldr	x2, [x2, x3, lsl #3]
  4247bc:	ldurb	w1, [x1, #-1]
  4247c0:	cmp	w1, #0xa
  4247c4:	cset	w1, eq  // eq = none
  4247c8:	str	w1, [x2, #40]
  4247cc:	b	41e91c <ferror@plt+0x1cd2c>
  4247d0:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4247d4:	ldr	w1, [x0, #176]
  4247d8:	mov	w0, #0x129                 	// #297
  4247dc:	cmp	w1, #0x0
  4247e0:	b.le	41e91c <ferror@plt+0x1cd2c>
  4247e4:	ldr	x2, [sp, #128]
  4247e8:	ldr	x3, [x28, #16]
  4247ec:	ldr	x5, [x2, #168]
  4247f0:	ldr	x2, [x28, #8]
  4247f4:	add	x1, x5, w1, sxtw
  4247f8:	ldr	x2, [x2, x3, lsl #3]
  4247fc:	ldurb	w1, [x1, #-1]
  424800:	cmp	w1, #0xa
  424804:	cset	w1, eq  // eq = none
  424808:	str	w1, [x2, #40]
  42480c:	b	41e91c <ferror@plt+0x1cd2c>
  424810:	ldp	x1, x9, [sp, #128]
  424814:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424818:	mov	x7, x23
  42481c:	ldr	w0, [x0, #176]
  424820:	cmp	w0, #0x0
  424824:	ldr	x1, [x1, #168]
  424828:	b.le	424850 <ferror@plt+0x22c60>
  42482c:	ldp	x2, x5, [x28, #8]
  424830:	add	x3, x1, w0, sxtw
  424834:	ldurb	w3, [x3, #-1]
  424838:	ldr	x2, [x2, x5, lsl #3]
  42483c:	cmp	w3, #0xa
  424840:	cset	w3, eq  // eq = none
  424844:	cmp	w0, #0x7ff
  424848:	str	w3, [x2, #40]
  42484c:	b.gt	41f23c <ferror@plt+0x1d64c>
  424850:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  424854:	add	x3, x3, #0xa88
  424858:	mov	x0, x3
  42485c:	mov	x2, #0x800                 	// #2048
  424860:	stp	x7, x9, [sp, #104]
  424864:	bl	401b50 <strncpy@plt>
  424868:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  42486c:	ldr	w1, [x1, #3140]
  424870:	add	w1, w1, #0x1
  424874:	bl	4191c8 <ferror@plt+0x175d8>
  424878:	ldrb	w1, [x28, #48]
  42487c:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424880:	ldp	x7, x9, [sp, #104]
  424884:	strb	w1, [x7]
  424888:	ldr	x1, [sp, #128]
  42488c:	mov	w0, #0x1                   	// #1
  424890:	str	w0, [x3, #176]
  424894:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  424898:	mov	w0, #0x5b                  	// #91
  42489c:	str	x9, [x1, #168]
  4248a0:	mov	w1, #0x15                  	// #21
  4248a4:	str	w1, [x3, #144]
  4248a8:	add	x2, x9, #0x1
  4248ac:	ldrb	w1, [x9, #1]
  4248b0:	strb	wzr, [x9, #1]
  4248b4:	str	x2, [x28, #24]
  4248b8:	strb	w1, [x28, #48]
  4248bc:	b	41e91c <ferror@plt+0x1cd2c>
  4248c0:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4248c4:	ldr	w0, [x0, #176]
  4248c8:	cmp	w0, #0x0
  4248cc:	b.le	4248f8 <ferror@plt+0x22d08>
  4248d0:	ldr	x1, [sp, #128]
  4248d4:	ldr	x2, [x28, #16]
  4248d8:	ldr	x3, [x1, #168]
  4248dc:	ldr	x1, [x28, #8]
  4248e0:	add	x0, x3, w0, sxtw
  4248e4:	ldr	x1, [x1, x2, lsl #3]
  4248e8:	ldurb	w0, [x0, #-1]
  4248ec:	cmp	w0, #0xa
  4248f0:	cset	w0, eq  // eq = none
  4248f4:	str	w0, [x1, #40]
  4248f8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4248fc:	mov	w2, #0x7                   	// #7
  424900:	mov	w1, #0x33                  	// #51
  424904:	adrp	x4, 468000 <stdin@@GLIBC_2.17+0x1300>
  424908:	ldrb	w3, [x0, #140]
  42490c:	mov	w5, #0x3                   	// #3
  424910:	adrp	x0, 443000 <ferror@plt+0x41410>
  424914:	str	w5, [x4, #2640]
  424918:	cmp	w3, #0x0
  42491c:	add	x0, x0, #0x768
  424920:	csel	w1, w1, w2, ne  // ne = any
  424924:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  424928:	str	w1, [x2, #144]
  42492c:	bl	412988 <ferror@plt+0x10d98>
  424930:	mov	w0, #0x0                   	// #0
  424934:	b	41e91c <ferror@plt+0x1cd2c>
  424938:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42493c:	ldr	w1, [x0, #176]
  424940:	mov	w0, #0x109                 	// #265
  424944:	cmp	w1, #0x0
  424948:	b.le	41e91c <ferror@plt+0x1cd2c>
  42494c:	ldr	x2, [sp, #128]
  424950:	ldr	x3, [x28, #16]
  424954:	ldr	x5, [x2, #168]
  424958:	ldr	x2, [x28, #8]
  42495c:	add	x1, x5, w1, sxtw
  424960:	ldr	x2, [x2, x3, lsl #3]
  424964:	ldurb	w1, [x1, #-1]
  424968:	cmp	w1, #0xa
  42496c:	cset	w1, eq  // eq = none
  424970:	str	w1, [x2, #40]
  424974:	b	41e91c <ferror@plt+0x1cd2c>
  424978:	ldr	w0, [x20]
  42497c:	ldr	x21, [sp, #104]
  424980:	cmp	w0, #0x0
  424984:	b.le	4249a8 <ferror@plt+0x22db8>
  424988:	ldr	x3, [x19]
  42498c:	ldp	x1, x2, [x28, #8]
  424990:	add	x0, x3, w0, sxtw
  424994:	ldurb	w0, [x0, #-1]
  424998:	ldr	x1, [x1, x2, lsl #3]
  42499c:	cmp	w0, #0xa
  4249a0:	cset	w0, eq  // eq = none
  4249a4:	str	w0, [x1, #40]
  4249a8:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  4249ac:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  4249b0:	ldr	x1, [x1, #1728]
  4249b4:	ldr	x0, [x0, #1744]
  4249b8:	ldr	w0, [x0, x1, lsl #2]
  4249bc:	tbz	w0, #2, 424a40 <ferror@plt+0x22e50>
  4249c0:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4249c4:	ldrb	w25, [x28, #48]
  4249c8:	ldr	w22, [x28]
  4249cc:	mov	x27, x6
  4249d0:	ldr	w0, [x1, #1444]
  4249d4:	ldp	x23, x24, [x28, #8]
  4249d8:	add	w0, w0, #0x1
  4249dc:	str	w0, [x1, #1444]
  4249e0:	b	41e704 <ferror@plt+0x1cb14>
  4249e4:	ldr	w0, [x20]
  4249e8:	ldr	x21, [sp, #104]
  4249ec:	cmp	w0, #0x0
  4249f0:	b.le	424a14 <ferror@plt+0x22e24>
  4249f4:	ldr	x3, [x19]
  4249f8:	ldp	x1, x2, [x28, #8]
  4249fc:	add	x0, x3, w0, sxtw
  424a00:	ldurb	w0, [x0, #-1]
  424a04:	ldr	x1, [x1, x2, lsl #3]
  424a08:	cmp	w0, #0xa
  424a0c:	cset	w0, eq  // eq = none
  424a10:	str	w0, [x1, #40]
  424a14:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  424a18:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  424a1c:	ldr	x1, [x1, #1728]
  424a20:	ldr	x0, [x0, #1744]
  424a24:	ldr	w0, [x0, x1, lsl #2]
  424a28:	tbz	w0, #2, 424a80 <ferror@plt+0x22e90>
  424a2c:	ldrb	w25, [x28, #48]
  424a30:	mov	x27, x6
  424a34:	ldr	w22, [x28]
  424a38:	ldp	x23, x24, [x28, #8]
  424a3c:	b	41e704 <ferror@plt+0x1cb14>
  424a40:	ldr	x1, [x19]
  424a44:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  424a48:	mov	w0, #0xa                   	// #10
  424a4c:	mov	w22, #0x19                  	// #25
  424a50:	str	wzr, [x2, #2632]
  424a54:	str	w22, [x28]
  424a58:	str	wzr, [x28, #108]
  424a5c:	bl	41e078 <ferror@plt+0x1c488>
  424a60:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  424a64:	ldr	w1, [x0, #1448]
  424a68:	cbnz	w1, 424ab4 <ferror@plt+0x22ec4>
  424a6c:	ldr	x6, [x28, #24]
  424a70:	ldrb	w25, [x28, #48]
  424a74:	mov	x27, x6
  424a78:	ldp	x23, x24, [x28, #8]
  424a7c:	b	41e704 <ferror@plt+0x1cb14>
  424a80:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  424a84:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  424a88:	mov	w1, #0x19                  	// #25
  424a8c:	str	w1, [x28]
  424a90:	ldr	w2, [x0, #1448]
  424a94:	str	wzr, [x3, #2632]
  424a98:	str	wzr, [x28, #108]
  424a9c:	cbnz	w2, 424ab4 <ferror@plt+0x22ec4>
  424aa0:	ldrb	w25, [x28, #48]
  424aa4:	mov	w22, w1
  424aa8:	mov	x27, x6
  424aac:	ldp	x23, x24, [x28, #8]
  424ab0:	b	41e704 <ferror@plt+0x1cb14>
  424ab4:	str	wzr, [x0, #1448]
  424ab8:	mov	w1, #0x1                   	// #1
  424abc:	mov	w0, #0xa                   	// #10
  424ac0:	str	w1, [x28, #120]
  424ac4:	b	41e91c <ferror@plt+0x1cd2c>
  424ac8:	ldr	w0, [x20]
  424acc:	ldrb	w25, [x28, #48]
  424ad0:	ldr	w22, [x28]
  424ad4:	cmp	w0, #0x0
  424ad8:	ldp	x23, x24, [x28, #8]
  424adc:	ldr	x21, [sp, #104]
  424ae0:	b.le	41e9fc <ferror@plt+0x1ce0c>
  424ae4:	ldr	x2, [x19]
  424ae8:	mov	x27, x6
  424aec:	ldr	x1, [x23, x24, lsl #3]
  424af0:	add	x0, x2, w0, sxtw
  424af4:	ldurb	w0, [x0, #-1]
  424af8:	cmp	w0, #0xa
  424afc:	cset	w0, eq  // eq = none
  424b00:	str	w0, [x1, #40]
  424b04:	b	41e704 <ferror@plt+0x1cb14>
  424b08:	ldr	w0, [x20]
  424b0c:	mov	x27, x23
  424b10:	ldp	x23, x24, [x28, #8]
  424b14:	cmp	w0, #0x0
  424b18:	ldr	x21, [sp, #104]
  424b1c:	ldr	x9, [sp, #136]
  424b20:	b.le	424b40 <ferror@plt+0x22f50>
  424b24:	ldr	x1, [x19]
  424b28:	ldr	x2, [x23, x24, lsl #3]
  424b2c:	add	x1, x1, w0, sxtw
  424b30:	ldurb	w1, [x1, #-1]
  424b34:	cmp	w1, #0xa
  424b38:	cset	w1, eq  // eq = none
  424b3c:	str	w1, [x2, #40]
  424b40:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  424b44:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  424b48:	ldrb	w25, [x28, #48]
  424b4c:	ldr	x2, [x2, #1728]
  424b50:	ldr	x1, [x1, #1744]
  424b54:	ldr	w1, [x1, x2, lsl #2]
  424b58:	tbnz	w1, #2, 424ca0 <ferror@plt+0x230b0>
  424b5c:	sub	w0, w0, #0x2
  424b60:	strb	w25, [x27]
  424b64:	str	w0, [x20]
  424b68:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  424b6c:	str	x9, [x19]
  424b70:	add	x6, x9, w0, sxtw
  424b74:	mov	x27, x6
  424b78:	str	x6, [x28, #24]
  424b7c:	ldrb	w25, [x9, w0, sxtw]
  424b80:	strb	wzr, [x9, w0, sxtw]
  424b84:	mov	w0, #0x19                  	// #25
  424b88:	str	wzr, [x1, #2632]
  424b8c:	mov	w22, w0
  424b90:	str	w0, [x28]
  424b94:	strb	w25, [x28, #48]
  424b98:	str	wzr, [x28, #108]
  424b9c:	b	41e704 <ferror@plt+0x1cb14>
  424ba0:	ldr	w0, [x20]
  424ba4:	mov	x27, x23
  424ba8:	ldr	x21, [sp, #104]
  424bac:	cmp	w0, #0x0
  424bb0:	ldr	x9, [sp, #136]
  424bb4:	b.le	424bd8 <ferror@plt+0x22fe8>
  424bb8:	ldr	x3, [x19]
  424bbc:	ldp	x1, x2, [x28, #8]
  424bc0:	add	x0, x3, w0, sxtw
  424bc4:	ldurb	w0, [x0, #-1]
  424bc8:	ldr	x1, [x1, x2, lsl #3]
  424bcc:	cmp	w0, #0xa
  424bd0:	cset	w0, eq  // eq = none
  424bd4:	str	w0, [x1, #40]
  424bd8:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  424bdc:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x300>
  424be0:	str	x9, [sp, #104]
  424be4:	ldr	x1, [x1, #1728]
  424be8:	ldr	x0, [x0, #1744]
  424bec:	ldr	w0, [x0, x1, lsl #2]
  424bf0:	tbz	w0, #2, 424cbc <ferror@plt+0x230cc>
  424bf4:	ldr	x22, [x19]
  424bf8:	mov	w1, #0x7c                  	// #124
  424bfc:	mov	x0, x22
  424c00:	bl	401a70 <strchr@plt>
  424c04:	ldrb	w1, [x28, #48]
  424c08:	sub	x0, x0, x22
  424c0c:	ldr	x9, [sp, #104]
  424c10:	strb	w1, [x27]
  424c14:	str	x9, [x19]
  424c18:	str	w0, [x20]
  424c1c:	add	x6, x9, w0, sxtw
  424c20:	ldr	w22, [x28]
  424c24:	ldrb	w25, [x9, w0, sxtw]
  424c28:	mov	x27, x6
  424c2c:	strb	wzr, [x9, w0, sxtw]
  424c30:	str	x6, [x28, #24]
  424c34:	strb	w25, [x28, #48]
  424c38:	ldp	x23, x24, [x28, #8]
  424c3c:	b	41e704 <ferror@plt+0x1cb14>
  424c40:	ldr	w0, [x20]
  424c44:	ldr	x21, [sp, #104]
  424c48:	cmp	w0, #0x0
  424c4c:	b.le	424c70 <ferror@plt+0x23080>
  424c50:	ldr	x3, [x19]
  424c54:	ldp	x1, x2, [x28, #8]
  424c58:	add	x0, x3, w0, sxtw
  424c5c:	ldurb	w0, [x0, #-1]
  424c60:	ldr	x1, [x1, x2, lsl #3]
  424c64:	cmp	w0, #0xa
  424c68:	cset	w0, eq  // eq = none
  424c6c:	str	w0, [x1, #40]
  424c70:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  424c74:	mov	w3, #0x1                   	// #1
  424c78:	mov	w1, #0x21                  	// #33
  424c7c:	str	w1, [x28]
  424c80:	ldr	w2, [x0, #1448]
  424c84:	str	w3, [x28, #108]
  424c88:	cbnz	w2, 424ab4 <ferror@plt+0x22ec4>
  424c8c:	ldrb	w25, [x28, #48]
  424c90:	mov	w22, w1
  424c94:	mov	x27, x6
  424c98:	ldp	x23, x24, [x28, #8]
  424c9c:	b	41e704 <ferror@plt+0x1cb14>
  424ca0:	mov	w0, #0x17                  	// #23
  424ca4:	str	x6, [sp, #104]
  424ca8:	bl	41e140 <ferror@plt+0x1c550>
  424cac:	ldr	w22, [x28]
  424cb0:	ldr	x6, [sp, #104]
  424cb4:	mov	x27, x6
  424cb8:	b	41e704 <ferror@plt+0x1cb14>
  424cbc:	adrp	x0, 428000 <ferror@plt+0x26410>
  424cc0:	add	x0, x0, #0xe80
  424cc4:	bl	411e70 <ferror@plt+0x10280>
  424cc8:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  424ccc:	adrp	x3, 468000 <stdin@@GLIBC_2.17+0x1300>
  424cd0:	mov	w4, #0x1                   	// #1
  424cd4:	mov	w0, #0xa                   	// #10
  424cd8:	ldr	w1, [x2, #1444]
  424cdc:	str	w4, [x3, #2632]
  424ce0:	add	w1, w1, w4
  424ce4:	str	w1, [x2, #1444]
  424ce8:	b	41e91c <ferror@plt+0x1cd2c>
  424cec:	ldp	x3, x9, [sp, #128]
  424cf0:	adrp	x4, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424cf4:	ldrb	w0, [x28, #48]
  424cf8:	mov	w2, #0x1                   	// #1
  424cfc:	strb	w0, [x23]
  424d00:	str	w2, [x4, #176]
  424d04:	mov	w0, #0x24                  	// #36
  424d08:	str	x9, [x3, #168]
  424d0c:	add	x1, x9, #0x1
  424d10:	str	x1, [x28, #24]
  424d14:	ldrb	w1, [x9, #1]
  424d18:	strb	wzr, [x9, #1]
  424d1c:	strb	w1, [x28, #48]
  424d20:	ldr	w1, [x4, #176]
  424d24:	cmp	w1, #0x0
  424d28:	b.le	41e91c <ferror@plt+0x1cd2c>
  424d2c:	ldr	x5, [x3, #168]
  424d30:	ldp	x2, x3, [x28, #8]
  424d34:	add	x1, x5, w1, sxtw
  424d38:	ldurb	w1, [x1, #-1]
  424d3c:	ldr	x2, [x2, x3, lsl #3]
  424d40:	cmp	w1, #0xa
  424d44:	cset	w1, eq  // eq = none
  424d48:	str	w1, [x2, #40]
  424d4c:	b	41e91c <ferror@plt+0x1cd2c>
  424d50:	ldp	x2, x9, [sp, #128]
  424d54:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424d58:	ldrb	w0, [x28, #48]
  424d5c:	mov	w1, #0x1                   	// #1
  424d60:	strb	w0, [x23]
  424d64:	str	w1, [x3, #176]
  424d68:	str	x9, [x2, #168]
  424d6c:	add	x0, x9, #0x1
  424d70:	str	x0, [x28, #24]
  424d74:	ldrb	w0, [x9, #1]
  424d78:	strb	wzr, [x9, #1]
  424d7c:	strb	w0, [x28, #48]
  424d80:	ldr	w0, [x3, #176]
  424d84:	cmp	w0, #0x0
  424d88:	b.le	424dac <ferror@plt+0x231bc>
  424d8c:	ldr	x3, [x2, #168]
  424d90:	ldp	x1, x2, [x28, #8]
  424d94:	add	x0, x3, w0, sxtw
  424d98:	ldurb	w0, [x0, #-1]
  424d9c:	ldr	x1, [x1, x2, lsl #3]
  424da0:	cmp	w0, #0xa
  424da4:	cset	w0, eq  // eq = none
  424da8:	str	w0, [x1, #40]
  424dac:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  424db0:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x3300>
  424db4:	adrp	x5, 468000 <stdin@@GLIBC_2.17+0x1300>
  424db8:	mov	w2, #0x12b                 	// #299
  424dbc:	ldr	w1, [x1, #2636]
  424dc0:	mov	w0, #0x12d                 	// #301
  424dc4:	ldr	w3, [x3, #3224]
  424dc8:	mov	w4, #0x11                  	// #17
  424dcc:	str	w4, [x5, #144]
  424dd0:	orr	w1, w1, w3
  424dd4:	cmp	w1, #0x0
  424dd8:	csel	w0, w2, w0, ne  // ne = any
  424ddc:	b	41e91c <ferror@plt+0x1cd2c>
  424de0:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424de4:	ldr	w0, [x0, #176]
  424de8:	cmp	w0, #0x0
  424dec:	b.le	424e18 <ferror@plt+0x23228>
  424df0:	ldr	x1, [sp, #128]
  424df4:	ldr	x2, [x28, #16]
  424df8:	ldr	x3, [x1, #168]
  424dfc:	ldr	x1, [x28, #8]
  424e00:	add	x0, x3, w0, sxtw
  424e04:	ldr	x1, [x1, x2, lsl #3]
  424e08:	ldurb	w0, [x0, #-1]
  424e0c:	cmp	w0, #0xa
  424e10:	cset	w0, eq  // eq = none
  424e14:	str	w0, [x1, #40]
  424e18:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  424e1c:	mov	w1, #0x13                  	// #19
  424e20:	mov	w0, #0x22                  	// #34
  424e24:	str	w1, [x2, #144]
  424e28:	b	41e91c <ferror@plt+0x1cd2c>
  424e2c:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424e30:	ldr	w1, [x0, #176]
  424e34:	cmp	w1, #0x0
  424e38:	b.le	423bd4 <ferror@plt+0x21fe4>
  424e3c:	ldr	x0, [sp, #128]
  424e40:	ldp	x2, x3, [x28, #8]
  424e44:	ldr	x5, [x0, #168]
  424e48:	mov	w0, #0x5e                  	// #94
  424e4c:	add	x1, x5, w1, sxtw
  424e50:	ldr	x2, [x2, x3, lsl #3]
  424e54:	ldurb	w1, [x1, #-1]
  424e58:	cmp	w1, #0xa
  424e5c:	cset	w1, eq  // eq = none
  424e60:	str	w1, [x2, #40]
  424e64:	b	41e91c <ferror@plt+0x1cd2c>
  424e68:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  424e6c:	ldr	w0, [x0, #176]
  424e70:	cmp	w0, #0x0
  424e74:	b.le	424ea0 <ferror@plt+0x232b0>
  424e78:	ldr	x1, [sp, #128]
  424e7c:	ldr	x2, [x28, #16]
  424e80:	ldr	x3, [x1, #168]
  424e84:	ldr	x1, [x28, #8]
  424e88:	add	x0, x3, w0, sxtw
  424e8c:	ldr	x1, [x1, x2, lsl #3]
  424e90:	ldurb	w0, [x0, #-1]
  424e94:	cmp	w0, #0xa
  424e98:	cset	w0, eq  // eq = none
  424e9c:	str	w0, [x1, #40]
  424ea0:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  424ea4:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  424ea8:	mov	w0, #0x3c                  	// #60
  424eac:	ldr	x2, [x2, #1728]
  424eb0:	ldr	x1, [x1, #1744]
  424eb4:	ldr	w1, [x1, x2, lsl #2]
  424eb8:	tbnz	w1, #2, 41e91c <ferror@plt+0x1cd2c>
  424ebc:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  424ec0:	mov	w1, #0xd                   	// #13
  424ec4:	str	w1, [x2, #144]
  424ec8:	b	41e91c <ferror@plt+0x1cd2c>
  424ecc:	ldr	w0, [x20]
  424ed0:	ldp	x23, x24, [x28, #8]
  424ed4:	cmp	w0, #0x0
  424ed8:	ldr	x21, [sp, #104]
  424edc:	b.le	424efc <ferror@plt+0x2330c>
  424ee0:	ldr	x2, [x19]
  424ee4:	ldr	x1, [x23, x24, lsl #3]
  424ee8:	add	x0, x2, w0, sxtw
  424eec:	ldurb	w0, [x0, #-1]
  424ef0:	cmp	w0, #0xa
  424ef4:	cset	w0, eq  // eq = none
  424ef8:	str	w0, [x1, #40]
  424efc:	mov	w0, #0x1                   	// #1
  424f00:	mov	w1, #0x21                  	// #33
  424f04:	ldrb	w25, [x28, #48]
  424f08:	mov	w22, w1
  424f0c:	mov	x27, x6
  424f10:	str	w1, [x28]
  424f14:	stp	wzr, w0, [x28, #104]
  424f18:	str	w0, [sp, #168]
  424f1c:	b	41e704 <ferror@plt+0x1cb14>
  424f20:	ldr	w0, [x20]
  424f24:	ldp	x23, x24, [x28, #8]
  424f28:	cmp	w0, #0x0
  424f2c:	ldr	x21, [sp, #104]
  424f30:	b.le	424f50 <ferror@plt+0x23360>
  424f34:	ldr	x2, [x19]
  424f38:	ldr	x1, [x23, x24, lsl #3]
  424f3c:	add	x0, x2, w0, sxtw
  424f40:	ldurb	w0, [x0, #-1]
  424f44:	cmp	w0, #0xa
  424f48:	cset	w0, eq  // eq = none
  424f4c:	str	w0, [x1, #40]
  424f50:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  424f54:	ldrb	w25, [x28, #48]
  424f58:	ldr	w22, [x28]
  424f5c:	mov	x27, x6
  424f60:	ldr	w0, [x1, #1444]
  424f64:	add	w0, w0, #0x1
  424f68:	str	w0, [x1, #1444]
  424f6c:	b	41e704 <ferror@plt+0x1cb14>
  424f70:	ldr	w1, [x20]
  424f74:	ldr	x0, [x19]
  424f78:	cmp	w1, #0x0
  424f7c:	ldr	x21, [sp, #104]
  424f80:	b.le	424fa0 <ferror@plt+0x233b0>
  424f84:	ldp	x3, x4, [x28, #8]
  424f88:	add	x1, x0, w1, sxtw
  424f8c:	ldurb	w2, [x1, #-1]
  424f90:	ldr	x1, [x3, x4, lsl #3]
  424f94:	cmp	w2, #0xa
  424f98:	cset	w2, eq  // eq = none
  424f9c:	str	w2, [x1, #40]
  424fa0:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  424fa4:	ldr	w1, [x2, #1444]
  424fa8:	add	w1, w1, #0x1
  424fac:	str	w1, [x2, #1444]
  424fb0:	bl	411e70 <ferror@plt+0x10280>
  424fb4:	ldrb	w25, [x28, #48]
  424fb8:	ldr	x6, [x28, #24]
  424fbc:	ldr	w22, [x28]
  424fc0:	mov	x27, x6
  424fc4:	ldp	x23, x24, [x28, #8]
  424fc8:	b	41e704 <ferror@plt+0x1cb14>
  424fcc:	ldr	w1, [x20]
  424fd0:	ldr	x0, [x19]
  424fd4:	cmp	w1, #0x0
  424fd8:	ldr	x21, [sp, #104]
  424fdc:	b.le	424ffc <ferror@plt+0x2340c>
  424fe0:	ldp	x3, x4, [x28, #8]
  424fe4:	add	x1, x0, w1, sxtw
  424fe8:	ldurb	w2, [x1, #-1]
  424fec:	ldr	x1, [x3, x4, lsl #3]
  424ff0:	cmp	w2, #0xa
  424ff4:	cset	w2, eq  // eq = none
  424ff8:	str	w2, [x1, #40]
  424ffc:	bl	411e70 <ferror@plt+0x10280>
  425000:	ldrb	w25, [x28, #48]
  425004:	ldr	x6, [x28, #24]
  425008:	ldr	w22, [x28]
  42500c:	mov	x27, x6
  425010:	ldp	x23, x24, [x28, #8]
  425014:	b	41e704 <ferror@plt+0x1cb14>
  425018:	ldr	w0, [x20]
  42501c:	mov	x27, x23
  425020:	ldr	x21, [sp, #104]
  425024:	cmp	w0, #0x0
  425028:	ldr	x9, [sp, #136]
  42502c:	b.le	425050 <ferror@plt+0x23460>
  425030:	ldr	x3, [x19]
  425034:	ldp	x1, x2, [x28, #8]
  425038:	add	x0, x3, w0, sxtw
  42503c:	ldurb	w0, [x0, #-1]
  425040:	ldr	x1, [x1, x2, lsl #3]
  425044:	cmp	w0, #0xa
  425048:	cset	w0, eq  // eq = none
  42504c:	str	w0, [x1, #40]
  425050:	ldr	w0, [x28, #108]
  425054:	cmp	w0, #0x0
  425058:	b.le	4251cc <ferror@plt+0x235dc>
  42505c:	ldr	w0, [x28, #104]
  425060:	cbz	w0, 4251ac <ferror@plt+0x235bc>
  425064:	adrp	x0, 443000 <ferror@plt+0x41410>
  425068:	add	x0, x0, #0x638
  42506c:	bl	411e70 <ferror@plt+0x10280>
  425070:	mov	w0, #0x4                   	// #4
  425074:	bl	41e140 <ferror@plt+0x1c550>
  425078:	ldr	x0, [x19]
  42507c:	mov	w1, #0x1                   	// #1
  425080:	str	w1, [x28, #104]
  425084:	bl	411e70 <ferror@plt+0x10280>
  425088:	ldrb	w25, [x28, #48]
  42508c:	ldr	x6, [x28, #24]
  425090:	ldr	w22, [x28]
  425094:	mov	x27, x6
  425098:	ldp	x23, x24, [x28, #8]
  42509c:	b	41e704 <ferror@plt+0x1cb14>
  4250a0:	ldr	w0, [x20]
  4250a4:	ldr	x21, [sp, #104]
  4250a8:	cmp	w0, #0x0
  4250ac:	b.le	4250d0 <ferror@plt+0x234e0>
  4250b0:	ldr	x3, [x19]
  4250b4:	ldp	x1, x2, [x28, #8]
  4250b8:	add	x0, x3, w0, sxtw
  4250bc:	ldurb	w0, [x0, #-1]
  4250c0:	ldr	x1, [x1, x2, lsl #3]
  4250c4:	cmp	w0, #0xa
  4250c8:	cset	w0, eq  // eq = none
  4250cc:	str	w0, [x1, #40]
  4250d0:	ldr	w0, [x28, #104]
  4250d4:	cbz	w0, 42518c <ferror@plt+0x2359c>
  4250d8:	adrp	x0, 443000 <ferror@plt+0x41410>
  4250dc:	add	x0, x0, #0x638
  4250e0:	bl	411e70 <ferror@plt+0x10280>
  4250e4:	mov	w0, #0x4                   	// #4
  4250e8:	bl	41e140 <ferror@plt+0x1c550>
  4250ec:	ldr	x0, [x19]
  4250f0:	mov	w1, #0x1                   	// #1
  4250f4:	str	w1, [x28, #104]
  4250f8:	bl	411e70 <ferror@plt+0x10280>
  4250fc:	ldrb	w25, [x28, #48]
  425100:	ldr	x6, [x28, #24]
  425104:	ldr	w22, [x28]
  425108:	mov	x27, x6
  42510c:	ldp	x23, x24, [x28, #8]
  425110:	b	41e704 <ferror@plt+0x1cb14>
  425114:	ldr	w0, [x20]
  425118:	mov	x27, x23
  42511c:	ldp	x23, x24, [x28, #8]
  425120:	cmp	w0, #0x0
  425124:	ldr	x21, [sp, #104]
  425128:	ldr	x9, [sp, #136]
  42512c:	b.le	42514c <ferror@plt+0x2355c>
  425130:	ldr	x2, [x19]
  425134:	ldr	x1, [x23, x24, lsl #3]
  425138:	add	x0, x2, w0, sxtw
  42513c:	ldurb	w0, [x0, #-1]
  425140:	cmp	w0, #0xa
  425144:	cset	w0, eq  // eq = none
  425148:	str	w0, [x1, #40]
  42514c:	ldrb	w1, [x28, #48]
  425150:	mov	w0, #0x2                   	// #2
  425154:	strb	w1, [x27]
  425158:	add	x6, x9, #0x2
  42515c:	str	w0, [x20]
  425160:	mov	x27, x6
  425164:	str	x9, [x19]
  425168:	ldr	w0, [x28, #108]
  42516c:	ldrb	w25, [x9, #2]
  425170:	sub	w0, w0, #0x1
  425174:	ldr	w22, [x28]
  425178:	strb	wzr, [x9, #2]
  42517c:	str	x6, [x28, #24]
  425180:	strb	w25, [x28, #48]
  425184:	str	w0, [x28, #108]
  425188:	b	41e704 <ferror@plt+0x1cb14>
  42518c:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  425190:	mov	w1, #0x1                   	// #1
  425194:	mov	x0, #0x0                   	// #0
  425198:	ldr	w2, [x3, #1444]
  42519c:	add	w2, w2, w1
  4251a0:	str	w2, [x3, #1444]
  4251a4:	bl	412340 <ferror@plt+0x10750>
  4251a8:	b	4250d8 <ferror@plt+0x234e8>
  4251ac:	adrp	x3, 46b000 <stdin@@GLIBC_2.17+0x4300>
  4251b0:	mov	w1, #0x1                   	// #1
  4251b4:	mov	x0, #0x0                   	// #0
  4251b8:	ldr	w2, [x3, #1444]
  4251bc:	add	w2, w2, w1
  4251c0:	str	w2, [x3, #1444]
  4251c4:	bl	412340 <ferror@plt+0x10750>
  4251c8:	b	425064 <ferror@plt+0x23474>
  4251cc:	ldrb	w0, [x28, #48]
  4251d0:	strb	w0, [x27]
  4251d4:	str	x9, [x19]
  4251d8:	str	wzr, [x20]
  4251dc:	ldr	x0, [x28, #8]
  4251e0:	str	x9, [x28, #24]
  4251e4:	ldrb	w1, [x9]
  4251e8:	strb	wzr, [x9]
  4251ec:	strb	w1, [x28, #48]
  4251f0:	cbz	x0, 425524 <ferror@plt+0x23934>
  4251f4:	ldr	x1, [x28, #16]
  4251f8:	ldr	x0, [x0, x1, lsl #3]
  4251fc:	cbz	x0, 425524 <ferror@plt+0x23934>
  425200:	mov	w1, #0x1                   	// #1
  425204:	str	w1, [x0, #40]
  425208:	bl	4124d8 <ferror@plt+0x108e8>
  42520c:	ldrb	w25, [x28, #48]
  425210:	ldr	x6, [x28, #24]
  425214:	mov	w0, #0x3                   	// #3
  425218:	mov	w22, w0
  42521c:	str	w0, [x28]
  425220:	mov	x27, x6
  425224:	ldp	x23, x24, [x28, #8]
  425228:	b	41e704 <ferror@plt+0x1cb14>
  42522c:	ldr	w0, [x20]
  425230:	mov	x27, x23
  425234:	ldp	x23, x24, [x28, #8]
  425238:	cmp	w0, #0x0
  42523c:	ldr	x21, [sp, #104]
  425240:	ldr	x9, [sp, #136]
  425244:	b.le	425264 <ferror@plt+0x23674>
  425248:	ldr	x2, [x19]
  42524c:	ldr	x1, [x23, x24, lsl #3]
  425250:	add	x0, x2, w0, sxtw
  425254:	ldurb	w0, [x0, #-1]
  425258:	cmp	w0, #0xa
  42525c:	cset	w0, eq  // eq = none
  425260:	str	w0, [x1, #40]
  425264:	ldrb	w1, [x28, #48]
  425268:	mov	w0, #0x2                   	// #2
  42526c:	strb	w1, [x27]
  425270:	add	x6, x9, #0x2
  425274:	str	w0, [x20]
  425278:	mov	x27, x6
  42527c:	str	x9, [x19]
  425280:	ldr	w0, [x28, #108]
  425284:	ldrb	w25, [x9, #2]
  425288:	add	w0, w0, #0x1
  42528c:	ldr	w22, [x28]
  425290:	strb	wzr, [x9, #2]
  425294:	str	x6, [x28, #24]
  425298:	strb	w25, [x28, #48]
  42529c:	str	w0, [x28, #108]
  4252a0:	b	41e704 <ferror@plt+0x1cb14>
  4252a4:	ldr	w0, [x20]
  4252a8:	ldp	x23, x24, [x28, #8]
  4252ac:	cmp	w0, #0x0
  4252b0:	ldr	x21, [sp, #104]
  4252b4:	b.le	4252d4 <ferror@plt+0x236e4>
  4252b8:	ldr	x2, [x19]
  4252bc:	ldr	x1, [x23, x24, lsl #3]
  4252c0:	add	x0, x2, w0, sxtw
  4252c4:	ldurb	w0, [x0, #-1]
  4252c8:	cmp	w0, #0xa
  4252cc:	cset	w0, eq  // eq = none
  4252d0:	str	w0, [x1, #40]
  4252d4:	ldr	w0, [x28, #116]
  4252d8:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  4252dc:	adrp	x3, 46d000 <stdin@@GLIBC_2.17+0x6300>
  4252e0:	ldrb	w25, [x28, #48]
  4252e4:	cmp	w0, #0x0
  4252e8:	ldrb	w0, [x1, #3164]
  4252ec:	cset	w2, ne  // ne = any
  4252f0:	strb	w2, [x3, #2768]
  4252f4:	eor	w0, w0, #0x1
  4252f8:	ldr	w22, [x28]
  4252fc:	tst	w2, w0
  425300:	b.eq	41e9fc <ferror@plt+0x1ce0c>  // b.none
  425304:	mov	w0, #0x1                   	// #1
  425308:	mov	x27, x6
  42530c:	strb	w0, [x1, #3164]
  425310:	b	41e704 <ferror@plt+0x1cb14>
  425314:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  425318:	ldr	w1, [x0, #176]
  42531c:	mov	w0, #0x110                 	// #272
  425320:	cmp	w1, #0x0
  425324:	b.le	41e91c <ferror@plt+0x1cd2c>
  425328:	ldr	x2, [sp, #128]
  42532c:	ldr	x3, [x28, #16]
  425330:	ldr	x5, [x2, #168]
  425334:	ldr	x2, [x28, #8]
  425338:	add	x1, x5, w1, sxtw
  42533c:	ldr	x2, [x2, x3, lsl #3]
  425340:	ldurb	w1, [x1, #-1]
  425344:	cmp	w1, #0xa
  425348:	cset	w1, eq  // eq = none
  42534c:	str	w1, [x2, #40]
  425350:	b	41e91c <ferror@plt+0x1cd2c>
  425354:	ldr	w0, [x20]
  425358:	ldp	x23, x24, [x28, #8]
  42535c:	cmp	w0, #0x0
  425360:	ldr	x21, [sp, #104]
  425364:	b.le	425384 <ferror@plt+0x23794>
  425368:	ldr	x2, [x19]
  42536c:	ldr	x1, [x23, x24, lsl #3]
  425370:	add	x0, x2, w0, sxtw
  425374:	ldurb	w0, [x0, #-1]
  425378:	cmp	w0, #0xa
  42537c:	cset	w0, eq  // eq = none
  425380:	str	w0, [x1, #40]
  425384:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  425388:	ldrb	w25, [x28, #48]
  42538c:	ldr	w22, [x28]
  425390:	mov	x27, x6
  425394:	ldr	w0, [x1, #1444]
  425398:	add	w0, w0, #0x1
  42539c:	str	w0, [x1, #1444]
  4253a0:	b	41e704 <ferror@plt+0x1cb14>
  4253a4:	ldr	w0, [x20]
  4253a8:	ldrb	w25, [x28, #48]
  4253ac:	ldr	w22, [x28]
  4253b0:	cmp	w0, #0x0
  4253b4:	ldp	x23, x24, [x28, #8]
  4253b8:	ldr	x21, [sp, #104]
  4253bc:	b.le	41e9fc <ferror@plt+0x1ce0c>
  4253c0:	ldr	x2, [x19]
  4253c4:	mov	x27, x6
  4253c8:	ldr	x1, [x23, x24, lsl #3]
  4253cc:	add	x0, x2, w0, sxtw
  4253d0:	ldurb	w0, [x0, #-1]
  4253d4:	cmp	w0, #0xa
  4253d8:	cset	w0, eq  // eq = none
  4253dc:	str	w0, [x1, #40]
  4253e0:	b	41e704 <ferror@plt+0x1cb14>
  4253e4:	ldr	w0, [x20]
  4253e8:	ldr	x21, [sp, #104]
  4253ec:	cmp	w0, #0x0
  4253f0:	b.le	425414 <ferror@plt+0x23824>
  4253f4:	ldr	x3, [x19]
  4253f8:	ldp	x1, x2, [x28, #8]
  4253fc:	add	x0, x3, w0, sxtw
  425400:	ldurb	w0, [x0, #-1]
  425404:	ldr	x1, [x1, x2, lsl #3]
  425408:	cmp	w0, #0xa
  42540c:	cset	w0, eq  // eq = none
  425410:	str	w0, [x1, #40]
  425414:	mov	w2, #0x5                   	// #5
  425418:	adrp	x1, 443000 <ferror@plt+0x41410>
  42541c:	mov	x0, #0x0                   	// #0
  425420:	add	x1, x1, #0x748
  425424:	bl	401ae0 <dcgettext@plt>
  425428:	ldr	x1, [x19]
  42542c:	bl	417920 <ferror@plt+0x15d30>
  425430:	ldrb	w25, [x28, #48]
  425434:	ldr	x6, [x28, #24]
  425438:	mov	w0, #0x1b                  	// #27
  42543c:	mov	w22, w0
  425440:	str	w0, [x28]
  425444:	mov	x27, x6
  425448:	ldp	x23, x24, [x28, #8]
  42544c:	b	41e704 <ferror@plt+0x1cb14>
  425450:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  425454:	ldr	x1, [sp, #128]
  425458:	ldr	w0, [x0, #176]
  42545c:	ldr	x1, [x1, #168]
  425460:	cmp	w0, #0x0
  425464:	b.le	42548c <ferror@plt+0x2389c>
  425468:	ldp	x2, x4, [x28, #8]
  42546c:	add	x3, x1, w0, sxtw
  425470:	ldurb	w3, [x3, #-1]
  425474:	ldr	x2, [x2, x4, lsl #3]
  425478:	cmp	w3, #0xa
  42547c:	cset	w3, eq  // eq = none
  425480:	cmp	w0, #0x800
  425484:	str	w3, [x2, #40]
  425488:	b.gt	4254c0 <ferror@plt+0x238d0>
  42548c:	add	x1, x1, #0x1
  425490:	mov	x2, #0x800                 	// #2048
  425494:	adrp	x19, 46b000 <stdin@@GLIBC_2.17+0x4300>
  425498:	add	x19, x19, #0xa88
  42549c:	mov	x0, x19
  4254a0:	bl	401b50 <strncpy@plt>
  4254a4:	mov	x0, x19
  4254a8:	bl	401790 <strlen@plt>
  4254ac:	mov	x1, x0
  4254b0:	mov	w0, #0x107                 	// #263
  4254b4:	add	x19, x19, x1
  4254b8:	sturb	wzr, [x19, #-1]
  4254bc:	b	41e91c <ferror@plt+0x1cd2c>
  4254c0:	adrp	x1, 443000 <ferror@plt+0x41410>
  4254c4:	add	x1, x1, #0x730
  4254c8:	b	41f244 <ferror@plt+0x1d654>
  4254cc:	ldr	w0, [x20]
  4254d0:	ldp	x23, x24, [x28, #8]
  4254d4:	cmp	w0, #0x0
  4254d8:	ldr	x21, [sp, #104]
  4254dc:	b.le	4254fc <ferror@plt+0x2390c>
  4254e0:	ldr	x2, [x19]
  4254e4:	ldr	x1, [x23, x24, lsl #3]
  4254e8:	add	x0, x2, w0, sxtw
  4254ec:	ldurb	w0, [x0, #-1]
  4254f0:	cmp	w0, #0xa
  4254f4:	cset	w0, eq  // eq = none
  4254f8:	str	w0, [x1, #40]
  4254fc:	adrp	x2, 46b000 <stdin@@GLIBC_2.17+0x4300>
  425500:	mov	w1, #0x1                   	// #1
  425504:	ldrb	w25, [x28, #48]
  425508:	mov	w22, w1
  42550c:	ldr	w0, [x2, #1444]
  425510:	mov	x27, x6
  425514:	str	w1, [x28]
  425518:	add	w0, w0, w1
  42551c:	str	w0, [x2, #1444]
  425520:	b	41e704 <ferror@plt+0x1cb14>
  425524:	bl	41e1e0 <ferror@plt+0x1c5f0>
  425528:	ldp	x23, x22, [x28, #8]
  42552c:	mov	w1, #0x4000                	// #16384
  425530:	ldr	x0, [x28, #80]
  425534:	bl	41e3e8 <ferror@plt+0x1c7f8>
  425538:	str	x0, [x23, x22, lsl #3]
  42553c:	b	425200 <ferror@plt+0x23610>
  425540:	cbz	x0, 4255b0 <ferror@plt+0x239c0>
  425544:	stp	x29, x30, [sp, #-32]!
  425548:	mov	x29, sp
  42554c:	str	x19, [sp, #16]
  425550:	mov	x19, x0
  425554:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  425558:	add	x0, x0, #0x90
  42555c:	ldr	x1, [x0, #8]
  425560:	cbz	x1, 425574 <ferror@plt+0x23984>
  425564:	ldr	x0, [x0, #16]
  425568:	ldr	x2, [x1, x0, lsl #3]
  42556c:	cmp	x19, x2
  425570:	b.eq	42558c <ferror@plt+0x2399c>  // b.none
  425574:	ldr	w0, [x19, #32]
  425578:	cbnz	w0, 425598 <ferror@plt+0x239a8>
  42557c:	mov	x0, x19
  425580:	ldr	x19, [sp, #16]
  425584:	ldp	x29, x30, [sp], #32
  425588:	b	401a30 <free@plt>
  42558c:	str	xzr, [x1, x0, lsl #3]
  425590:	ldr	w0, [x19, #32]
  425594:	cbz	w0, 42557c <ferror@plt+0x2398c>
  425598:	ldr	x0, [x19, #8]
  42559c:	bl	401a30 <free@plt>
  4255a0:	mov	x0, x19
  4255a4:	ldr	x19, [sp, #16]
  4255a8:	ldp	x29, x30, [sp], #32
  4255ac:	b	401a30 <free@plt>
  4255b0:	ret
  4255b4:	nop
  4255b8:	cbz	x0, 425604 <ferror@plt+0x23a14>
  4255bc:	ldr	x3, [x0, #8]
  4255c0:	str	wzr, [x0, #28]
  4255c4:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  4255c8:	add	x1, x1, #0x90
  4255cc:	mov	w2, #0x1                   	// #1
  4255d0:	strb	wzr, [x3]
  4255d4:	ldr	x3, [x1, #8]
  4255d8:	ldr	x4, [x0, #8]
  4255dc:	strb	wzr, [x4, #1]
  4255e0:	str	w2, [x0, #40]
  4255e4:	ldr	x2, [x0, #8]
  4255e8:	str	x2, [x0, #16]
  4255ec:	str	wzr, [x0, #56]
  4255f0:	cbz	x3, 425604 <ferror@plt+0x23a14>
  4255f4:	ldr	x4, [x1, #16]
  4255f8:	ldr	x3, [x3, x4, lsl #3]
  4255fc:	cmp	x0, x3
  425600:	b.eq	425608 <ferror@plt+0x23a18>  // b.none
  425604:	ret
  425608:	adrp	x4, 46e000 <stdin@@GLIBC_2.17+0x7300>
  42560c:	ldr	w3, [x0, #28]
  425610:	ldr	x0, [x0]
  425614:	str	x2, [x4, #168]
  425618:	str	x0, [x1, #80]
  42561c:	str	x2, [x1, #24]
  425620:	ldrb	w0, [x2]
  425624:	strb	w0, [x1, #48]
  425628:	str	w3, [x1, #52]
  42562c:	ret
  425630:	cbz	x0, 4256e4 <ferror@plt+0x23af4>
  425634:	stp	x29, x30, [sp, #-64]!
  425638:	mov	x29, sp
  42563c:	stp	x19, x20, [sp, #16]
  425640:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  425644:	add	x19, x19, #0x90
  425648:	mov	x20, x0
  42564c:	ldr	x0, [x19, #8]
  425650:	cbz	x0, 425730 <ferror@plt+0x23b40>
  425654:	ldr	x1, [x19, #72]
  425658:	stp	x21, x22, [sp, #32]
  42565c:	ldr	x21, [x19, #16]
  425660:	sub	x2, x1, #0x1
  425664:	cmp	x2, x21
  425668:	b.ls	4256e8 <ferror@plt+0x23af8>  // b.plast
  42566c:	ldr	x1, [x0, x21, lsl #3]
  425670:	add	x2, x0, x21, lsl #3
  425674:	cbz	x1, 4256a0 <ferror@plt+0x23ab0>
  425678:	ldr	x3, [x19, #24]
  42567c:	add	x21, x21, #0x1
  425680:	ldrb	w1, [x19, #48]
  425684:	ldr	w4, [x19, #52]
  425688:	strb	w1, [x3]
  42568c:	str	x21, [x19, #16]
  425690:	ldr	x1, [x2]
  425694:	add	x2, x0, x21, lsl #3
  425698:	str	x3, [x1, #16]
  42569c:	str	w4, [x1, #28]
  4256a0:	ldp	x21, x22, [sp, #32]
  4256a4:	adrp	x1, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4256a8:	ldr	x0, [x20, #16]
  4256ac:	str	x20, [x2]
  4256b0:	str	x0, [x1, #168]
  4256b4:	ldr	x1, [x20]
  4256b8:	str	x1, [x19, #80]
  4256bc:	ldr	w2, [x20, #28]
  4256c0:	mov	w1, #0x1                   	// #1
  4256c4:	ldrb	w3, [x0]
  4256c8:	str	x0, [x19, #24]
  4256cc:	strb	w3, [x19, #48]
  4256d0:	str	w2, [x19, #52]
  4256d4:	str	w1, [x19, #88]
  4256d8:	ldp	x19, x20, [sp, #16]
  4256dc:	ldp	x29, x30, [sp], #64
  4256e0:	ret
  4256e4:	ret
  4256e8:	add	x22, x1, #0x8
  4256ec:	str	x23, [sp, #48]
  4256f0:	lsl	x23, x22, #3
  4256f4:	mov	x1, x23
  4256f8:	bl	401950 <realloc@plt>
  4256fc:	str	x0, [x19, #8]
  425700:	cbz	x0, 425760 <ferror@plt+0x23b70>
  425704:	sub	x1, x23, #0x40
  425708:	add	x2, x0, x21, lsl #3
  42570c:	add	x1, x0, x1
  425710:	str	x22, [x19, #72]
  425714:	stp	xzr, xzr, [x1]
  425718:	stp	xzr, xzr, [x1, #16]
  42571c:	stp	xzr, xzr, [x1, #32]
  425720:	stp	xzr, xzr, [x1, #48]
  425724:	ldr	x1, [x0, x21, lsl #3]
  425728:	ldr	x23, [sp, #48]
  42572c:	b	425674 <ferror@plt+0x23a84>
  425730:	mov	x1, #0x1                   	// #1
  425734:	mov	x0, #0x8                   	// #8
  425738:	bl	401920 <calloc@plt>
  42573c:	str	x0, [x19, #8]
  425740:	mov	x2, x0
  425744:	cbz	x0, 425758 <ferror@plt+0x23b68>
  425748:	mov	x0, #0x1                   	// #1
  42574c:	str	xzr, [x19, #16]
  425750:	str	x0, [x19, #72]
  425754:	b	4256a4 <ferror@plt+0x23ab4>
  425758:	stp	x21, x22, [sp, #32]
  42575c:	str	x23, [sp, #48]
  425760:	adrp	x0, 443000 <ferror@plt+0x41410>
  425764:	add	x0, x0, #0x520
  425768:	bl	41e050 <ferror@plt+0x1c460>
  42576c:	nop
  425770:	stp	x29, x30, [sp, #-48]!
  425774:	mov	x29, sp
  425778:	stp	x19, x20, [sp, #16]
  42577c:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x1300>
  425780:	add	x19, x19, #0x90
  425784:	stp	x21, x22, [sp, #32]
  425788:	ldr	x21, [x19, #8]
  42578c:	cbz	x21, 4257f4 <ferror@plt+0x23c04>
  425790:	ldr	x20, [x19, #16]
  425794:	ldr	x22, [x21, x20, lsl #3]
  425798:	cbz	x22, 4257f4 <ferror@plt+0x23c04>
  42579c:	ldr	w0, [x22, #32]
  4257a0:	cbnz	w0, 425804 <ferror@plt+0x23c14>
  4257a4:	mov	x0, x22
  4257a8:	bl	401a30 <free@plt>
  4257ac:	str	xzr, [x21, x20, lsl #3]
  4257b0:	cbz	x20, 4257f4 <ferror@plt+0x23c04>
  4257b4:	sub	x20, x20, #0x1
  4257b8:	str	x20, [x19, #16]
  4257bc:	ldr	x0, [x21, x20, lsl #3]
  4257c0:	cbz	x0, 4257f4 <ferror@plt+0x23c04>
  4257c4:	adrp	x3, 46e000 <stdin@@GLIBC_2.17+0x7300>
  4257c8:	ldr	w2, [x0, #28]
  4257cc:	ldr	x1, [x0, #16]
  4257d0:	str	x1, [x19, #24]
  4257d4:	ldr	x0, [x0]
  4257d8:	str	x1, [x3, #168]
  4257dc:	str	x0, [x19, #80]
  4257e0:	mov	w0, #0x1                   	// #1
  4257e4:	str	w2, [x19, #52]
  4257e8:	ldrb	w1, [x1]
  4257ec:	strb	w1, [x19, #48]
  4257f0:	str	w0, [x19, #88]
  4257f4:	ldp	x19, x20, [sp, #16]
  4257f8:	ldp	x21, x22, [sp, #32]
  4257fc:	ldp	x29, x30, [sp], #48
  425800:	ret
  425804:	ldr	x0, [x22, #8]
  425808:	bl	401a30 <free@plt>
  42580c:	mov	x0, x22
  425810:	bl	401a30 <free@plt>
  425814:	str	xzr, [x21, x20, lsl #3]
  425818:	cbz	x20, 4257f4 <ferror@plt+0x23c04>
  42581c:	b	4257b4 <ferror@plt+0x23bc4>
  425820:	stp	x29, x30, [sp, #-48]!
  425824:	cmp	x1, #0x1
  425828:	mov	x29, sp
  42582c:	stp	x19, x20, [sp, #16]
  425830:	b.ls	4258b4 <ferror@plt+0x23cc4>  // b.plast
  425834:	str	x21, [sp, #32]
  425838:	mov	x21, x0
  42583c:	add	x0, x0, x1
  425840:	mov	x20, x1
  425844:	ldurb	w1, [x0, #-2]
  425848:	cbnz	w1, 42589c <ferror@plt+0x23cac>
  42584c:	ldurb	w0, [x0, #-1]
  425850:	cbnz	w0, 42589c <ferror@plt+0x23cac>
  425854:	mov	x0, #0x40                  	// #64
  425858:	bl	4018b0 <malloc@plt>
  42585c:	mov	x19, x0
  425860:	cbz	x0, 4258c8 <ferror@plt+0x23cd8>
  425864:	mov	w1, #0x1                   	// #1
  425868:	sub	w20, w20, #0x2
  42586c:	stp	xzr, x21, [x0]
  425870:	str	x21, [x0, #16]
  425874:	stp	w20, w20, [x0, #24]
  425878:	str	xzr, [x0, #32]
  42587c:	str	w1, [x0, #40]
  425880:	stur	xzr, [x0, #52]
  425884:	bl	41e2a0 <ferror@plt+0x1c6b0>
  425888:	mov	x0, x19
  42588c:	ldp	x19, x20, [sp, #16]
  425890:	ldr	x21, [sp, #32]
  425894:	ldp	x29, x30, [sp], #48
  425898:	ret
  42589c:	mov	x19, #0x0                   	// #0
  4258a0:	mov	x0, x19
  4258a4:	ldp	x19, x20, [sp, #16]
  4258a8:	ldr	x21, [sp, #32]
  4258ac:	ldp	x29, x30, [sp], #48
  4258b0:	ret
  4258b4:	mov	x19, #0x0                   	// #0
  4258b8:	mov	x0, x19
  4258bc:	ldp	x19, x20, [sp, #16]
  4258c0:	ldp	x29, x30, [sp], #48
  4258c4:	ret
  4258c8:	adrp	x0, 443000 <ferror@plt+0x41410>
  4258cc:	add	x0, x0, #0x9e8
  4258d0:	bl	41e050 <ferror@plt+0x1c460>
  4258d4:	nop
  4258d8:	stp	x29, x30, [sp, #-64]!
  4258dc:	mov	x29, sp
  4258e0:	stp	x21, x22, [sp, #32]
  4258e4:	add	w22, w1, #0x2
  4258e8:	sxtw	x21, w22
  4258ec:	stp	x19, x20, [sp, #16]
  4258f0:	mov	w19, w1
  4258f4:	str	x23, [sp, #48]
  4258f8:	mov	x23, x0
  4258fc:	mov	x0, x21
  425900:	bl	4018b0 <malloc@plt>
  425904:	cbz	x0, 42599c <ferror@plt+0x23dac>
  425908:	mov	x20, x0
  42590c:	cmp	w19, #0x0
  425910:	b.le	425924 <ferror@plt+0x23d34>
  425914:	sub	w2, w19, #0x1
  425918:	mov	x1, x23
  42591c:	add	x2, x2, #0x1
  425920:	bl	401770 <memcpy@plt>
  425924:	add	x0, x20, w19, sxtw
  425928:	cmp	x21, #0x1
  42592c:	strb	wzr, [x0, #1]
  425930:	strb	wzr, [x20, w19, sxtw]
  425934:	b.ls	4259b4 <ferror@plt+0x23dc4>  // b.plast
  425938:	add	x21, x20, x21
  42593c:	ldurb	w0, [x21, #-2]
  425940:	cbnz	w0, 4259b4 <ferror@plt+0x23dc4>
  425944:	ldurb	w0, [x21, #-1]
  425948:	cbnz	w0, 4259b4 <ferror@plt+0x23dc4>
  42594c:	mov	x0, #0x40                  	// #64
  425950:	bl	4018b0 <malloc@plt>
  425954:	mov	x19, x0
  425958:	cbz	x0, 4259a8 <ferror@plt+0x23db8>
  42595c:	mov	w21, #0x1                   	// #1
  425960:	sub	w22, w22, #0x2
  425964:	stp	xzr, x20, [x0]
  425968:	str	x20, [x0, #16]
  42596c:	stp	w22, w22, [x0, #24]
  425970:	str	xzr, [x0, #32]
  425974:	str	w21, [x0, #40]
  425978:	stur	xzr, [x0, #52]
  42597c:	bl	41e2a0 <ferror@plt+0x1c6b0>
  425980:	ldr	x23, [sp, #48]
  425984:	str	w21, [x19, #32]
  425988:	mov	x0, x19
  42598c:	ldp	x19, x20, [sp, #16]
  425990:	ldp	x21, x22, [sp, #32]
  425994:	ldp	x29, x30, [sp], #64
  425998:	ret
  42599c:	adrp	x0, 443000 <ferror@plt+0x41410>
  4259a0:	add	x0, x0, #0xa18
  4259a4:	bl	41e050 <ferror@plt+0x1c460>
  4259a8:	adrp	x0, 443000 <ferror@plt+0x41410>
  4259ac:	add	x0, x0, #0x9e8
  4259b0:	bl	41e050 <ferror@plt+0x1c460>
  4259b4:	adrp	x0, 443000 <ferror@plt+0x41410>
  4259b8:	add	x0, x0, #0xa48
  4259bc:	bl	41e050 <ferror@plt+0x1c460>
  4259c0:	stp	x29, x30, [sp, #-32]!
  4259c4:	mov	x29, sp
  4259c8:	str	x19, [sp, #16]
  4259cc:	mov	x19, x0
  4259d0:	bl	401790 <strlen@plt>
  4259d4:	mov	w1, w0
  4259d8:	mov	x0, x19
  4259dc:	ldr	x19, [sp, #16]
  4259e0:	ldp	x29, x30, [sp], #32
  4259e4:	b	4258d8 <ferror@plt+0x23ce8>
  4259e8:	adrp	x0, 466000 <ferror@plt+0x64410>
  4259ec:	ldr	w0, [x0, #3296]
  4259f0:	ret
  4259f4:	nop
  4259f8:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  4259fc:	ldr	x0, [x0, #224]
  425a00:	ret
  425a04:	nop
  425a08:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  425a0c:	ldr	x0, [x0, #240]
  425a10:	ret
  425a14:	nop
  425a18:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  425a1c:	ldr	w0, [x0, #176]
  425a20:	ret
  425a24:	nop
  425a28:	adrp	x0, 46e000 <stdin@@GLIBC_2.17+0x7300>
  425a2c:	ldr	x0, [x0, #168]
  425a30:	ret
  425a34:	nop
  425a38:	adrp	x1, 466000 <ferror@plt+0x64410>
  425a3c:	str	w0, [x1, #3296]
  425a40:	ret
  425a44:	nop
  425a48:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  425a4c:	str	x0, [x1, #224]
  425a50:	ret
  425a54:	nop
  425a58:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  425a5c:	str	x0, [x1, #240]
  425a60:	ret
  425a64:	nop
  425a68:	adrp	x0, 468000 <stdin@@GLIBC_2.17+0x1300>
  425a6c:	ldr	w0, [x0, #268]
  425a70:	ret
  425a74:	nop
  425a78:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  425a7c:	str	w0, [x1, #268]
  425a80:	ret
  425a84:	nop
  425a88:	stp	x29, x30, [sp, #-64]!
  425a8c:	mov	x29, sp
  425a90:	stp	x19, x20, [sp, #16]
  425a94:	str	x23, [sp, #48]
  425a98:	adrp	x23, 468000 <stdin@@GLIBC_2.17+0x1300>
  425a9c:	add	x20, x23, #0x90
  425aa0:	stp	x21, x22, [sp, #32]
  425aa4:	ldr	x21, [x20, #8]
  425aa8:	cbz	x21, 425acc <ferror@plt+0x23edc>
  425aac:	ldr	x22, [x20, #16]
  425ab0:	ldr	x19, [x21, x22, lsl #3]
  425ab4:	cbz	x19, 425acc <ferror@plt+0x23edc>
  425ab8:	ldr	w0, [x19, #32]
  425abc:	cbnz	w0, 425b14 <ferror@plt+0x23f24>
  425ac0:	mov	x0, x19
  425ac4:	bl	401a30 <free@plt>
  425ac8:	str	xzr, [x21, x22, lsl #3]
  425acc:	mov	x0, x21
  425ad0:	bl	401a30 <free@plt>
  425ad4:	ldr	x0, [x20, #64]
  425ad8:	str	xzr, [x20, #8]
  425adc:	bl	401a30 <free@plt>
  425ae0:	str	wzr, [x23, #144]
  425ae4:	mov	w0, #0x0                   	// #0
  425ae8:	stp	xzr, xzr, [x20, #16]
  425aec:	stp	wzr, wzr, [x20, #56]
  425af0:	stp	xzr, xzr, [x20, #64]
  425af4:	str	xzr, [x20, #80]
  425af8:	str	wzr, [x20, #92]
  425afc:	str	xzr, [x20, #96]
  425b00:	ldp	x19, x20, [sp, #16]
  425b04:	ldp	x21, x22, [sp, #32]
  425b08:	ldr	x23, [sp, #48]
  425b0c:	ldp	x29, x30, [sp], #64
  425b10:	ret
  425b14:	ldr	x0, [x19, #8]
  425b18:	bl	401a30 <free@plt>
  425b1c:	b	425ac0 <ferror@plt+0x23ed0>
  425b20:	b	4018b0 <malloc@plt>
  425b24:	nop
  425b28:	b	401950 <realloc@plt>
  425b2c:	nop
  425b30:	b	401a30 <free@plt>
  425b34:	nop
  425b38:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  425b3c:	ldr	w1, [x2, #448]
  425b40:	sub	w1, w1, #0x1
  425b44:	str	w1, [x2, #448]
  425b48:	cmp	w1, #0x0
  425b4c:	b.gt	425b58 <ferror@plt+0x23f68>
  425b50:	mov	w0, #0x1                   	// #1
  425b54:	ret
  425b58:	stp	x29, x30, [sp, #-32]!
  425b5c:	adrp	x1, 46a000 <stdin@@GLIBC_2.17+0x3300>
  425b60:	mov	x29, sp
  425b64:	ldr	x0, [x1, #2720]
  425b68:	str	x19, [sp, #16]
  425b6c:	add	x2, x0, #0x8
  425b70:	str	x2, [x1, #2720]
  425b74:	ldr	x19, [x0, #8]
  425b78:	cbz	x19, 425bd4 <ferror@plt+0x23fe4>
  425b7c:	ldrb	w0, [x19]
  425b80:	cmp	w0, #0x2d
  425b84:	b.eq	425bcc <ferror@plt+0x23fdc>  // b.none
  425b88:	mov	x0, x19
  425b8c:	bl	411d88 <ferror@plt+0x10198>
  425b90:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  425b94:	adrp	x1, 42d000 <ferror@plt+0x2b410>
  425b98:	add	x1, x1, #0x120
  425b9c:	str	x0, [x2, #1656]
  425ba0:	bl	4018a0 <fopen@plt>
  425ba4:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  425ba8:	str	x0, [x2, #224]
  425bac:	cbnz	x0, 425bf8 <ferror@plt+0x24008>
  425bb0:	mov	w2, #0x5                   	// #5
  425bb4:	adrp	x1, 443000 <ferror@plt+0x41410>
  425bb8:	add	x1, x1, #0x9a0
  425bbc:	bl	401ae0 <dcgettext@plt>
  425bc0:	mov	x1, x19
  425bc4:	bl	412020 <ferror@plt+0x10430>
  425bc8:	b	425bf8 <ferror@plt+0x24008>
  425bcc:	ldrb	w0, [x19, #1]
  425bd0:	cbnz	w0, 425b88 <ferror@plt+0x23f98>
  425bd4:	adrp	x2, 466000 <ferror@plt+0x64410>
  425bd8:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  425bdc:	adrp	x0, 42b000 <ferror@plt+0x29410>
  425be0:	add	x0, x0, #0x90
  425be4:	ldr	x2, [x2, #3328]
  425be8:	str	x2, [x1, #224]
  425bec:	bl	411d88 <ferror@plt+0x10198>
  425bf0:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  425bf4:	str	x0, [x1, #1656]
  425bf8:	adrp	x1, 46b000 <stdin@@GLIBC_2.17+0x4300>
  425bfc:	mov	w2, #0x1                   	// #1
  425c00:	mov	w0, #0x0                   	// #0
  425c04:	str	w2, [x1, #1444]
  425c08:	ldr	x19, [sp, #16]
  425c0c:	ldp	x29, x30, [sp], #32
  425c10:	ret
  425c14:	nop
  425c18:	stp	x29, x30, [sp, #-32]!
  425c1c:	mov	x29, sp
  425c20:	cbz	x0, 425c84 <ferror@plt+0x24094>
  425c24:	str	x19, [sp, #16]
  425c28:	mov	x19, x0
  425c2c:	ldrb	w0, [x0]
  425c30:	cmp	w0, #0x2d
  425c34:	b.eq	425c78 <ferror@plt+0x24088>  // b.none
  425c38:	mov	x0, x19
  425c3c:	bl	411d88 <ferror@plt+0x10198>
  425c40:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x300>
  425c44:	adrp	x1, 42d000 <ferror@plt+0x2b410>
  425c48:	add	x1, x1, #0x120
  425c4c:	str	x0, [x2, #1656]
  425c50:	bl	4018a0 <fopen@plt>
  425c54:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x1300>
  425c58:	str	x0, [x2, #224]
  425c5c:	cbz	x0, 425cbc <ferror@plt+0x240cc>
  425c60:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  425c64:	mov	w1, #0x1                   	// #1
  425c68:	ldr	x19, [sp, #16]
  425c6c:	str	w1, [x0, #1444]
  425c70:	ldp	x29, x30, [sp], #32
  425c74:	ret
  425c78:	ldrb	w0, [x19, #1]
  425c7c:	cbnz	w0, 425c38 <ferror@plt+0x24048>
  425c80:	ldr	x19, [sp, #16]
  425c84:	adrp	x2, 466000 <ferror@plt+0x64410>
  425c88:	adrp	x1, 468000 <stdin@@GLIBC_2.17+0x1300>
  425c8c:	adrp	x0, 42b000 <ferror@plt+0x29410>
  425c90:	ldr	x2, [x2, #3328]
  425c94:	str	x2, [x1, #224]
  425c98:	add	x0, x0, #0x90
  425c9c:	bl	411d88 <ferror@plt+0x10198>
  425ca0:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x300>
  425ca4:	str	x0, [x1, #1656]
  425ca8:	adrp	x0, 46b000 <stdin@@GLIBC_2.17+0x4300>
  425cac:	mov	w1, #0x1                   	// #1
  425cb0:	ldp	x29, x30, [sp], #32
  425cb4:	str	w1, [x0, #1444]
  425cb8:	ret
  425cbc:	mov	w2, #0x5                   	// #5
  425cc0:	adrp	x1, 443000 <ferror@plt+0x41410>
  425cc4:	add	x1, x1, #0x9a0
  425cc8:	bl	401ae0 <dcgettext@plt>
  425ccc:	mov	x1, x19
  425cd0:	bl	412020 <ferror@plt+0x10430>
  425cd4:	ldr	x19, [sp, #16]
  425cd8:	b	425ca8 <ferror@plt+0x240b8>
  425cdc:	nop
  425ce0:	stp	x29, x30, [sp, #-64]!
  425ce4:	mov	x29, sp
  425ce8:	stp	x19, x20, [sp, #16]
  425cec:	adrp	x20, 45d000 <ferror@plt+0x5b410>
  425cf0:	add	x20, x20, #0xde0
  425cf4:	stp	x21, x22, [sp, #32]
  425cf8:	adrp	x21, 45d000 <ferror@plt+0x5b410>
  425cfc:	add	x21, x21, #0xdd8
  425d00:	sub	x20, x20, x21
  425d04:	mov	w22, w0
  425d08:	stp	x23, x24, [sp, #48]
  425d0c:	mov	x23, x1
  425d10:	mov	x24, x2
  425d14:	bl	401730 <memcpy@plt-0x40>
  425d18:	cmp	xzr, x20, asr #3
  425d1c:	b.eq	425d48 <ferror@plt+0x24158>  // b.none
  425d20:	asr	x20, x20, #3
  425d24:	mov	x19, #0x0                   	// #0
  425d28:	ldr	x3, [x21, x19, lsl #3]
  425d2c:	mov	x2, x24
  425d30:	add	x19, x19, #0x1
  425d34:	mov	x1, x23
  425d38:	mov	w0, w22
  425d3c:	blr	x3
  425d40:	cmp	x20, x19
  425d44:	b.ne	425d28 <ferror@plt+0x24138>  // b.any
  425d48:	ldp	x19, x20, [sp, #16]
  425d4c:	ldp	x21, x22, [sp, #32]
  425d50:	ldp	x23, x24, [sp, #48]
  425d54:	ldp	x29, x30, [sp], #64
  425d58:	ret
  425d5c:	nop
  425d60:	ret

Disassembly of section .fini:

0000000000425d64 <.fini>:
  425d64:	stp	x29, x30, [sp, #-16]!
  425d68:	mov	x29, sp
  425d6c:	ldp	x29, x30, [sp], #16
  425d70:	ret
