

================================================================
== Vitis HLS Report for 'tpgBackground'
================================================================
* Date:           Tue Sep  6 19:51:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  10.830 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_518_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    237|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        5|   9|   1667|   3651|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    156|    -|
|Register         |        -|   -|    380|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        5|   9|   2047|   4044|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        5|  10|      4|     19|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424  |tpgBackground_Pipeline_VITIS_LOOP_520_2  |        5|   9|  1667|  3651|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                         |        5|   9|  1667|  3651|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                      Variable Name                                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_i_fu_704_p2                                                                          |         +|   0|  0|  21|          14|           3|
    |add_ln1488_fu_887_p2                                                                     |         +|   0|  0|  15|           8|           8|
    |add_ln705_fu_937_p2                                                                      |         +|   0|  0|  15|           8|           8|
    |y_2_fu_864_p2                                                                            |         +|   0|  0|  23|          16|           1|
    |cmp12_i_fu_870_p2                                                                        |      icmp|   0|  0|  13|          16|           1|
    |cmp2_i322_fu_630_p2                                                                      |      icmp|   0|  0|  11|           8|           1|
    |cmp6_i_fu_650_p2                                                                         |      icmp|   0|  0|  11|           8|           1|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp57_i                               |      icmp|   0|  0|  11|           8|           1|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_cmp85_i                               |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln1592_1_fu_899_p2                                                                  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1592_2_fu_912_p2                                                                  |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1592_fu_893_p2                                                                    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln518_fu_859_p2                                                                     |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1                                                                          |        or|   0|  0|   2|           1|           1|
    |or_ln1592_1_fu_918_p2                                                                    |        or|   0|  0|   2|           1|           1|
    |or_ln1592_2_fu_925_p2                                                                    |        or|   0|  0|   2|           1|           1|
    |or_ln1592_fu_905_p2                                                                      |        or|   0|  0|   2|           1|           1|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_conv2_i_i10_i329                      |    select|   0|  0|   7|           1|           2|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_conv2_i_i10_i335                      |    select|   0|  0|   8|           1|           1|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_conv2_i_i10_i354_cast_cast_cast_cast  |    select|   0|  0|   3|           1|           1|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_conv2_i_i_i337_cast_cast              |    select|   0|  0|   5|           1|           1|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_conv2_i_i_i356                        |    select|   0|  0|   7|           1|           2|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_conv2_i_i_i373                        |    select|   0|  0|   9|           1|           1|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_conv2_i_i_i390                        |    select|   0|  0|   9|           1|           2|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_select_ln1099_1                       |    select|   0|  0|   3|           1|           1|
    |select_ln260_fu_782_p3                                                                   |    select|   0|  0|   9|           1|           8|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_conv2_i_i_i_cast                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                    |          |   0|  0| 237|         129|          71|
    +-----------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |hBarSel_4_loc_0_fu_294        |   9|          2|    8|         16|
    |hdata_flag_0_reg_400          |   9|          2|    1|          2|
    |hdata_loc_0_fu_274            |   9|          2|   16|         32|
    |ovrlayYUV_write               |   9|          2|    1|          2|
    |rampVal_2_flag_0_reg_412      |   9|          2|    1|          2|
    |rampVal_2_loc_0_fu_266        |   9|          2|   16|         32|
    |rampVal_3_flag_0_reg_388      |   9|          2|    1|          2|
    |rampVal_3_loc_0_fu_302        |   9|          2|   16|         32|
    |rampVal_loc_0_fu_298          |   9|          2|   16|         32|
    |real_start                    |   9|          2|    1|          2|
    |xBar_V_loc_0_fu_290           |   9|          2|   11|         22|
    |y_fu_250                      |   9|          2|   16|         32|
    |zonePlateVAddr_loc_0_fu_286   |   9|          2|   16|         32|
    |zonePlateVDelta_loc_0_fu_282  |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 156|         35|  138|        279|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1488_reg_1251                                              |   8|   0|    8|          0|
    |ap_CS_fsm                                                        |   4|   0|    4|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |cmp12_i_reg_1246                                                 |   1|   0|    1|          0|
    |grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg  |   1|   0|    1|          0|
    |hBarSel_2                                                        |   8|   0|    8|          0|
    |hBarSel_4_loc_0_fu_294                                           |   8|   0|    8|          0|
    |hdata                                                            |  16|   0|   16|          0|
    |hdata_flag_0_reg_400                                             |   1|   0|    1|          0|
    |hdata_loc_0_fu_274                                               |  16|   0|   16|          0|
    |hdata_new_0_fu_278                                               |  16|   0|   16|          0|
    |or_ln1592_1_reg_1261                                             |   1|   0|    1|          0|
    |or_ln1592_2_reg_1266                                             |   1|   0|    1|          0|
    |or_ln1592_reg_1256                                               |   1|   0|    1|          0|
    |p_0_0_0_0_0489_lcssa496_fu_254                                   |   8|   0|    8|          0|
    |p_0_1_0_0_0491_lcssa499_fu_258                                   |   8|   0|    8|          0|
    |p_0_2_0_0_0493_lcssa502_fu_262                                   |   8|   0|    8|          0|
    |rampStart                                                        |   8|   0|    8|          0|
    |rampStart_load_reg_1217                                          |   8|   0|    8|          0|
    |rampVal                                                          |   8|   0|    8|          0|
    |rampVal_1                                                        |  16|   0|   16|          0|
    |rampVal_2                                                        |  16|   0|   16|          0|
    |rampVal_2_flag_0_reg_412                                         |   1|   0|    1|          0|
    |rampVal_2_loc_0_fu_266                                           |  16|   0|   16|          0|
    |rampVal_2_new_0_fu_270                                           |  16|   0|   16|          0|
    |rampVal_3_flag_0_reg_388                                         |   1|   0|    1|          0|
    |rampVal_3_loc_0_fu_302                                           |  16|   0|   16|          0|
    |rampVal_3_new_0_fu_306                                           |  16|   0|   16|          0|
    |rampVal_loc_0_fu_298                                             |  16|   0|   16|          0|
    |select_ln260_reg_1223                                            |   8|   0|    8|          0|
    |shl_ln_reg_1228                                                  |   8|   0|   16|          8|
    |start_once_reg                                                   |   1|   0|    1|          0|
    |xBar_V                                                           |  11|   0|   11|          0|
    |xBar_V_loc_0_fu_290                                              |  11|   0|   11|          0|
    |y_1_reg_1238                                                     |  16|   0|   16|          0|
    |y_fu_250                                                         |  16|   0|   16|          0|
    |zonePlateVAddr                                                   |  16|   0|   16|          0|
    |zonePlateVAddr_loc_0_fu_286                                      |  16|   0|   16|          0|
    |zonePlateVDelta                                                  |  16|   0|   16|          0|
    |zonePlateVDelta_loc_0_fu_282                                     |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 380|   0|  388|          8|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|       tpgBackground|  return value|
|height                    |   in|   16|   ap_stable|              height|       pointer|
|width                     |   in|   16|   ap_stable|               width|       pointer|
|bckgndId                  |   in|    8|   ap_stable|            bckgndId|       pointer|
|ZplateHorContStart        |   in|   16|   ap_stable|  ZplateHorContStart|       pointer|
|ZplateHorContDelta        |   in|   16|   ap_stable|  ZplateHorContDelta|       pointer|
|ZplateVerContStart        |   in|   16|   ap_stable|  ZplateVerContStart|       pointer|
|ZplateVerContDelta        |   in|   16|   ap_stable|  ZplateVerContDelta|       pointer|
|dpDynamicRange            |   in|    8|   ap_stable|      dpDynamicRange|       pointer|
|dpYUVCoef                 |   in|    8|   ap_stable|           dpYUVCoef|       pointer|
|motionSpeed               |   in|    8|   ap_stable|         motionSpeed|       pointer|
|colorFormat               |   in|    8|   ap_stable|         colorFormat|       pointer|
|ovrlayYUV_din             |  out|   24|     ap_fifo|           ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid  |   in|    5|     ap_fifo|           ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap        |   in|    5|     ap_fifo|           ovrlayYUV|       pointer|
|ovrlayYUV_full_n          |   in|    1|     ap_fifo|           ovrlayYUV|       pointer|
|ovrlayYUV_write           |  out|    1|     ap_fifo|           ovrlayYUV|       pointer|
|s                         |   in|   32|     ap_none|                   s|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

