$date
	Tue Jul  8 16:19:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rom $end
$var wire 8 ! out_tb [7:0] $end
$var reg 4 " addr_tb [3:0] $end
$scope module UUT $end
$var wire 4 # rom_addr [3:0] $end
$var reg 8 $ rom_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#5000
b10010 !
b10010 $
b0 "
b0 #
#15000
b100101 !
b100101 $
b1 "
b1 #
#25000
b11111100 !
b11111100 $
b10 "
b10 #
#35000
b111010 !
b111010 $
b11 "
b11 #
#45000
b10101101 !
b10101101 $
b111 "
b111 #
#55000
b0 !
b0 $
b1010 "
b1010 #
#65000
