library verilog;
use verilog.vl_types.all;
entity dut_IF is
    port(
        c_clk           : in     vl_logic
    );
end dut_IF;
