From aa03d286d33106742514083e0f4af80cd4a07eee Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Tue, 1 Jul 2014 10:42:11 -0700
Subject: [PATCH 485/793] drm: xilinx: dp: Add bit field definitions for
 interrupt

More interrupts are added for ZynqMP DisplayPort Subsystem support.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp.c |   40 +++++++++++++++++++++++++++++++-
 1 files changed, 39 insertions(+), 1 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
index 7e5ebe8..c7ee37fd 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
@@ -107,12 +107,50 @@
 #define XILINX_DP_TX_INTR_REPLY_TIMEOUT			(1 << 3)
 #define XILINX_DP_TX_INTR_HPD_PULSE			(1 << 4)
 #define XILINX_DP_TX_INTR_EXT_PKT_TXD			(1 << 5)
+#define XILINX_DP_TX_INTR_VBLANK_START			(1 << 13)
+#define XILINX_DP_TX_INTR_PIXEL0_MATCH			(1 << 14)
+#define XILINX_DP_TX_INTR_PIXEL1_MATCH			(1 << 15)
+#define XILINX_DP_TX_INTR_CHBUF5_UNDERFLW		(1 << 16)
+#define XILINX_DP_TX_INTR_CHBUF4_UNDERFLW		(1 << 17)
+#define XILINX_DP_TX_INTR_CHBUF3_UNDERFLW		(1 << 18)
+#define XILINX_DP_TX_INTR_CHBUF2_UNDERFLW		(1 << 19)
+#define XILINX_DP_TX_INTR_CHBUF1_UNDERFLW		(1 << 20)
+#define XILINX_DP_TX_INTR_CHBUF0_UNDERFLW		(1 << 21)
+#define XILINX_DP_TX_INTR_CHBUF5_OVERFLW		(1 << 22)
+#define XILINX_DP_TX_INTR_CHBUF4_OVERFLW		(1 << 23)
+#define XILINX_DP_TX_INTR_CHBUF3_OVERFLW		(1 << 24)
+#define XILINX_DP_TX_INTR_CHBUF2_OVERFLW		(1 << 25)
+#define XILINX_DP_TX_INTR_CHBUF1_OVERFLW		(1 << 26)
+#define XILINX_DP_TX_INTR_CHBUF0_OVERFLW		(1 << 27)
+#define XILINX_DP_TX_INTR_CUST_TS_2			(1 << 28)
+#define XILINX_DP_TX_INTR_CUST_TS			(1 << 29)
+#define XILINX_DP_TX_INTR_EXT_VSYNC_TS			(1 << 30)
+#define XILINX_DP_TX_INTR_VSYNC_TS			(1 << 31)
 #define XILINX_DP_TX_INTR_ALL				(XILINX_DP_TX_INTR_HPD_IRQ | \
 							 XILINX_DP_TX_INTR_HPD_EVENT | \
 							 XILINX_DP_TX_INTR_REPLY_RECV | \
 							 XILINX_DP_TX_INTR_REPLY_TIMEOUT | \
 							 XILINX_DP_TX_INTR_HPD_PULSE | \
-							 XILINX_DP_TX_INTR_EXT_PKT_TXD)
+							 XILINX_DP_TX_INTR_EXT_PKT_TXD | \
+							 XILINX_DP_TX_INTR_VBLANK_START | \
+							 XILINX_DP_TX_INTR_PIXEL0_MATCH | \
+							 XILINX_DP_TX_INTR_PIXEL1_MATCH | \
+							 XILINX_DP_TX_INTR_CHBUF5_UNDERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF4_UNDERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF3_UNDERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF2_UNDERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF1_UNDERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF0_UNDERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF5_OVERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF4_OVERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF3_OVERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF2_OVERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF1_OVERFLW | \
+							 XILINX_DP_TX_INTR_CHBUF0_OVERFLW | \
+							 XILINX_DP_TX_INTR_CUST_TS_2 | \
+							 XILINX_DP_TX_INTR_CUST_TS | \
+							 XILINX_DP_TX_INTR_EXT_VSYNC_TS | \
+							 XILINX_DP_TX_INTR_VSYNC_TS)
 #define XILINX_DP_TX_REPLY_DATA_CNT			0x148
 
 /* Main stream attribute registers */
-- 
1.7.5.4

