{
    "design" : {
        "design_name" : "gf180_example",
        "platform" : "gf180",
        "verilog" : ["gf180_example.v"],
        "topcell" : "gf180_example",
        "description" : "GF180 Design"
    },
    "constraint" : {
        "constraint_file" : "default",
        "combinational" : false,
        "clock_port" : "clk",
        "clock_cycle" : 10.0,
        "input_delay" : 0.2,
        "output_delay" : 0.2,
        "clock_io_pct" : 0.2
    },
    "config" : {
        "CORE_UTILIZATION" : 40,
        "PLACE_DENSITY_LB_ADDON" : 0.2,
        "TNS_END_PERCENT" : 100
    }
}