// Id := 100664504, Name := Z0.bit Z0.Logix.LogicOps::faa(Z0.bit,Z0.bit,Z0.bit)
// bit faa(bit a, bit b, bit c)
// AggressiveInlining
bit faa(bit a, bit b, bit c)
{
    IL_0000: ldarg.2
    IL_0001: ret
}
