$date
	Fri Apr 21 15:56:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module increment_pc_tb $end
$var wire 32 ! new_pc [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module in_pc $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 32 & new_pc [31:0] $end
$var reg 32 ' pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
1$
1#
1"
b0 !
$end
#1
0"
0$
0#
0%
#2
b100 &
b100 !
b100 '
1"
1$
#3
0"
0$
#4
b1000 &
b1000 !
b1000 '
1"
1$
#5
0"
0$
#6
b1100 &
b1100 !
b1100 '
1"
1$
#7
0"
0$
#8
b10000 &
b10000 !
b10000 '
1"
1$
#9
0"
0$
#10
b10100 &
b10100 !
b10100 '
1"
1$
#11
0"
0$
#12
b11000 &
b11000 !
b11000 '
1"
1$
#13
0"
0$
#14
b11100 &
b11100 !
b11100 '
1"
1$
#15
0"
0$
#16
b100000 &
b100000 !
b100000 '
1"
1$
#17
0"
0$
#18
b100100 &
b100100 !
b100100 '
1"
1$
#19
0"
0$
#20
b101000 &
b101000 !
b101000 '
1"
1$
#21
0"
0$
