CxlResult:/Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/uram_rd_back_v1_0_2/.cxl.verilog.uram_rd_back_v1_0_2.uram_rd_back_v1_0_2.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = uram_rd_back_v1_0_2 ,
	SourcePath = /tools/Xilinx/Vivado/2022.1/data ,
	Simulator = xcelium ,
	SimulatorVersion = 21.03-s002 ,
	CompiledLibrary = uram_rd_back_v1_0_2 ,
	CompiledPath = /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/uram_rd_back_v1_0_2 ,
	Timestamp = Mon Oct  3 15:39:19 2022 ,
	Time = 1664836759 ,
	Language = verilog ,
	XilinxVersion = 2022.1 ,
	LogFile = /Volumes/export/isn/soumil/Xilinx/ifat6/pcb_ok_xem7310/pcb_ok_xem7310.cache/compile_simlib/xcelium/uram_rd_back_v1_0_2/.cxl.verilog.uram_rd_back_v1_0_2.uram_rd_back_v1_0_2.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
