# reading /home/juliette/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini
# Loading project g55_lab3
vsim -sdftyp {/=/home/juliette/Documents/ECSE 323/ECSE-323-Labs/simulation/modelsim/Lab3_vhd.sdo} work.g55_lab3
# vsim -sdftyp {/=/home/juliette/Documents/ECSE 323/ECSE-323-Labs/simulation/modelsim/Lab3_vhd.sdo} work.g55_lab3 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.g55_lab3(structure)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# usage: sdfcom [ options ] source-file output-file
# Options:
#   -mindelays          Use minimum timing from min:typ:max expressions
#   -typdelays          Use typical timing from min:typ:max expressions (default)
#   -maxdelays          Use maximum timing from min:typ:max expressions
#   -delayscale <val>   Scale delays by the specified value
#   -nocompress         Don't compress the resulting output file
#   -suppress <msg(s)>  Suppress comma-separed list of error/warning messages
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# Loading cycloneii.cycloneii_ram_block(block_arch)
# Loading cycloneii.cycloneii_ram_register(reg_arch)
# Loading cycloneii.cycloneii_ram_pulse_generator(pgen_arch)
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /g55_lab3 File: /home/juliette/Documents/ECSE 323/ECSE-323-Labs/simulation/modelsim/Lab3.vho
do wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# 1
# 1
# 1
# ** Error: invalid command name "wave export -file waveout -starttime 0 -endtime 2000 -format force -designunit g55_lab3"
# Error in macro ./wave.do line 23
# invalid command name "wave export -file waveout -starttime 0 -endtime 2000 -format force -designunit g55_lab3"
#     while executing
# "{wave export -file waveout -starttime 0 -endtime 2000 -format force -designunit g55_lab3} "
add wave -position end  sim:/g55_lab3/addr
add wave -position end  sim:/g55_lab3/clk
add wave -position end  sim:/g55_lab3/data
add wave -position end  sim:/g55_lab3/enable
add wave -position end  sim:/g55_lab3/mode
add wave -position end  sim:/g55_lab3/rst
add wave -position end  sim:/g55_lab3/empty
add wave -position end  sim:/g55_lab3/full
add wave -position end  sim:/g55_lab3/num
add wave -position end  sim:/g55_lab3/value
run
add wave -position end  sim:/g55_lab3/\U0|S0|U1|dffs\
add wave -position end  sim:/g55_lab3/\U0|S10|U1|dffs\
add wave -position end  sim:/g55_lab3/\U0|S11|U1|dffs\
restart
# ** Warning: Design size of 1 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /g55_lab3 File: /home/juliette/Documents/ECSE 323/ECSE-323-Labs/simulation/modelsim/Lab3.vho
run
quit -sim
wave editwrite -file {/home/juliette/Documents/ECSE 323/ECSE-323-Labs/Lab3/wave.do}
