module counter_testbench();
	reg clk, rst;
	wire out;
	
	counter dut (..clk, .rst, .out);
	
	integer i;
	initial begin
		for(i=0;i<16;i++) begin
			clk = i%2; #10;
		end
	end
			

endmodule