[submodule "verilog/rtl/cve2/cve2-core"]
	path = verilog/rtl/cve2/cve2-core
	url = https://github.com/openhwgroup/cve2.git
