#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Aug  6 11:37:04 2024
# Process ID: 1538562
# Current directory: /home/nagafusa/work/spadi/Fakernet/SAMIDARE
# Command line: vivado
# Log file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.log
# Journal file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/vivado.jou
# Running On: e16fpga01, OS: Linux, CPU Frequency: 5716.211 MHz, CPU Physical cores: 32, Host memory: 66513 MB
#-----------------------------------------------------------
start_gui
open_project /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.xpr
launch_runs synth_1 -jobs 32
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run top_block_I2C_Controller_v1_0_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
open_bd_design {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd}
reset_run top_block_I2C_Controller_v1_0_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
add_files -norecurse {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v /home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v /home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v}
reset_run top_block_I2C_Controller_v1_0_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
update_module_reference top_block_reg_switch_0_0
regenerate_bd_layout
reset_run top_block_I2C_Controller_v1_0_0_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list top_block_i/SAMPA_I2C_wrapper/i2c_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list top_block_i/SAMPA_I2C_wrapper/start_i2c_read_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list top_block_i/SAMPA_I2C_wrapper/start_i2c_write_o ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_i2c_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M00_AXI_inst/reads_done ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_wdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/m01_axi_rvalid ]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 10 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
current_hw_device [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_ila_0_start_i2c_read} {u_ila_0_start_i2c_write} {u_ila_0_state_i2c} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_ila_0_start_i2c_write -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_ila_0_start_i2c_write -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_ila_0_start_i2c_read -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u_ila_0_start_i2c_read -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_ila_0_start_i2c_write -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
launch_runs impl_1 -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
current_design synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 10 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c} {u_ila_0_start_i2c_write} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_ila_0_start_i2c_write -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
update_module_reference top_block_I2C_Controller_v1_0_0_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/i2c_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_i2c_write ]]
set_property port_width 10 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 2 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/i2c_done} {u_ila_0_start_i2c_write_1} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done} {u_ila_1_read_done} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/i2c_done} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
reset_run synth_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_RD ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 10 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 2 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/TXN_DONE ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_RD} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_WR} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/TXN_DONE} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_ila_0_start_i2c_write} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes top_block_i/reset/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
commit_hw_vio [get_hw_probes {top_block_i/reset/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"top_block_i/reset/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
update_module_reference top_block_I2C_Controller_v1_0_0_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_RD ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 10 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 2 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/TXN_DONE ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_aresetn ]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {u_ila_1_m01_axi_aresetn} {u_ila_1_read_done} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_40M_peripheral_aresetn]
delete_bd_objs [get_bd_nets SAMPA_I2C_wrapper/s_axi_aresetn_1]
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/m00_axi_aresetn] [get_bd_pins SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_aresetn]
connect_bd_net [get_bd_pins SAMPA_I2C_wrapper/m00_axi_aresetn] [get_bd_pins SAMPA_I2C_wrapper/axi_iic_0/s_axi_aresetn]
delete_bd_objs [get_bd_pins SAMPA_I2C_wrapper/s_axi_aresetn]
regenerate_bd_layout
update_module_reference top_block_I2C_Controller_v1_0_0_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
reset_run impl_1
update_module_reference top_block_I2C_Controller_v1_0_0_1
update_module_reference top_block_fakernet_top_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
update_module_reference top_block_I2C_Controller_v1_0_0_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_ila_0_start_i2c_read} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes u_ila_0_start_i2c_read -of_objects [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
update_module_reference top_block_I2C_Controller_v1_0_0_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {u_ila_1_read_done} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
open_example_project -force -dir /home/nagafusa/work/spadi/Fakernet [get_ips  top_block_axi_iic_0_0]
startgroup
set_property CONFIG.TEN_BIT_ADR {10_bit} [get_bd_cells SAMPA_I2C_wrapper/axi_iic_0]
endgroup
reset_run top_block_axi_iic_0_0_synth_1
launch_runs top_block_axi_iic_0_0_synth_1
wait_on_run top_block_axi_iic_0_0_synth_1
generate_target all [get_files /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
create_debug_core u_ila_2 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
connect_debug_port u_ila_2/clk [get_nets [list clk ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_RD ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 10 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_aresetn ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/TXN_DONE ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done ]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/SAMPA_I2C_SCL ]]
create_debug_port u_ila_2 probe
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/SAMPA_I2C_SDA ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O1[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_RD ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 10 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_aresetn ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/TXN_DONE ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done ]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/bd/top_block/top_block.bd]
refresh_design
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O1} {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata_1} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata_2} {u_ila_1_s_axi_rdata} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_RD ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_I[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_I1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 2 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_T1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_T[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 10 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_aresetn ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/TXN_DONE ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done ]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_RD ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_I[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_I1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 2 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_T1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_T[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 10 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_aresetn ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/TXN_DONE ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/SAMPA_I2C_SCL ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/SAMPA_I2C_SDA ]]
regenerate_bd_layout
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_RD ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_I[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_I1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 2 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_T1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_T[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 24 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[23]} ]]
create_debug_port u_ila_1 probe
set_property port_width 10 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 10 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_aresetn ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/SAMPA_I2C_SCL ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/SAMPA_I2C_SDA ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/TXN_DONE ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out5 ]]
connect_debug_port u_ila_1/clk [get_nets [list top_block_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_1/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_bram[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[0]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[1]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[2]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[3]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[4]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[5]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[6]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[7]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[8]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[9]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[10]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[11]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[12]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[13]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[14]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[15]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[16]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[17]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[18]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[19]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[20]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[21]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[22]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[23]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[24]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[25]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[26]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[27]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[28]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[29]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[30]} {top_block_i/led_module/LED_REG_READ_SEPARAT_0/inst/LED_REG_READ_SEPARATE_v1_0_M00_AXI_inst/axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_araddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[0]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[1]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[2]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[3]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[4]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[5]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[6]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[7]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[8]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[9]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[10]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[11]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[12]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[13]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[14]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[15]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[16]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[17]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[18]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[19]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[20]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[21]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[22]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[23]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[24]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[25]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[26]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[27]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[28]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[29]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[30]} {top_block_i/SAMPA_PON_v1_0_0/inst/m00_axi_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/bram_read_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_RD ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/I2C_WR ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list top_block_i/SAMPA_PON_v1_0_0/inst/sampa_power_on ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/start_i2c_write ]]
set_property port_width 2 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_T1[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_O[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_iobuf/IOBUF_IO_T[0]} ]]
create_debug_port u_ila_1 probe
set_property port_width 32 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[23]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[24]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[25]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[26]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[27]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[28]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[29]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[30]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 24 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[9]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[10]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[11]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[12]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[13]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[14]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[15]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[16]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[17]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[18]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[19]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[20]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[21]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[22]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr[23]} ]]
create_debug_port u_ila_1 probe
set_property port_width 10 [get_debug_ports u_ila_1/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 10 [get_debug_ports u_ila_1/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[0]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[1]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[2]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[3]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[4]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[5]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[6]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[7]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[8]} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata[31]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_aresetn ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write0 ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/TXN_DONE ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
set_property PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property FULL_PROBES.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.ltx} [get_hw_devices xcau15p_0]
set_property PROGRAM.FILE {/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/impl_1/top_block_wrapper.bit} [get_hw_devices xcau15p_0]
program_hw_devices [get_hw_devices xcau15p_0]
refresh_hw_device [lindex [get_hw_devices xcau15p_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/i2c_waddr_i} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m00_axi_rdata} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr} {u_ila_0_i2c_waddr_i} {u_ila_0_m00_axi_rdata} {u_ila_0_m01_axi_awaddr} }
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_araddr} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_rdata_1} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata} {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_wdata_1} {top_block_i/SAMPA_I2C_wrapper/axi_iic_0/s_axi_rdata_1} {u_ila_1_IOBUF_IO_T1} {u_ila_1_IOBUF_IO_T} {u_ila_1_m01_axi_araddr} {u_ila_1_m01_axi_wdata} {u_ila_1_m01_axi_wdata} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/m01_axi_awaddr} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcau15p_0] -filter {CELL_NAME=~"u_ila_1"}]]
