// Generated by CIRCT 42e53322a
module add16u_0GK(	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:2:3
  input  [15:0] A,	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:2:28
                B,	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:2:41
  output [16:0] O	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:2:55
);

  wire sig_89 = A[12] ^ B[12];	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:3:10, :4:10, :5:10
  wire sig_93 = A[12] & B[12] | sig_89 & B[11];	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :10:10
  wire sig_94 = A[13] ^ B[13];	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:11:10, :12:10, :13:11
  wire sig_98 = A[13] & B[13] | sig_94 & sig_93;	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :17:11
  wire sig_99 = A[14] ^ B[14];	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:18:11, :19:11, :20:11
  wire sig_103 = A[14] & B[14] | sig_99 & sig_98;	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :24:11
  wire _GEN = A[15] ^ B[15];	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:25:11, :26:11, :27:11
  wire _GEN_0 = _GEN & sig_103;	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:24:11, :27:11, :29:11
  assign O =
    {A[15] & B[15] | _GEN_0,
     _GEN ^ sig_103,
     sig_99 ^ sig_98,
     sig_94 ^ sig_93,
     sig_89 ^ B[11],
     A[11],
     A[6],
     _GEN_0,
     B[6],
     B[9],
     _GEN,
     A[10],
     B[12],
     _GEN_0,
     B[7],
     A[6],
     B[13]};	// /tmp/tmp.Hq3nF0I9Hp/28008_evoapproxlib_adders_16_unsigned_pareto_pwr_mae_add16u_0GK.cleaned.mlir:4:10, :5:10, :7:10, :9:10, :10:10, :12:10, :13:11, :16:11, :17:11, :20:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:5
endmodule

