INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/FIFOmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LIFObuffer
WARNING: [VRFC 10-3676] redeclaration of ansi port 'EMPTY' is not allowed [D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/FIFOmemory.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dataOut' is not allowed [D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/FIFOmemory.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'SP' is not allowed [D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/FIFOmemory.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/clockDiv.v:28]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/clockDiv.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/hexTo7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexTo7segment
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/hexTo7segment.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/singlePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlePulser
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/singlePulser.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB4/Problem1/Problem1.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
