Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jul 16 15:20:45 2025
| Host         : yashwanth-LOQ-15ARP9 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file place_report_control_sets_0.rpt
| Design       : ai_accelerator_top
| Device       : xcvp1902
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |   110 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    76 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              46 |           20 |
| No           | Yes                   | No                     |              99 |           41 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             867 |          143 |
| Yes          | Yes                   | No                     |             144 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_conv_BUFG | conv/kernel_loaded_i_1_n_0               | reset_mgr/sync_reset                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                          |                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | pipe_ctrl/I8                             | reset_mgr/sync_reset                    |                1 |              1 |         1.00 |
|  clk_pool_BUFG |                                          | reset_mgr/sync_reset                    |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | s_axi_wready_reg                         | reset_mgr/sync_reset                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                                          | rst_n_IBUF                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | dma_bridge/busy_reg_i_1_n_0              | reset_mgr/sync_reset                    |                1 |              2 |         2.00 |
|  clk_pool_BUFG | act_fn/debug_out_OBUF[0]                 | reset_mgr/sync_reset                    |                1 |              3 |         3.00 |
|  clk_conv_BUFG | conv/FSM_sequential_state[2]_i_1_n_0     | reset_mgr/sync_reset                    |                1 |              3 |         3.00 |
|  clk_fc_BUFG   |                                          | reset_mgr/sync_reset                    |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | loader/FSM_onehot_state[2]_i_1_n_0       | reset_mgr/sync_reset                    |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG | pipe_ctrl/timeout_counter[2][3]_i_2_n_0  | pipe_ctrl/timeout_counter[2][3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pipe_ctrl/timeout_counter[1][3]_i_2_n_0  | pipe_ctrl/timeout_counter[1][3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pipe_ctrl/timeout_counter[0][3]_i_2_n_0  | preproc/SR[0]                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pipe_ctrl/timeout_counter                | pipe_ctrl/timeout_counter[3][3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | reset_mgr/reset_delay_counter[4]_i_1_n_0 | rst_n_IBUF                              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | dma_bridge/FSM_onehot_state[5]_i_1_n_0   | reset_mgr/sync_reset                    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | reg_file[3][31]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[6][15]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[5][7]_i_1_n_0                   | reset_mgr/sync_reset                    |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | reg_file[5][31]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[5][23]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[5][15]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[4][7]_i_1_n_0                   | reset_mgr/sync_reset                    |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | reg_file[4][31]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[4][23]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[4][15]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[3][7]_i_1_n_0                   | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | reg_file[7][15]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[3][23]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[3][15]_i_1_n_0                  | reset_mgr/sync_reset                    |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | reg_file[2][7]_i_1_n_0                   | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[2][31]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[2][23]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[2][15]_i_1_n_0                  | reset_mgr/sync_reset                    |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | reg_file[1][7]_i_1_n_0                   | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | reg_file[1][31]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[1][23]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[1][15]_i_1_n_0                  | reset_mgr/sync_reset                    |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | reg_file[15][7]_i_1_n_0                  | reset_mgr/sync_reset                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | reg_file[9][15]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_conv_BUFG | conv/out_row                             | reset_mgr/sync_reset                    |                2 |              8 |         4.00 |
|  clk_fc_BUFG   | fc/output_data[0][7]_i_1_n_0             | reset_mgr/sync_reset                    |                2 |              8 |         4.00 |
|  clk_conv_BUFG | conv/out0[1]                             | reset_mgr/sync_reset                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | p_0_in[31]                               | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | p_0_in[23]                               | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | p_0_in[15]                               | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | p_0_in[0]                                | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[9][7]_i_1_n_0                   | reset_mgr/sync_reset                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | reg_file[9][31]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[9][23]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[6][23]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[8][7]_i_1_n_0                   | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | reg_file[8][31]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[8][23]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[8][15]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[7][7]_i_1_n_0                   | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[7][31]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[7][23]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[15][23]_i_1_n_0                 | reset_mgr/sync_reset                    |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | reg_file[6][7]_i_1_n_0                   | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | reg_file[6][31]_i_1_n_0                  | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[11][23]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | preproc/min_r[7]_i_1_n_0                 | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | preproc/min_g[7]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | irq_ctrl/irq_enable                      | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | irq_ctrl/s_axi_arvalid0                  | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | preproc/min_b[7]_i_1_n_0                 | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | preproc/max_r[7]_i_1_n_0                 | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | preproc/max_g[7]_i_1_n_0                 | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | preproc/max_b[7]_i_1_n_0                 | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | dma_bridge/timeout_counter[7]_i_1_n_0    | reset_mgr/sync_reset                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | reg_file[15][31]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[10][15]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[10][23]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[10][31]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[10][7]_i_1_n_0                  | reset_mgr/sync_reset                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | reg_file[11][15]_i_1_n_0                 | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | reg_file[11][31]_i_1_n_0                 | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | reg_file[11][7]_i_1_n_0                  | reset_mgr/sync_reset                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | reg_file[12][15]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[12][23]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[12][31]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[12][7]_i_1_n_0                  | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | reg_file[15][15]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[13][15]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[13][23]_i_1_n_0                 | reset_mgr/sync_reset                    |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | reg_file[13][31]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[13][7]_i_1_n_0                  | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | reg_file[14][15]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[14][23]_i_1_n_0                 | reset_mgr/sync_reset                    |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | reg_file[14][31]_i_1_n_0                 | reset_mgr/sync_reset                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | reg_file[14][7]_i_1_n_0                  | reset_mgr/sync_reset                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | dma_bridge/length_reg                    | reset_mgr/sync_reset                    |                6 |             16 |         2.67 |
|  clk_conv_BUFG | conv/pixel_count[15]_i_1_n_0             | reset_mgr/sync_reset                    |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | loader/weight_counter[15]_i_1_n_0        | reset_mgr/sync_reset                    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | loader/E[0]                              | reset_mgr/sync_reset                    |                4 |             16 |         4.00 |
|  clk_fc_BUFG   | fc/state[1]                              | reset_mgr/sync_reset                    |                4 |             23 |         5.75 |
|  clk_IBUF_BUFG | preproc/min_r1                           | reset_mgr/sync_reset                    |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | preproc/E[0]                             | reset_mgr/sync_reset                    |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG | pipe_ctrl/stage_valid1                   | reset_mgr/sync_reset                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | pipe_ctrl/stage_data[3][23]_i_1_n_0      | reset_mgr/sync_reset                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | pipe_ctrl/stage_valid11_out              | reset_mgr/sync_reset                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | loader/cfg_length_reg[15]_i_1_n_0        | reset_mgr/sync_reset                    |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG |                                          | perf/utilization[31]_i_1_n_0            |               32 |             32 |         1.00 |
|  clk_IBUF_BUFG | s_axi_rdata_reg[31]_i_1_n_0              | reset_mgr/sync_reset                    |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | preproc/busy                             | reset_mgr/sync_reset                    |                4 |             32 |         8.00 |
|  clk_IBUF_BUFG | dma_bridge/wr_addr_reg                   | reset_mgr/sync_reset                    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | dma_bridge/rd_addr_reg                   | reset_mgr/sync_reset                    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG |                                          | reset_mgr/sync_reset                    |               24 |            106 |         4.42 |
+----------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


