<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Nov  9 21:52:53 2020" VIVADOVERSION="2020.1.1">

  <SYSTEMINFO ARCH="artix7" BOARD="trenz.biz:te0712_100_2c:part0:1.0" DEVICE="7a100t" NAME="UFBmod_Decoder" PACKAGE="fgg484" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100MHz" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="clkb"/>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="clka"/>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk" PORT="CLK"/>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks" PORT="CLK"/>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" PORT="aclk"/>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_c_shift_ram_0" PORT="CLK"/>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="clk_100MHz"/>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_blk_mem_gen_2clks" PORT="clka"/>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_mult_gen_4clks" PORT="CLK"/>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks" PORT="clka"/>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks" PORT="clkb"/>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="clk_100MHz"/>
        <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="clk_100MHz"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TRX_dds_tx_rf09_ptt" SIGIS="undef" SIGNAME="External_Ports_TRX_dds_tx_rf09_ptt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="TRX_dds_tx_rf09_ptt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TRX_decoder_rx_rf09_chXX_active" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx_rf09_chXX_active">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="TRX_decoder_rx_rf09_chXX_active"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="18" NAME="TRX_decoder_rx_rf09_chXX_noise" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_c_shift_ram_0_Q">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_c_shift_ram_0" PORT="Q"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TRX_decoder_rx_rf09_chXX_sql_open" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx_rf09_chXX_sql_open">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="TRX_decoder_rx_rf09_chXX_sql_open"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="TRX_decoder_rx_rf09_chXX_squelch_lvl" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_TRX_decoder_rx_rf09_chXX_squelch_lvl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="TRX_decoder_rx_rf09_chXX_squelch_lvl"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TRX_post_fft_rx_rf09_mem_a_EoT" SIGIS="undef" SIGNAME="External_Ports_TRX_post_fft_rx_rf09_mem_a_EoT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="TRX_post_fft_rx_rf09_mem_a_EoT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="41" NAME="TRX_post_fft_rx_rf09_mem_a_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_TRX_post_fft_rx_rf09_mem_a_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="TRX_post_fft_rx_rf09_mem_a_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="TRX_post_fft_rx_rf09_chXX_mem_b_dout" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_TRX_post_fft_rx_rf09_chXX_mem_b_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="TRX_post_fft_rx_rf09_chXX_mem_b_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_100MHz" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset_100MHz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="reset_100MHz"/>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="reset_100MHz"/>
        <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="reset_100MHz"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="18" NAME="TRX_decoder_rx_rf09_chXX_strength" RIGHT="0" SIGIS="data" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx_rf09_chXX_strength">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="TRX_decoder_rx_rf09_chXX_strength"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="TRX_decoder_rx_rf09_chXX_center_pos" RIGHT="0" SIGIS="data" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx_rf09_chXX_center_pos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="TRX_decoder_rx_rf09_chXX_center_pos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="TRX_pushdata_rx_rf09_chXX_din" RIGHT="0" SIGIS="data" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_TRX_pushdata_rx_rf09_chXX_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="TRX_pushdata_rx_rf09_chXX_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TRX_pushdata_rx_rf09_chXX_wr_en" SIGIS="undef" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_TRX_pushdata_rx_rf09_chXX_wr_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="TRX_pushdata_rx_rf09_chXX_wr_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="TRX_post_fft_rx_rf09_chXX_mem_b_addr" RIGHT="0" SIGIS="data" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_TRX_post_fft_rx_rf09_chXX_mem_b_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="TRX_post_fft_rx_rf09_chXX_mem_b_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TRX_pushdata_rx_rf09_chXX_req" SIGIS="undef" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_TRX_pushdata_rx_rf09_chXX_req">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="TRX_pushdata_rx_rf09_chXX_req"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TRX_pushdata_rx_rf09_chXX_grant" SIGIS="undef" SIGNAME="External_Ports_TRX_pushdata_rx_rf09_chXX_grant">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="TRX_pushdata_rx_rf09_chXX_grant"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="TRX_channel_rx_rf09_id" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_TRX_channel_rx_rf09_id">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="TRX_channel_rx_rf09_id"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="TRX_decoder_rx_rf09_chXX_SoM_frameCtr" RIGHT="0" SIGIS="data" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx09_chXX_SoM_frameCtr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="TRX_decoder_rx09_chXX_SoM_frameCtr"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Decoder_rx09_to_FIFO/Decoder_rx09_to_FIFO_FSM" HWVERSION="1.0" INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Decoder_rx09_to_FIFO_FSM" VLNV="xilinx.com:module_ref:Decoder_rx09_to_FIFO_FSM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_Decoder_rx09_to_FIFO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_100MHz" SIGIS="undef" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_100MHz" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="decoder_rx09_chXX_msg_mem_b_addr" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_decoder_rx09_chXX_msg_mem_b_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="decoder_rx09_chXX_msg_mem_b_din" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="decoder_rx09_chXX_FIFO_handshake" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_FIFO_handshake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_FIFO_handshake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="decoder_rx09_chXX_FIFO_accepted" SIGIS="undef" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_decoder_rx09_chXX_FIFO_accepted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_FIFO_accepted"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TRX_pushdata_rx_rf09_chXX_req" SIGIS="undef" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_TRX_pushdata_rx_rf09_chXX_req">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_pushdata_rx_rf09_chXX_req"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TRX_pushdata_rx_rf09_chXX_grant" SIGIS="undef" SIGNAME="External_Ports_TRX_pushdata_rx_rf09_chXX_grant">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_pushdata_rx_rf09_chXX_grant"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TRX_pushdata_rx_rf09_chXX_wr_en" SIGIS="undef" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_TRX_pushdata_rx_rf09_chXX_wr_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_pushdata_rx_rf09_chXX_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="TRX_pushdata_rx_rf09_chXX_din" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_TRX_pushdata_rx_rf09_chXX_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_pushdata_rx_rf09_chXX_din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/FFT_rx09_chXX_to_Decoder/FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" HWVERSION="5.1" INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="div_gen" VLNV="xilinx.com:ip:div_gen:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=div_gen;v=v5_1;d=pg151-div-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="1"/>
        <PARAMETER NAME="C_LATENCY" VALUE="35"/>
        <PARAMETER NAME="ALGORITHM_TYPE" VALUE="1"/>
        <PARAMETER NAME="DIVISOR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIVIDEND_WIDTH" VALUE="16"/>
        <PARAMETER NAME="SIGNED_B" VALUE="0"/>
        <PARAMETER NAME="DIVCLK_SEL" VALUE="1"/>
        <PARAMETER NAME="FRACTIONAL_B" VALUE="1"/>
        <PARAMETER NAME="FRACTIONAL_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_HAS_DIV_BY_ZERO" VALUE="1"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="4"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVISOR_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVISOR_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_DIVISOR_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_DIVISOR_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVIDEND_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVIDEND_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_DIVIDEND_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_DIVIDEND_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_averaging_factor_rx09_ch00_div_gen_35clks_0"/>
        <PARAMETER NAME="algorithm_type" VALUE="Radix2"/>
        <PARAMETER NAME="dividend_and_quotient_width" VALUE="16"/>
        <PARAMETER NAME="dividend_has_tuser" VALUE="false"/>
        <PARAMETER NAME="dividend_tuser_width" VALUE="1"/>
        <PARAMETER NAME="dividend_has_tlast" VALUE="false"/>
        <PARAMETER NAME="divisor_width" VALUE="32"/>
        <PARAMETER NAME="divisor_has_tuser" VALUE="false"/>
        <PARAMETER NAME="divisor_tuser_width" VALUE="1"/>
        <PARAMETER NAME="divisor_has_tlast" VALUE="false"/>
        <PARAMETER NAME="remainder_type" VALUE="Fractional"/>
        <PARAMETER NAME="fractional_width" VALUE="16"/>
        <PARAMETER NAME="operand_sign" VALUE="Unsigned"/>
        <PARAMETER NAME="clocks_per_division" VALUE="1"/>
        <PARAMETER NAME="divide_by_zero_detect" VALUE="true"/>
        <PARAMETER NAME="FlowControl" VALUE="Blocking"/>
        <PARAMETER NAME="OptimizeGoal" VALUE="Resources"/>
        <PARAMETER NAME="OutTready" VALUE="false"/>
        <PARAMETER NAME="OutTLASTBehv" VALUE="Null"/>
        <PARAMETER NAME="latency_configuration" VALUE="Automatic"/>
        <PARAMETER NAME="latency" VALUE="35"/>
        <PARAMETER NAME="ACLKEN" VALUE="true"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" POLARITY="ACTIVE_HIGH" SIGIS="ce" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_averaging_factor_div_aclken">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_averaging_factor_div_aclken"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_divisor_tvalid" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_averaging_factor_div_divisor_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_averaging_factor_div_divisor_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_divisor_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_divisor_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_dividend_tvalid" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_xlconstant_val1_len1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_xlconstant_val1_len1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_dividend_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="s_axis_dividend_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_xlconstant_val256x32_len16_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_xlconstant_val256x32_len16" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_averaging_factor_div_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_dout_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="UFBmod_Decoder_clk_100MHz"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fractional {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fractional} enabled {attribs {resolve_type generated dependency fract_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency fract_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency fract_remainder_fractwidth format long minimum {} maximum {}} value 16} signed {attribs {resolve_type generated dependency fract_remainder_signed format bool minimum {} maximum {}} value false}}}}} field_remainder {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value remainder} enabled {attribs {resolve_type generated dependency remainder_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency remainder_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency fract_remainder_fractwidth format long minimum {} maximum {}} value 16} signed {attribs {resolve_type generated dependency fract_remainder_signed format bool minimum {} maximum {}} value false}}}}} field_quotient {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value quotient} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency quotient_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency quotient_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type generated dependency quotient_signed format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_divide_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value divide_by_zero} enabled {attribs {resolve_type generated dependency divbyzero_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency divbyzero_width format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_divisor_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value divisor_tuser} enabled {attribs {resolve_type generated dependency divisor_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency divisor_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency divisor_offset format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_dividend_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value dividend_tuser} enabled {attribs {resolve_type generated dependency dividend_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency dividend_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency dividend_offset format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 1}"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_dout_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DIVISOR" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="UFBmod_Decoder_clk_100MHz"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_divisor_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_divisor_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_divisor_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DIVIDEND" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="UFBmod_Decoder_clk_100MHz"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_dividend_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_dividend_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_dividend_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/FFT_rx09_chXX_to_Decoder/FFT_rx_rf09_chXX_noise_c_shift_ram_0" HWVERSION="12.0" INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_c_shift_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="19"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0000000000000000000"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0000000000000000000"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0000000000000000000"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_noise_rx09_ch00_c_shift_ram_0_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="Width" VALUE="19"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0000000000000000000"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0000000000000000000"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0000000000000000000"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="18" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_xlslice_18to0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_xlslice_18to0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_averaging_factor_div_divisor_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_averaging_factor_div_divisor_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_c_shift_ram_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_decoder_rx_rf09_chXX_noise"/>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="TRX_decoder_rx_rf09_chXX_noise"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/FFT_rx09_chXX_to_Decoder/FFT_rx_rf09_chXX_noise_xlslice_18to0" HWVERSION="1.0" INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_xlslice_18to0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="18"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="19"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_xlslice_18to0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_c_shift_ram_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="14" FULLNAME="/FFT_rx09_chXX_to_Decoder/FFT_rx_rf09_chXX_rowsum_c_accum_1clk" HWVERSION="12.0" INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_accum" VLNV="xilinx.com:ip:c_accum:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_accum;v=v12_0;d=pg119-c-accum.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="1"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_SCALE" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_rowsum_rx09_ch00_c_accum_1clk_0"/>
        <PARAMETER NAME="Implementation" VALUE="DSP48"/>
        <PARAMETER NAME="Input_Type" VALUE="Unsigned"/>
        <PARAMETER NAME="Input_Width" VALUE="16"/>
        <PARAMETER NAME="Output_Width" VALUE="32"/>
        <PARAMETER NAME="Accum_Mode" VALUE="Add"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Scale" VALUE="0"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_bins_mem_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_signal_bins_mem_dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_rowsum_accum_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_rowsum_accum_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_rowsum_accum_sclr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_rowsum_accum_sclr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" PORT="s_axis_divisor_tdata"/>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_xlslice_18to0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/FFT_rx09_chXX_to_Decoder/FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" HWVERSION="8.4" INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="1"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     4.6779 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="true"/>
        <PARAMETER NAME="Write_Width_A" VALUE="16"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="16"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Write_Width_B" VALUE="16"/>
        <PARAMETER NAME="Read_Width_B" VALUE="16"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="true"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_bins_mem_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_signal_bins_mem_wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_bins_mem_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_signal_bins_mem_addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_bins_mem_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_signal_bins_mem_dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_signal_bins_mem_douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_xlconstant_val0_len1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_xlconstant_val0_len1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="10" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_signal_bins_mem_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_signal_bins_mem_addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_xlconstant_val0_len16_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_xlconstant_val0_len16" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_signal_bins_mem_datab"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/FFT_rx09_chXX_to_Decoder/FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks" HWVERSION="12.0" INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="31"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="16"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_signal_correction_rx09_ch00_mult_gen_4clks_0"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortAWidth" VALUE="16"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="32"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="31"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="16"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="4"/>
        <PARAMETER NAME="ClockEnable" VALUE="true"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_correction_mult_ina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_signal_correction_mult_ina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_correction_mult_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_signal_correction_mult_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_signal_correction_mult_prod"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FFT_rx09_chXX_to_Decoder/FFT_rx_rf09_chXX_to_Decoder_FSM" HWVERSION="1.0" INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FFT_rx09_to_Decoder_FSM" VLNV="xilinx.com:module_ref:FFT_rx09_to_Decoder_FSM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_FFT_rx09_to_Decoder_FSM_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_100MHz" SIGIS="undef" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_100MHz" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="TRX_channel_rx_rf09_id" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_TRX_channel_rx_rf09_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_channel_rx_rf09_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TRX_post_fft_rx_rf09_mem_a_EoT" SIGIS="undef" SIGNAME="External_Ports_TRX_post_fft_rx_rf09_mem_a_EoT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_post_fft_rx_rf09_mem_a_EoT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="41" NAME="TRX_post_fft_rx_rf09_mem_a_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_TRX_post_fft_rx_rf09_mem_a_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_post_fft_rx_rf09_mem_a_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="TRX_post_fft_rx_rf09_chXX_mem_b_addr" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_TRX_post_fft_rx_rf09_chXX_mem_b_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_post_fft_rx_rf09_chXX_mem_b_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="TRX_post_fft_rx_rf09_chXX_mem_b_dout" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_TRX_post_fft_rx_rf09_chXX_mem_b_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_post_fft_rx_rf09_chXX_mem_b_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fft_rx09_chXX_rowsum_accum_sclr" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_rowsum_accum_sclr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fft_rx09_chXX_rowsum_accum_ce" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_rowsum_accum_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fft_rx09_chXX_averaging_factor_div_aclken" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_averaging_factor_div_aclken">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" PORT="aclken"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fft_rx09_chXX_averaging_factor_div_dout_tvalid" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fft_rx09_chXX_averaging_factor_div_divisor_tvalid" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_averaging_factor_div_divisor_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" PORT="s_axis_divisor_tvalid"/>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_c_shift_ram_0" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fft_rx09_chXX_signal_correction_mult_ce" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_correction_mult_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fft_rx09_chXX_signal_correction_mult_ina" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_correction_mult_ina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fft_rx09_chXX_signal_correction_mult_prod" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_correction_mult_gen_4clks" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="fft_rx09_chXX_signal_bins_mem_addra" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_bins_mem_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="fft_rx09_chXX_signal_bins_mem_dina" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_bins_mem_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_rowsum_c_accum_1clk" PORT="B"/>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fft_rx09_chXX_signal_bins_mem_douta" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fft_rx09_chXX_signal_bins_mem_wea" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_signal_bins_mem_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="fft_rx09_chXX_frame_avail_ctr" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_frame_avail_ctr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_fft_frame_avail_ctr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/FFT_rx09_chXX_to_Decoder/xlconstant_val0_len1" HWVERSION="1.1" INSTANCE="FFT_rx09_chXX_to_Decoder_xlconstant_val0_len1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_xlconstant_val0_len1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_xlconstant_val0_len1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/FFT_rx09_chXX_to_Decoder/xlconstant_val0_len16" HWVERSION="1.1" INSTANCE="FFT_rx09_chXX_to_Decoder_xlconstant_val0_len16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0001"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_xlconstant_val0_len16_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_xlconstant_val0_len16_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/FFT_rx09_chXX_to_Decoder/xlconstant_val1_len1" HWVERSION="1.1" INSTANCE="FFT_rx09_chXX_to_Decoder_xlconstant_val1_len1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_xlconstant_val1_len1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_xlconstant_val1_len1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" PORT="s_axis_dividend_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/FFT_rx09_chXX_to_Decoder/xlconstant_val256x32_len16" HWVERSION="1.1" INSTANCE="FFT_rx09_chXX_to_Decoder_xlconstant_val256x32_len16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x2000"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_xlconstant_val256x32_len16_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_xlconstant_val256x32_len16_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_averaging_factor_div_gen_35clks" PORT="s_axis_dividend_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UFBmod_rx09_chXX_Decoder/UFBmod_rx09_chXX_Decoder_FSM" HWVERSION="1.0" INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UFBmod_rx09_Decoder_FSM" VLNV="xilinx.com:module_ref:UFBmod_rx09_Decoder_FSM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_UFBmod_rx09_Decoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_100MHz" SIGIS="undef" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_100MHz" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="decoder_fft_frame_avail_ctr" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM_fft_rx09_chXX_frame_avail_ctr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_to_Decoder_FSM" PORT="fft_rx09_chXX_frame_avail_ctr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="decoder_rx09_chXX_signal_bins_mem_addrb" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_signal_bins_mem_addrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="decoder_rx09_chXX_signal_bins_mem_datab" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_signal_bins_blk_mem_gen_2clks" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TRX_dds_tx_rf09_ptt" SIGIS="undef" SIGNAME="External_Ports_TRX_dds_tx_rf09_ptt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_dds_tx_rf09_ptt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="TRX_decoder_rx_rf09_chXX_squelch_lvl" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_TRX_decoder_rx_rf09_chXX_squelch_lvl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_decoder_rx_rf09_chXX_squelch_lvl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="decoder_rx09_chXX_artemis_mult_ce" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mult_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_mult_gen_4clks" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="decoder_rx09_chXX_artemis_mult_ina" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mult_ina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_mult_gen_4clks" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="decoder_rx09_chXX_artemis_mult_inb" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mult_inb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_mult_gen_4clks" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="decoder_rx09_chXX_artemis_mult_outp" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_mult_gen_4clks_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_mult_gen_4clks" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="decoder_rx09_chXX_artemis_mem_wea" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mem_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_blk_mem_gen_2clks" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="decoder_rx09_chXX_artemis_mem_addra" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mem_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_blk_mem_gen_2clks" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="decoder_rx09_chXX_artemis_mem_dina" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mem_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_blk_mem_gen_2clks" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="decoder_rx09_chXX_artemis_mem_douta" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_blk_mem_gen_2clks_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_blk_mem_gen_2clks" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="TRX_decoder_rx_rf09_chXX_center_pos" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx_rf09_chXX_center_pos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_decoder_rx_rf09_chXX_center_pos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="18" NAME="TRX_decoder_rx_rf09_chXX_strength" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx_rf09_chXX_strength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_decoder_rx_rf09_chXX_strength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="18" NAME="TRX_decoder_rx_rf09_chXX_noise" RIGHT="0" SIGIS="undef" SIGNAME="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_c_shift_ram_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FFT_rx09_chXX_to_Decoder_FFT_rx_rf09_chXX_noise_c_shift_ram_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="TRX_decoder_rx09_chXX_SoM_frameCtr" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx09_chXX_SoM_frameCtr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_decoder_rx_rf09_chXX_SoM_frameCtr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TRX_decoder_rx_rf09_chXX_sql_open" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx_rf09_chXX_sql_open">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_decoder_rx_rf09_chXX_sql_open"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TRX_decoder_rx_rf09_chXX_active" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_TRX_decoder_rx_rf09_chXX_active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRX_decoder_rx_rf09_chXX_active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="decoder_rx09_chXX_msg_mem_a_addr" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_msg_mem_a_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="decoder_rx09_chXX_msg_mem_a_we" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_msg_mem_a_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="decoder_rx09_chXX_msg_mem_a_din" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_msg_mem_a_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="decoder_rx09_chXX_FIFO_handshake" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_FIFO_handshake">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="decoder_rx09_chXX_FIFO_handshake"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="decoder_rx09_chXX_FIFO_accepted" SIGIS="undef" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_decoder_rx09_chXX_FIFO_accepted">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="decoder_rx09_chXX_FIFO_accepted"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/UFBmod_rx09_chXX_Decoder/decoder_rx09_chXX_artemis_blk_mem_gen_2clks" HWVERSION="8.4" INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_blk_mem_gen_2clks" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="1"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     2.7211 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="16"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="16"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Write_Width_B" VALUE="16"/>
        <PARAMETER NAME="Read_Width_B" VALUE="16"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="true"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mem_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_artemis_mem_wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mem_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_artemis_mem_addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mem_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_artemis_mem_dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_blk_mem_gen_2clks_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_artemis_mem_douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/UFBmod_rx09_chXX_Decoder/decoder_rx09_chXX_artemis_mult_gen_4clks" HWVERSION="12.0" INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_mult_gen_4clks" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="39"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="8"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_decoder_artemis_mult_gen_4clks_0"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortAWidth" VALUE="16"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="32"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="39"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="8"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="1"/>
        <PARAMETER NAME="ClockEnable" VALUE="true"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mult_ina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_artemis_mult_ina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mult_inb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_artemis_mult_inb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" POLARITY="ACTIVE_HIGH" SIGIS="ce" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_artemis_mult_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_artemis_mult_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_artemis_mult_gen_4clks_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_artemis_mult_outp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/UFBmod_rx09_chXX_Decoder/decoder_rx09_chXX_msg_blk_mem_gen_2clks" HWVERSION="8.4" INSTANCE="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="1"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="1"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     2.68455 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="UFBmod_Decoder_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Simple_Dual_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="true"/>
        <PARAMETER NAME="Write_Width_A" VALUE="8"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="NO_CHANGE"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Write_Width_B" VALUE="8"/>
        <PARAMETER NAME="Read_Width_B" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="true"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_msg_mem_a_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_msg_mem_a_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_msg_mem_a_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_msg_mem_a_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM_decoder_rx09_chXX_msg_mem_a_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UFBmod_rx09_chXX_Decoder_UFBmod_rx09_chXX_Decoder_FSM" PORT="decoder_rx09_chXX_msg_mem_a_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="External_Ports_clk_100MHz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100MHz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM_decoder_rx09_chXX_msg_mem_b_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="decoder_rx09_chXX_msg_mem_b_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="UFBmod_rx09_chXX_Decoder_decoder_rx09_chXX_msg_blk_mem_gen_2clks_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_rx09_to_FIFO_Decoder_rx09_to_FIFO_FSM" PORT="decoder_rx09_chXX_msg_mem_b_din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
