
*** Running vivado
    with args -log experiment1TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source experiment1TOP.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source experiment1TOP.tcl -notrace
Command: synth_design -top experiment1TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'experiment1TOP' [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/experiment1TOP.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test' [C:/Users/jtsoo/Downloads/clk_2n_div_test_v1_01.v:39]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test' (1#1) [C:/Users/jtsoo/Downloads/clk_2n_div_test_v1_01.v:39]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [C:/Users/jtsoo/Downloads/mux_2t1_nb_v1_04.v:36]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (2#1) [C:/Users/jtsoo/Downloads/mux_2t1_nb_v1_04.v:36]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [C:/Users/jtsoo/Downloads/reg_nb_v1_03.v:38]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (3#1) [C:/Users/jtsoo/Downloads/reg_nb_v1_03.v:38]
INFO: [Synth 8-6157] synthesizing module 'rca_nb' [C:/Users/jtsoo/Downloads/rca_nb_v1_03.v:39]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rca_nb' (4#1) [C:/Users/jtsoo/Downloads/rca_nb_v1_03.v:39]
INFO: [Synth 8-6157] synthesizing module 'comp_nb' [C:/Users/jtsoo/Downloads/comp_nb_v1_02.v:39]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comp_nb' (5#1) [C:/Users/jtsoo/Downloads/comp_nb_v1_02.v:39]
INFO: [Synth 8-6157] synthesizing module 'cntr_up_clr_nb' [C:/Users/jtsoo/Downloads/cntr_up_clr_nb_v1_03.v:38]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cntr_up_clr_nb' (6#1) [C:/Users/jtsoo/Downloads/cntr_up_clr_nb_v1_03.v:38]
WARNING: [Synth 8-689] width (5) of port connection 'count' does not match port width (4) of module 'cntr_up_clr_nb' [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/experiment1TOP.sv:96]
INFO: [Synth 8-6157] synthesizing module 'ram_single_port' [C:/Users/jtsoo/Downloads/n_x_m_single_port_ram_v_1_01.v:37]
	Parameter n bound to: 5 - type: integer 
	Parameter m bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_single_port' (7#1) [C:/Users/jtsoo/Downloads/n_x_m_single_port_ram_v_1_01.v:37]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:82]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:275]
INFO: [Synth 8-226] default block is never used [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:294]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (8#1) [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:275]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (9#1) [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:258]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (10#1) [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:258]
INFO: [Synth 8-226] default block is never used [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:129]
INFO: [Synth 8-226] default block is never used [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:145]
INFO: [Synth 8-226] default block is never used [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:157]
INFO: [Synth 8-226] default block is never used [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:181]
INFO: [Synth 8-226] default block is never used [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:193]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (11#1) [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:82]
INFO: [Synth 8-6157] synthesizing module 'fibFSM' [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/fibFSM.sv:23]
	Parameter st_DISP bound to: 2'b00 
	Parameter st_LOAD_0 bound to: 2'b01 
	Parameter st_LOAD_1 bound to: 2'b10 
	Parameter st_ODD bound to: 2'b11 
	Parameter st_NODD bound to: 2'b11 
WARNING: [Synth 8-151] case item 3'b011 is unreachable [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/fibFSM.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'fibFSM' (12#1) [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/fibFSM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'experiment1TOP' (13#1) [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/experiment1TOP.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.898 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1007.898 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/constrs_1/new/constaints-basys-3.xdc]
WARNING: [Vivado 12-584] No ports matched 'go2'. [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/constrs_1/new/constaints-basys-3.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/constrs_1/new/constaints-basys-3.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'go2'. [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/constrs_1/new/constaints-basys-3.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/constrs_1/new/constaints-basys-3.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/constrs_1/new/constaints-basys-3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/constrs_1/new/constaints-basys-3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/experiment1TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/experiment1TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1052.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.004 ; gain = 44.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.004 ; gain = 44.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.004 ; gain = 44.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'fibFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_DISP |                             0001 |                              000
               st_LOAD_0 |                             0010 |                              001
               st_LOAD_1 |                             0100 |                              010
                  st_ODD |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'fibFSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1052.004 ; gain = 44.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 18    
	   2 Input    4 Bit       Adders := 15    
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1118.797 ; gain = 110.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------+-------------------+-----------+----------------------+----------------+
|Module Name    | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+---------------+-------------------+-----------+----------------------+----------------+
|experiment1TOP | my_ram/memory_reg | Implied   | 16 x 14              | RAM16X1S x 14	 | 
+---------------+-------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1118.797 ; gain = 110.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:17 . Memory (MB): peak = 1282.285 ; gain = 274.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------+-------------------+-----------+----------------------+----------------+
|Module Name    | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+---------------+-------------------+-----------+----------------------+----------------+
|experiment1TOP | my_ram/memory_reg | Implied   | 16 x 14              | RAM16X1S x 14	 | 
+---------------+-------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 1283.328 ; gain = 275.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1290.086 ; gain = 282.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1290.086 ; gain = 282.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1290.086 ; gain = 282.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1290.086 ; gain = 282.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1290.086 ; gain = 282.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1290.086 ; gain = 282.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    78|
|3     |LUT1     |   124|
|4     |LUT2     |    71|
|5     |LUT3     |    34|
|6     |LUT4     |    26|
|7     |LUT5     |    58|
|8     |LUT6     |   201|
|9     |RAM16X1S |    14|
|10    |FDCE     |    35|
|11    |FDPE     |     1|
|12    |FDRE     |    42|
|13    |IBUF     |     3|
|14    |OBUF     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1290.086 ; gain = 282.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:11 ; elapsed = 00:02:19 . Memory (MB): peak = 1290.086 ; gain = 238.082
Synthesis Optimization Complete : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 1290.086 ; gain = 282.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1290.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1290.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:02:37 . Memory (MB): peak = 1290.086 ; gain = 282.188
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.runs/synth_1/experiment1TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file experiment1TOP_utilization_synth.rpt -pb experiment1TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 15:55:34 2021...
