#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 15 21:06:06 2024
# Process ID: 27516
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31948 F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/FPGA/Vivado23/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado23/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1486.488 ; gain = 333.898
update_compile_order -fileset sources_1
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd}
Reading block design file <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:module_ref:alphaScramble:1.0 - alphaScramble_0
Adding component instance block -- xilinx.com:module_ref:RS:1.0 - RS_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:sigSource:1.0 - sigSource_0
Adding component instance block -- xilinx.com:module_ref:Con_Interleaver:1.0 - Con_Interleaver_0
Successfully read diagram <top> from block design file <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd>
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'top' - hence not re-generating.
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/FPGA/Vivado23/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/FPGA/Vivado23/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alphaScramble
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Input_RS_Encoder_HDL_Optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RS
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MATLAB_Function
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigSource
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolutional_Interleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Con_Interleaver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_alphaScramble_0_0/sim/top_alphaScramble_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alphaScramble_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_RS_0_0/sim/top_RS_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_RS_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_sigSource_0_0/sim/top_sigSource_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sigSource_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/ip/top_Con_Interleaver_0_0/sim/top_Con_Interleaver_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Con_Interleaver_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/bd/top/sim/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/FPGA/Vivado23/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Convolutional_Interleaver
Compiling module xil_defaultlib.Con_Interleaver
Compiling module xil_defaultlib.top_Con_Interleaver_0_0
Compiling module xil_defaultlib.Integer_Input_RS_Encoder_HDL_Opt...
Compiling module xil_defaultlib.RS
Compiling module xil_defaultlib.top_RS_0_0
Compiling module xil_defaultlib.alphaScramble
Compiling module xil_defaultlib.top_alphaScramble_0_0
Compiling module xil_defaultlib.MATLAB_Function
Compiling module xil_defaultlib.sigSource
Compiling module xil_defaultlib.top_sigSource_0_0
Compiling module xlconstant_v1_1_8.xlconstant_v1_1_8_xlconstant(CON...
Compiling module xil_defaultlib.top_xlconstant_0_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1537.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -protoinst "protoinst_files/top.protoinst" -view {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/top.protoinst
Time resolution is 1 ps
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
WARNING: Simulation object /top_tb/RS_Out_0 was not found in the design.
WARNING: Simulation object /top_tb/vldOut_0 was not found in the design.
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1563.852 ; gain = 25.938
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
add_files {F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Wrap_To_Zero.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN1.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataIn_ctrlSignal.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Increment_Real_World.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SinDataIn.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Encoder.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Counter_Limited.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimpleDualPortRAM_generic.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin_tc.v}
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN1.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataIn_ctrlSignal.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SinDataIn.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Encoder.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimpleDualPortRAM_generic.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
create_bd_cell -type module -reference dec2bin dec2bin_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
set_property location {5 1452 317} [get_bd_cells dec2bin_0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins dec2bin_0/clk]
connect_bd_net [get_bd_ports reset_n_0] [get_bd_pins dec2bin_0/reset_n]
connect_bd_net [get_bd_pins dec2bin_0/clk_enable] [get_bd_pins Con_Interleaver_0/ce_out]
delete_bd_objs [get_bd_ports ce_out_0]
delete_bd_objs [get_bd_nets Con_Interleaver_0_Out1] [get_bd_ports Out1_0]
connect_bd_net [get_bd_pins Con_Interleaver_0/Out1] [get_bd_pins dec2bin_0/DEC_IN]
startgroup
make_bd_pins_external  [get_bd_cells dec2bin_0]
make_bd_intf_pins_external  [get_bd_cells dec2bin_0]
INFO: [BD 5-409] No interface pins to be made external for /dec2bin_0
endgroup
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
Wrote  : <F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.srcs\sources_1\bd\top\top.bd> 
Wrote  : <F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/sim/top.v
Verilog Output written to : f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dec2bin_0 .
Exporting to file f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.hwdef
catch { config_ip_cache -export [get_ips -all top_dec2bin_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_dec2bin_0_0
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_dec2bin_0_0_synth_1 -jobs 6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_dec2bin_0_0
[Wed May 15 21:13:41 2024] Launched top_dec2bin_0_0_synth_1...
Run output will be captured here: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/top_dec2bin_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run top_dec2bin_0_0_synth_1
[Wed May 15 21:13:46 2024] Waiting for top_dec2bin_0_0_synth_1 to finish...
[Wed May 15 21:13:51 2024] Waiting for top_dec2bin_0_0_synth_1 to finish...
[Wed May 15 21:13:56 2024] Waiting for top_dec2bin_0_0_synth_1 to finish...
[Wed May 15 21:14:01 2024] Waiting for top_dec2bin_0_0_synth_1 to finish...
[Wed May 15 21:14:11 2024] Waiting for top_dec2bin_0_0_synth_1 to finish...
[Wed May 15 21:14:21 2024] Waiting for top_dec2bin_0_0_synth_1 to finish...

*** Running vivado
    with args -log top_dec2bin_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_dec2bin_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_dec2bin_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 464.426 ; gain = 183.965
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado23/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_dec2bin_0_0
Command: synth_design -top top_dec2bin_0_0 -part xc7z020clg400-3 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24040
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 922.039 ; gain = 440.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dec2bin_0_0' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_dec2bin_0_0/synth/top_dec2bin_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'dec2bin' [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin.v:41]
INFO: [Synth 8-6157] synthesizing module 'dec2bin_tc' [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin_tc.v:27]
INFO: [Synth 8-6155] done synthesizing module 'dec2bin_tc' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin_tc.v:27]
INFO: [Synth 8-6157] synthesizing module 'Counter_Limited' [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Counter_Limited.v:22]
INFO: [Synth 8-6157] synthesizing module 'Increment_Real_World' [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Increment_Real_World.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Increment_Real_World' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Increment_Real_World.v:22]
INFO: [Synth 8-6157] synthesizing module 'Wrap_To_Zero' [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Wrap_To_Zero.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Wrap_To_Zero' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Wrap_To_Zero.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Counter_Limited' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Counter_Limited.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dec2bin' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin.v:41]
INFO: [Synth 8-6155] done synthesizing module 'top_dec2bin_0_0' (0#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_dec2bin_0_0/synth/top_dec2bin_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.727 ; gain = 547.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.727 ; gain = 547.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.727 ; gain = 547.762
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.727 ; gain = 547.762
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     3|
|2     |LUT2  |     3|
|3     |LUT3  |     3|
|4     |LUT6  |     2|
|5     |MUXF7 |     1|
|6     |FDCE  |    14|
|7     |FDPE  |     1|
+------+------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |    27|
|2     |  inst                |dec2bin         |    27|
|3     |    u_Counter_Limited |Counter_Limited |     9|
|4     |    u_dec2bin_tc      |dec2bin_tc      |    10|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.316 ; gain = 758.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.316 ; gain = 758.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1240.316 ; gain = 758.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1254.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: d2911076
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1353.770 ; gain = 874.836
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1638.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/top_dec2bin_0_0_synth_1/top_dec2bin_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.602 ; gain = 284.832
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_dec2bin_0_0, cache-ID = 91a23dc2a90222ab
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/top_dec2bin_0_0_synth_1/top_dec2bin_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_dec2bin_0_0_utilization_synth.rpt -pb top_dec2bin_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 21:14:20 2024...
[Wed May 15 21:14:21 2024] top_dec2bin_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2105.543 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
synth_design -top top_wrapper -part xc7z020clg400-3 -lint 
Command: synth_design -top top_wrapper -part xc7z020clg400-3 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20288
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2265.152 ; gain = 159.609
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'top' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_Con_Interleaver_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_Con_Interleaver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_Con_Interleaver_0_0' (1#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_Con_Interleaver_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_RS_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_RS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_RS_0_0' (2#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_RS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_alphaScramble_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_alphaScramble_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_alphaScramble_0_0' (3#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_alphaScramble_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_dec2bin_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_dec2bin_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dec2bin_0_0' (4#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_dec2bin_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_sigSource_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_sigSource_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_sigSource_0_0' (5#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_sigSource_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_xlconstant_0_0' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (6#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top_xlconstant_0_0' (7#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (9#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2373.121 ; gain = 267.578
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 15 21:14:29 2024
| Host         : MOERJIE_PC running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2373.121 ; gain = 267.578
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.121 ; gain = 267.578
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
synth_design -top top_wrapper -part xc7z020clg400-3 -lint 
Command: synth_design -top top_wrapper -part xc7z020clg400-3 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2373.121 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'top' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_Con_Interleaver_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_Con_Interleaver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_Con_Interleaver_0_0' (1#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_Con_Interleaver_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_RS_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_RS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_RS_0_0' (2#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_RS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_alphaScramble_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_alphaScramble_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_alphaScramble_0_0' (3#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_alphaScramble_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_dec2bin_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_dec2bin_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dec2bin_0_0' (4#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_dec2bin_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_sigSource_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_sigSource_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_sigSource_0_0' (5#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_sigSource_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_xlconstant_0_0' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (6#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top_xlconstant_0_0' (7#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (9#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2398.488 ; gain = 25.367
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May 15 21:15:09 2024
| Host         : MOERJIE_PC running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2398.488 ; gain = 25.367
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2398.488 ; gain = 25.367
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-3
Top: top_wrapper
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2462.895 ; gain = 33.758
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrapper' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'top' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6157] synthesizing module 'top_Con_Interleaver_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_Con_Interleaver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_Con_Interleaver_0_0' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_Con_Interleaver_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_RS_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_RS_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_RS_0_0' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_RS_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_alphaScramble_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_alphaScramble_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_alphaScramble_0_0' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_alphaScramble_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_dec2bin_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_dec2bin_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_dec2bin_0_0' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_dec2bin_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_sigSource_0_0' [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_sigSource_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_sigSource_0_0' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/.Xil/Vivado-27516-MOERJIE_PC/realtime/top_sigSource_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_xlconstant_0_0' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top_xlconstant_0_0' (0#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_xlconstant_0_0/synth/top_xlconstant_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/synth/top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_wrapper' (0#1) [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/hdl/top_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2566.953 ; gain = 137.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2566.953 ; gain = 137.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2566.953 ; gain = 137.816
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_Con_Interleaver_0_0/top_Con_Interleaver_0_0.dcp' for cell 'top_i/Con_Interleaver_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_RS_0_0/top_RS_0_0.dcp' for cell 'top_i/RS_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_alphaScramble_0_0/top_alphaScramble_0_0.dcp' for cell 'top_i/alphaScramble_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_dec2bin_0_0/top_dec2bin_0_0.dcp' for cell 'top_i/dec2bin_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_sigSource_0_0/top_sigSource_0_0.dcp' for cell 'top_i/sigSource_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2566.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2705.539 ; gain = 276.402
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2705.539 ; gain = 307.051
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 15 21:19:47 2024...
