#define _PCD_VALUE_PcdStatusCodeUseRam  ((BOOLEAN)0U)
#define _PCD_VALUE_PcdFlashBaseAddress  0xFFCE9000U
#define _PCD_VALUE_PcdFlashSize  0x00317000U
#define _PCD_VALUE_PcdFlashFvOBBBase  0xFFD39000U
#define _PCD_VALUE_PcdFlashFvOBBSize  0x00076000U
#define _PCD_VALUE_PcdFlashFvOBBXBase  0xFFDAF000U
#define _PCD_VALUE_PcdFlashFvOBBXSize  0x0017A000U
#define _PCD_VALUE_PcdFlashFvIBBRBase  0xFFCE9000U
#define _PCD_VALUE_PcdFlashFvIBBRSize  0x00050000U
#define _PCD_VALUE_PcdFlashFvIBBMBase  0xFFFC1000U
#define _PCD_VALUE_PcdFlashFvIBBMSize  0x00035000U
#define _PCD_VALUE_PcdFlashFvIBBLBase  0xFFFFF000U
#define _PCD_VALUE_PcdFlashFvIBBLSize  0x00001000U
#define _PCD_VALUE_PcdFlashNvStorageBase  4294184960U
#define _PCD_VALUE_PcdFlashNvStorageSize  524288U
#define _PCD_VALUE_PcdFlashAreaBaseAddress  0xFF800000U
#define _PCD_VALUE_PcdFlashAreaSize  0x00800000U
#define _PCD_VALUE_PcdFlashFvOBBYBase  0xFF800000U
#define _PCD_VALUE_PcdFlashFvOBBYSize  0x00500000U
#define _PCD_VALUE_PcdFlashObbPayloadMappedBase  0xFFC82040U
#define _PCD_VALUE_PcdFlashObbPayloadSize  0x002EA000U
#define _PCD_VALUE_PcdScAcpiIoPortBaseAddress  0x400U
#define _PCD_VALUE_PcdPmcSsramBaseAddress0  0xD1004000U
#define _PCD_VALUE_PcdPmcSsramBaseAddress1  0xD1006000U
#define _PCD_VALUE_PcdPlatformIdRegisterOffset  0x0U
#define _PCD_VALUE_PcdP2SBBaseAddress  0xD0000000U
#define _PCD_VALUE_PcdPmcGcrBaseAddress  0xFE043000U
