13:45:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\PC-CLICK-PLUS\stage\vitis\prj_led_vhdl\temp_xsdb_launch_script.tcl
13:45:39 INFO  : XSCT server has started successfully.
13:45:40 INFO  : plnx-install-location is set to ''
13:45:40 INFO  : Successfully done query RDI_DATADIR 
13:45:40 INFO  : Successfully done setting XSCT server connection channel  
13:45:40 INFO  : Successfully done setting workspace for the tool. 
13:45:45 INFO  : Registering command handlers for Vitis TCF services
13:49:58 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:49:59 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:54:36 INFO  : Saving repository preferences.
13:54:36 INFO  : Reading in cores from local repositories: 
		 C:\Users\PC-CLICK-PLUS\Desktop\zynqbook\zedboard\ip_repo\led_controller_1.0
13:54:37 INFO  : Cleaning BSP projects in the workspace.
13:57:55 INFO  : (SwPlatform) Successfully done update_mss 
13:57:55 INFO  : No changes in MSS file content so sources will not be generated.
14:02:13 INFO  : Checking for BSP changes to sync application flags for project 'blink_led'...
14:05:59 INFO  : Checking for BSP changes to sync application flags for project 'blink_led'...
14:08:10 INFO  : (SwPlatform) Successfully done update_mss 
14:08:10 INFO  : No changes in MSS file content so sources will not be generated.
14:11:24 INFO  : Checking for BSP changes to sync application flags for project 'blink_led'...
14:21:41 INFO  : Checking for BSP changes to sync application flags for project 'blink_led'...
14:24:05 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/prj_led_blink_vhdl/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:24:06 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/prj_led_blink_vhdl/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:24:13 INFO  : Removed 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/prj_led_blink_vhdl/export/prj_led_blink_vhdl' from custom platform repositories.
14:24:39 INFO  : Checking for BSP changes to sync application flags for project 'blink_led'...
14:26:29 INFO  : Checking for BSP changes to sync application flags for project 'blink_led'...
14:27:11 INFO  : Checking for BSP changes to sync application flags for project 'blink_led'...
14:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1' command is executed.
14:29:28 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit"
14:30:09 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
14:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1' command is executed.
14:30:48 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit"
14:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:59 INFO  : Jtag cable 'Digilent Zed 210248764391' is selected.
14:30:59 INFO  : 'jtag frequency' command is executed.
14:30:59 INFO  : Context for 'APU' is selected.
14:30:59 INFO  : System reset is completed.
14:31:02 INFO  : 'after 3000' command is executed.
14:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1' command is executed.
14:31:04 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit"
14:31:04 INFO  : Context for 'APU' is selected.
14:31:05 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/export/blink_led_vhdl/hw/design_2_wrapper.xsa'.
14:31:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:05 INFO  : Context for 'APU' is selected.
14:31:05 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/psinit/ps7_init.tcl' is done.
14:31:05 INFO  : 'ps7_init' command is executed.
14:31:05 INFO  : 'ps7_post_config' command is executed.
14:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:05 INFO  : The application 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/Debug/blink_led.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/export/blink_led_vhdl/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/Debug/blink_led.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:06 INFO  : 'con' command is executed.
14:31:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:06 INFO  : Disconnected from the channel tcfchan#5.
14:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1' command is executed.
14:35:49 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit"
14:35:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:57 INFO  : Jtag cable 'Digilent Zed 210248764391' is selected.
14:35:57 INFO  : 'jtag frequency' command is executed.
14:35:57 INFO  : Context for 'APU' is selected.
14:35:58 INFO  : System reset is completed.
14:36:01 INFO  : 'after 3000' command is executed.
14:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1' command is executed.
14:36:03 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit"
14:36:03 INFO  : Context for 'APU' is selected.
14:36:03 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/export/blink_led_vhdl/hw/design_2_wrapper.xsa'.
14:36:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:03 INFO  : Context for 'APU' is selected.
14:36:03 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/psinit/ps7_init.tcl' is done.
14:36:04 INFO  : 'ps7_init' command is executed.
14:36:04 INFO  : 'ps7_post_config' command is executed.
14:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:04 INFO  : The application 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/Debug/blink_led.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/export/blink_led_vhdl/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/Debug/blink_led.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:04 INFO  : 'con' command is executed.
14:36:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:04 INFO  : Disconnected from the channel tcfchan#6.
14:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1' command is executed.
14:37:40 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit"
14:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:49 INFO  : Jtag cable 'Digilent Zed 210248764391' is selected.
14:37:49 INFO  : 'jtag frequency' command is executed.
14:37:49 INFO  : Context for 'APU' is selected.
14:37:49 INFO  : System reset is completed.
14:37:52 INFO  : 'after 3000' command is executed.
14:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1' command is executed.
14:37:54 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit"
14:37:54 INFO  : Context for 'APU' is selected.
14:37:54 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/export/blink_led_vhdl/hw/design_2_wrapper.xsa'.
14:37:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:55 INFO  : Context for 'APU' is selected.
14:37:55 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/psinit/ps7_init.tcl' is done.
14:37:55 INFO  : 'ps7_init' command is executed.
14:37:55 INFO  : 'ps7_post_config' command is executed.
14:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:55 INFO  : The application 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/Debug/blink_led.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/export/blink_led_vhdl/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/Debug/blink_led.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:56 INFO  : 'con' command is executed.
14:37:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:56 INFO  : Disconnected from the channel tcfchan#7.
14:39:14 INFO  : Checking for BSP changes to sync application flags for project 'blink_led'...
14:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:54 INFO  : Jtag cable 'Digilent Zed 210248764391' is selected.
14:41:54 INFO  : 'jtag frequency' command is executed.
14:41:54 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : System reset is completed.
14:41:57 INFO  : 'after 3000' command is executed.
14:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1' command is executed.
14:42:00 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit"
14:42:00 INFO  : Context for 'APU' is selected.
14:42:00 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/export/blink_led_vhdl/hw/design_2_wrapper.xsa'.
14:42:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:00 INFO  : Context for 'APU' is selected.
14:42:00 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/psinit/ps7_init.tcl' is done.
14:42:01 INFO  : 'ps7_init' command is executed.
14:42:01 INFO  : 'ps7_post_config' command is executed.
14:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:01 INFO  : The application 'C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/Debug/blink_led.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248764391" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led_vhdl/export/blink_led_vhdl/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/stage/vitis/prj_led_vhdl/blink_led/Debug/blink_led.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:01 INFO  : 'con' command is executed.
14:42:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:01 INFO  : Disconnected from the channel tcfchan#8.
