// Seed: 1929227264
module module_0 (
    output wor  id_0,
    output tri1 id_1
    , id_5,
    input  tri1 id_2,
    output wand id_3
);
  logic id_6;
  wire id_7, id_8;
  assign id_3 = -1'b0;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri0 id_5,
    output wire id_6,
    output supply1 id_7,
    input wand id_8,
    inout wire id_9,
    input uwire id_10,
    input supply0 id_11,
    output wand id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri0 id_15,
    output tri0 id_16,
    input tri id_17,
    input tri id_18,
    output tri id_19,
    input wand id_20,
    input supply1 id_21,
    output logic id_22,
    output uwire id_23,
    input supply0 id_24,
    output supply0 id_25,
    input wand id_26,
    inout uwire id_27,
    input uwire id_28
);
  logic id_30;
  ;
  module_0 modCall_1 (
      id_6,
      id_27,
      id_3,
      id_16
  );
  assign modCall_1.id_1 = 0;
  initial id_22 = id_3;
endmodule
