# Vivado Synthesis & Implementation â€” RISC-V BIST IP

Bu dizin, RISC-V Ibex Core BIST IP projesinin **Xilinx Vivado** ile doÄŸrudan Synthesis ve Implementation yapÄ±labilecek versiyonunu iÃ§erir.

## ğŸ“ Dizin YapÄ±sÄ±

```text
Vivado/
â”œâ”€â”€ rtl/                    # Sentez kaynaklarÄ±
â”‚   â”œâ”€â”€ packages/           # SystemVerilog paketleri
â”‚   â”‚   â”œâ”€â”€ ibex_pkg.sv
â”‚   â”‚   â”œâ”€â”€ edn_pkg.sv
â”‚   â”‚   â”œâ”€â”€ prim_mubi_pkg.sv
â”‚   â”‚   â”œâ”€â”€ flash_ctrl_top_specific_pkg.sv
â”‚   â”‚   â””â”€â”€ top_racl_pkg.sv
â”‚   â”œâ”€â”€ ibex_alu.sv         # ALU (Vivado-native packed arrays)
â”‚   â”œâ”€â”€ ibex_multdiv_fast.sv # Ã‡arpÄ±cÄ±/BÃ¶lÃ¼cÃ¼ (Vivado-native)
â”‚   â”œâ”€â”€ ibex_ex_block.sv    # Execution Block (Vivado-native)
â”‚   â”œâ”€â”€ ibex_alu_bist_wrapper.sv
â”‚   â”œâ”€â”€ runtime_bist_controller.sv
â”‚   â”œâ”€â”€ top_runtime_bist.sv
â”‚   â”œâ”€â”€ lfsr_gen.sv
â”‚   â”œâ”€â”€ misr_analyzer.sv
â”‚   â”œâ”€â”€ idle_detector.sv
â”‚   â”œâ”€â”€ apb_slave_if.sv
â”‚   â””â”€â”€ prim_assert.sv
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ tb_ibex_ex_block.sv # Vivado Behavioral Simulation testbench
â”œâ”€â”€ constraints/
â”‚   â””â”€â”€ timing.xdc          # 100 MHz, Artix-7 timing constraints
â”œâ”€â”€ scripts/
â”‚   â””â”€â”€ create_project.tcl  # Otomatik proje oluÅŸturma scripti
â””â”€â”€ README.md
```

## ğŸš€ HÄ±zlÄ± BaÅŸlangÄ±Ã§

### YÃ¶ntem 1: TCL Script ile Otomatik

```bash
# Vivado'yu aÃ§ ve Tcl Console'da:
cd <proje-yolu>/RISCV-Safety-BIST-IP/Vivado/scripts
source create_project.tcl
```

### YÃ¶ntem 2: Komut SatÄ±rÄ±ndan

```bash
vivado -mode batch -source Vivado/scripts/create_project.tcl
```

### YÃ¶ntem 3: Manuel

1. Vivado'da yeni proje oluÅŸtur â†’ Part: `xc7a35tcpg236-1`
2. `rtl/packages/*.sv` dosyalarÄ±nÄ± **Design Sources** olarak ekle
3. `rtl/*.sv` dosyalarÄ±nÄ± **Design Sources** olarak ekle
4. `constraints/timing.xdc` dosyasÄ±nÄ± **Constraints** olarak ekle
5. `sim/tb_ibex_ex_block.sv` dosyasÄ±nÄ± **Simulation Sources** olarak ekle
6. Top Module â†’ `ibex_ex_block`

## ğŸ”§ Synthesis & Implementation

```tcl
# Synthesis Ã§alÄ±ÅŸtÄ±r
launch_runs synth_1 -jobs 4
wait_on_run synth_1

# Implementation Ã§alÄ±ÅŸtÄ±r
launch_runs impl_1 -jobs 4
wait_on_run impl_1

# RaporlarÄ± aÃ§
open_run impl_1
report_utilization
report_timing_summary
```

## ğŸ§ª Behavioral Simulation

```tcl
launch_simulation
```

**Test SenaryolarÄ±:**

| Test | Ä°ÅŸlem | GiriÅŸ | Beklenen SonuÃ§ |
|------|-------|-------|----------------|
| 1 | ALU ADD | 15 + 25 | 40 |
| 2 | ALU SUB | 100 - 30 | 70 |
| 3 | MULT | 12 Ã— 12 | 144 |
| 4 | MULT (Stress) | 1000 Ã— 500 | 500,000 |

## ğŸ“Œ HDL/ vs Vivado/ FarkÄ±

| Ã–zellik | `HDL/` (Icarus) | `Vivado/` |
|---------|-----------------|-----------|
| Array PortlarÄ± | Flat (`_0`, `_1`) | Packed (`[1:0][31:0]`) |
| Import | Top-level `import` | Module-scoped `import` |
| Assertions | `ifdef` korumalÄ± | Tam SVA desteÄŸi |
| Hedef | Cocotb + CI simÃ¼lasyonu | FPGA sentezi |

## ğŸ¯ Hedef FPGA

- **VarsayÄ±lan**: Artix-7 `xc7a35tcpg236-1` (Basys3 / Arty uyumlu)
- **DeÄŸiÅŸtirmek iÃ§in**: `create_project.tcl` iÃ§inde `set part` satÄ±rÄ±nÄ± dÃ¼zenle
