// Seed: 1560770047
module module_0 (
    output supply1 id_0
);
  assign id_0 = 1;
  assign id_0 = id_2;
  id_3(
      id_2 & id_2
  );
  assign id_0 = -1;
  wire id_4 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input wor id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    output tri id_8
);
  supply1 id_10 = id_3;
  tri id_11, id_12;
  wire id_13;
  wire id_14, id_15;
  module_0 modCall_1 (id_5);
  assign id_5 = id_10;
  assign id_1 = 1;
  integer id_16 = -1 * id_12 !=? id_7, id_17 = 1;
  wire id_18;
  assign id_11 = 1;
endmodule
