WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2541785 heartbeat IPC: 3.934 cumulative IPC: 3.934 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5055573 heartbeat IPC: 3.978 cumulative IPC: 3.956 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6306523 cumulative IPC: 3.964 (Simulation time: 00 hr 00 min 52 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6306523 cumulative IPC: 3.964 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 10414116 heartbeat IPC: 1.866 cumulative IPC: 1.217 (Simulation time: 00 hr 01 min 12 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_59.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 15526060 heartbeat IPC: 1.956 cumulative IPC: 1.627 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 22460418 heartbeat IPC: 1.442 cumulative IPC: 1.548 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 30661820 heartbeat IPC: 1.219 cumulative IPC: 1.437 (Simulation time: 00 hr 03 min 01 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_59.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 36216111 heartbeat IPC: 1.8 cumulative IPC: 1.505 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 42587604 heartbeat IPC: 1.569 cumulative IPC: 1.516 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 50719302 heartbeat IPC: 1.23 cumulative IPC: 1.464 (Simulation time: 00 hr 04 min 50 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_59.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 56868735 heartbeat IPC: 1.626 cumulative IPC: 1.483 (Simulation time: 00 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 62681020 heartbeat IPC: 1.72 cumulative IPC: 1.508 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 70905677 heartbeat IPC: 1.216 cumulative IPC: 1.471 (Simulation time: 00 hr 06 min 39 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_59.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 68604992 cumulative IPC: 1.458 (Simulation time: 00 hr 06 min 58 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 68604992 cumulative IPC: 1.458 (Simulation time: 00 hr 06 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_59.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.458 instructions: 100000000 cycles: 68604992
CPU 0 Branch Prediction Accuracy: 90.59% MPKI: 18.64 Average ROB Occupancy at Mispredict: 11.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.202
BRANCH_INDIRECT: 9.51
BRANCH_CONDITIONAL: 6.6
BRANCH_DIRECT_CALL: 0.424
BRANCH_INDIRECT_CALL: 1.57
BRANCH_RETURN: 0.322

L1D TOTAL        ACCESS:   33330485 HIT:   32322656 MISS:    1007829
L1D LOAD         ACCESS:   22702547 HIT:   22069025 MISS:     633522
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10627284 HIT:   10253621 MISS:     373663
L1D TRANSLATION  ACCESS:        654 HIT:         10 MISS:        644
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 8.472 cycles
L1I TOTAL        ACCESS:    7647601 HIT:    6030640 MISS:    1616961
L1I LOAD         ACCESS:    7647601 HIT:    6030640 MISS:    1616961
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.775 cycles
L2C TOTAL        ACCESS:    2264854 HIT:    2012379 MISS:     252475
L2C LOAD         ACCESS:    1846320 HIT:    1631852 MISS:     214468
L2C RFO          ACCESS:     157412 HIT:     133237 MISS:      24175
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     260487 HIT:     247240 MISS:      13247
L2C TRANSLATION  ACCESS:        635 HIT:         50 MISS:        585
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 20.3 cycles
LLC TOTAL        ACCESS:     275834 HIT:     273441 MISS:       2393
LLC LOAD         ACCESS:     214468 HIT:     212313 MISS:       2155
LLC RFO          ACCESS:      24175 HIT:      24124 MISS:         51
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      36606 HIT:      36606 MISS:          0
LLC TRANSLATION  ACCESS:        585 HIT:        398 MISS:        187
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 140.7 cycles
cpu0_DTLB TOTAL        ACCESS:   25189259 HIT:   24772786 MISS:     416473
cpu0_DTLB LOAD         ACCESS:   25189259 HIT:   24772786 MISS:     416473
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.322 cycles
cpu0_ITLB TOTAL        ACCESS:    6853420 HIT:    6257321 MISS:     596099
cpu0_ITLB LOAD         ACCESS:    6853420 HIT:    6257321 MISS:     596099
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.623 cycles
cpu0_STLB TOTAL        ACCESS:     609236 HIT:     608785 MISS:        451
cpu0_STLB LOAD         ACCESS:     609236 HIT:     608785 MISS:        451
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 172.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1895
  ROW_BUFFER_MISS:        498
 AVG DBUS CONGESTED CYCLE: 3.976
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
