Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 16:32:47 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_3/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.060        0.000                      0                 1299        0.016        0.000                      0                 1299        2.252        0.000                       0                  1279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.527}        5.054           197.863         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.060        0.000                      0                 1299        0.016        0.000                      0                 1299        2.252        0.000                       0                  1279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 genblk1[32].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.527ns period=5.054ns})
  Destination:            reg_out/reg_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.527ns period=5.054ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.054ns  (vclock rise@5.054ns - vclock rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 2.003ns (41.634%)  route 2.808ns (58.366%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 6.398 - 5.054 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.779ns (routing 0.001ns, distribution 0.778ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.001ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.779     1.725    genblk1[32].reg_in/clk_IBUF_BUFG
    SLICE_X119Y520       FDRE                                         r  genblk1[32].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y520       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.802 r  genblk1[32].reg_in/reg_out_reg[0]/Q
                         net (fo=4, routed)           0.140     1.942    conv/mul20/O33[0]
    SLICE_X119Y520       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.179 r  conv/mul20/z_carry/O[5]
                         net (fo=2, routed)           0.386     2.565    conv/add000076/out0_1[4]
    SLICE_X123Y522       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.689 r  conv/add000076/reg_out[0]_i_572/O
                         net (fo=1, routed)           0.014     2.703    conv/add000076/reg_out[0]_i_572_n_0
    SLICE_X123Y522       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.137     2.840 r  conv/add000076/reg_out_reg[0]_i_394/O[7]
                         net (fo=2, routed)           0.388     3.228    conv/add000076/reg_out_reg[0]_i_394_n_8
    SLICE_X120Y521       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.318 r  conv/add000076/reg_out[0]_i_395/O
                         net (fo=1, routed)           0.010     3.328    conv/add000076/reg_out[0]_i_395_n_0
    SLICE_X120Y521       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.443 r  conv/add000076/reg_out_reg[0]_i_249/CO[7]
                         net (fo=1, routed)           0.026     3.469    conv/add000076/reg_out_reg[0]_i_249_n_0
    SLICE_X120Y522       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.525 r  conv/add000076/reg_out_reg[21]_i_171/O[0]
                         net (fo=1, routed)           0.267     3.792    conv/add000076/reg_out_reg[21]_i_171_n_15
    SLICE_X119Y527       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.830 r  conv/add000076/reg_out[21]_i_97/O
                         net (fo=1, routed)           0.013     3.843    conv/add000076/reg_out[21]_i_97_n_0
    SLICE_X119Y527       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     3.939 r  conv/add000076/reg_out_reg[21]_i_49/O[1]
                         net (fo=2, routed)           0.405     4.344    conv/add000076/reg_out_reg[21]_i_49_n_14
    SLICE_X122Y526       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.395 r  conv/add000076/reg_out[21]_i_56/O
                         net (fo=1, routed)           0.009     4.404    conv/add000076/reg_out[21]_i_56_n_0
    SLICE_X122Y526       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.637 r  conv/add000076/reg_out_reg[21]_i_28/O[5]
                         net (fo=1, routed)           0.176     4.813    conv/add000076/reg_out_reg[21]_i_28_n_10
    SLICE_X123Y526       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     4.903 r  conv/add000076/reg_out[16]_i_22/O
                         net (fo=1, routed)           0.016     4.919    conv/add000076/reg_out[16]_i_22_n_0
    SLICE_X123Y526       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     5.036 r  conv/add000076/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.062    conv/add000076/reg_out_reg[16]_i_11_n_0
    SLICE_X123Y527       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.118 r  conv/add000076/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, routed)           0.261     5.379    conv/add000076/reg_out_reg[21]_i_10_n_15
    SLICE_X124Y525       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.429 r  conv/add000076/reg_out[21]_i_15/O
                         net (fo=1, routed)           0.009     5.438    conv/add000076/reg_out[21]_i_15_n_0
    SLICE_X124Y525       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     5.570 r  conv/add000076/reg_out_reg[21]_i_3/O[2]
                         net (fo=2, routed)           0.273     5.843    conv/add000076/reg_out_reg[21]_i_3_n_13
    SLICE_X122Y522       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.879 r  conv/add000076/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.009     5.888    conv/add000076/reg_out[21]_i_8_n_0
    SLICE_X122Y522       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.121 r  conv/add000076/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.135     6.256    reg_out/a[21]
    SLICE_X122Y519       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     6.291 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.245     6.536    reg_out/reg_out[21]_i_1_n_0
    SLICE_X122Y520       FDRE                                         r  reg_out/reg_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.054     5.054 r  
    AP13                                              0.000     5.054 r  clk (IN)
                         net (fo=0)                   0.000     5.054    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.399 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.399    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.399 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.686    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.710 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.688     6.398    reg_out/clk_IBUF_BUFG
    SLICE_X122Y520       FDRE                                         r  reg_out/reg_out_reg[11]/C
                         clock pessimism              0.308     6.705    
                         clock uncertainty           -0.035     6.670    
    SLICE_X122Y520       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.596    reg_out/reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  0.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 demux/genblk1[53].z_reg[53][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.527ns period=5.054ns})
  Destination:            genblk1[53].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.527ns period=5.054ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      0.665ns (routing 0.001ns, distribution 0.664ns)
  Clock Net Delay (Destination): 0.797ns (routing 0.001ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.665     1.321    demux/clk_IBUF_BUFG
    SLICE_X119Y508       FDRE                                         r  demux/genblk1[53].z_reg[53][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y508       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.381 r  demux/genblk1[53].z_reg[53][5]/Q
                         net (fo=1, routed)           0.079     1.460    genblk1[53].reg_in/D[5]
    SLICE_X119Y509       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1278, routed)        0.797     1.743    genblk1[53].reg_in/clk_IBUF_BUFG
    SLICE_X119Y509       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.362     1.382    
    SLICE_X119Y509       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.444    genblk1[53].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.527 }
Period(ns):         5.054
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.054       3.764      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.527       2.252      SLICE_X113Y503  demux/genblk1[122].z_reg[122][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.527       2.252      SLICE_X130Y528  demux/genblk1[9].z_reg[9][2]/C



