#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x150110ae0 .scope module, "Adder8" "Adder8" 2 6;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 8 "Sum";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 1 "Cin";
o0x130031690 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x150127a60_0 .net "A", 7 0, o0x130031690;  0 drivers
o0x1300316c0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x150127af0_0 .net "B", 7 0, o0x1300316c0;  0 drivers
o0x130030070 .functor BUFZ 1, C4<z>; HiZ drive
v0x150127b80_0 .net "Cin", 0 0, o0x130030070;  0 drivers
v0x150127c30_0 .net "Cout", 0 0, L_0x15012dd90;  1 drivers
RS_0x1300316f0 .resolv tri, L_0x150129860, L_0x15012a1a0, L_0x15012abf0, L_0x15012b590, L_0x15012c080, L_0x15012ca40, L_0x15012d6a0, L_0x15012e020;
v0x150127ce0_0 .net8 "Sum", 7 0, RS_0x1300316f0;  8 drivers
v0x150127db0_0 .net "ctemp", 7 1, L_0x15012d400;  1 drivers
L_0x150129860 .part/pv L_0x150129710, 0, 1, 8;
L_0x150129940 .part o0x130031690, 0, 1;
L_0x150129a60 .part o0x1300316c0, 0, 1;
L_0x15012a1a0 .part/pv L_0x15012a0b0, 0, 1, 8;
L_0x15012a2c0 .part o0x130031690, 0, 1;
L_0x15012a3e0 .part o0x1300316c0, 0, 1;
L_0x15012a500 .part L_0x15012d400, 0, 1;
L_0x15012abf0 .part/pv L_0x15012aac0, 0, 1, 8;
L_0x15012acd0 .part o0x130031690, 0, 1;
L_0x15012ae40 .part o0x1300316c0, 0, 1;
L_0x15012af60 .part L_0x15012d400, 1, 1;
L_0x15012b590 .part/pv L_0x15012b4c0, 0, 1, 8;
L_0x15012b6b0 .part o0x130031690, 0, 1;
L_0x15012b8c0 .part o0x1300316c0, 0, 1;
L_0x15012ba60 .part L_0x15012d400, 2, 1;
L_0x15012c080 .part/pv L_0x15012bf70, 0, 1, 8;
L_0x15012c160 .part o0x130031690, 0, 1;
L_0x15012c310 .part o0x1300316c0, 0, 1;
L_0x15012c3b0 .part L_0x15012d400, 3, 1;
L_0x15012ca40 .part/pv L_0x15012c970, 0, 1, 8;
L_0x15012cb20 .part o0x130031690, 0, 1;
L_0x15012c550 .part o0x1300316c0, 0, 1;
L_0x15012cd70 .part L_0x15012d400, 4, 1;
LS_0x15012d400_0_0 .concat8 [ 1 1 1 1], L_0x150129560, L_0x150129f20, L_0x15012a960, L_0x15012b360;
LS_0x15012d400_0_4 .concat8 [ 1 1 1 0], L_0x15012bde0, L_0x15012c810, L_0x15012d1d0;
L_0x15012d400 .concat8 [ 4 3 0 0], LS_0x15012d400_0_0, LS_0x15012d400_0_4;
L_0x15012d6a0 .part/pv L_0x15012d330, 0, 1, 8;
L_0x15012d850 .part o0x130031690, 0, 1;
L_0x15012ce90 .part o0x1300316c0, 0, 1;
L_0x15012dad0 .part L_0x15012d400, 5, 1;
L_0x15012e020 .part/pv L_0x15012df30, 0, 1, 8;
L_0x15012e2f0 .part o0x130031690, 0, 1;
L_0x15012d9f0 .part o0x1300316c0, 0, 1;
L_0x15012e690 .part L_0x15012d400, 6, 1;
S_0x15010a7d0 .scope module, "F0" "Full_Adder" 2 13, 3 4 0, S_0x150110ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x150129180 .functor AND 1, L_0x150129940, L_0x150129a60, C4<1>, C4<1>;
L_0x150129270 .functor AND 1, L_0x150129a60, o0x130030070, C4<1>, C4<1>;
L_0x1501293a0 .functor OR 1, L_0x150129180, L_0x150129270, C4<0>, C4<0>;
L_0x150129490 .functor AND 1, L_0x150129940, o0x130030070, C4<1>, C4<1>;
L_0x150129560 .functor OR 1, L_0x1501293a0, L_0x150129490, C4<0>, C4<0>;
L_0x1501296a0 .functor XOR 1, L_0x150129940, L_0x150129a60, C4<0>, C4<0>;
L_0x150129710 .functor XOR 1, L_0x1501296a0, o0x130030070, C4<0>, C4<0>;
v0x15010cd00_0 .net "A", 0 0, L_0x150129940;  1 drivers
v0x150122e80_0 .net "B", 0 0, L_0x150129a60;  1 drivers
v0x150122f20_0 .net "Cin", 0 0, o0x130030070;  alias, 0 drivers
v0x150122fb0_0 .net "Cout", 0 0, L_0x150129560;  1 drivers
v0x150123050_0 .net "Sum", 0 0, L_0x150129710;  1 drivers
v0x150123130_0 .net *"_ivl_0", 0 0, L_0x150129180;  1 drivers
v0x1501231e0_0 .net *"_ivl_10", 0 0, L_0x1501296a0;  1 drivers
v0x150123290_0 .net *"_ivl_2", 0 0, L_0x150129270;  1 drivers
v0x150123340_0 .net *"_ivl_4", 0 0, L_0x1501293a0;  1 drivers
v0x150123450_0 .net *"_ivl_6", 0 0, L_0x150129490;  1 drivers
S_0x150123580 .scope module, "F1" "Full_Adder" 2 14, 3 4 0, S_0x150110ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x150129b80 .functor AND 1, L_0x15012a2c0, L_0x15012a3e0, C4<1>, C4<1>;
L_0x150129c10 .functor AND 1, L_0x15012a3e0, L_0x15012a500, C4<1>, C4<1>;
L_0x150129d00 .functor OR 1, L_0x150129b80, L_0x150129c10, C4<0>, C4<0>;
L_0x150129e30 .functor AND 1, L_0x15012a2c0, L_0x15012a500, C4<1>, C4<1>;
L_0x150129f20 .functor OR 1, L_0x150129d00, L_0x150129e30, C4<0>, C4<0>;
L_0x15012a040 .functor XOR 1, L_0x15012a2c0, L_0x15012a3e0, C4<0>, C4<0>;
L_0x15012a0b0 .functor XOR 1, L_0x15012a040, L_0x15012a500, C4<0>, C4<0>;
v0x1501237c0_0 .net "A", 0 0, L_0x15012a2c0;  1 drivers
v0x150123850_0 .net "B", 0 0, L_0x15012a3e0;  1 drivers
v0x1501238e0_0 .net "Cin", 0 0, L_0x15012a500;  1 drivers
v0x150123990_0 .net "Cout", 0 0, L_0x150129f20;  1 drivers
v0x150123a20_0 .net "Sum", 0 0, L_0x15012a0b0;  1 drivers
v0x150123b00_0 .net *"_ivl_0", 0 0, L_0x150129b80;  1 drivers
v0x150123bb0_0 .net *"_ivl_10", 0 0, L_0x15012a040;  1 drivers
v0x150123c60_0 .net *"_ivl_2", 0 0, L_0x150129c10;  1 drivers
v0x150123d10_0 .net *"_ivl_4", 0 0, L_0x150129d00;  1 drivers
v0x150123e20_0 .net *"_ivl_6", 0 0, L_0x150129e30;  1 drivers
S_0x150123f50 .scope module, "F2" "Full_Adder" 2 15, 3 4 0, S_0x150110ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x15012a620 .functor AND 1, L_0x15012acd0, L_0x15012ae40, C4<1>, C4<1>;
L_0x15012a690 .functor AND 1, L_0x15012ae40, L_0x15012af60, C4<1>, C4<1>;
L_0x15012a740 .functor OR 1, L_0x15012a620, L_0x15012a690, C4<0>, C4<0>;
L_0x15012a870 .functor AND 1, L_0x15012acd0, L_0x15012af60, C4<1>, C4<1>;
L_0x15012a960 .functor OR 1, L_0x15012a740, L_0x15012a870, C4<0>, C4<0>;
L_0x15012aa50 .functor XOR 1, L_0x15012acd0, L_0x15012ae40, C4<0>, C4<0>;
L_0x15012aac0 .functor XOR 1, L_0x15012aa50, L_0x15012af60, C4<0>, C4<0>;
v0x150124190_0 .net "A", 0 0, L_0x15012acd0;  1 drivers
v0x150124220_0 .net "B", 0 0, L_0x15012ae40;  1 drivers
v0x1501242b0_0 .net "Cin", 0 0, L_0x15012af60;  1 drivers
v0x150124360_0 .net "Cout", 0 0, L_0x15012a960;  1 drivers
v0x150124400_0 .net "Sum", 0 0, L_0x15012aac0;  1 drivers
v0x1501244e0_0 .net *"_ivl_0", 0 0, L_0x15012a620;  1 drivers
v0x150124590_0 .net *"_ivl_10", 0 0, L_0x15012aa50;  1 drivers
v0x150124640_0 .net *"_ivl_2", 0 0, L_0x15012a690;  1 drivers
v0x1501246f0_0 .net *"_ivl_4", 0 0, L_0x15012a740;  1 drivers
v0x150124800_0 .net *"_ivl_6", 0 0, L_0x15012a870;  1 drivers
S_0x150124930 .scope module, "F3" "Full_Adder" 2 16, 3 4 0, S_0x150110ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x15012b0e0 .functor AND 1, L_0x15012b6b0, L_0x15012b8c0, C4<1>, C4<1>;
L_0x15012b150 .functor AND 1, L_0x15012b8c0, L_0x15012ba60, C4<1>, C4<1>;
L_0x15012b1c0 .functor OR 1, L_0x15012b0e0, L_0x15012b150, C4<0>, C4<0>;
L_0x15012b270 .functor AND 1, L_0x15012b6b0, L_0x15012ba60, C4<1>, C4<1>;
L_0x15012b360 .functor OR 1, L_0x15012b1c0, L_0x15012b270, C4<0>, C4<0>;
L_0x15012b450 .functor XOR 1, L_0x15012b6b0, L_0x15012b8c0, C4<0>, C4<0>;
L_0x15012b4c0 .functor XOR 1, L_0x15012b450, L_0x15012ba60, C4<0>, C4<0>;
v0x150124b70_0 .net "A", 0 0, L_0x15012b6b0;  1 drivers
v0x150124c00_0 .net "B", 0 0, L_0x15012b8c0;  1 drivers
v0x150124c90_0 .net "Cin", 0 0, L_0x15012ba60;  1 drivers
v0x150124d40_0 .net "Cout", 0 0, L_0x15012b360;  1 drivers
v0x150124dd0_0 .net "Sum", 0 0, L_0x15012b4c0;  1 drivers
v0x150124eb0_0 .net *"_ivl_0", 0 0, L_0x15012b0e0;  1 drivers
v0x150124f60_0 .net *"_ivl_10", 0 0, L_0x15012b450;  1 drivers
v0x150125010_0 .net *"_ivl_2", 0 0, L_0x15012b150;  1 drivers
v0x1501250c0_0 .net *"_ivl_4", 0 0, L_0x15012b1c0;  1 drivers
v0x1501251d0_0 .net *"_ivl_6", 0 0, L_0x15012b270;  1 drivers
S_0x150125300 .scope module, "F4" "Full_Adder" 2 17, 3 4 0, S_0x150110ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x15012b850 .functor AND 1, L_0x15012c160, L_0x15012c310, C4<1>, C4<1>;
L_0x15012b2e0 .functor AND 1, L_0x15012c310, L_0x15012c3b0, C4<1>, C4<1>;
L_0x15012bbc0 .functor OR 1, L_0x15012b850, L_0x15012b2e0, C4<0>, C4<0>;
L_0x15012bcf0 .functor AND 1, L_0x15012c160, L_0x15012c3b0, C4<1>, C4<1>;
L_0x15012bde0 .functor OR 1, L_0x15012bbc0, L_0x15012bcf0, C4<0>, C4<0>;
L_0x15012bf00 .functor XOR 1, L_0x15012c160, L_0x15012c310, C4<0>, C4<0>;
L_0x15012bf70 .functor XOR 1, L_0x15012bf00, L_0x15012c3b0, C4<0>, C4<0>;
v0x150125540_0 .net "A", 0 0, L_0x15012c160;  1 drivers
v0x1501255f0_0 .net "B", 0 0, L_0x15012c310;  1 drivers
v0x150125690_0 .net "Cin", 0 0, L_0x15012c3b0;  1 drivers
v0x150125720_0 .net "Cout", 0 0, L_0x15012bde0;  1 drivers
v0x1501257c0_0 .net "Sum", 0 0, L_0x15012bf70;  1 drivers
v0x1501258a0_0 .net *"_ivl_0", 0 0, L_0x15012b850;  1 drivers
v0x150125950_0 .net *"_ivl_10", 0 0, L_0x15012bf00;  1 drivers
v0x150125a00_0 .net *"_ivl_2", 0 0, L_0x15012b2e0;  1 drivers
v0x150125ab0_0 .net *"_ivl_4", 0 0, L_0x15012bbc0;  1 drivers
v0x150125bc0_0 .net *"_ivl_6", 0 0, L_0x15012bcf0;  1 drivers
S_0x150125cf0 .scope module, "F5" "Full_Adder" 2 18, 3 4 0, S_0x150110ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x15012bd60 .functor AND 1, L_0x15012cb20, L_0x15012c550, C4<1>, C4<1>;
L_0x15012c280 .functor AND 1, L_0x15012c550, L_0x15012cd70, C4<1>, C4<1>;
L_0x15012c5f0 .functor OR 1, L_0x15012bd60, L_0x15012c280, C4<0>, C4<0>;
L_0x15012c720 .functor AND 1, L_0x15012cb20, L_0x15012cd70, C4<1>, C4<1>;
L_0x15012c810 .functor OR 1, L_0x15012c5f0, L_0x15012c720, C4<0>, C4<0>;
L_0x15012c900 .functor XOR 1, L_0x15012cb20, L_0x15012c550, C4<0>, C4<0>;
L_0x15012c970 .functor XOR 1, L_0x15012c900, L_0x15012cd70, C4<0>, C4<0>;
v0x150125f30_0 .net "A", 0 0, L_0x15012cb20;  1 drivers
v0x150125fc0_0 .net "B", 0 0, L_0x15012c550;  1 drivers
v0x150126050_0 .net "Cin", 0 0, L_0x15012cd70;  1 drivers
v0x150126100_0 .net "Cout", 0 0, L_0x15012c810;  1 drivers
v0x150126190_0 .net "Sum", 0 0, L_0x15012c970;  1 drivers
v0x150126270_0 .net *"_ivl_0", 0 0, L_0x15012bd60;  1 drivers
v0x150126320_0 .net *"_ivl_10", 0 0, L_0x15012c900;  1 drivers
v0x1501263d0_0 .net *"_ivl_2", 0 0, L_0x15012c280;  1 drivers
v0x150126480_0 .net *"_ivl_4", 0 0, L_0x15012c5f0;  1 drivers
v0x150126590_0 .net *"_ivl_6", 0 0, L_0x15012c720;  1 drivers
S_0x1501266c0 .scope module, "F6" "Full_Adder" 2 19, 3 4 0, S_0x150110ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x15012c790 .functor AND 1, L_0x15012d850, L_0x15012ce90, C4<1>, C4<1>;
L_0x15012cc60 .functor AND 1, L_0x15012ce90, L_0x15012dad0, C4<1>, C4<1>;
L_0x15012cfb0 .functor OR 1, L_0x15012c790, L_0x15012cc60, C4<0>, C4<0>;
L_0x15012d0e0 .functor AND 1, L_0x15012d850, L_0x15012dad0, C4<1>, C4<1>;
L_0x15012d1d0 .functor OR 1, L_0x15012cfb0, L_0x15012d0e0, C4<0>, C4<0>;
L_0x15012d2c0 .functor XOR 1, L_0x15012d850, L_0x15012ce90, C4<0>, C4<0>;
L_0x15012d330 .functor XOR 1, L_0x15012d2c0, L_0x15012dad0, C4<0>, C4<0>;
v0x150126900_0 .net "A", 0 0, L_0x15012d850;  1 drivers
v0x150126990_0 .net "B", 0 0, L_0x15012ce90;  1 drivers
v0x150126a20_0 .net "Cin", 0 0, L_0x15012dad0;  1 drivers
v0x150126ad0_0 .net "Cout", 0 0, L_0x15012d1d0;  1 drivers
v0x150126b60_0 .net "Sum", 0 0, L_0x15012d330;  1 drivers
v0x150126c40_0 .net *"_ivl_0", 0 0, L_0x15012c790;  1 drivers
v0x150126cf0_0 .net *"_ivl_10", 0 0, L_0x15012d2c0;  1 drivers
v0x150126da0_0 .net *"_ivl_2", 0 0, L_0x15012cc60;  1 drivers
v0x150126e50_0 .net *"_ivl_4", 0 0, L_0x15012cfb0;  1 drivers
v0x150126f60_0 .net *"_ivl_6", 0 0, L_0x15012d0e0;  1 drivers
S_0x150127090 .scope module, "F7" "Full_Adder" 2 20, 3 4 0, S_0x150110ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Cout";
    .port_info 1 /OUTPUT 1 "Sum";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /INPUT 1 "Cin";
L_0x15012d780 .functor AND 1, L_0x15012e2f0, L_0x15012d9f0, C4<1>, C4<1>;
L_0x15012d150 .functor AND 1, L_0x15012d9f0, L_0x15012e690, C4<1>, C4<1>;
L_0x15012dbf0 .functor OR 1, L_0x15012d780, L_0x15012d150, C4<0>, C4<0>;
L_0x15012dca0 .functor AND 1, L_0x15012e2f0, L_0x15012e690, C4<1>, C4<1>;
L_0x15012dd90 .functor OR 1, L_0x15012dbf0, L_0x15012dca0, C4<0>, C4<0>;
L_0x15012dec0 .functor XOR 1, L_0x15012e2f0, L_0x15012d9f0, C4<0>, C4<0>;
L_0x15012df30 .functor XOR 1, L_0x15012dec0, L_0x15012e690, C4<0>, C4<0>;
v0x1501272d0_0 .net "A", 0 0, L_0x15012e2f0;  1 drivers
v0x150127360_0 .net "B", 0 0, L_0x15012d9f0;  1 drivers
v0x1501273f0_0 .net "Cin", 0 0, L_0x15012e690;  1 drivers
v0x1501274a0_0 .net "Cout", 0 0, L_0x15012dd90;  alias, 1 drivers
v0x150127530_0 .net "Sum", 0 0, L_0x15012df30;  1 drivers
v0x150127610_0 .net *"_ivl_0", 0 0, L_0x15012d780;  1 drivers
v0x1501276c0_0 .net *"_ivl_10", 0 0, L_0x15012dec0;  1 drivers
v0x150127770_0 .net *"_ivl_2", 0 0, L_0x15012d150;  1 drivers
v0x150127820_0 .net *"_ivl_4", 0 0, L_0x15012dbf0;  1 drivers
v0x150127930_0 .net *"_ivl_6", 0 0, L_0x15012dca0;  1 drivers
S_0x15010bdc0 .scope module, "Shift_Reg8" "Shift_Reg8" 4 4;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /INPUT 8 "data";
o0x130031840 .functor BUFZ 1, C4<z>; HiZ drive
v0x150127ed0_0 .net "areset", 0 0, o0x130031840;  0 drivers
o0x130031870 .functor BUFZ 1, C4<z>; HiZ drive
v0x150127f80_0 .net "clk", 0 0, o0x130031870;  0 drivers
o0x1300318a0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x150128020_0 .net "data", 7 0, o0x1300318a0;  0 drivers
v0x1501280e0_0 .var "q", 7 0;
E_0x1501117c0 .event posedge, v0x150127ed0_0, v0x150127f80_0;
S_0x15010bf30 .scope module, "tb" "tb" 5 3;
 .timescale 0 0;
v0x150128e10_0 .var "A", 7 0;
v0x150128ea0_0 .var "B", 7 0;
v0x150128f30_0 .var "areset", 0 0;
v0x150129000_0 .var "clk", 0 0;
v0x1501290b0_0 .net "product", 15 0, v0x150128bd0_0;  1 drivers
S_0x1501281f0 .scope module, "M" "multiplier8x8" 5 8, 6 8 0, S_0x15010bf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "product";
    .port_info 1 /INPUT 8 "multiplicand";
    .port_info 2 /INPUT 8 "multiplier";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "areset";
P_0x1501283c0 .param/l "halt" 0 6 15, +C4<00000000000000000000000000000011>;
P_0x150128400 .param/l "idle" 0 6 14, +C4<00000000000000000000000000000010>;
P_0x150128440 .param/l "run" 0 6 13, +C4<00000000000000000000000000000001>;
v0x1501286c0_0 .var "A", 7 0;
v0x150128780_0 .var "B", 7 0;
v0x150128830_0 .net "areset", 0 0, v0x150128f30_0;  1 drivers
v0x1501288e0_0 .net "clk", 0 0, v0x150129000_0;  1 drivers
v0x150128980_0 .var "cnt", 4 0;
v0x150128a70_0 .net "multiplicand", 7 0, v0x150128e10_0;  1 drivers
v0x150128b20_0 .net "multiplier", 7 0, v0x150128ea0_0;  1 drivers
v0x150128bd0_0 .var "product", 15 0;
v0x150128c80_0 .var "state", 1 0;
E_0x150128630 .event posedge, v0x1501288e0_0;
E_0x150128680/0 .event edge, v0x150128830_0;
E_0x150128680/1 .event posedge, v0x1501288e0_0;
E_0x150128680 .event/or E_0x150128680/0, E_0x150128680/1;
    .scope S_0x15010bdc0;
T_0 ;
    %wait E_0x1501117c0;
    %load/vec4 v0x150127ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x150128020_0;
    %assign/vec4 v0x1501280e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1501280e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1501280e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1501281f0;
T_1 ;
    %wait E_0x150128680;
    %load/vec4 v0x150128830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x150128a70_0;
    %assign/vec4 v0x1501286c0_0, 0;
    %load/vec4 v0x150128b20_0;
    %assign/vec4 v0x150128780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x150128bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x150128980_0, 0, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x150128980_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x150128c80_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x150128780_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x150128c80_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x150128c80_0, 0, 2;
T_1.5 ;
T_1.3 ;
    %load/vec4 v0x150128980_0;
    %addi 1, 0, 5;
    %store/vec4 v0x150128980_0, 0, 5;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1501281f0;
T_2 ;
    %wait E_0x150128630;
    %load/vec4 v0x150128c80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x150128c80_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x150128bd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150128bd0_0, 4, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x150128bd0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1501286c0_0;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x150128bd0_0, 4, 8;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x150128bd0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150128bd0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x150128780_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x150128780_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15010bf30;
T_3 ;
    %vpi_call 5 11 "$monitor", "[%3g] %8b x %8b = %8b %8b", $time, v0x150128e10_0, v0x150128ea0_0, &PV<v0x1501290b0_0, 8, 8>, &PV<v0x1501290b0_0, 0, 8> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150128f30_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x150128e10_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x150128ea0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150128f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150129000_0, 0, 1;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./Adder8.v";
    "./FAdder.v";
    "./ShiftReg.v";
    "testbench.v";
    "./Multiplier.v";
