// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/03/2023 20:16:24"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SimpleComputer (
	clock,
	LEDR,
	HEX_DP,
	SW,
	KEY,
	debug_PC,
	debug_IR,
	debug_state,
	debug_r1,
	debug_r2,
	debug_r3,
	debug_r4,
	debug_r5,
	debug_r6,
	debug_r7,
	debug_RA,
	debug_RB,
	debug_Extension,
	debug_RZ,
	debug_RY);
input 	clock;
output 	[9:0] LEDR;
output 	[7:0] HEX_DP;
input 	[9:0] SW;
input 	[1:0] KEY;
output 	[15:0] debug_PC;
output 	[15:0] debug_IR;
output 	[2:0] debug_state;
output 	[15:0] debug_r1;
output 	[15:0] debug_r2;
output 	[15:0] debug_r3;
output 	[15:0] debug_r4;
output 	[15:0] debug_r5;
output 	[15:0] debug_r6;
output 	[15:0] debug_r7;
output 	[15:0] debug_RA;
output 	[15:0] debug_RB;
output 	[15:0] debug_Extension;
output 	[15:0] debug_RZ;
output 	[15:0] debug_RY;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_DP[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_DP[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_DP[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_DP[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_DP[4]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_DP[5]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_DP[6]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_DP[7]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// debug_PC[0]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[2]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[3]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[4]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[5]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[7]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[8]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[9]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[10]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[11]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[12]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[13]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[14]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_PC[15]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[0]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[2]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[3]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[4]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[5]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[6]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[7]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[8]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[9]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[10]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[11]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[12]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[13]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[14]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_IR[15]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_state[0]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_state[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_state[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[0]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[2]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[3]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[6]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[7]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[8]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[9]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[10]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[11]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[12]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[13]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[14]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r1[15]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[0]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[2]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[3]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[4]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[6]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[7]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[8]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[9]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[10]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[12]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[13]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[14]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r2[15]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[1]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[3]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[4]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[5]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[6]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[7]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[8]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[9]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[10]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[11]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[12]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[13]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[14]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r3[15]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[0]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[1]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[2]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[3]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[4]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[5]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[6]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[7]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[8]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[10]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[11]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[12]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[13]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[14]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r4[15]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[0]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[1]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[2]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[3]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[4]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[5]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[6]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[9]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[10]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[11]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[12]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[13]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[14]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r5[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[0]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[1]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[2]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[3]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[4]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[5]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[6]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[7]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[8]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[9]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[10]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[11]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[12]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[13]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[14]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r6[15]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[0]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[1]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[3]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[5]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[7]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[8]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[9]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[10]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[11]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[12]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[13]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[14]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_r7[15]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[0]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[2]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[3]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[4]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[5]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[6]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[7]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[8]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[9]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[10]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[11]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[12]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[13]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[14]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RA[15]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[0]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[2]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[4]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[5]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[6]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[7]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[8]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[9]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[10]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[11]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[12]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[13]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[14]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RB[15]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[1]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[3]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[5]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[7]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[8]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[9]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[10]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[11]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[12]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[13]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[14]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_Extension[15]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[2]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[4]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[6]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[9]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[10]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[11]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[12]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[13]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[14]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RZ[15]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[1]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[2]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[3]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[4]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[6]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[7]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[8]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[9]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[10]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[11]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[12]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[13]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[14]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_RY[15]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \HEX_DP[0]~output_o ;
wire \HEX_DP[1]~output_o ;
wire \HEX_DP[2]~output_o ;
wire \HEX_DP[3]~output_o ;
wire \HEX_DP[4]~output_o ;
wire \HEX_DP[5]~output_o ;
wire \HEX_DP[6]~output_o ;
wire \HEX_DP[7]~output_o ;
wire \debug_PC[0]~output_o ;
wire \debug_PC[1]~output_o ;
wire \debug_PC[2]~output_o ;
wire \debug_PC[3]~output_o ;
wire \debug_PC[4]~output_o ;
wire \debug_PC[5]~output_o ;
wire \debug_PC[6]~output_o ;
wire \debug_PC[7]~output_o ;
wire \debug_PC[8]~output_o ;
wire \debug_PC[9]~output_o ;
wire \debug_PC[10]~output_o ;
wire \debug_PC[11]~output_o ;
wire \debug_PC[12]~output_o ;
wire \debug_PC[13]~output_o ;
wire \debug_PC[14]~output_o ;
wire \debug_PC[15]~output_o ;
wire \debug_IR[0]~output_o ;
wire \debug_IR[1]~output_o ;
wire \debug_IR[2]~output_o ;
wire \debug_IR[3]~output_o ;
wire \debug_IR[4]~output_o ;
wire \debug_IR[5]~output_o ;
wire \debug_IR[6]~output_o ;
wire \debug_IR[7]~output_o ;
wire \debug_IR[8]~output_o ;
wire \debug_IR[9]~output_o ;
wire \debug_IR[10]~output_o ;
wire \debug_IR[11]~output_o ;
wire \debug_IR[12]~output_o ;
wire \debug_IR[13]~output_o ;
wire \debug_IR[14]~output_o ;
wire \debug_IR[15]~output_o ;
wire \debug_state[0]~output_o ;
wire \debug_state[1]~output_o ;
wire \debug_state[2]~output_o ;
wire \debug_r1[0]~output_o ;
wire \debug_r1[1]~output_o ;
wire \debug_r1[2]~output_o ;
wire \debug_r1[3]~output_o ;
wire \debug_r1[4]~output_o ;
wire \debug_r1[5]~output_o ;
wire \debug_r1[6]~output_o ;
wire \debug_r1[7]~output_o ;
wire \debug_r1[8]~output_o ;
wire \debug_r1[9]~output_o ;
wire \debug_r1[10]~output_o ;
wire \debug_r1[11]~output_o ;
wire \debug_r1[12]~output_o ;
wire \debug_r1[13]~output_o ;
wire \debug_r1[14]~output_o ;
wire \debug_r1[15]~output_o ;
wire \debug_r2[0]~output_o ;
wire \debug_r2[1]~output_o ;
wire \debug_r2[2]~output_o ;
wire \debug_r2[3]~output_o ;
wire \debug_r2[4]~output_o ;
wire \debug_r2[5]~output_o ;
wire \debug_r2[6]~output_o ;
wire \debug_r2[7]~output_o ;
wire \debug_r2[8]~output_o ;
wire \debug_r2[9]~output_o ;
wire \debug_r2[10]~output_o ;
wire \debug_r2[11]~output_o ;
wire \debug_r2[12]~output_o ;
wire \debug_r2[13]~output_o ;
wire \debug_r2[14]~output_o ;
wire \debug_r2[15]~output_o ;
wire \debug_r3[0]~output_o ;
wire \debug_r3[1]~output_o ;
wire \debug_r3[2]~output_o ;
wire \debug_r3[3]~output_o ;
wire \debug_r3[4]~output_o ;
wire \debug_r3[5]~output_o ;
wire \debug_r3[6]~output_o ;
wire \debug_r3[7]~output_o ;
wire \debug_r3[8]~output_o ;
wire \debug_r3[9]~output_o ;
wire \debug_r3[10]~output_o ;
wire \debug_r3[11]~output_o ;
wire \debug_r3[12]~output_o ;
wire \debug_r3[13]~output_o ;
wire \debug_r3[14]~output_o ;
wire \debug_r3[15]~output_o ;
wire \debug_r4[0]~output_o ;
wire \debug_r4[1]~output_o ;
wire \debug_r4[2]~output_o ;
wire \debug_r4[3]~output_o ;
wire \debug_r4[4]~output_o ;
wire \debug_r4[5]~output_o ;
wire \debug_r4[6]~output_o ;
wire \debug_r4[7]~output_o ;
wire \debug_r4[8]~output_o ;
wire \debug_r4[9]~output_o ;
wire \debug_r4[10]~output_o ;
wire \debug_r4[11]~output_o ;
wire \debug_r4[12]~output_o ;
wire \debug_r4[13]~output_o ;
wire \debug_r4[14]~output_o ;
wire \debug_r4[15]~output_o ;
wire \debug_r5[0]~output_o ;
wire \debug_r5[1]~output_o ;
wire \debug_r5[2]~output_o ;
wire \debug_r5[3]~output_o ;
wire \debug_r5[4]~output_o ;
wire \debug_r5[5]~output_o ;
wire \debug_r5[6]~output_o ;
wire \debug_r5[7]~output_o ;
wire \debug_r5[8]~output_o ;
wire \debug_r5[9]~output_o ;
wire \debug_r5[10]~output_o ;
wire \debug_r5[11]~output_o ;
wire \debug_r5[12]~output_o ;
wire \debug_r5[13]~output_o ;
wire \debug_r5[14]~output_o ;
wire \debug_r5[15]~output_o ;
wire \debug_r6[0]~output_o ;
wire \debug_r6[1]~output_o ;
wire \debug_r6[2]~output_o ;
wire \debug_r6[3]~output_o ;
wire \debug_r6[4]~output_o ;
wire \debug_r6[5]~output_o ;
wire \debug_r6[6]~output_o ;
wire \debug_r6[7]~output_o ;
wire \debug_r6[8]~output_o ;
wire \debug_r6[9]~output_o ;
wire \debug_r6[10]~output_o ;
wire \debug_r6[11]~output_o ;
wire \debug_r6[12]~output_o ;
wire \debug_r6[13]~output_o ;
wire \debug_r6[14]~output_o ;
wire \debug_r6[15]~output_o ;
wire \debug_r7[0]~output_o ;
wire \debug_r7[1]~output_o ;
wire \debug_r7[2]~output_o ;
wire \debug_r7[3]~output_o ;
wire \debug_r7[4]~output_o ;
wire \debug_r7[5]~output_o ;
wire \debug_r7[6]~output_o ;
wire \debug_r7[7]~output_o ;
wire \debug_r7[8]~output_o ;
wire \debug_r7[9]~output_o ;
wire \debug_r7[10]~output_o ;
wire \debug_r7[11]~output_o ;
wire \debug_r7[12]~output_o ;
wire \debug_r7[13]~output_o ;
wire \debug_r7[14]~output_o ;
wire \debug_r7[15]~output_o ;
wire \debug_RA[0]~output_o ;
wire \debug_RA[1]~output_o ;
wire \debug_RA[2]~output_o ;
wire \debug_RA[3]~output_o ;
wire \debug_RA[4]~output_o ;
wire \debug_RA[5]~output_o ;
wire \debug_RA[6]~output_o ;
wire \debug_RA[7]~output_o ;
wire \debug_RA[8]~output_o ;
wire \debug_RA[9]~output_o ;
wire \debug_RA[10]~output_o ;
wire \debug_RA[11]~output_o ;
wire \debug_RA[12]~output_o ;
wire \debug_RA[13]~output_o ;
wire \debug_RA[14]~output_o ;
wire \debug_RA[15]~output_o ;
wire \debug_RB[0]~output_o ;
wire \debug_RB[1]~output_o ;
wire \debug_RB[2]~output_o ;
wire \debug_RB[3]~output_o ;
wire \debug_RB[4]~output_o ;
wire \debug_RB[5]~output_o ;
wire \debug_RB[6]~output_o ;
wire \debug_RB[7]~output_o ;
wire \debug_RB[8]~output_o ;
wire \debug_RB[9]~output_o ;
wire \debug_RB[10]~output_o ;
wire \debug_RB[11]~output_o ;
wire \debug_RB[12]~output_o ;
wire \debug_RB[13]~output_o ;
wire \debug_RB[14]~output_o ;
wire \debug_RB[15]~output_o ;
wire \debug_Extension[0]~output_o ;
wire \debug_Extension[1]~output_o ;
wire \debug_Extension[2]~output_o ;
wire \debug_Extension[3]~output_o ;
wire \debug_Extension[4]~output_o ;
wire \debug_Extension[5]~output_o ;
wire \debug_Extension[6]~output_o ;
wire \debug_Extension[7]~output_o ;
wire \debug_Extension[8]~output_o ;
wire \debug_Extension[9]~output_o ;
wire \debug_Extension[10]~output_o ;
wire \debug_Extension[11]~output_o ;
wire \debug_Extension[12]~output_o ;
wire \debug_Extension[13]~output_o ;
wire \debug_Extension[14]~output_o ;
wire \debug_Extension[15]~output_o ;
wire \debug_RZ[0]~output_o ;
wire \debug_RZ[1]~output_o ;
wire \debug_RZ[2]~output_o ;
wire \debug_RZ[3]~output_o ;
wire \debug_RZ[4]~output_o ;
wire \debug_RZ[5]~output_o ;
wire \debug_RZ[6]~output_o ;
wire \debug_RZ[7]~output_o ;
wire \debug_RZ[8]~output_o ;
wire \debug_RZ[9]~output_o ;
wire \debug_RZ[10]~output_o ;
wire \debug_RZ[11]~output_o ;
wire \debug_RZ[12]~output_o ;
wire \debug_RZ[13]~output_o ;
wire \debug_RZ[14]~output_o ;
wire \debug_RZ[15]~output_o ;
wire \debug_RY[0]~output_o ;
wire \debug_RY[1]~output_o ;
wire \debug_RY[2]~output_o ;
wire \debug_RY[3]~output_o ;
wire \debug_RY[4]~output_o ;
wire \debug_RY[5]~output_o ;
wire \debug_RY[6]~output_o ;
wire \debug_RY[7]~output_o ;
wire \debug_RY[8]~output_o ;
wire \debug_RY[9]~output_o ;
wire \debug_RY[10]~output_o ;
wire \debug_RY[11]~output_o ;
wire \debug_RY[12]~output_o ;
wire \debug_RY[13]~output_o ;
wire \debug_RY[14]~output_o ;
wire \debug_RY[15]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \P|CU|Mux0~0_combout ;
wire \KEY[0]~input_o ;
wire \P|CU|Mux2~0_combout ;
wire \P|CU|Mux1~0_combout ;
wire \P|CU|Equal0~1_combout ;
wire \SW[0]~input_o ;
wire \MemIO|SliderSwitch|bit0|Q~feeder_combout ;
wire \MemIO|SliderSwitch|bit0|Q~q ;
wire \SW[3]~input_o ;
wire \MemIO|SliderSwitch|bit3|Q~feeder_combout ;
wire \MemIO|SliderSwitch|bit3|Q~q ;
wire \SW[2]~input_o ;
wire \MemIO|SliderSwitch|bit2|Q~feeder_combout ;
wire \MemIO|SliderSwitch|bit2|Q~q ;
wire \SW[5]~input_o ;
wire \MemIO|SliderSwitch|bit5|Q~feeder_combout ;
wire \MemIO|SliderSwitch|bit5|Q~q ;
wire \P|CU|Equal0~0_combout ;
wire \P|CU|B_select~0_combout ;
wire \SW[6]~input_o ;
wire \MemIO|SliderSwitch|bit6|Q~feeder_combout ;
wire \MemIO|SliderSwitch|bit6|Q~q ;
wire \P|CU|Equal1~0_combout ;
wire \P|CU|Equal0~2_combout ;
wire \P|CU|RF_write~0_combout ;
wire \P|CU|RF_write~1_combout ;
wire \P|CU|RF_write~2_combout ;
wire \P|CU|C_select[0]~0_combout ;
wire \P|CU|C_select[0]~1_combout ;
wire \SW[7]~input_o ;
wire \MemIO|SliderSwitch|bit7|Q~feeder_combout ;
wire \MemIO|SliderSwitch|bit7|Q~q ;
wire \P|CU|C_in~0_combout ;
wire \P|CU|extend[1]~0_combout ;
wire \P|CU|extend[2]~2_combout ;
wire \P|CU|ALU_op[0]~4_combout ;
wire \P|CU|ALU_op[0]~8_combout ;
wire \P|CU|ALU_op[0]~9_combout ;
wire \P|ALU_comp|M1|result[13]~13_combout ;
wire \P|REGfile|comb~0_combout ;
wire \SW[9]~input_o ;
wire \MemIO|SliderSwitch|bit9|Q~q ;
wire \SW[8]~input_o ;
wire \MemIO|SliderSwitch|bit8|Q~q ;
wire \P|CU|PC_select~0_combout ;
wire \P|CU|PC_select~1_combout ;
wire \P|CU|PC_select[0]~2_combout ;
wire \P|CU|PC_select[0]~3_combout ;
wire \P|CU|Equal2~0_combout ;
wire \P|CU|extend[1]~6_combout ;
wire \P|CU|extend[1]~7_combout ;
wire \P|IMME|Mux10~0_combout ;
wire \P|IMME|Mux11~0_combout ;
wire \P|IMME|Mux14~0_combout ;
wire \P|IMME|Mux15~0_combout ;
wire \P|Adder_comp|S0|S~combout ;
wire \P|RY|bit0|Q~0_combout ;
wire \P|PC_temp|bit0|Q~feeder_combout ;
wire \P|PC_temp|bit0|Q~q ;
wire \P|CU|Y_select~0_combout ;
wire \P|CU|Y_select~1_combout ;
wire \P|RY|bit0|Q~q ;
wire \P|REGfile|R3|bit0|Q~feeder_combout ;
wire \P|REGfile|R3|bit0|Q~q ;
wire \P|REGfile|R2|bit0|Q~q ;
wire \P|REGfile|R1|bit0|Q~feeder_combout ;
wire \P|REGfile|R1|bit0|Q~q ;
wire \P|REGfile|M1|Mux15~2_combout ;
wire \P|REGfile|comb~5_combout ;
wire \P|REGfile|R4|bit0|Q~q ;
wire \P|REGfile|comb~6_combout ;
wire \P|REGfile|R5|bit0|Q~q ;
wire \P|REGfile|M1|Mux15~0_combout ;
wire \P|REGfile|comb~8_combout ;
wire \P|REGfile|R7|bit0|Q~q ;
wire \P|REGfile|comb~7_combout ;
wire \P|REGfile|R6|bit0|Q~q ;
wire \P|REGfile|M1|Mux15~1_combout ;
wire \P|REGfile|M1|Mux15~3_combout ;
wire \P|REGfile|M1|Mux15~4_combout ;
wire \P|RA|bit0|Q~q ;
wire \P|PC|bit0|Q~0_combout ;
wire \P|CU|PC_select[0]~4_combout ;
wire \P|PC|bit0|Q~q ;
wire \P|Adder_comp|S0|C_out~0_combout ;
wire \P|Adder_comp|S1|S~combout ;
wire \P|RY|bit1|Q~0_combout ;
wire \P|PC_temp|bit1|Q~feeder_combout ;
wire \P|PC_temp|bit1|Q~q ;
wire \P|RY|bit1|Q~q ;
wire \P|REGfile|R2|bit1|Q~q ;
wire \P|REGfile|R3|bit1|Q~feeder_combout ;
wire \P|REGfile|R3|bit1|Q~q ;
wire \P|REGfile|R7|bit1|Q~q ;
wire \P|REGfile|R6|bit1|Q~q ;
wire \P|REGfile|R4|bit1|Q~q ;
wire \P|REGfile|R5|bit1|Q~q ;
wire \P|REGfile|M1|Mux14~0_combout ;
wire \P|REGfile|M1|Mux14~1_combout ;
wire \P|REGfile|R1|bit1|Q~q ;
wire \P|REGfile|M1|Mux14~2_combout ;
wire \P|REGfile|M1|Mux14~3_combout ;
wire \P|REGfile|M1|Mux14~4_combout ;
wire \P|RA|bit1|Q~q ;
wire \P|PC|bit1|Q~0_combout ;
wire \P|PC|bit1|Q~q ;
wire \P|Adder_comp|S1|C_out~0_combout ;
wire \P|IMME|Mux13~0_combout ;
wire \P|Adder_comp|S2|C_out~0_combout ;
wire \P|Adder_comp|S3|C_out~0_combout ;
wire \P|Adder_comp|S4|C_out~0_combout ;
wire \P|Adder_comp|S5|S~combout ;
wire \P|PC|bit5|Q~0_combout ;
wire \P|PC|bit5|Q~q ;
wire \P|ALU_comp|M1|result[5]~5_combout ;
wire \P|RY|bit5|Q~0_combout ;
wire \P|PC_temp|bit5|Q~feeder_combout ;
wire \P|PC_temp|bit5|Q~q ;
wire \P|RY|bit5|Q~q ;
wire \P|REGfile|R1|bit5|Q~q ;
wire \P|REGfile|R6|bit5|Q~q ;
wire \P|REGfile|R4|bit5|Q~q ;
wire \P|REGfile|R5|bit5|Q~q ;
wire \P|REGfile|M2|Mux10~0_combout ;
wire \P|REGfile|R7|bit5|Q~q ;
wire \P|REGfile|M2|Mux10~1_combout ;
wire \P|REGfile|M2|Mux10~2_combout ;
wire \P|REGfile|R2|bit5|Q~q ;
wire \P|REGfile|R3|bit5|Q~feeder_combout ;
wire \P|REGfile|R3|bit5|Q~q ;
wire \P|REGfile|M2|Mux10~3_combout ;
wire \P|REGfile|M2|Mux10~4_combout ;
wire \P|RB|bit5|Q~q ;
wire \P|ALU_comp|M2|result[5]~10_combout ;
wire \P|ALU_comp|M1|result[3]~3_combout ;
wire \P|REGfile|R3|bit3|Q~q ;
wire \P|REGfile|R2|bit3|Q~q ;
wire \P|REGfile|R1|bit3|Q~q ;
wire \P|REGfile|R5|bit3|Q~q ;
wire \P|REGfile|M2|Mux12~0_combout ;
wire \P|REGfile|R7|bit3|Q~q ;
wire \P|REGfile|R6|bit3|Q~q ;
wire \P|REGfile|M2|Mux12~1_combout ;
wire \P|REGfile|M2|Mux12~2_combout ;
wire \P|REGfile|M2|Mux12~3_combout ;
wire \P|REGfile|M2|Mux12~4_combout ;
wire \P|RB|bit3|Q~q ;
wire \P|ALU_comp|M2|result[3]~12_combout ;
wire \P|REGfile|R5|bit2|Q~q ;
wire \P|REGfile|R4|bit2|Q~q ;
wire \P|REGfile|R6|bit2|Q~q ;
wire \P|REGfile|M1|Mux13~0_combout ;
wire \P|REGfile|R7|bit2|Q~q ;
wire \P|REGfile|M1|Mux13~1_combout ;
wire \P|REGfile|R2|bit2|Q~q ;
wire \P|REGfile|R1|bit2|Q~feeder_combout ;
wire \P|REGfile|R1|bit2|Q~q ;
wire \P|REGfile|M1|Mux13~2_combout ;
wire \P|REGfile|M1|Mux13~3_combout ;
wire \P|REGfile|M1|Mux13~4_combout ;
wire \P|RA|bit2|Q~q ;
wire \P|ALU_comp|M2|result[2]~13_combout ;
wire \P|ALU_comp|M2|result[0]~15_combout ;
wire \P|ALU_comp|A1|S0|C_out~0_combout ;
wire \P|REGfile|M2|Mux14~0_combout ;
wire \P|REGfile|M2|Mux14~1_combout ;
wire \P|REGfile|M2|Mux14~2_combout ;
wire \P|REGfile|M2|Mux14~3_combout ;
wire \P|REGfile|M2|Mux14~4_combout ;
wire \P|RB|bit1|Q~q ;
wire \P|ALU_comp|M2|result[1]~14_combout ;
wire \P|ALU_comp|A1|S1|C_out~0_combout ;
wire \P|ALU_comp|A1|S2|C_out~0_combout ;
wire \P|ALU_comp|A1|S3|S~combout ;
wire \P|ALU_comp|M3|Mux12~0_combout ;
wire \P|ALU_comp|M3|Mux12~1_combout ;
wire \P|RZ|bit3|Q~q ;
wire \P|RY|bit3|Q~0_combout ;
wire \P|PC_temp|bit3|Q~feeder_combout ;
wire \P|PC_temp|bit3|Q~q ;
wire \P|RY|bit3|Q~q ;
wire \P|REGfile|R4|bit3|Q~q ;
wire \P|REGfile|M1|Mux12~0_combout ;
wire \P|REGfile|M1|Mux12~1_combout ;
wire \P|REGfile|M1|Mux12~2_combout ;
wire \P|REGfile|M1|Mux12~3_combout ;
wire \P|REGfile|M1|Mux12~4_combout ;
wire \P|RA|bit3|Q~q ;
wire \P|ALU_comp|A1|S3|C_out~0_combout ;
wire \P|ALU_comp|A1|S4|C_out~0_combout ;
wire \P|ALU_comp|A1|S5|S~combout ;
wire \P|ALU_comp|M3|Mux10~0_combout ;
wire \P|ALU_comp|M3|Mux10~1_combout ;
wire \P|RZ|bit5|Q~q ;
wire \P|muxMA|result[5]~6_combout ;
wire \P|REGfile|R5|bit6|Q~q ;
wire \P|REGfile|R4|bit6|Q~q ;
wire \P|REGfile|R6|bit6|Q~q ;
wire \P|REGfile|M1|Mux9~0_combout ;
wire \P|REGfile|R7|bit6|Q~q ;
wire \P|REGfile|M1|Mux9~1_combout ;
wire \P|REGfile|R2|bit6|Q~q ;
wire \P|REGfile|M1|Mux9~2_combout ;
wire \P|REGfile|R3|bit6|Q~feeder_combout ;
wire \P|REGfile|R3|bit6|Q~q ;
wire \P|REGfile|M1|Mux9~3_combout ;
wire \P|REGfile|M1|Mux9~4_combout ;
wire \P|RA|bit6|Q~q ;
wire \P|IMME|Mux9~0_combout ;
wire \P|Adder_comp|S5|C_out~0_combout ;
wire \P|Adder_comp|S6|S~combout ;
wire \P|PC|bit6|Q~0_combout ;
wire \P|PC|bit6|Q~q ;
wire \P|muxMA|result[6]~12_combout ;
wire \P|RY|bit7|Q~0_combout ;
wire \P|IMME|Mux8~0_combout ;
wire \P|IMME|Mux8~1_combout ;
wire \P|IMME|Mux8~2_combout ;
wire \P|Adder_comp|S6|C_out~0_combout ;
wire \P|Adder_comp|S7|S~combout ;
wire \P|PC|bit7|Q~0_combout ;
wire \P|PC|bit7|Q~q ;
wire \P|PC_temp|bit7|Q~feeder_combout ;
wire \P|PC_temp|bit7|Q~q ;
wire \P|RY|bit7|Q~q ;
wire \P|REGfile|R2|bit7|Q~q ;
wire \P|REGfile|R3|bit7|Q~q ;
wire \P|REGfile|R7|bit7|Q~q ;
wire \P|REGfile|R6|bit7|Q~q ;
wire \P|REGfile|R4|bit7|Q~q ;
wire \P|REGfile|R5|bit7|Q~q ;
wire \P|REGfile|M1|Mux8~0_combout ;
wire \P|REGfile|M1|Mux8~1_combout ;
wire \P|REGfile|R1|bit7|Q~feeder_combout ;
wire \P|REGfile|R1|bit7|Q~q ;
wire \P|REGfile|M1|Mux8~2_combout ;
wire \P|REGfile|M1|Mux8~3_combout ;
wire \P|REGfile|M1|Mux8~4_combout ;
wire \P|RA|bit7|Q~q ;
wire \P|ALU_comp|M1|result[7]~7_combout ;
wire \P|REGfile|M2|Mux8~0_combout ;
wire \P|REGfile|M2|Mux8~1_combout ;
wire \P|REGfile|M2|Mux8~2_combout ;
wire \P|REGfile|M2|Mux8~3_combout ;
wire \P|REGfile|M2|Mux8~4_combout ;
wire \P|RB|bit7|Q~q ;
wire \P|ALU_comp|M2|result[7]~8_combout ;
wire \P|ALU_comp|M2|result[6]~9_combout ;
wire \P|ALU_comp|A1|S6|C_out~0_combout ;
wire \P|ALU_comp|A1|S7|S~combout ;
wire \P|ALU_comp|M3|Mux8~0_combout ;
wire \P|ALU_comp|M3|Mux8~1_combout ;
wire \P|RZ|bit7|Q~q ;
wire \P|muxMA|result[7]~5_combout ;
wire \P|Adder_comp|S7|C_out~0_combout ;
wire \P|IMME|Mux7~0_combout ;
wire \P|IMME|Mux7~1_combout ;
wire \P|Adder_comp|S8|S~combout ;
wire \P|PC|bit8|Q~0_combout ;
wire \P|PC|bit8|Q~q ;
wire \P|muxMA|result[8]~4_combout ;
wire \P|RY|bit9|Q~0_combout ;
wire \P|IMME|Mux15~1_combout ;
wire \P|IMME|Mux4~0_combout ;
wire \P|IMME|Mux6~0_combout ;
wire \P|IMME|Mux6~1_combout ;
wire \P|Adder_comp|S8|C_out~0_combout ;
wire \P|Adder_comp|S9|S~combout ;
wire \P|PC|bit9|Q~0_combout ;
wire \P|PC|bit9|Q~q ;
wire \P|PC_temp|bit9|Q~feeder_combout ;
wire \P|PC_temp|bit9|Q~q ;
wire \P|RY|bit9|Q~q ;
wire \P|REGfile|R2|bit9|Q~q ;
wire \P|REGfile|R3|bit9|Q~q ;
wire \P|REGfile|R1|bit9|Q~feeder_combout ;
wire \P|REGfile|R1|bit9|Q~q ;
wire \P|REGfile|R5|bit9|Q~q ;
wire \P|REGfile|R4|bit9|Q~q ;
wire \P|REGfile|M1|Mux6~0_combout ;
wire \P|REGfile|R7|bit9|Q~q ;
wire \P|REGfile|R6|bit9|Q~q ;
wire \P|REGfile|M1|Mux6~1_combout ;
wire \P|REGfile|M1|Mux6~2_combout ;
wire \P|REGfile|M1|Mux6~3_combout ;
wire \P|REGfile|M1|Mux6~4_combout ;
wire \P|RA|bit9|Q~q ;
wire \P|ALU_comp|M1|result[9]~9_combout ;
wire \P|REGfile|M2|Mux6~0_combout ;
wire \P|REGfile|M2|Mux6~1_combout ;
wire \P|REGfile|M2|Mux6~2_combout ;
wire \P|REGfile|M2|Mux6~3_combout ;
wire \P|REGfile|M2|Mux6~4_combout ;
wire \P|RB|bit9|Q~q ;
wire \P|ALU_comp|M2|result[9]~6_combout ;
wire \P|ALU_comp|M2|result[8]~7_combout ;
wire \P|ALU_comp|A1|S7|C_out~0_combout ;
wire \P|ALU_comp|A1|S8|C_out~0_combout ;
wire \P|ALU_comp|A1|S9|S~combout ;
wire \P|ALU_comp|M3|Mux6~0_combout ;
wire \P|ALU_comp|M3|Mux6~1_combout ;
wire \P|RZ|bit9|Q~q ;
wire \P|muxMA|result[9]~3_combout ;
wire \P|REGfile|R3|bit10|Q~feeder_combout ;
wire \P|REGfile|R3|bit10|Q~q ;
wire \P|REGfile|R2|bit10|Q~q ;
wire \P|REGfile|R1|bit10|Q~q ;
wire \P|REGfile|M1|Mux5~2_combout ;
wire \P|REGfile|R5|bit10|Q~q ;
wire \P|REGfile|R6|bit10|Q~q ;
wire \P|REGfile|R4|bit10|Q~q ;
wire \P|REGfile|M1|Mux5~0_combout ;
wire \P|REGfile|M1|Mux5~1_combout ;
wire \P|REGfile|M1|Mux5~3_combout ;
wire \P|REGfile|M1|Mux5~4_combout ;
wire \P|RA|bit10|Q~q ;
wire \P|Adder_comp|S9|C_out~0_combout ;
wire \P|IMME|Mux5~0_combout ;
wire \P|IMME|Mux5~1_combout ;
wire \P|Adder_comp|S10|S~combout ;
wire \P|PC|bit10|Q~0_combout ;
wire \P|PC|bit10|Q~q ;
wire \P|muxMA|result[10]~2_combout ;
wire \P|ALU_comp|M1|result[11]~11_combout ;
wire \P|REGfile|R3|bit11|Q~q ;
wire \P|REGfile|R1|bit11|Q~q ;
wire \P|REGfile|R6|bit11|Q~q ;
wire \P|REGfile|R7|bit11|Q~q ;
wire \P|REGfile|R5|bit11|Q~q ;
wire \P|REGfile|R4|bit11|Q~q ;
wire \P|REGfile|M2|Mux4~0_combout ;
wire \P|REGfile|M2|Mux4~1_combout ;
wire \P|REGfile|M2|Mux4~2_combout ;
wire \P|REGfile|M2|Mux4~3_combout ;
wire \P|REGfile|M2|Mux4~4_combout ;
wire \P|RB|bit11|Q~q ;
wire \P|IMME|Mux4~1_combout ;
wire \P|IMME|Mux4~2_combout ;
wire \P|ALU_comp|M2|result[11]~4_combout ;
wire \P|ALU_comp|M2|result[10]~5_combout ;
wire \P|ALU_comp|A1|S9|C_out~0_combout ;
wire \P|ALU_comp|A1|S10|C_out~0_combout ;
wire \P|ALU_comp|A1|S11|S~combout ;
wire \P|ALU_comp|M3|Mux4~0_combout ;
wire \P|ALU_comp|M3|Mux4~1_combout ;
wire \P|RZ|bit11|Q~q ;
wire \P|RY|bit11|Q~0_combout ;
wire \P|PC_temp|bit11|Q~feeder_combout ;
wire \P|PC_temp|bit11|Q~q ;
wire \P|RY|bit11|Q~q ;
wire \P|REGfile|R2|bit11|Q~q ;
wire \P|REGfile|M1|Mux4~0_combout ;
wire \P|REGfile|M1|Mux4~1_combout ;
wire \P|REGfile|M1|Mux4~2_combout ;
wire \P|REGfile|M1|Mux4~3_combout ;
wire \P|REGfile|M1|Mux4~4_combout ;
wire \P|RA|bit11|Q~q ;
wire \P|Adder_comp|S10|C_out~0_combout ;
wire \P|Adder_comp|S11|S~combout ;
wire \P|PC|bit11|Q~0_combout ;
wire \P|PC|bit11|Q~q ;
wire \P|muxMA|result[11]~1_combout ;
wire \P|RM|bit9|Q~feeder_combout ;
wire \P|RM|bit9|Q~q ;
wire \MemIO|Data_out[8]~16_combout ;
wire \P|IR|bit8|Q~q ;
wire \P|muxC|Mux1~0_combout ;
wire \P|REGfile|comb~1_combout ;
wire \P|REGfile|R1|bit8|Q~q ;
wire \P|REGfile|R2|bit8|Q~q ;
wire \P|REGfile|M1|Mux7~2_combout ;
wire \P|REGfile|R4|bit8|Q~q ;
wire \P|REGfile|R6|bit8|Q~q ;
wire \P|REGfile|M1|Mux7~0_combout ;
wire \P|REGfile|R5|bit8|Q~q ;
wire \P|REGfile|R7|bit8|Q~q ;
wire \P|REGfile|M1|Mux7~1_combout ;
wire \P|REGfile|M1|Mux7~3_combout ;
wire \P|REGfile|M1|Mux7~4_combout ;
wire \P|RA|bit8|Q~q ;
wire \P|ALU_comp|XORout[8]~2_combout ;
wire \P|ALU_comp|M1|result[8]~8_combout ;
wire \P|ALU_comp|M3|Mux7~0_combout ;
wire \P|ALU_comp|M3|Mux7~1_combout ;
wire \P|RZ|bit8|Q~q ;
wire \P|RY|bit8|Q~0_combout ;
wire \P|PC_temp|bit8|Q~feeder_combout ;
wire \P|PC_temp|bit8|Q~q ;
wire \P|RY|bit8|Q~q ;
wire \P|REGfile|R3|bit8|Q~feeder_combout ;
wire \P|REGfile|R3|bit8|Q~q ;
wire \P|REGfile|M2|Mux7~2_combout ;
wire \P|REGfile|M2|Mux7~0_combout ;
wire \P|REGfile|M2|Mux7~1_combout ;
wire \P|REGfile|M2|Mux7~3_combout ;
wire \P|REGfile|M2|Mux7~4_combout ;
wire \P|RB|bit8|Q~q ;
wire \P|RM|bit8|Q~feeder_combout ;
wire \P|RM|bit8|Q~q ;
wire \MemIO|Data_out[9]~17_combout ;
wire \P|IR|bit9|Q~q ;
wire \P|muxC|Mux0~0_combout ;
wire \P|REGfile|comb~4_combout ;
wire \P|REGfile|R3|bit13|Q~q ;
wire \P|REGfile|R1|bit13|Q~q ;
wire \P|REGfile|R6|bit13|Q~q ;
wire \P|REGfile|R7|bit13|Q~q ;
wire \P|REGfile|R5|bit13|Q~q ;
wire \P|REGfile|R4|bit13|Q~q ;
wire \P|REGfile|M2|Mux2~0_combout ;
wire \P|REGfile|M2|Mux2~1_combout ;
wire \P|REGfile|M2|Mux2~2_combout ;
wire \P|REGfile|M2|Mux2~3_combout ;
wire \P|REGfile|M2|Mux2~4_combout ;
wire \P|RB|bit13|Q~q ;
wire \P|IMME|Mux3~0_combout ;
wire \P|IMME|Mux3~1_combout ;
wire \P|Adder_comp|S11|C_out~0_combout ;
wire \P|Adder_comp|S12|C_out~0_combout ;
wire \P|Adder_comp|S13|S~combout ;
wire \P|PC|bit13|Q~0_combout ;
wire \P|PC|bit13|Q~q ;
wire \P|IMME|Mux2~0_combout ;
wire \P|IMME|Mux2~1_combout ;
wire \P|ALU_comp|M2|result[13]~2_combout ;
wire \P|ALU_comp|M3|Mux2~0_combout ;
wire \P|ALU_comp|M3|Mux2~1_combout ;
wire \P|RZ|bit13|Q~q ;
wire \P|RY|bit13|Q~0_combout ;
wire \P|PC_temp|bit13|Q~feeder_combout ;
wire \P|PC_temp|bit13|Q~q ;
wire \P|RY|bit13|Q~q ;
wire \P|REGfile|R2|bit13|Q~q ;
wire \P|REGfile|M1|Mux2~0_combout ;
wire \P|REGfile|M1|Mux2~1_combout ;
wire \P|REGfile|M1|Mux2~2_combout ;
wire \P|REGfile|M1|Mux2~3_combout ;
wire \P|REGfile|M1|Mux2~4_combout ;
wire \P|RA|bit13|Q~q ;
wire \P|ALU_comp|M2|result[12]~3_combout ;
wire \P|ALU_comp|A1|S11|C_out~0_combout ;
wire \P|ALU_comp|A1|S12|C_out~0_combout ;
wire \P|ALU_comp|A1|S13|S~combout ;
wire \P|ALU_comp|A1|S1|S~combout ;
wire \P|ALU_comp|Z~3_combout ;
wire \P|ALU_comp|XORout[6]~4_combout ;
wire \P|ALU_comp|A1|S4|S~combout ;
wire \P|ALU_comp|Z~4_combout ;
wire \P|ALU_comp|XORout[12]~3_combout ;
wire \P|ALU_comp|Z~2_combout ;
wire \P|ALU_comp|Z~5_combout ;
wire \P|ALU_comp|XORout[10]~1_combout ;
wire \P|ALU_comp|A1|S0|S~combout ;
wire \P|ALU_comp|Z~0_combout ;
wire \P|ALU_comp|M1|result[14]~14_combout ;
wire \P|Adder_comp|S13|C_out~0_combout ;
wire \P|Adder_comp|S14|S~combout ;
wire \P|PC|bit14|Q~0_combout ;
wire \P|PC|bit14|Q~q ;
wire \P|IMME|Mux1~0_combout ;
wire \P|IMME|Mux1~1_combout ;
wire \P|ALU_comp|M2|result[14]~1_combout ;
wire \P|ALU_comp|M3|Mux1~0_combout ;
wire \P|ALU_comp|A1|S13|C_out~0_combout ;
wire \P|ALU_comp|M3|Mux1~1_combout ;
wire \P|RZ|bit14|Q~q ;
wire \P|RY|bit14|Q~0_combout ;
wire \P|PC_temp|bit14|Q~feeder_combout ;
wire \P|PC_temp|bit14|Q~q ;
wire \P|RY|bit14|Q~q ;
wire \P|REGfile|R4|bit14|Q~q ;
wire \P|REGfile|R6|bit14|Q~q ;
wire \P|REGfile|M1|Mux1~0_combout ;
wire \P|REGfile|R7|bit14|Q~q ;
wire \P|REGfile|R5|bit14|Q~q ;
wire \P|REGfile|M1|Mux1~1_combout ;
wire \P|REGfile|R3|bit14|Q~q ;
wire \P|REGfile|R1|bit14|Q~q ;
wire \P|REGfile|R2|bit14|Q~q ;
wire \P|REGfile|M1|Mux1~2_combout ;
wire \P|REGfile|M1|Mux1~3_combout ;
wire \P|REGfile|M1|Mux1~4_combout ;
wire \P|RA|bit14|Q~q ;
wire \P|ALU_comp|XORout[14]~0_combout ;
wire \P|ALU_comp|A1|S2|S~combout ;
wire \P|ALU_comp|Z~1_combout ;
wire \P|ALU_comp|A1|S14|C_out~0_combout ;
wire \P|ALU_comp|A1|S15|S~combout ;
wire \P|ALU_comp|Z~6_combout ;
wire \P|CU|Status_enable~0_combout ;
wire \P|CU|Status_enable~1_combout ;
wire \P|Status|bit0|Q~q ;
wire \P|CU|extend[2]~3_combout ;
wire \P|CU|extend~1_combout ;
wire \P|CU|extend~5_combout ;
wire \P|IMME|Mux12~0_combout ;
wire \P|Adder_comp|S3|S~combout ;
wire \P|PC|bit3|Q~0_combout ;
wire \P|PC|bit3|Q~q ;
wire \P|muxMA|result[3]~7_combout ;
wire \P|RM|bit7|Q~feeder_combout ;
wire \P|RM|bit7|Q~q ;
wire \MemIO|Data_out[7]~15_combout ;
wire \P|IR|bit7|Q~q ;
wire \P|muxC|Mux2~0_combout ;
wire \P|REGfile|comb~2_combout ;
wire \P|REGfile|comb~3_combout ;
wire \P|REGfile|R2|bit15|Q~q ;
wire \P|REGfile|R1|bit15|Q~q ;
wire \P|REGfile|R7|bit15|Q~q ;
wire \P|REGfile|R6|bit15|Q~q ;
wire \P|REGfile|R5|bit15|Q~q ;
wire \P|REGfile|R4|bit15|Q~q ;
wire \P|REGfile|M1|Mux0~0_combout ;
wire \P|REGfile|M1|Mux0~1_combout ;
wire \P|REGfile|M1|Mux0~2_combout ;
wire \P|REGfile|M1|Mux0~3_combout ;
wire \P|REGfile|M1|Mux0~4_combout ;
wire \P|RA|bit15|Q~q ;
wire \P|ALU_comp|M1|result[15]~15_combout ;
wire \P|ALU_comp|M3|Mux0~0_combout ;
wire \P|ALU_comp|M3|Mux0~1_combout ;
wire \P|RZ|bit15|Q~q ;
wire \P|RY|bit15|Q~0_combout ;
wire \P|IMME|Mux0~0_combout ;
wire \P|IMME|Mux0~1_combout ;
wire \P|Adder_comp|S14|C_out~0_combout ;
wire \P|Adder_comp|S15|S~combout ;
wire \P|PC|bit15|Q~0_combout ;
wire \P|PC|bit15|Q~q ;
wire \P|PC_temp|bit15|Q~feeder_combout ;
wire \P|PC_temp|bit15|Q~q ;
wire \P|RY|bit15|Q~q ;
wire \P|REGfile|R3|bit15|Q~q ;
wire \P|REGfile|M2|Mux0~0_combout ;
wire \P|REGfile|M2|Mux0~1_combout ;
wire \P|REGfile|M2|Mux0~2_combout ;
wire \P|REGfile|M2|Mux0~3_combout ;
wire \P|REGfile|M2|Mux0~4_combout ;
wire \P|RB|bit15|Q~q ;
wire \P|ALU_comp|M2|result[15]~0_combout ;
wire \P|ALU_comp|V~combout ;
wire \P|Status|bit1|Q~q ;
wire \P|Status|bit3|Q~q ;
wire \P|CU|extend~4_combout ;
wire \P|CU|extend~8_combout ;
wire \P|CU|INC_select~0_combout ;
wire \P|Adder_comp|S2|S~combout ;
wire \P|PC|bit2|Q~0_combout ;
wire \P|PC|bit2|Q~q ;
wire \P|muxMA|result[2]~9_combout ;
wire \P|RM|bit15|Q~q ;
wire \MemIO|Data_out[15]~23_combout ;
wire \P|IR|bit15|Q~q ;
wire \P|RA|bit6|Q~1_combout ;
wire \P|REGfile|M1|Mux10~0_combout ;
wire \P|REGfile|M1|Mux10~1_combout ;
wire \P|REGfile|M1|Mux10~2_combout ;
wire \P|REGfile|M1|Mux10~3_combout ;
wire \P|REGfile|M1|Mux10~4_combout ;
wire \P|RA|bit5|Q~q ;
wire \P|ALU_comp|A1|S5|C_out~0_combout ;
wire \P|ALU_comp|M1|result[6]~6_combout ;
wire \P|ALU_comp|M3|Mux9~0_combout ;
wire \P|ALU_comp|M3|Mux9~1_combout ;
wire \P|RZ|bit6|Q~q ;
wire \P|RY|bit6|Q~0_combout ;
wire \P|PC_temp|bit6|Q~feeder_combout ;
wire \P|PC_temp|bit6|Q~q ;
wire \P|RY|bit6|Q~q ;
wire \P|REGfile|R1|bit6|Q~q ;
wire \P|REGfile|M2|Mux9~2_combout ;
wire \P|REGfile|M2|Mux9~0_combout ;
wire \P|REGfile|M2|Mux9~1_combout ;
wire \P|REGfile|M2|Mux9~3_combout ;
wire \P|REGfile|M2|Mux9~4_combout ;
wire \P|RB|bit6|Q~q ;
wire \P|RM|bit6|Q~q ;
wire \MemIO|Data_out[6]~14_combout ;
wire \P|IR|bit6|Q~q ;
wire \P|CU|Equal9~0_combout ;
wire \P|ALU_comp|M1|result[1]~1_combout ;
wire \P|ALU_comp|M3|Mux14~0_combout ;
wire \P|ALU_comp|M3|Mux14~1_combout ;
wire \P|RZ|bit1|Q~q ;
wire \P|muxMA|result[1]~10_combout ;
wire \P|RM|bit5|Q~feeder_combout ;
wire \P|RM|bit5|Q~q ;
wire \SW[4]~input_o ;
wire \MemIO|SliderSwitch|bit4|Q~feeder_combout ;
wire \MemIO|SliderSwitch|bit4|Q~q ;
wire \MemIO|Data_out[4]~12_combout ;
wire \P|IR|bit4|Q~q ;
wire \P|CU|B_inv~0_combout ;
wire \P|CU|B_inv~1_combout ;
wire \P|ALU_comp|M2|result[4]~11_combout ;
wire \P|ALU_comp|XORout[4]~7_combout ;
wire \P|ALU_comp|M1|result[4]~4_combout ;
wire \P|ALU_comp|M3|Mux11~0_combout ;
wire \P|ALU_comp|M3|Mux11~1_combout ;
wire \P|RZ|bit4|Q~q ;
wire \P|RY|bit4|Q~0_combout ;
wire \P|PC_temp|bit4|Q~feeder_combout ;
wire \P|PC_temp|bit4|Q~q ;
wire \P|RY|bit4|Q~q ;
wire \P|REGfile|R3|bit4|Q~feeder_combout ;
wire \P|REGfile|R3|bit4|Q~q ;
wire \P|REGfile|R1|bit4|Q~q ;
wire \P|REGfile|R2|bit4|Q~q ;
wire \P|REGfile|M2|Mux11~2_combout ;
wire \P|REGfile|R7|bit4|Q~q ;
wire \P|REGfile|R5|bit4|Q~q ;
wire \P|REGfile|R4|bit4|Q~q ;
wire \P|REGfile|R6|bit4|Q~q ;
wire \P|REGfile|M2|Mux11~0_combout ;
wire \P|REGfile|M2|Mux11~1_combout ;
wire \P|REGfile|M2|Mux11~3_combout ;
wire \P|REGfile|M2|Mux11~4_combout ;
wire \P|RB|bit4|Q~q ;
wire \P|RM|bit4|Q~q ;
wire \MemIO|Data_out[5]~13_combout ;
wire \P|IR|bit5|Q~q ;
wire \P|CU|C_in~1_combout ;
wire \P|CU|C_in~2_combout ;
wire \P|ALU_comp|XORout[0]~5_combout ;
wire \P|ALU_comp|M1|result[0]~0_combout ;
wire \P|ALU_comp|M3|Mux15~0_combout ;
wire \P|ALU_comp|M3|Mux15~1_combout ;
wire \P|RZ|bit0|Q~q ;
wire \P|muxMA|result[0]~8_combout ;
wire \P|RM|bit3|Q~feeder_combout ;
wire \P|RM|bit3|Q~q ;
wire \MemIO|Data_out[2]~10_combout ;
wire \P|IR|bit2|Q~q ;
wire \P|CU|MEM_write~2_combout ;
wire \P|CU|A_inv~0_combout ;
wire \P|ALU_comp|XORout[2]~6_combout ;
wire \P|ALU_comp|M1|result[2]~2_combout ;
wire \P|ALU_comp|M3|Mux13~0_combout ;
wire \P|ALU_comp|M3|Mux13~1_combout ;
wire \P|RZ|bit2|Q~q ;
wire \P|RY|bit2|Q~0_combout ;
wire \P|PC_temp|bit2|Q~feeder_combout ;
wire \P|PC_temp|bit2|Q~q ;
wire \P|RY|bit2|Q~q ;
wire \P|REGfile|R3|bit2|Q~feeder_combout ;
wire \P|REGfile|R3|bit2|Q~q ;
wire \P|REGfile|M2|Mux13~0_combout ;
wire \P|REGfile|M2|Mux13~1_combout ;
wire \P|REGfile|M2|Mux13~2_combout ;
wire \P|REGfile|M2|Mux13~3_combout ;
wire \P|REGfile|M2|Mux13~4_combout ;
wire \P|RB|bit2|Q~q ;
wire \P|RM|bit2|Q~feeder_combout ;
wire \P|RM|bit2|Q~q ;
wire \MemIO|Data_out[3]~11_combout ;
wire \P|IR|bit3|Q~q ;
wire \P|CU|ALU_op[1]~5_combout ;
wire \P|CU|ALU_op[1]~6_combout ;
wire \P|CU|ALU_op[1]~7_combout ;
wire \P|ALU_comp|M1|result[10]~10_combout ;
wire \P|ALU_comp|M3|Mux5~0_combout ;
wire \P|ALU_comp|M3|Mux5~1_combout ;
wire \P|RZ|bit10|Q~q ;
wire \P|RY|bit10|Q~0_combout ;
wire \P|PC_temp|bit10|Q~feeder_combout ;
wire \P|PC_temp|bit10|Q~q ;
wire \P|RY|bit10|Q~q ;
wire \P|REGfile|R7|bit10|Q~q ;
wire \P|REGfile|M2|Mux5~0_combout ;
wire \P|REGfile|M2|Mux5~1_combout ;
wire \P|REGfile|M2|Mux5~2_combout ;
wire \P|REGfile|M2|Mux5~3_combout ;
wire \P|REGfile|M2|Mux5~4_combout ;
wire \P|RB|bit10|Q~q ;
wire \P|RM|bit10|Q~feeder_combout ;
wire \P|RM|bit10|Q~q ;
wire \P|RM|bit11|Q~feeder_combout ;
wire \P|RM|bit11|Q~q ;
wire \MemIO|Data_out[11]~19_combout ;
wire \P|IR|bit11|Q~feeder_combout ;
wire \P|IR|bit11|Q~q ;
wire \P|RB|bit15|Q~1_combout ;
wire \P|ALU_comp|M1|result[12]~12_combout ;
wire \P|ALU_comp|M3|Mux3~0_combout ;
wire \P|ALU_comp|M3|Mux3~1_combout ;
wire \P|RZ|bit12|Q~q ;
wire \P|RY|bit12|Q~0_combout ;
wire \P|PC_temp|bit12|Q~feeder_combout ;
wire \P|PC_temp|bit12|Q~q ;
wire \P|RY|bit12|Q~q ;
wire \P|REGfile|R1|bit12|Q~q ;
wire \P|REGfile|R2|bit12|Q~q ;
wire \P|REGfile|M2|Mux3~2_combout ;
wire \P|REGfile|R6|bit12|Q~q ;
wire \P|REGfile|R4|bit12|Q~q ;
wire \P|REGfile|M2|Mux3~0_combout ;
wire \P|REGfile|R7|bit12|Q~q ;
wire \P|REGfile|R5|bit12|Q~q ;
wire \P|REGfile|M2|Mux3~1_combout ;
wire \P|REGfile|R3|bit12|Q~q ;
wire \P|REGfile|M2|Mux3~3_combout ;
wire \P|REGfile|M2|Mux3~4_combout ;
wire \P|RB|bit12|Q~q ;
wire \P|RM|bit12|Q~feeder_combout ;
wire \P|RM|bit12|Q~q ;
wire \P|RM|bit13|Q~feeder_combout ;
wire \P|RM|bit13|Q~q ;
wire \MemIO|Data_out[12]~20_combout ;
wire \P|IR|bit12|Q~q ;
wire \P|RB|bit15|Q~0_combout ;
wire \P|REGfile|M2|Mux1~2_combout ;
wire \P|REGfile|M2|Mux1~0_combout ;
wire \P|REGfile|M2|Mux1~1_combout ;
wire \P|REGfile|M2|Mux1~3_combout ;
wire \P|REGfile|M2|Mux1~4_combout ;
wire \P|RB|bit14|Q~q ;
wire \P|RM|bit14|Q~q ;
wire \MemIO|Data_out[14]~22_combout ;
wire \P|IR|bit14|Q~q ;
wire \P|RA|bit6|Q~0_combout ;
wire \P|REGfile|M1|Mux11~0_combout ;
wire \P|REGfile|M1|Mux11~1_combout ;
wire \P|REGfile|M1|Mux11~2_combout ;
wire \P|REGfile|M1|Mux11~3_combout ;
wire \P|REGfile|M1|Mux11~4_combout ;
wire \P|RA|bit4|Q~q ;
wire \P|Adder_comp|S4|S~combout ;
wire \P|PC|bit4|Q~0_combout ;
wire \P|PC|bit4|Q~q ;
wire \P|muxMA|result[4]~11_combout ;
wire \SW[1]~input_o ;
wire \MemIO|SliderSwitch|bit1|Q~q ;
wire \KEY[1]~input_o ;
wire \MemIO|PushButton|bit1|Q~feeder_combout ;
wire \MemIO|PushButton|bit1|Q~q ;
wire \MemIO|Data_out[1]~8_combout ;
wire \P|RM|bit1|Q~feeder_combout ;
wire \P|RM|bit1|Q~q ;
wire \MemIO|Data_out[1]~9_combout ;
wire \P|IR|bit1|Q~q ;
wire \P|CU|MA_select~0_combout ;
wire \MemIO|Data_out~2_combout ;
wire \MemIO|Equal0~0_combout ;
wire \MemIO|Equal0~1_combout ;
wire \MemIO|Equal0~2_combout ;
wire \MemIO|Data_out~0_combout ;
wire \MemIO|Data_out~1_combout ;
wire \MemIO|Data_out~3_combout ;
wire \MemIO|Data_out~5_combout ;
wire \MemIO|Data_out[9]~6_combout ;
wire \MemIO|Data_out[0]~7_combout ;
wire \P|IR|bit0|Q~feeder_combout ;
wire \P|IR|bit0|Q~q ;
wire \P|CU|MEM_write~3_combout ;
wire \MemIO|comb~2_combout ;
wire \MemIO|Data_out[13]~21_combout ;
wire \P|IR|bit13|Q~q ;
wire \P|REGfile|M1|Mux3~2_combout ;
wire \P|REGfile|M1|Mux3~0_combout ;
wire \P|REGfile|M1|Mux3~1_combout ;
wire \P|REGfile|M1|Mux3~3_combout ;
wire \P|REGfile|M1|Mux3~4_combout ;
wire \P|RA|bit12|Q~q ;
wire \P|Adder_comp|S12|S~combout ;
wire \P|PC|bit12|Q~0_combout ;
wire \P|PC|bit12|Q~q ;
wire \P|muxMA|result[12]~0_combout ;
wire \MemIO|Data_out~4_combout ;
wire \MemIO|Data_out[10]~18_combout ;
wire \P|IR|bit10|Q~feeder_combout ;
wire \P|IR|bit10|Q~q ;
wire \P|REGfile|M2|Mux15~0_combout ;
wire \P|REGfile|M2|Mux15~1_combout ;
wire \P|REGfile|M2|Mux15~2_combout ;
wire \P|REGfile|M2|Mux15~3_combout ;
wire \P|REGfile|M2|Mux15~4_combout ;
wire \P|RB|bit0|Q~q ;
wire \P|RM|bit0|Q~feeder_combout ;
wire \P|RM|bit0|Q~q ;
wire \MemIO|LEDRed|bit0|Q~feeder_combout ;
wire \MemIO|comb~0_combout ;
wire \MemIO|LEDRed|bit0|Q~q ;
wire \MemIO|LEDRed|bit1|Q~q ;
wire \MemIO|LEDRed|bit2|Q~q ;
wire \MemIO|LEDRed|bit3|Q~feeder_combout ;
wire \MemIO|LEDRed|bit3|Q~q ;
wire \MemIO|LEDRed|bit4|Q~feeder_combout ;
wire \MemIO|LEDRed|bit4|Q~q ;
wire \MemIO|LEDRed|bit5|Q~q ;
wire \MemIO|LEDRed|bit6|Q~feeder_combout ;
wire \MemIO|LEDRed|bit6|Q~q ;
wire \MemIO|LEDRed|bit7|Q~feeder_combout ;
wire \MemIO|LEDRed|bit7|Q~q ;
wire \MemIO|LEDRed|bit8|Q~q ;
wire \MemIO|LEDRed|bit9|Q~feeder_combout ;
wire \MemIO|LEDRed|bit9|Q~q ;
wire \MemIO|HEX_Display|bit0|Q~feeder_combout ;
wire \MemIO|comb~1_combout ;
wire \MemIO|HEX_Display|bit0|Q~q ;
wire \MemIO|HEX_Display|bit1|Q~q ;
wire \MemIO|HEX_Display|bit2|Q~q ;
wire \MemIO|HEX_Display|bit3|Q~feeder_combout ;
wire \MemIO|HEX_Display|bit3|Q~q ;
wire \MemIO|HEX_Display|bit4|Q~feeder_combout ;
wire \MemIO|HEX_Display|bit4|Q~q ;
wire \MemIO|HEX_Display|bit5|Q~q ;
wire \MemIO|HEX_Display|bit6|Q~q ;
wire \MemIO|HEX_Display|bit7|Q~q ;
wire [15:0] \MemIO|Memory|altsyncram_component|auto_generated|q_a ;
wire [2:0] \P|CU|current_state ;

wire [1:0] \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [0] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [1] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [2] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [3] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [4] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [5] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [6] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [7] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [8] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [9] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [10] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [11] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [12] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [13] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [14] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \MemIO|Memory|altsyncram_component|auto_generated|q_a [15] = \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y48_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\MemIO|LEDRed|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\MemIO|LEDRed|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\MemIO|LEDRed|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\MemIO|LEDRed|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\MemIO|LEDRed|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\MemIO|LEDRed|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\MemIO|LEDRed|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\MemIO|LEDRed|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\MemIO|LEDRed|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\MemIO|LEDRed|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX_DP[0]~output (
	.i(!\MemIO|HEX_Display|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX_DP[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX_DP[0]~output .bus_hold = "false";
defparam \HEX_DP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX_DP[1]~output (
	.i(!\MemIO|HEX_Display|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX_DP[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX_DP[1]~output .bus_hold = "false";
defparam \HEX_DP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX_DP[2]~output (
	.i(!\MemIO|HEX_Display|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX_DP[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX_DP[2]~output .bus_hold = "false";
defparam \HEX_DP[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX_DP[3]~output (
	.i(!\MemIO|HEX_Display|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX_DP[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX_DP[3]~output .bus_hold = "false";
defparam \HEX_DP[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX_DP[4]~output (
	.i(!\MemIO|HEX_Display|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX_DP[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX_DP[4]~output .bus_hold = "false";
defparam \HEX_DP[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX_DP[5]~output (
	.i(!\MemIO|HEX_Display|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX_DP[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX_DP[5]~output .bus_hold = "false";
defparam \HEX_DP[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX_DP[6]~output (
	.i(!\MemIO|HEX_Display|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX_DP[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX_DP[6]~output .bus_hold = "false";
defparam \HEX_DP[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX_DP[7]~output (
	.i(!\MemIO|HEX_Display|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX_DP[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX_DP[7]~output .bus_hold = "false";
defparam \HEX_DP[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \debug_PC[0]~output (
	.i(\P|PC|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[0]~output .bus_hold = "false";
defparam \debug_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \debug_PC[1]~output (
	.i(\P|PC|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[1]~output .bus_hold = "false";
defparam \debug_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N16
fiftyfivenm_io_obuf \debug_PC[2]~output (
	.i(\P|PC|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[2]~output .bus_hold = "false";
defparam \debug_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N9
fiftyfivenm_io_obuf \debug_PC[3]~output (
	.i(\P|PC|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[3]~output .bus_hold = "false";
defparam \debug_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \debug_PC[4]~output (
	.i(\P|PC|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[4]~output .bus_hold = "false";
defparam \debug_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \debug_PC[5]~output (
	.i(\P|PC|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[5]~output .bus_hold = "false";
defparam \debug_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N2
fiftyfivenm_io_obuf \debug_PC[6]~output (
	.i(\P|PC|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[6]~output .bus_hold = "false";
defparam \debug_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \debug_PC[7]~output (
	.i(\P|PC|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[7]~output .bus_hold = "false";
defparam \debug_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \debug_PC[8]~output (
	.i(\P|PC|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[8]~output .bus_hold = "false";
defparam \debug_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \debug_PC[9]~output (
	.i(\P|PC|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[9]~output .bus_hold = "false";
defparam \debug_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
fiftyfivenm_io_obuf \debug_PC[10]~output (
	.i(\P|PC|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[10]~output .bus_hold = "false";
defparam \debug_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
fiftyfivenm_io_obuf \debug_PC[11]~output (
	.i(\P|PC|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[11]~output .bus_hold = "false";
defparam \debug_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N2
fiftyfivenm_io_obuf \debug_PC[12]~output (
	.i(\P|PC|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[12]~output .bus_hold = "false";
defparam \debug_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
fiftyfivenm_io_obuf \debug_PC[13]~output (
	.i(\P|PC|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[13]~output .bus_hold = "false";
defparam \debug_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \debug_PC[14]~output (
	.i(\P|PC|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[14]~output .bus_hold = "false";
defparam \debug_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \debug_PC[15]~output (
	.i(\P|PC|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_PC[15]~output .bus_hold = "false";
defparam \debug_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \debug_IR[0]~output (
	.i(\P|IR|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[0]~output .bus_hold = "false";
defparam \debug_IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \debug_IR[1]~output (
	.i(\P|IR|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[1]~output .bus_hold = "false";
defparam \debug_IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
fiftyfivenm_io_obuf \debug_IR[2]~output (
	.i(\P|IR|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[2]~output .bus_hold = "false";
defparam \debug_IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \debug_IR[3]~output (
	.i(\P|IR|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[3]~output .bus_hold = "false";
defparam \debug_IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
fiftyfivenm_io_obuf \debug_IR[4]~output (
	.i(\P|IR|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[4]~output .bus_hold = "false";
defparam \debug_IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
fiftyfivenm_io_obuf \debug_IR[5]~output (
	.i(\P|IR|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[5]~output .bus_hold = "false";
defparam \debug_IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
fiftyfivenm_io_obuf \debug_IR[6]~output (
	.i(\P|IR|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[6]~output .bus_hold = "false";
defparam \debug_IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \debug_IR[7]~output (
	.i(\P|IR|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[7]~output .bus_hold = "false";
defparam \debug_IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \debug_IR[8]~output (
	.i(\P|IR|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[8]~output .bus_hold = "false";
defparam \debug_IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \debug_IR[9]~output (
	.i(\P|IR|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[9]~output .bus_hold = "false";
defparam \debug_IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \debug_IR[10]~output (
	.i(\P|IR|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[10]~output .bus_hold = "false";
defparam \debug_IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \debug_IR[11]~output (
	.i(\P|IR|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[11]~output .bus_hold = "false";
defparam \debug_IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \debug_IR[12]~output (
	.i(\P|IR|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[12]~output .bus_hold = "false";
defparam \debug_IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \debug_IR[13]~output (
	.i(\P|IR|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[13]~output .bus_hold = "false";
defparam \debug_IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \debug_IR[14]~output (
	.i(\P|IR|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[14]~output .bus_hold = "false";
defparam \debug_IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
fiftyfivenm_io_obuf \debug_IR[15]~output (
	.i(\P|IR|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_IR[15]~output .bus_hold = "false";
defparam \debug_IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
fiftyfivenm_io_obuf \debug_state[0]~output (
	.i(\P|CU|current_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_state[0]~output .bus_hold = "false";
defparam \debug_state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \debug_state[1]~output (
	.i(\P|CU|current_state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_state[1]~output .bus_hold = "false";
defparam \debug_state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \debug_state[2]~output (
	.i(\P|CU|current_state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_state[2]~output .bus_hold = "false";
defparam \debug_state[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \debug_r1[0]~output (
	.i(\P|REGfile|R1|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[0]~output .bus_hold = "false";
defparam \debug_r1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \debug_r1[1]~output (
	.i(\P|REGfile|R1|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[1]~output .bus_hold = "false";
defparam \debug_r1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
fiftyfivenm_io_obuf \debug_r1[2]~output (
	.i(\P|REGfile|R1|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[2]~output .bus_hold = "false";
defparam \debug_r1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \debug_r1[3]~output (
	.i(\P|REGfile|R1|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[3]~output .bus_hold = "false";
defparam \debug_r1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \debug_r1[4]~output (
	.i(\P|REGfile|R1|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[4]~output .bus_hold = "false";
defparam \debug_r1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \debug_r1[5]~output (
	.i(\P|REGfile|R1|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[5]~output .bus_hold = "false";
defparam \debug_r1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
fiftyfivenm_io_obuf \debug_r1[6]~output (
	.i(\P|REGfile|R1|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[6]~output .bus_hold = "false";
defparam \debug_r1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \debug_r1[7]~output (
	.i(\P|REGfile|R1|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[7]~output .bus_hold = "false";
defparam \debug_r1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
fiftyfivenm_io_obuf \debug_r1[8]~output (
	.i(\P|REGfile|R1|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[8]~output .bus_hold = "false";
defparam \debug_r1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \debug_r1[9]~output (
	.i(\P|REGfile|R1|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[9]~output .bus_hold = "false";
defparam \debug_r1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \debug_r1[10]~output (
	.i(\P|REGfile|R1|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[10]~output .bus_hold = "false";
defparam \debug_r1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \debug_r1[11]~output (
	.i(\P|REGfile|R1|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[11]~output .bus_hold = "false";
defparam \debug_r1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \debug_r1[12]~output (
	.i(\P|REGfile|R1|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[12]~output .bus_hold = "false";
defparam \debug_r1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
fiftyfivenm_io_obuf \debug_r1[13]~output (
	.i(\P|REGfile|R1|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[13]~output .bus_hold = "false";
defparam \debug_r1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
fiftyfivenm_io_obuf \debug_r1[14]~output (
	.i(\P|REGfile|R1|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[14]~output .bus_hold = "false";
defparam \debug_r1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \debug_r1[15]~output (
	.i(\P|REGfile|R1|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r1[15]~output .bus_hold = "false";
defparam \debug_r1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \debug_r2[0]~output (
	.i(\P|REGfile|R2|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[0]~output .bus_hold = "false";
defparam \debug_r2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N30
fiftyfivenm_io_obuf \debug_r2[1]~output (
	.i(\P|REGfile|R2|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[1]~output .bus_hold = "false";
defparam \debug_r2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N16
fiftyfivenm_io_obuf \debug_r2[2]~output (
	.i(\P|REGfile|R2|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[2]~output .bus_hold = "false";
defparam \debug_r2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \debug_r2[3]~output (
	.i(\P|REGfile|R2|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[3]~output .bus_hold = "false";
defparam \debug_r2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \debug_r2[4]~output (
	.i(\P|REGfile|R2|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[4]~output .bus_hold = "false";
defparam \debug_r2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \debug_r2[5]~output (
	.i(\P|REGfile|R2|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[5]~output .bus_hold = "false";
defparam \debug_r2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \debug_r2[6]~output (
	.i(\P|REGfile|R2|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[6]~output .bus_hold = "false";
defparam \debug_r2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \debug_r2[7]~output (
	.i(\P|REGfile|R2|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[7]~output .bus_hold = "false";
defparam \debug_r2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \debug_r2[8]~output (
	.i(\P|REGfile|R2|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[8]~output .bus_hold = "false";
defparam \debug_r2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \debug_r2[9]~output (
	.i(\P|REGfile|R2|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[9]~output .bus_hold = "false";
defparam \debug_r2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
fiftyfivenm_io_obuf \debug_r2[10]~output (
	.i(\P|REGfile|R2|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[10]~output .bus_hold = "false";
defparam \debug_r2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \debug_r2[11]~output (
	.i(\P|REGfile|R2|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[11]~output .bus_hold = "false";
defparam \debug_r2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
fiftyfivenm_io_obuf \debug_r2[12]~output (
	.i(\P|REGfile|R2|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[12]~output .bus_hold = "false";
defparam \debug_r2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \debug_r2[13]~output (
	.i(\P|REGfile|R2|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[13]~output .bus_hold = "false";
defparam \debug_r2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \debug_r2[14]~output (
	.i(\P|REGfile|R2|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[14]~output .bus_hold = "false";
defparam \debug_r2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \debug_r2[15]~output (
	.i(\P|REGfile|R2|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r2[15]~output .bus_hold = "false";
defparam \debug_r2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \debug_r3[0]~output (
	.i(\P|REGfile|R3|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[0]~output .bus_hold = "false";
defparam \debug_r3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \debug_r3[1]~output (
	.i(\P|REGfile|R3|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[1]~output .bus_hold = "false";
defparam \debug_r3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \debug_r3[2]~output (
	.i(\P|REGfile|R3|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[2]~output .bus_hold = "false";
defparam \debug_r3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \debug_r3[3]~output (
	.i(\P|REGfile|R3|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[3]~output .bus_hold = "false";
defparam \debug_r3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \debug_r3[4]~output (
	.i(\P|REGfile|R3|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[4]~output .bus_hold = "false";
defparam \debug_r3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \debug_r3[5]~output (
	.i(\P|REGfile|R3|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[5]~output .bus_hold = "false";
defparam \debug_r3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \debug_r3[6]~output (
	.i(\P|REGfile|R3|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[6]~output .bus_hold = "false";
defparam \debug_r3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \debug_r3[7]~output (
	.i(\P|REGfile|R3|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[7]~output .bus_hold = "false";
defparam \debug_r3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \debug_r3[8]~output (
	.i(\P|REGfile|R3|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[8]~output .bus_hold = "false";
defparam \debug_r3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \debug_r3[9]~output (
	.i(\P|REGfile|R3|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[9]~output .bus_hold = "false";
defparam \debug_r3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \debug_r3[10]~output (
	.i(\P|REGfile|R3|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[10]~output .bus_hold = "false";
defparam \debug_r3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
fiftyfivenm_io_obuf \debug_r3[11]~output (
	.i(\P|REGfile|R3|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[11]~output .bus_hold = "false";
defparam \debug_r3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \debug_r3[12]~output (
	.i(\P|REGfile|R3|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[12]~output .bus_hold = "false";
defparam \debug_r3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \debug_r3[13]~output (
	.i(\P|REGfile|R3|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[13]~output .bus_hold = "false";
defparam \debug_r3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \debug_r3[14]~output (
	.i(\P|REGfile|R3|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[14]~output .bus_hold = "false";
defparam \debug_r3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \debug_r3[15]~output (
	.i(\P|REGfile|R3|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r3[15]~output .bus_hold = "false";
defparam \debug_r3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \debug_r4[0]~output (
	.i(\P|REGfile|R4|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[0]~output .bus_hold = "false";
defparam \debug_r4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
fiftyfivenm_io_obuf \debug_r4[1]~output (
	.i(\P|REGfile|R4|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[1]~output .bus_hold = "false";
defparam \debug_r4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
fiftyfivenm_io_obuf \debug_r4[2]~output (
	.i(\P|REGfile|R4|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[2]~output .bus_hold = "false";
defparam \debug_r4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
fiftyfivenm_io_obuf \debug_r4[3]~output (
	.i(\P|REGfile|R4|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[3]~output .bus_hold = "false";
defparam \debug_r4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \debug_r4[4]~output (
	.i(\P|REGfile|R4|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[4]~output .bus_hold = "false";
defparam \debug_r4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \debug_r4[5]~output (
	.i(\P|REGfile|R4|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[5]~output .bus_hold = "false";
defparam \debug_r4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \debug_r4[6]~output (
	.i(\P|REGfile|R4|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[6]~output .bus_hold = "false";
defparam \debug_r4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
fiftyfivenm_io_obuf \debug_r4[7]~output (
	.i(\P|REGfile|R4|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[7]~output .bus_hold = "false";
defparam \debug_r4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N9
fiftyfivenm_io_obuf \debug_r4[8]~output (
	.i(\P|REGfile|R4|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[8]~output .bus_hold = "false";
defparam \debug_r4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \debug_r4[9]~output (
	.i(\P|REGfile|R4|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[9]~output .bus_hold = "false";
defparam \debug_r4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \debug_r4[10]~output (
	.i(\P|REGfile|R4|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[10]~output .bus_hold = "false";
defparam \debug_r4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \debug_r4[11]~output (
	.i(\P|REGfile|R4|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[11]~output .bus_hold = "false";
defparam \debug_r4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \debug_r4[12]~output (
	.i(\P|REGfile|R4|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[12]~output .bus_hold = "false";
defparam \debug_r4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \debug_r4[13]~output (
	.i(\P|REGfile|R4|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[13]~output .bus_hold = "false";
defparam \debug_r4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \debug_r4[14]~output (
	.i(\P|REGfile|R4|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[14]~output .bus_hold = "false";
defparam \debug_r4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \debug_r4[15]~output (
	.i(\P|REGfile|R4|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r4[15]~output .bus_hold = "false";
defparam \debug_r4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N23
fiftyfivenm_io_obuf \debug_r5[0]~output (
	.i(\P|REGfile|R5|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[0]~output .bus_hold = "false";
defparam \debug_r5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
fiftyfivenm_io_obuf \debug_r5[1]~output (
	.i(\P|REGfile|R5|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[1]~output .bus_hold = "false";
defparam \debug_r5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \debug_r5[2]~output (
	.i(\P|REGfile|R5|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[2]~output .bus_hold = "false";
defparam \debug_r5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \debug_r5[3]~output (
	.i(\P|REGfile|R5|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[3]~output .bus_hold = "false";
defparam \debug_r5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
fiftyfivenm_io_obuf \debug_r5[4]~output (
	.i(\P|REGfile|R5|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[4]~output .bus_hold = "false";
defparam \debug_r5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \debug_r5[5]~output (
	.i(\P|REGfile|R5|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[5]~output .bus_hold = "false";
defparam \debug_r5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \debug_r5[6]~output (
	.i(\P|REGfile|R5|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[6]~output .bus_hold = "false";
defparam \debug_r5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \debug_r5[7]~output (
	.i(\P|REGfile|R5|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[7]~output .bus_hold = "false";
defparam \debug_r5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \debug_r5[8]~output (
	.i(\P|REGfile|R5|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[8]~output .bus_hold = "false";
defparam \debug_r5[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \debug_r5[9]~output (
	.i(\P|REGfile|R5|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[9]~output .bus_hold = "false";
defparam \debug_r5[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \debug_r5[10]~output (
	.i(\P|REGfile|R5|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[10]~output .bus_hold = "false";
defparam \debug_r5[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \debug_r5[11]~output (
	.i(\P|REGfile|R5|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[11]~output .bus_hold = "false";
defparam \debug_r5[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \debug_r5[12]~output (
	.i(\P|REGfile|R5|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[12]~output .bus_hold = "false";
defparam \debug_r5[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \debug_r5[13]~output (
	.i(\P|REGfile|R5|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[13]~output .bus_hold = "false";
defparam \debug_r5[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \debug_r5[14]~output (
	.i(\P|REGfile|R5|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[14]~output .bus_hold = "false";
defparam \debug_r5[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \debug_r5[15]~output (
	.i(\P|REGfile|R5|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r5[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r5[15]~output .bus_hold = "false";
defparam \debug_r5[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \debug_r6[0]~output (
	.i(\P|REGfile|R6|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[0]~output .bus_hold = "false";
defparam \debug_r6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \debug_r6[1]~output (
	.i(\P|REGfile|R6|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[1]~output .bus_hold = "false";
defparam \debug_r6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
fiftyfivenm_io_obuf \debug_r6[2]~output (
	.i(\P|REGfile|R6|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[2]~output .bus_hold = "false";
defparam \debug_r6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \debug_r6[3]~output (
	.i(\P|REGfile|R6|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[3]~output .bus_hold = "false";
defparam \debug_r6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
fiftyfivenm_io_obuf \debug_r6[4]~output (
	.i(\P|REGfile|R6|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[4]~output .bus_hold = "false";
defparam \debug_r6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
fiftyfivenm_io_obuf \debug_r6[5]~output (
	.i(\P|REGfile|R6|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[5]~output .bus_hold = "false";
defparam \debug_r6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \debug_r6[6]~output (
	.i(\P|REGfile|R6|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[6]~output .bus_hold = "false";
defparam \debug_r6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
fiftyfivenm_io_obuf \debug_r6[7]~output (
	.i(\P|REGfile|R6|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[7]~output .bus_hold = "false";
defparam \debug_r6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \debug_r6[8]~output (
	.i(\P|REGfile|R6|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[8]~output .bus_hold = "false";
defparam \debug_r6[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \debug_r6[9]~output (
	.i(\P|REGfile|R6|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[9]~output .bus_hold = "false";
defparam \debug_r6[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \debug_r6[10]~output (
	.i(\P|REGfile|R6|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[10]~output .bus_hold = "false";
defparam \debug_r6[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \debug_r6[11]~output (
	.i(\P|REGfile|R6|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[11]~output .bus_hold = "false";
defparam \debug_r6[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \debug_r6[12]~output (
	.i(\P|REGfile|R6|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[12]~output .bus_hold = "false";
defparam \debug_r6[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \debug_r6[13]~output (
	.i(\P|REGfile|R6|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[13]~output .bus_hold = "false";
defparam \debug_r6[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N16
fiftyfivenm_io_obuf \debug_r6[14]~output (
	.i(\P|REGfile|R6|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[14]~output .bus_hold = "false";
defparam \debug_r6[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \debug_r6[15]~output (
	.i(\P|REGfile|R6|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r6[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r6[15]~output .bus_hold = "false";
defparam \debug_r6[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
fiftyfivenm_io_obuf \debug_r7[0]~output (
	.i(\P|REGfile|R7|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[0]~output .bus_hold = "false";
defparam \debug_r7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
fiftyfivenm_io_obuf \debug_r7[1]~output (
	.i(\P|REGfile|R7|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[1]~output .bus_hold = "false";
defparam \debug_r7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
fiftyfivenm_io_obuf \debug_r7[2]~output (
	.i(\P|REGfile|R7|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[2]~output .bus_hold = "false";
defparam \debug_r7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \debug_r7[3]~output (
	.i(\P|REGfile|R7|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[3]~output .bus_hold = "false";
defparam \debug_r7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
fiftyfivenm_io_obuf \debug_r7[4]~output (
	.i(\P|REGfile|R7|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[4]~output .bus_hold = "false";
defparam \debug_r7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \debug_r7[5]~output (
	.i(\P|REGfile|R7|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[5]~output .bus_hold = "false";
defparam \debug_r7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
fiftyfivenm_io_obuf \debug_r7[6]~output (
	.i(\P|REGfile|R7|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[6]~output .bus_hold = "false";
defparam \debug_r7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
fiftyfivenm_io_obuf \debug_r7[7]~output (
	.i(\P|REGfile|R7|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[7]~output .bus_hold = "false";
defparam \debug_r7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \debug_r7[8]~output (
	.i(\P|REGfile|R7|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[8]~output .bus_hold = "false";
defparam \debug_r7[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
fiftyfivenm_io_obuf \debug_r7[9]~output (
	.i(\P|REGfile|R7|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[9]~output .bus_hold = "false";
defparam \debug_r7[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \debug_r7[10]~output (
	.i(\P|REGfile|R7|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[10]~output .bus_hold = "false";
defparam \debug_r7[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \debug_r7[11]~output (
	.i(\P|REGfile|R7|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[11]~output .bus_hold = "false";
defparam \debug_r7[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \debug_r7[12]~output (
	.i(\P|REGfile|R7|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[12]~output .bus_hold = "false";
defparam \debug_r7[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \debug_r7[13]~output (
	.i(\P|REGfile|R7|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[13]~output .bus_hold = "false";
defparam \debug_r7[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \debug_r7[14]~output (
	.i(\P|REGfile|R7|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[14]~output .bus_hold = "false";
defparam \debug_r7[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \debug_r7[15]~output (
	.i(\P|REGfile|R7|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_r7[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_r7[15]~output .bus_hold = "false";
defparam \debug_r7[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \debug_RA[0]~output (
	.i(\P|RA|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[0]~output .bus_hold = "false";
defparam \debug_RA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
fiftyfivenm_io_obuf \debug_RA[1]~output (
	.i(\P|RA|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[1]~output .bus_hold = "false";
defparam \debug_RA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
fiftyfivenm_io_obuf \debug_RA[2]~output (
	.i(\P|RA|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[2]~output .bus_hold = "false";
defparam \debug_RA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \debug_RA[3]~output (
	.i(\P|RA|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[3]~output .bus_hold = "false";
defparam \debug_RA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
fiftyfivenm_io_obuf \debug_RA[4]~output (
	.i(\P|RA|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[4]~output .bus_hold = "false";
defparam \debug_RA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
fiftyfivenm_io_obuf \debug_RA[5]~output (
	.i(\P|RA|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[5]~output .bus_hold = "false";
defparam \debug_RA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
fiftyfivenm_io_obuf \debug_RA[6]~output (
	.i(\P|RA|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[6]~output .bus_hold = "false";
defparam \debug_RA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
fiftyfivenm_io_obuf \debug_RA[7]~output (
	.i(\P|RA|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[7]~output .bus_hold = "false";
defparam \debug_RA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \debug_RA[8]~output (
	.i(\P|RA|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[8]~output .bus_hold = "false";
defparam \debug_RA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \debug_RA[9]~output (
	.i(\P|RA|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[9]~output .bus_hold = "false";
defparam \debug_RA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \debug_RA[10]~output (
	.i(\P|RA|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[10]~output .bus_hold = "false";
defparam \debug_RA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
fiftyfivenm_io_obuf \debug_RA[11]~output (
	.i(\P|RA|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[11]~output .bus_hold = "false";
defparam \debug_RA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \debug_RA[12]~output (
	.i(\P|RA|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[12]~output .bus_hold = "false";
defparam \debug_RA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
fiftyfivenm_io_obuf \debug_RA[13]~output (
	.i(\P|RA|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[13]~output .bus_hold = "false";
defparam \debug_RA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
fiftyfivenm_io_obuf \debug_RA[14]~output (
	.i(\P|RA|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[14]~output .bus_hold = "false";
defparam \debug_RA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
fiftyfivenm_io_obuf \debug_RA[15]~output (
	.i(\P|RA|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RA[15]~output .bus_hold = "false";
defparam \debug_RA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \debug_RB[0]~output (
	.i(\P|RB|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[0]~output .bus_hold = "false";
defparam \debug_RB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
fiftyfivenm_io_obuf \debug_RB[1]~output (
	.i(\P|RB|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[1]~output .bus_hold = "false";
defparam \debug_RB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
fiftyfivenm_io_obuf \debug_RB[2]~output (
	.i(\P|RB|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[2]~output .bus_hold = "false";
defparam \debug_RB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \debug_RB[3]~output (
	.i(\P|RB|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[3]~output .bus_hold = "false";
defparam \debug_RB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
fiftyfivenm_io_obuf \debug_RB[4]~output (
	.i(\P|RB|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[4]~output .bus_hold = "false";
defparam \debug_RB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N2
fiftyfivenm_io_obuf \debug_RB[5]~output (
	.i(\P|RB|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[5]~output .bus_hold = "false";
defparam \debug_RB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \debug_RB[6]~output (
	.i(\P|RB|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[6]~output .bus_hold = "false";
defparam \debug_RB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \debug_RB[7]~output (
	.i(\P|RB|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[7]~output .bus_hold = "false";
defparam \debug_RB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \debug_RB[8]~output (
	.i(\P|RB|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[8]~output .bus_hold = "false";
defparam \debug_RB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \debug_RB[9]~output (
	.i(\P|RB|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[9]~output .bus_hold = "false";
defparam \debug_RB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
fiftyfivenm_io_obuf \debug_RB[10]~output (
	.i(\P|RB|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[10]~output .bus_hold = "false";
defparam \debug_RB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \debug_RB[11]~output (
	.i(\P|RB|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[11]~output .bus_hold = "false";
defparam \debug_RB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \debug_RB[12]~output (
	.i(\P|RB|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[12]~output .bus_hold = "false";
defparam \debug_RB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N23
fiftyfivenm_io_obuf \debug_RB[13]~output (
	.i(\P|RB|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[13]~output .bus_hold = "false";
defparam \debug_RB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \debug_RB[14]~output (
	.i(\P|RB|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[14]~output .bus_hold = "false";
defparam \debug_RB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
fiftyfivenm_io_obuf \debug_RB[15]~output (
	.i(\P|RB|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RB[15]~output .bus_hold = "false";
defparam \debug_RB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \debug_Extension[0]~output (
	.i(\P|IMME|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[0]~output .bus_hold = "false";
defparam \debug_Extension[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \debug_Extension[1]~output (
	.i(\P|IMME|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[1]~output .bus_hold = "false";
defparam \debug_Extension[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
fiftyfivenm_io_obuf \debug_Extension[2]~output (
	.i(\P|IMME|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[2]~output .bus_hold = "false";
defparam \debug_Extension[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \debug_Extension[3]~output (
	.i(\P|IMME|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[3]~output .bus_hold = "false";
defparam \debug_Extension[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
fiftyfivenm_io_obuf \debug_Extension[4]~output (
	.i(\P|IMME|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[4]~output .bus_hold = "false";
defparam \debug_Extension[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
fiftyfivenm_io_obuf \debug_Extension[5]~output (
	.i(\P|IMME|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[5]~output .bus_hold = "false";
defparam \debug_Extension[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \debug_Extension[6]~output (
	.i(\P|IMME|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[6]~output .bus_hold = "false";
defparam \debug_Extension[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \debug_Extension[7]~output (
	.i(\P|IMME|Mux8~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[7]~output .bus_hold = "false";
defparam \debug_Extension[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
fiftyfivenm_io_obuf \debug_Extension[8]~output (
	.i(\P|IMME|Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[8]~output .bus_hold = "false";
defparam \debug_Extension[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
fiftyfivenm_io_obuf \debug_Extension[9]~output (
	.i(\P|IMME|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[9]~output .bus_hold = "false";
defparam \debug_Extension[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \debug_Extension[10]~output (
	.i(\P|IMME|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[10]~output .bus_hold = "false";
defparam \debug_Extension[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \debug_Extension[11]~output (
	.i(\P|IMME|Mux4~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[11]~output .bus_hold = "false";
defparam \debug_Extension[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \debug_Extension[12]~output (
	.i(\P|IMME|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[12]~output .bus_hold = "false";
defparam \debug_Extension[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
fiftyfivenm_io_obuf \debug_Extension[13]~output (
	.i(\P|IMME|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[13]~output .bus_hold = "false";
defparam \debug_Extension[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \debug_Extension[14]~output (
	.i(\P|IMME|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[14]~output .bus_hold = "false";
defparam \debug_Extension[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \debug_Extension[15]~output (
	.i(\P|IMME|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_Extension[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_Extension[15]~output .bus_hold = "false";
defparam \debug_Extension[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \debug_RZ[0]~output (
	.i(\P|RZ|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[0]~output .bus_hold = "false";
defparam \debug_RZ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N9
fiftyfivenm_io_obuf \debug_RZ[1]~output (
	.i(\P|RZ|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[1]~output .bus_hold = "false";
defparam \debug_RZ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \debug_RZ[2]~output (
	.i(\P|RZ|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[2]~output .bus_hold = "false";
defparam \debug_RZ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \debug_RZ[3]~output (
	.i(\P|RZ|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[3]~output .bus_hold = "false";
defparam \debug_RZ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \debug_RZ[4]~output (
	.i(\P|RZ|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[4]~output .bus_hold = "false";
defparam \debug_RZ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \debug_RZ[5]~output (
	.i(\P|RZ|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[5]~output .bus_hold = "false";
defparam \debug_RZ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
fiftyfivenm_io_obuf \debug_RZ[6]~output (
	.i(\P|RZ|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[6]~output .bus_hold = "false";
defparam \debug_RZ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \debug_RZ[7]~output (
	.i(\P|RZ|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[7]~output .bus_hold = "false";
defparam \debug_RZ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \debug_RZ[8]~output (
	.i(\P|RZ|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[8]~output .bus_hold = "false";
defparam \debug_RZ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \debug_RZ[9]~output (
	.i(\P|RZ|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[9]~output .bus_hold = "false";
defparam \debug_RZ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N9
fiftyfivenm_io_obuf \debug_RZ[10]~output (
	.i(\P|RZ|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[10]~output .bus_hold = "false";
defparam \debug_RZ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \debug_RZ[11]~output (
	.i(\P|RZ|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[11]~output .bus_hold = "false";
defparam \debug_RZ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \debug_RZ[12]~output (
	.i(\P|RZ|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[12]~output .bus_hold = "false";
defparam \debug_RZ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N9
fiftyfivenm_io_obuf \debug_RZ[13]~output (
	.i(\P|RZ|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[13]~output .bus_hold = "false";
defparam \debug_RZ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \debug_RZ[14]~output (
	.i(\P|RZ|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[14]~output .bus_hold = "false";
defparam \debug_RZ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
fiftyfivenm_io_obuf \debug_RZ[15]~output (
	.i(\P|RZ|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RZ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RZ[15]~output .bus_hold = "false";
defparam \debug_RZ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \debug_RY[0]~output (
	.i(\P|RY|bit0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[0]~output .bus_hold = "false";
defparam \debug_RY[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
fiftyfivenm_io_obuf \debug_RY[1]~output (
	.i(\P|RY|bit1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[1]~output .bus_hold = "false";
defparam \debug_RY[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
fiftyfivenm_io_obuf \debug_RY[2]~output (
	.i(\P|RY|bit2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[2]~output .bus_hold = "false";
defparam \debug_RY[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \debug_RY[3]~output (
	.i(\P|RY|bit3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[3]~output .bus_hold = "false";
defparam \debug_RY[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
fiftyfivenm_io_obuf \debug_RY[4]~output (
	.i(\P|RY|bit4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[4]~output .bus_hold = "false";
defparam \debug_RY[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
fiftyfivenm_io_obuf \debug_RY[5]~output (
	.i(\P|RY|bit5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[5]~output .bus_hold = "false";
defparam \debug_RY[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
fiftyfivenm_io_obuf \debug_RY[6]~output (
	.i(\P|RY|bit6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[6]~output .bus_hold = "false";
defparam \debug_RY[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
fiftyfivenm_io_obuf \debug_RY[7]~output (
	.i(\P|RY|bit7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[7]~output .bus_hold = "false";
defparam \debug_RY[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \debug_RY[8]~output (
	.i(\P|RY|bit8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[8]~output .bus_hold = "false";
defparam \debug_RY[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N23
fiftyfivenm_io_obuf \debug_RY[9]~output (
	.i(\P|RY|bit9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[9]~output .bus_hold = "false";
defparam \debug_RY[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \debug_RY[10]~output (
	.i(\P|RY|bit10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[10]~output .bus_hold = "false";
defparam \debug_RY[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \debug_RY[11]~output (
	.i(\P|RY|bit11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[11]~output .bus_hold = "false";
defparam \debug_RY[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \debug_RY[12]~output (
	.i(\P|RY|bit12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[12]~output .bus_hold = "false";
defparam \debug_RY[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \debug_RY[13]~output (
	.i(\P|RY|bit13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[13]~output .bus_hold = "false";
defparam \debug_RY[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \debug_RY[14]~output (
	.i(\P|RY|bit14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[14]~output .bus_hold = "false";
defparam \debug_RY[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \debug_RY[15]~output (
	.i(\P|RY|bit15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\debug_RY[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \debug_RY[15]~output .bus_hold = "false";
defparam \debug_RY[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
fiftyfivenm_lcell_comb \P|CU|Mux0~0 (
// Equation(s):
// \P|CU|Mux0~0_combout  = (\P|CU|current_state [0] & (!\P|CU|current_state [2] & \P|CU|current_state [1])) # (!\P|CU|current_state [0] & (\P|CU|current_state [2] & !\P|CU|current_state [1]))

	.dataa(\P|CU|current_state [0]),
	.datab(gnd),
	.datac(\P|CU|current_state [2]),
	.datad(\P|CU|current_state [1]),
	.cin(gnd),
	.combout(\P|CU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Mux0~0 .lut_mask = 16'h0A50;
defparam \P|CU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \P|CU|current_state[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|CU|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|CU|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \P|CU|current_state[2] .is_wysiwyg = "true";
defparam \P|CU|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
fiftyfivenm_lcell_comb \P|CU|Mux2~0 (
// Equation(s):
// \P|CU|Mux2~0_combout  = (\P|CU|current_state [2] & ((!\P|CU|current_state [1]))) # (!\P|CU|current_state [2] & (!\P|CU|current_state [0]))

	.dataa(\P|CU|current_state [2]),
	.datab(gnd),
	.datac(\P|CU|current_state [0]),
	.datad(\P|CU|current_state [1]),
	.cin(gnd),
	.combout(\P|CU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Mux2~0 .lut_mask = 16'h05AF;
defparam \P|CU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \P|CU|current_state[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|CU|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|CU|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \P|CU|current_state[0] .is_wysiwyg = "true";
defparam \P|CU|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
fiftyfivenm_lcell_comb \P|CU|Mux1~0 (
// Equation(s):
// \P|CU|Mux1~0_combout  = (!\P|CU|current_state [2] & (\P|CU|current_state [0] $ (\P|CU|current_state [1])))

	.dataa(\P|CU|current_state [0]),
	.datab(gnd),
	.datac(\P|CU|current_state [1]),
	.datad(\P|CU|current_state [2]),
	.cin(gnd),
	.combout(\P|CU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Mux1~0 .lut_mask = 16'h005A;
defparam \P|CU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \P|CU|current_state[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|CU|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|CU|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \P|CU|current_state[1] .is_wysiwyg = "true";
defparam \P|CU|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
fiftyfivenm_lcell_comb \P|CU|Equal0~1 (
// Equation(s):
// \P|CU|Equal0~1_combout  = (!\P|CU|current_state [1] & (\P|CU|current_state [0] & !\P|CU|current_state [2]))

	.dataa(gnd),
	.datab(\P|CU|current_state [1]),
	.datac(\P|CU|current_state [0]),
	.datad(\P|CU|current_state [2]),
	.cin(gnd),
	.combout(\P|CU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Equal0~1 .lut_mask = 16'h0030;
defparam \P|CU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
fiftyfivenm_lcell_comb \MemIO|SliderSwitch|bit0|Q~feeder (
// Equation(s):
// \MemIO|SliderSwitch|bit0|Q~feeder_combout  = \SW[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\MemIO|SliderSwitch|bit0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit0|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|SliderSwitch|bit0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N21
dffeas \MemIO|SliderSwitch|bit0|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|SliderSwitch|bit0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit0|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
fiftyfivenm_lcell_comb \MemIO|SliderSwitch|bit3|Q~feeder (
// Equation(s):
// \MemIO|SliderSwitch|bit3|Q~feeder_combout  = \SW[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\MemIO|SliderSwitch|bit3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit3|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|SliderSwitch|bit3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \MemIO|SliderSwitch|bit3|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|SliderSwitch|bit3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit3|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
fiftyfivenm_lcell_comb \MemIO|SliderSwitch|bit2|Q~feeder (
// Equation(s):
// \MemIO|SliderSwitch|bit2|Q~feeder_combout  = \SW[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\MemIO|SliderSwitch|bit2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit2|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|SliderSwitch|bit2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \MemIO|SliderSwitch|bit2|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|SliderSwitch|bit2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit2|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
fiftyfivenm_lcell_comb \MemIO|SliderSwitch|bit5|Q~feeder (
// Equation(s):
// \MemIO|SliderSwitch|bit5|Q~feeder_combout  = \SW[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\MemIO|SliderSwitch|bit5|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit5|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|SliderSwitch|bit5|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N27
dffeas \MemIO|SliderSwitch|bit5|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|SliderSwitch|bit5|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit5|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
fiftyfivenm_lcell_comb \P|CU|Equal0~0 (
// Equation(s):
// \P|CU|Equal0~0_combout  = (!\P|CU|current_state [2] & (\P|CU|current_state [0] & \P|CU|current_state [1]))

	.dataa(gnd),
	.datab(\P|CU|current_state [2]),
	.datac(\P|CU|current_state [0]),
	.datad(\P|CU|current_state [1]),
	.cin(gnd),
	.combout(\P|CU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Equal0~0 .lut_mask = 16'h3000;
defparam \P|CU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
fiftyfivenm_lcell_comb \P|CU|B_select~0 (
// Equation(s):
// \P|CU|B_select~0_combout  = (\P|CU|Equal0~0_combout  & ((\P|IR|bit2|Q~q  & (!\P|IR|bit1|Q~q )) # (!\P|IR|bit2|Q~q  & ((\P|IR|bit1|Q~q ) # (\P|IR|bit0|Q~q )))))

	.dataa(\P|IR|bit2|Q~q ),
	.datab(\P|IR|bit1|Q~q ),
	.datac(\P|IR|bit0|Q~q ),
	.datad(\P|CU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\P|CU|B_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|B_select~0 .lut_mask = 16'h7600;
defparam \P|CU|B_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
fiftyfivenm_lcell_comb \MemIO|SliderSwitch|bit6|Q~feeder (
// Equation(s):
// \MemIO|SliderSwitch|bit6|Q~feeder_combout  = \SW[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\MemIO|SliderSwitch|bit6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit6|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|SliderSwitch|bit6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N1
dffeas \MemIO|SliderSwitch|bit6|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|SliderSwitch|bit6|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit6|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
fiftyfivenm_lcell_comb \P|CU|Equal1~0 (
// Equation(s):
// \P|CU|Equal1~0_combout  = (!\P|IR|bit2|Q~q  & (!\P|IR|bit1|Q~q  & !\P|IR|bit0|Q~q ))

	.dataa(gnd),
	.datab(\P|IR|bit2|Q~q ),
	.datac(\P|IR|bit1|Q~q ),
	.datad(\P|IR|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|CU|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Equal1~0 .lut_mask = 16'h0003;
defparam \P|CU|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
fiftyfivenm_lcell_comb \P|CU|Equal0~2 (
// Equation(s):
// \P|CU|Equal0~2_combout  = (\P|CU|current_state [2] & (\P|CU|current_state [0] & !\P|CU|current_state [1]))

	.dataa(\P|CU|current_state [2]),
	.datab(gnd),
	.datac(\P|CU|current_state [0]),
	.datad(\P|CU|current_state [1]),
	.cin(gnd),
	.combout(\P|CU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Equal0~2 .lut_mask = 16'h00A0;
defparam \P|CU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
fiftyfivenm_lcell_comb \P|CU|RF_write~0 (
// Equation(s):
// \P|CU|RF_write~0_combout  = (\P|CU|Equal0~2_combout  & (\P|IR|bit0|Q~q  & (\P|IR|bit1|Q~q  & \P|IR|bit2|Q~q )))

	.dataa(\P|CU|Equal0~2_combout ),
	.datab(\P|IR|bit0|Q~q ),
	.datac(\P|IR|bit1|Q~q ),
	.datad(\P|IR|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|CU|RF_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|RF_write~0 .lut_mask = 16'h8000;
defparam \P|CU|RF_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
fiftyfivenm_lcell_comb \P|CU|RF_write~1 (
// Equation(s):
// \P|CU|RF_write~1_combout  = (!\P|IR|bit6|Q~q  & ((\P|IR|bit5|Q~q  & ((!\P|IR|bit3|Q~q ))) # (!\P|IR|bit5|Q~q  & ((\P|IR|bit3|Q~q ) # (!\P|IR|bit4|Q~q )))))

	.dataa(\P|IR|bit5|Q~q ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|IR|bit6|Q~q ),
	.datad(\P|IR|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|CU|RF_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|RF_write~1 .lut_mask = 16'h050B;
defparam \P|CU|RF_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
fiftyfivenm_lcell_comb \P|CU|RF_write~2 (
// Equation(s):
// \P|CU|RF_write~2_combout  = (\P|IR|bit2|Q~q  & (((!\P|IR|bit1|Q~q )))) # (!\P|IR|bit2|Q~q  & ((\P|IR|bit0|Q~q ) # ((\P|CU|RF_write~1_combout  & !\P|IR|bit1|Q~q ))))

	.dataa(\P|CU|RF_write~1_combout ),
	.datab(\P|IR|bit0|Q~q ),
	.datac(\P|IR|bit1|Q~q ),
	.datad(\P|IR|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|CU|RF_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|RF_write~2 .lut_mask = 16'h0FCE;
defparam \P|CU|RF_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
fiftyfivenm_lcell_comb \P|CU|C_select[0]~0 (
// Equation(s):
// \P|CU|C_select[0]~0_combout  = (\P|CU|Equal0~2_combout  & ((\P|IR|bit5|Q~q  & ((!\P|IR|bit3|Q~q ))) # (!\P|IR|bit5|Q~q  & ((\P|IR|bit3|Q~q ) # (!\P|IR|bit4|Q~q )))))

	.dataa(\P|IR|bit5|Q~q ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|IR|bit3|Q~q ),
	.datad(\P|CU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\P|CU|C_select[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|C_select[0]~0 .lut_mask = 16'h5B00;
defparam \P|CU|C_select[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
fiftyfivenm_lcell_comb \P|CU|C_select[0]~1 (
// Equation(s):
// \P|CU|C_select[0]~1_combout  = (\P|IR|bit1|Q~q ) # ((\P|IR|bit6|Q~q ) # ((!\P|CU|MEM_write~2_combout ) # (!\P|CU|C_select[0]~0_combout )))

	.dataa(\P|IR|bit1|Q~q ),
	.datab(\P|IR|bit6|Q~q ),
	.datac(\P|CU|C_select[0]~0_combout ),
	.datad(\P|CU|MEM_write~2_combout ),
	.cin(gnd),
	.combout(\P|CU|C_select[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|C_select[0]~1 .lut_mask = 16'hEFFF;
defparam \P|CU|C_select[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
fiftyfivenm_lcell_comb \MemIO|SliderSwitch|bit7|Q~feeder (
// Equation(s):
// \MemIO|SliderSwitch|bit7|Q~feeder_combout  = \SW[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\MemIO|SliderSwitch|bit7|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit7|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|SliderSwitch|bit7|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N5
dffeas \MemIO|SliderSwitch|bit7|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|SliderSwitch|bit7|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit7|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
fiftyfivenm_lcell_comb \P|CU|C_in~0 (
// Equation(s):
// \P|CU|C_in~0_combout  = (!\P|IR|bit6|Q~q  & \P|IR|bit3|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|IR|bit6|Q~q ),
	.datad(\P|IR|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|CU|C_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|C_in~0 .lut_mask = 16'h0F00;
defparam \P|CU|C_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
fiftyfivenm_lcell_comb \P|CU|extend[1]~0 (
// Equation(s):
// \P|CU|extend[1]~0_combout  = (\P|CU|current_state [0] & (!\P|CU|current_state [2] & (\P|IR|bit2|Q~q  & \P|CU|current_state [1])))

	.dataa(\P|CU|current_state [0]),
	.datab(\P|CU|current_state [2]),
	.datac(\P|IR|bit2|Q~q ),
	.datad(\P|CU|current_state [1]),
	.cin(gnd),
	.combout(\P|CU|extend[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|extend[1]~0 .lut_mask = 16'h2000;
defparam \P|CU|extend[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
fiftyfivenm_lcell_comb \P|CU|extend[2]~2 (
// Equation(s):
// \P|CU|extend[2]~2_combout  = (\P|IR|bit1|Q~q  & (\P|CU|C_in~0_combout  & (!\P|IR|bit0|Q~q  & \P|CU|extend[1]~0_combout )))

	.dataa(\P|IR|bit1|Q~q ),
	.datab(\P|CU|C_in~0_combout ),
	.datac(\P|IR|bit0|Q~q ),
	.datad(\P|CU|extend[1]~0_combout ),
	.cin(gnd),
	.combout(\P|CU|extend[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|extend[2]~2 .lut_mask = 16'h0800;
defparam \P|CU|extend[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
fiftyfivenm_lcell_comb \P|CU|ALU_op[0]~4 (
// Equation(s):
// \P|CU|ALU_op[0]~4_combout  = (!\P|IR|bit5|Q~q  & ((\P|IR|bit3|Q~q  & ((!\P|IR|bit6|Q~q ))) # (!\P|IR|bit3|Q~q  & (!\P|IR|bit4|Q~q ))))

	.dataa(\P|IR|bit3|Q~q ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|IR|bit6|Q~q ),
	.datad(\P|IR|bit5|Q~q ),
	.cin(gnd),
	.combout(\P|CU|ALU_op[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|ALU_op[0]~4 .lut_mask = 16'h001B;
defparam \P|CU|ALU_op[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
fiftyfivenm_lcell_comb \P|CU|ALU_op[0]~8 (
// Equation(s):
// \P|CU|ALU_op[0]~8_combout  = (\P|IR|bit1|Q~q  & (((!\P|IR|bit2|Q~q )))) # (!\P|IR|bit1|Q~q  & ((\P|CU|ALU_op[0]~4_combout ) # ((\P|IR|bit2|Q~q ) # (\P|IR|bit0|Q~q ))))

	.dataa(\P|CU|ALU_op[0]~4_combout ),
	.datab(\P|IR|bit1|Q~q ),
	.datac(\P|IR|bit2|Q~q ),
	.datad(\P|IR|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|CU|ALU_op[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|ALU_op[0]~8 .lut_mask = 16'h3F3E;
defparam \P|CU|ALU_op[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
fiftyfivenm_lcell_comb \P|CU|ALU_op[0]~9 (
// Equation(s):
// \P|CU|ALU_op[0]~9_combout  = (!\P|CU|current_state [2] & (\P|CU|current_state [0] & (\P|CU|current_state [1] & \P|CU|ALU_op[0]~8_combout )))

	.dataa(\P|CU|current_state [2]),
	.datab(\P|CU|current_state [0]),
	.datac(\P|CU|current_state [1]),
	.datad(\P|CU|ALU_op[0]~8_combout ),
	.cin(gnd),
	.combout(\P|CU|ALU_op[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|ALU_op[0]~9 .lut_mask = 16'h4000;
defparam \P|CU|ALU_op[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[13]~13 (
// Equation(s):
// \P|ALU_comp|M1|result[13]~13_combout  = \P|RA|bit13|Q~q  $ (((\P|CU|Equal9~0_combout  & (\P|CU|Equal1~0_combout  & \P|CU|Equal0~0_combout ))))

	.dataa(\P|CU|Equal9~0_combout ),
	.datab(\P|CU|Equal1~0_combout ),
	.datac(\P|CU|Equal0~0_combout ),
	.datad(\P|RA|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[13]~13 .lut_mask = 16'h7F80;
defparam \P|ALU_comp|M1|result[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
fiftyfivenm_lcell_comb \P|REGfile|comb~0 (
// Equation(s):
// \P|REGfile|comb~0_combout  = (\P|muxC|Mux2~0_combout  & ((\P|CU|RF_write~0_combout ) # ((\P|CU|RF_write~2_combout  & \P|CU|Equal0~2_combout ))))

	.dataa(\P|CU|RF_write~0_combout ),
	.datab(\P|CU|RF_write~2_combout ),
	.datac(\P|muxC|Mux2~0_combout ),
	.datad(\P|CU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|comb~0 .lut_mask = 16'hE0A0;
defparam \P|REGfile|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y20_N31
dffeas \MemIO|SliderSwitch|bit9|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit9|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y20_N17
dffeas \MemIO|SliderSwitch|bit8|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit8|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
fiftyfivenm_lcell_comb \P|CU|PC_select~0 (
// Equation(s):
// \P|CU|PC_select~0_combout  = (\P|IR|bit1|Q~q  & (\P|IR|bit2|Q~q  & (\P|CU|Equal0~0_combout  & \P|IR|bit0|Q~q )))

	.dataa(\P|IR|bit1|Q~q ),
	.datab(\P|IR|bit2|Q~q ),
	.datac(\P|CU|Equal0~0_combout ),
	.datad(\P|IR|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|CU|PC_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|PC_select~0 .lut_mask = 16'h8000;
defparam \P|CU|PC_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
fiftyfivenm_lcell_comb \P|CU|PC_select~1 (
// Equation(s):
// \P|CU|PC_select~1_combout  = (\P|IR|bit3|Q~q  & (\P|IR|bit4|Q~q  & (\P|IR|bit6|Q~q  & !\P|IR|bit5|Q~q )))

	.dataa(\P|IR|bit3|Q~q ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|IR|bit6|Q~q ),
	.datad(\P|IR|bit5|Q~q ),
	.cin(gnd),
	.combout(\P|CU|PC_select~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|PC_select~1 .lut_mask = 16'h0080;
defparam \P|CU|PC_select~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
fiftyfivenm_lcell_comb \P|CU|PC_select[0]~2 (
// Equation(s):
// \P|CU|PC_select[0]~2_combout  = (!\P|CU|PC_select~0_combout  & (((!\P|CU|PC_select~1_combout ) # (!\P|CU|Equal1~0_combout )) # (!\P|CU|Equal0~0_combout )))

	.dataa(\P|CU|PC_select~0_combout ),
	.datab(\P|CU|Equal0~0_combout ),
	.datac(\P|CU|Equal1~0_combout ),
	.datad(\P|CU|PC_select~1_combout ),
	.cin(gnd),
	.combout(\P|CU|PC_select[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|PC_select[0]~2 .lut_mask = 16'h1555;
defparam \P|CU|PC_select[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
fiftyfivenm_lcell_comb \P|CU|PC_select[0]~3 (
// Equation(s):
// \P|CU|PC_select[0]~3_combout  = ((\P|CU|Equal0~1_combout  & \P|CU|PC_select[0]~2_combout )) # (!\P|CU|INC_select~0_combout )

	.dataa(gnd),
	.datab(\P|CU|Equal0~1_combout ),
	.datac(\P|CU|INC_select~0_combout ),
	.datad(\P|CU|PC_select[0]~2_combout ),
	.cin(gnd),
	.combout(\P|CU|PC_select[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|PC_select[0]~3 .lut_mask = 16'hCF0F;
defparam \P|CU|PC_select[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
fiftyfivenm_lcell_comb \P|CU|Equal2~0 (
// Equation(s):
// \P|CU|Equal2~0_combout  = (!\P|IR|bit4|Q~q  & (!\P|IR|bit6|Q~q  & (!\P|IR|bit5|Q~q  & !\P|IR|bit3|Q~q )))

	.dataa(\P|IR|bit4|Q~q ),
	.datab(\P|IR|bit6|Q~q ),
	.datac(\P|IR|bit5|Q~q ),
	.datad(\P|IR|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|CU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Equal2~0 .lut_mask = 16'h0001;
defparam \P|CU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
fiftyfivenm_lcell_comb \P|CU|extend[1]~6 (
// Equation(s):
// \P|CU|extend[1]~6_combout  = (\P|CU|extend[1]~0_combout  & ((\P|IR|bit0|Q~q  & (!\P|IR|bit1|Q~q )) # (!\P|IR|bit0|Q~q  & (\P|IR|bit1|Q~q  & \P|CU|Equal2~0_combout ))))

	.dataa(\P|IR|bit0|Q~q ),
	.datab(\P|CU|extend[1]~0_combout ),
	.datac(\P|IR|bit1|Q~q ),
	.datad(\P|CU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\P|CU|extend[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|extend[1]~6 .lut_mask = 16'h4808;
defparam \P|CU|extend[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
fiftyfivenm_lcell_comb \P|CU|extend[1]~7 (
// Equation(s):
// \P|CU|extend[1]~7_combout  = (\P|CU|extend[1]~6_combout ) # ((\P|CU|extend[2]~2_combout  & ((\P|CU|extend[2]~3_combout ) # (!\P|CU|extend~4_combout ))))

	.dataa(\P|CU|extend[1]~6_combout ),
	.datab(\P|CU|extend[2]~3_combout ),
	.datac(\P|CU|extend~4_combout ),
	.datad(\P|CU|extend[2]~2_combout ),
	.cin(gnd),
	.combout(\P|CU|extend[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|extend[1]~7 .lut_mask = 16'hEFAA;
defparam \P|CU|extend[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
fiftyfivenm_lcell_comb \P|IMME|Mux10~0 (
// Equation(s):
// \P|IMME|Mux10~0_combout  = (\P|CU|extend[1]~7_combout  & (\P|IR|bit12|Q~q  & ((\P|CU|extend~5_combout )))) # (!\P|CU|extend[1]~7_combout  & (((\P|IR|bit8|Q~q ))))

	.dataa(\P|IR|bit12|Q~q ),
	.datab(\P|IR|bit8|Q~q ),
	.datac(\P|CU|extend[1]~7_combout ),
	.datad(\P|CU|extend~5_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux10~0 .lut_mask = 16'hAC0C;
defparam \P|IMME|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
fiftyfivenm_lcell_comb \P|IMME|Mux11~0 (
// Equation(s):
// \P|IMME|Mux11~0_combout  = (\P|CU|extend[1]~7_combout  & (((\P|CU|extend~5_combout  & \P|IR|bit11|Q~q )))) # (!\P|CU|extend[1]~7_combout  & (\P|IR|bit7|Q~q ))

	.dataa(\P|IR|bit7|Q~q ),
	.datab(\P|CU|extend~5_combout ),
	.datac(\P|CU|extend[1]~7_combout ),
	.datad(\P|IR|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|IMME|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux11~0 .lut_mask = 16'hCA0A;
defparam \P|IMME|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
fiftyfivenm_lcell_comb \P|IMME|Mux14~0 (
// Equation(s):
// \P|IMME|Mux14~0_combout  = (\P|CU|extend[1]~7_combout  & (\P|IR|bit8|Q~q  & ((\P|CU|extend~5_combout )))) # (!\P|CU|extend[1]~7_combout  & (((\P|IR|bit4|Q~q ))))

	.dataa(\P|IR|bit8|Q~q ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|CU|extend~5_combout ),
	.datad(\P|CU|extend[1]~7_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux14~0 .lut_mask = 16'hA0CC;
defparam \P|IMME|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
fiftyfivenm_lcell_comb \P|IMME|Mux15~0 (
// Equation(s):
// \P|IMME|Mux15~0_combout  = (\P|CU|extend[1]~7_combout  & (\P|IR|bit7|Q~q  & ((\P|CU|extend~5_combout )))) # (!\P|CU|extend[1]~7_combout  & (((\P|IR|bit3|Q~q ))))

	.dataa(\P|IR|bit7|Q~q ),
	.datab(\P|IR|bit3|Q~q ),
	.datac(\P|CU|extend~5_combout ),
	.datad(\P|CU|extend[1]~7_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux15~0 .lut_mask = 16'hA0CC;
defparam \P|IMME|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
fiftyfivenm_lcell_comb \P|Adder_comp|S0|S (
// Equation(s):
// \P|Adder_comp|S0|S~combout  = \P|PC|bit0|Q~q  $ (\P|CU|C_in~2_combout  $ (((\P|IMME|Mux15~0_combout ) # (\P|CU|INC_select~0_combout ))))

	.dataa(\P|IMME|Mux15~0_combout ),
	.datab(\P|PC|bit0|Q~q ),
	.datac(\P|CU|C_in~2_combout ),
	.datad(\P|CU|INC_select~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S0|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S0|S .lut_mask = 16'hC396;
defparam \P|Adder_comp|S0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
fiftyfivenm_lcell_comb \P|RY|bit0|Q~0 (
// Equation(s):
// \P|RY|bit0|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[0]~7_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit0|Q~q ))

	.dataa(\P|RZ|bit0|Q~q ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out[0]~7_combout ),
	.cin(gnd),
	.combout(\P|RY|bit0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit0|Q~0 .lut_mask = 16'hEE22;
defparam \P|RY|bit0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
fiftyfivenm_lcell_comb \P|PC_temp|bit0|Q~feeder (
// Equation(s):
// \P|PC_temp|bit0|Q~feeder_combout  = \P|PC|bit0|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|PC|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|PC_temp|bit0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit0|Q~feeder .lut_mask = 16'hFF00;
defparam \P|PC_temp|bit0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \P|PC_temp|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit0|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
fiftyfivenm_lcell_comb \P|CU|Y_select~0 (
// Equation(s):
// \P|CU|Y_select~0_combout  = (\P|CU|current_state [2] & (!\P|CU|current_state [1] & !\P|CU|current_state [0]))

	.dataa(\P|CU|current_state [2]),
	.datab(gnd),
	.datac(\P|CU|current_state [1]),
	.datad(\P|CU|current_state [0]),
	.cin(gnd),
	.combout(\P|CU|Y_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Y_select~0 .lut_mask = 16'h000A;
defparam \P|CU|Y_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
fiftyfivenm_lcell_comb \P|CU|Y_select~1 (
// Equation(s):
// \P|CU|Y_select~1_combout  = (\P|IR|bit1|Q~q  & (\P|CU|Y_select~0_combout  & (\P|IR|bit2|Q~q  & \P|IR|bit0|Q~q )))

	.dataa(\P|IR|bit1|Q~q ),
	.datab(\P|CU|Y_select~0_combout ),
	.datac(\P|IR|bit2|Q~q ),
	.datad(\P|IR|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|CU|Y_select~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Y_select~1 .lut_mask = 16'h8000;
defparam \P|CU|Y_select~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \P|RY|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit0|Q~0_combout ),
	.asdata(\P|PC_temp|bit0|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit0|Q .is_wysiwyg = "true";
defparam \P|RY|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
fiftyfivenm_lcell_comb \P|REGfile|R3|bit0|Q~feeder (
// Equation(s):
// \P|REGfile|R3|bit0|Q~feeder_combout  = \P|RY|bit0|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RY|bit0|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|REGfile|R3|bit0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R3|bit0|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|REGfile|R3|bit0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \P|REGfile|R3|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R3|bit0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit0|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N31
dffeas \P|REGfile|R2|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit0|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit0|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
fiftyfivenm_lcell_comb \P|REGfile|R1|bit0|Q~feeder (
// Equation(s):
// \P|REGfile|R1|bit0|Q~feeder_combout  = \P|RY|bit0|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RY|bit0|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|REGfile|R1|bit0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R1|bit0|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|REGfile|R1|bit0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N13
dffeas \P|REGfile|R1|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R1|bit0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit0|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux15~2 (
// Equation(s):
// \P|REGfile|M1|Mux15~2_combout  = (\P|RA|bit6|Q~1_combout  & ((\P|RA|bit6|Q~0_combout ) # ((\P|REGfile|R2|bit0|Q~q )))) # (!\P|RA|bit6|Q~1_combout  & (!\P|RA|bit6|Q~0_combout  & ((\P|REGfile|R1|bit0|Q~q ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|REGfile|R2|bit0|Q~q ),
	.datad(\P|REGfile|R1|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux15~2 .lut_mask = 16'hB9A8;
defparam \P|REGfile|M1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
fiftyfivenm_lcell_comb \P|REGfile|comb~5 (
// Equation(s):
// \P|REGfile|comb~5_combout  = (\P|REGfile|comb~2_combout  & (\P|muxC|Mux0~0_combout  & !\P|muxC|Mux1~0_combout ))

	.dataa(\P|REGfile|comb~2_combout ),
	.datab(gnd),
	.datac(\P|muxC|Mux0~0_combout ),
	.datad(\P|muxC|Mux1~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|comb~5 .lut_mask = 16'h00A0;
defparam \P|REGfile|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \P|REGfile|R4|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit0|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit0|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
fiftyfivenm_lcell_comb \P|REGfile|comb~6 (
// Equation(s):
// \P|REGfile|comb~6_combout  = (\P|REGfile|comb~0_combout  & (\P|muxC|Mux0~0_combout  & !\P|muxC|Mux1~0_combout ))

	.dataa(\P|REGfile|comb~0_combout ),
	.datab(gnd),
	.datac(\P|muxC|Mux0~0_combout ),
	.datad(\P|muxC|Mux1~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|comb~6 .lut_mask = 16'h00A0;
defparam \P|REGfile|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \P|REGfile|R5|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit0|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit0|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux15~0 (
// Equation(s):
// \P|REGfile|M1|Mux15~0_combout  = (\P|IR|bit13|Q~q  & (((\P|REGfile|R5|bit0|Q~q ) # (\P|IR|bit14|Q~q )))) # (!\P|IR|bit13|Q~q  & (\P|REGfile|R4|bit0|Q~q  & ((!\P|IR|bit14|Q~q ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|REGfile|R4|bit0|Q~q ),
	.datac(\P|REGfile|R5|bit0|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux15~0 .lut_mask = 16'hAAE4;
defparam \P|REGfile|M1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
fiftyfivenm_lcell_comb \P|REGfile|comb~8 (
// Equation(s):
// \P|REGfile|comb~8_combout  = (\P|REGfile|comb~0_combout  & (\P|muxC|Mux0~0_combout  & \P|muxC|Mux1~0_combout ))

	.dataa(\P|REGfile|comb~0_combout ),
	.datab(gnd),
	.datac(\P|muxC|Mux0~0_combout ),
	.datad(\P|muxC|Mux1~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|comb~8 .lut_mask = 16'hA000;
defparam \P|REGfile|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \P|REGfile|R7|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit0|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit0|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
fiftyfivenm_lcell_comb \P|REGfile|comb~7 (
// Equation(s):
// \P|REGfile|comb~7_combout  = (\P|REGfile|comb~2_combout  & (\P|muxC|Mux0~0_combout  & \P|muxC|Mux1~0_combout ))

	.dataa(\P|REGfile|comb~2_combout ),
	.datab(gnd),
	.datac(\P|muxC|Mux0~0_combout ),
	.datad(\P|muxC|Mux1~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|comb~7 .lut_mask = 16'hA000;
defparam \P|REGfile|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \P|REGfile|R6|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit0|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit0|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux15~1 (
// Equation(s):
// \P|REGfile|M1|Mux15~1_combout  = (\P|REGfile|M1|Mux15~0_combout  & (((\P|REGfile|R7|bit0|Q~q )) # (!\P|IR|bit14|Q~q ))) # (!\P|REGfile|M1|Mux15~0_combout  & (\P|IR|bit14|Q~q  & ((\P|REGfile|R6|bit0|Q~q ))))

	.dataa(\P|REGfile|M1|Mux15~0_combout ),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|REGfile|R7|bit0|Q~q ),
	.datad(\P|REGfile|R6|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux15~1 .lut_mask = 16'hE6A2;
defparam \P|REGfile|M1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux15~3 (
// Equation(s):
// \P|REGfile|M1|Mux15~3_combout  = (\P|RA|bit6|Q~0_combout  & ((\P|REGfile|M1|Mux15~2_combout  & (\P|REGfile|R3|bit0|Q~q )) # (!\P|REGfile|M1|Mux15~2_combout  & ((\P|REGfile|M1|Mux15~1_combout ))))) # (!\P|RA|bit6|Q~0_combout  & 
// (((\P|REGfile|M1|Mux15~2_combout ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|REGfile|R3|bit0|Q~q ),
	.datac(\P|REGfile|M1|Mux15~2_combout ),
	.datad(\P|REGfile|M1|Mux15~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux15~3 .lut_mask = 16'hDAD0;
defparam \P|REGfile|M1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux15~4 (
// Equation(s):
// \P|REGfile|M1|Mux15~4_combout  = (\P|REGfile|M1|Mux15~3_combout  & ((\P|RA|bit6|Q~0_combout ) # ((\P|IR|bit13|Q~q ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|REGfile|M1|Mux15~3_combout ),
	.datac(\P|IR|bit13|Q~q ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux15~4 .lut_mask = 16'hCCC8;
defparam \P|REGfile|M1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \P|RA|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit0|Q .is_wysiwyg = "true";
defparam \P|RA|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
fiftyfivenm_lcell_comb \P|PC|bit0|Q~0 (
// Equation(s):
// \P|PC|bit0|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & (\P|Adder_comp|S0|S~combout )) # (!\P|CU|PC_select[0]~3_combout  & ((\P|RA|bit0|Q~q )))

	.dataa(\P|Adder_comp|S0|S~combout ),
	.datab(\P|RA|bit0|Q~q ),
	.datac(gnd),
	.datad(\P|CU|PC_select[0]~3_combout ),
	.cin(gnd),
	.combout(\P|PC|bit0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit0|Q~0 .lut_mask = 16'hAACC;
defparam \P|PC|bit0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
fiftyfivenm_lcell_comb \P|CU|PC_select[0]~4 (
// Equation(s):
// \P|CU|PC_select[0]~4_combout  = ((\P|CU|Equal0~1_combout ) # (!\P|CU|PC_select[0]~2_combout )) # (!\P|CU|INC_select~0_combout )

	.dataa(gnd),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|CU|Equal0~1_combout ),
	.datad(\P|CU|PC_select[0]~2_combout ),
	.cin(gnd),
	.combout(\P|CU|PC_select[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|PC_select[0]~4 .lut_mask = 16'hF3FF;
defparam \P|CU|PC_select[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \P|PC|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit0|Q~0_combout ),
	.asdata(\P|IMME|Mux15~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit0|Q .is_wysiwyg = "true";
defparam \P|PC|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
fiftyfivenm_lcell_comb \P|Adder_comp|S0|C_out~0 (
// Equation(s):
// \P|Adder_comp|S0|C_out~0_combout  = (\P|PC|bit0|Q~q  & ((\P|CU|C_in~2_combout ) # ((\P|IMME|Mux15~0_combout ) # (\P|CU|INC_select~0_combout )))) # (!\P|PC|bit0|Q~q  & (\P|CU|C_in~2_combout  & ((\P|IMME|Mux15~0_combout ) # (\P|CU|INC_select~0_combout ))))

	.dataa(\P|PC|bit0|Q~q ),
	.datab(\P|CU|C_in~2_combout ),
	.datac(\P|IMME|Mux15~0_combout ),
	.datad(\P|CU|INC_select~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S0|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S0|C_out~0 .lut_mask = 16'hEEE8;
defparam \P|Adder_comp|S0|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
fiftyfivenm_lcell_comb \P|Adder_comp|S1|S (
// Equation(s):
// \P|Adder_comp|S1|S~combout  = \P|PC|bit1|Q~q  $ (\P|Adder_comp|S0|C_out~0_combout  $ (((\P|IMME|Mux14~0_combout  & !\P|CU|INC_select~0_combout ))))

	.dataa(\P|PC|bit1|Q~q ),
	.datab(\P|Adder_comp|S0|C_out~0_combout ),
	.datac(\P|IMME|Mux14~0_combout ),
	.datad(\P|CU|INC_select~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S1|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S1|S .lut_mask = 16'h6696;
defparam \P|Adder_comp|S1|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
fiftyfivenm_lcell_comb \P|RY|bit1|Q~0 (
// Equation(s):
// \P|RY|bit1|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[1]~9_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit1|Q~q ))

	.dataa(\P|CU|MA_select~0_combout ),
	.datab(\P|RZ|bit1|Q~q ),
	.datac(gnd),
	.datad(\MemIO|Data_out[1]~9_combout ),
	.cin(gnd),
	.combout(\P|RY|bit1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit1|Q~0 .lut_mask = 16'hEE44;
defparam \P|RY|bit1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
fiftyfivenm_lcell_comb \P|PC_temp|bit1|Q~feeder (
// Equation(s):
// \P|PC_temp|bit1|Q~feeder_combout  = \P|PC|bit1|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|PC|bit1|Q~q ),
	.cin(gnd),
	.combout(\P|PC_temp|bit1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit1|Q~feeder .lut_mask = 16'hFF00;
defparam \P|PC_temp|bit1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \P|PC_temp|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit1|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \P|RY|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit1|Q~0_combout ),
	.asdata(\P|PC_temp|bit1|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit1|Q .is_wysiwyg = "true";
defparam \P|RY|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \P|REGfile|R2|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit1|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit1|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
fiftyfivenm_lcell_comb \P|REGfile|R3|bit1|Q~feeder (
// Equation(s):
// \P|REGfile|R3|bit1|Q~feeder_combout  = \P|RY|bit1|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RY|bit1|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|R3|bit1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R3|bit1|Q~feeder .lut_mask = 16'hFF00;
defparam \P|REGfile|R3|bit1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \P|REGfile|R3|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R3|bit1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit1|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \P|REGfile|R7|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit1|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit1|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N15
dffeas \P|REGfile|R6|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit1|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit1|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \P|REGfile|R4|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit1|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit1|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \P|REGfile|R5|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit1|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit1|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux14~0 (
// Equation(s):
// \P|REGfile|M1|Mux14~0_combout  = (\P|IR|bit13|Q~q  & (((\P|REGfile|R5|bit1|Q~q ) # (\P|IR|bit14|Q~q )))) # (!\P|IR|bit13|Q~q  & (\P|REGfile|R4|bit1|Q~q  & ((!\P|IR|bit14|Q~q ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|REGfile|R4|bit1|Q~q ),
	.datac(\P|REGfile|R5|bit1|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux14~0 .lut_mask = 16'hAAE4;
defparam \P|REGfile|M1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux14~1 (
// Equation(s):
// \P|REGfile|M1|Mux14~1_combout  = (\P|IR|bit14|Q~q  & ((\P|REGfile|M1|Mux14~0_combout  & (\P|REGfile|R7|bit1|Q~q )) # (!\P|REGfile|M1|Mux14~0_combout  & ((\P|REGfile|R6|bit1|Q~q ))))) # (!\P|IR|bit14|Q~q  & (((\P|REGfile|M1|Mux14~0_combout ))))

	.dataa(\P|REGfile|R7|bit1|Q~q ),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|REGfile|R6|bit1|Q~q ),
	.datad(\P|REGfile|M1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux14~1 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N19
dffeas \P|REGfile|R1|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit1|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit1|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux14~2 (
// Equation(s):
// \P|REGfile|M1|Mux14~2_combout  = (\P|RA|bit6|Q~0_combout  & ((\P|REGfile|M1|Mux14~1_combout ) # ((\P|RA|bit6|Q~1_combout )))) # (!\P|RA|bit6|Q~0_combout  & (((\P|REGfile|R1|bit1|Q~q  & !\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|REGfile|M1|Mux14~1_combout ),
	.datac(\P|REGfile|R1|bit1|Q~q ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux14~2 .lut_mask = 16'hAAD8;
defparam \P|REGfile|M1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux14~3 (
// Equation(s):
// \P|REGfile|M1|Mux14~3_combout  = (\P|RA|bit6|Q~1_combout  & ((\P|REGfile|M1|Mux14~2_combout  & ((\P|REGfile|R3|bit1|Q~q ))) # (!\P|REGfile|M1|Mux14~2_combout  & (\P|REGfile|R2|bit1|Q~q )))) # (!\P|RA|bit6|Q~1_combout  & (((\P|REGfile|M1|Mux14~2_combout 
// ))))

	.dataa(\P|REGfile|R2|bit1|Q~q ),
	.datab(\P|REGfile|R3|bit1|Q~q ),
	.datac(\P|RA|bit6|Q~1_combout ),
	.datad(\P|REGfile|M1|Mux14~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux14~3 .lut_mask = 16'hCFA0;
defparam \P|REGfile|M1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux14~4 (
// Equation(s):
// \P|REGfile|M1|Mux14~4_combout  = (\P|REGfile|M1|Mux14~3_combout  & ((\P|RA|bit6|Q~0_combout ) # ((\P|IR|bit13|Q~q ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|REGfile|M1|Mux14~3_combout ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux14~4 .lut_mask = 16'hF0E0;
defparam \P|REGfile|M1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \P|RA|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit1|Q .is_wysiwyg = "true";
defparam \P|RA|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
fiftyfivenm_lcell_comb \P|PC|bit1|Q~0 (
// Equation(s):
// \P|PC|bit1|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & (\P|Adder_comp|S1|S~combout )) # (!\P|CU|PC_select[0]~3_combout  & ((\P|RA|bit1|Q~q )))

	.dataa(\P|Adder_comp|S1|S~combout ),
	.datab(\P|RA|bit1|Q~q ),
	.datac(gnd),
	.datad(\P|CU|PC_select[0]~3_combout ),
	.cin(gnd),
	.combout(\P|PC|bit1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit1|Q~0 .lut_mask = 16'hAACC;
defparam \P|PC|bit1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \P|PC|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit1|Q~0_combout ),
	.asdata(\P|IMME|Mux14~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit1|Q .is_wysiwyg = "true";
defparam \P|PC|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
fiftyfivenm_lcell_comb \P|Adder_comp|S1|C_out~0 (
// Equation(s):
// \P|Adder_comp|S1|C_out~0_combout  = (\P|PC|bit1|Q~q  & ((\P|Adder_comp|S0|C_out~0_combout ) # ((\P|IMME|Mux14~0_combout  & !\P|CU|INC_select~0_combout )))) # (!\P|PC|bit1|Q~q  & (\P|IMME|Mux14~0_combout  & (!\P|CU|INC_select~0_combout  & 
// \P|Adder_comp|S0|C_out~0_combout )))

	.dataa(\P|IMME|Mux14~0_combout ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|PC|bit1|Q~q ),
	.datad(\P|Adder_comp|S0|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S1|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S1|C_out~0 .lut_mask = 16'hF220;
defparam \P|Adder_comp|S1|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
fiftyfivenm_lcell_comb \P|IMME|Mux13~0 (
// Equation(s):
// \P|IMME|Mux13~0_combout  = (\P|CU|extend[1]~7_combout  & (\P|IR|bit9|Q~q  & ((\P|CU|extend~5_combout )))) # (!\P|CU|extend[1]~7_combout  & (((\P|IR|bit5|Q~q ))))

	.dataa(\P|IR|bit9|Q~q ),
	.datab(\P|IR|bit5|Q~q ),
	.datac(\P|CU|extend~5_combout ),
	.datad(\P|CU|extend[1]~7_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux13~0 .lut_mask = 16'hA0CC;
defparam \P|IMME|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
fiftyfivenm_lcell_comb \P|Adder_comp|S2|C_out~0 (
// Equation(s):
// \P|Adder_comp|S2|C_out~0_combout  = (\P|PC|bit2|Q~q  & ((\P|Adder_comp|S1|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux13~0_combout )))) # (!\P|PC|bit2|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|Adder_comp|S1|C_out~0_combout  & 
// \P|IMME|Mux13~0_combout )))

	.dataa(\P|PC|bit2|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|Adder_comp|S1|C_out~0_combout ),
	.datad(\P|IMME|Mux13~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S2|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S2|C_out~0 .lut_mask = 16'hB2A0;
defparam \P|Adder_comp|S2|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
fiftyfivenm_lcell_comb \P|Adder_comp|S3|C_out~0 (
// Equation(s):
// \P|Adder_comp|S3|C_out~0_combout  = (\P|PC|bit3|Q~q  & ((\P|Adder_comp|S2|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux12~0_combout )))) # (!\P|PC|bit3|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|IMME|Mux12~0_combout  & 
// \P|Adder_comp|S2|C_out~0_combout )))

	.dataa(\P|PC|bit3|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|IMME|Mux12~0_combout ),
	.datad(\P|Adder_comp|S2|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S3|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S3|C_out~0 .lut_mask = 16'hBA20;
defparam \P|Adder_comp|S3|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
fiftyfivenm_lcell_comb \P|Adder_comp|S4|C_out~0 (
// Equation(s):
// \P|Adder_comp|S4|C_out~0_combout  = (\P|PC|bit4|Q~q  & ((\P|Adder_comp|S3|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux11~0_combout )))) # (!\P|PC|bit4|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|IMME|Mux11~0_combout  & 
// \P|Adder_comp|S3|C_out~0_combout )))

	.dataa(\P|PC|bit4|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|IMME|Mux11~0_combout ),
	.datad(\P|Adder_comp|S3|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S4|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S4|C_out~0 .lut_mask = 16'hBA20;
defparam \P|Adder_comp|S4|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
fiftyfivenm_lcell_comb \P|Adder_comp|S5|S (
// Equation(s):
// \P|Adder_comp|S5|S~combout  = \P|PC|bit5|Q~q  $ (\P|Adder_comp|S4|C_out~0_combout  $ (((\P|IMME|Mux10~0_combout  & !\P|CU|INC_select~0_combout ))))

	.dataa(\P|IMME|Mux10~0_combout ),
	.datab(\P|PC|bit5|Q~q ),
	.datac(\P|Adder_comp|S4|C_out~0_combout ),
	.datad(\P|CU|INC_select~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S5|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S5|S .lut_mask = 16'h3C96;
defparam \P|Adder_comp|S5|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
fiftyfivenm_lcell_comb \P|PC|bit5|Q~0 (
// Equation(s):
// \P|PC|bit5|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S5|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit5|Q~q ))

	.dataa(\P|RA|bit5|Q~q ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|Adder_comp|S5|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit5|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit5|Q~0 .lut_mask = 16'hEE22;
defparam \P|PC|bit5|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \P|PC|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit5|Q~0_combout ),
	.asdata(\P|IMME|Mux10~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit5|Q .is_wysiwyg = "true";
defparam \P|PC|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[5]~5 (
// Equation(s):
// \P|ALU_comp|M1|result[5]~5_combout  = \P|RA|bit5|Q~q  $ (((\P|CU|Equal0~0_combout  & (\P|CU|Equal1~0_combout  & \P|CU|Equal9~0_combout ))))

	.dataa(\P|CU|Equal0~0_combout ),
	.datab(\P|CU|Equal1~0_combout ),
	.datac(\P|RA|bit5|Q~q ),
	.datad(\P|CU|Equal9~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[5]~5 .lut_mask = 16'h78F0;
defparam \P|ALU_comp|M1|result[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
fiftyfivenm_lcell_comb \P|RY|bit5|Q~0 (
// Equation(s):
// \P|RY|bit5|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[5]~13_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit5|Q~q ))

	.dataa(\P|RZ|bit5|Q~q ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out[5]~13_combout ),
	.cin(gnd),
	.combout(\P|RY|bit5|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit5|Q~0 .lut_mask = 16'hEE22;
defparam \P|RY|bit5|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
fiftyfivenm_lcell_comb \P|PC_temp|bit5|Q~feeder (
// Equation(s):
// \P|PC_temp|bit5|Q~feeder_combout  = \P|PC|bit5|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|PC|bit5|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|PC_temp|bit5|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit5|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|PC_temp|bit5|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \P|PC_temp|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit5|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit5|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N15
dffeas \P|RY|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit5|Q~0_combout ),
	.asdata(\P|PC_temp|bit5|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit5|Q .is_wysiwyg = "true";
defparam \P|RY|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \P|REGfile|R1|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit5|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit5|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N31
dffeas \P|REGfile|R6|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit5|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit5|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \P|REGfile|R4|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit5|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit5|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \P|REGfile|R5|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit5|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit5|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux10~0 (
// Equation(s):
// \P|REGfile|M2|Mux10~0_combout  = (\P|IR|bit10|Q~q  & ((\P|IR|bit11|Q~q ) # ((\P|REGfile|R5|bit5|Q~q )))) # (!\P|IR|bit10|Q~q  & (!\P|IR|bit11|Q~q  & (\P|REGfile|R4|bit5|Q~q )))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|IR|bit11|Q~q ),
	.datac(\P|REGfile|R4|bit5|Q~q ),
	.datad(\P|REGfile|R5|bit5|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux10~0 .lut_mask = 16'hBA98;
defparam \P|REGfile|M2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \P|REGfile|R7|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit5|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit5|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux10~1 (
// Equation(s):
// \P|REGfile|M2|Mux10~1_combout  = (\P|REGfile|M2|Mux10~0_combout  & (((\P|REGfile|R7|bit5|Q~q ) # (!\P|IR|bit11|Q~q )))) # (!\P|REGfile|M2|Mux10~0_combout  & (\P|REGfile|R6|bit5|Q~q  & ((\P|IR|bit11|Q~q ))))

	.dataa(\P|REGfile|R6|bit5|Q~q ),
	.datab(\P|REGfile|M2|Mux10~0_combout ),
	.datac(\P|REGfile|R7|bit5|Q~q ),
	.datad(\P|IR|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux10~1 .lut_mask = 16'hE2CC;
defparam \P|REGfile|M2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux10~2 (
// Equation(s):
// \P|REGfile|M2|Mux10~2_combout  = (\P|RB|bit15|Q~1_combout  & (\P|RB|bit15|Q~0_combout )) # (!\P|RB|bit15|Q~1_combout  & ((\P|RB|bit15|Q~0_combout  & ((\P|REGfile|M2|Mux10~1_combout ))) # (!\P|RB|bit15|Q~0_combout  & (\P|REGfile|R1|bit5|Q~q ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|REGfile|R1|bit5|Q~q ),
	.datad(\P|REGfile|M2|Mux10~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux10~2 .lut_mask = 16'hDC98;
defparam \P|REGfile|M2|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N7
dffeas \P|REGfile|R2|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit5|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit5|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
fiftyfivenm_lcell_comb \P|REGfile|R3|bit5|Q~feeder (
// Equation(s):
// \P|REGfile|R3|bit5|Q~feeder_combout  = \P|RY|bit5|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RY|bit5|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|REGfile|R3|bit5|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R3|bit5|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|REGfile|R3|bit5|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \P|REGfile|R3|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R3|bit5|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit5|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux10~3 (
// Equation(s):
// \P|REGfile|M2|Mux10~3_combout  = (\P|RB|bit15|Q~1_combout  & ((\P|REGfile|M2|Mux10~2_combout  & ((\P|REGfile|R3|bit5|Q~q ))) # (!\P|REGfile|M2|Mux10~2_combout  & (\P|REGfile|R2|bit5|Q~q )))) # (!\P|RB|bit15|Q~1_combout  & (\P|REGfile|M2|Mux10~2_combout ))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|REGfile|M2|Mux10~2_combout ),
	.datac(\P|REGfile|R2|bit5|Q~q ),
	.datad(\P|REGfile|R3|bit5|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux10~3 .lut_mask = 16'hEC64;
defparam \P|REGfile|M2|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux10~4 (
// Equation(s):
// \P|REGfile|M2|Mux10~4_combout  = (\P|REGfile|M2|Mux10~3_combout  & ((\P|IR|bit10|Q~q ) # ((\P|RB|bit15|Q~1_combout ) # (\P|RB|bit15|Q~0_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|RB|bit15|Q~0_combout ),
	.datad(\P|REGfile|M2|Mux10~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux10~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \P|RB|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit5|Q .is_wysiwyg = "true";
defparam \P|RB|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[5]~10 (
// Equation(s):
// \P|ALU_comp|M2|result[5]~10_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux10~0_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit5|Q~q ))))

	.dataa(\P|CU|B_inv~1_combout ),
	.datab(\P|RB|bit5|Q~q ),
	.datac(\P|IMME|Mux10~0_combout ),
	.datad(\P|CU|B_select~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[5]~10 .lut_mask = 16'h5A66;
defparam \P|ALU_comp|M2|result[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[3]~3 (
// Equation(s):
// \P|ALU_comp|M1|result[3]~3_combout  = \P|RA|bit3|Q~q  $ (((\P|CU|Equal9~0_combout  & (\P|CU|Equal1~0_combout  & \P|CU|Equal0~0_combout ))))

	.dataa(\P|CU|Equal9~0_combout ),
	.datab(\P|RA|bit3|Q~q ),
	.datac(\P|CU|Equal1~0_combout ),
	.datad(\P|CU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[3]~3 .lut_mask = 16'h6CCC;
defparam \P|ALU_comp|M1|result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \P|REGfile|R3|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit3|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit3|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \P|REGfile|R2|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit3|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit3|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \P|REGfile|R1|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit3|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit3|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \P|REGfile|R5|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit3|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit3|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux12~0 (
// Equation(s):
// \P|REGfile|M2|Mux12~0_combout  = (\P|IR|bit11|Q~q  & (((\P|IR|bit10|Q~q )))) # (!\P|IR|bit11|Q~q  & ((\P|IR|bit10|Q~q  & (\P|REGfile|R5|bit3|Q~q )) # (!\P|IR|bit10|Q~q  & ((\P|REGfile|R4|bit3|Q~q )))))

	.dataa(\P|REGfile|R5|bit3|Q~q ),
	.datab(\P|IR|bit11|Q~q ),
	.datac(\P|REGfile|R4|bit3|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux12~0 .lut_mask = 16'hEE30;
defparam \P|REGfile|M2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N3
dffeas \P|REGfile|R7|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit3|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit3|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \P|REGfile|R6|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit3|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit3|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux12~1 (
// Equation(s):
// \P|REGfile|M2|Mux12~1_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|M2|Mux12~0_combout  & (\P|REGfile|R7|bit3|Q~q )) # (!\P|REGfile|M2|Mux12~0_combout  & ((\P|REGfile|R6|bit3|Q~q ))))) # (!\P|IR|bit11|Q~q  & (\P|REGfile|M2|Mux12~0_combout ))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|M2|Mux12~0_combout ),
	.datac(\P|REGfile|R7|bit3|Q~q ),
	.datad(\P|REGfile|R6|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux12~1 .lut_mask = 16'hE6C4;
defparam \P|REGfile|M2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux12~2 (
// Equation(s):
// \P|REGfile|M2|Mux12~2_combout  = (\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|REGfile|M2|Mux12~1_combout )))) # (!\P|RB|bit15|Q~0_combout  & (!\P|RB|bit15|Q~1_combout  & (\P|REGfile|R1|bit3|Q~q )))

	.dataa(\P|RB|bit15|Q~0_combout ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R1|bit3|Q~q ),
	.datad(\P|REGfile|M2|Mux12~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux12~2 .lut_mask = 16'hBA98;
defparam \P|REGfile|M2|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux12~3 (
// Equation(s):
// \P|REGfile|M2|Mux12~3_combout  = (\P|RB|bit15|Q~1_combout  & ((\P|REGfile|M2|Mux12~2_combout  & (\P|REGfile|R3|bit3|Q~q )) # (!\P|REGfile|M2|Mux12~2_combout  & ((\P|REGfile|R2|bit3|Q~q ))))) # (!\P|RB|bit15|Q~1_combout  & (((\P|REGfile|M2|Mux12~2_combout 
// ))))

	.dataa(\P|REGfile|R3|bit3|Q~q ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R2|bit3|Q~q ),
	.datad(\P|REGfile|M2|Mux12~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux12~3 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M2|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux12~4 (
// Equation(s):
// \P|REGfile|M2|Mux12~4_combout  = (\P|REGfile|M2|Mux12~3_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|RB|bit15|Q~0_combout ) # (\P|IR|bit10|Q~q ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|REGfile|M2|Mux12~3_combout ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux12~4 .lut_mask = 16'hF0E0;
defparam \P|REGfile|M2|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \P|RB|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit3|Q .is_wysiwyg = "true";
defparam \P|RB|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[3]~12 (
// Equation(s):
// \P|ALU_comp|M2|result[3]~12_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux12~0_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit3|Q~q ))))

	.dataa(\P|CU|B_inv~1_combout ),
	.datab(\P|RB|bit3|Q~q ),
	.datac(\P|CU|B_select~0_combout ),
	.datad(\P|IMME|Mux12~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[3]~12 .lut_mask = 16'h56A6;
defparam \P|ALU_comp|M2|result[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \P|REGfile|R5|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit2|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit2|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \P|REGfile|R4|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit2|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit2|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \P|REGfile|R6|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit2|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit2|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux13~0 (
// Equation(s):
// \P|REGfile|M1|Mux13~0_combout  = (\P|IR|bit14|Q~q  & (((\P|REGfile|R6|bit2|Q~q ) # (\P|IR|bit13|Q~q )))) # (!\P|IR|bit14|Q~q  & (\P|REGfile|R4|bit2|Q~q  & ((!\P|IR|bit13|Q~q ))))

	.dataa(\P|REGfile|R4|bit2|Q~q ),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|REGfile|R6|bit2|Q~q ),
	.datad(\P|IR|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux13~0 .lut_mask = 16'hCCE2;
defparam \P|REGfile|M1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \P|REGfile|R7|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit2|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit2|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux13~1 (
// Equation(s):
// \P|REGfile|M1|Mux13~1_combout  = (\P|REGfile|M1|Mux13~0_combout  & (((\P|REGfile|R7|bit2|Q~q ) # (!\P|IR|bit13|Q~q )))) # (!\P|REGfile|M1|Mux13~0_combout  & (\P|REGfile|R5|bit2|Q~q  & ((\P|IR|bit13|Q~q ))))

	.dataa(\P|REGfile|R5|bit2|Q~q ),
	.datab(\P|REGfile|M1|Mux13~0_combout ),
	.datac(\P|REGfile|R7|bit2|Q~q ),
	.datad(\P|IR|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux13~1 .lut_mask = 16'hE2CC;
defparam \P|REGfile|M1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \P|REGfile|R2|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit2|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit2|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
fiftyfivenm_lcell_comb \P|REGfile|R1|bit2|Q~feeder (
// Equation(s):
// \P|REGfile|R1|bit2|Q~feeder_combout  = \P|RY|bit2|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RY|bit2|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|REGfile|R1|bit2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R1|bit2|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|REGfile|R1|bit2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \P|REGfile|R1|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R1|bit2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit2|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux13~2 (
// Equation(s):
// \P|REGfile|M1|Mux13~2_combout  = (\P|RA|bit6|Q~0_combout  & (\P|RA|bit6|Q~1_combout )) # (!\P|RA|bit6|Q~0_combout  & ((\P|RA|bit6|Q~1_combout  & (\P|REGfile|R2|bit2|Q~q )) # (!\P|RA|bit6|Q~1_combout  & ((\P|REGfile|R1|bit2|Q~q )))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|REGfile|R2|bit2|Q~q ),
	.datad(\P|REGfile|R1|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux13~2 .lut_mask = 16'hD9C8;
defparam \P|REGfile|M1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux13~3 (
// Equation(s):
// \P|REGfile|M1|Mux13~3_combout  = (\P|REGfile|M1|Mux13~2_combout  & ((\P|REGfile|R3|bit2|Q~q ) # ((!\P|RA|bit6|Q~0_combout )))) # (!\P|REGfile|M1|Mux13~2_combout  & (((\P|REGfile|M1|Mux13~1_combout  & \P|RA|bit6|Q~0_combout ))))

	.dataa(\P|REGfile|R3|bit2|Q~q ),
	.datab(\P|REGfile|M1|Mux13~1_combout ),
	.datac(\P|REGfile|M1|Mux13~2_combout ),
	.datad(\P|RA|bit6|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux13~3 .lut_mask = 16'hACF0;
defparam \P|REGfile|M1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux13~4 (
// Equation(s):
// \P|REGfile|M1|Mux13~4_combout  = (\P|REGfile|M1|Mux13~3_combout  & ((\P|RA|bit6|Q~1_combout ) # ((\P|IR|bit13|Q~q ) # (\P|RA|bit6|Q~0_combout ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|RA|bit6|Q~0_combout ),
	.datad(\P|REGfile|M1|Mux13~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux13~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \P|RA|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux13~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit2|Q .is_wysiwyg = "true";
defparam \P|RA|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[2]~13 (
// Equation(s):
// \P|ALU_comp|M2|result[2]~13_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & (\P|IMME|Mux13~0_combout )) # (!\P|CU|B_select~0_combout  & ((\P|RB|bit2|Q~q )))))

	.dataa(\P|CU|B_select~0_combout ),
	.datab(\P|IMME|Mux13~0_combout ),
	.datac(\P|CU|B_inv~1_combout ),
	.datad(\P|RB|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[2]~13 .lut_mask = 16'h2D78;
defparam \P|ALU_comp|M2|result[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[0]~15 (
// Equation(s):
// \P|ALU_comp|M2|result[0]~15_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux15~0_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit0|Q~q ))))

	.dataa(\P|CU|B_select~0_combout ),
	.datab(\P|RB|bit0|Q~q ),
	.datac(\P|CU|B_inv~1_combout ),
	.datad(\P|IMME|Mux15~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[0]~15 .lut_mask = 16'h1EB4;
defparam \P|ALU_comp|M2|result[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S0|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S0|C_out~0_combout  = (\P|CU|C_in~2_combout  & ((\P|ALU_comp|M2|result[0]~15_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit0|Q~q )))) # (!\P|CU|C_in~2_combout  & (\P|ALU_comp|M2|result[0]~15_combout  & (\P|CU|A_inv~0_combout  $ 
// (\P|RA|bit0|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit0|Q~q ),
	.datac(\P|CU|C_in~2_combout ),
	.datad(\P|ALU_comp|M2|result[0]~15_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S0|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S0|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S0|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux14~0 (
// Equation(s):
// \P|REGfile|M2|Mux14~0_combout  = (\P|IR|bit10|Q~q  & ((\P|REGfile|R5|bit1|Q~q ) # ((\P|IR|bit11|Q~q )))) # (!\P|IR|bit10|Q~q  & (((\P|REGfile|R4|bit1|Q~q  & !\P|IR|bit11|Q~q ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|REGfile|R5|bit1|Q~q ),
	.datac(\P|REGfile|R4|bit1|Q~q ),
	.datad(\P|IR|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux14~0 .lut_mask = 16'hAAD8;
defparam \P|REGfile|M2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux14~1 (
// Equation(s):
// \P|REGfile|M2|Mux14~1_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|M2|Mux14~0_combout  & ((\P|REGfile|R7|bit1|Q~q ))) # (!\P|REGfile|M2|Mux14~0_combout  & (\P|REGfile|R6|bit1|Q~q )))) # (!\P|IR|bit11|Q~q  & (((\P|REGfile|M2|Mux14~0_combout ))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R6|bit1|Q~q ),
	.datac(\P|REGfile|R7|bit1|Q~q ),
	.datad(\P|REGfile|M2|Mux14~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux14~1 .lut_mask = 16'hF588;
defparam \P|REGfile|M2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux14~2 (
// Equation(s):
// \P|REGfile|M2|Mux14~2_combout  = (\P|RB|bit15|Q~1_combout  & (\P|RB|bit15|Q~0_combout )) # (!\P|RB|bit15|Q~1_combout  & ((\P|RB|bit15|Q~0_combout  & ((\P|REGfile|M2|Mux14~1_combout ))) # (!\P|RB|bit15|Q~0_combout  & (\P|REGfile|R1|bit1|Q~q ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|REGfile|R1|bit1|Q~q ),
	.datad(\P|REGfile|M2|Mux14~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux14~2 .lut_mask = 16'hDC98;
defparam \P|REGfile|M2|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux14~3 (
// Equation(s):
// \P|REGfile|M2|Mux14~3_combout  = (\P|RB|bit15|Q~1_combout  & ((\P|REGfile|M2|Mux14~2_combout  & (\P|REGfile|R3|bit1|Q~q )) # (!\P|REGfile|M2|Mux14~2_combout  & ((\P|REGfile|R2|bit1|Q~q ))))) # (!\P|RB|bit15|Q~1_combout  & (((\P|REGfile|M2|Mux14~2_combout 
// ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|REGfile|R3|bit1|Q~q ),
	.datac(\P|REGfile|R2|bit1|Q~q ),
	.datad(\P|REGfile|M2|Mux14~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux14~3 .lut_mask = 16'hDDA0;
defparam \P|REGfile|M2|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux14~4 (
// Equation(s):
// \P|REGfile|M2|Mux14~4_combout  = (\P|REGfile|M2|Mux14~3_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|RB|bit15|Q~0_combout ) # (\P|IR|bit10|Q~q ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|IR|bit10|Q~q ),
	.datad(\P|REGfile|M2|Mux14~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux14~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \P|RB|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux14~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit1|Q .is_wysiwyg = "true";
defparam \P|RB|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[1]~14 (
// Equation(s):
// \P|ALU_comp|M2|result[1]~14_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux14~0_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit1|Q~q ))))

	.dataa(\P|CU|B_select~0_combout ),
	.datab(\P|RB|bit1|Q~q ),
	.datac(\P|CU|B_inv~1_combout ),
	.datad(\P|IMME|Mux14~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[1]~14 .lut_mask = 16'h1EB4;
defparam \P|ALU_comp|M2|result[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S1|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S1|C_out~0_combout  = (\P|ALU_comp|A1|S0|C_out~0_combout  & ((\P|ALU_comp|M2|result[1]~14_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit1|Q~q )))) # (!\P|ALU_comp|A1|S0|C_out~0_combout  & (\P|ALU_comp|M2|result[1]~14_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit1|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit1|Q~q ),
	.datac(\P|ALU_comp|A1|S0|C_out~0_combout ),
	.datad(\P|ALU_comp|M2|result[1]~14_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S1|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S1|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S1|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S2|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S2|C_out~0_combout  = (\P|ALU_comp|M2|result[2]~13_combout  & ((\P|ALU_comp|A1|S1|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit2|Q~q )))) # (!\P|ALU_comp|M2|result[2]~13_combout  & (\P|ALU_comp|A1|S1|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit2|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit2|Q~q ),
	.datac(\P|ALU_comp|M2|result[2]~13_combout ),
	.datad(\P|ALU_comp|A1|S1|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S2|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S2|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S2|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S3|S (
// Equation(s):
// \P|ALU_comp|A1|S3|S~combout  = \P|CU|A_inv~0_combout  $ (\P|RA|bit3|Q~q  $ (\P|ALU_comp|M2|result[3]~12_combout  $ (\P|ALU_comp|A1|S2|C_out~0_combout )))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit3|Q~q ),
	.datac(\P|ALU_comp|M2|result[3]~12_combout ),
	.datad(\P|ALU_comp|A1|S2|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S3|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S3|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S3|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux12~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux12~0_combout  = (\P|CU|ALU_op[1]~7_combout  & ((\P|CU|ALU_op[0]~9_combout  & ((\P|ALU_comp|A1|S3|S~combout ))) # (!\P|CU|ALU_op[0]~9_combout  & (\P|ALU_comp|M2|result[3]~12_combout )))) # (!\P|CU|ALU_op[1]~7_combout  & 
// (\P|ALU_comp|M2|result[3]~12_combout ))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|M2|result[3]~12_combout ),
	.datac(\P|ALU_comp|A1|S3|S~combout ),
	.datad(\P|CU|ALU_op[0]~9_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux12~0 .lut_mask = 16'hE4CC;
defparam \P|ALU_comp|M3|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux12~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux12~1_combout  = (\P|ALU_comp|M3|Mux12~0_combout  & ((\P|CU|ALU_op[0]~9_combout ) # (\P|ALU_comp|M1|result[3]~3_combout  $ (\P|CU|ALU_op[1]~7_combout )))) # (!\P|ALU_comp|M3|Mux12~0_combout  & (\P|ALU_comp|M1|result[3]~3_combout  & 
// (\P|CU|ALU_op[0]~9_combout  $ (\P|CU|ALU_op[1]~7_combout ))))

	.dataa(\P|ALU_comp|M1|result[3]~3_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|ALU_comp|M3|Mux12~0_combout ),
	.datad(\P|CU|ALU_op[1]~7_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux12~1 .lut_mask = 16'hD2E8;
defparam \P|ALU_comp|M3|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \P|RZ|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit3|Q .is_wysiwyg = "true";
defparam \P|RZ|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
fiftyfivenm_lcell_comb \P|RY|bit3|Q~0 (
// Equation(s):
// \P|RY|bit3|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[3]~11_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit3|Q~q ))

	.dataa(\P|CU|MA_select~0_combout ),
	.datab(\P|RZ|bit3|Q~q ),
	.datac(gnd),
	.datad(\MemIO|Data_out[3]~11_combout ),
	.cin(gnd),
	.combout(\P|RY|bit3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit3|Q~0 .lut_mask = 16'hEE44;
defparam \P|RY|bit3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
fiftyfivenm_lcell_comb \P|PC_temp|bit3|Q~feeder (
// Equation(s):
// \P|PC_temp|bit3|Q~feeder_combout  = \P|PC|bit3|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|PC|bit3|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|PC_temp|bit3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit3|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|PC_temp|bit3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N27
dffeas \P|PC_temp|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit3|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \P|RY|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit3|Q~0_combout ),
	.asdata(\P|PC_temp|bit3|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit3|Q .is_wysiwyg = "true";
defparam \P|RY|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \P|REGfile|R4|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit3|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit3|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux12~0 (
// Equation(s):
// \P|REGfile|M1|Mux12~0_combout  = (\P|IR|bit13|Q~q  & (((\P|REGfile|R5|bit3|Q~q ) # (\P|IR|bit14|Q~q )))) # (!\P|IR|bit13|Q~q  & (\P|REGfile|R4|bit3|Q~q  & ((!\P|IR|bit14|Q~q ))))

	.dataa(\P|REGfile|R4|bit3|Q~q ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|REGfile|R5|bit3|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux12~0 .lut_mask = 16'hCCE2;
defparam \P|REGfile|M1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux12~1 (
// Equation(s):
// \P|REGfile|M1|Mux12~1_combout  = (\P|REGfile|M1|Mux12~0_combout  & (((\P|REGfile|R7|bit3|Q~q )) # (!\P|IR|bit14|Q~q ))) # (!\P|REGfile|M1|Mux12~0_combout  & (\P|IR|bit14|Q~q  & (\P|REGfile|R6|bit3|Q~q )))

	.dataa(\P|REGfile|M1|Mux12~0_combout ),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|REGfile|R6|bit3|Q~q ),
	.datad(\P|REGfile|R7|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux12~1 .lut_mask = 16'hEA62;
defparam \P|REGfile|M1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux12~2 (
// Equation(s):
// \P|REGfile|M1|Mux12~2_combout  = (\P|RA|bit6|Q~1_combout  & (((\P|RA|bit6|Q~0_combout )))) # (!\P|RA|bit6|Q~1_combout  & ((\P|RA|bit6|Q~0_combout  & (\P|REGfile|M1|Mux12~1_combout )) # (!\P|RA|bit6|Q~0_combout  & ((\P|REGfile|R1|bit3|Q~q )))))

	.dataa(\P|REGfile|M1|Mux12~1_combout ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|REGfile|R1|bit3|Q~q ),
	.datad(\P|RA|bit6|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux12~2 .lut_mask = 16'hEE30;
defparam \P|REGfile|M1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux12~3 (
// Equation(s):
// \P|REGfile|M1|Mux12~3_combout  = (\P|RA|bit6|Q~1_combout  & ((\P|REGfile|M1|Mux12~2_combout  & (\P|REGfile|R3|bit3|Q~q )) # (!\P|REGfile|M1|Mux12~2_combout  & ((\P|REGfile|R2|bit3|Q~q ))))) # (!\P|RA|bit6|Q~1_combout  & (\P|REGfile|M1|Mux12~2_combout ))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|REGfile|M1|Mux12~2_combout ),
	.datac(\P|REGfile|R3|bit3|Q~q ),
	.datad(\P|REGfile|R2|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux12~3 .lut_mask = 16'hE6C4;
defparam \P|REGfile|M1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux12~4 (
// Equation(s):
// \P|REGfile|M1|Mux12~4_combout  = (\P|REGfile|M1|Mux12~3_combout  & ((\P|IR|bit13|Q~q ) # ((\P|RA|bit6|Q~0_combout ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|RA|bit6|Q~1_combout ),
	.datad(\P|REGfile|M1|Mux12~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux12~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \P|RA|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux12~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit3|Q .is_wysiwyg = "true";
defparam \P|RA|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S3|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S3|C_out~0_combout  = (\P|ALU_comp|M2|result[3]~12_combout  & ((\P|ALU_comp|A1|S2|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit3|Q~q )))) # (!\P|ALU_comp|M2|result[3]~12_combout  & (\P|ALU_comp|A1|S2|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit3|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit3|Q~q ),
	.datac(\P|ALU_comp|M2|result[3]~12_combout ),
	.datad(\P|ALU_comp|A1|S2|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S3|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S3|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S3|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S4|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S4|C_out~0_combout  = (\P|ALU_comp|M2|result[4]~11_combout  & ((\P|ALU_comp|A1|S3|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit4|Q~q )))) # (!\P|ALU_comp|M2|result[4]~11_combout  & (\P|ALU_comp|A1|S3|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit4|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit4|Q~q ),
	.datac(\P|ALU_comp|M2|result[4]~11_combout ),
	.datad(\P|ALU_comp|A1|S3|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S4|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S4|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S4|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S5|S (
// Equation(s):
// \P|ALU_comp|A1|S5|S~combout  = \P|RA|bit5|Q~q  $ (\P|CU|A_inv~0_combout  $ (\P|ALU_comp|A1|S4|C_out~0_combout  $ (\P|ALU_comp|M2|result[5]~10_combout )))

	.dataa(\P|RA|bit5|Q~q ),
	.datab(\P|CU|A_inv~0_combout ),
	.datac(\P|ALU_comp|A1|S4|C_out~0_combout ),
	.datad(\P|ALU_comp|M2|result[5]~10_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S5|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S5|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S5|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux10~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux10~0_combout  = (\P|CU|ALU_op[0]~9_combout  & ((\P|CU|ALU_op[1]~7_combout  & ((\P|ALU_comp|A1|S5|S~combout ))) # (!\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|M2|result[5]~10_combout )))) # (!\P|CU|ALU_op[0]~9_combout  & 
// (\P|ALU_comp|M2|result[5]~10_combout ))

	.dataa(\P|ALU_comp|M2|result[5]~10_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|CU|ALU_op[1]~7_combout ),
	.datad(\P|ALU_comp|A1|S5|S~combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux10~0 .lut_mask = 16'hEA2A;
defparam \P|ALU_comp|M3|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux10~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux10~1_combout  = (\P|ALU_comp|M3|Mux10~0_combout  & ((\P|CU|ALU_op[0]~9_combout ) # (\P|ALU_comp|M1|result[5]~5_combout  $ (\P|CU|ALU_op[1]~7_combout )))) # (!\P|ALU_comp|M3|Mux10~0_combout  & (\P|ALU_comp|M1|result[5]~5_combout  & 
// (\P|CU|ALU_op[0]~9_combout  $ (\P|CU|ALU_op[1]~7_combout ))))

	.dataa(\P|ALU_comp|M1|result[5]~5_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|CU|ALU_op[1]~7_combout ),
	.datad(\P|ALU_comp|M3|Mux10~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux10~1 .lut_mask = 16'hDE28;
defparam \P|ALU_comp|M3|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \P|RZ|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit5|Q .is_wysiwyg = "true";
defparam \P|RZ|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
fiftyfivenm_lcell_comb \P|muxMA|result[5]~6 (
// Equation(s):
// \P|muxMA|result[5]~6_combout  = (\P|CU|Equal0~1_combout  & (\P|PC|bit5|Q~q )) # (!\P|CU|Equal0~1_combout  & ((\P|RZ|bit5|Q~q )))

	.dataa(\P|CU|Equal0~1_combout ),
	.datab(\P|PC|bit5|Q~q ),
	.datac(gnd),
	.datad(\P|RZ|bit5|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[5]~6 .lut_mask = 16'hDD88;
defparam \P|muxMA|result[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \P|REGfile|R5|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit6|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit6|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \P|REGfile|R4|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit6|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit6|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \P|REGfile|R6|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit6|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit6|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux9~0 (
// Equation(s):
// \P|REGfile|M1|Mux9~0_combout  = (\P|IR|bit14|Q~q  & (((\P|REGfile|R6|bit6|Q~q ) # (\P|IR|bit13|Q~q )))) # (!\P|IR|bit14|Q~q  & (\P|REGfile|R4|bit6|Q~q  & ((!\P|IR|bit13|Q~q ))))

	.dataa(\P|REGfile|R4|bit6|Q~q ),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|REGfile|R6|bit6|Q~q ),
	.datad(\P|IR|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux9~0 .lut_mask = 16'hCCE2;
defparam \P|REGfile|M1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \P|REGfile|R7|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit6|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit6|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux9~1 (
// Equation(s):
// \P|REGfile|M1|Mux9~1_combout  = (\P|REGfile|M1|Mux9~0_combout  & (((\P|REGfile|R7|bit6|Q~q ) # (!\P|IR|bit13|Q~q )))) # (!\P|REGfile|M1|Mux9~0_combout  & (\P|REGfile|R5|bit6|Q~q  & ((\P|IR|bit13|Q~q ))))

	.dataa(\P|REGfile|R5|bit6|Q~q ),
	.datab(\P|REGfile|M1|Mux9~0_combout ),
	.datac(\P|REGfile|R7|bit6|Q~q ),
	.datad(\P|IR|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux9~1 .lut_mask = 16'hE2CC;
defparam \P|REGfile|M1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N3
dffeas \P|REGfile|R2|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit6|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit6|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux9~2 (
// Equation(s):
// \P|REGfile|M1|Mux9~2_combout  = (\P|RA|bit6|Q~1_combout  & (((\P|REGfile|R2|bit6|Q~q ) # (\P|RA|bit6|Q~0_combout )))) # (!\P|RA|bit6|Q~1_combout  & (\P|REGfile|R1|bit6|Q~q  & ((!\P|RA|bit6|Q~0_combout ))))

	.dataa(\P|REGfile|R1|bit6|Q~q ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|REGfile|R2|bit6|Q~q ),
	.datad(\P|RA|bit6|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux9~2 .lut_mask = 16'hCCE2;
defparam \P|REGfile|M1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
fiftyfivenm_lcell_comb \P|REGfile|R3|bit6|Q~feeder (
// Equation(s):
// \P|REGfile|R3|bit6|Q~feeder_combout  = \P|RY|bit6|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RY|bit6|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|R3|bit6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R3|bit6|Q~feeder .lut_mask = 16'hFF00;
defparam \P|REGfile|R3|bit6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \P|REGfile|R3|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R3|bit6|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit6|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux9~3 (
// Equation(s):
// \P|REGfile|M1|Mux9~3_combout  = (\P|REGfile|M1|Mux9~2_combout  & (((\P|REGfile|R3|bit6|Q~q ) # (!\P|RA|bit6|Q~0_combout )))) # (!\P|REGfile|M1|Mux9~2_combout  & (\P|REGfile|M1|Mux9~1_combout  & (\P|RA|bit6|Q~0_combout )))

	.dataa(\P|REGfile|M1|Mux9~1_combout ),
	.datab(\P|REGfile|M1|Mux9~2_combout ),
	.datac(\P|RA|bit6|Q~0_combout ),
	.datad(\P|REGfile|R3|bit6|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux9~3 .lut_mask = 16'hEC2C;
defparam \P|REGfile|M1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux9~4 (
// Equation(s):
// \P|REGfile|M1|Mux9~4_combout  = (\P|REGfile|M1|Mux9~3_combout  & ((\P|RA|bit6|Q~0_combout ) # ((\P|RA|bit6|Q~1_combout ) # (\P|IR|bit13|Q~q ))))

	.dataa(\P|REGfile|M1|Mux9~3_combout ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|RA|bit6|Q~1_combout ),
	.datad(\P|IR|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux9~4 .lut_mask = 16'hAAA8;
defparam \P|REGfile|M1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \P|RA|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit6|Q .is_wysiwyg = "true";
defparam \P|RA|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
fiftyfivenm_lcell_comb \P|IMME|Mux9~0 (
// Equation(s):
// \P|IMME|Mux9~0_combout  = (\P|CU|extend[1]~7_combout  & (\P|IR|bit13|Q~q  & (\P|CU|extend~5_combout ))) # (!\P|CU|extend[1]~7_combout  & (((\P|IR|bit9|Q~q ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|CU|extend~5_combout ),
	.datac(\P|IR|bit9|Q~q ),
	.datad(\P|CU|extend[1]~7_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux9~0 .lut_mask = 16'h88F0;
defparam \P|IMME|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
fiftyfivenm_lcell_comb \P|Adder_comp|S5|C_out~0 (
// Equation(s):
// \P|Adder_comp|S5|C_out~0_combout  = (\P|PC|bit5|Q~q  & ((\P|Adder_comp|S4|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux10~0_combout )))) # (!\P|PC|bit5|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|IMME|Mux10~0_combout  & 
// \P|Adder_comp|S4|C_out~0_combout )))

	.dataa(\P|PC|bit5|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|IMME|Mux10~0_combout ),
	.datad(\P|Adder_comp|S4|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S5|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S5|C_out~0 .lut_mask = 16'hBA20;
defparam \P|Adder_comp|S5|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
fiftyfivenm_lcell_comb \P|Adder_comp|S6|S (
// Equation(s):
// \P|Adder_comp|S6|S~combout  = \P|Adder_comp|S5|C_out~0_combout  $ (\P|PC|bit6|Q~q  $ (((\P|IMME|Mux9~0_combout  & !\P|CU|INC_select~0_combout ))))

	.dataa(\P|IMME|Mux9~0_combout ),
	.datab(\P|Adder_comp|S5|C_out~0_combout ),
	.datac(\P|PC|bit6|Q~q ),
	.datad(\P|CU|INC_select~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S6|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S6|S .lut_mask = 16'h3C96;
defparam \P|Adder_comp|S6|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
fiftyfivenm_lcell_comb \P|PC|bit6|Q~0 (
// Equation(s):
// \P|PC|bit6|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S6|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit6|Q~q ))

	.dataa(\P|RA|bit6|Q~q ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|Adder_comp|S6|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit6|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit6|Q~0 .lut_mask = 16'hEE22;
defparam \P|PC|bit6|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \P|PC|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit6|Q~0_combout ),
	.asdata(\P|IMME|Mux9~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit6|Q .is_wysiwyg = "true";
defparam \P|PC|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
fiftyfivenm_lcell_comb \P|muxMA|result[6]~12 (
// Equation(s):
// \P|muxMA|result[6]~12_combout  = (\P|CU|Equal0~1_combout  & (\P|PC|bit6|Q~q )) # (!\P|CU|Equal0~1_combout  & ((\P|RZ|bit6|Q~q )))

	.dataa(\P|CU|Equal0~1_combout ),
	.datab(\P|PC|bit6|Q~q ),
	.datac(gnd),
	.datad(\P|RZ|bit6|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[6]~12 .lut_mask = 16'hDD88;
defparam \P|muxMA|result[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
fiftyfivenm_lcell_comb \P|RY|bit7|Q~0 (
// Equation(s):
// \P|RY|bit7|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[7]~15_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit7|Q~q ))

	.dataa(\P|RZ|bit7|Q~q ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out[7]~15_combout ),
	.cin(gnd),
	.combout(\P|RY|bit7|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit7|Q~0 .lut_mask = 16'hEE22;
defparam \P|RY|bit7|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
fiftyfivenm_lcell_comb \P|IMME|Mux8~0 (
// Equation(s):
// \P|IMME|Mux8~0_combout  = (\P|CU|extend[1]~7_combout  & (\P|IR|bit14|Q~q )) # (!\P|CU|extend[1]~7_combout  & ((\P|IR|bit9|Q~q )))

	.dataa(gnd),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|CU|extend[1]~7_combout ),
	.datad(\P|IR|bit9|Q~q ),
	.cin(gnd),
	.combout(\P|IMME|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux8~0 .lut_mask = 16'hCFC0;
defparam \P|IMME|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
fiftyfivenm_lcell_comb \P|IMME|Mux8~1 (
// Equation(s):
// \P|IMME|Mux8~1_combout  = (!\P|CU|PC_select~0_combout  & (\P|CU|extend[1]~7_combout  $ (!\P|CU|extend~5_combout )))

	.dataa(gnd),
	.datab(\P|CU|extend[1]~7_combout ),
	.datac(\P|CU|extend~5_combout ),
	.datad(\P|CU|PC_select~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux8~1 .lut_mask = 16'h00C3;
defparam \P|IMME|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
fiftyfivenm_lcell_comb \P|IMME|Mux8~2 (
// Equation(s):
// \P|IMME|Mux8~2_combout  = (\P|CU|PC_select~0_combout  & ((\P|IR|bit10|Q~q ) # ((\P|IMME|Mux8~0_combout  & \P|IMME|Mux8~1_combout )))) # (!\P|CU|PC_select~0_combout  & (\P|IMME|Mux8~0_combout  & ((\P|IMME|Mux8~1_combout ))))

	.dataa(\P|CU|PC_select~0_combout ),
	.datab(\P|IMME|Mux8~0_combout ),
	.datac(\P|IR|bit10|Q~q ),
	.datad(\P|IMME|Mux8~1_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux8~2 .lut_mask = 16'hECA0;
defparam \P|IMME|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
fiftyfivenm_lcell_comb \P|Adder_comp|S6|C_out~0 (
// Equation(s):
// \P|Adder_comp|S6|C_out~0_combout  = (\P|PC|bit6|Q~q  & ((\P|Adder_comp|S5|C_out~0_combout ) # ((\P|IMME|Mux9~0_combout  & !\P|CU|INC_select~0_combout )))) # (!\P|PC|bit6|Q~q  & (\P|IMME|Mux9~0_combout  & (!\P|CU|INC_select~0_combout  & 
// \P|Adder_comp|S5|C_out~0_combout )))

	.dataa(\P|IMME|Mux9~0_combout ),
	.datab(\P|PC|bit6|Q~q ),
	.datac(\P|CU|INC_select~0_combout ),
	.datad(\P|Adder_comp|S5|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S6|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S6|C_out~0 .lut_mask = 16'hCE08;
defparam \P|Adder_comp|S6|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
fiftyfivenm_lcell_comb \P|Adder_comp|S7|S (
// Equation(s):
// \P|Adder_comp|S7|S~combout  = \P|PC|bit7|Q~q  $ (\P|Adder_comp|S6|C_out~0_combout  $ (((!\P|CU|INC_select~0_combout  & \P|IMME|Mux8~2_combout ))))

	.dataa(\P|CU|INC_select~0_combout ),
	.datab(\P|PC|bit7|Q~q ),
	.datac(\P|IMME|Mux8~2_combout ),
	.datad(\P|Adder_comp|S6|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S7|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S7|S .lut_mask = 16'h639C;
defparam \P|Adder_comp|S7|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
fiftyfivenm_lcell_comb \P|PC|bit7|Q~0 (
// Equation(s):
// \P|PC|bit7|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S7|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit7|Q~q ))

	.dataa(\P|RA|bit7|Q~q ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|Adder_comp|S7|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit7|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit7|Q~0 .lut_mask = 16'hEE22;
defparam \P|PC|bit7|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \P|PC|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit7|Q~0_combout ),
	.asdata(\P|IR|bit10|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit7|Q .is_wysiwyg = "true";
defparam \P|PC|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
fiftyfivenm_lcell_comb \P|PC_temp|bit7|Q~feeder (
// Equation(s):
// \P|PC_temp|bit7|Q~feeder_combout  = \P|PC|bit7|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|PC|bit7|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|PC_temp|bit7|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit7|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|PC_temp|bit7|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \P|PC_temp|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit7|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit7|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \P|RY|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit7|Q~0_combout ),
	.asdata(\P|PC_temp|bit7|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit7|Q .is_wysiwyg = "true";
defparam \P|RY|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N27
dffeas \P|REGfile|R2|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit7|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit7|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N17
dffeas \P|REGfile|R3|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit7|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit7|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \P|REGfile|R7|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit7|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit7|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \P|REGfile|R6|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit7|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit7|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \P|REGfile|R4|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit7|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit7|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \P|REGfile|R5|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit7|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit7|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux8~0 (
// Equation(s):
// \P|REGfile|M1|Mux8~0_combout  = (\P|IR|bit13|Q~q  & (((\P|REGfile|R5|bit7|Q~q ) # (\P|IR|bit14|Q~q )))) # (!\P|IR|bit13|Q~q  & (\P|REGfile|R4|bit7|Q~q  & ((!\P|IR|bit14|Q~q ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|REGfile|R4|bit7|Q~q ),
	.datac(\P|REGfile|R5|bit7|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux8~0 .lut_mask = 16'hAAE4;
defparam \P|REGfile|M1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux8~1 (
// Equation(s):
// \P|REGfile|M1|Mux8~1_combout  = (\P|IR|bit14|Q~q  & ((\P|REGfile|M1|Mux8~0_combout  & (\P|REGfile|R7|bit7|Q~q )) # (!\P|REGfile|M1|Mux8~0_combout  & ((\P|REGfile|R6|bit7|Q~q ))))) # (!\P|IR|bit14|Q~q  & (((\P|REGfile|M1|Mux8~0_combout ))))

	.dataa(\P|REGfile|R7|bit7|Q~q ),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|REGfile|R6|bit7|Q~q ),
	.datad(\P|REGfile|M1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux8~1 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
fiftyfivenm_lcell_comb \P|REGfile|R1|bit7|Q~feeder (
// Equation(s):
// \P|REGfile|R1|bit7|Q~feeder_combout  = \P|RY|bit7|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RY|bit7|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|REGfile|R1|bit7|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R1|bit7|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|REGfile|R1|bit7|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \P|REGfile|R1|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R1|bit7|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit7|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux8~2 (
// Equation(s):
// \P|REGfile|M1|Mux8~2_combout  = (\P|RA|bit6|Q~1_combout  & (((\P|RA|bit6|Q~0_combout )))) # (!\P|RA|bit6|Q~1_combout  & ((\P|RA|bit6|Q~0_combout  & (\P|REGfile|M1|Mux8~1_combout )) # (!\P|RA|bit6|Q~0_combout  & ((\P|REGfile|R1|bit7|Q~q )))))

	.dataa(\P|REGfile|M1|Mux8~1_combout ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|RA|bit6|Q~0_combout ),
	.datad(\P|REGfile|R1|bit7|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux8~2 .lut_mask = 16'hE3E0;
defparam \P|REGfile|M1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux8~3 (
// Equation(s):
// \P|REGfile|M1|Mux8~3_combout  = (\P|RA|bit6|Q~1_combout  & ((\P|REGfile|M1|Mux8~2_combout  & ((\P|REGfile|R3|bit7|Q~q ))) # (!\P|REGfile|M1|Mux8~2_combout  & (\P|REGfile|R2|bit7|Q~q )))) # (!\P|RA|bit6|Q~1_combout  & (((\P|REGfile|M1|Mux8~2_combout ))))

	.dataa(\P|REGfile|R2|bit7|Q~q ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|REGfile|R3|bit7|Q~q ),
	.datad(\P|REGfile|M1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux8~3 .lut_mask = 16'hF388;
defparam \P|REGfile|M1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux8~4 (
// Equation(s):
// \P|REGfile|M1|Mux8~4_combout  = (\P|REGfile|M1|Mux8~3_combout  & ((\P|RA|bit6|Q~1_combout ) # ((\P|RA|bit6|Q~0_combout ) # (\P|IR|bit13|Q~q ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|IR|bit13|Q~q ),
	.datad(\P|REGfile|M1|Mux8~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux8~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \P|RA|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit7|Q .is_wysiwyg = "true";
defparam \P|RA|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[7]~7 (
// Equation(s):
// \P|ALU_comp|M1|result[7]~7_combout  = \P|RA|bit7|Q~q  $ (((\P|CU|Equal0~0_combout  & (\P|CU|Equal1~0_combout  & \P|CU|Equal9~0_combout ))))

	.dataa(\P|CU|Equal0~0_combout ),
	.datab(\P|CU|Equal1~0_combout ),
	.datac(\P|CU|Equal9~0_combout ),
	.datad(\P|RA|bit7|Q~q ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[7]~7 .lut_mask = 16'h7F80;
defparam \P|ALU_comp|M1|result[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux8~0 (
// Equation(s):
// \P|REGfile|M2|Mux8~0_combout  = (\P|IR|bit11|Q~q  & (((\P|IR|bit10|Q~q )))) # (!\P|IR|bit11|Q~q  & ((\P|IR|bit10|Q~q  & (\P|REGfile|R5|bit7|Q~q )) # (!\P|IR|bit10|Q~q  & ((\P|REGfile|R4|bit7|Q~q )))))

	.dataa(\P|REGfile|R5|bit7|Q~q ),
	.datab(\P|IR|bit11|Q~q ),
	.datac(\P|REGfile|R4|bit7|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux8~0 .lut_mask = 16'hEE30;
defparam \P|REGfile|M2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux8~1 (
// Equation(s):
// \P|REGfile|M2|Mux8~1_combout  = (\P|REGfile|M2|Mux8~0_combout  & (((\P|REGfile|R7|bit7|Q~q ) # (!\P|IR|bit11|Q~q )))) # (!\P|REGfile|M2|Mux8~0_combout  & (\P|REGfile|R6|bit7|Q~q  & ((\P|IR|bit11|Q~q ))))

	.dataa(\P|REGfile|R6|bit7|Q~q ),
	.datab(\P|REGfile|M2|Mux8~0_combout ),
	.datac(\P|REGfile|R7|bit7|Q~q ),
	.datad(\P|IR|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux8~1 .lut_mask = 16'hE2CC;
defparam \P|REGfile|M2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux8~2 (
// Equation(s):
// \P|REGfile|M2|Mux8~2_combout  = (\P|RB|bit15|Q~1_combout  & (((\P|RB|bit15|Q~0_combout )))) # (!\P|RB|bit15|Q~1_combout  & ((\P|RB|bit15|Q~0_combout  & ((\P|REGfile|M2|Mux8~1_combout ))) # (!\P|RB|bit15|Q~0_combout  & (\P|REGfile|R1|bit7|Q~q ))))

	.dataa(\P|REGfile|R1|bit7|Q~q ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|RB|bit15|Q~0_combout ),
	.datad(\P|REGfile|M2|Mux8~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux8~2 .lut_mask = 16'hF2C2;
defparam \P|REGfile|M2|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux8~3 (
// Equation(s):
// \P|REGfile|M2|Mux8~3_combout  = (\P|RB|bit15|Q~1_combout  & ((\P|REGfile|M2|Mux8~2_combout  & (\P|REGfile|R3|bit7|Q~q )) # (!\P|REGfile|M2|Mux8~2_combout  & ((\P|REGfile|R2|bit7|Q~q ))))) # (!\P|RB|bit15|Q~1_combout  & (((\P|REGfile|M2|Mux8~2_combout ))))

	.dataa(\P|REGfile|R3|bit7|Q~q ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R2|bit7|Q~q ),
	.datad(\P|REGfile|M2|Mux8~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux8~3 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M2|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux8~4 (
// Equation(s):
// \P|REGfile|M2|Mux8~4_combout  = (\P|REGfile|M2|Mux8~3_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|RB|bit15|Q~0_combout ) # (\P|IR|bit10|Q~q ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|REGfile|M2|Mux8~3_combout ),
	.datac(\P|RB|bit15|Q~0_combout ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux8~4 .lut_mask = 16'hCCC8;
defparam \P|REGfile|M2|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \P|RB|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux8~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit7|Q .is_wysiwyg = "true";
defparam \P|RB|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[7]~8 (
// Equation(s):
// \P|ALU_comp|M2|result[7]~8_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux8~2_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit7|Q~q ))))

	.dataa(\P|CU|B_select~0_combout ),
	.datab(\P|RB|bit7|Q~q ),
	.datac(\P|CU|B_inv~1_combout ),
	.datad(\P|IMME|Mux8~2_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[7]~8 .lut_mask = 16'h1EB4;
defparam \P|ALU_comp|M2|result[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[6]~9 (
// Equation(s):
// \P|ALU_comp|M2|result[6]~9_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux9~0_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit6|Q~q ))))

	.dataa(\P|RB|bit6|Q~q ),
	.datab(\P|IMME|Mux9~0_combout ),
	.datac(\P|CU|B_inv~1_combout ),
	.datad(\P|CU|B_select~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[6]~9 .lut_mask = 16'h3C5A;
defparam \P|ALU_comp|M2|result[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S6|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S6|C_out~0_combout  = (\P|ALU_comp|M2|result[6]~9_combout  & ((\P|ALU_comp|A1|S5|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit6|Q~q )))) # (!\P|ALU_comp|M2|result[6]~9_combout  & (\P|ALU_comp|A1|S5|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit6|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit6|Q~q ),
	.datac(\P|ALU_comp|M2|result[6]~9_combout ),
	.datad(\P|ALU_comp|A1|S5|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S6|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S6|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S6|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S7|S (
// Equation(s):
// \P|ALU_comp|A1|S7|S~combout  = \P|RA|bit7|Q~q  $ (\P|ALU_comp|A1|S6|C_out~0_combout  $ (\P|CU|A_inv~0_combout  $ (\P|ALU_comp|M2|result[7]~8_combout )))

	.dataa(\P|RA|bit7|Q~q ),
	.datab(\P|ALU_comp|A1|S6|C_out~0_combout ),
	.datac(\P|CU|A_inv~0_combout ),
	.datad(\P|ALU_comp|M2|result[7]~8_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S7|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S7|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S7|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux8~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux8~0_combout  = (\P|CU|ALU_op[1]~7_combout  & ((\P|CU|ALU_op[0]~9_combout  & ((\P|ALU_comp|A1|S7|S~combout ))) # (!\P|CU|ALU_op[0]~9_combout  & (\P|ALU_comp|M2|result[7]~8_combout )))) # (!\P|CU|ALU_op[1]~7_combout  & 
// (((\P|ALU_comp|M2|result[7]~8_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|ALU_comp|M2|result[7]~8_combout ),
	.datad(\P|ALU_comp|A1|S7|S~combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux8~0 .lut_mask = 16'hF870;
defparam \P|ALU_comp|M3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux8~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux8~1_combout  = (\P|ALU_comp|M3|Mux8~0_combout  & ((\P|CU|ALU_op[0]~9_combout ) # (\P|CU|ALU_op[1]~7_combout  $ (\P|ALU_comp|M1|result[7]~7_combout )))) # (!\P|ALU_comp|M3|Mux8~0_combout  & (\P|ALU_comp|M1|result[7]~7_combout  & 
// (\P|CU|ALU_op[1]~7_combout  $ (\P|CU|ALU_op[0]~9_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|ALU_comp|M1|result[7]~7_combout ),
	.datad(\P|ALU_comp|M3|Mux8~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux8~1 .lut_mask = 16'hDE60;
defparam \P|ALU_comp|M3|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \P|RZ|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit7|Q .is_wysiwyg = "true";
defparam \P|RZ|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
fiftyfivenm_lcell_comb \P|muxMA|result[7]~5 (
// Equation(s):
// \P|muxMA|result[7]~5_combout  = (\P|CU|Equal0~1_combout  & ((\P|PC|bit7|Q~q ))) # (!\P|CU|Equal0~1_combout  & (\P|RZ|bit7|Q~q ))

	.dataa(\P|CU|Equal0~1_combout ),
	.datab(\P|RZ|bit7|Q~q ),
	.datac(gnd),
	.datad(\P|PC|bit7|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[7]~5 .lut_mask = 16'hEE44;
defparam \P|muxMA|result[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
fiftyfivenm_lcell_comb \P|Adder_comp|S7|C_out~0 (
// Equation(s):
// \P|Adder_comp|S7|C_out~0_combout  = (\P|PC|bit7|Q~q  & ((\P|Adder_comp|S6|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux8~2_combout )))) # (!\P|PC|bit7|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|IMME|Mux8~2_combout  & 
// \P|Adder_comp|S6|C_out~0_combout )))

	.dataa(\P|PC|bit7|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|IMME|Mux8~2_combout ),
	.datad(\P|Adder_comp|S6|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S7|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S7|C_out~0 .lut_mask = 16'hBA20;
defparam \P|Adder_comp|S7|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
fiftyfivenm_lcell_comb \P|IMME|Mux7~0 (
// Equation(s):
// \P|IMME|Mux7~0_combout  = (\P|CU|extend[1]~7_combout  & (\P|IR|bit15|Q~q )) # (!\P|CU|extend[1]~7_combout  & ((\P|IR|bit9|Q~q )))

	.dataa(gnd),
	.datab(\P|IR|bit15|Q~q ),
	.datac(\P|CU|extend[1]~7_combout ),
	.datad(\P|IR|bit9|Q~q ),
	.cin(gnd),
	.combout(\P|IMME|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux7~0 .lut_mask = 16'hCFC0;
defparam \P|IMME|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
fiftyfivenm_lcell_comb \P|IMME|Mux7~1 (
// Equation(s):
// \P|IMME|Mux7~1_combout  = (\P|IR|bit11|Q~q  & ((\P|CU|PC_select~0_combout ) # ((\P|IMME|Mux7~0_combout  & \P|IMME|Mux8~1_combout )))) # (!\P|IR|bit11|Q~q  & (\P|IMME|Mux7~0_combout  & ((\P|IMME|Mux8~1_combout ))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|IMME|Mux7~0_combout ),
	.datac(\P|CU|PC_select~0_combout ),
	.datad(\P|IMME|Mux8~1_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux7~1 .lut_mask = 16'hECA0;
defparam \P|IMME|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
fiftyfivenm_lcell_comb \P|Adder_comp|S8|S (
// Equation(s):
// \P|Adder_comp|S8|S~combout  = \P|PC|bit8|Q~q  $ (\P|Adder_comp|S7|C_out~0_combout  $ (((\P|IMME|Mux7~1_combout  & !\P|CU|INC_select~0_combout ))))

	.dataa(\P|PC|bit8|Q~q ),
	.datab(\P|Adder_comp|S7|C_out~0_combout ),
	.datac(\P|IMME|Mux7~1_combout ),
	.datad(\P|CU|INC_select~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S8|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S8|S .lut_mask = 16'h6696;
defparam \P|Adder_comp|S8|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
fiftyfivenm_lcell_comb \P|PC|bit8|Q~0 (
// Equation(s):
// \P|PC|bit8|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S8|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit8|Q~q ))

	.dataa(\P|RA|bit8|Q~q ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|Adder_comp|S8|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit8|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit8|Q~0 .lut_mask = 16'hEE22;
defparam \P|PC|bit8|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \P|PC|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit8|Q~0_combout ),
	.asdata(\P|IR|bit11|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit8|Q .is_wysiwyg = "true";
defparam \P|PC|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
fiftyfivenm_lcell_comb \P|muxMA|result[8]~4 (
// Equation(s):
// \P|muxMA|result[8]~4_combout  = (\P|CU|Equal0~1_combout  & ((\P|PC|bit8|Q~q ))) # (!\P|CU|Equal0~1_combout  & (\P|RZ|bit8|Q~q ))

	.dataa(gnd),
	.datab(\P|RZ|bit8|Q~q ),
	.datac(\P|PC|bit8|Q~q ),
	.datad(\P|CU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\P|muxMA|result[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[8]~4 .lut_mask = 16'hF0CC;
defparam \P|muxMA|result[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
fiftyfivenm_lcell_comb \P|RY|bit9|Q~0 (
// Equation(s):
// \P|RY|bit9|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[9]~17_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit9|Q~q ))

	.dataa(\P|RZ|bit9|Q~q ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out[9]~17_combout ),
	.cin(gnd),
	.combout(\P|RY|bit9|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit9|Q~0 .lut_mask = 16'hEE22;
defparam \P|RY|bit9|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
fiftyfivenm_lcell_comb \P|IMME|Mux15~1 (
// Equation(s):
// \P|IMME|Mux15~1_combout  = (\P|IR|bit9|Q~q  & !\P|CU|extend~5_combout )

	.dataa(gnd),
	.datab(\P|IR|bit9|Q~q ),
	.datac(gnd),
	.datad(\P|CU|extend~5_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux15~1 .lut_mask = 16'h00CC;
defparam \P|IMME|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
fiftyfivenm_lcell_comb \P|IMME|Mux4~0 (
// Equation(s):
// \P|IMME|Mux4~0_combout  = (\P|CU|extend[1]~7_combout  & ((\P|CU|extend~5_combout ))) # (!\P|CU|extend[1]~7_combout  & (\P|CU|PC_select~0_combout ))

	.dataa(\P|CU|PC_select~0_combout ),
	.datab(\P|CU|extend~5_combout ),
	.datac(gnd),
	.datad(\P|CU|extend[1]~7_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux4~0 .lut_mask = 16'hCCAA;
defparam \P|IMME|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
fiftyfivenm_lcell_comb \P|IMME|Mux6~0 (
// Equation(s):
// \P|IMME|Mux6~0_combout  = (\P|CU|extend[1]~7_combout  & ((\P|IR|bit3|Q~q ) # ((\P|IMME|Mux4~0_combout )))) # (!\P|CU|extend[1]~7_combout  & (((\P|IMME|Mux15~1_combout  & !\P|IMME|Mux4~0_combout ))))

	.dataa(\P|IR|bit3|Q~q ),
	.datab(\P|CU|extend[1]~7_combout ),
	.datac(\P|IMME|Mux15~1_combout ),
	.datad(\P|IMME|Mux4~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux6~0 .lut_mask = 16'hCCB8;
defparam \P|IMME|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
fiftyfivenm_lcell_comb \P|IMME|Mux6~1 (
// Equation(s):
// \P|IMME|Mux6~1_combout  = (\P|IMME|Mux6~0_combout  & (((\P|IR|bit15|Q~q ) # (!\P|IMME|Mux4~0_combout )))) # (!\P|IMME|Mux6~0_combout  & (\P|IR|bit12|Q~q  & ((\P|IMME|Mux4~0_combout ))))

	.dataa(\P|IR|bit12|Q~q ),
	.datab(\P|IR|bit15|Q~q ),
	.datac(\P|IMME|Mux6~0_combout ),
	.datad(\P|IMME|Mux4~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux6~1 .lut_mask = 16'hCAF0;
defparam \P|IMME|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
fiftyfivenm_lcell_comb \P|Adder_comp|S8|C_out~0 (
// Equation(s):
// \P|Adder_comp|S8|C_out~0_combout  = (\P|PC|bit8|Q~q  & ((\P|Adder_comp|S7|C_out~0_combout ) # ((\P|IMME|Mux7~1_combout  & !\P|CU|INC_select~0_combout )))) # (!\P|PC|bit8|Q~q  & (\P|IMME|Mux7~1_combout  & (\P|Adder_comp|S7|C_out~0_combout  & 
// !\P|CU|INC_select~0_combout )))

	.dataa(\P|IMME|Mux7~1_combout ),
	.datab(\P|PC|bit8|Q~q ),
	.datac(\P|Adder_comp|S7|C_out~0_combout ),
	.datad(\P|CU|INC_select~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S8|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S8|C_out~0 .lut_mask = 16'hC0E8;
defparam \P|Adder_comp|S8|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
fiftyfivenm_lcell_comb \P|Adder_comp|S9|S (
// Equation(s):
// \P|Adder_comp|S9|S~combout  = \P|PC|bit9|Q~q  $ (\P|Adder_comp|S8|C_out~0_combout  $ (((\P|IMME|Mux6~1_combout  & !\P|CU|INC_select~0_combout ))))

	.dataa(\P|PC|bit9|Q~q ),
	.datab(\P|IMME|Mux6~1_combout ),
	.datac(\P|CU|INC_select~0_combout ),
	.datad(\P|Adder_comp|S8|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S9|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S9|S .lut_mask = 16'h59A6;
defparam \P|Adder_comp|S9|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
fiftyfivenm_lcell_comb \P|PC|bit9|Q~0 (
// Equation(s):
// \P|PC|bit9|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & (\P|Adder_comp|S9|S~combout )) # (!\P|CU|PC_select[0]~3_combout  & ((\P|RA|bit9|Q~q )))

	.dataa(\P|Adder_comp|S9|S~combout ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|RA|bit9|Q~q ),
	.cin(gnd),
	.combout(\P|PC|bit9|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit9|Q~0 .lut_mask = 16'hBB88;
defparam \P|PC|bit9|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \P|PC|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit9|Q~0_combout ),
	.asdata(\P|IMME|Mux6~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit9|Q .is_wysiwyg = "true";
defparam \P|PC|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
fiftyfivenm_lcell_comb \P|PC_temp|bit9|Q~feeder (
// Equation(s):
// \P|PC_temp|bit9|Q~feeder_combout  = \P|PC|bit9|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|PC|bit9|Q~q ),
	.cin(gnd),
	.combout(\P|PC_temp|bit9|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit9|Q~feeder .lut_mask = 16'hFF00;
defparam \P|PC_temp|bit9|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \P|PC_temp|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit9|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit9|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \P|RY|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit9|Q~0_combout ),
	.asdata(\P|PC_temp|bit9|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit9|Q .is_wysiwyg = "true";
defparam \P|RY|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \P|REGfile|R2|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit9|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit9|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \P|REGfile|R3|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit9|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit9|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
fiftyfivenm_lcell_comb \P|REGfile|R1|bit9|Q~feeder (
// Equation(s):
// \P|REGfile|R1|bit9|Q~feeder_combout  = \P|RY|bit9|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RY|bit9|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|REGfile|R1|bit9|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R1|bit9|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|REGfile|R1|bit9|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \P|REGfile|R1|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R1|bit9|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit9|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N31
dffeas \P|REGfile|R5|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit9|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit9|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N19
dffeas \P|REGfile|R4|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit9|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit9|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux6~0 (
// Equation(s):
// \P|REGfile|M1|Mux6~0_combout  = (\P|IR|bit14|Q~q  & (\P|IR|bit13|Q~q )) # (!\P|IR|bit14|Q~q  & ((\P|IR|bit13|Q~q  & (\P|REGfile|R5|bit9|Q~q )) # (!\P|IR|bit13|Q~q  & ((\P|REGfile|R4|bit9|Q~q )))))

	.dataa(\P|IR|bit14|Q~q ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|REGfile|R5|bit9|Q~q ),
	.datad(\P|REGfile|R4|bit9|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux6~0 .lut_mask = 16'hD9C8;
defparam \P|REGfile|M1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N11
dffeas \P|REGfile|R7|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit9|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit9|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N3
dffeas \P|REGfile|R6|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit9|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit9|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux6~1 (
// Equation(s):
// \P|REGfile|M1|Mux6~1_combout  = (\P|IR|bit14|Q~q  & ((\P|REGfile|M1|Mux6~0_combout  & (\P|REGfile|R7|bit9|Q~q )) # (!\P|REGfile|M1|Mux6~0_combout  & ((\P|REGfile|R6|bit9|Q~q ))))) # (!\P|IR|bit14|Q~q  & (\P|REGfile|M1|Mux6~0_combout ))

	.dataa(\P|IR|bit14|Q~q ),
	.datab(\P|REGfile|M1|Mux6~0_combout ),
	.datac(\P|REGfile|R7|bit9|Q~q ),
	.datad(\P|REGfile|R6|bit9|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux6~1 .lut_mask = 16'hE6C4;
defparam \P|REGfile|M1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux6~2 (
// Equation(s):
// \P|REGfile|M1|Mux6~2_combout  = (\P|RA|bit6|Q~1_combout  & (((\P|RA|bit6|Q~0_combout )))) # (!\P|RA|bit6|Q~1_combout  & ((\P|RA|bit6|Q~0_combout  & ((\P|REGfile|M1|Mux6~1_combout ))) # (!\P|RA|bit6|Q~0_combout  & (\P|REGfile|R1|bit9|Q~q ))))

	.dataa(\P|REGfile|R1|bit9|Q~q ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|RA|bit6|Q~0_combout ),
	.datad(\P|REGfile|M1|Mux6~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux6~2 .lut_mask = 16'hF2C2;
defparam \P|REGfile|M1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux6~3 (
// Equation(s):
// \P|REGfile|M1|Mux6~3_combout  = (\P|RA|bit6|Q~1_combout  & ((\P|REGfile|M1|Mux6~2_combout  & ((\P|REGfile|R3|bit9|Q~q ))) # (!\P|REGfile|M1|Mux6~2_combout  & (\P|REGfile|R2|bit9|Q~q )))) # (!\P|RA|bit6|Q~1_combout  & (((\P|REGfile|M1|Mux6~2_combout ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|REGfile|R2|bit9|Q~q ),
	.datac(\P|REGfile|R3|bit9|Q~q ),
	.datad(\P|REGfile|M1|Mux6~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux6~3 .lut_mask = 16'hF588;
defparam \P|REGfile|M1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux6~4 (
// Equation(s):
// \P|REGfile|M1|Mux6~4_combout  = (\P|REGfile|M1|Mux6~3_combout  & ((\P|RA|bit6|Q~1_combout ) # ((\P|RA|bit6|Q~0_combout ) # (\P|IR|bit13|Q~q ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|IR|bit13|Q~q ),
	.datad(\P|REGfile|M1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux6~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \P|RA|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit9|Q .is_wysiwyg = "true";
defparam \P|RA|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[9]~9 (
// Equation(s):
// \P|ALU_comp|M1|result[9]~9_combout  = \P|RA|bit9|Q~q  $ (((\P|CU|Equal9~0_combout  & (\P|CU|Equal1~0_combout  & \P|CU|Equal0~0_combout ))))

	.dataa(\P|CU|Equal9~0_combout ),
	.datab(\P|RA|bit9|Q~q ),
	.datac(\P|CU|Equal1~0_combout ),
	.datad(\P|CU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[9]~9 .lut_mask = 16'h6CCC;
defparam \P|ALU_comp|M1|result[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux6~0 (
// Equation(s):
// \P|REGfile|M2|Mux6~0_combout  = (\P|IR|bit11|Q~q  & (((\P|IR|bit10|Q~q )))) # (!\P|IR|bit11|Q~q  & ((\P|IR|bit10|Q~q  & (\P|REGfile|R5|bit9|Q~q )) # (!\P|IR|bit10|Q~q  & ((\P|REGfile|R4|bit9|Q~q )))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R5|bit9|Q~q ),
	.datac(\P|REGfile|R4|bit9|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux6~0 .lut_mask = 16'hEE50;
defparam \P|REGfile|M2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux6~1 (
// Equation(s):
// \P|REGfile|M2|Mux6~1_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|M2|Mux6~0_combout  & ((\P|REGfile|R7|bit9|Q~q ))) # (!\P|REGfile|M2|Mux6~0_combout  & (\P|REGfile|R6|bit9|Q~q )))) # (!\P|IR|bit11|Q~q  & (\P|REGfile|M2|Mux6~0_combout ))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|M2|Mux6~0_combout ),
	.datac(\P|REGfile|R6|bit9|Q~q ),
	.datad(\P|REGfile|R7|bit9|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux6~1 .lut_mask = 16'hEC64;
defparam \P|REGfile|M2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux6~2 (
// Equation(s):
// \P|REGfile|M2|Mux6~2_combout  = (\P|RB|bit15|Q~1_combout  & (((\P|RB|bit15|Q~0_combout )))) # (!\P|RB|bit15|Q~1_combout  & ((\P|RB|bit15|Q~0_combout  & ((\P|REGfile|M2|Mux6~1_combout ))) # (!\P|RB|bit15|Q~0_combout  & (\P|REGfile|R1|bit9|Q~q ))))

	.dataa(\P|REGfile|R1|bit9|Q~q ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|RB|bit15|Q~0_combout ),
	.datad(\P|REGfile|M2|Mux6~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux6~2 .lut_mask = 16'hF2C2;
defparam \P|REGfile|M2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux6~3 (
// Equation(s):
// \P|REGfile|M2|Mux6~3_combout  = (\P|RB|bit15|Q~1_combout  & ((\P|REGfile|M2|Mux6~2_combout  & (\P|REGfile|R3|bit9|Q~q )) # (!\P|REGfile|M2|Mux6~2_combout  & ((\P|REGfile|R2|bit9|Q~q ))))) # (!\P|RB|bit15|Q~1_combout  & (((\P|REGfile|M2|Mux6~2_combout ))))

	.dataa(\P|REGfile|R3|bit9|Q~q ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R2|bit9|Q~q ),
	.datad(\P|REGfile|M2|Mux6~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux6~3 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux6~4 (
// Equation(s):
// \P|REGfile|M2|Mux6~4_combout  = (\P|REGfile|M2|Mux6~3_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|RB|bit15|Q~0_combout ) # (\P|IR|bit10|Q~q ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|IR|bit10|Q~q ),
	.datad(\P|REGfile|M2|Mux6~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux6~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \P|RB|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit9|Q .is_wysiwyg = "true";
defparam \P|RB|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[9]~6 (
// Equation(s):
// \P|ALU_comp|M2|result[9]~6_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux6~1_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit9|Q~q ))))

	.dataa(\P|CU|B_select~0_combout ),
	.datab(\P|CU|B_inv~1_combout ),
	.datac(\P|RB|bit9|Q~q ),
	.datad(\P|IMME|Mux6~1_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[9]~6 .lut_mask = 16'h369C;
defparam \P|ALU_comp|M2|result[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[8]~7 (
// Equation(s):
// \P|ALU_comp|M2|result[8]~7_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux7~1_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit8|Q~q ))))

	.dataa(\P|CU|B_inv~1_combout ),
	.datab(\P|RB|bit8|Q~q ),
	.datac(\P|CU|B_select~0_combout ),
	.datad(\P|IMME|Mux7~1_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[8]~7 .lut_mask = 16'h56A6;
defparam \P|ALU_comp|M2|result[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S7|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S7|C_out~0_combout  = (\P|ALU_comp|M2|result[7]~8_combout  & ((\P|ALU_comp|A1|S6|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit7|Q~q )))) # (!\P|ALU_comp|M2|result[7]~8_combout  & (\P|ALU_comp|A1|S6|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit7|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit7|Q~q ),
	.datac(\P|ALU_comp|M2|result[7]~8_combout ),
	.datad(\P|ALU_comp|A1|S6|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S7|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S7|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S7|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S8|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S8|C_out~0_combout  = (\P|ALU_comp|M2|result[8]~7_combout  & ((\P|ALU_comp|A1|S7|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit8|Q~q )))) # (!\P|ALU_comp|M2|result[8]~7_combout  & (\P|ALU_comp|A1|S7|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit8|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit8|Q~q ),
	.datac(\P|ALU_comp|M2|result[8]~7_combout ),
	.datad(\P|ALU_comp|A1|S7|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S8|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S8|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S8|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S9|S (
// Equation(s):
// \P|ALU_comp|A1|S9|S~combout  = \P|ALU_comp|M2|result[9]~6_combout  $ (\P|RA|bit9|Q~q  $ (\P|ALU_comp|A1|S8|C_out~0_combout  $ (\P|CU|A_inv~0_combout )))

	.dataa(\P|ALU_comp|M2|result[9]~6_combout ),
	.datab(\P|RA|bit9|Q~q ),
	.datac(\P|ALU_comp|A1|S8|C_out~0_combout ),
	.datad(\P|CU|A_inv~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S9|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S9|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S9|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux6~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux6~0_combout  = (\P|CU|ALU_op[1]~7_combout  & ((\P|CU|ALU_op[0]~9_combout  & (\P|ALU_comp|A1|S9|S~combout )) # (!\P|CU|ALU_op[0]~9_combout  & ((\P|ALU_comp|M2|result[9]~6_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & 
// (((\P|ALU_comp|M2|result[9]~6_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|A1|S9|S~combout ),
	.datac(\P|CU|ALU_op[0]~9_combout ),
	.datad(\P|ALU_comp|M2|result[9]~6_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux6~0 .lut_mask = 16'hDF80;
defparam \P|ALU_comp|M3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux6~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux6~1_combout  = (\P|ALU_comp|M3|Mux6~0_combout  & ((\P|CU|ALU_op[0]~9_combout ) # (\P|CU|ALU_op[1]~7_combout  $ (\P|ALU_comp|M1|result[9]~9_combout )))) # (!\P|ALU_comp|M3|Mux6~0_combout  & (\P|ALU_comp|M1|result[9]~9_combout  & 
// (\P|CU|ALU_op[1]~7_combout  $ (\P|CU|ALU_op[0]~9_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|M1|result[9]~9_combout ),
	.datac(\P|CU|ALU_op[0]~9_combout ),
	.datad(\P|ALU_comp|M3|Mux6~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux6~1 .lut_mask = 16'hF648;
defparam \P|ALU_comp|M3|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \P|RZ|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit9|Q .is_wysiwyg = "true";
defparam \P|RZ|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
fiftyfivenm_lcell_comb \P|muxMA|result[9]~3 (
// Equation(s):
// \P|muxMA|result[9]~3_combout  = (\P|CU|Equal0~1_combout  & ((\P|PC|bit9|Q~q ))) # (!\P|CU|Equal0~1_combout  & (\P|RZ|bit9|Q~q ))

	.dataa(\P|CU|Equal0~1_combout ),
	.datab(\P|RZ|bit9|Q~q ),
	.datac(gnd),
	.datad(\P|PC|bit9|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[9]~3 .lut_mask = 16'hEE44;
defparam \P|muxMA|result[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
fiftyfivenm_lcell_comb \P|REGfile|R3|bit10|Q~feeder (
// Equation(s):
// \P|REGfile|R3|bit10|Q~feeder_combout  = \P|RY|bit10|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RY|bit10|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|REGfile|R3|bit10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R3|bit10|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|REGfile|R3|bit10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \P|REGfile|R3|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R3|bit10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit10|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N15
dffeas \P|REGfile|R2|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit10|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit10|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \P|REGfile|R1|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit10|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit10|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux5~2 (
// Equation(s):
// \P|REGfile|M1|Mux5~2_combout  = (\P|RA|bit6|Q~0_combout  & (\P|RA|bit6|Q~1_combout )) # (!\P|RA|bit6|Q~0_combout  & ((\P|RA|bit6|Q~1_combout  & (\P|REGfile|R2|bit10|Q~q )) # (!\P|RA|bit6|Q~1_combout  & ((\P|REGfile|R1|bit10|Q~q )))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|REGfile|R2|bit10|Q~q ),
	.datad(\P|REGfile|R1|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux5~2 .lut_mask = 16'hD9C8;
defparam \P|REGfile|M1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N5
dffeas \P|REGfile|R5|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit10|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit10|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N17
dffeas \P|REGfile|R6|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit10|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit10|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N29
dffeas \P|REGfile|R4|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit10|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit10|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux5~0 (
// Equation(s):
// \P|REGfile|M1|Mux5~0_combout  = (\P|IR|bit14|Q~q  & ((\P|IR|bit13|Q~q ) # ((\P|REGfile|R6|bit10|Q~q )))) # (!\P|IR|bit14|Q~q  & (!\P|IR|bit13|Q~q  & ((\P|REGfile|R4|bit10|Q~q ))))

	.dataa(\P|IR|bit14|Q~q ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|REGfile|R6|bit10|Q~q ),
	.datad(\P|REGfile|R4|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux5~0 .lut_mask = 16'hB9A8;
defparam \P|REGfile|M1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux5~1 (
// Equation(s):
// \P|REGfile|M1|Mux5~1_combout  = (\P|IR|bit13|Q~q  & ((\P|REGfile|M1|Mux5~0_combout  & ((\P|REGfile|R7|bit10|Q~q ))) # (!\P|REGfile|M1|Mux5~0_combout  & (\P|REGfile|R5|bit10|Q~q )))) # (!\P|IR|bit13|Q~q  & (((\P|REGfile|M1|Mux5~0_combout ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|REGfile|R5|bit10|Q~q ),
	.datac(\P|REGfile|R7|bit10|Q~q ),
	.datad(\P|REGfile|M1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux5~1 .lut_mask = 16'hF588;
defparam \P|REGfile|M1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux5~3 (
// Equation(s):
// \P|REGfile|M1|Mux5~3_combout  = (\P|REGfile|M1|Mux5~2_combout  & ((\P|REGfile|R3|bit10|Q~q ) # ((!\P|RA|bit6|Q~0_combout )))) # (!\P|REGfile|M1|Mux5~2_combout  & (((\P|REGfile|M1|Mux5~1_combout  & \P|RA|bit6|Q~0_combout ))))

	.dataa(\P|REGfile|R3|bit10|Q~q ),
	.datab(\P|REGfile|M1|Mux5~2_combout ),
	.datac(\P|REGfile|M1|Mux5~1_combout ),
	.datad(\P|RA|bit6|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux5~3 .lut_mask = 16'hB8CC;
defparam \P|REGfile|M1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux5~4 (
// Equation(s):
// \P|REGfile|M1|Mux5~4_combout  = (\P|REGfile|M1|Mux5~3_combout  & ((\P|IR|bit13|Q~q ) # ((\P|RA|bit6|Q~0_combout ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|RA|bit6|Q~1_combout ),
	.datad(\P|REGfile|M1|Mux5~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux5~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \P|RA|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit10|Q .is_wysiwyg = "true";
defparam \P|RA|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
fiftyfivenm_lcell_comb \P|Adder_comp|S9|C_out~0 (
// Equation(s):
// \P|Adder_comp|S9|C_out~0_combout  = (\P|PC|bit9|Q~q  & ((\P|Adder_comp|S8|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux6~1_combout )))) # (!\P|PC|bit9|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|IMME|Mux6~1_combout  & 
// \P|Adder_comp|S8|C_out~0_combout )))

	.dataa(\P|PC|bit9|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|IMME|Mux6~1_combout ),
	.datad(\P|Adder_comp|S8|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S9|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S9|C_out~0 .lut_mask = 16'hBA20;
defparam \P|Adder_comp|S9|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
fiftyfivenm_lcell_comb \P|IMME|Mux5~0 (
// Equation(s):
// \P|IMME|Mux5~0_combout  = (\P|CU|extend[1]~7_combout  & ((\P|IR|bit4|Q~q ) # ((\P|IMME|Mux4~0_combout )))) # (!\P|CU|extend[1]~7_combout  & (((\P|IMME|Mux15~1_combout  & !\P|IMME|Mux4~0_combout ))))

	.dataa(\P|CU|extend[1]~7_combout ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|IMME|Mux15~1_combout ),
	.datad(\P|IMME|Mux4~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux5~0 .lut_mask = 16'hAAD8;
defparam \P|IMME|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
fiftyfivenm_lcell_comb \P|IMME|Mux5~1 (
// Equation(s):
// \P|IMME|Mux5~1_combout  = (\P|IMME|Mux5~0_combout  & ((\P|IR|bit15|Q~q ) # ((!\P|IMME|Mux4~0_combout )))) # (!\P|IMME|Mux5~0_combout  & (((\P|IR|bit13|Q~q  & \P|IMME|Mux4~0_combout ))))

	.dataa(\P|IMME|Mux5~0_combout ),
	.datab(\P|IR|bit15|Q~q ),
	.datac(\P|IR|bit13|Q~q ),
	.datad(\P|IMME|Mux4~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux5~1 .lut_mask = 16'hD8AA;
defparam \P|IMME|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
fiftyfivenm_lcell_comb \P|Adder_comp|S10|S (
// Equation(s):
// \P|Adder_comp|S10|S~combout  = \P|PC|bit10|Q~q  $ (\P|Adder_comp|S9|C_out~0_combout  $ (((!\P|CU|INC_select~0_combout  & \P|IMME|Mux5~1_combout ))))

	.dataa(\P|CU|INC_select~0_combout ),
	.datab(\P|PC|bit10|Q~q ),
	.datac(\P|Adder_comp|S9|C_out~0_combout ),
	.datad(\P|IMME|Mux5~1_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S10|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S10|S .lut_mask = 16'h693C;
defparam \P|Adder_comp|S10|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
fiftyfivenm_lcell_comb \P|PC|bit10|Q~0 (
// Equation(s):
// \P|PC|bit10|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S10|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit10|Q~q ))

	.dataa(\P|RA|bit10|Q~q ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|Adder_comp|S10|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit10|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit10|Q~0 .lut_mask = 16'hEE22;
defparam \P|PC|bit10|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \P|PC|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit10|Q~0_combout ),
	.asdata(\P|IMME|Mux5~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit10|Q .is_wysiwyg = "true";
defparam \P|PC|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
fiftyfivenm_lcell_comb \P|muxMA|result[10]~2 (
// Equation(s):
// \P|muxMA|result[10]~2_combout  = (\P|CU|Equal0~1_combout  & ((\P|PC|bit10|Q~q ))) # (!\P|CU|Equal0~1_combout  & (\P|RZ|bit10|Q~q ))

	.dataa(\P|CU|Equal0~1_combout ),
	.datab(\P|RZ|bit10|Q~q ),
	.datac(gnd),
	.datad(\P|PC|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[10]~2 .lut_mask = 16'hEE44;
defparam \P|muxMA|result[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[11]~11 (
// Equation(s):
// \P|ALU_comp|M1|result[11]~11_combout  = \P|RA|bit11|Q~q  $ (((\P|CU|Equal1~0_combout  & (\P|CU|Equal9~0_combout  & \P|CU|Equal0~0_combout ))))

	.dataa(\P|CU|Equal1~0_combout ),
	.datab(\P|RA|bit11|Q~q ),
	.datac(\P|CU|Equal9~0_combout ),
	.datad(\P|CU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[11]~11 .lut_mask = 16'h6CCC;
defparam \P|ALU_comp|M1|result[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \P|REGfile|R3|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit11|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit11|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N3
dffeas \P|REGfile|R1|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit11|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit11|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N11
dffeas \P|REGfile|R6|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit11|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit11|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N7
dffeas \P|REGfile|R7|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit11|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit11|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N3
dffeas \P|REGfile|R5|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit11|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit11|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N7
dffeas \P|REGfile|R4|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit11|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit11|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux4~0 (
// Equation(s):
// \P|REGfile|M2|Mux4~0_combout  = (\P|IR|bit11|Q~q  & (\P|IR|bit10|Q~q )) # (!\P|IR|bit11|Q~q  & ((\P|IR|bit10|Q~q  & (\P|REGfile|R5|bit11|Q~q )) # (!\P|IR|bit10|Q~q  & ((\P|REGfile|R4|bit11|Q~q )))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|IR|bit10|Q~q ),
	.datac(\P|REGfile|R5|bit11|Q~q ),
	.datad(\P|REGfile|R4|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux4~0 .lut_mask = 16'hD9C8;
defparam \P|REGfile|M2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux4~1 (
// Equation(s):
// \P|REGfile|M2|Mux4~1_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|M2|Mux4~0_combout  & ((\P|REGfile|R7|bit11|Q~q ))) # (!\P|REGfile|M2|Mux4~0_combout  & (\P|REGfile|R6|bit11|Q~q )))) # (!\P|IR|bit11|Q~q  & (((\P|REGfile|M2|Mux4~0_combout ))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R6|bit11|Q~q ),
	.datac(\P|REGfile|R7|bit11|Q~q ),
	.datad(\P|REGfile|M2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux4~1 .lut_mask = 16'hF588;
defparam \P|REGfile|M2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux4~2 (
// Equation(s):
// \P|REGfile|M2|Mux4~2_combout  = (\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|REGfile|M2|Mux4~1_combout )))) # (!\P|RB|bit15|Q~0_combout  & (!\P|RB|bit15|Q~1_combout  & (\P|REGfile|R1|bit11|Q~q )))

	.dataa(\P|RB|bit15|Q~0_combout ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R1|bit11|Q~q ),
	.datad(\P|REGfile|M2|Mux4~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux4~2 .lut_mask = 16'hBA98;
defparam \P|REGfile|M2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux4~3 (
// Equation(s):
// \P|REGfile|M2|Mux4~3_combout  = (\P|RB|bit15|Q~1_combout  & ((\P|REGfile|M2|Mux4~2_combout  & (\P|REGfile|R3|bit11|Q~q )) # (!\P|REGfile|M2|Mux4~2_combout  & ((\P|REGfile|R2|bit11|Q~q ))))) # (!\P|RB|bit15|Q~1_combout  & (((\P|REGfile|M2|Mux4~2_combout 
// ))))

	.dataa(\P|REGfile|R3|bit11|Q~q ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R2|bit11|Q~q ),
	.datad(\P|REGfile|M2|Mux4~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux4~3 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux4~4 (
// Equation(s):
// \P|REGfile|M2|Mux4~4_combout  = (\P|REGfile|M2|Mux4~3_combout  & ((\P|IR|bit10|Q~q ) # ((\P|RB|bit15|Q~1_combout ) # (\P|RB|bit15|Q~0_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|RB|bit15|Q~0_combout ),
	.datad(\P|REGfile|M2|Mux4~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux4~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \P|RB|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit11|Q .is_wysiwyg = "true";
defparam \P|RB|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
fiftyfivenm_lcell_comb \P|IMME|Mux4~1 (
// Equation(s):
// \P|IMME|Mux4~1_combout  = (\P|CU|extend[1]~7_combout  & ((\P|IR|bit5|Q~q ) # ((\P|IMME|Mux4~0_combout )))) # (!\P|CU|extend[1]~7_combout  & (((\P|IMME|Mux15~1_combout  & !\P|IMME|Mux4~0_combout ))))

	.dataa(\P|CU|extend[1]~7_combout ),
	.datab(\P|IR|bit5|Q~q ),
	.datac(\P|IMME|Mux15~1_combout ),
	.datad(\P|IMME|Mux4~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux4~1 .lut_mask = 16'hAAD8;
defparam \P|IMME|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
fiftyfivenm_lcell_comb \P|IMME|Mux4~2 (
// Equation(s):
// \P|IMME|Mux4~2_combout  = (\P|IMME|Mux4~0_combout  & ((\P|IMME|Mux4~1_combout  & ((\P|IR|bit15|Q~q ))) # (!\P|IMME|Mux4~1_combout  & (\P|IR|bit14|Q~q )))) # (!\P|IMME|Mux4~0_combout  & (((\P|IMME|Mux4~1_combout ))))

	.dataa(\P|IR|bit14|Q~q ),
	.datab(\P|IR|bit15|Q~q ),
	.datac(\P|IMME|Mux4~0_combout ),
	.datad(\P|IMME|Mux4~1_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux4~2 .lut_mask = 16'hCFA0;
defparam \P|IMME|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[11]~4 (
// Equation(s):
// \P|ALU_comp|M2|result[11]~4_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux4~2_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit11|Q~q ))))

	.dataa(\P|CU|B_inv~1_combout ),
	.datab(\P|RB|bit11|Q~q ),
	.datac(\P|IMME|Mux4~2_combout ),
	.datad(\P|CU|B_select~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[11]~4 .lut_mask = 16'h5A66;
defparam \P|ALU_comp|M2|result[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[10]~5 (
// Equation(s):
// \P|ALU_comp|M2|result[10]~5_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux5~1_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit10|Q~q ))))

	.dataa(\P|CU|B_select~0_combout ),
	.datab(\P|CU|B_inv~1_combout ),
	.datac(\P|RB|bit10|Q~q ),
	.datad(\P|IMME|Mux5~1_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[10]~5 .lut_mask = 16'h369C;
defparam \P|ALU_comp|M2|result[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S9|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S9|C_out~0_combout  = (\P|ALU_comp|M2|result[9]~6_combout  & ((\P|ALU_comp|A1|S8|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit9|Q~q )))) # (!\P|ALU_comp|M2|result[9]~6_combout  & (\P|ALU_comp|A1|S8|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit9|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit9|Q~q ),
	.datac(\P|ALU_comp|M2|result[9]~6_combout ),
	.datad(\P|ALU_comp|A1|S8|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S9|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S9|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S9|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S10|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S10|C_out~0_combout  = (\P|ALU_comp|M2|result[10]~5_combout  & ((\P|ALU_comp|A1|S9|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit10|Q~q )))) # (!\P|ALU_comp|M2|result[10]~5_combout  & (\P|ALU_comp|A1|S9|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit10|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit10|Q~q ),
	.datac(\P|ALU_comp|M2|result[10]~5_combout ),
	.datad(\P|ALU_comp|A1|S9|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S10|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S10|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S10|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S11|S (
// Equation(s):
// \P|ALU_comp|A1|S11|S~combout  = \P|CU|A_inv~0_combout  $ (\P|ALU_comp|M2|result[11]~4_combout  $ (\P|RA|bit11|Q~q  $ (\P|ALU_comp|A1|S10|C_out~0_combout )))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|ALU_comp|M2|result[11]~4_combout ),
	.datac(\P|RA|bit11|Q~q ),
	.datad(\P|ALU_comp|A1|S10|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S11|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S11|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S11|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux4~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux4~0_combout  = (\P|CU|ALU_op[0]~9_combout  & ((\P|CU|ALU_op[1]~7_combout  & ((\P|ALU_comp|A1|S11|S~combout ))) # (!\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|M2|result[11]~4_combout )))) # (!\P|CU|ALU_op[0]~9_combout  & 
// (\P|ALU_comp|M2|result[11]~4_combout ))

	.dataa(\P|CU|ALU_op[0]~9_combout ),
	.datab(\P|ALU_comp|M2|result[11]~4_combout ),
	.datac(\P|CU|ALU_op[1]~7_combout ),
	.datad(\P|ALU_comp|A1|S11|S~combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux4~0 .lut_mask = 16'hEC4C;
defparam \P|ALU_comp|M3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux4~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux4~1_combout  = (\P|ALU_comp|M3|Mux4~0_combout  & ((\P|CU|ALU_op[0]~9_combout ) # (\P|CU|ALU_op[1]~7_combout  $ (\P|ALU_comp|M1|result[11]~11_combout )))) # (!\P|ALU_comp|M3|Mux4~0_combout  & (\P|ALU_comp|M1|result[11]~11_combout  & 
// (\P|CU|ALU_op[1]~7_combout  $ (\P|CU|ALU_op[0]~9_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|M1|result[11]~11_combout ),
	.datac(\P|CU|ALU_op[0]~9_combout ),
	.datad(\P|ALU_comp|M3|Mux4~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux4~1 .lut_mask = 16'hF648;
defparam \P|ALU_comp|M3|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N15
dffeas \P|RZ|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit11|Q .is_wysiwyg = "true";
defparam \P|RZ|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
fiftyfivenm_lcell_comb \P|RY|bit11|Q~0 (
// Equation(s):
// \P|RY|bit11|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[11]~19_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit11|Q~q ))

	.dataa(\P|CU|MA_select~0_combout ),
	.datab(\P|RZ|bit11|Q~q ),
	.datac(gnd),
	.datad(\MemIO|Data_out[11]~19_combout ),
	.cin(gnd),
	.combout(\P|RY|bit11|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit11|Q~0 .lut_mask = 16'hEE44;
defparam \P|RY|bit11|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
fiftyfivenm_lcell_comb \P|PC_temp|bit11|Q~feeder (
// Equation(s):
// \P|PC_temp|bit11|Q~feeder_combout  = \P|PC|bit11|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|PC|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|PC_temp|bit11|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit11|Q~feeder .lut_mask = 16'hFF00;
defparam \P|PC_temp|bit11|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N5
dffeas \P|PC_temp|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit11|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit11|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \P|RY|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit11|Q~0_combout ),
	.asdata(\P|PC_temp|bit11|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit11|Q .is_wysiwyg = "true";
defparam \P|RY|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \P|REGfile|R2|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit11|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit11|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux4~0 (
// Equation(s):
// \P|REGfile|M1|Mux4~0_combout  = (\P|IR|bit13|Q~q  & ((\P|REGfile|R5|bit11|Q~q ) # ((\P|IR|bit14|Q~q )))) # (!\P|IR|bit13|Q~q  & (((\P|REGfile|R4|bit11|Q~q  & !\P|IR|bit14|Q~q ))))

	.dataa(\P|REGfile|R5|bit11|Q~q ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|REGfile|R4|bit11|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux4~0 .lut_mask = 16'hCCB8;
defparam \P|REGfile|M1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux4~1 (
// Equation(s):
// \P|REGfile|M1|Mux4~1_combout  = (\P|REGfile|M1|Mux4~0_combout  & ((\P|REGfile|R7|bit11|Q~q ) # ((!\P|IR|bit14|Q~q )))) # (!\P|REGfile|M1|Mux4~0_combout  & (((\P|REGfile|R6|bit11|Q~q  & \P|IR|bit14|Q~q ))))

	.dataa(\P|REGfile|M1|Mux4~0_combout ),
	.datab(\P|REGfile|R7|bit11|Q~q ),
	.datac(\P|REGfile|R6|bit11|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux4~1 .lut_mask = 16'hD8AA;
defparam \P|REGfile|M1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux4~2 (
// Equation(s):
// \P|REGfile|M1|Mux4~2_combout  = (\P|RA|bit6|Q~1_combout  & (((\P|RA|bit6|Q~0_combout )))) # (!\P|RA|bit6|Q~1_combout  & ((\P|RA|bit6|Q~0_combout  & ((\P|REGfile|M1|Mux4~1_combout ))) # (!\P|RA|bit6|Q~0_combout  & (\P|REGfile|R1|bit11|Q~q ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|REGfile|R1|bit11|Q~q ),
	.datac(\P|RA|bit6|Q~0_combout ),
	.datad(\P|REGfile|M1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux4~2 .lut_mask = 16'hF4A4;
defparam \P|REGfile|M1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux4~3 (
// Equation(s):
// \P|REGfile|M1|Mux4~3_combout  = (\P|RA|bit6|Q~1_combout  & ((\P|REGfile|M1|Mux4~2_combout  & ((\P|REGfile|R3|bit11|Q~q ))) # (!\P|REGfile|M1|Mux4~2_combout  & (\P|REGfile|R2|bit11|Q~q )))) # (!\P|RA|bit6|Q~1_combout  & (((\P|REGfile|M1|Mux4~2_combout ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|REGfile|R2|bit11|Q~q ),
	.datac(\P|REGfile|R3|bit11|Q~q ),
	.datad(\P|REGfile|M1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux4~3 .lut_mask = 16'hF588;
defparam \P|REGfile|M1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux4~4 (
// Equation(s):
// \P|REGfile|M1|Mux4~4_combout  = (\P|REGfile|M1|Mux4~3_combout  & ((\P|RA|bit6|Q~1_combout ) # ((\P|IR|bit13|Q~q ) # (\P|RA|bit6|Q~0_combout ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|RA|bit6|Q~0_combout ),
	.datad(\P|REGfile|M1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux4~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \P|RA|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux4~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit11|Q .is_wysiwyg = "true";
defparam \P|RA|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
fiftyfivenm_lcell_comb \P|Adder_comp|S10|C_out~0 (
// Equation(s):
// \P|Adder_comp|S10|C_out~0_combout  = (\P|PC|bit10|Q~q  & ((\P|Adder_comp|S9|C_out~0_combout ) # ((\P|IMME|Mux5~1_combout  & !\P|CU|INC_select~0_combout )))) # (!\P|PC|bit10|Q~q  & (\P|IMME|Mux5~1_combout  & (!\P|CU|INC_select~0_combout  & 
// \P|Adder_comp|S9|C_out~0_combout )))

	.dataa(\P|IMME|Mux5~1_combout ),
	.datab(\P|PC|bit10|Q~q ),
	.datac(\P|CU|INC_select~0_combout ),
	.datad(\P|Adder_comp|S9|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S10|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S10|C_out~0 .lut_mask = 16'hCE08;
defparam \P|Adder_comp|S10|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
fiftyfivenm_lcell_comb \P|Adder_comp|S11|S (
// Equation(s):
// \P|Adder_comp|S11|S~combout  = \P|PC|bit11|Q~q  $ (\P|Adder_comp|S10|C_out~0_combout  $ (((!\P|CU|INC_select~0_combout  & \P|IMME|Mux4~2_combout ))))

	.dataa(\P|CU|INC_select~0_combout ),
	.datab(\P|PC|bit11|Q~q ),
	.datac(\P|IMME|Mux4~2_combout ),
	.datad(\P|Adder_comp|S10|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S11|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S11|S .lut_mask = 16'h639C;
defparam \P|Adder_comp|S11|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
fiftyfivenm_lcell_comb \P|PC|bit11|Q~0 (
// Equation(s):
// \P|PC|bit11|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S11|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit11|Q~q ))

	.dataa(\P|RA|bit11|Q~q ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|Adder_comp|S11|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit11|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit11|Q~0 .lut_mask = 16'hEE22;
defparam \P|PC|bit11|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \P|PC|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit11|Q~0_combout ),
	.asdata(\P|IMME|Mux4~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit11|Q .is_wysiwyg = "true";
defparam \P|PC|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
fiftyfivenm_lcell_comb \P|muxMA|result[11]~1 (
// Equation(s):
// \P|muxMA|result[11]~1_combout  = (\P|CU|Equal0~1_combout  & (\P|PC|bit11|Q~q )) # (!\P|CU|Equal0~1_combout  & ((\P|RZ|bit11|Q~q )))

	.dataa(gnd),
	.datab(\P|PC|bit11|Q~q ),
	.datac(\P|RZ|bit11|Q~q ),
	.datad(\P|CU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\P|muxMA|result[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[11]~1 .lut_mask = 16'hCCF0;
defparam \P|muxMA|result[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
fiftyfivenm_lcell_comb \P|RM|bit9|Q~feeder (
// Equation(s):
// \P|RM|bit9|Q~feeder_combout  = \P|RB|bit9|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RB|bit9|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|RM|bit9|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit9|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|RM|bit9|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \P|RM|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit9|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit9|Q .is_wysiwyg = "true";
defparam \P|RM|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\MemIO|comb~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\P|RM|bit9|Q~q ,\P|RM|bit8|Q~q }),
	.portaaddr({\P|muxMA|result[11]~1_combout ,\P|muxMA|result[10]~2_combout ,\P|muxMA|result[9]~3_combout ,\P|muxMA|result[8]~4_combout ,\P|muxMA|result[7]~5_combout ,\P|muxMA|result[6]~12_combout ,\P|muxMA|result[5]~6_combout ,\P|muxMA|result[4]~11_combout ,
\P|muxMA|result[3]~7_combout ,\P|muxMA|result[2]~9_combout ,\P|muxMA|result[1]~10_combout ,\P|muxMA|result[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .init_file = "MemoryInitialization.mif";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component|altsyncram_71e1:auto_generated|ALTSYNCRAM";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033400280;
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
fiftyfivenm_lcell_comb \MemIO|Data_out[8]~16 (
// Equation(s):
// \MemIO|Data_out[8]~16_combout  = (\MemIO|Data_out~4_combout  & ((\MemIO|Memory|altsyncram_component|auto_generated|q_a [8]) # ((\MemIO|Data_out[9]~6_combout  & \MemIO|SliderSwitch|bit8|Q~q )))) # (!\MemIO|Data_out~4_combout  & 
// (\MemIO|Data_out[9]~6_combout  & (\MemIO|SliderSwitch|bit8|Q~q )))

	.dataa(\MemIO|Data_out~4_combout ),
	.datab(\MemIO|Data_out[9]~6_combout ),
	.datac(\MemIO|SliderSwitch|bit8|Q~q ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\MemIO|Data_out[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[8]~16 .lut_mask = 16'hEAC0;
defparam \MemIO|Data_out[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N21
dffeas \P|IR|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[8]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit8|Q .is_wysiwyg = "true";
defparam \P|IR|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
fiftyfivenm_lcell_comb \P|muxC|Mux1~0 (
// Equation(s):
// \P|muxC|Mux1~0_combout  = (\P|CU|RF_write~0_combout  & (((\P|CU|C_select[0]~1_combout )))) # (!\P|CU|RF_write~0_combout  & ((\P|CU|C_select[0]~1_combout  & ((\P|IR|bit11|Q~q ))) # (!\P|CU|C_select[0]~1_combout  & (\P|IR|bit8|Q~q ))))

	.dataa(\P|CU|RF_write~0_combout ),
	.datab(\P|IR|bit8|Q~q ),
	.datac(\P|IR|bit11|Q~q ),
	.datad(\P|CU|C_select[0]~1_combout ),
	.cin(gnd),
	.combout(\P|muxC|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxC|Mux1~0 .lut_mask = 16'hFA44;
defparam \P|muxC|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
fiftyfivenm_lcell_comb \P|REGfile|comb~1 (
// Equation(s):
// \P|REGfile|comb~1_combout  = (\P|REGfile|comb~0_combout  & (!\P|muxC|Mux0~0_combout  & !\P|muxC|Mux1~0_combout ))

	.dataa(\P|REGfile|comb~0_combout ),
	.datab(gnd),
	.datac(\P|muxC|Mux0~0_combout ),
	.datad(\P|muxC|Mux1~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|comb~1 .lut_mask = 16'h000A;
defparam \P|REGfile|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \P|REGfile|R1|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit8|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit8|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \P|REGfile|R2|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit8|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit8|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux7~2 (
// Equation(s):
// \P|REGfile|M1|Mux7~2_combout  = (\P|RA|bit6|Q~0_combout  & (((\P|RA|bit6|Q~1_combout )))) # (!\P|RA|bit6|Q~0_combout  & ((\P|RA|bit6|Q~1_combout  & ((\P|REGfile|R2|bit8|Q~q ))) # (!\P|RA|bit6|Q~1_combout  & (\P|REGfile|R1|bit8|Q~q ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|REGfile|R1|bit8|Q~q ),
	.datac(\P|REGfile|R2|bit8|Q~q ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux7~2 .lut_mask = 16'hFA44;
defparam \P|REGfile|M1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N25
dffeas \P|REGfile|R4|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit8|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit8|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N5
dffeas \P|REGfile|R6|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit8|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit8|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux7~0 (
// Equation(s):
// \P|REGfile|M1|Mux7~0_combout  = (\P|IR|bit13|Q~q  & (((\P|IR|bit14|Q~q )))) # (!\P|IR|bit13|Q~q  & ((\P|IR|bit14|Q~q  & ((\P|REGfile|R6|bit8|Q~q ))) # (!\P|IR|bit14|Q~q  & (\P|REGfile|R4|bit8|Q~q ))))

	.dataa(\P|REGfile|R4|bit8|Q~q ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|REGfile|R6|bit8|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux7~0 .lut_mask = 16'hFC22;
defparam \P|REGfile|M1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N1
dffeas \P|REGfile|R5|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit8|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit8|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N29
dffeas \P|REGfile|R7|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit8|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit8|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux7~1 (
// Equation(s):
// \P|REGfile|M1|Mux7~1_combout  = (\P|REGfile|M1|Mux7~0_combout  & (((\P|REGfile|R7|bit8|Q~q ) # (!\P|IR|bit13|Q~q )))) # (!\P|REGfile|M1|Mux7~0_combout  & (\P|REGfile|R5|bit8|Q~q  & ((\P|IR|bit13|Q~q ))))

	.dataa(\P|REGfile|M1|Mux7~0_combout ),
	.datab(\P|REGfile|R5|bit8|Q~q ),
	.datac(\P|REGfile|R7|bit8|Q~q ),
	.datad(\P|IR|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux7~1 .lut_mask = 16'hE4AA;
defparam \P|REGfile|M1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux7~3 (
// Equation(s):
// \P|REGfile|M1|Mux7~3_combout  = (\P|RA|bit6|Q~0_combout  & ((\P|REGfile|M1|Mux7~2_combout  & (\P|REGfile|R3|bit8|Q~q )) # (!\P|REGfile|M1|Mux7~2_combout  & ((\P|REGfile|M1|Mux7~1_combout ))))) # (!\P|RA|bit6|Q~0_combout  & (\P|REGfile|M1|Mux7~2_combout ))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|REGfile|M1|Mux7~2_combout ),
	.datac(\P|REGfile|R3|bit8|Q~q ),
	.datad(\P|REGfile|M1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux7~3 .lut_mask = 16'hE6C4;
defparam \P|REGfile|M1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux7~4 (
// Equation(s):
// \P|REGfile|M1|Mux7~4_combout  = (\P|REGfile|M1|Mux7~3_combout  & ((\P|RA|bit6|Q~0_combout ) # ((\P|IR|bit13|Q~q ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|REGfile|M1|Mux7~3_combout ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux7~4 .lut_mask = 16'hF0E0;
defparam \P|REGfile|M1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \P|RA|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit8|Q .is_wysiwyg = "true";
defparam \P|RA|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
fiftyfivenm_lcell_comb \P|ALU_comp|XORout[8]~2 (
// Equation(s):
// \P|ALU_comp|XORout[8]~2_combout  = \P|CU|A_inv~0_combout  $ (\P|RA|bit8|Q~q  $ (\P|ALU_comp|M2|result[8]~7_combout ))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(gnd),
	.datac(\P|RA|bit8|Q~q ),
	.datad(\P|ALU_comp|M2|result[8]~7_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|XORout[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|XORout[8]~2 .lut_mask = 16'hA55A;
defparam \P|ALU_comp|XORout[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[8]~8 (
// Equation(s):
// \P|ALU_comp|M1|result[8]~8_combout  = \P|RA|bit8|Q~q  $ (((\P|CU|Equal0~0_combout  & (\P|CU|Equal9~0_combout  & \P|CU|Equal1~0_combout ))))

	.dataa(\P|RA|bit8|Q~q ),
	.datab(\P|CU|Equal0~0_combout ),
	.datac(\P|CU|Equal9~0_combout ),
	.datad(\P|CU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[8]~8 .lut_mask = 16'h6AAA;
defparam \P|ALU_comp|M1|result[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux7~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux7~0_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|CU|ALU_op[0]~9_combout )) # (!\P|CU|ALU_op[1]~7_combout  & ((\P|CU|ALU_op[0]~9_combout  & ((\P|ALU_comp|M1|result[8]~8_combout ) # (\P|ALU_comp|M2|result[8]~7_combout ))) # 
// (!\P|CU|ALU_op[0]~9_combout  & (\P|ALU_comp|M1|result[8]~8_combout  & \P|ALU_comp|M2|result[8]~7_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|ALU_comp|M1|result[8]~8_combout ),
	.datad(\P|ALU_comp|M2|result[8]~7_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux7~0 .lut_mask = 16'hDCC8;
defparam \P|ALU_comp|M3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux7~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux7~1_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|XORout[8]~2_combout  $ (((\P|ALU_comp|M3|Mux7~0_combout  & \P|ALU_comp|A1|S7|C_out~0_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & (((\P|ALU_comp|M3|Mux7~0_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|XORout[8]~2_combout ),
	.datac(\P|ALU_comp|M3|Mux7~0_combout ),
	.datad(\P|ALU_comp|A1|S7|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux7~1 .lut_mask = 16'h78D8;
defparam \P|ALU_comp|M3|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N17
dffeas \P|RZ|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit8|Q .is_wysiwyg = "true";
defparam \P|RZ|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
fiftyfivenm_lcell_comb \P|RY|bit8|Q~0 (
// Equation(s):
// \P|RY|bit8|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[8]~16_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit8|Q~q ))

	.dataa(\P|RZ|bit8|Q~q ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out[8]~16_combout ),
	.cin(gnd),
	.combout(\P|RY|bit8|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit8|Q~0 .lut_mask = 16'hEE22;
defparam \P|RY|bit8|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
fiftyfivenm_lcell_comb \P|PC_temp|bit8|Q~feeder (
// Equation(s):
// \P|PC_temp|bit8|Q~feeder_combout  = \P|PC|bit8|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|PC|bit8|Q~q ),
	.cin(gnd),
	.combout(\P|PC_temp|bit8|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit8|Q~feeder .lut_mask = 16'hFF00;
defparam \P|PC_temp|bit8|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N27
dffeas \P|PC_temp|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit8|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit8|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \P|RY|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit8|Q~0_combout ),
	.asdata(\P|PC_temp|bit8|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit8|Q .is_wysiwyg = "true";
defparam \P|RY|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
fiftyfivenm_lcell_comb \P|REGfile|R3|bit8|Q~feeder (
// Equation(s):
// \P|REGfile|R3|bit8|Q~feeder_combout  = \P|RY|bit8|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RY|bit8|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|REGfile|R3|bit8|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R3|bit8|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|REGfile|R3|bit8|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N23
dffeas \P|REGfile|R3|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R3|bit8|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit8|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux7~2 (
// Equation(s):
// \P|REGfile|M2|Mux7~2_combout  = (\P|RB|bit15|Q~0_combout  & (\P|RB|bit15|Q~1_combout )) # (!\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout  & ((\P|REGfile|R2|bit8|Q~q ))) # (!\P|RB|bit15|Q~1_combout  & (\P|REGfile|R1|bit8|Q~q ))))

	.dataa(\P|RB|bit15|Q~0_combout ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R1|bit8|Q~q ),
	.datad(\P|REGfile|R2|bit8|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux7~2 .lut_mask = 16'hDC98;
defparam \P|REGfile|M2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux7~0 (
// Equation(s):
// \P|REGfile|M2|Mux7~0_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|R6|bit8|Q~q ) # ((\P|IR|bit10|Q~q )))) # (!\P|IR|bit11|Q~q  & (((\P|REGfile|R4|bit8|Q~q  & !\P|IR|bit10|Q~q ))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R6|bit8|Q~q ),
	.datac(\P|REGfile|R4|bit8|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux7~0 .lut_mask = 16'hAAD8;
defparam \P|REGfile|M2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux7~1 (
// Equation(s):
// \P|REGfile|M2|Mux7~1_combout  = (\P|IR|bit10|Q~q  & ((\P|REGfile|M2|Mux7~0_combout  & (\P|REGfile|R7|bit8|Q~q )) # (!\P|REGfile|M2|Mux7~0_combout  & ((\P|REGfile|R5|bit8|Q~q ))))) # (!\P|IR|bit10|Q~q  & (((\P|REGfile|M2|Mux7~0_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|REGfile|R7|bit8|Q~q ),
	.datac(\P|REGfile|R5|bit8|Q~q ),
	.datad(\P|REGfile|M2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux7~1 .lut_mask = 16'hDDA0;
defparam \P|REGfile|M2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux7~3 (
// Equation(s):
// \P|REGfile|M2|Mux7~3_combout  = (\P|REGfile|M2|Mux7~2_combout  & ((\P|REGfile|R3|bit8|Q~q ) # ((!\P|RB|bit15|Q~0_combout )))) # (!\P|REGfile|M2|Mux7~2_combout  & (((\P|REGfile|M2|Mux7~1_combout  & \P|RB|bit15|Q~0_combout ))))

	.dataa(\P|REGfile|R3|bit8|Q~q ),
	.datab(\P|REGfile|M2|Mux7~2_combout ),
	.datac(\P|REGfile|M2|Mux7~1_combout ),
	.datad(\P|RB|bit15|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux7~3 .lut_mask = 16'hB8CC;
defparam \P|REGfile|M2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux7~4 (
// Equation(s):
// \P|REGfile|M2|Mux7~4_combout  = (\P|REGfile|M2|Mux7~3_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|RB|bit15|Q~0_combout ) # (\P|IR|bit10|Q~q ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|REGfile|M2|Mux7~3_combout ),
	.datac(\P|RB|bit15|Q~0_combout ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux7~4 .lut_mask = 16'hCCC8;
defparam \P|REGfile|M2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \P|RB|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux7~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit8|Q .is_wysiwyg = "true";
defparam \P|RB|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
fiftyfivenm_lcell_comb \P|RM|bit8|Q~feeder (
// Equation(s):
// \P|RM|bit8|Q~feeder_combout  = \P|RB|bit8|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RB|bit8|Q~q ),
	.cin(gnd),
	.combout(\P|RM|bit8|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit8|Q~feeder .lut_mask = 16'hFF00;
defparam \P|RM|bit8|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas \P|RM|bit8|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit8|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit8|Q .is_wysiwyg = "true";
defparam \P|RM|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
fiftyfivenm_lcell_comb \MemIO|Data_out[9]~17 (
// Equation(s):
// \MemIO|Data_out[9]~17_combout  = (\MemIO|Data_out~4_combout  & ((\MemIO|Memory|altsyncram_component|auto_generated|q_a [9]) # ((\MemIO|Data_out[9]~6_combout  & \MemIO|SliderSwitch|bit9|Q~q )))) # (!\MemIO|Data_out~4_combout  & 
// (\MemIO|Data_out[9]~6_combout  & (\MemIO|SliderSwitch|bit9|Q~q )))

	.dataa(\MemIO|Data_out~4_combout ),
	.datab(\MemIO|Data_out[9]~6_combout ),
	.datac(\MemIO|SliderSwitch|bit9|Q~q ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\MemIO|Data_out[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[9]~17 .lut_mask = 16'hEAC0;
defparam \MemIO|Data_out[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \P|IR|bit9|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[9]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit9|Q .is_wysiwyg = "true";
defparam \P|IR|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
fiftyfivenm_lcell_comb \P|muxC|Mux0~0 (
// Equation(s):
// \P|muxC|Mux0~0_combout  = (\P|CU|C_select[0]~1_combout  & (((\P|IR|bit12|Q~q ) # (\P|CU|RF_write~0_combout )))) # (!\P|CU|C_select[0]~1_combout  & (\P|IR|bit9|Q~q  & ((!\P|CU|RF_write~0_combout ))))

	.dataa(\P|CU|C_select[0]~1_combout ),
	.datab(\P|IR|bit9|Q~q ),
	.datac(\P|IR|bit12|Q~q ),
	.datad(\P|CU|RF_write~0_combout ),
	.cin(gnd),
	.combout(\P|muxC|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxC|Mux0~0 .lut_mask = 16'hAAE4;
defparam \P|muxC|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
fiftyfivenm_lcell_comb \P|REGfile|comb~4 (
// Equation(s):
// \P|REGfile|comb~4_combout  = (\P|REGfile|comb~0_combout  & (!\P|muxC|Mux0~0_combout  & \P|muxC|Mux1~0_combout ))

	.dataa(\P|REGfile|comb~0_combout ),
	.datab(gnd),
	.datac(\P|muxC|Mux0~0_combout ),
	.datad(\P|muxC|Mux1~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|comb~4 .lut_mask = 16'h0A00;
defparam \P|REGfile|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \P|REGfile|R3|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit13|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit13|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \P|REGfile|R1|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit13|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit13|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N27
dffeas \P|REGfile|R6|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit13|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit13|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N23
dffeas \P|REGfile|R7|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit13|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit13|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N19
dffeas \P|REGfile|R5|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit13|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit13|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N15
dffeas \P|REGfile|R4|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit13|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit13|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N14
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux2~0 (
// Equation(s):
// \P|REGfile|M2|Mux2~0_combout  = (\P|IR|bit11|Q~q  & (((\P|IR|bit10|Q~q )))) # (!\P|IR|bit11|Q~q  & ((\P|IR|bit10|Q~q  & (\P|REGfile|R5|bit13|Q~q )) # (!\P|IR|bit10|Q~q  & ((\P|REGfile|R4|bit13|Q~q )))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R5|bit13|Q~q ),
	.datac(\P|REGfile|R4|bit13|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux2~0 .lut_mask = 16'hEE50;
defparam \P|REGfile|M2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux2~1 (
// Equation(s):
// \P|REGfile|M2|Mux2~1_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|M2|Mux2~0_combout  & ((\P|REGfile|R7|bit13|Q~q ))) # (!\P|REGfile|M2|Mux2~0_combout  & (\P|REGfile|R6|bit13|Q~q )))) # (!\P|IR|bit11|Q~q  & (((\P|REGfile|M2|Mux2~0_combout ))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R6|bit13|Q~q ),
	.datac(\P|REGfile|R7|bit13|Q~q ),
	.datad(\P|REGfile|M2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux2~1 .lut_mask = 16'hF588;
defparam \P|REGfile|M2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux2~2 (
// Equation(s):
// \P|REGfile|M2|Mux2~2_combout  = (\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|REGfile|M2|Mux2~1_combout )))) # (!\P|RB|bit15|Q~0_combout  & (!\P|RB|bit15|Q~1_combout  & (\P|REGfile|R1|bit13|Q~q )))

	.dataa(\P|RB|bit15|Q~0_combout ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R1|bit13|Q~q ),
	.datad(\P|REGfile|M2|Mux2~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux2~2 .lut_mask = 16'hBA98;
defparam \P|REGfile|M2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux2~3 (
// Equation(s):
// \P|REGfile|M2|Mux2~3_combout  = (\P|RB|bit15|Q~1_combout  & ((\P|REGfile|M2|Mux2~2_combout  & (\P|REGfile|R3|bit13|Q~q )) # (!\P|REGfile|M2|Mux2~2_combout  & ((\P|REGfile|R2|bit13|Q~q ))))) # (!\P|RB|bit15|Q~1_combout  & (((\P|REGfile|M2|Mux2~2_combout 
// ))))

	.dataa(\P|REGfile|R3|bit13|Q~q ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R2|bit13|Q~q ),
	.datad(\P|REGfile|M2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux2~3 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux2~4 (
// Equation(s):
// \P|REGfile|M2|Mux2~4_combout  = (\P|REGfile|M2|Mux2~3_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|RB|bit15|Q~0_combout ) # (\P|IR|bit10|Q~q ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|REGfile|M2|Mux2~3_combout ),
	.datac(\P|RB|bit15|Q~0_combout ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux2~4 .lut_mask = 16'hCCC8;
defparam \P|REGfile|M2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N3
dffeas \P|RB|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit13|Q .is_wysiwyg = "true";
defparam \P|RB|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
fiftyfivenm_lcell_comb \P|IMME|Mux3~0 (
// Equation(s):
// \P|IMME|Mux3~0_combout  = (!\P|IMME|Mux4~0_combout  & ((\P|CU|extend[1]~7_combout  & (\P|IR|bit6|Q~q )) # (!\P|CU|extend[1]~7_combout  & ((\P|IMME|Mux15~1_combout )))))

	.dataa(\P|CU|extend[1]~7_combout ),
	.datab(\P|IR|bit6|Q~q ),
	.datac(\P|IMME|Mux4~0_combout ),
	.datad(\P|IMME|Mux15~1_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux3~0 .lut_mask = 16'h0D08;
defparam \P|IMME|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
fiftyfivenm_lcell_comb \P|IMME|Mux3~1 (
// Equation(s):
// \P|IMME|Mux3~1_combout  = (\P|IMME|Mux3~0_combout ) # ((\P|IR|bit15|Q~q  & \P|IMME|Mux4~0_combout ))

	.dataa(gnd),
	.datab(\P|IR|bit15|Q~q ),
	.datac(\P|IMME|Mux4~0_combout ),
	.datad(\P|IMME|Mux3~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux3~1 .lut_mask = 16'hFFC0;
defparam \P|IMME|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
fiftyfivenm_lcell_comb \P|Adder_comp|S11|C_out~0 (
// Equation(s):
// \P|Adder_comp|S11|C_out~0_combout  = (\P|PC|bit11|Q~q  & ((\P|Adder_comp|S10|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux4~2_combout )))) # (!\P|PC|bit11|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|IMME|Mux4~2_combout  & 
// \P|Adder_comp|S10|C_out~0_combout )))

	.dataa(\P|CU|INC_select~0_combout ),
	.datab(\P|PC|bit11|Q~q ),
	.datac(\P|IMME|Mux4~2_combout ),
	.datad(\P|Adder_comp|S10|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S11|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S11|C_out~0 .lut_mask = 16'hDC40;
defparam \P|Adder_comp|S11|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
fiftyfivenm_lcell_comb \P|Adder_comp|S12|C_out~0 (
// Equation(s):
// \P|Adder_comp|S12|C_out~0_combout  = (\P|PC|bit12|Q~q  & ((\P|Adder_comp|S11|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux3~1_combout )))) # (!\P|PC|bit12|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|IMME|Mux3~1_combout  & 
// \P|Adder_comp|S11|C_out~0_combout )))

	.dataa(\P|PC|bit12|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|IMME|Mux3~1_combout ),
	.datad(\P|Adder_comp|S11|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S12|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S12|C_out~0 .lut_mask = 16'hBA20;
defparam \P|Adder_comp|S12|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
fiftyfivenm_lcell_comb \P|Adder_comp|S13|S (
// Equation(s):
// \P|Adder_comp|S13|S~combout  = \P|PC|bit13|Q~q  $ (\P|Adder_comp|S12|C_out~0_combout  $ (((!\P|CU|INC_select~0_combout  & \P|IMME|Mux2~1_combout ))))

	.dataa(\P|PC|bit13|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|IMME|Mux2~1_combout ),
	.datad(\P|Adder_comp|S12|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S13|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S13|S .lut_mask = 16'h659A;
defparam \P|Adder_comp|S13|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
fiftyfivenm_lcell_comb \P|PC|bit13|Q~0 (
// Equation(s):
// \P|PC|bit13|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S13|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit13|Q~q ))

	.dataa(\P|RA|bit13|Q~q ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|Adder_comp|S13|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit13|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit13|Q~0 .lut_mask = 16'hEE22;
defparam \P|PC|bit13|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \P|PC|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit13|Q~0_combout ),
	.asdata(\P|IMME|Mux2~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit13|Q .is_wysiwyg = "true";
defparam \P|PC|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
fiftyfivenm_lcell_comb \P|IMME|Mux2~0 (
// Equation(s):
// \P|IMME|Mux2~0_combout  = (\P|CU|extend[1]~7_combout  & ((\P|IR|bit7|Q~q ) # ((\P|IMME|Mux4~0_combout )))) # (!\P|CU|extend[1]~7_combout  & (((\P|IMME|Mux15~1_combout  & !\P|IMME|Mux4~0_combout ))))

	.dataa(\P|CU|extend[1]~7_combout ),
	.datab(\P|IR|bit7|Q~q ),
	.datac(\P|IMME|Mux15~1_combout ),
	.datad(\P|IMME|Mux4~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux2~0 .lut_mask = 16'hAAD8;
defparam \P|IMME|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
fiftyfivenm_lcell_comb \P|IMME|Mux2~1 (
// Equation(s):
// \P|IMME|Mux2~1_combout  = (\P|IMME|Mux4~0_combout  & ((\P|IMME|Mux2~0_combout  & (\P|IR|bit15|Q~q )) # (!\P|IMME|Mux2~0_combout  & ((\P|PC|bit13|Q~q ))))) # (!\P|IMME|Mux4~0_combout  & (((\P|IMME|Mux2~0_combout ))))

	.dataa(\P|IR|bit15|Q~q ),
	.datab(\P|PC|bit13|Q~q ),
	.datac(\P|IMME|Mux4~0_combout ),
	.datad(\P|IMME|Mux2~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux2~1 .lut_mask = 16'hAFC0;
defparam \P|IMME|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[13]~2 (
// Equation(s):
// \P|ALU_comp|M2|result[13]~2_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux2~1_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit13|Q~q ))))

	.dataa(\P|RB|bit13|Q~q ),
	.datab(\P|CU|B_inv~1_combout ),
	.datac(\P|CU|B_select~0_combout ),
	.datad(\P|IMME|Mux2~1_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[13]~2 .lut_mask = 16'h36C6;
defparam \P|ALU_comp|M2|result[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux2~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux2~0_combout  = (\P|CU|ALU_op[0]~9_combout  & ((\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|A1|S13|S~combout )) # (!\P|CU|ALU_op[1]~7_combout  & ((\P|ALU_comp|M2|result[13]~2_combout ))))) # (!\P|CU|ALU_op[0]~9_combout  & 
// (((\P|ALU_comp|M2|result[13]~2_combout ))))

	.dataa(\P|CU|ALU_op[0]~9_combout ),
	.datab(\P|CU|ALU_op[1]~7_combout ),
	.datac(\P|ALU_comp|A1|S13|S~combout ),
	.datad(\P|ALU_comp|M2|result[13]~2_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux2~0 .lut_mask = 16'hF780;
defparam \P|ALU_comp|M3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux2~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux2~1_combout  = (\P|ALU_comp|M3|Mux2~0_combout  & ((\P|CU|ALU_op[0]~9_combout ) # (\P|CU|ALU_op[1]~7_combout  $ (\P|ALU_comp|M1|result[13]~13_combout )))) # (!\P|ALU_comp|M3|Mux2~0_combout  & (\P|ALU_comp|M1|result[13]~13_combout  & 
// (\P|CU|ALU_op[1]~7_combout  $ (\P|CU|ALU_op[0]~9_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|ALU_comp|M1|result[13]~13_combout ),
	.datad(\P|ALU_comp|M3|Mux2~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux2~1 .lut_mask = 16'hDE60;
defparam \P|ALU_comp|M3|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \P|RZ|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit13|Q .is_wysiwyg = "true";
defparam \P|RZ|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
fiftyfivenm_lcell_comb \P|RY|bit13|Q~0 (
// Equation(s):
// \P|RY|bit13|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[13]~21_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit13|Q~q ))

	.dataa(\P|RZ|bit13|Q~q ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out[13]~21_combout ),
	.cin(gnd),
	.combout(\P|RY|bit13|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit13|Q~0 .lut_mask = 16'hEE22;
defparam \P|RY|bit13|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
fiftyfivenm_lcell_comb \P|PC_temp|bit13|Q~feeder (
// Equation(s):
// \P|PC_temp|bit13|Q~feeder_combout  = \P|PC|bit13|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|PC|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|PC_temp|bit13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit13|Q~feeder .lut_mask = 16'hFF00;
defparam \P|PC_temp|bit13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \P|PC_temp|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit13|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit13|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \P|RY|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit13|Q~0_combout ),
	.asdata(\P|PC_temp|bit13|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit13|Q .is_wysiwyg = "true";
defparam \P|RY|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \P|REGfile|R2|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit13|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit13|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux2~0 (
// Equation(s):
// \P|REGfile|M1|Mux2~0_combout  = (\P|IR|bit13|Q~q  & (((\P|REGfile|R5|bit13|Q~q ) # (\P|IR|bit14|Q~q )))) # (!\P|IR|bit13|Q~q  & (\P|REGfile|R4|bit13|Q~q  & ((!\P|IR|bit14|Q~q ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|REGfile|R4|bit13|Q~q ),
	.datac(\P|REGfile|R5|bit13|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux2~0 .lut_mask = 16'hAAE4;
defparam \P|REGfile|M1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux2~1 (
// Equation(s):
// \P|REGfile|M1|Mux2~1_combout  = (\P|REGfile|M1|Mux2~0_combout  & ((\P|REGfile|R7|bit13|Q~q ) # ((!\P|IR|bit14|Q~q )))) # (!\P|REGfile|M1|Mux2~0_combout  & (((\P|REGfile|R6|bit13|Q~q  & \P|IR|bit14|Q~q ))))

	.dataa(\P|REGfile|M1|Mux2~0_combout ),
	.datab(\P|REGfile|R7|bit13|Q~q ),
	.datac(\P|REGfile|R6|bit13|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux2~1 .lut_mask = 16'hD8AA;
defparam \P|REGfile|M1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux2~2 (
// Equation(s):
// \P|REGfile|M1|Mux2~2_combout  = (\P|RA|bit6|Q~1_combout  & (((\P|RA|bit6|Q~0_combout )))) # (!\P|RA|bit6|Q~1_combout  & ((\P|RA|bit6|Q~0_combout  & ((\P|REGfile|M1|Mux2~1_combout ))) # (!\P|RA|bit6|Q~0_combout  & (\P|REGfile|R1|bit13|Q~q ))))

	.dataa(\P|REGfile|R1|bit13|Q~q ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|RA|bit6|Q~0_combout ),
	.datad(\P|REGfile|M1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux2~2 .lut_mask = 16'hF2C2;
defparam \P|REGfile|M1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux2~3 (
// Equation(s):
// \P|REGfile|M1|Mux2~3_combout  = (\P|RA|bit6|Q~1_combout  & ((\P|REGfile|M1|Mux2~2_combout  & ((\P|REGfile|R3|bit13|Q~q ))) # (!\P|REGfile|M1|Mux2~2_combout  & (\P|REGfile|R2|bit13|Q~q )))) # (!\P|RA|bit6|Q~1_combout  & (((\P|REGfile|M1|Mux2~2_combout ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|REGfile|R2|bit13|Q~q ),
	.datac(\P|REGfile|R3|bit13|Q~q ),
	.datad(\P|REGfile|M1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux2~3 .lut_mask = 16'hF588;
defparam \P|REGfile|M1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux2~4 (
// Equation(s):
// \P|REGfile|M1|Mux2~4_combout  = (\P|REGfile|M1|Mux2~3_combout  & ((\P|IR|bit13|Q~q ) # ((\P|RA|bit6|Q~0_combout ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|REGfile|M1|Mux2~3_combout ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux2~4 .lut_mask = 16'hF0E0;
defparam \P|REGfile|M1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \P|RA|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit13|Q .is_wysiwyg = "true";
defparam \P|RA|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[12]~3 (
// Equation(s):
// \P|ALU_comp|M2|result[12]~3_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & (\P|IMME|Mux3~1_combout )) # (!\P|CU|B_select~0_combout  & ((\P|RB|bit12|Q~q )))))

	.dataa(\P|CU|B_inv~1_combout ),
	.datab(\P|IMME|Mux3~1_combout ),
	.datac(\P|RB|bit12|Q~q ),
	.datad(\P|CU|B_select~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[12]~3 .lut_mask = 16'h665A;
defparam \P|ALU_comp|M2|result[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S11|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S11|C_out~0_combout  = (\P|ALU_comp|M2|result[11]~4_combout  & ((\P|ALU_comp|A1|S10|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit11|Q~q )))) # (!\P|ALU_comp|M2|result[11]~4_combout  & (\P|ALU_comp|A1|S10|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit11|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|ALU_comp|M2|result[11]~4_combout ),
	.datac(\P|RA|bit11|Q~q ),
	.datad(\P|ALU_comp|A1|S10|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S11|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S11|C_out~0 .lut_mask = 16'hDE48;
defparam \P|ALU_comp|A1|S11|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S12|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S12|C_out~0_combout  = (\P|ALU_comp|M2|result[12]~3_combout  & ((\P|ALU_comp|A1|S11|C_out~0_combout ) # (\P|RA|bit12|Q~q  $ (\P|CU|A_inv~0_combout )))) # (!\P|ALU_comp|M2|result[12]~3_combout  & (\P|ALU_comp|A1|S11|C_out~0_combout  & 
// (\P|RA|bit12|Q~q  $ (\P|CU|A_inv~0_combout ))))

	.dataa(\P|RA|bit12|Q~q ),
	.datab(\P|ALU_comp|M2|result[12]~3_combout ),
	.datac(\P|CU|A_inv~0_combout ),
	.datad(\P|ALU_comp|A1|S11|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S12|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S12|C_out~0 .lut_mask = 16'hDE48;
defparam \P|ALU_comp|A1|S12|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S13|S (
// Equation(s):
// \P|ALU_comp|A1|S13|S~combout  = \P|CU|A_inv~0_combout  $ (\P|RA|bit13|Q~q  $ (\P|ALU_comp|M2|result[13]~2_combout  $ (\P|ALU_comp|A1|S12|C_out~0_combout )))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit13|Q~q ),
	.datac(\P|ALU_comp|M2|result[13]~2_combout ),
	.datad(\P|ALU_comp|A1|S12|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S13|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S13|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S13|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S1|S (
// Equation(s):
// \P|ALU_comp|A1|S1|S~combout  = \P|CU|A_inv~0_combout  $ (\P|RA|bit1|Q~q  $ (\P|ALU_comp|A1|S0|C_out~0_combout  $ (\P|ALU_comp|M2|result[1]~14_combout )))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit1|Q~q ),
	.datac(\P|ALU_comp|A1|S0|C_out~0_combout ),
	.datad(\P|ALU_comp|M2|result[1]~14_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S1|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S1|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S1|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
fiftyfivenm_lcell_comb \P|ALU_comp|Z~3 (
// Equation(s):
// \P|ALU_comp|Z~3_combout  = (\P|ALU_comp|A1|S1|S~combout ) # ((\P|ALU_comp|A1|S3|S~combout ) # (\P|ALU_comp|A1|S7|S~combout ))

	.dataa(gnd),
	.datab(\P|ALU_comp|A1|S1|S~combout ),
	.datac(\P|ALU_comp|A1|S3|S~combout ),
	.datad(\P|ALU_comp|A1|S7|S~combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|Z~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|Z~3 .lut_mask = 16'hFFFC;
defparam \P|ALU_comp|Z~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
fiftyfivenm_lcell_comb \P|ALU_comp|XORout[6]~4 (
// Equation(s):
// \P|ALU_comp|XORout[6]~4_combout  = \P|RA|bit6|Q~q  $ (\P|ALU_comp|M2|result[6]~9_combout  $ (\P|CU|A_inv~0_combout ))

	.dataa(gnd),
	.datab(\P|RA|bit6|Q~q ),
	.datac(\P|ALU_comp|M2|result[6]~9_combout ),
	.datad(\P|CU|A_inv~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|XORout[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|XORout[6]~4 .lut_mask = 16'hC33C;
defparam \P|ALU_comp|XORout[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S4|S (
// Equation(s):
// \P|ALU_comp|A1|S4|S~combout  = \P|RA|bit4|Q~q  $ (\P|CU|A_inv~0_combout  $ (\P|ALU_comp|M2|result[4]~11_combout  $ (\P|ALU_comp|A1|S3|C_out~0_combout )))

	.dataa(\P|RA|bit4|Q~q ),
	.datab(\P|CU|A_inv~0_combout ),
	.datac(\P|ALU_comp|M2|result[4]~11_combout ),
	.datad(\P|ALU_comp|A1|S3|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S4|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S4|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S4|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
fiftyfivenm_lcell_comb \P|ALU_comp|Z~4 (
// Equation(s):
// \P|ALU_comp|Z~4_combout  = (\P|ALU_comp|A1|S4|S~combout ) # ((\P|ALU_comp|A1|S5|S~combout ) # (\P|ALU_comp|A1|S5|C_out~0_combout  $ (\P|ALU_comp|XORout[6]~4_combout )))

	.dataa(\P|ALU_comp|A1|S5|C_out~0_combout ),
	.datab(\P|ALU_comp|XORout[6]~4_combout ),
	.datac(\P|ALU_comp|A1|S4|S~combout ),
	.datad(\P|ALU_comp|A1|S5|S~combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|Z~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|Z~4 .lut_mask = 16'hFFF6;
defparam \P|ALU_comp|Z~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
fiftyfivenm_lcell_comb \P|ALU_comp|XORout[12]~3 (
// Equation(s):
// \P|ALU_comp|XORout[12]~3_combout  = \P|RA|bit12|Q~q  $ (\P|ALU_comp|M2|result[12]~3_combout  $ (\P|CU|A_inv~0_combout ))

	.dataa(\P|RA|bit12|Q~q ),
	.datab(gnd),
	.datac(\P|ALU_comp|M2|result[12]~3_combout ),
	.datad(\P|CU|A_inv~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|XORout[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|XORout[12]~3 .lut_mask = 16'hA55A;
defparam \P|ALU_comp|XORout[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
fiftyfivenm_lcell_comb \P|ALU_comp|Z~2 (
// Equation(s):
// \P|ALU_comp|Z~2_combout  = (\P|ALU_comp|XORout[12]~3_combout  & ((\P|ALU_comp|A1|S7|C_out~0_combout  $ (\P|ALU_comp|XORout[8]~2_combout )) # (!\P|ALU_comp|A1|S11|C_out~0_combout ))) # (!\P|ALU_comp|XORout[12]~3_combout  & 
// ((\P|ALU_comp|A1|S11|C_out~0_combout ) # (\P|ALU_comp|A1|S7|C_out~0_combout  $ (\P|ALU_comp|XORout[8]~2_combout ))))

	.dataa(\P|ALU_comp|XORout[12]~3_combout ),
	.datab(\P|ALU_comp|A1|S7|C_out~0_combout ),
	.datac(\P|ALU_comp|XORout[8]~2_combout ),
	.datad(\P|ALU_comp|A1|S11|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|Z~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|Z~2 .lut_mask = 16'h7DBE;
defparam \P|ALU_comp|Z~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
fiftyfivenm_lcell_comb \P|ALU_comp|Z~5 (
// Equation(s):
// \P|ALU_comp|Z~5_combout  = (\P|ALU_comp|Z~3_combout ) # ((\P|ALU_comp|Z~4_combout ) # ((\P|ALU_comp|A1|S11|S~combout ) # (\P|ALU_comp|Z~2_combout )))

	.dataa(\P|ALU_comp|Z~3_combout ),
	.datab(\P|ALU_comp|Z~4_combout ),
	.datac(\P|ALU_comp|A1|S11|S~combout ),
	.datad(\P|ALU_comp|Z~2_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|Z~5_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|Z~5 .lut_mask = 16'hFFFE;
defparam \P|ALU_comp|Z~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
fiftyfivenm_lcell_comb \P|ALU_comp|XORout[10]~1 (
// Equation(s):
// \P|ALU_comp|XORout[10]~1_combout  = \P|RA|bit10|Q~q  $ (\P|ALU_comp|M2|result[10]~5_combout  $ (\P|CU|A_inv~0_combout ))

	.dataa(\P|RA|bit10|Q~q ),
	.datab(gnd),
	.datac(\P|ALU_comp|M2|result[10]~5_combout ),
	.datad(\P|CU|A_inv~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|XORout[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|XORout[10]~1 .lut_mask = 16'hA55A;
defparam \P|ALU_comp|XORout[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S0|S (
// Equation(s):
// \P|ALU_comp|A1|S0|S~combout  = \P|CU|C_in~2_combout  $ (\P|RA|bit0|Q~q  $ (\P|CU|A_inv~0_combout  $ (\P|ALU_comp|M2|result[0]~15_combout )))

	.dataa(\P|CU|C_in~2_combout ),
	.datab(\P|RA|bit0|Q~q ),
	.datac(\P|CU|A_inv~0_combout ),
	.datad(\P|ALU_comp|M2|result[0]~15_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S0|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S0|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S0|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
fiftyfivenm_lcell_comb \P|ALU_comp|Z~0 (
// Equation(s):
// \P|ALU_comp|Z~0_combout  = (\P|ALU_comp|A1|S0|S~combout ) # ((\P|ALU_comp|A1|S9|S~combout ) # (\P|ALU_comp|XORout[10]~1_combout  $ (\P|ALU_comp|A1|S9|C_out~0_combout )))

	.dataa(\P|ALU_comp|XORout[10]~1_combout ),
	.datab(\P|ALU_comp|A1|S9|C_out~0_combout ),
	.datac(\P|ALU_comp|A1|S0|S~combout ),
	.datad(\P|ALU_comp|A1|S9|S~combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|Z~0 .lut_mask = 16'hFFF6;
defparam \P|ALU_comp|Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[14]~14 (
// Equation(s):
// \P|ALU_comp|M1|result[14]~14_combout  = \P|RA|bit14|Q~q  $ (((\P|CU|Equal1~0_combout  & (\P|CU|Equal9~0_combout  & \P|CU|Equal0~0_combout ))))

	.dataa(\P|RA|bit14|Q~q ),
	.datab(\P|CU|Equal1~0_combout ),
	.datac(\P|CU|Equal9~0_combout ),
	.datad(\P|CU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[14]~14 .lut_mask = 16'h6AAA;
defparam \P|ALU_comp|M1|result[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
fiftyfivenm_lcell_comb \P|Adder_comp|S13|C_out~0 (
// Equation(s):
// \P|Adder_comp|S13|C_out~0_combout  = (\P|PC|bit13|Q~q  & ((\P|Adder_comp|S12|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux2~1_combout )))) # (!\P|PC|bit13|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|IMME|Mux2~1_combout  & 
// \P|Adder_comp|S12|C_out~0_combout )))

	.dataa(\P|CU|INC_select~0_combout ),
	.datab(\P|PC|bit13|Q~q ),
	.datac(\P|IMME|Mux2~1_combout ),
	.datad(\P|Adder_comp|S12|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S13|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S13|C_out~0 .lut_mask = 16'hDC40;
defparam \P|Adder_comp|S13|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
fiftyfivenm_lcell_comb \P|Adder_comp|S14|S (
// Equation(s):
// \P|Adder_comp|S14|S~combout  = \P|PC|bit14|Q~q  $ (\P|Adder_comp|S13|C_out~0_combout  $ (((!\P|CU|INC_select~0_combout  & \P|IMME|Mux1~1_combout ))))

	.dataa(\P|CU|INC_select~0_combout ),
	.datab(\P|PC|bit14|Q~q ),
	.datac(\P|IMME|Mux1~1_combout ),
	.datad(\P|Adder_comp|S13|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S14|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S14|S .lut_mask = 16'h639C;
defparam \P|Adder_comp|S14|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
fiftyfivenm_lcell_comb \P|PC|bit14|Q~0 (
// Equation(s):
// \P|PC|bit14|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S14|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit14|Q~q ))

	.dataa(\P|CU|PC_select[0]~3_combout ),
	.datab(\P|RA|bit14|Q~q ),
	.datac(gnd),
	.datad(\P|Adder_comp|S14|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit14|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit14|Q~0 .lut_mask = 16'hEE44;
defparam \P|PC|bit14|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \P|PC|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit14|Q~0_combout ),
	.asdata(\P|IMME|Mux1~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit14|Q .is_wysiwyg = "true";
defparam \P|PC|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
fiftyfivenm_lcell_comb \P|IMME|Mux1~0 (
// Equation(s):
// \P|IMME|Mux1~0_combout  = (\P|IMME|Mux4~0_combout  & (((\P|CU|extend[1]~7_combout )))) # (!\P|IMME|Mux4~0_combout  & ((\P|CU|extend[1]~7_combout  & (\P|IR|bit8|Q~q )) # (!\P|CU|extend[1]~7_combout  & ((\P|IMME|Mux15~1_combout )))))

	.dataa(\P|IMME|Mux4~0_combout ),
	.datab(\P|IR|bit8|Q~q ),
	.datac(\P|IMME|Mux15~1_combout ),
	.datad(\P|CU|extend[1]~7_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux1~0 .lut_mask = 16'hEE50;
defparam \P|IMME|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
fiftyfivenm_lcell_comb \P|IMME|Mux1~1 (
// Equation(s):
// \P|IMME|Mux1~1_combout  = (\P|IMME|Mux4~0_combout  & ((\P|IMME|Mux1~0_combout  & ((\P|IR|bit15|Q~q ))) # (!\P|IMME|Mux1~0_combout  & (\P|PC|bit14|Q~q )))) # (!\P|IMME|Mux4~0_combout  & (((\P|IMME|Mux1~0_combout ))))

	.dataa(\P|IMME|Mux4~0_combout ),
	.datab(\P|PC|bit14|Q~q ),
	.datac(\P|IR|bit15|Q~q ),
	.datad(\P|IMME|Mux1~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux1~1 .lut_mask = 16'hF588;
defparam \P|IMME|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[14]~1 (
// Equation(s):
// \P|ALU_comp|M2|result[14]~1_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux1~1_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit14|Q~q ))))

	.dataa(\P|CU|B_inv~1_combout ),
	.datab(\P|CU|B_select~0_combout ),
	.datac(\P|RB|bit14|Q~q ),
	.datad(\P|IMME|Mux1~1_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[14]~1 .lut_mask = 16'h569A;
defparam \P|ALU_comp|M2|result[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux1~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux1~0_combout  = (\P|CU|ALU_op[1]~7_combout  & (((\P|CU|ALU_op[0]~9_combout )))) # (!\P|CU|ALU_op[1]~7_combout  & ((\P|ALU_comp|M1|result[14]~14_combout  & ((\P|CU|ALU_op[0]~9_combout ) # (\P|ALU_comp|M2|result[14]~1_combout ))) # 
// (!\P|ALU_comp|M1|result[14]~14_combout  & (\P|CU|ALU_op[0]~9_combout  & \P|ALU_comp|M2|result[14]~1_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|M1|result[14]~14_combout ),
	.datac(\P|CU|ALU_op[0]~9_combout ),
	.datad(\P|ALU_comp|M2|result[14]~1_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux1~0 .lut_mask = 16'hF4E0;
defparam \P|ALU_comp|M3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S13|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S13|C_out~0_combout  = (\P|ALU_comp|M2|result[13]~2_combout  & ((\P|ALU_comp|A1|S12|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit13|Q~q )))) # (!\P|ALU_comp|M2|result[13]~2_combout  & (\P|ALU_comp|A1|S12|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit13|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit13|Q~q ),
	.datac(\P|ALU_comp|M2|result[13]~2_combout ),
	.datad(\P|ALU_comp|A1|S12|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S13|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S13|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S13|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux1~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux1~1_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|XORout[14]~0_combout  $ (((\P|ALU_comp|M3|Mux1~0_combout  & \P|ALU_comp|A1|S13|C_out~0_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|M3|Mux1~0_combout ))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|M3|Mux1~0_combout ),
	.datac(\P|ALU_comp|XORout[14]~0_combout ),
	.datad(\P|ALU_comp|A1|S13|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux1~1 .lut_mask = 16'h6CE4;
defparam \P|ALU_comp|M3|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \P|RZ|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit14|Q .is_wysiwyg = "true";
defparam \P|RZ|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
fiftyfivenm_lcell_comb \P|RY|bit14|Q~0 (
// Equation(s):
// \P|RY|bit14|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[14]~22_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit14|Q~q ))

	.dataa(\P|RZ|bit14|Q~q ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out[14]~22_combout ),
	.cin(gnd),
	.combout(\P|RY|bit14|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit14|Q~0 .lut_mask = 16'hEE22;
defparam \P|RY|bit14|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
fiftyfivenm_lcell_comb \P|PC_temp|bit14|Q~feeder (
// Equation(s):
// \P|PC_temp|bit14|Q~feeder_combout  = \P|PC|bit14|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|PC|bit14|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|PC_temp|bit14|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit14|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|PC_temp|bit14|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \P|PC_temp|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit14|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit14|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \P|RY|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit14|Q~0_combout ),
	.asdata(\P|PC_temp|bit14|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit14|Q .is_wysiwyg = "true";
defparam \P|RY|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N13
dffeas \P|REGfile|R4|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit14|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit14|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N9
dffeas \P|REGfile|R6|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit14|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit14|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux1~0 (
// Equation(s):
// \P|REGfile|M1|Mux1~0_combout  = (\P|IR|bit13|Q~q  & (((\P|IR|bit14|Q~q )))) # (!\P|IR|bit13|Q~q  & ((\P|IR|bit14|Q~q  & ((\P|REGfile|R6|bit14|Q~q ))) # (!\P|IR|bit14|Q~q  & (\P|REGfile|R4|bit14|Q~q ))))

	.dataa(\P|REGfile|R4|bit14|Q~q ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|REGfile|R6|bit14|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux1~0 .lut_mask = 16'hFC22;
defparam \P|REGfile|M1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N13
dffeas \P|REGfile|R7|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit14|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit14|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N21
dffeas \P|REGfile|R5|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit14|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit14|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux1~1 (
// Equation(s):
// \P|REGfile|M1|Mux1~1_combout  = (\P|IR|bit13|Q~q  & ((\P|REGfile|M1|Mux1~0_combout  & (\P|REGfile|R7|bit14|Q~q )) # (!\P|REGfile|M1|Mux1~0_combout  & ((\P|REGfile|R5|bit14|Q~q ))))) # (!\P|IR|bit13|Q~q  & (\P|REGfile|M1|Mux1~0_combout ))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|REGfile|M1|Mux1~0_combout ),
	.datac(\P|REGfile|R7|bit14|Q~q ),
	.datad(\P|REGfile|R5|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux1~1 .lut_mask = 16'hE6C4;
defparam \P|REGfile|M1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \P|REGfile|R3|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit14|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit14|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N3
dffeas \P|REGfile|R1|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit14|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit14|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N25
dffeas \P|REGfile|R2|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit14|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit14|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux1~2 (
// Equation(s):
// \P|REGfile|M1|Mux1~2_combout  = (\P|RA|bit6|Q~0_combout  & (((\P|RA|bit6|Q~1_combout )))) # (!\P|RA|bit6|Q~0_combout  & ((\P|RA|bit6|Q~1_combout  & ((\P|REGfile|R2|bit14|Q~q ))) # (!\P|RA|bit6|Q~1_combout  & (\P|REGfile|R1|bit14|Q~q ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|REGfile|R1|bit14|Q~q ),
	.datac(\P|REGfile|R2|bit14|Q~q ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux1~2 .lut_mask = 16'hFA44;
defparam \P|REGfile|M1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux1~3 (
// Equation(s):
// \P|REGfile|M1|Mux1~3_combout  = (\P|RA|bit6|Q~0_combout  & ((\P|REGfile|M1|Mux1~2_combout  & ((\P|REGfile|R3|bit14|Q~q ))) # (!\P|REGfile|M1|Mux1~2_combout  & (\P|REGfile|M1|Mux1~1_combout )))) # (!\P|RA|bit6|Q~0_combout  & (((\P|REGfile|M1|Mux1~2_combout 
// ))))

	.dataa(\P|REGfile|M1|Mux1~1_combout ),
	.datab(\P|REGfile|R3|bit14|Q~q ),
	.datac(\P|RA|bit6|Q~0_combout ),
	.datad(\P|REGfile|M1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux1~3 .lut_mask = 16'hCFA0;
defparam \P|REGfile|M1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux1~4 (
// Equation(s):
// \P|REGfile|M1|Mux1~4_combout  = (\P|REGfile|M1|Mux1~3_combout  & ((\P|IR|bit13|Q~q ) # ((\P|RA|bit6|Q~0_combout ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|RA|bit6|Q~1_combout ),
	.datad(\P|REGfile|M1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux1~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \P|RA|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit14|Q .is_wysiwyg = "true";
defparam \P|RA|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
fiftyfivenm_lcell_comb \P|ALU_comp|XORout[14]~0 (
// Equation(s):
// \P|ALU_comp|XORout[14]~0_combout  = \P|RA|bit14|Q~q  $ (\P|CU|A_inv~0_combout  $ (\P|ALU_comp|M2|result[14]~1_combout ))

	.dataa(\P|RA|bit14|Q~q ),
	.datab(\P|CU|A_inv~0_combout ),
	.datac(gnd),
	.datad(\P|ALU_comp|M2|result[14]~1_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|XORout[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|XORout[14]~0 .lut_mask = 16'h9966;
defparam \P|ALU_comp|XORout[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S2|S (
// Equation(s):
// \P|ALU_comp|A1|S2|S~combout  = \P|CU|A_inv~0_combout  $ (\P|ALU_comp|M2|result[2]~13_combout  $ (\P|ALU_comp|A1|S1|C_out~0_combout  $ (\P|RA|bit2|Q~q )))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|ALU_comp|M2|result[2]~13_combout ),
	.datac(\P|ALU_comp|A1|S1|C_out~0_combout ),
	.datad(\P|RA|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S2|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S2|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S2|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
fiftyfivenm_lcell_comb \P|ALU_comp|Z~1 (
// Equation(s):
// \P|ALU_comp|Z~1_combout  = (\P|ALU_comp|Z~0_combout ) # ((\P|ALU_comp|A1|S2|S~combout ) # (\P|ALU_comp|XORout[14]~0_combout  $ (\P|ALU_comp|A1|S13|C_out~0_combout )))

	.dataa(\P|ALU_comp|Z~0_combout ),
	.datab(\P|ALU_comp|XORout[14]~0_combout ),
	.datac(\P|ALU_comp|A1|S2|S~combout ),
	.datad(\P|ALU_comp|A1|S13|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|Z~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|Z~1 .lut_mask = 16'hFBFE;
defparam \P|ALU_comp|Z~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S14|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S14|C_out~0_combout  = (\P|ALU_comp|M2|result[14]~1_combout  & ((\P|ALU_comp|A1|S13|C_out~0_combout ) # (\P|CU|A_inv~0_combout  $ (\P|RA|bit14|Q~q )))) # (!\P|ALU_comp|M2|result[14]~1_combout  & (\P|ALU_comp|A1|S13|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (\P|RA|bit14|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit14|Q~q ),
	.datac(\P|ALU_comp|M2|result[14]~1_combout ),
	.datad(\P|ALU_comp|A1|S13|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S14|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S14|C_out~0 .lut_mask = 16'hF660;
defparam \P|ALU_comp|A1|S14|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S15|S (
// Equation(s):
// \P|ALU_comp|A1|S15|S~combout  = \P|CU|A_inv~0_combout  $ (\P|ALU_comp|M2|result[15]~0_combout  $ (\P|RA|bit15|Q~q  $ (\P|ALU_comp|A1|S14|C_out~0_combout )))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|ALU_comp|M2|result[15]~0_combout ),
	.datac(\P|RA|bit15|Q~q ),
	.datad(\P|ALU_comp|A1|S14|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S15|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S15|S .lut_mask = 16'h6996;
defparam \P|ALU_comp|A1|S15|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
fiftyfivenm_lcell_comb \P|ALU_comp|Z~6 (
// Equation(s):
// \P|ALU_comp|Z~6_combout  = (!\P|ALU_comp|A1|S13|S~combout  & (!\P|ALU_comp|Z~5_combout  & (!\P|ALU_comp|Z~1_combout  & !\P|ALU_comp|A1|S15|S~combout )))

	.dataa(\P|ALU_comp|A1|S13|S~combout ),
	.datab(\P|ALU_comp|Z~5_combout ),
	.datac(\P|ALU_comp|Z~1_combout ),
	.datad(\P|ALU_comp|A1|S15|S~combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|Z~6_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|Z~6 .lut_mask = 16'h0001;
defparam \P|ALU_comp|Z~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
fiftyfivenm_lcell_comb \P|CU|Status_enable~0 (
// Equation(s):
// \P|CU|Status_enable~0_combout  = (!\P|IR|bit5|Q~q  & (!\P|IR|bit4|Q~q  & (\P|IR|bit6|Q~q  & !\P|IR|bit3|Q~q )))

	.dataa(\P|IR|bit5|Q~q ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|IR|bit6|Q~q ),
	.datad(\P|IR|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|CU|Status_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Status_enable~0 .lut_mask = 16'h0010;
defparam \P|CU|Status_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
fiftyfivenm_lcell_comb \P|CU|Status_enable~1 (
// Equation(s):
// \P|CU|Status_enable~1_combout  = (\P|CU|Status_enable~0_combout  & (\P|CU|Equal0~0_combout  & \P|CU|Equal1~0_combout ))

	.dataa(\P|CU|Status_enable~0_combout ),
	.datab(gnd),
	.datac(\P|CU|Equal0~0_combout ),
	.datad(\P|CU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\P|CU|Status_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Status_enable~1 .lut_mask = 16'hA000;
defparam \P|CU|Status_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \P|Status|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|Z~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Status_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|Status|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|Status|bit0|Q .is_wysiwyg = "true";
defparam \P|Status|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
fiftyfivenm_lcell_comb \P|CU|extend[2]~3 (
// Equation(s):
// \P|CU|extend[2]~3_combout  = (!\P|IR|bit4|Q~q  & (!\P|IR|bit5|Q~q  & \P|Status|bit0|Q~q ))

	.dataa(\P|IR|bit4|Q~q ),
	.datab(\P|IR|bit5|Q~q ),
	.datac(gnd),
	.datad(\P|Status|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|CU|extend[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|extend[2]~3 .lut_mask = 16'h1100;
defparam \P|CU|extend[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
fiftyfivenm_lcell_comb \P|CU|extend~1 (
// Equation(s):
// \P|CU|extend~1_combout  = (\P|CU|extend[1]~0_combout  & (!\P|IR|bit0|Q~q  & ((\P|CU|Equal2~0_combout ) # (!\P|IR|bit1|Q~q ))))

	.dataa(\P|IR|bit1|Q~q ),
	.datab(\P|CU|extend[1]~0_combout ),
	.datac(\P|IR|bit0|Q~q ),
	.datad(\P|CU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\P|CU|extend~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|extend~1 .lut_mask = 16'h0C04;
defparam \P|CU|extend~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
fiftyfivenm_lcell_comb \P|CU|extend~5 (
// Equation(s):
// \P|CU|extend~5_combout  = (\P|CU|extend~1_combout ) # ((\P|CU|extend[2]~2_combout  & ((\P|CU|extend[2]~3_combout ) # (!\P|CU|extend~4_combout ))))

	.dataa(\P|CU|extend~4_combout ),
	.datab(\P|CU|extend[2]~2_combout ),
	.datac(\P|CU|extend[2]~3_combout ),
	.datad(\P|CU|extend~1_combout ),
	.cin(gnd),
	.combout(\P|CU|extend~5_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|extend~5 .lut_mask = 16'hFFC4;
defparam \P|CU|extend~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
fiftyfivenm_lcell_comb \P|IMME|Mux12~0 (
// Equation(s):
// \P|IMME|Mux12~0_combout  = (\P|CU|extend[1]~7_combout  & (((\P|CU|extend~5_combout  & \P|IR|bit10|Q~q )))) # (!\P|CU|extend[1]~7_combout  & (\P|IR|bit6|Q~q ))

	.dataa(\P|IR|bit6|Q~q ),
	.datab(\P|CU|extend~5_combout ),
	.datac(\P|CU|extend[1]~7_combout ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|IMME|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux12~0 .lut_mask = 16'hCA0A;
defparam \P|IMME|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
fiftyfivenm_lcell_comb \P|Adder_comp|S3|S (
// Equation(s):
// \P|Adder_comp|S3|S~combout  = \P|PC|bit3|Q~q  $ (\P|Adder_comp|S2|C_out~0_combout  $ (((!\P|CU|INC_select~0_combout  & \P|IMME|Mux12~0_combout ))))

	.dataa(\P|PC|bit3|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|IMME|Mux12~0_combout ),
	.datad(\P|Adder_comp|S2|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S3|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S3|S .lut_mask = 16'h659A;
defparam \P|Adder_comp|S3|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
fiftyfivenm_lcell_comb \P|PC|bit3|Q~0 (
// Equation(s):
// \P|PC|bit3|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & (\P|Adder_comp|S3|S~combout )) # (!\P|CU|PC_select[0]~3_combout  & ((\P|RA|bit3|Q~q )))

	.dataa(\P|Adder_comp|S3|S~combout ),
	.datab(\P|RA|bit3|Q~q ),
	.datac(gnd),
	.datad(\P|CU|PC_select[0]~3_combout ),
	.cin(gnd),
	.combout(\P|PC|bit3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit3|Q~0 .lut_mask = 16'hAACC;
defparam \P|PC|bit3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N7
dffeas \P|PC|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit3|Q~0_combout ),
	.asdata(\P|IMME|Mux12~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit3|Q .is_wysiwyg = "true";
defparam \P|PC|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
fiftyfivenm_lcell_comb \P|muxMA|result[3]~7 (
// Equation(s):
// \P|muxMA|result[3]~7_combout  = (\P|CU|Equal0~1_combout  & (\P|PC|bit3|Q~q )) # (!\P|CU|Equal0~1_combout  & ((\P|RZ|bit3|Q~q )))

	.dataa(\P|CU|Equal0~1_combout ),
	.datab(\P|PC|bit3|Q~q ),
	.datac(gnd),
	.datad(\P|RZ|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[3]~7 .lut_mask = 16'hDD88;
defparam \P|muxMA|result[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
fiftyfivenm_lcell_comb \P|RM|bit7|Q~feeder (
// Equation(s):
// \P|RM|bit7|Q~feeder_combout  = \P|RB|bit7|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RB|bit7|Q~q ),
	.cin(gnd),
	.combout(\P|RM|bit7|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit7|Q~feeder .lut_mask = 16'hFF00;
defparam \P|RM|bit7|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \P|RM|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit7|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit7|Q .is_wysiwyg = "true";
defparam \P|RM|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\MemIO|comb~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\P|RM|bit7|Q~q ,\P|RM|bit6|Q~q }),
	.portaaddr({\P|muxMA|result[11]~1_combout ,\P|muxMA|result[10]~2_combout ,\P|muxMA|result[9]~3_combout ,\P|muxMA|result[8]~4_combout ,\P|muxMA|result[7]~5_combout ,\P|muxMA|result[6]~12_combout ,\P|muxMA|result[5]~6_combout ,\P|muxMA|result[4]~11_combout ,
\P|muxMA|result[3]~7_combout ,\P|muxMA|result[2]~9_combout ,\P|muxMA|result[1]~10_combout ,\P|muxMA|result[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .init_file = "MemoryInitialization.mif";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component|altsyncram_71e1:auto_generated|ALTSYNCRAM";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022100224;
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
fiftyfivenm_lcell_comb \MemIO|Data_out[7]~15 (
// Equation(s):
// \MemIO|Data_out[7]~15_combout  = (\MemIO|Data_out~4_combout  & ((\MemIO|Memory|altsyncram_component|auto_generated|q_a [7]) # ((\MemIO|SliderSwitch|bit7|Q~q  & \MemIO|Data_out[9]~6_combout )))) # (!\MemIO|Data_out~4_combout  & 
// (\MemIO|SliderSwitch|bit7|Q~q  & ((\MemIO|Data_out[9]~6_combout ))))

	.dataa(\MemIO|Data_out~4_combout ),
	.datab(\MemIO|SliderSwitch|bit7|Q~q ),
	.datac(\MemIO|Memory|altsyncram_component|auto_generated|q_a [7]),
	.datad(\MemIO|Data_out[9]~6_combout ),
	.cin(gnd),
	.combout(\MemIO|Data_out[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[7]~15 .lut_mask = 16'hECA0;
defparam \MemIO|Data_out[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \P|IR|bit7|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[7]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit7|Q .is_wysiwyg = "true";
defparam \P|IR|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
fiftyfivenm_lcell_comb \P|muxC|Mux2~0 (
// Equation(s):
// \P|muxC|Mux2~0_combout  = (\P|CU|C_select[0]~1_combout  & (((\P|IR|bit10|Q~q ) # (\P|CU|RF_write~0_combout )))) # (!\P|CU|C_select[0]~1_combout  & (\P|IR|bit7|Q~q  & ((!\P|CU|RF_write~0_combout ))))

	.dataa(\P|CU|C_select[0]~1_combout ),
	.datab(\P|IR|bit7|Q~q ),
	.datac(\P|IR|bit10|Q~q ),
	.datad(\P|CU|RF_write~0_combout ),
	.cin(gnd),
	.combout(\P|muxC|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxC|Mux2~0 .lut_mask = 16'hAAE4;
defparam \P|muxC|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
fiftyfivenm_lcell_comb \P|REGfile|comb~2 (
// Equation(s):
// \P|REGfile|comb~2_combout  = (!\P|muxC|Mux2~0_combout  & ((\P|CU|RF_write~0_combout ) # ((\P|CU|RF_write~2_combout  & \P|CU|Equal0~2_combout ))))

	.dataa(\P|CU|RF_write~0_combout ),
	.datab(\P|CU|RF_write~2_combout ),
	.datac(\P|muxC|Mux2~0_combout ),
	.datad(\P|CU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|comb~2 .lut_mask = 16'h0E0A;
defparam \P|REGfile|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
fiftyfivenm_lcell_comb \P|REGfile|comb~3 (
// Equation(s):
// \P|REGfile|comb~3_combout  = (\P|REGfile|comb~2_combout  & (!\P|muxC|Mux0~0_combout  & \P|muxC|Mux1~0_combout ))

	.dataa(\P|REGfile|comb~2_combout ),
	.datab(gnd),
	.datac(\P|muxC|Mux0~0_combout ),
	.datad(\P|muxC|Mux1~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|comb~3 .lut_mask = 16'h0A00;
defparam \P|REGfile|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \P|REGfile|R2|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit15|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit15|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N9
dffeas \P|REGfile|R1|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit15|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit15|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N27
dffeas \P|REGfile|R7|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit15|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit15|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N31
dffeas \P|REGfile|R6|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit15|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit15|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N15
dffeas \P|REGfile|R5|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit15|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit15|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N23
dffeas \P|REGfile|R4|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit15|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit15|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux0~0 (
// Equation(s):
// \P|REGfile|M1|Mux0~0_combout  = (\P|IR|bit14|Q~q  & (\P|IR|bit13|Q~q )) # (!\P|IR|bit14|Q~q  & ((\P|IR|bit13|Q~q  & (\P|REGfile|R5|bit15|Q~q )) # (!\P|IR|bit13|Q~q  & ((\P|REGfile|R4|bit15|Q~q )))))

	.dataa(\P|IR|bit14|Q~q ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(\P|REGfile|R5|bit15|Q~q ),
	.datad(\P|REGfile|R4|bit15|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux0~0 .lut_mask = 16'hD9C8;
defparam \P|REGfile|M1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N30
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux0~1 (
// Equation(s):
// \P|REGfile|M1|Mux0~1_combout  = (\P|IR|bit14|Q~q  & ((\P|REGfile|M1|Mux0~0_combout  & (\P|REGfile|R7|bit15|Q~q )) # (!\P|REGfile|M1|Mux0~0_combout  & ((\P|REGfile|R6|bit15|Q~q ))))) # (!\P|IR|bit14|Q~q  & (((\P|REGfile|M1|Mux0~0_combout ))))

	.dataa(\P|REGfile|R7|bit15|Q~q ),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|REGfile|R6|bit15|Q~q ),
	.datad(\P|REGfile|M1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux0~1 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux0~2 (
// Equation(s):
// \P|REGfile|M1|Mux0~2_combout  = (\P|RA|bit6|Q~1_combout  & (\P|RA|bit6|Q~0_combout )) # (!\P|RA|bit6|Q~1_combout  & ((\P|RA|bit6|Q~0_combout  & ((\P|REGfile|M1|Mux0~1_combout ))) # (!\P|RA|bit6|Q~0_combout  & (\P|REGfile|R1|bit15|Q~q ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|REGfile|R1|bit15|Q~q ),
	.datad(\P|REGfile|M1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux0~2 .lut_mask = 16'hDC98;
defparam \P|REGfile|M1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux0~3 (
// Equation(s):
// \P|REGfile|M1|Mux0~3_combout  = (\P|RA|bit6|Q~1_combout  & ((\P|REGfile|M1|Mux0~2_combout  & ((\P|REGfile|R3|bit15|Q~q ))) # (!\P|REGfile|M1|Mux0~2_combout  & (\P|REGfile|R2|bit15|Q~q )))) # (!\P|RA|bit6|Q~1_combout  & (((\P|REGfile|M1|Mux0~2_combout ))))

	.dataa(\P|RA|bit6|Q~1_combout ),
	.datab(\P|REGfile|R2|bit15|Q~q ),
	.datac(\P|REGfile|R3|bit15|Q~q ),
	.datad(\P|REGfile|M1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux0~3 .lut_mask = 16'hF588;
defparam \P|REGfile|M1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux0~4 (
// Equation(s):
// \P|REGfile|M1|Mux0~4_combout  = (\P|REGfile|M1|Mux0~3_combout  & ((\P|IR|bit13|Q~q ) # ((\P|RA|bit6|Q~0_combout ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|REGfile|M1|Mux0~3_combout ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux0~4 .lut_mask = 16'hF0E0;
defparam \P|REGfile|M1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \P|RA|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit15|Q .is_wysiwyg = "true";
defparam \P|RA|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[15]~15 (
// Equation(s):
// \P|ALU_comp|M1|result[15]~15_combout  = \P|RA|bit15|Q~q  $ (((\P|CU|Equal0~0_combout  & (\P|CU|Equal1~0_combout  & \P|CU|Equal9~0_combout ))))

	.dataa(\P|CU|Equal0~0_combout ),
	.datab(\P|CU|Equal1~0_combout ),
	.datac(\P|CU|Equal9~0_combout ),
	.datad(\P|RA|bit15|Q~q ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[15]~15 .lut_mask = 16'h7F80;
defparam \P|ALU_comp|M1|result[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux0~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux0~0_combout  = (\P|CU|ALU_op[1]~7_combout  & ((\P|CU|ALU_op[0]~9_combout  & ((\P|ALU_comp|A1|S15|S~combout ))) # (!\P|CU|ALU_op[0]~9_combout  & (\P|ALU_comp|M2|result[15]~0_combout )))) # (!\P|CU|ALU_op[1]~7_combout  & 
// (\P|ALU_comp|M2|result[15]~0_combout ))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|M2|result[15]~0_combout ),
	.datac(\P|CU|ALU_op[0]~9_combout ),
	.datad(\P|ALU_comp|A1|S15|S~combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux0~0 .lut_mask = 16'hEC4C;
defparam \P|ALU_comp|M3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux0~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux0~1_combout  = (\P|ALU_comp|M3|Mux0~0_combout  & ((\P|CU|ALU_op[0]~9_combout ) # (\P|CU|ALU_op[1]~7_combout  $ (\P|ALU_comp|M1|result[15]~15_combout )))) # (!\P|ALU_comp|M3|Mux0~0_combout  & (\P|ALU_comp|M1|result[15]~15_combout  & 
// (\P|CU|ALU_op[1]~7_combout  $ (\P|CU|ALU_op[0]~9_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|M1|result[15]~15_combout ),
	.datac(\P|CU|ALU_op[0]~9_combout ),
	.datad(\P|ALU_comp|M3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux0~1 .lut_mask = 16'hF648;
defparam \P|ALU_comp|M3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \P|RZ|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit15|Q .is_wysiwyg = "true";
defparam \P|RZ|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
fiftyfivenm_lcell_comb \P|RY|bit15|Q~0 (
// Equation(s):
// \P|RY|bit15|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[15]~23_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit15|Q~q ))

	.dataa(\P|CU|MA_select~0_combout ),
	.datab(\P|RZ|bit15|Q~q ),
	.datac(gnd),
	.datad(\MemIO|Data_out[15]~23_combout ),
	.cin(gnd),
	.combout(\P|RY|bit15|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit15|Q~0 .lut_mask = 16'hEE44;
defparam \P|RY|bit15|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
fiftyfivenm_lcell_comb \P|IMME|Mux0~0 (
// Equation(s):
// \P|IMME|Mux0~0_combout  = (\P|CU|extend~5_combout  & (((\P|CU|extend[1]~7_combout )))) # (!\P|CU|extend~5_combout  & (\P|IR|bit9|Q~q  & ((\P|CU|extend[1]~7_combout ) # (!\P|CU|PC_select~0_combout ))))

	.dataa(\P|CU|PC_select~0_combout ),
	.datab(\P|IR|bit9|Q~q ),
	.datac(\P|CU|extend~5_combout ),
	.datad(\P|CU|extend[1]~7_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux0~0 .lut_mask = 16'hFC04;
defparam \P|IMME|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
fiftyfivenm_lcell_comb \P|IMME|Mux0~1 (
// Equation(s):
// \P|IMME|Mux0~1_combout  = (\P|IMME|Mux0~0_combout  & ((\P|IR|bit15|Q~q ) # ((!\P|IMME|Mux4~0_combout )))) # (!\P|IMME|Mux0~0_combout  & (((\P|PC|bit15|Q~q  & \P|IMME|Mux4~0_combout ))))

	.dataa(\P|IR|bit15|Q~q ),
	.datab(\P|IMME|Mux0~0_combout ),
	.datac(\P|PC|bit15|Q~q ),
	.datad(\P|IMME|Mux4~0_combout ),
	.cin(gnd),
	.combout(\P|IMME|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|IMME|Mux0~1 .lut_mask = 16'hB8CC;
defparam \P|IMME|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
fiftyfivenm_lcell_comb \P|Adder_comp|S14|C_out~0 (
// Equation(s):
// \P|Adder_comp|S14|C_out~0_combout  = (\P|PC|bit14|Q~q  & ((\P|Adder_comp|S13|C_out~0_combout ) # ((!\P|CU|INC_select~0_combout  & \P|IMME|Mux1~1_combout )))) # (!\P|PC|bit14|Q~q  & (!\P|CU|INC_select~0_combout  & (\P|IMME|Mux1~1_combout  & 
// \P|Adder_comp|S13|C_out~0_combout )))

	.dataa(\P|CU|INC_select~0_combout ),
	.datab(\P|PC|bit14|Q~q ),
	.datac(\P|IMME|Mux1~1_combout ),
	.datad(\P|Adder_comp|S13|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S14|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S14|C_out~0 .lut_mask = 16'hDC40;
defparam \P|Adder_comp|S14|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
fiftyfivenm_lcell_comb \P|Adder_comp|S15|S (
// Equation(s):
// \P|Adder_comp|S15|S~combout  = \P|PC|bit15|Q~q  $ (\P|Adder_comp|S14|C_out~0_combout  $ (((!\P|CU|INC_select~0_combout  & \P|IMME|Mux0~1_combout ))))

	.dataa(\P|CU|INC_select~0_combout ),
	.datab(\P|PC|bit15|Q~q ),
	.datac(\P|IMME|Mux0~1_combout ),
	.datad(\P|Adder_comp|S14|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S15|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S15|S .lut_mask = 16'h639C;
defparam \P|Adder_comp|S15|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
fiftyfivenm_lcell_comb \P|PC|bit15|Q~0 (
// Equation(s):
// \P|PC|bit15|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S15|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit15|Q~q ))

	.dataa(\P|CU|PC_select[0]~3_combout ),
	.datab(\P|RA|bit15|Q~q ),
	.datac(gnd),
	.datad(\P|Adder_comp|S15|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit15|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit15|Q~0 .lut_mask = 16'hEE44;
defparam \P|PC|bit15|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \P|PC|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit15|Q~0_combout ),
	.asdata(\P|IMME|Mux0~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit15|Q .is_wysiwyg = "true";
defparam \P|PC|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
fiftyfivenm_lcell_comb \P|PC_temp|bit15|Q~feeder (
// Equation(s):
// \P|PC_temp|bit15|Q~feeder_combout  = \P|PC|bit15|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|PC|bit15|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|PC_temp|bit15|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit15|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|PC_temp|bit15|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \P|PC_temp|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit15|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit15|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \P|RY|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit15|Q~0_combout ),
	.asdata(\P|PC_temp|bit15|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit15|Q .is_wysiwyg = "true";
defparam \P|RY|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \P|REGfile|R3|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit15|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit15|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux0~0 (
// Equation(s):
// \P|REGfile|M2|Mux0~0_combout  = (\P|IR|bit11|Q~q  & (((\P|IR|bit10|Q~q )))) # (!\P|IR|bit11|Q~q  & ((\P|IR|bit10|Q~q  & (\P|REGfile|R5|bit15|Q~q )) # (!\P|IR|bit10|Q~q  & ((\P|REGfile|R4|bit15|Q~q )))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R5|bit15|Q~q ),
	.datac(\P|REGfile|R4|bit15|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux0~0 .lut_mask = 16'hEE50;
defparam \P|REGfile|M2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux0~1 (
// Equation(s):
// \P|REGfile|M2|Mux0~1_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|M2|Mux0~0_combout  & ((\P|REGfile|R7|bit15|Q~q ))) # (!\P|REGfile|M2|Mux0~0_combout  & (\P|REGfile|R6|bit15|Q~q )))) # (!\P|IR|bit11|Q~q  & (((\P|REGfile|M2|Mux0~0_combout ))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R6|bit15|Q~q ),
	.datac(\P|REGfile|R7|bit15|Q~q ),
	.datad(\P|REGfile|M2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux0~1 .lut_mask = 16'hF588;
defparam \P|REGfile|M2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux0~2 (
// Equation(s):
// \P|REGfile|M2|Mux0~2_combout  = (\P|RB|bit15|Q~1_combout  & (\P|RB|bit15|Q~0_combout )) # (!\P|RB|bit15|Q~1_combout  & ((\P|RB|bit15|Q~0_combout  & ((\P|REGfile|M2|Mux0~1_combout ))) # (!\P|RB|bit15|Q~0_combout  & (\P|REGfile|R1|bit15|Q~q ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|REGfile|R1|bit15|Q~q ),
	.datad(\P|REGfile|M2|Mux0~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux0~2 .lut_mask = 16'hDC98;
defparam \P|REGfile|M2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux0~3 (
// Equation(s):
// \P|REGfile|M2|Mux0~3_combout  = (\P|RB|bit15|Q~1_combout  & ((\P|REGfile|M2|Mux0~2_combout  & (\P|REGfile|R3|bit15|Q~q )) # (!\P|REGfile|M2|Mux0~2_combout  & ((\P|REGfile|R2|bit15|Q~q ))))) # (!\P|RB|bit15|Q~1_combout  & (((\P|REGfile|M2|Mux0~2_combout 
// ))))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|REGfile|R3|bit15|Q~q ),
	.datac(\P|REGfile|R2|bit15|Q~q ),
	.datad(\P|REGfile|M2|Mux0~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux0~3 .lut_mask = 16'hDDA0;
defparam \P|REGfile|M2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux0~4 (
// Equation(s):
// \P|REGfile|M2|Mux0~4_combout  = (\P|REGfile|M2|Mux0~3_combout  & ((\P|IR|bit10|Q~q ) # ((\P|RB|bit15|Q~0_combout ) # (\P|RB|bit15|Q~1_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|RB|bit15|Q~1_combout ),
	.datad(\P|REGfile|M2|Mux0~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux0~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \P|RB|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit15|Q .is_wysiwyg = "true";
defparam \P|RB|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[15]~0 (
// Equation(s):
// \P|ALU_comp|M2|result[15]~0_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux0~1_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit15|Q~q ))))

	.dataa(\P|CU|B_select~0_combout ),
	.datab(\P|RB|bit15|Q~q ),
	.datac(\P|CU|B_inv~1_combout ),
	.datad(\P|IMME|Mux0~1_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[15]~0 .lut_mask = 16'h1EB4;
defparam \P|ALU_comp|M2|result[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
fiftyfivenm_lcell_comb \P|ALU_comp|V (
// Equation(s):
// \P|ALU_comp|V~combout  = (\P|ALU_comp|M2|result[15]~0_combout  & (!\P|ALU_comp|A1|S14|C_out~0_combout  & (\P|CU|A_inv~0_combout  $ (\P|RA|bit15|Q~q )))) # (!\P|ALU_comp|M2|result[15]~0_combout  & (\P|ALU_comp|A1|S14|C_out~0_combout  & 
// (\P|CU|A_inv~0_combout  $ (!\P|RA|bit15|Q~q ))))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|ALU_comp|M2|result[15]~0_combout ),
	.datac(\P|RA|bit15|Q~q ),
	.datad(\P|ALU_comp|A1|S14|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|V~combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|V .lut_mask = 16'h2148;
defparam \P|ALU_comp|V .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \P|Status|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|V~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Status_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|Status|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|Status|bit1|Q .is_wysiwyg = "true";
defparam \P|Status|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \P|Status|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|A1|S15|S~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Status_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|Status|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|Status|bit3|Q .is_wysiwyg = "true";
defparam \P|Status|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
fiftyfivenm_lcell_comb \P|CU|extend~4 (
// Equation(s):
// \P|CU|extend~4_combout  = ((\P|Status|bit1|Q~q  $ (\P|Status|bit3|Q~q )) # (!\P|IR|bit5|Q~q )) # (!\P|IR|bit4|Q~q )

	.dataa(\P|IR|bit4|Q~q ),
	.datab(\P|IR|bit5|Q~q ),
	.datac(\P|Status|bit1|Q~q ),
	.datad(\P|Status|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|CU|extend~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|extend~4 .lut_mask = 16'h7FF7;
defparam \P|CU|extend~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
fiftyfivenm_lcell_comb \P|CU|extend~8 (
// Equation(s):
// \P|CU|extend~8_combout  = (!\P|IR|bit0|Q~q  & (\P|CU|extend[1]~0_combout  & (\P|IR|bit1|Q~q  & \P|CU|Equal2~0_combout )))

	.dataa(\P|IR|bit0|Q~q ),
	.datab(\P|CU|extend[1]~0_combout ),
	.datac(\P|IR|bit1|Q~q ),
	.datad(\P|CU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\P|CU|extend~8_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|extend~8 .lut_mask = 16'h4000;
defparam \P|CU|extend~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
fiftyfivenm_lcell_comb \P|CU|INC_select~0 (
// Equation(s):
// \P|CU|INC_select~0_combout  = (!\P|CU|extend~8_combout  & (((\P|CU|extend~4_combout  & !\P|CU|extend[2]~3_combout )) # (!\P|CU|extend[2]~2_combout )))

	.dataa(\P|CU|extend~4_combout ),
	.datab(\P|CU|extend[2]~3_combout ),
	.datac(\P|CU|extend[2]~2_combout ),
	.datad(\P|CU|extend~8_combout ),
	.cin(gnd),
	.combout(\P|CU|INC_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|INC_select~0 .lut_mask = 16'h002F;
defparam \P|CU|INC_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
fiftyfivenm_lcell_comb \P|Adder_comp|S2|S (
// Equation(s):
// \P|Adder_comp|S2|S~combout  = \P|PC|bit2|Q~q  $ (\P|Adder_comp|S1|C_out~0_combout  $ (((!\P|CU|INC_select~0_combout  & \P|IMME|Mux13~0_combout ))))

	.dataa(\P|PC|bit2|Q~q ),
	.datab(\P|CU|INC_select~0_combout ),
	.datac(\P|IMME|Mux13~0_combout ),
	.datad(\P|Adder_comp|S1|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S2|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S2|S .lut_mask = 16'h659A;
defparam \P|Adder_comp|S2|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
fiftyfivenm_lcell_comb \P|PC|bit2|Q~0 (
// Equation(s):
// \P|PC|bit2|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & (\P|Adder_comp|S2|S~combout )) # (!\P|CU|PC_select[0]~3_combout  & ((\P|RA|bit2|Q~q )))

	.dataa(\P|Adder_comp|S2|S~combout ),
	.datab(\P|RA|bit2|Q~q ),
	.datac(gnd),
	.datad(\P|CU|PC_select[0]~3_combout ),
	.cin(gnd),
	.combout(\P|PC|bit2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit2|Q~0 .lut_mask = 16'hAACC;
defparam \P|PC|bit2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \P|PC|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit2|Q~0_combout ),
	.asdata(\P|IMME|Mux13~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit2|Q .is_wysiwyg = "true";
defparam \P|PC|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
fiftyfivenm_lcell_comb \P|muxMA|result[2]~9 (
// Equation(s):
// \P|muxMA|result[2]~9_combout  = (\P|CU|Equal0~1_combout  & ((\P|PC|bit2|Q~q ))) # (!\P|CU|Equal0~1_combout  & (\P|RZ|bit2|Q~q ))

	.dataa(\P|RZ|bit2|Q~q ),
	.datab(gnd),
	.datac(\P|CU|Equal0~1_combout ),
	.datad(\P|PC|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[2]~9 .lut_mask = 16'hFA0A;
defparam \P|muxMA|result[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \P|RM|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RB|bit15|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit15|Q .is_wysiwyg = "true";
defparam \P|RM|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\MemIO|comb~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\P|RM|bit15|Q~q ,\P|RM|bit14|Q~q }),
	.portaaddr({\P|muxMA|result[11]~1_combout ,\P|muxMA|result[10]~2_combout ,\P|muxMA|result[9]~3_combout ,\P|muxMA|result[8]~4_combout ,\P|muxMA|result[7]~5_combout ,\P|muxMA|result[6]~12_combout ,\P|muxMA|result[5]~6_combout ,\P|muxMA|result[4]~11_combout ,
\P|muxMA|result[3]~7_combout ,\P|muxMA|result[2]~9_combout ,\P|muxMA|result[1]~10_combout ,\P|muxMA|result[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .init_file = "MemoryInitialization.mif";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component|altsyncram_71e1:auto_generated|ALTSYNCRAM";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BF91000;
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
fiftyfivenm_lcell_comb \MemIO|Data_out[15]~23 (
// Equation(s):
// \MemIO|Data_out[15]~23_combout  = (\MemIO|Data_out~4_combout  & \MemIO|Memory|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(\MemIO|Data_out~4_combout ),
	.datac(\MemIO|Memory|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MemIO|Data_out[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[15]~23 .lut_mask = 16'hC0C0;
defparam \MemIO|Data_out[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \P|IR|bit15|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[15]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit15|Q .is_wysiwyg = "true";
defparam \P|IR|bit15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
fiftyfivenm_lcell_comb \P|RA|bit6|Q~1 (
// Equation(s):
// \P|RA|bit6|Q~1_combout  = (\P|IR|bit14|Q~q  & !\P|IR|bit15|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|IR|bit14|Q~q ),
	.datad(\P|IR|bit15|Q~q ),
	.cin(gnd),
	.combout(\P|RA|bit6|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|RA|bit6|Q~1 .lut_mask = 16'h00F0;
defparam \P|RA|bit6|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux10~0 (
// Equation(s):
// \P|REGfile|M1|Mux10~0_combout  = (\P|IR|bit13|Q~q  & (((\P|REGfile|R5|bit5|Q~q ) # (\P|IR|bit14|Q~q )))) # (!\P|IR|bit13|Q~q  & (\P|REGfile|R4|bit5|Q~q  & ((!\P|IR|bit14|Q~q ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|REGfile|R4|bit5|Q~q ),
	.datac(\P|REGfile|R5|bit5|Q~q ),
	.datad(\P|IR|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux10~0 .lut_mask = 16'hAAE4;
defparam \P|REGfile|M1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux10~1 (
// Equation(s):
// \P|REGfile|M1|Mux10~1_combout  = (\P|REGfile|M1|Mux10~0_combout  & (((\P|REGfile|R7|bit5|Q~q )) # (!\P|IR|bit14|Q~q ))) # (!\P|REGfile|M1|Mux10~0_combout  & (\P|IR|bit14|Q~q  & (\P|REGfile|R6|bit5|Q~q )))

	.dataa(\P|REGfile|M1|Mux10~0_combout ),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|REGfile|R6|bit5|Q~q ),
	.datad(\P|REGfile|R7|bit5|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux10~1 .lut_mask = 16'hEA62;
defparam \P|REGfile|M1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux10~2 (
// Equation(s):
// \P|REGfile|M1|Mux10~2_combout  = (\P|RA|bit6|Q~0_combout  & (((\P|REGfile|M1|Mux10~1_combout ) # (\P|RA|bit6|Q~1_combout )))) # (!\P|RA|bit6|Q~0_combout  & (\P|REGfile|R1|bit5|Q~q  & ((!\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|REGfile|R1|bit5|Q~q ),
	.datac(\P|REGfile|M1|Mux10~1_combout ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux10~2 .lut_mask = 16'hAAE4;
defparam \P|REGfile|M1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux10~3 (
// Equation(s):
// \P|REGfile|M1|Mux10~3_combout  = (\P|REGfile|M1|Mux10~2_combout  & (((\P|REGfile|R3|bit5|Q~q ) # (!\P|RA|bit6|Q~1_combout )))) # (!\P|REGfile|M1|Mux10~2_combout  & (\P|REGfile|R2|bit5|Q~q  & ((\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|REGfile|R2|bit5|Q~q ),
	.datab(\P|REGfile|R3|bit5|Q~q ),
	.datac(\P|REGfile|M1|Mux10~2_combout ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux10~3 .lut_mask = 16'hCAF0;
defparam \P|REGfile|M1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux10~4 (
// Equation(s):
// \P|REGfile|M1|Mux10~4_combout  = (\P|REGfile|M1|Mux10~3_combout  & ((\P|IR|bit13|Q~q ) # ((\P|RA|bit6|Q~0_combout ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|RA|bit6|Q~1_combout ),
	.datad(\P|REGfile|M1|Mux10~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux10~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \P|RA|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux10~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit5|Q .is_wysiwyg = "true";
defparam \P|RA|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
fiftyfivenm_lcell_comb \P|ALU_comp|A1|S5|C_out~0 (
// Equation(s):
// \P|ALU_comp|A1|S5|C_out~0_combout  = (\P|ALU_comp|M2|result[5]~10_combout  & ((\P|ALU_comp|A1|S4|C_out~0_combout ) # (\P|RA|bit5|Q~q  $ (\P|CU|A_inv~0_combout )))) # (!\P|ALU_comp|M2|result[5]~10_combout  & (\P|ALU_comp|A1|S4|C_out~0_combout  & 
// (\P|RA|bit5|Q~q  $ (\P|CU|A_inv~0_combout ))))

	.dataa(\P|RA|bit5|Q~q ),
	.datab(\P|ALU_comp|M2|result[5]~10_combout ),
	.datac(\P|CU|A_inv~0_combout ),
	.datad(\P|ALU_comp|A1|S4|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|A1|S5|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|A1|S5|C_out~0 .lut_mask = 16'hDE48;
defparam \P|ALU_comp|A1|S5|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[6]~6 (
// Equation(s):
// \P|ALU_comp|M1|result[6]~6_combout  = \P|RA|bit6|Q~q  $ (((\P|CU|Equal0~0_combout  & (\P|CU|Equal9~0_combout  & \P|CU|Equal1~0_combout ))))

	.dataa(\P|CU|Equal0~0_combout ),
	.datab(\P|CU|Equal9~0_combout ),
	.datac(\P|CU|Equal1~0_combout ),
	.datad(\P|RA|bit6|Q~q ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[6]~6 .lut_mask = 16'h7F80;
defparam \P|ALU_comp|M1|result[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux9~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux9~0_combout  = (\P|ALU_comp|M2|result[6]~9_combout  & ((\P|CU|ALU_op[0]~9_combout ) # ((!\P|CU|ALU_op[1]~7_combout  & \P|ALU_comp|M1|result[6]~6_combout )))) # (!\P|ALU_comp|M2|result[6]~9_combout  & (\P|CU|ALU_op[0]~9_combout  & 
// ((\P|CU|ALU_op[1]~7_combout ) # (\P|ALU_comp|M1|result[6]~6_combout ))))

	.dataa(\P|ALU_comp|M2|result[6]~9_combout ),
	.datab(\P|CU|ALU_op[1]~7_combout ),
	.datac(\P|ALU_comp|M1|result[6]~6_combout ),
	.datad(\P|CU|ALU_op[0]~9_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux9~0 .lut_mask = 16'hFE20;
defparam \P|ALU_comp|M3|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux9~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux9~1_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|XORout[6]~4_combout  $ (((\P|ALU_comp|A1|S5|C_out~0_combout  & \P|ALU_comp|M3|Mux9~0_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & (((\P|ALU_comp|M3|Mux9~0_combout ))))

	.dataa(\P|ALU_comp|A1|S5|C_out~0_combout ),
	.datab(\P|CU|ALU_op[1]~7_combout ),
	.datac(\P|ALU_comp|M3|Mux9~0_combout ),
	.datad(\P|ALU_comp|XORout[6]~4_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux9~1 .lut_mask = 16'h7CB0;
defparam \P|ALU_comp|M3|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \P|RZ|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit6|Q .is_wysiwyg = "true";
defparam \P|RZ|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
fiftyfivenm_lcell_comb \P|RY|bit6|Q~0 (
// Equation(s):
// \P|RY|bit6|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[6]~14_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit6|Q~q ))

	.dataa(\P|CU|MA_select~0_combout ),
	.datab(\P|RZ|bit6|Q~q ),
	.datac(gnd),
	.datad(\MemIO|Data_out[6]~14_combout ),
	.cin(gnd),
	.combout(\P|RY|bit6|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit6|Q~0 .lut_mask = 16'hEE44;
defparam \P|RY|bit6|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
fiftyfivenm_lcell_comb \P|PC_temp|bit6|Q~feeder (
// Equation(s):
// \P|PC_temp|bit6|Q~feeder_combout  = \P|PC|bit6|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|PC|bit6|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|PC_temp|bit6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit6|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|PC_temp|bit6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \P|PC_temp|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit6|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit6|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \P|RY|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit6|Q~0_combout ),
	.asdata(\P|PC_temp|bit6|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit6|Q .is_wysiwyg = "true";
defparam \P|RY|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N27
dffeas \P|REGfile|R1|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit6|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit6|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux9~2 (
// Equation(s):
// \P|REGfile|M2|Mux9~2_combout  = (\P|RB|bit15|Q~0_combout  & (\P|RB|bit15|Q~1_combout )) # (!\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout  & ((\P|REGfile|R2|bit6|Q~q ))) # (!\P|RB|bit15|Q~1_combout  & (\P|REGfile|R1|bit6|Q~q ))))

	.dataa(\P|RB|bit15|Q~0_combout ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R1|bit6|Q~q ),
	.datad(\P|REGfile|R2|bit6|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux9~2 .lut_mask = 16'hDC98;
defparam \P|REGfile|M2|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux9~0 (
// Equation(s):
// \P|REGfile|M2|Mux9~0_combout  = (\P|IR|bit10|Q~q  & (((\P|IR|bit11|Q~q )))) # (!\P|IR|bit10|Q~q  & ((\P|IR|bit11|Q~q  & (\P|REGfile|R6|bit6|Q~q )) # (!\P|IR|bit11|Q~q  & ((\P|REGfile|R4|bit6|Q~q )))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|REGfile|R6|bit6|Q~q ),
	.datac(\P|REGfile|R4|bit6|Q~q ),
	.datad(\P|IR|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux9~0 .lut_mask = 16'hEE50;
defparam \P|REGfile|M2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux9~1 (
// Equation(s):
// \P|REGfile|M2|Mux9~1_combout  = (\P|REGfile|M2|Mux9~0_combout  & ((\P|REGfile|R7|bit6|Q~q ) # ((!\P|IR|bit10|Q~q )))) # (!\P|REGfile|M2|Mux9~0_combout  & (((\P|REGfile|R5|bit6|Q~q  & \P|IR|bit10|Q~q ))))

	.dataa(\P|REGfile|M2|Mux9~0_combout ),
	.datab(\P|REGfile|R7|bit6|Q~q ),
	.datac(\P|REGfile|R5|bit6|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux9~1 .lut_mask = 16'hD8AA;
defparam \P|REGfile|M2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux9~3 (
// Equation(s):
// \P|REGfile|M2|Mux9~3_combout  = (\P|REGfile|M2|Mux9~2_combout  & (((\P|REGfile|R3|bit6|Q~q )) # (!\P|RB|bit15|Q~0_combout ))) # (!\P|REGfile|M2|Mux9~2_combout  & (\P|RB|bit15|Q~0_combout  & (\P|REGfile|M2|Mux9~1_combout )))

	.dataa(\P|REGfile|M2|Mux9~2_combout ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|REGfile|M2|Mux9~1_combout ),
	.datad(\P|REGfile|R3|bit6|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux9~3 .lut_mask = 16'hEA62;
defparam \P|REGfile|M2|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux9~4 (
// Equation(s):
// \P|REGfile|M2|Mux9~4_combout  = (\P|REGfile|M2|Mux9~3_combout  & ((\P|IR|bit10|Q~q ) # ((\P|RB|bit15|Q~0_combout ) # (\P|RB|bit15|Q~1_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|RB|bit15|Q~1_combout ),
	.datad(\P|REGfile|M2|Mux9~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux9~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \P|RB|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux9~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit6|Q .is_wysiwyg = "true";
defparam \P|RB|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N27
dffeas \P|RM|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RB|bit6|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit6|Q .is_wysiwyg = "true";
defparam \P|RM|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
fiftyfivenm_lcell_comb \MemIO|Data_out[6]~14 (
// Equation(s):
// \MemIO|Data_out[6]~14_combout  = (\MemIO|Data_out~4_combout  & ((\MemIO|Memory|altsyncram_component|auto_generated|q_a [6]) # ((\MemIO|SliderSwitch|bit6|Q~q  & \MemIO|Data_out[9]~6_combout )))) # (!\MemIO|Data_out~4_combout  & 
// (\MemIO|SliderSwitch|bit6|Q~q  & (\MemIO|Data_out[9]~6_combout )))

	.dataa(\MemIO|Data_out~4_combout ),
	.datab(\MemIO|SliderSwitch|bit6|Q~q ),
	.datac(\MemIO|Data_out[9]~6_combout ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\MemIO|Data_out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[6]~14 .lut_mask = 16'hEAC0;
defparam \MemIO|Data_out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \P|IR|bit6|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[6]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit6|Q .is_wysiwyg = "true";
defparam \P|IR|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
fiftyfivenm_lcell_comb \P|CU|Equal9~0 (
// Equation(s):
// \P|CU|Equal9~0_combout  = (\P|IR|bit5|Q~q  & (\P|IR|bit4|Q~q  & (!\P|IR|bit6|Q~q  & !\P|IR|bit3|Q~q )))

	.dataa(\P|IR|bit5|Q~q ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|IR|bit6|Q~q ),
	.datad(\P|IR|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|CU|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|Equal9~0 .lut_mask = 16'h0008;
defparam \P|CU|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[1]~1 (
// Equation(s):
// \P|ALU_comp|M1|result[1]~1_combout  = \P|RA|bit1|Q~q  $ (((\P|CU|Equal9~0_combout  & (\P|CU|Equal1~0_combout  & \P|CU|Equal0~0_combout ))))

	.dataa(\P|CU|Equal9~0_combout ),
	.datab(\P|RA|bit1|Q~q ),
	.datac(\P|CU|Equal1~0_combout ),
	.datad(\P|CU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[1]~1 .lut_mask = 16'h6CCC;
defparam \P|ALU_comp|M1|result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux14~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux14~0_combout  = (\P|CU|ALU_op[1]~7_combout  & ((\P|CU|ALU_op[0]~9_combout  & (\P|ALU_comp|A1|S1|S~combout )) # (!\P|CU|ALU_op[0]~9_combout  & ((\P|ALU_comp|M2|result[1]~14_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & 
// (((\P|ALU_comp|M2|result[1]~14_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|ALU_comp|A1|S1|S~combout ),
	.datad(\P|ALU_comp|M2|result[1]~14_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux14~0 .lut_mask = 16'hF780;
defparam \P|ALU_comp|M3|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux14~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux14~1_combout  = (\P|ALU_comp|M3|Mux14~0_combout  & ((\P|CU|ALU_op[0]~9_combout ) # (\P|ALU_comp|M1|result[1]~1_combout  $ (\P|CU|ALU_op[1]~7_combout )))) # (!\P|ALU_comp|M3|Mux14~0_combout  & (\P|ALU_comp|M1|result[1]~1_combout  & 
// (\P|CU|ALU_op[0]~9_combout  $ (\P|CU|ALU_op[1]~7_combout ))))

	.dataa(\P|ALU_comp|M1|result[1]~1_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|ALU_comp|M3|Mux14~0_combout ),
	.datad(\P|CU|ALU_op[1]~7_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux14~1 .lut_mask = 16'hD2E8;
defparam \P|ALU_comp|M3|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \P|RZ|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit1|Q .is_wysiwyg = "true";
defparam \P|RZ|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
fiftyfivenm_lcell_comb \P|muxMA|result[1]~10 (
// Equation(s):
// \P|muxMA|result[1]~10_combout  = (\P|CU|Equal0~1_combout  & ((\P|PC|bit1|Q~q ))) # (!\P|CU|Equal0~1_combout  & (\P|RZ|bit1|Q~q ))

	.dataa(gnd),
	.datab(\P|RZ|bit1|Q~q ),
	.datac(\P|CU|Equal0~1_combout ),
	.datad(\P|PC|bit1|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[1]~10 .lut_mask = 16'hFC0C;
defparam \P|muxMA|result[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
fiftyfivenm_lcell_comb \P|RM|bit5|Q~feeder (
// Equation(s):
// \P|RM|bit5|Q~feeder_combout  = \P|RB|bit5|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RB|bit5|Q~q ),
	.cin(gnd),
	.combout(\P|RM|bit5|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit5|Q~feeder .lut_mask = 16'hFF00;
defparam \P|RM|bit5|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N9
dffeas \P|RM|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit5|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit5|Q .is_wysiwyg = "true";
defparam \P|RM|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\MemIO|comb~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\P|RM|bit5|Q~q ,\P|RM|bit4|Q~q }),
	.portaaddr({\P|muxMA|result[11]~1_combout ,\P|muxMA|result[10]~2_combout ,\P|muxMA|result[9]~3_combout ,\P|muxMA|result[8]~4_combout ,\P|muxMA|result[7]~5_combout ,\P|muxMA|result[6]~12_combout ,\P|muxMA|result[5]~6_combout ,\P|muxMA|result[4]~11_combout ,
\P|muxMA|result[3]~7_combout ,\P|muxMA|result[2]~9_combout ,\P|muxMA|result[1]~10_combout ,\P|muxMA|result[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .init_file = "MemoryInitialization.mif";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component|altsyncram_71e1:auto_generated|ALTSYNCRAM";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
fiftyfivenm_lcell_comb \MemIO|SliderSwitch|bit4|Q~feeder (
// Equation(s):
// \MemIO|SliderSwitch|bit4|Q~feeder_combout  = \SW[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\MemIO|SliderSwitch|bit4|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit4|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|SliderSwitch|bit4|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y22_N21
dffeas \MemIO|SliderSwitch|bit4|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|SliderSwitch|bit4|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit4|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
fiftyfivenm_lcell_comb \MemIO|Data_out[4]~12 (
// Equation(s):
// \MemIO|Data_out[4]~12_combout  = (\MemIO|Data_out[9]~6_combout  & ((\MemIO|SliderSwitch|bit4|Q~q ) # ((\MemIO|Data_out~4_combout  & \MemIO|Memory|altsyncram_component|auto_generated|q_a [4])))) # (!\MemIO|Data_out[9]~6_combout  & 
// (\MemIO|Data_out~4_combout  & (\MemIO|Memory|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\MemIO|Data_out[9]~6_combout ),
	.datab(\MemIO|Data_out~4_combout ),
	.datac(\MemIO|Memory|altsyncram_component|auto_generated|q_a [4]),
	.datad(\MemIO|SliderSwitch|bit4|Q~q ),
	.cin(gnd),
	.combout(\MemIO|Data_out[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[4]~12 .lut_mask = 16'hEAC0;
defparam \MemIO|Data_out[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \P|IR|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[4]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit4|Q .is_wysiwyg = "true";
defparam \P|IR|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
fiftyfivenm_lcell_comb \P|CU|B_inv~0 (
// Equation(s):
// \P|CU|B_inv~0_combout  = (\P|IR|bit5|Q~q  & (\P|IR|bit4|Q~q  & (!\P|IR|bit6|Q~q  & !\P|IR|bit3|Q~q )))

	.dataa(\P|IR|bit5|Q~q ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|IR|bit6|Q~q ),
	.datad(\P|IR|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|CU|B_inv~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|B_inv~0 .lut_mask = 16'h0008;
defparam \P|CU|B_inv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
fiftyfivenm_lcell_comb \P|CU|B_inv~1 (
// Equation(s):
// \P|CU|B_inv~1_combout  = (\P|CU|Equal0~0_combout  & (\P|CU|Equal1~0_combout  & ((\P|CU|B_inv~0_combout ) # (\P|CU|C_in~1_combout ))))

	.dataa(\P|CU|B_inv~0_combout ),
	.datab(\P|CU|C_in~1_combout ),
	.datac(\P|CU|Equal0~0_combout ),
	.datad(\P|CU|Equal1~0_combout ),
	.cin(gnd),
	.combout(\P|CU|B_inv~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|B_inv~1 .lut_mask = 16'hE000;
defparam \P|CU|B_inv~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
fiftyfivenm_lcell_comb \P|ALU_comp|M2|result[4]~11 (
// Equation(s):
// \P|ALU_comp|M2|result[4]~11_combout  = \P|CU|B_inv~1_combout  $ (((\P|CU|B_select~0_combout  & ((\P|IMME|Mux11~0_combout ))) # (!\P|CU|B_select~0_combout  & (\P|RB|bit4|Q~q ))))

	.dataa(\P|CU|B_select~0_combout ),
	.datab(\P|RB|bit4|Q~q ),
	.datac(\P|CU|B_inv~1_combout ),
	.datad(\P|IMME|Mux11~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M2|result[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M2|result[4]~11 .lut_mask = 16'h1EB4;
defparam \P|ALU_comp|M2|result[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
fiftyfivenm_lcell_comb \P|ALU_comp|XORout[4]~7 (
// Equation(s):
// \P|ALU_comp|XORout[4]~7_combout  = \P|RA|bit4|Q~q  $ (\P|CU|A_inv~0_combout  $ (\P|ALU_comp|M2|result[4]~11_combout ))

	.dataa(\P|RA|bit4|Q~q ),
	.datab(\P|CU|A_inv~0_combout ),
	.datac(gnd),
	.datad(\P|ALU_comp|M2|result[4]~11_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|XORout[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|XORout[4]~7 .lut_mask = 16'h9966;
defparam \P|ALU_comp|XORout[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[4]~4 (
// Equation(s):
// \P|ALU_comp|M1|result[4]~4_combout  = \P|RA|bit4|Q~q  $ (((\P|CU|Equal0~0_combout  & (\P|CU|Equal1~0_combout  & \P|CU|Equal9~0_combout ))))

	.dataa(\P|CU|Equal0~0_combout ),
	.datab(\P|CU|Equal1~0_combout ),
	.datac(\P|RA|bit4|Q~q ),
	.datad(\P|CU|Equal9~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[4]~4 .lut_mask = 16'h78F0;
defparam \P|ALU_comp|M1|result[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux11~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux11~0_combout  = (\P|ALU_comp|M1|result[4]~4_combout  & ((\P|CU|ALU_op[0]~9_combout ) # ((\P|ALU_comp|M2|result[4]~11_combout  & !\P|CU|ALU_op[1]~7_combout )))) # (!\P|ALU_comp|M1|result[4]~4_combout  & (\P|CU|ALU_op[0]~9_combout  & 
// ((\P|ALU_comp|M2|result[4]~11_combout ) # (\P|CU|ALU_op[1]~7_combout ))))

	.dataa(\P|ALU_comp|M1|result[4]~4_combout ),
	.datab(\P|ALU_comp|M2|result[4]~11_combout ),
	.datac(\P|CU|ALU_op[1]~7_combout ),
	.datad(\P|CU|ALU_op[0]~9_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux11~0 .lut_mask = 16'hFE08;
defparam \P|ALU_comp|M3|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux11~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux11~1_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|XORout[4]~7_combout  $ (((\P|ALU_comp|M3|Mux11~0_combout  & \P|ALU_comp|A1|S3|C_out~0_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & (((\P|ALU_comp|M3|Mux11~0_combout ))))

	.dataa(\P|ALU_comp|XORout[4]~7_combout ),
	.datab(\P|CU|ALU_op[1]~7_combout ),
	.datac(\P|ALU_comp|M3|Mux11~0_combout ),
	.datad(\P|ALU_comp|A1|S3|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux11~1 .lut_mask = 16'h78B8;
defparam \P|ALU_comp|M3|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \P|RZ|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit4|Q .is_wysiwyg = "true";
defparam \P|RZ|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
fiftyfivenm_lcell_comb \P|RY|bit4|Q~0 (
// Equation(s):
// \P|RY|bit4|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[4]~12_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit4|Q~q ))

	.dataa(\P|CU|MA_select~0_combout ),
	.datab(\P|RZ|bit4|Q~q ),
	.datac(gnd),
	.datad(\MemIO|Data_out[4]~12_combout ),
	.cin(gnd),
	.combout(\P|RY|bit4|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit4|Q~0 .lut_mask = 16'hEE44;
defparam \P|RY|bit4|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
fiftyfivenm_lcell_comb \P|PC_temp|bit4|Q~feeder (
// Equation(s):
// \P|PC_temp|bit4|Q~feeder_combout  = \P|PC|bit4|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|PC|bit4|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|PC_temp|bit4|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit4|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|PC_temp|bit4|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \P|PC_temp|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit4|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit4|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \P|RY|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit4|Q~0_combout ),
	.asdata(\P|PC_temp|bit4|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit4|Q .is_wysiwyg = "true";
defparam \P|RY|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
fiftyfivenm_lcell_comb \P|REGfile|R3|bit4|Q~feeder (
// Equation(s):
// \P|REGfile|R3|bit4|Q~feeder_combout  = \P|RY|bit4|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RY|bit4|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|REGfile|R3|bit4|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R3|bit4|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|REGfile|R3|bit4|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N5
dffeas \P|REGfile|R3|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R3|bit4|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit4|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N13
dffeas \P|REGfile|R1|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit4|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit4|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \P|REGfile|R2|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit4|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit4|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux11~2 (
// Equation(s):
// \P|REGfile|M2|Mux11~2_combout  = (\P|RB|bit15|Q~0_combout  & (\P|RB|bit15|Q~1_combout )) # (!\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout  & ((\P|REGfile|R2|bit4|Q~q ))) # (!\P|RB|bit15|Q~1_combout  & (\P|REGfile|R1|bit4|Q~q ))))

	.dataa(\P|RB|bit15|Q~0_combout ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R1|bit4|Q~q ),
	.datad(\P|REGfile|R2|bit4|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux11~2 .lut_mask = 16'hDC98;
defparam \P|REGfile|M2|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \P|REGfile|R7|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit4|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit4|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \P|REGfile|R5|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit4|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit4|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \P|REGfile|R4|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit4|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit4|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \P|REGfile|R6|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit4|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit4|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux11~0 (
// Equation(s):
// \P|REGfile|M2|Mux11~0_combout  = (\P|IR|bit10|Q~q  & (\P|IR|bit11|Q~q )) # (!\P|IR|bit10|Q~q  & ((\P|IR|bit11|Q~q  & ((\P|REGfile|R6|bit4|Q~q ))) # (!\P|IR|bit11|Q~q  & (\P|REGfile|R4|bit4|Q~q ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|IR|bit11|Q~q ),
	.datac(\P|REGfile|R4|bit4|Q~q ),
	.datad(\P|REGfile|R6|bit4|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux11~0 .lut_mask = 16'hDC98;
defparam \P|REGfile|M2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux11~1 (
// Equation(s):
// \P|REGfile|M2|Mux11~1_combout  = (\P|IR|bit10|Q~q  & ((\P|REGfile|M2|Mux11~0_combout  & (\P|REGfile|R7|bit4|Q~q )) # (!\P|REGfile|M2|Mux11~0_combout  & ((\P|REGfile|R5|bit4|Q~q ))))) # (!\P|IR|bit10|Q~q  & (((\P|REGfile|M2|Mux11~0_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|REGfile|R7|bit4|Q~q ),
	.datac(\P|REGfile|R5|bit4|Q~q ),
	.datad(\P|REGfile|M2|Mux11~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux11~1 .lut_mask = 16'hDDA0;
defparam \P|REGfile|M2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux11~3 (
// Equation(s):
// \P|REGfile|M2|Mux11~3_combout  = (\P|RB|bit15|Q~0_combout  & ((\P|REGfile|M2|Mux11~2_combout  & (\P|REGfile|R3|bit4|Q~q )) # (!\P|REGfile|M2|Mux11~2_combout  & ((\P|REGfile|M2|Mux11~1_combout ))))) # (!\P|RB|bit15|Q~0_combout  & 
// (((\P|REGfile|M2|Mux11~2_combout ))))

	.dataa(\P|REGfile|R3|bit4|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|REGfile|M2|Mux11~2_combout ),
	.datad(\P|REGfile|M2|Mux11~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux11~3 .lut_mask = 16'hBCB0;
defparam \P|REGfile|M2|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux11~4 (
// Equation(s):
// \P|REGfile|M2|Mux11~4_combout  = (\P|REGfile|M2|Mux11~3_combout  & ((\P|IR|bit10|Q~q ) # ((\P|RB|bit15|Q~0_combout ) # (\P|RB|bit15|Q~1_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|RB|bit15|Q~1_combout ),
	.datad(\P|REGfile|M2|Mux11~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux11~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \P|RB|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit4|Q .is_wysiwyg = "true";
defparam \P|RB|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N3
dffeas \P|RM|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RB|bit4|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit4|Q .is_wysiwyg = "true";
defparam \P|RM|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
fiftyfivenm_lcell_comb \MemIO|Data_out[5]~13 (
// Equation(s):
// \MemIO|Data_out[5]~13_combout  = (\MemIO|Data_out[9]~6_combout  & ((\MemIO|SliderSwitch|bit5|Q~q ) # ((\MemIO|Memory|altsyncram_component|auto_generated|q_a [5] & \MemIO|Data_out~4_combout )))) # (!\MemIO|Data_out[9]~6_combout  & 
// (((\MemIO|Memory|altsyncram_component|auto_generated|q_a [5] & \MemIO|Data_out~4_combout ))))

	.dataa(\MemIO|Data_out[9]~6_combout ),
	.datab(\MemIO|SliderSwitch|bit5|Q~q ),
	.datac(\MemIO|Memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(\MemIO|Data_out~4_combout ),
	.cin(gnd),
	.combout(\MemIO|Data_out[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[5]~13 .lut_mask = 16'hF888;
defparam \MemIO|Data_out[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \P|IR|bit5|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[5]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit5|Q .is_wysiwyg = "true";
defparam \P|IR|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
fiftyfivenm_lcell_comb \P|CU|C_in~1 (
// Equation(s):
// \P|CU|C_in~1_combout  = (!\P|IR|bit5|Q~q  & (!\P|IR|bit4|Q~q  & (\P|IR|bit3|Q~q  $ (\P|IR|bit6|Q~q ))))

	.dataa(\P|IR|bit3|Q~q ),
	.datab(\P|IR|bit5|Q~q ),
	.datac(\P|IR|bit6|Q~q ),
	.datad(\P|IR|bit4|Q~q ),
	.cin(gnd),
	.combout(\P|CU|C_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|C_in~1 .lut_mask = 16'h0012;
defparam \P|CU|C_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
fiftyfivenm_lcell_comb \P|CU|C_in~2 (
// Equation(s):
// \P|CU|C_in~2_combout  = (!\P|IR|bit1|Q~q  & (\P|CU|C_in~1_combout  & (\P|CU|Equal0~0_combout  & \P|CU|MEM_write~2_combout )))

	.dataa(\P|IR|bit1|Q~q ),
	.datab(\P|CU|C_in~1_combout ),
	.datac(\P|CU|Equal0~0_combout ),
	.datad(\P|CU|MEM_write~2_combout ),
	.cin(gnd),
	.combout(\P|CU|C_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|C_in~2 .lut_mask = 16'h4000;
defparam \P|CU|C_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
fiftyfivenm_lcell_comb \P|ALU_comp|XORout[0]~5 (
// Equation(s):
// \P|ALU_comp|XORout[0]~5_combout  = \P|RA|bit0|Q~q  $ (\P|CU|A_inv~0_combout  $ (\P|ALU_comp|M2|result[0]~15_combout ))

	.dataa(gnd),
	.datab(\P|RA|bit0|Q~q ),
	.datac(\P|CU|A_inv~0_combout ),
	.datad(\P|ALU_comp|M2|result[0]~15_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|XORout[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|XORout[0]~5 .lut_mask = 16'hC33C;
defparam \P|ALU_comp|XORout[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[0]~0 (
// Equation(s):
// \P|ALU_comp|M1|result[0]~0_combout  = \P|RA|bit0|Q~q  $ (((\P|CU|Equal0~0_combout  & (\P|CU|Equal1~0_combout  & \P|CU|Equal9~0_combout ))))

	.dataa(\P|CU|Equal0~0_combout ),
	.datab(\P|CU|Equal1~0_combout ),
	.datac(\P|CU|Equal9~0_combout ),
	.datad(\P|RA|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[0]~0 .lut_mask = 16'h7F80;
defparam \P|ALU_comp|M1|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux15~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux15~0_combout  = (\P|CU|ALU_op[0]~9_combout  & ((\P|ALU_comp|M2|result[0]~15_combout ) # ((\P|ALU_comp|M1|result[0]~0_combout ) # (\P|CU|ALU_op[1]~7_combout )))) # (!\P|CU|ALU_op[0]~9_combout  & (\P|ALU_comp|M2|result[0]~15_combout  & 
// (\P|ALU_comp|M1|result[0]~0_combout  & !\P|CU|ALU_op[1]~7_combout )))

	.dataa(\P|CU|ALU_op[0]~9_combout ),
	.datab(\P|ALU_comp|M2|result[0]~15_combout ),
	.datac(\P|ALU_comp|M1|result[0]~0_combout ),
	.datad(\P|CU|ALU_op[1]~7_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux15~0 .lut_mask = 16'hAAE8;
defparam \P|ALU_comp|M3|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux15~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux15~1_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|XORout[0]~5_combout  $ (((\P|CU|C_in~2_combout  & \P|ALU_comp|M3|Mux15~0_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & (((\P|ALU_comp|M3|Mux15~0_combout ))))

	.dataa(\P|CU|C_in~2_combout ),
	.datab(\P|CU|ALU_op[1]~7_combout ),
	.datac(\P|ALU_comp|XORout[0]~5_combout ),
	.datad(\P|ALU_comp|M3|Mux15~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux15~1 .lut_mask = 16'h7BC0;
defparam \P|ALU_comp|M3|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \P|RZ|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit0|Q .is_wysiwyg = "true";
defparam \P|RZ|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
fiftyfivenm_lcell_comb \P|muxMA|result[0]~8 (
// Equation(s):
// \P|muxMA|result[0]~8_combout  = (\P|CU|Equal0~1_combout  & ((\P|PC|bit0|Q~q ))) # (!\P|CU|Equal0~1_combout  & (\P|RZ|bit0|Q~q ))

	.dataa(\P|RZ|bit0|Q~q ),
	.datab(gnd),
	.datac(\P|CU|Equal0~1_combout ),
	.datad(\P|PC|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[0]~8 .lut_mask = 16'hFA0A;
defparam \P|muxMA|result[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
fiftyfivenm_lcell_comb \P|RM|bit3|Q~feeder (
// Equation(s):
// \P|RM|bit3|Q~feeder_combout  = \P|RB|bit3|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RB|bit3|Q~q ),
	.cin(gnd),
	.combout(\P|RM|bit3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit3|Q~feeder .lut_mask = 16'hFF00;
defparam \P|RM|bit3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \P|RM|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit3|Q .is_wysiwyg = "true";
defparam \P|RM|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\MemIO|comb~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\P|RM|bit3|Q~q ,\P|RM|bit2|Q~q }),
	.portaaddr({\P|muxMA|result[11]~1_combout ,\P|muxMA|result[10]~2_combout ,\P|muxMA|result[9]~3_combout ,\P|muxMA|result[8]~4_combout ,\P|muxMA|result[7]~5_combout ,\P|muxMA|result[6]~12_combout ,\P|muxMA|result[5]~6_combout ,\P|muxMA|result[4]~11_combout ,
\P|muxMA|result[3]~7_combout ,\P|muxMA|result[2]~9_combout ,\P|muxMA|result[1]~10_combout ,\P|muxMA|result[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .init_file = "MemoryInitialization.mif";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component|altsyncram_71e1:auto_generated|ALTSYNCRAM";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018C00954;
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
fiftyfivenm_lcell_comb \MemIO|Data_out[2]~10 (
// Equation(s):
// \MemIO|Data_out[2]~10_combout  = (\MemIO|Data_out~4_combout  & ((\MemIO|Memory|altsyncram_component|auto_generated|q_a [2]) # ((\MemIO|SliderSwitch|bit2|Q~q  & \MemIO|Data_out[9]~6_combout )))) # (!\MemIO|Data_out~4_combout  & 
// (\MemIO|SliderSwitch|bit2|Q~q  & (\MemIO|Data_out[9]~6_combout )))

	.dataa(\MemIO|Data_out~4_combout ),
	.datab(\MemIO|SliderSwitch|bit2|Q~q ),
	.datac(\MemIO|Data_out[9]~6_combout ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\MemIO|Data_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[2]~10 .lut_mask = 16'hEAC0;
defparam \MemIO|Data_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \P|IR|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[2]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit2|Q .is_wysiwyg = "true";
defparam \P|IR|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
fiftyfivenm_lcell_comb \P|CU|MEM_write~2 (
// Equation(s):
// \P|CU|MEM_write~2_combout  = (!\P|IR|bit0|Q~q  & !\P|IR|bit2|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|IR|bit0|Q~q ),
	.datad(\P|IR|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|CU|MEM_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|MEM_write~2 .lut_mask = 16'h000F;
defparam \P|CU|MEM_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
fiftyfivenm_lcell_comb \P|CU|A_inv~0 (
// Equation(s):
// \P|CU|A_inv~0_combout  = (!\P|IR|bit1|Q~q  & (\P|CU|MEM_write~2_combout  & (\P|CU|Equal0~0_combout  & \P|CU|Equal9~0_combout )))

	.dataa(\P|IR|bit1|Q~q ),
	.datab(\P|CU|MEM_write~2_combout ),
	.datac(\P|CU|Equal0~0_combout ),
	.datad(\P|CU|Equal9~0_combout ),
	.cin(gnd),
	.combout(\P|CU|A_inv~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|A_inv~0 .lut_mask = 16'h4000;
defparam \P|CU|A_inv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
fiftyfivenm_lcell_comb \P|ALU_comp|XORout[2]~6 (
// Equation(s):
// \P|ALU_comp|XORout[2]~6_combout  = \P|CU|A_inv~0_combout  $ (\P|RA|bit2|Q~q  $ (\P|ALU_comp|M2|result[2]~13_combout ))

	.dataa(\P|CU|A_inv~0_combout ),
	.datab(\P|RA|bit2|Q~q ),
	.datac(gnd),
	.datad(\P|ALU_comp|M2|result[2]~13_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|XORout[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|XORout[2]~6 .lut_mask = 16'h9966;
defparam \P|ALU_comp|XORout[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[2]~2 (
// Equation(s):
// \P|ALU_comp|M1|result[2]~2_combout  = \P|RA|bit2|Q~q  $ (((\P|CU|Equal1~0_combout  & (\P|CU|Equal0~0_combout  & \P|CU|Equal9~0_combout ))))

	.dataa(\P|CU|Equal1~0_combout ),
	.datab(\P|CU|Equal0~0_combout ),
	.datac(\P|CU|Equal9~0_combout ),
	.datad(\P|RA|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[2]~2 .lut_mask = 16'h7F80;
defparam \P|ALU_comp|M1|result[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux13~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux13~0_combout  = (\P|CU|ALU_op[1]~7_combout  & (((\P|CU|ALU_op[0]~9_combout )))) # (!\P|CU|ALU_op[1]~7_combout  & ((\P|ALU_comp|M2|result[2]~13_combout  & ((\P|ALU_comp|M1|result[2]~2_combout ) # (\P|CU|ALU_op[0]~9_combout ))) # 
// (!\P|ALU_comp|M2|result[2]~13_combout  & (\P|ALU_comp|M1|result[2]~2_combout  & \P|CU|ALU_op[0]~9_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|M2|result[2]~13_combout ),
	.datac(\P|ALU_comp|M1|result[2]~2_combout ),
	.datad(\P|CU|ALU_op[0]~9_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux13~0 .lut_mask = 16'hFE40;
defparam \P|ALU_comp|M3|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux13~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux13~1_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|XORout[2]~6_combout  $ (((\P|ALU_comp|M3|Mux13~0_combout  & \P|ALU_comp|A1|S1|C_out~0_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & (((\P|ALU_comp|M3|Mux13~0_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|XORout[2]~6_combout ),
	.datac(\P|ALU_comp|M3|Mux13~0_combout ),
	.datad(\P|ALU_comp|A1|S1|C_out~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux13~1 .lut_mask = 16'h78D8;
defparam \P|ALU_comp|M3|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \P|RZ|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit2|Q .is_wysiwyg = "true";
defparam \P|RZ|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
fiftyfivenm_lcell_comb \P|RY|bit2|Q~0 (
// Equation(s):
// \P|RY|bit2|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[2]~10_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit2|Q~q ))

	.dataa(\P|RZ|bit2|Q~q ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out[2]~10_combout ),
	.cin(gnd),
	.combout(\P|RY|bit2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit2|Q~0 .lut_mask = 16'hEE22;
defparam \P|RY|bit2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
fiftyfivenm_lcell_comb \P|PC_temp|bit2|Q~feeder (
// Equation(s):
// \P|PC_temp|bit2|Q~feeder_combout  = \P|PC|bit2|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|PC|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|PC_temp|bit2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit2|Q~feeder .lut_mask = 16'hFF00;
defparam \P|PC_temp|bit2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \P|PC_temp|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit2|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N21
dffeas \P|RY|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit2|Q~0_combout ),
	.asdata(\P|PC_temp|bit2|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit2|Q .is_wysiwyg = "true";
defparam \P|RY|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
fiftyfivenm_lcell_comb \P|REGfile|R3|bit2|Q~feeder (
// Equation(s):
// \P|REGfile|R3|bit2|Q~feeder_combout  = \P|RY|bit2|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RY|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|R3|bit2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|R3|bit2|Q~feeder .lut_mask = 16'hFF00;
defparam \P|REGfile|R3|bit2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N11
dffeas \P|REGfile|R3|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|R3|bit2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit2|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux13~0 (
// Equation(s):
// \P|REGfile|M2|Mux13~0_combout  = (\P|IR|bit10|Q~q  & (((\P|IR|bit11|Q~q )))) # (!\P|IR|bit10|Q~q  & ((\P|IR|bit11|Q~q  & (\P|REGfile|R6|bit2|Q~q )) # (!\P|IR|bit11|Q~q  & ((\P|REGfile|R4|bit2|Q~q )))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|REGfile|R6|bit2|Q~q ),
	.datac(\P|REGfile|R4|bit2|Q~q ),
	.datad(\P|IR|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux13~0 .lut_mask = 16'hEE50;
defparam \P|REGfile|M2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux13~1 (
// Equation(s):
// \P|REGfile|M2|Mux13~1_combout  = (\P|IR|bit10|Q~q  & ((\P|REGfile|M2|Mux13~0_combout  & ((\P|REGfile|R7|bit2|Q~q ))) # (!\P|REGfile|M2|Mux13~0_combout  & (\P|REGfile|R5|bit2|Q~q )))) # (!\P|IR|bit10|Q~q  & (\P|REGfile|M2|Mux13~0_combout ))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|REGfile|M2|Mux13~0_combout ),
	.datac(\P|REGfile|R5|bit2|Q~q ),
	.datad(\P|REGfile|R7|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux13~1 .lut_mask = 16'hEC64;
defparam \P|REGfile|M2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux13~2 (
// Equation(s):
// \P|REGfile|M2|Mux13~2_combout  = (\P|RB|bit15|Q~0_combout  & (((\P|RB|bit15|Q~1_combout )))) # (!\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout  & ((\P|REGfile|R2|bit2|Q~q ))) # (!\P|RB|bit15|Q~1_combout  & (\P|REGfile|R1|bit2|Q~q ))))

	.dataa(\P|RB|bit15|Q~0_combout ),
	.datab(\P|REGfile|R1|bit2|Q~q ),
	.datac(\P|REGfile|R2|bit2|Q~q ),
	.datad(\P|RB|bit15|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux13~2 .lut_mask = 16'hFA44;
defparam \P|REGfile|M2|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux13~3 (
// Equation(s):
// \P|REGfile|M2|Mux13~3_combout  = (\P|RB|bit15|Q~0_combout  & ((\P|REGfile|M2|Mux13~2_combout  & (\P|REGfile|R3|bit2|Q~q )) # (!\P|REGfile|M2|Mux13~2_combout  & ((\P|REGfile|M2|Mux13~1_combout ))))) # (!\P|RB|bit15|Q~0_combout  & 
// (((\P|REGfile|M2|Mux13~2_combout ))))

	.dataa(\P|REGfile|R3|bit2|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|REGfile|M2|Mux13~1_combout ),
	.datad(\P|REGfile|M2|Mux13~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux13~3 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M2|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux13~4 (
// Equation(s):
// \P|REGfile|M2|Mux13~4_combout  = (\P|REGfile|M2|Mux13~3_combout  & ((\P|IR|bit10|Q~q ) # ((\P|RB|bit15|Q~0_combout ) # (\P|RB|bit15|Q~1_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|RB|bit15|Q~1_combout ),
	.datad(\P|REGfile|M2|Mux13~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux13~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \P|RB|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|REGfile|M2|Mux13~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit2|Q .is_wysiwyg = "true";
defparam \P|RB|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
fiftyfivenm_lcell_comb \P|RM|bit2|Q~feeder (
// Equation(s):
// \P|RM|bit2|Q~feeder_combout  = \P|RB|bit2|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RB|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|RM|bit2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit2|Q~feeder .lut_mask = 16'hFF00;
defparam \P|RM|bit2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \P|RM|bit2|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit2|Q .is_wysiwyg = "true";
defparam \P|RM|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
fiftyfivenm_lcell_comb \MemIO|Data_out[3]~11 (
// Equation(s):
// \MemIO|Data_out[3]~11_combout  = (\MemIO|Data_out~4_combout  & ((\MemIO|Memory|altsyncram_component|auto_generated|q_a [3]) # ((\MemIO|SliderSwitch|bit3|Q~q  & \MemIO|Data_out[9]~6_combout )))) # (!\MemIO|Data_out~4_combout  & 
// (\MemIO|SliderSwitch|bit3|Q~q  & (\MemIO|Data_out[9]~6_combout )))

	.dataa(\MemIO|Data_out~4_combout ),
	.datab(\MemIO|SliderSwitch|bit3|Q~q ),
	.datac(\MemIO|Data_out[9]~6_combout ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\MemIO|Data_out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[3]~11 .lut_mask = 16'hEAC0;
defparam \MemIO|Data_out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \P|IR|bit3|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[3]~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit3|Q .is_wysiwyg = "true";
defparam \P|IR|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
fiftyfivenm_lcell_comb \P|CU|ALU_op[1]~5 (
// Equation(s):
// \P|CU|ALU_op[1]~5_combout  = (!\P|IR|bit4|Q~q  & ((\P|IR|bit3|Q~q  & (!\P|IR|bit6|Q~q  & !\P|IR|bit5|Q~q )) # (!\P|IR|bit3|Q~q  & ((!\P|IR|bit5|Q~q ) # (!\P|IR|bit6|Q~q )))))

	.dataa(\P|IR|bit3|Q~q ),
	.datab(\P|IR|bit4|Q~q ),
	.datac(\P|IR|bit6|Q~q ),
	.datad(\P|IR|bit5|Q~q ),
	.cin(gnd),
	.combout(\P|CU|ALU_op[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|ALU_op[1]~5 .lut_mask = 16'h0113;
defparam \P|CU|ALU_op[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
fiftyfivenm_lcell_comb \P|CU|ALU_op[1]~6 (
// Equation(s):
// \P|CU|ALU_op[1]~6_combout  = (\P|IR|bit0|Q~q ) # (\P|IR|bit1|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|IR|bit0|Q~q ),
	.datad(\P|IR|bit1|Q~q ),
	.cin(gnd),
	.combout(\P|CU|ALU_op[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|ALU_op[1]~6 .lut_mask = 16'hFFF0;
defparam \P|CU|ALU_op[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
fiftyfivenm_lcell_comb \P|CU|ALU_op[1]~7 (
// Equation(s):
// \P|CU|ALU_op[1]~7_combout  = (\P|CU|Equal0~0_combout  & (!\P|IR|bit2|Q~q  & ((\P|CU|ALU_op[1]~5_combout ) # (\P|CU|ALU_op[1]~6_combout ))))

	.dataa(\P|CU|ALU_op[1]~5_combout ),
	.datab(\P|CU|Equal0~0_combout ),
	.datac(\P|CU|ALU_op[1]~6_combout ),
	.datad(\P|IR|bit2|Q~q ),
	.cin(gnd),
	.combout(\P|CU|ALU_op[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|ALU_op[1]~7 .lut_mask = 16'h00C8;
defparam \P|CU|ALU_op[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[10]~10 (
// Equation(s):
// \P|ALU_comp|M1|result[10]~10_combout  = \P|RA|bit10|Q~q  $ (((\P|CU|Equal1~0_combout  & (\P|CU|Equal9~0_combout  & \P|CU|Equal0~0_combout ))))

	.dataa(\P|RA|bit10|Q~q ),
	.datab(\P|CU|Equal1~0_combout ),
	.datac(\P|CU|Equal9~0_combout ),
	.datad(\P|CU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[10]~10 .lut_mask = 16'h6AAA;
defparam \P|ALU_comp|M1|result[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux5~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux5~0_combout  = (\P|ALU_comp|M1|result[10]~10_combout  & ((\P|CU|ALU_op[0]~9_combout ) # ((!\P|CU|ALU_op[1]~7_combout  & \P|ALU_comp|M2|result[10]~5_combout )))) # (!\P|ALU_comp|M1|result[10]~10_combout  & (\P|CU|ALU_op[0]~9_combout  & 
// ((\P|CU|ALU_op[1]~7_combout ) # (\P|ALU_comp|M2|result[10]~5_combout ))))

	.dataa(\P|ALU_comp|M1|result[10]~10_combout ),
	.datab(\P|CU|ALU_op[1]~7_combout ),
	.datac(\P|ALU_comp|M2|result[10]~5_combout ),
	.datad(\P|CU|ALU_op[0]~9_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux5~0 .lut_mask = 16'hFE20;
defparam \P|ALU_comp|M3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux5~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux5~1_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|XORout[10]~1_combout  $ (((\P|ALU_comp|A1|S9|C_out~0_combout  & \P|ALU_comp|M3|Mux5~0_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & (((\P|ALU_comp|M3|Mux5~0_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|XORout[10]~1_combout ),
	.datac(\P|ALU_comp|A1|S9|C_out~0_combout ),
	.datad(\P|ALU_comp|M3|Mux5~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux5~1 .lut_mask = 16'h7D88;
defparam \P|ALU_comp|M3|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \P|RZ|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit10|Q .is_wysiwyg = "true";
defparam \P|RZ|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
fiftyfivenm_lcell_comb \P|RY|bit10|Q~0 (
// Equation(s):
// \P|RY|bit10|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[10]~18_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit10|Q~q ))

	.dataa(\P|CU|MA_select~0_combout ),
	.datab(\P|RZ|bit10|Q~q ),
	.datac(gnd),
	.datad(\MemIO|Data_out[10]~18_combout ),
	.cin(gnd),
	.combout(\P|RY|bit10|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit10|Q~0 .lut_mask = 16'hEE44;
defparam \P|RY|bit10|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
fiftyfivenm_lcell_comb \P|PC_temp|bit10|Q~feeder (
// Equation(s):
// \P|PC_temp|bit10|Q~feeder_combout  = \P|PC|bit10|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|PC|bit10|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|PC_temp|bit10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit10|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|PC_temp|bit10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N9
dffeas \P|PC_temp|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit10|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \P|RY|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit10|Q~0_combout ),
	.asdata(\P|PC_temp|bit10|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit10|Q .is_wysiwyg = "true";
defparam \P|RY|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N17
dffeas \P|REGfile|R7|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit10|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit10|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux5~0 (
// Equation(s):
// \P|REGfile|M2|Mux5~0_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|R6|bit10|Q~q ) # ((\P|IR|bit10|Q~q )))) # (!\P|IR|bit11|Q~q  & (((\P|REGfile|R4|bit10|Q~q  & !\P|IR|bit10|Q~q ))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R6|bit10|Q~q ),
	.datac(\P|REGfile|R4|bit10|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux5~0 .lut_mask = 16'hAAD8;
defparam \P|REGfile|M2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux5~1 (
// Equation(s):
// \P|REGfile|M2|Mux5~1_combout  = (\P|IR|bit10|Q~q  & ((\P|REGfile|M2|Mux5~0_combout  & (\P|REGfile|R7|bit10|Q~q )) # (!\P|REGfile|M2|Mux5~0_combout  & ((\P|REGfile|R5|bit10|Q~q ))))) # (!\P|IR|bit10|Q~q  & (((\P|REGfile|M2|Mux5~0_combout ))))

	.dataa(\P|REGfile|R7|bit10|Q~q ),
	.datab(\P|IR|bit10|Q~q ),
	.datac(\P|REGfile|R5|bit10|Q~q ),
	.datad(\P|REGfile|M2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux5~1 .lut_mask = 16'hBBC0;
defparam \P|REGfile|M2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux5~2 (
// Equation(s):
// \P|REGfile|M2|Mux5~2_combout  = (\P|RB|bit15|Q~0_combout  & (((\P|RB|bit15|Q~1_combout )))) # (!\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout  & (\P|REGfile|R2|bit10|Q~q )) # (!\P|RB|bit15|Q~1_combout  & ((\P|REGfile|R1|bit10|Q~q )))))

	.dataa(\P|RB|bit15|Q~0_combout ),
	.datab(\P|REGfile|R2|bit10|Q~q ),
	.datac(\P|REGfile|R1|bit10|Q~q ),
	.datad(\P|RB|bit15|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux5~2 .lut_mask = 16'hEE50;
defparam \P|REGfile|M2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux5~3 (
// Equation(s):
// \P|REGfile|M2|Mux5~3_combout  = (\P|REGfile|M2|Mux5~2_combout  & (((\P|REGfile|R3|bit10|Q~q ) # (!\P|RB|bit15|Q~0_combout )))) # (!\P|REGfile|M2|Mux5~2_combout  & (\P|REGfile|M2|Mux5~1_combout  & ((\P|RB|bit15|Q~0_combout ))))

	.dataa(\P|REGfile|M2|Mux5~1_combout ),
	.datab(\P|REGfile|M2|Mux5~2_combout ),
	.datac(\P|REGfile|R3|bit10|Q~q ),
	.datad(\P|RB|bit15|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux5~3 .lut_mask = 16'hE2CC;
defparam \P|REGfile|M2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux5~4 (
// Equation(s):
// \P|REGfile|M2|Mux5~4_combout  = (\P|REGfile|M2|Mux5~3_combout  & ((\P|IR|bit10|Q~q ) # ((\P|RB|bit15|Q~0_combout ) # (\P|RB|bit15|Q~1_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|RB|bit15|Q~1_combout ),
	.datad(\P|REGfile|M2|Mux5~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux5~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \P|RB|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux5~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit10|Q .is_wysiwyg = "true";
defparam \P|RB|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
fiftyfivenm_lcell_comb \P|RM|bit10|Q~feeder (
// Equation(s):
// \P|RM|bit10|Q~feeder_combout  = \P|RB|bit10|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RB|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|RM|bit10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit10|Q~feeder .lut_mask = 16'hFF00;
defparam \P|RM|bit10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \P|RM|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit10|Q .is_wysiwyg = "true";
defparam \P|RM|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
fiftyfivenm_lcell_comb \P|RM|bit11|Q~feeder (
// Equation(s):
// \P|RM|bit11|Q~feeder_combout  = \P|RB|bit11|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RB|bit11|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|RM|bit11|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit11|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|RM|bit11|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N27
dffeas \P|RM|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit11|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit11|Q .is_wysiwyg = "true";
defparam \P|RM|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\MemIO|comb~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\P|RM|bit11|Q~q ,\P|RM|bit10|Q~q }),
	.portaaddr({\P|muxMA|result[11]~1_combout ,\P|muxMA|result[10]~2_combout ,\P|muxMA|result[9]~3_combout ,\P|muxMA|result[8]~4_combout ,\P|muxMA|result[7]~5_combout ,\P|muxMA|result[6]~12_combout ,\P|muxMA|result[5]~6_combout ,\P|muxMA|result[4]~11_combout ,
\P|muxMA|result[3]~7_combout ,\P|muxMA|result[2]~9_combout ,\P|muxMA|result[1]~10_combout ,\P|muxMA|result[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .init_file = "MemoryInitialization.mif";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component|altsyncram_71e1:auto_generated|ALTSYNCRAM";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024F9A4E4;
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
fiftyfivenm_lcell_comb \MemIO|Data_out[11]~19 (
// Equation(s):
// \MemIO|Data_out[11]~19_combout  = (\MemIO|Data_out~4_combout  & \MemIO|Memory|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemIO|Data_out~4_combout ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\MemIO|Data_out[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[11]~19 .lut_mask = 16'hF000;
defparam \MemIO|Data_out[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
fiftyfivenm_lcell_comb \P|IR|bit11|Q~feeder (
// Equation(s):
// \P|IR|bit11|Q~feeder_combout  = \MemIO|Data_out[11]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemIO|Data_out[11]~19_combout ),
	.cin(gnd),
	.combout(\P|IR|bit11|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|IR|bit11|Q~feeder .lut_mask = 16'hFF00;
defparam \P|IR|bit11|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N21
dffeas \P|IR|bit11|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|IR|bit11|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit11|Q .is_wysiwyg = "true";
defparam \P|IR|bit11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
fiftyfivenm_lcell_comb \P|RB|bit15|Q~1 (
// Equation(s):
// \P|RB|bit15|Q~1_combout  = (!\P|IR|bit12|Q~q  & \P|IR|bit11|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|IR|bit12|Q~q ),
	.datad(\P|IR|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|RB|bit15|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|RB|bit15|Q~1 .lut_mask = 16'h0F00;
defparam \P|RB|bit15|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
fiftyfivenm_lcell_comb \P|ALU_comp|M1|result[12]~12 (
// Equation(s):
// \P|ALU_comp|M1|result[12]~12_combout  = \P|RA|bit12|Q~q  $ (((\P|CU|Equal1~0_combout  & (\P|CU|Equal0~0_combout  & \P|CU|Equal9~0_combout ))))

	.dataa(\P|CU|Equal1~0_combout ),
	.datab(\P|CU|Equal0~0_combout ),
	.datac(\P|CU|Equal9~0_combout ),
	.datad(\P|RA|bit12|Q~q ),
	.cin(gnd),
	.combout(\P|ALU_comp|M1|result[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M1|result[12]~12 .lut_mask = 16'h7F80;
defparam \P|ALU_comp|M1|result[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux3~0 (
// Equation(s):
// \P|ALU_comp|M3|Mux3~0_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|CU|ALU_op[0]~9_combout )) # (!\P|CU|ALU_op[1]~7_combout  & ((\P|CU|ALU_op[0]~9_combout  & ((\P|ALU_comp|M2|result[12]~3_combout ) # (\P|ALU_comp|M1|result[12]~12_combout ))) # 
// (!\P|CU|ALU_op[0]~9_combout  & (\P|ALU_comp|M2|result[12]~3_combout  & \P|ALU_comp|M1|result[12]~12_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|CU|ALU_op[0]~9_combout ),
	.datac(\P|ALU_comp|M2|result[12]~3_combout ),
	.datad(\P|ALU_comp|M1|result[12]~12_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux3~0 .lut_mask = 16'hDCC8;
defparam \P|ALU_comp|M3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
fiftyfivenm_lcell_comb \P|ALU_comp|M3|Mux3~1 (
// Equation(s):
// \P|ALU_comp|M3|Mux3~1_combout  = (\P|CU|ALU_op[1]~7_combout  & (\P|ALU_comp|XORout[12]~3_combout  $ (((\P|ALU_comp|A1|S11|C_out~0_combout  & \P|ALU_comp|M3|Mux3~0_combout ))))) # (!\P|CU|ALU_op[1]~7_combout  & (((\P|ALU_comp|M3|Mux3~0_combout ))))

	.dataa(\P|CU|ALU_op[1]~7_combout ),
	.datab(\P|ALU_comp|XORout[12]~3_combout ),
	.datac(\P|ALU_comp|A1|S11|C_out~0_combout ),
	.datad(\P|ALU_comp|M3|Mux3~0_combout ),
	.cin(gnd),
	.combout(\P|ALU_comp|M3|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|ALU_comp|M3|Mux3~1 .lut_mask = 16'h7D88;
defparam \P|ALU_comp|M3|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N23
dffeas \P|RZ|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|ALU_comp|M3|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RZ|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RZ|bit12|Q .is_wysiwyg = "true";
defparam \P|RZ|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
fiftyfivenm_lcell_comb \P|RY|bit12|Q~0 (
// Equation(s):
// \P|RY|bit12|Q~0_combout  = (\P|CU|MA_select~0_combout  & ((\MemIO|Data_out[12]~20_combout ))) # (!\P|CU|MA_select~0_combout  & (\P|RZ|bit12|Q~q ))

	.dataa(\P|RZ|bit12|Q~q ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out[12]~20_combout ),
	.cin(gnd),
	.combout(\P|RY|bit12|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RY|bit12|Q~0 .lut_mask = 16'hEE22;
defparam \P|RY|bit12|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
fiftyfivenm_lcell_comb \P|PC_temp|bit12|Q~feeder (
// Equation(s):
// \P|PC_temp|bit12|Q~feeder_combout  = \P|PC|bit12|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|PC|bit12|Q~q ),
	.cin(gnd),
	.combout(\P|PC_temp|bit12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC_temp|bit12|Q~feeder .lut_mask = 16'hFF00;
defparam \P|PC_temp|bit12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \P|PC_temp|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC_temp|bit12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC_temp|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC_temp|bit12|Q .is_wysiwyg = "true";
defparam \P|PC_temp|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N7
dffeas \P|RY|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RY|bit12|Q~0_combout ),
	.asdata(\P|PC_temp|bit12|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|Y_select~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RY|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RY|bit12|Q .is_wysiwyg = "true";
defparam \P|RY|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \P|REGfile|R1|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit12|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R1|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R1|bit12|Q .is_wysiwyg = "true";
defparam \P|REGfile|R1|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \P|REGfile|R2|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit12|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R2|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R2|bit12|Q .is_wysiwyg = "true";
defparam \P|REGfile|R2|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux3~2 (
// Equation(s):
// \P|REGfile|M2|Mux3~2_combout  = (\P|RB|bit15|Q~0_combout  & (\P|RB|bit15|Q~1_combout )) # (!\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout  & ((\P|REGfile|R2|bit12|Q~q ))) # (!\P|RB|bit15|Q~1_combout  & (\P|REGfile|R1|bit12|Q~q ))))

	.dataa(\P|RB|bit15|Q~0_combout ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|REGfile|R1|bit12|Q~q ),
	.datad(\P|REGfile|R2|bit12|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux3~2 .lut_mask = 16'hDC98;
defparam \P|REGfile|M2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N1
dffeas \P|REGfile|R6|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit12|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R6|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R6|bit12|Q .is_wysiwyg = "true";
defparam \P|REGfile|R6|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N21
dffeas \P|REGfile|R4|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit12|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R4|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R4|bit12|Q .is_wysiwyg = "true";
defparam \P|REGfile|R4|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux3~0 (
// Equation(s):
// \P|REGfile|M2|Mux3~0_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|R6|bit12|Q~q ) # ((\P|IR|bit10|Q~q )))) # (!\P|IR|bit11|Q~q  & (((\P|REGfile|R4|bit12|Q~q  & !\P|IR|bit10|Q~q ))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R6|bit12|Q~q ),
	.datac(\P|REGfile|R4|bit12|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux3~0 .lut_mask = 16'hAAD8;
defparam \P|REGfile|M2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N9
dffeas \P|REGfile|R7|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit12|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R7|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R7|bit12|Q .is_wysiwyg = "true";
defparam \P|REGfile|R7|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N25
dffeas \P|REGfile|R5|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit12|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R5|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R5|bit12|Q .is_wysiwyg = "true";
defparam \P|REGfile|R5|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux3~1 (
// Equation(s):
// \P|REGfile|M2|Mux3~1_combout  = (\P|REGfile|M2|Mux3~0_combout  & ((\P|REGfile|R7|bit12|Q~q ) # ((!\P|IR|bit10|Q~q )))) # (!\P|REGfile|M2|Mux3~0_combout  & (((\P|REGfile|R5|bit12|Q~q  & \P|IR|bit10|Q~q ))))

	.dataa(\P|REGfile|M2|Mux3~0_combout ),
	.datab(\P|REGfile|R7|bit12|Q~q ),
	.datac(\P|REGfile|R5|bit12|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux3~1 .lut_mask = 16'hD8AA;
defparam \P|REGfile|M2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N15
dffeas \P|REGfile|R3|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RY|bit12|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\P|REGfile|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|REGfile|R3|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|REGfile|R3|bit12|Q .is_wysiwyg = "true";
defparam \P|REGfile|R3|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux3~3 (
// Equation(s):
// \P|REGfile|M2|Mux3~3_combout  = (\P|REGfile|M2|Mux3~2_combout  & (((\P|REGfile|R3|bit12|Q~q ) # (!\P|RB|bit15|Q~0_combout )))) # (!\P|REGfile|M2|Mux3~2_combout  & (\P|REGfile|M2|Mux3~1_combout  & ((\P|RB|bit15|Q~0_combout ))))

	.dataa(\P|REGfile|M2|Mux3~2_combout ),
	.datab(\P|REGfile|M2|Mux3~1_combout ),
	.datac(\P|REGfile|R3|bit12|Q~q ),
	.datad(\P|RB|bit15|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux3~3 .lut_mask = 16'hE4AA;
defparam \P|REGfile|M2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux3~4 (
// Equation(s):
// \P|REGfile|M2|Mux3~4_combout  = (\P|REGfile|M2|Mux3~3_combout  & ((\P|RB|bit15|Q~1_combout ) # ((\P|RB|bit15|Q~0_combout ) # (\P|IR|bit10|Q~q ))))

	.dataa(\P|REGfile|M2|Mux3~3_combout ),
	.datab(\P|RB|bit15|Q~1_combout ),
	.datac(\P|RB|bit15|Q~0_combout ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux3~4 .lut_mask = 16'hAAA8;
defparam \P|REGfile|M2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \P|RB|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit12|Q .is_wysiwyg = "true";
defparam \P|RB|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
fiftyfivenm_lcell_comb \P|RM|bit12|Q~feeder (
// Equation(s):
// \P|RM|bit12|Q~feeder_combout  = \P|RB|bit12|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RB|bit12|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|RM|bit12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit12|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|RM|bit12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \P|RM|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit12|Q .is_wysiwyg = "true";
defparam \P|RM|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
fiftyfivenm_lcell_comb \P|RM|bit13|Q~feeder (
// Equation(s):
// \P|RM|bit13|Q~feeder_combout  = \P|RB|bit13|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RB|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|RM|bit13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit13|Q~feeder .lut_mask = 16'hFF00;
defparam \P|RM|bit13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N21
dffeas \P|RM|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit13|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit13|Q .is_wysiwyg = "true";
defparam \P|RM|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\MemIO|comb~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\P|RM|bit13|Q~q ,\P|RM|bit12|Q~q }),
	.portaaddr({\P|muxMA|result[11]~1_combout ,\P|muxMA|result[10]~2_combout ,\P|muxMA|result[9]~3_combout ,\P|muxMA|result[8]~4_combout ,\P|muxMA|result[7]~5_combout ,\P|muxMA|result[6]~12_combout ,\P|muxMA|result[5]~6_combout ,\P|muxMA|result[4]~11_combout ,
\P|muxMA|result[3]~7_combout ,\P|muxMA|result[2]~9_combout ,\P|muxMA|result[1]~10_combout ,\P|muxMA|result[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .init_file = "MemoryInitialization.mif";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component|altsyncram_71e1:auto_generated|ALTSYNCRAM";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003CD5F7A0;
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
fiftyfivenm_lcell_comb \MemIO|Data_out[12]~20 (
// Equation(s):
// \MemIO|Data_out[12]~20_combout  = (\MemIO|Data_out~4_combout  & \MemIO|Memory|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(\MemIO|Data_out~4_combout ),
	.datac(\MemIO|Memory|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MemIO|Data_out[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[12]~20 .lut_mask = 16'hC0C0;
defparam \MemIO|Data_out[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N13
dffeas \P|IR|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[12]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit12|Q .is_wysiwyg = "true";
defparam \P|IR|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
fiftyfivenm_lcell_comb \P|RB|bit15|Q~0 (
// Equation(s):
// \P|RB|bit15|Q~0_combout  = (\P|IR|bit12|Q~q ) # ((\P|IR|bit10|Q~q  & \P|IR|bit11|Q~q ))

	.dataa(gnd),
	.datab(\P|IR|bit10|Q~q ),
	.datac(\P|IR|bit12|Q~q ),
	.datad(\P|IR|bit11|Q~q ),
	.cin(gnd),
	.combout(\P|RB|bit15|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RB|bit15|Q~0 .lut_mask = 16'hFCF0;
defparam \P|RB|bit15|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux1~2 (
// Equation(s):
// \P|REGfile|M2|Mux1~2_combout  = (\P|RB|bit15|Q~1_combout  & ((\P|RB|bit15|Q~0_combout ) # ((\P|REGfile|R2|bit14|Q~q )))) # (!\P|RB|bit15|Q~1_combout  & (!\P|RB|bit15|Q~0_combout  & (\P|REGfile|R1|bit14|Q~q )))

	.dataa(\P|RB|bit15|Q~1_combout ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|REGfile|R1|bit14|Q~q ),
	.datad(\P|REGfile|R2|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux1~2 .lut_mask = 16'hBA98;
defparam \P|REGfile|M2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux1~0 (
// Equation(s):
// \P|REGfile|M2|Mux1~0_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|R6|bit14|Q~q ) # ((\P|IR|bit10|Q~q )))) # (!\P|IR|bit11|Q~q  & (((\P|REGfile|R4|bit14|Q~q  & !\P|IR|bit10|Q~q ))))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|R6|bit14|Q~q ),
	.datac(\P|REGfile|R4|bit14|Q~q ),
	.datad(\P|IR|bit10|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux1~0 .lut_mask = 16'hAAD8;
defparam \P|REGfile|M2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux1~1 (
// Equation(s):
// \P|REGfile|M2|Mux1~1_combout  = (\P|REGfile|M2|Mux1~0_combout  & (((\P|REGfile|R7|bit14|Q~q )) # (!\P|IR|bit10|Q~q ))) # (!\P|REGfile|M2|Mux1~0_combout  & (\P|IR|bit10|Q~q  & (\P|REGfile|R5|bit14|Q~q )))

	.dataa(\P|REGfile|M2|Mux1~0_combout ),
	.datab(\P|IR|bit10|Q~q ),
	.datac(\P|REGfile|R5|bit14|Q~q ),
	.datad(\P|REGfile|R7|bit14|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux1~1 .lut_mask = 16'hEA62;
defparam \P|REGfile|M2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux1~3 (
// Equation(s):
// \P|REGfile|M2|Mux1~3_combout  = (\P|REGfile|M2|Mux1~2_combout  & (((\P|REGfile|R3|bit14|Q~q )) # (!\P|RB|bit15|Q~0_combout ))) # (!\P|REGfile|M2|Mux1~2_combout  & (\P|RB|bit15|Q~0_combout  & ((\P|REGfile|M2|Mux1~1_combout ))))

	.dataa(\P|REGfile|M2|Mux1~2_combout ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|REGfile|R3|bit14|Q~q ),
	.datad(\P|REGfile|M2|Mux1~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux1~3 .lut_mask = 16'hE6A2;
defparam \P|REGfile|M2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux1~4 (
// Equation(s):
// \P|REGfile|M2|Mux1~4_combout  = (\P|REGfile|M2|Mux1~3_combout  & ((\P|IR|bit10|Q~q ) # ((\P|RB|bit15|Q~0_combout ) # (\P|RB|bit15|Q~1_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|RB|bit15|Q~1_combout ),
	.datad(\P|REGfile|M2|Mux1~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux1~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \P|RB|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit14|Q .is_wysiwyg = "true";
defparam \P|RB|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \P|RM|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RB|bit14|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit14|Q .is_wysiwyg = "true";
defparam \P|RM|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
fiftyfivenm_lcell_comb \MemIO|Data_out[14]~22 (
// Equation(s):
// \MemIO|Data_out[14]~22_combout  = (\MemIO|Data_out~4_combout  & \MemIO|Memory|altsyncram_component|auto_generated|q_a [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemIO|Data_out~4_combout ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\MemIO|Data_out[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[14]~22 .lut_mask = 16'hF000;
defparam \MemIO|Data_out[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \P|IR|bit14|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[14]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit14|Q .is_wysiwyg = "true";
defparam \P|IR|bit14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
fiftyfivenm_lcell_comb \P|RA|bit6|Q~0 (
// Equation(s):
// \P|RA|bit6|Q~0_combout  = (\P|IR|bit15|Q~q ) # ((\P|IR|bit14|Q~q  & \P|IR|bit13|Q~q ))

	.dataa(\P|IR|bit14|Q~q ),
	.datab(\P|IR|bit13|Q~q ),
	.datac(gnd),
	.datad(\P|IR|bit15|Q~q ),
	.cin(gnd),
	.combout(\P|RA|bit6|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|RA|bit6|Q~0 .lut_mask = 16'hFF88;
defparam \P|RA|bit6|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux11~0 (
// Equation(s):
// \P|REGfile|M1|Mux11~0_combout  = (\P|IR|bit14|Q~q  & (((\P|REGfile|R6|bit4|Q~q ) # (\P|IR|bit13|Q~q )))) # (!\P|IR|bit14|Q~q  & (\P|REGfile|R4|bit4|Q~q  & ((!\P|IR|bit13|Q~q ))))

	.dataa(\P|REGfile|R4|bit4|Q~q ),
	.datab(\P|IR|bit14|Q~q ),
	.datac(\P|REGfile|R6|bit4|Q~q ),
	.datad(\P|IR|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux11~0 .lut_mask = 16'hCCE2;
defparam \P|REGfile|M1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux11~1 (
// Equation(s):
// \P|REGfile|M1|Mux11~1_combout  = (\P|REGfile|M1|Mux11~0_combout  & (((\P|REGfile|R7|bit4|Q~q ) # (!\P|IR|bit13|Q~q )))) # (!\P|REGfile|M1|Mux11~0_combout  & (\P|REGfile|R5|bit4|Q~q  & ((\P|IR|bit13|Q~q ))))

	.dataa(\P|REGfile|R5|bit4|Q~q ),
	.datab(\P|REGfile|M1|Mux11~0_combout ),
	.datac(\P|REGfile|R7|bit4|Q~q ),
	.datad(\P|IR|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux11~1 .lut_mask = 16'hE2CC;
defparam \P|REGfile|M1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux11~2 (
// Equation(s):
// \P|REGfile|M1|Mux11~2_combout  = (\P|RA|bit6|Q~0_combout  & (\P|RA|bit6|Q~1_combout )) # (!\P|RA|bit6|Q~0_combout  & ((\P|RA|bit6|Q~1_combout  & (\P|REGfile|R2|bit4|Q~q )) # (!\P|RA|bit6|Q~1_combout  & ((\P|REGfile|R1|bit4|Q~q )))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|REGfile|R2|bit4|Q~q ),
	.datad(\P|REGfile|R1|bit4|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux11~2 .lut_mask = 16'hD9C8;
defparam \P|REGfile|M1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux11~3 (
// Equation(s):
// \P|REGfile|M1|Mux11~3_combout  = (\P|RA|bit6|Q~0_combout  & ((\P|REGfile|M1|Mux11~2_combout  & ((\P|REGfile|R3|bit4|Q~q ))) # (!\P|REGfile|M1|Mux11~2_combout  & (\P|REGfile|M1|Mux11~1_combout )))) # (!\P|RA|bit6|Q~0_combout  & 
// (((\P|REGfile|M1|Mux11~2_combout ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|REGfile|M1|Mux11~1_combout ),
	.datac(\P|REGfile|R3|bit4|Q~q ),
	.datad(\P|REGfile|M1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux11~3 .lut_mask = 16'hF588;
defparam \P|REGfile|M1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux11~4 (
// Equation(s):
// \P|REGfile|M1|Mux11~4_combout  = (\P|REGfile|M1|Mux11~3_combout  & ((\P|RA|bit6|Q~0_combout ) # ((\P|IR|bit13|Q~q ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|RA|bit6|Q~0_combout ),
	.datab(\P|REGfile|M1|Mux11~3_combout ),
	.datac(\P|IR|bit13|Q~q ),
	.datad(\P|RA|bit6|Q~1_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux11~4 .lut_mask = 16'hCCC8;
defparam \P|REGfile|M1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \P|RA|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux11~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit4|Q .is_wysiwyg = "true";
defparam \P|RA|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
fiftyfivenm_lcell_comb \P|Adder_comp|S4|S (
// Equation(s):
// \P|Adder_comp|S4|S~combout  = \P|Adder_comp|S3|C_out~0_combout  $ (\P|PC|bit4|Q~q  $ (((\P|IMME|Mux11~0_combout  & !\P|CU|INC_select~0_combout ))))

	.dataa(\P|Adder_comp|S3|C_out~0_combout ),
	.datab(\P|PC|bit4|Q~q ),
	.datac(\P|IMME|Mux11~0_combout ),
	.datad(\P|CU|INC_select~0_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S4|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S4|S .lut_mask = 16'h6696;
defparam \P|Adder_comp|S4|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
fiftyfivenm_lcell_comb \P|PC|bit4|Q~0 (
// Equation(s):
// \P|PC|bit4|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S4|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit4|Q~q ))

	.dataa(\P|RA|bit4|Q~q ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|Adder_comp|S4|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit4|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit4|Q~0 .lut_mask = 16'hEE22;
defparam \P|PC|bit4|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \P|PC|bit4|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit4|Q~0_combout ),
	.asdata(\P|IMME|Mux11~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit4|Q .is_wysiwyg = "true";
defparam \P|PC|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
fiftyfivenm_lcell_comb \P|muxMA|result[4]~11 (
// Equation(s):
// \P|muxMA|result[4]~11_combout  = (\P|CU|Equal0~1_combout  & (\P|PC|bit4|Q~q )) # (!\P|CU|Equal0~1_combout  & ((\P|RZ|bit4|Q~q )))

	.dataa(\P|PC|bit4|Q~q ),
	.datab(gnd),
	.datac(\P|CU|Equal0~1_combout ),
	.datad(\P|RZ|bit4|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[4]~11 .lut_mask = 16'hAFA0;
defparam \P|muxMA|result[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y22_N27
dffeas \MemIO|SliderSwitch|bit1|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|SliderSwitch|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|SliderSwitch|bit1|Q .is_wysiwyg = "true";
defparam \MemIO|SliderSwitch|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
fiftyfivenm_lcell_comb \MemIO|PushButton|bit1|Q~feeder (
// Equation(s):
// \MemIO|PushButton|bit1|Q~feeder_combout  = \KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\MemIO|PushButton|bit1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|PushButton|bit1|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|PushButton|bit1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \MemIO|PushButton|bit1|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|PushButton|bit1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|PushButton|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|PushButton|bit1|Q .is_wysiwyg = "true";
defparam \MemIO|PushButton|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
fiftyfivenm_lcell_comb \MemIO|Data_out[1]~8 (
// Equation(s):
// \MemIO|Data_out[1]~8_combout  = (\MemIO|Data_out~5_combout  & ((\P|muxMA|result[4]~11_combout  & ((\MemIO|PushButton|bit1|Q~q ))) # (!\P|muxMA|result[4]~11_combout  & (\MemIO|SliderSwitch|bit1|Q~q ))))

	.dataa(\P|muxMA|result[4]~11_combout ),
	.datab(\MemIO|Data_out~5_combout ),
	.datac(\MemIO|SliderSwitch|bit1|Q~q ),
	.datad(\MemIO|PushButton|bit1|Q~q ),
	.cin(gnd),
	.combout(\MemIO|Data_out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[1]~8 .lut_mask = 16'hC840;
defparam \MemIO|Data_out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
fiftyfivenm_lcell_comb \P|RM|bit1|Q~feeder (
// Equation(s):
// \P|RM|bit1|Q~feeder_combout  = \P|RB|bit1|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RB|bit1|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\P|RM|bit1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit1|Q~feeder .lut_mask = 16'hF0F0;
defparam \P|RM|bit1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \P|RM|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit1|Q .is_wysiwyg = "true";
defparam \P|RM|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\MemIO|comb~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\P|RM|bit1|Q~q ,\P|RM|bit0|Q~q }),
	.portaaddr({\P|muxMA|result[11]~1_combout ,\P|muxMA|result[10]~2_combout ,\P|muxMA|result[9]~3_combout ,\P|muxMA|result[8]~4_combout ,\P|muxMA|result[7]~5_combout ,\P|muxMA|result[6]~12_combout ,\P|muxMA|result[5]~6_combout ,\P|muxMA|result[4]~11_combout ,
\P|muxMA|result[3]~7_combout ,\P|muxMA|result[2]~9_combout ,\P|muxMA|result[1]~10_combout ,\P|muxMA|result[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MemoryInitialization.mif";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemoryIOInterface:MemIO|MainMemory:Memory|altsyncram:altsyncram_component|altsyncram_71e1:auto_generated|ALTSYNCRAM";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MemIO|Memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C869C04;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
fiftyfivenm_lcell_comb \MemIO|Data_out[1]~9 (
// Equation(s):
// \MemIO|Data_out[1]~9_combout  = (\MemIO|Data_out~4_combout  & ((\MemIO|Memory|altsyncram_component|auto_generated|q_a [1]))) # (!\MemIO|Data_out~4_combout  & (\MemIO|Data_out[1]~8_combout ))

	.dataa(gnd),
	.datab(\MemIO|Data_out[1]~8_combout ),
	.datac(\MemIO|Data_out~4_combout ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\MemIO|Data_out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[1]~9 .lut_mask = 16'hFC0C;
defparam \MemIO|Data_out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \P|IR|bit1|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit1|Q .is_wysiwyg = "true";
defparam \P|IR|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
fiftyfivenm_lcell_comb \P|CU|MA_select~0 (
// Equation(s):
// \P|CU|MA_select~0_combout  = (\P|IR|bit0|Q~q  & (!\P|IR|bit1|Q~q  & (!\P|IR|bit2|Q~q  & \P|CU|Y_select~0_combout )))

	.dataa(\P|IR|bit0|Q~q ),
	.datab(\P|IR|bit1|Q~q ),
	.datac(\P|IR|bit2|Q~q ),
	.datad(\P|CU|Y_select~0_combout ),
	.cin(gnd),
	.combout(\P|CU|MA_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|MA_select~0 .lut_mask = 16'h0200;
defparam \P|CU|MA_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
fiftyfivenm_lcell_comb \MemIO|Data_out~2 (
// Equation(s):
// \MemIO|Data_out~2_combout  = (!\P|muxMA|result[1]~10_combout  & (!\P|muxMA|result[2]~9_combout  & !\P|muxMA|result[0]~8_combout ))

	.dataa(gnd),
	.datab(\P|muxMA|result[1]~10_combout ),
	.datac(\P|muxMA|result[2]~9_combout ),
	.datad(\P|muxMA|result[0]~8_combout ),
	.cin(gnd),
	.combout(\MemIO|Data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out~2 .lut_mask = 16'h0003;
defparam \MemIO|Data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
fiftyfivenm_lcell_comb \MemIO|Equal0~0 (
// Equation(s):
// \MemIO|Equal0~0_combout  = (!\P|RZ|bit14|Q~q  & !\P|RZ|bit13|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RZ|bit14|Q~q ),
	.datad(\P|RZ|bit13|Q~q ),
	.cin(gnd),
	.combout(\MemIO|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Equal0~0 .lut_mask = 16'h000F;
defparam \MemIO|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
fiftyfivenm_lcell_comb \MemIO|Equal0~1 (
// Equation(s):
// \MemIO|Equal0~1_combout  = (\P|CU|Equal0~1_combout  & (!\P|PC|bit13|Q~q  & (!\P|PC|bit14|Q~q ))) # (!\P|CU|Equal0~1_combout  & (((\MemIO|Equal0~0_combout ))))

	.dataa(\P|PC|bit13|Q~q ),
	.datab(\P|PC|bit14|Q~q ),
	.datac(\P|CU|Equal0~1_combout ),
	.datad(\MemIO|Equal0~0_combout ),
	.cin(gnd),
	.combout(\MemIO|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Equal0~1 .lut_mask = 16'h1F10;
defparam \MemIO|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
fiftyfivenm_lcell_comb \MemIO|Equal0~2 (
// Equation(s):
// \MemIO|Equal0~2_combout  = (\MemIO|Equal0~1_combout  & ((\P|CU|Equal0~1_combout  & (!\P|PC|bit15|Q~q )) # (!\P|CU|Equal0~1_combout  & ((!\P|RZ|bit15|Q~q )))))

	.dataa(\P|PC|bit15|Q~q ),
	.datab(\P|RZ|bit15|Q~q ),
	.datac(\MemIO|Equal0~1_combout ),
	.datad(\P|CU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\MemIO|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Equal0~2 .lut_mask = 16'h5030;
defparam \MemIO|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
fiftyfivenm_lcell_comb \MemIO|Data_out~0 (
// Equation(s):
// \MemIO|Data_out~0_combout  = (\P|muxMA|result[12]~0_combout  & (!\P|muxMA|result[9]~3_combout  & (!\P|muxMA|result[11]~1_combout  & !\P|muxMA|result[10]~2_combout )))

	.dataa(\P|muxMA|result[12]~0_combout ),
	.datab(\P|muxMA|result[9]~3_combout ),
	.datac(\P|muxMA|result[11]~1_combout ),
	.datad(\P|muxMA|result[10]~2_combout ),
	.cin(gnd),
	.combout(\MemIO|Data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out~0 .lut_mask = 16'h0002;
defparam \MemIO|Data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
fiftyfivenm_lcell_comb \MemIO|Data_out~1 (
// Equation(s):
// \MemIO|Data_out~1_combout  = (!\P|muxMA|result[7]~5_combout  & (!\P|muxMA|result[5]~6_combout  & (!\P|muxMA|result[3]~7_combout  & !\P|muxMA|result[8]~4_combout )))

	.dataa(\P|muxMA|result[7]~5_combout ),
	.datab(\P|muxMA|result[5]~6_combout ),
	.datac(\P|muxMA|result[3]~7_combout ),
	.datad(\P|muxMA|result[8]~4_combout ),
	.cin(gnd),
	.combout(\MemIO|Data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out~1 .lut_mask = 16'h0001;
defparam \MemIO|Data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
fiftyfivenm_lcell_comb \MemIO|Data_out~3 (
// Equation(s):
// \MemIO|Data_out~3_combout  = (\MemIO|Data_out~2_combout  & (\MemIO|Equal0~2_combout  & (\MemIO|Data_out~0_combout  & \MemIO|Data_out~1_combout )))

	.dataa(\MemIO|Data_out~2_combout ),
	.datab(\MemIO|Equal0~2_combout ),
	.datac(\MemIO|Data_out~0_combout ),
	.datad(\MemIO|Data_out~1_combout ),
	.cin(gnd),
	.combout(\MemIO|Data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out~3 .lut_mask = 16'h8000;
defparam \MemIO|Data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
fiftyfivenm_lcell_comb \MemIO|Data_out~5 (
// Equation(s):
// \MemIO|Data_out~5_combout  = (\P|muxMA|result[6]~12_combout  & (\MemIO|Data_out~3_combout  & ((\P|CU|MA_select~0_combout ) # (\P|CU|Equal0~1_combout ))))

	.dataa(\P|CU|MA_select~0_combout ),
	.datab(\P|muxMA|result[6]~12_combout ),
	.datac(\P|CU|Equal0~1_combout ),
	.datad(\MemIO|Data_out~3_combout ),
	.cin(gnd),
	.combout(\MemIO|Data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out~5 .lut_mask = 16'hC800;
defparam \MemIO|Data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
fiftyfivenm_lcell_comb \MemIO|Data_out[9]~6 (
// Equation(s):
// \MemIO|Data_out[9]~6_combout  = (\MemIO|Data_out~5_combout  & (!\P|muxMA|result[4]~11_combout  & !\MemIO|Data_out~4_combout ))

	.dataa(\MemIO|Data_out~5_combout ),
	.datab(\P|muxMA|result[4]~11_combout ),
	.datac(gnd),
	.datad(\MemIO|Data_out~4_combout ),
	.cin(gnd),
	.combout(\MemIO|Data_out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[9]~6 .lut_mask = 16'h0022;
defparam \MemIO|Data_out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
fiftyfivenm_lcell_comb \MemIO|Data_out[0]~7 (
// Equation(s):
// \MemIO|Data_out[0]~7_combout  = (\MemIO|SliderSwitch|bit0|Q~q  & ((\MemIO|Data_out[9]~6_combout ) # ((\MemIO|Data_out~4_combout  & \MemIO|Memory|altsyncram_component|auto_generated|q_a [0])))) # (!\MemIO|SliderSwitch|bit0|Q~q  & 
// (((\MemIO|Data_out~4_combout  & \MemIO|Memory|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\MemIO|SliderSwitch|bit0|Q~q ),
	.datab(\MemIO|Data_out[9]~6_combout ),
	.datac(\MemIO|Data_out~4_combout ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\MemIO|Data_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[0]~7 .lut_mask = 16'hF888;
defparam \MemIO|Data_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
fiftyfivenm_lcell_comb \P|IR|bit0|Q~feeder (
// Equation(s):
// \P|IR|bit0|Q~feeder_combout  = \MemIO|Data_out[0]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemIO|Data_out[0]~7_combout ),
	.cin(gnd),
	.combout(\P|IR|bit0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|IR|bit0|Q~feeder .lut_mask = 16'hFF00;
defparam \P|IR|bit0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \P|IR|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|IR|bit0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit0|Q .is_wysiwyg = "true";
defparam \P|IR|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
fiftyfivenm_lcell_comb \P|CU|MEM_write~3 (
// Equation(s):
// \P|CU|MEM_write~3_combout  = (!\P|IR|bit0|Q~q  & (!\P|IR|bit2|Q~q  & (\P|IR|bit1|Q~q  & \P|CU|Y_select~0_combout )))

	.dataa(\P|IR|bit0|Q~q ),
	.datab(\P|IR|bit2|Q~q ),
	.datac(\P|IR|bit1|Q~q ),
	.datad(\P|CU|Y_select~0_combout ),
	.cin(gnd),
	.combout(\P|CU|MEM_write~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|CU|MEM_write~3 .lut_mask = 16'h1000;
defparam \P|CU|MEM_write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
fiftyfivenm_lcell_comb \MemIO|comb~2 (
// Equation(s):
// \MemIO|comb~2_combout  = (!\P|muxMA|result[12]~0_combout  & (\P|CU|MEM_write~3_combout  & \MemIO|Equal0~2_combout ))

	.dataa(\P|muxMA|result[12]~0_combout ),
	.datab(\P|CU|MEM_write~3_combout ),
	.datac(gnd),
	.datad(\MemIO|Equal0~2_combout ),
	.cin(gnd),
	.combout(\MemIO|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|comb~2 .lut_mask = 16'h4400;
defparam \MemIO|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
fiftyfivenm_lcell_comb \MemIO|Data_out[13]~21 (
// Equation(s):
// \MemIO|Data_out[13]~21_combout  = (\MemIO|Data_out~4_combout  & \MemIO|Memory|altsyncram_component|auto_generated|q_a [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemIO|Data_out~4_combout ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\MemIO|Data_out[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[13]~21 .lut_mask = 16'hF000;
defparam \MemIO|Data_out[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \P|IR|bit13|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\MemIO|Data_out[13]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit13|Q .is_wysiwyg = "true";
defparam \P|IR|bit13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux3~2 (
// Equation(s):
// \P|REGfile|M1|Mux3~2_combout  = (\P|RA|bit6|Q~1_combout  & (((\P|REGfile|R2|bit12|Q~q ) # (\P|RA|bit6|Q~0_combout )))) # (!\P|RA|bit6|Q~1_combout  & (\P|REGfile|R1|bit12|Q~q  & ((!\P|RA|bit6|Q~0_combout ))))

	.dataa(\P|REGfile|R1|bit12|Q~q ),
	.datab(\P|RA|bit6|Q~1_combout ),
	.datac(\P|REGfile|R2|bit12|Q~q ),
	.datad(\P|RA|bit6|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux3~2 .lut_mask = 16'hCCE2;
defparam \P|REGfile|M1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux3~0 (
// Equation(s):
// \P|REGfile|M1|Mux3~0_combout  = (\P|IR|bit14|Q~q  & (((\P|REGfile|R6|bit12|Q~q ) # (\P|IR|bit13|Q~q )))) # (!\P|IR|bit14|Q~q  & (\P|REGfile|R4|bit12|Q~q  & ((!\P|IR|bit13|Q~q ))))

	.dataa(\P|IR|bit14|Q~q ),
	.datab(\P|REGfile|R4|bit12|Q~q ),
	.datac(\P|REGfile|R6|bit12|Q~q ),
	.datad(\P|IR|bit13|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux3~0 .lut_mask = 16'hAAE4;
defparam \P|REGfile|M1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux3~1 (
// Equation(s):
// \P|REGfile|M1|Mux3~1_combout  = (\P|IR|bit13|Q~q  & ((\P|REGfile|M1|Mux3~0_combout  & (\P|REGfile|R7|bit12|Q~q )) # (!\P|REGfile|M1|Mux3~0_combout  & ((\P|REGfile|R5|bit12|Q~q ))))) # (!\P|IR|bit13|Q~q  & (\P|REGfile|M1|Mux3~0_combout ))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|REGfile|M1|Mux3~0_combout ),
	.datac(\P|REGfile|R7|bit12|Q~q ),
	.datad(\P|REGfile|R5|bit12|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux3~1 .lut_mask = 16'hE6C4;
defparam \P|REGfile|M1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux3~3 (
// Equation(s):
// \P|REGfile|M1|Mux3~3_combout  = (\P|REGfile|M1|Mux3~2_combout  & ((\P|REGfile|R3|bit12|Q~q ) # ((!\P|RA|bit6|Q~0_combout )))) # (!\P|REGfile|M1|Mux3~2_combout  & (((\P|REGfile|M1|Mux3~1_combout  & \P|RA|bit6|Q~0_combout ))))

	.dataa(\P|REGfile|M1|Mux3~2_combout ),
	.datab(\P|REGfile|R3|bit12|Q~q ),
	.datac(\P|REGfile|M1|Mux3~1_combout ),
	.datad(\P|RA|bit6|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux3~3 .lut_mask = 16'hD8AA;
defparam \P|REGfile|M1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
fiftyfivenm_lcell_comb \P|REGfile|M1|Mux3~4 (
// Equation(s):
// \P|REGfile|M1|Mux3~4_combout  = (\P|REGfile|M1|Mux3~3_combout  & ((\P|IR|bit13|Q~q ) # ((\P|RA|bit6|Q~0_combout ) # (\P|RA|bit6|Q~1_combout ))))

	.dataa(\P|IR|bit13|Q~q ),
	.datab(\P|RA|bit6|Q~0_combout ),
	.datac(\P|RA|bit6|Q~1_combout ),
	.datad(\P|REGfile|M1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M1|Mux3~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \P|RA|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M1|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RA|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RA|bit12|Q .is_wysiwyg = "true";
defparam \P|RA|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
fiftyfivenm_lcell_comb \P|Adder_comp|S12|S (
// Equation(s):
// \P|Adder_comp|S12|S~combout  = \P|PC|bit12|Q~q  $ (\P|Adder_comp|S11|C_out~0_combout  $ (((!\P|CU|INC_select~0_combout  & \P|IMME|Mux3~1_combout ))))

	.dataa(\P|CU|INC_select~0_combout ),
	.datab(\P|PC|bit12|Q~q ),
	.datac(\P|Adder_comp|S11|C_out~0_combout ),
	.datad(\P|IMME|Mux3~1_combout ),
	.cin(gnd),
	.combout(\P|Adder_comp|S12|S~combout ),
	.cout());
// synopsys translate_off
defparam \P|Adder_comp|S12|S .lut_mask = 16'h693C;
defparam \P|Adder_comp|S12|S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
fiftyfivenm_lcell_comb \P|PC|bit12|Q~0 (
// Equation(s):
// \P|PC|bit12|Q~0_combout  = (\P|CU|PC_select[0]~3_combout  & ((\P|Adder_comp|S12|S~combout ))) # (!\P|CU|PC_select[0]~3_combout  & (\P|RA|bit12|Q~q ))

	.dataa(\P|RA|bit12|Q~q ),
	.datab(\P|CU|PC_select[0]~3_combout ),
	.datac(gnd),
	.datad(\P|Adder_comp|S12|S~combout ),
	.cin(gnd),
	.combout(\P|PC|bit12|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|PC|bit12|Q~0 .lut_mask = 16'hEE22;
defparam \P|PC|bit12|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \P|PC|bit12|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|PC|bit12|Q~0_combout ),
	.asdata(\P|IMME|Mux3~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\P|CU|PC_select~0_combout ),
	.ena(\P|CU|PC_select[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|PC|bit12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|PC|bit12|Q .is_wysiwyg = "true";
defparam \P|PC|bit12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
fiftyfivenm_lcell_comb \P|muxMA|result[12]~0 (
// Equation(s):
// \P|muxMA|result[12]~0_combout  = (\P|CU|Equal0~1_combout  & (\P|PC|bit12|Q~q )) # (!\P|CU|Equal0~1_combout  & ((\P|RZ|bit12|Q~q )))

	.dataa(\P|CU|Equal0~1_combout ),
	.datab(\P|PC|bit12|Q~q ),
	.datac(gnd),
	.datad(\P|RZ|bit12|Q~q ),
	.cin(gnd),
	.combout(\P|muxMA|result[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|muxMA|result[12]~0 .lut_mask = 16'hDD88;
defparam \P|muxMA|result[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
fiftyfivenm_lcell_comb \MemIO|Data_out~4 (
// Equation(s):
// \MemIO|Data_out~4_combout  = (!\P|muxMA|result[12]~0_combout  & (\MemIO|Equal0~2_combout  & ((\P|CU|MA_select~0_combout ) # (\P|CU|Equal0~1_combout ))))

	.dataa(\P|muxMA|result[12]~0_combout ),
	.datab(\P|CU|MA_select~0_combout ),
	.datac(\P|CU|Equal0~1_combout ),
	.datad(\MemIO|Equal0~2_combout ),
	.cin(gnd),
	.combout(\MemIO|Data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out~4 .lut_mask = 16'h5400;
defparam \MemIO|Data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
fiftyfivenm_lcell_comb \MemIO|Data_out[10]~18 (
// Equation(s):
// \MemIO|Data_out[10]~18_combout  = (\MemIO|Data_out~4_combout  & \MemIO|Memory|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MemIO|Data_out~4_combout ),
	.datad(\MemIO|Memory|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\MemIO|Data_out[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|Data_out[10]~18 .lut_mask = 16'hF000;
defparam \MemIO|Data_out[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
fiftyfivenm_lcell_comb \P|IR|bit10|Q~feeder (
// Equation(s):
// \P|IR|bit10|Q~feeder_combout  = \MemIO|Data_out[10]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MemIO|Data_out[10]~18_combout ),
	.cin(gnd),
	.combout(\P|IR|bit10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|IR|bit10|Q~feeder .lut_mask = 16'hFF00;
defparam \P|IR|bit10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N15
dffeas \P|IR|bit10|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|IR|bit10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\P|CU|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|IR|bit10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|IR|bit10|Q .is_wysiwyg = "true";
defparam \P|IR|bit10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux15~0 (
// Equation(s):
// \P|REGfile|M2|Mux15~0_combout  = (\P|IR|bit10|Q~q  & ((\P|IR|bit11|Q~q ) # ((\P|REGfile|R5|bit0|Q~q )))) # (!\P|IR|bit10|Q~q  & (!\P|IR|bit11|Q~q  & (\P|REGfile|R4|bit0|Q~q )))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|IR|bit11|Q~q ),
	.datac(\P|REGfile|R4|bit0|Q~q ),
	.datad(\P|REGfile|R5|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux15~0 .lut_mask = 16'hBA98;
defparam \P|REGfile|M2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux15~1 (
// Equation(s):
// \P|REGfile|M2|Mux15~1_combout  = (\P|IR|bit11|Q~q  & ((\P|REGfile|M2|Mux15~0_combout  & ((\P|REGfile|R7|bit0|Q~q ))) # (!\P|REGfile|M2|Mux15~0_combout  & (\P|REGfile|R6|bit0|Q~q )))) # (!\P|IR|bit11|Q~q  & (\P|REGfile|M2|Mux15~0_combout ))

	.dataa(\P|IR|bit11|Q~q ),
	.datab(\P|REGfile|M2|Mux15~0_combout ),
	.datac(\P|REGfile|R6|bit0|Q~q ),
	.datad(\P|REGfile|R7|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux15~1 .lut_mask = 16'hEC64;
defparam \P|REGfile|M2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux15~2 (
// Equation(s):
// \P|REGfile|M2|Mux15~2_combout  = (\P|RB|bit15|Q~0_combout  & (((\P|RB|bit15|Q~1_combout )))) # (!\P|RB|bit15|Q~0_combout  & ((\P|RB|bit15|Q~1_combout  & (\P|REGfile|R2|bit0|Q~q )) # (!\P|RB|bit15|Q~1_combout  & ((\P|REGfile|R1|bit0|Q~q )))))

	.dataa(\P|REGfile|R2|bit0|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|RB|bit15|Q~1_combout ),
	.datad(\P|REGfile|R1|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux15~2 .lut_mask = 16'hE3E0;
defparam \P|REGfile|M2|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux15~3 (
// Equation(s):
// \P|REGfile|M2|Mux15~3_combout  = (\P|REGfile|M2|Mux15~2_combout  & ((\P|REGfile|R3|bit0|Q~q ) # ((!\P|RB|bit15|Q~0_combout )))) # (!\P|REGfile|M2|Mux15~2_combout  & (((\P|REGfile|M2|Mux15~1_combout  & \P|RB|bit15|Q~0_combout ))))

	.dataa(\P|REGfile|R3|bit0|Q~q ),
	.datab(\P|REGfile|M2|Mux15~1_combout ),
	.datac(\P|REGfile|M2|Mux15~2_combout ),
	.datad(\P|RB|bit15|Q~0_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux15~3 .lut_mask = 16'hACF0;
defparam \P|REGfile|M2|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
fiftyfivenm_lcell_comb \P|REGfile|M2|Mux15~4 (
// Equation(s):
// \P|REGfile|M2|Mux15~4_combout  = (\P|REGfile|M2|Mux15~3_combout  & ((\P|IR|bit10|Q~q ) # ((\P|RB|bit15|Q~0_combout ) # (\P|RB|bit15|Q~1_combout ))))

	.dataa(\P|IR|bit10|Q~q ),
	.datab(\P|RB|bit15|Q~0_combout ),
	.datac(\P|RB|bit15|Q~1_combout ),
	.datad(\P|REGfile|M2|Mux15~3_combout ),
	.cin(gnd),
	.combout(\P|REGfile|M2|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \P|REGfile|M2|Mux15~4 .lut_mask = 16'hFE00;
defparam \P|REGfile|M2|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N29
dffeas \P|RB|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|REGfile|M2|Mux15~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RB|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RB|bit0|Q .is_wysiwyg = "true";
defparam \P|RB|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
fiftyfivenm_lcell_comb \P|RM|bit0|Q~feeder (
// Equation(s):
// \P|RM|bit0|Q~feeder_combout  = \P|RB|bit0|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RB|bit0|Q~q ),
	.cin(gnd),
	.combout(\P|RM|bit0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \P|RM|bit0|Q~feeder .lut_mask = 16'hFF00;
defparam \P|RM|bit0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N15
dffeas \P|RM|bit0|Q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\P|RM|bit0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\P|RM|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \P|RM|bit0|Q .is_wysiwyg = "true";
defparam \P|RM|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
fiftyfivenm_lcell_comb \MemIO|LEDRed|bit0|Q~feeder (
// Equation(s):
// \MemIO|LEDRed|bit0|Q~feeder_combout  = \P|RM|bit0|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RM|bit0|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MemIO|LEDRed|bit0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|LEDRed|bit0|Q~feeder .lut_mask = 16'hF0F0;
defparam \MemIO|LEDRed|bit0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
fiftyfivenm_lcell_comb \MemIO|comb~0 (
// Equation(s):
// \MemIO|comb~0_combout  = (!\P|muxMA|result[4]~11_combout  & (\P|CU|MEM_write~3_combout  & (!\P|muxMA|result[6]~12_combout  & \MemIO|Data_out~3_combout )))

	.dataa(\P|muxMA|result[4]~11_combout ),
	.datab(\P|CU|MEM_write~3_combout ),
	.datac(\P|muxMA|result[6]~12_combout ),
	.datad(\MemIO|Data_out~3_combout ),
	.cin(gnd),
	.combout(\MemIO|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|comb~0 .lut_mask = 16'h0400;
defparam \MemIO|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \MemIO|LEDRed|bit0|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|LEDRed|bit0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit0|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \MemIO|LEDRed|bit1|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RM|bit1|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit1|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N15
dffeas \MemIO|LEDRed|bit2|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RM|bit2|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit2|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
fiftyfivenm_lcell_comb \MemIO|LEDRed|bit3|Q~feeder (
// Equation(s):
// \MemIO|LEDRed|bit3|Q~feeder_combout  = \P|RM|bit3|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RM|bit3|Q~q ),
	.cin(gnd),
	.combout(\MemIO|LEDRed|bit3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|LEDRed|bit3|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|LEDRed|bit3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N27
dffeas \MemIO|LEDRed|bit3|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|LEDRed|bit3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit3|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
fiftyfivenm_lcell_comb \MemIO|LEDRed|bit4|Q~feeder (
// Equation(s):
// \MemIO|LEDRed|bit4|Q~feeder_combout  = \P|RM|bit4|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RM|bit4|Q~q ),
	.cin(gnd),
	.combout(\MemIO|LEDRed|bit4|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|LEDRed|bit4|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|LEDRed|bit4|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \MemIO|LEDRed|bit4|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|LEDRed|bit4|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit4|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \MemIO|LEDRed|bit5|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RM|bit5|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit5|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
fiftyfivenm_lcell_comb \MemIO|LEDRed|bit6|Q~feeder (
// Equation(s):
// \MemIO|LEDRed|bit6|Q~feeder_combout  = \P|RM|bit6|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RM|bit6|Q~q ),
	.cin(gnd),
	.combout(\MemIO|LEDRed|bit6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|LEDRed|bit6|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|LEDRed|bit6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \MemIO|LEDRed|bit6|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|LEDRed|bit6|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit6|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N4
fiftyfivenm_lcell_comb \MemIO|LEDRed|bit7|Q~feeder (
// Equation(s):
// \MemIO|LEDRed|bit7|Q~feeder_combout  = \P|RM|bit7|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RM|bit7|Q~q ),
	.cin(gnd),
	.combout(\MemIO|LEDRed|bit7|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|LEDRed|bit7|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|LEDRed|bit7|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N5
dffeas \MemIO|LEDRed|bit7|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|LEDRed|bit7|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit7|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \MemIO|LEDRed|bit8|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RM|bit8|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit8|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
fiftyfivenm_lcell_comb \MemIO|LEDRed|bit9|Q~feeder (
// Equation(s):
// \MemIO|LEDRed|bit9|Q~feeder_combout  = \P|RM|bit9|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RM|bit9|Q~q ),
	.cin(gnd),
	.combout(\MemIO|LEDRed|bit9|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|LEDRed|bit9|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|LEDRed|bit9|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N7
dffeas \MemIO|LEDRed|bit9|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|LEDRed|bit9|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemIO|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|LEDRed|bit9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|LEDRed|bit9|Q .is_wysiwyg = "true";
defparam \MemIO|LEDRed|bit9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
fiftyfivenm_lcell_comb \MemIO|HEX_Display|bit0|Q~feeder (
// Equation(s):
// \MemIO|HEX_Display|bit0|Q~feeder_combout  = \P|RM|bit0|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\P|RM|bit0|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MemIO|HEX_Display|bit0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|HEX_Display|bit0|Q~feeder .lut_mask = 16'hF0F0;
defparam \MemIO|HEX_Display|bit0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
fiftyfivenm_lcell_comb \MemIO|comb~1 (
// Equation(s):
// \MemIO|comb~1_combout  = (\P|muxMA|result[4]~11_combout  & (\P|CU|MEM_write~3_combout  & (!\P|muxMA|result[6]~12_combout  & \MemIO|Data_out~3_combout )))

	.dataa(\P|muxMA|result[4]~11_combout ),
	.datab(\P|CU|MEM_write~3_combout ),
	.datac(\P|muxMA|result[6]~12_combout ),
	.datad(\MemIO|Data_out~3_combout ),
	.cin(gnd),
	.combout(\MemIO|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|comb~1 .lut_mask = 16'h0800;
defparam \MemIO|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N1
dffeas \MemIO|HEX_Display|bit0|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|HEX_Display|bit0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemIO|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|HEX_Display|bit0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|HEX_Display|bit0|Q .is_wysiwyg = "true";
defparam \MemIO|HEX_Display|bit0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \MemIO|HEX_Display|bit1|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RM|bit1|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MemIO|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|HEX_Display|bit1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|HEX_Display|bit1|Q .is_wysiwyg = "true";
defparam \MemIO|HEX_Display|bit1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \MemIO|HEX_Display|bit2|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RM|bit2|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MemIO|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|HEX_Display|bit2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|HEX_Display|bit2|Q .is_wysiwyg = "true";
defparam \MemIO|HEX_Display|bit2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
fiftyfivenm_lcell_comb \MemIO|HEX_Display|bit3|Q~feeder (
// Equation(s):
// \MemIO|HEX_Display|bit3|Q~feeder_combout  = \P|RM|bit3|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RM|bit3|Q~q ),
	.cin(gnd),
	.combout(\MemIO|HEX_Display|bit3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|HEX_Display|bit3|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|HEX_Display|bit3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \MemIO|HEX_Display|bit3|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|HEX_Display|bit3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemIO|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|HEX_Display|bit3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|HEX_Display|bit3|Q .is_wysiwyg = "true";
defparam \MemIO|HEX_Display|bit3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
fiftyfivenm_lcell_comb \MemIO|HEX_Display|bit4|Q~feeder (
// Equation(s):
// \MemIO|HEX_Display|bit4|Q~feeder_combout  = \P|RM|bit4|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\P|RM|bit4|Q~q ),
	.cin(gnd),
	.combout(\MemIO|HEX_Display|bit4|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MemIO|HEX_Display|bit4|Q~feeder .lut_mask = 16'hFF00;
defparam \MemIO|HEX_Display|bit4|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \MemIO|HEX_Display|bit4|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(\MemIO|HEX_Display|bit4|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MemIO|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|HEX_Display|bit4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|HEX_Display|bit4|Q .is_wysiwyg = "true";
defparam \MemIO|HEX_Display|bit4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \MemIO|HEX_Display|bit5|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RM|bit5|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MemIO|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|HEX_Display|bit5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|HEX_Display|bit5|Q .is_wysiwyg = "true";
defparam \MemIO|HEX_Display|bit5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \MemIO|HEX_Display|bit6|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RM|bit6|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MemIO|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|HEX_Display|bit6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|HEX_Display|bit6|Q .is_wysiwyg = "true";
defparam \MemIO|HEX_Display|bit6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \MemIO|HEX_Display|bit7|Q (
	.clk(!\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\P|RM|bit7|Q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MemIO|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MemIO|HEX_Display|bit7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MemIO|HEX_Display|bit7|Q .is_wysiwyg = "true";
defparam \MemIO|HEX_Display|bit7|Q .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign HEX_DP[0] = \HEX_DP[0]~output_o ;

assign HEX_DP[1] = \HEX_DP[1]~output_o ;

assign HEX_DP[2] = \HEX_DP[2]~output_o ;

assign HEX_DP[3] = \HEX_DP[3]~output_o ;

assign HEX_DP[4] = \HEX_DP[4]~output_o ;

assign HEX_DP[5] = \HEX_DP[5]~output_o ;

assign HEX_DP[6] = \HEX_DP[6]~output_o ;

assign HEX_DP[7] = \HEX_DP[7]~output_o ;

assign debug_PC[0] = \debug_PC[0]~output_o ;

assign debug_PC[1] = \debug_PC[1]~output_o ;

assign debug_PC[2] = \debug_PC[2]~output_o ;

assign debug_PC[3] = \debug_PC[3]~output_o ;

assign debug_PC[4] = \debug_PC[4]~output_o ;

assign debug_PC[5] = \debug_PC[5]~output_o ;

assign debug_PC[6] = \debug_PC[6]~output_o ;

assign debug_PC[7] = \debug_PC[7]~output_o ;

assign debug_PC[8] = \debug_PC[8]~output_o ;

assign debug_PC[9] = \debug_PC[9]~output_o ;

assign debug_PC[10] = \debug_PC[10]~output_o ;

assign debug_PC[11] = \debug_PC[11]~output_o ;

assign debug_PC[12] = \debug_PC[12]~output_o ;

assign debug_PC[13] = \debug_PC[13]~output_o ;

assign debug_PC[14] = \debug_PC[14]~output_o ;

assign debug_PC[15] = \debug_PC[15]~output_o ;

assign debug_IR[0] = \debug_IR[0]~output_o ;

assign debug_IR[1] = \debug_IR[1]~output_o ;

assign debug_IR[2] = \debug_IR[2]~output_o ;

assign debug_IR[3] = \debug_IR[3]~output_o ;

assign debug_IR[4] = \debug_IR[4]~output_o ;

assign debug_IR[5] = \debug_IR[5]~output_o ;

assign debug_IR[6] = \debug_IR[6]~output_o ;

assign debug_IR[7] = \debug_IR[7]~output_o ;

assign debug_IR[8] = \debug_IR[8]~output_o ;

assign debug_IR[9] = \debug_IR[9]~output_o ;

assign debug_IR[10] = \debug_IR[10]~output_o ;

assign debug_IR[11] = \debug_IR[11]~output_o ;

assign debug_IR[12] = \debug_IR[12]~output_o ;

assign debug_IR[13] = \debug_IR[13]~output_o ;

assign debug_IR[14] = \debug_IR[14]~output_o ;

assign debug_IR[15] = \debug_IR[15]~output_o ;

assign debug_state[0] = \debug_state[0]~output_o ;

assign debug_state[1] = \debug_state[1]~output_o ;

assign debug_state[2] = \debug_state[2]~output_o ;

assign debug_r1[0] = \debug_r1[0]~output_o ;

assign debug_r1[1] = \debug_r1[1]~output_o ;

assign debug_r1[2] = \debug_r1[2]~output_o ;

assign debug_r1[3] = \debug_r1[3]~output_o ;

assign debug_r1[4] = \debug_r1[4]~output_o ;

assign debug_r1[5] = \debug_r1[5]~output_o ;

assign debug_r1[6] = \debug_r1[6]~output_o ;

assign debug_r1[7] = \debug_r1[7]~output_o ;

assign debug_r1[8] = \debug_r1[8]~output_o ;

assign debug_r1[9] = \debug_r1[9]~output_o ;

assign debug_r1[10] = \debug_r1[10]~output_o ;

assign debug_r1[11] = \debug_r1[11]~output_o ;

assign debug_r1[12] = \debug_r1[12]~output_o ;

assign debug_r1[13] = \debug_r1[13]~output_o ;

assign debug_r1[14] = \debug_r1[14]~output_o ;

assign debug_r1[15] = \debug_r1[15]~output_o ;

assign debug_r2[0] = \debug_r2[0]~output_o ;

assign debug_r2[1] = \debug_r2[1]~output_o ;

assign debug_r2[2] = \debug_r2[2]~output_o ;

assign debug_r2[3] = \debug_r2[3]~output_o ;

assign debug_r2[4] = \debug_r2[4]~output_o ;

assign debug_r2[5] = \debug_r2[5]~output_o ;

assign debug_r2[6] = \debug_r2[6]~output_o ;

assign debug_r2[7] = \debug_r2[7]~output_o ;

assign debug_r2[8] = \debug_r2[8]~output_o ;

assign debug_r2[9] = \debug_r2[9]~output_o ;

assign debug_r2[10] = \debug_r2[10]~output_o ;

assign debug_r2[11] = \debug_r2[11]~output_o ;

assign debug_r2[12] = \debug_r2[12]~output_o ;

assign debug_r2[13] = \debug_r2[13]~output_o ;

assign debug_r2[14] = \debug_r2[14]~output_o ;

assign debug_r2[15] = \debug_r2[15]~output_o ;

assign debug_r3[0] = \debug_r3[0]~output_o ;

assign debug_r3[1] = \debug_r3[1]~output_o ;

assign debug_r3[2] = \debug_r3[2]~output_o ;

assign debug_r3[3] = \debug_r3[3]~output_o ;

assign debug_r3[4] = \debug_r3[4]~output_o ;

assign debug_r3[5] = \debug_r3[5]~output_o ;

assign debug_r3[6] = \debug_r3[6]~output_o ;

assign debug_r3[7] = \debug_r3[7]~output_o ;

assign debug_r3[8] = \debug_r3[8]~output_o ;

assign debug_r3[9] = \debug_r3[9]~output_o ;

assign debug_r3[10] = \debug_r3[10]~output_o ;

assign debug_r3[11] = \debug_r3[11]~output_o ;

assign debug_r3[12] = \debug_r3[12]~output_o ;

assign debug_r3[13] = \debug_r3[13]~output_o ;

assign debug_r3[14] = \debug_r3[14]~output_o ;

assign debug_r3[15] = \debug_r3[15]~output_o ;

assign debug_r4[0] = \debug_r4[0]~output_o ;

assign debug_r4[1] = \debug_r4[1]~output_o ;

assign debug_r4[2] = \debug_r4[2]~output_o ;

assign debug_r4[3] = \debug_r4[3]~output_o ;

assign debug_r4[4] = \debug_r4[4]~output_o ;

assign debug_r4[5] = \debug_r4[5]~output_o ;

assign debug_r4[6] = \debug_r4[6]~output_o ;

assign debug_r4[7] = \debug_r4[7]~output_o ;

assign debug_r4[8] = \debug_r4[8]~output_o ;

assign debug_r4[9] = \debug_r4[9]~output_o ;

assign debug_r4[10] = \debug_r4[10]~output_o ;

assign debug_r4[11] = \debug_r4[11]~output_o ;

assign debug_r4[12] = \debug_r4[12]~output_o ;

assign debug_r4[13] = \debug_r4[13]~output_o ;

assign debug_r4[14] = \debug_r4[14]~output_o ;

assign debug_r4[15] = \debug_r4[15]~output_o ;

assign debug_r5[0] = \debug_r5[0]~output_o ;

assign debug_r5[1] = \debug_r5[1]~output_o ;

assign debug_r5[2] = \debug_r5[2]~output_o ;

assign debug_r5[3] = \debug_r5[3]~output_o ;

assign debug_r5[4] = \debug_r5[4]~output_o ;

assign debug_r5[5] = \debug_r5[5]~output_o ;

assign debug_r5[6] = \debug_r5[6]~output_o ;

assign debug_r5[7] = \debug_r5[7]~output_o ;

assign debug_r5[8] = \debug_r5[8]~output_o ;

assign debug_r5[9] = \debug_r5[9]~output_o ;

assign debug_r5[10] = \debug_r5[10]~output_o ;

assign debug_r5[11] = \debug_r5[11]~output_o ;

assign debug_r5[12] = \debug_r5[12]~output_o ;

assign debug_r5[13] = \debug_r5[13]~output_o ;

assign debug_r5[14] = \debug_r5[14]~output_o ;

assign debug_r5[15] = \debug_r5[15]~output_o ;

assign debug_r6[0] = \debug_r6[0]~output_o ;

assign debug_r6[1] = \debug_r6[1]~output_o ;

assign debug_r6[2] = \debug_r6[2]~output_o ;

assign debug_r6[3] = \debug_r6[3]~output_o ;

assign debug_r6[4] = \debug_r6[4]~output_o ;

assign debug_r6[5] = \debug_r6[5]~output_o ;

assign debug_r6[6] = \debug_r6[6]~output_o ;

assign debug_r6[7] = \debug_r6[7]~output_o ;

assign debug_r6[8] = \debug_r6[8]~output_o ;

assign debug_r6[9] = \debug_r6[9]~output_o ;

assign debug_r6[10] = \debug_r6[10]~output_o ;

assign debug_r6[11] = \debug_r6[11]~output_o ;

assign debug_r6[12] = \debug_r6[12]~output_o ;

assign debug_r6[13] = \debug_r6[13]~output_o ;

assign debug_r6[14] = \debug_r6[14]~output_o ;

assign debug_r6[15] = \debug_r6[15]~output_o ;

assign debug_r7[0] = \debug_r7[0]~output_o ;

assign debug_r7[1] = \debug_r7[1]~output_o ;

assign debug_r7[2] = \debug_r7[2]~output_o ;

assign debug_r7[3] = \debug_r7[3]~output_o ;

assign debug_r7[4] = \debug_r7[4]~output_o ;

assign debug_r7[5] = \debug_r7[5]~output_o ;

assign debug_r7[6] = \debug_r7[6]~output_o ;

assign debug_r7[7] = \debug_r7[7]~output_o ;

assign debug_r7[8] = \debug_r7[8]~output_o ;

assign debug_r7[9] = \debug_r7[9]~output_o ;

assign debug_r7[10] = \debug_r7[10]~output_o ;

assign debug_r7[11] = \debug_r7[11]~output_o ;

assign debug_r7[12] = \debug_r7[12]~output_o ;

assign debug_r7[13] = \debug_r7[13]~output_o ;

assign debug_r7[14] = \debug_r7[14]~output_o ;

assign debug_r7[15] = \debug_r7[15]~output_o ;

assign debug_RA[0] = \debug_RA[0]~output_o ;

assign debug_RA[1] = \debug_RA[1]~output_o ;

assign debug_RA[2] = \debug_RA[2]~output_o ;

assign debug_RA[3] = \debug_RA[3]~output_o ;

assign debug_RA[4] = \debug_RA[4]~output_o ;

assign debug_RA[5] = \debug_RA[5]~output_o ;

assign debug_RA[6] = \debug_RA[6]~output_o ;

assign debug_RA[7] = \debug_RA[7]~output_o ;

assign debug_RA[8] = \debug_RA[8]~output_o ;

assign debug_RA[9] = \debug_RA[9]~output_o ;

assign debug_RA[10] = \debug_RA[10]~output_o ;

assign debug_RA[11] = \debug_RA[11]~output_o ;

assign debug_RA[12] = \debug_RA[12]~output_o ;

assign debug_RA[13] = \debug_RA[13]~output_o ;

assign debug_RA[14] = \debug_RA[14]~output_o ;

assign debug_RA[15] = \debug_RA[15]~output_o ;

assign debug_RB[0] = \debug_RB[0]~output_o ;

assign debug_RB[1] = \debug_RB[1]~output_o ;

assign debug_RB[2] = \debug_RB[2]~output_o ;

assign debug_RB[3] = \debug_RB[3]~output_o ;

assign debug_RB[4] = \debug_RB[4]~output_o ;

assign debug_RB[5] = \debug_RB[5]~output_o ;

assign debug_RB[6] = \debug_RB[6]~output_o ;

assign debug_RB[7] = \debug_RB[7]~output_o ;

assign debug_RB[8] = \debug_RB[8]~output_o ;

assign debug_RB[9] = \debug_RB[9]~output_o ;

assign debug_RB[10] = \debug_RB[10]~output_o ;

assign debug_RB[11] = \debug_RB[11]~output_o ;

assign debug_RB[12] = \debug_RB[12]~output_o ;

assign debug_RB[13] = \debug_RB[13]~output_o ;

assign debug_RB[14] = \debug_RB[14]~output_o ;

assign debug_RB[15] = \debug_RB[15]~output_o ;

assign debug_Extension[0] = \debug_Extension[0]~output_o ;

assign debug_Extension[1] = \debug_Extension[1]~output_o ;

assign debug_Extension[2] = \debug_Extension[2]~output_o ;

assign debug_Extension[3] = \debug_Extension[3]~output_o ;

assign debug_Extension[4] = \debug_Extension[4]~output_o ;

assign debug_Extension[5] = \debug_Extension[5]~output_o ;

assign debug_Extension[6] = \debug_Extension[6]~output_o ;

assign debug_Extension[7] = \debug_Extension[7]~output_o ;

assign debug_Extension[8] = \debug_Extension[8]~output_o ;

assign debug_Extension[9] = \debug_Extension[9]~output_o ;

assign debug_Extension[10] = \debug_Extension[10]~output_o ;

assign debug_Extension[11] = \debug_Extension[11]~output_o ;

assign debug_Extension[12] = \debug_Extension[12]~output_o ;

assign debug_Extension[13] = \debug_Extension[13]~output_o ;

assign debug_Extension[14] = \debug_Extension[14]~output_o ;

assign debug_Extension[15] = \debug_Extension[15]~output_o ;

assign debug_RZ[0] = \debug_RZ[0]~output_o ;

assign debug_RZ[1] = \debug_RZ[1]~output_o ;

assign debug_RZ[2] = \debug_RZ[2]~output_o ;

assign debug_RZ[3] = \debug_RZ[3]~output_o ;

assign debug_RZ[4] = \debug_RZ[4]~output_o ;

assign debug_RZ[5] = \debug_RZ[5]~output_o ;

assign debug_RZ[6] = \debug_RZ[6]~output_o ;

assign debug_RZ[7] = \debug_RZ[7]~output_o ;

assign debug_RZ[8] = \debug_RZ[8]~output_o ;

assign debug_RZ[9] = \debug_RZ[9]~output_o ;

assign debug_RZ[10] = \debug_RZ[10]~output_o ;

assign debug_RZ[11] = \debug_RZ[11]~output_o ;

assign debug_RZ[12] = \debug_RZ[12]~output_o ;

assign debug_RZ[13] = \debug_RZ[13]~output_o ;

assign debug_RZ[14] = \debug_RZ[14]~output_o ;

assign debug_RZ[15] = \debug_RZ[15]~output_o ;

assign debug_RY[0] = \debug_RY[0]~output_o ;

assign debug_RY[1] = \debug_RY[1]~output_o ;

assign debug_RY[2] = \debug_RY[2]~output_o ;

assign debug_RY[3] = \debug_RY[3]~output_o ;

assign debug_RY[4] = \debug_RY[4]~output_o ;

assign debug_RY[5] = \debug_RY[5]~output_o ;

assign debug_RY[6] = \debug_RY[6]~output_o ;

assign debug_RY[7] = \debug_RY[7]~output_o ;

assign debug_RY[8] = \debug_RY[8]~output_o ;

assign debug_RY[9] = \debug_RY[9]~output_o ;

assign debug_RY[10] = \debug_RY[10]~output_o ;

assign debug_RY[11] = \debug_RY[11]~output_o ;

assign debug_RY[12] = \debug_RY[12]~output_o ;

assign debug_RY[13] = \debug_RY[13]~output_o ;

assign debug_RY[14] = \debug_RY[14]~output_o ;

assign debug_RY[15] = \debug_RY[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
