# Lab #5: Full Adder

Cade Thornton

11/3/2023

ENCE 3501

## Table of Contents

-------

+ [Introduction](#Introduction )
+ [NAND](#NAND)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
    * [Simulations](#Simulations)
+ [NOT](#NOT)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
    * [Simulations](#Simulations)
+ [XOR](#XOR)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
    * [Simulations](#Simulations)
+ [Full Adder](#FullAdder)
    * [Schematic](#Schematic)
    * [Layout](#Layout)
    * [Simulations](#Simulations)
+ [Conclusion](#Conclusion)

## Introduction 

-------

<p align="center">
The purpose of this lab is to utilize NMOS, PMOS, NWELL and PWELL standard library components to construct a CMOS inverter of various sizes.
<p>

<p align="center">
  <img src="documentation/Full Adder/FullAdderLogism.png" alt="img">
</p>

<div align="center">
  <p style="font-size: small;">
    Figure 1 (Provided Schematic of the Full Adder)
  </p>
</div>


## NAND

### Schematic
### Layout 
### Simulations 

------

## NOT

### Schematic 
### Layout 
### Simulations 

-------

## XOR

### Schematic
### Layout 
### Simulations 

------

## Full-Adder

### Schematic 
### Layout 
### Simulations 

-------

## Conclusion

------


