
*** Running vivado
    with args -log ultra96v2_design_proc_sys_reset_3_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_design_proc_sys_reset_3_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ultra96v2_design_proc_sys_reset_3_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ultra96v2_design_proc_sys_reset_3_0, cache-ID = 97c94cf553a48507.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 00:54:50 2021...
