<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>SCTLR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">SCTLR_EL1, System Control Register (EL1)</h1><p>The SCTLR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Provides top level control of the system, including its memory system, at EL1 and EL0.</p>
        <p>This 
        register
       is part of the Other system control registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch64 System register SCTLR_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-sctlr.html">SCTLR</a>.
          </p><p>
                Some or all RW fields of this register have defined reset values. 
                
        These apply
      
                only if the PE resets into EL1 using AArch64. 
                Otherwise,
                
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>SCTLR_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The SCTLR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="lr" colspan="1"><a href="#UCI">UCI</a></td><td class="lr" colspan="1"><a href="#EE">EE</a></td><td class="lr" colspan="1"><a href="#E0E">E0E</a></td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr" colspan="1"><a href="#WXN">WXN</a></td><td class="lr" colspan="1"><a href="#nTWE">nTWE</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#nTWI">nTWI</a></td><td class="lr" colspan="1"><a href="#UCT">UCT</a></td><td class="lr" colspan="1"><a href="#DZE">DZE</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#I">I</a></td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="1"><a href="#UMA">UMA</a></td><td class="lr" colspan="1"><a href="#SED">SED</a></td><td class="lr" colspan="1"><a href="#ITD">ITD</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#CP15BEN">CP15BEN</a></td><td class="lr" colspan="1"><a href="#SA0">SA0</a></td><td class="lr" colspan="1"><a href="#SA">SA</a></td><td class="lr" colspan="1"><a href="#C">C</a></td><td class="lr" colspan="1"><a href="#A">A</a></td><td class="lr" colspan="1"><a href="#M">M</a></td></tr></tbody></table><h4 id="0">
                Bits [31:30]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="1">
                Bits [29:28]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="0">
                Bit [27]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="UCI">UCI, bit [26]
              </h4>
              <p>Traps EL0 execution of cache maintenance instructions to EL1, from AArch64 state only.</p>
            <table class="valuetable"><tr><th>UCI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Any attempt to execute a <a href="AArch64-dc-cvau.html">DC CVAU</a>, <a href="AArch64-dc-civac.html">DC CIVAC</a>, <a href="AArch64-dc-cvac.html">DC CVAC</a>, or <a href="AArch64-ic-ivau.html">IC IVAU</a> instruction at EL0 using AArch64 is trapped to EL1.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="EE">EE, bit [25]
              </h4>
              <p>Endianness of data accesses at EL1, and stage 1 translation table walks in the EL1&amp;0 translation regime.</p>
            
              <p>The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>EE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Explicit data accesses at EL1, and stage 1 translation table walks in the EL1&amp;0 translation regime are little-endian.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Explicit data accesses at EL1, and stage 1 translation table walks in the EL1&amp;0 translation regime are big-endian.</p>
                </td></tr></table>
              <p>If an implementation does not provide Big-endian support at Exception Levels higher than EL0, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>If an implementation does not provide Little-endian support at Exception Levels higher than EL0, this bit is <span class="arm-defined-word">RES1</span>.</p>
            
              <p>The EE bit is permitted to be cached in a TLB.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><h4 id="E0E">E0E, bit [24]
              </h4>
              <p>Endianness of data accesses at EL0. </p>
            
              <p>The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>E0E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Explicit data accesses at EL0 are little-endian.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Explicit data accesses at EL0 are big-endian.</p>
                </td></tr></table>
              <p>If an implementation only supports Little-endian accesses at EL0 then this bit is <span class="arm-defined-word">RES0</span>. This option is not permitted when SCTLR_EL1.EE is <span class="arm-defined-word">RES1</span>.</p>
            
              <p>If an implementation only supports Big-endian accesses at EL0 then this bit is <span class="arm-defined-word">RES1</span>. This option is not permitted when SCTLR_EL1.EE is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>This bit has no effect on the endianness of LDTR, LDTRH, LDTRSH, LDTRSW, STTR, and STTRH instructions executed at EL1.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="1">
                Bits [23:22]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="0">
                Bit [21]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="1">
                Bit [20]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="WXN">WXN, bit [19]
              </h4>
              <p>Write permission implies XN (Execute-never). For the EL1&amp;0 translation regime, this bit can force all memory regions that are writable to be treated as XN. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>WXN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control has no effect on memory access permissions.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Any region that is writable in the EL1&amp;0 translation regime is forced to XN for accesses from software executing at EL1 or EL0.</p>
                </td></tr></table>
              <p>The WXN bit is permitted to be cached in a TLB.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="nTWE">nTWE, bit [18]
              </h4>
              <p>Traps EL0 execution of WFE instructions to EL1, from both Execution states.</p>
            <table class="valuetable"><tr><th>nTWE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Any attempt to execute a WFE instruction at EL0 is trapped to EL1, if the instruction would otherwise have caused the PE to enter a low-power state.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr></table>
              <p>In AArch32 state, the attempted execution of a conditional WFE instruction is only trapped if the instruction passes its condition code check.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bit [17]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="nTWI">nTWI, bit [16]
              </h4>
              <p>Traps EL0 execution of WFI instructions to EL1, from both Execution states.</p>
            <table class="valuetable"><tr><th>nTWI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Any attempt to execute a WFI instruction at EL0 is trapped EL1, if the instruction would otherwise have caused the PE to enter a low-power state.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr></table>
              <p>In AArch32 state, the attempted execution of a conditional WFI instruction is only trapped if the instruction passes its condition code check.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken.</p>
              </div>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="UCT">UCT, bit [15]
              </h4>
              <p>Traps EL0 accesses to the <a href="AArch64-ctr_el0.html">CTR_EL0</a> to EL1, from AArch64 state only.</p>
            <table class="valuetable"><tr><th>UCT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Accesses to the <a href="AArch64-ctr_el0.html">CTR_EL0</a> from EL0 using AArch64 are trapped to EL1.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="DZE">DZE, bit [14]
              </h4>
              <p>Traps EL0 execution of <a href="AArch64-dc-zva.html">DC ZVA</a> instructions to EL1, from AArch64 state only.</p>
            <table class="valuetable"><tr><th>DZE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Any attempt to execute a <a href="AArch64-dc-zva.html">DC ZVA</a> instruction at EL0 using AArch64 is trapped to EL1. Reading <a href="AArch64-dczid_el0.html">DCZID_EL0</a>.DZP from EL0 returns 1, indicating that <a href="AArch64-dc-zva.html">DC ZVA</a> instructions are not supported.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bit [13]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="I">I, bit [12]
              </h4>
              <p>Instruction access Cacheability control, for accesses at EL0 and EL1:</p>
            <table class="valuetable"><tr><th>I</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>All instruction access to Normal memory from EL0 and EL1 are Non-cacheable for all levels of instruction and unified cache.</p>
                
                  <p>If the value of SCTLR_EL1.M is 0, instruction accesses from stage 1 of the EL1&amp;0 translation regime are to Normal, Outer Shareable, Inner Non-cacheable, Outer Non-cacheable memory.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control has no effect on the Cacheability of instruction access to Normal memory from EL0 and EL1.</p>
                
                  <p>If the value of SCTLR_EL1.M is 0, instruction accesses from stage 1 of the EL1&amp;0 translation regime are to Normal, Outer Shareable, Inner Write-Through, Outer Write-Through memory.</p>
                </td></tr></table>
              <p>When the value of the <a href="AArch64-hcr_el2.html">HCR_EL2</a>.DC bit is 1, then instruction access to Normal memory from EL0 and EL1 are Cacheable regardless of the value of the SCTLR_EL1.I bit.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="1">
                Bit [11]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="0">
                Bit [10]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="UMA">UMA, bit [9]
              </h4>
              <p>User Mask Access. Traps EL0 execution of MSR and MRS instructions that access the PSTATE.{D, A, I, F} masks to EL1, from AArch64 state only.</p>
            <table class="valuetable"><tr><th>UMA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Any attempt at EL0 using AArch64 to execute an MRS, MSR(register), or MSR(immediate) instruction that accesses the <a href="AArch64-daif.html">DAIF</a> is trapped to EL1.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="SED">SED, bit [8]
              </h4>
              <p>SETEND instruction disable. Disables SETEND instructions at EL0 using AArch32.</p>
            <table class="valuetable"><tr><th>SED</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>SETEND instruction execution is enabled at EL0 using AArch32.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>SETEND instructions are <span class="arm-defined-word">UNDEFINED</span> at EL0 using AArch32.</p>
                </td></tr></table>
              <p>If the implementation does not support mixed-endian operation at any Exception level, this bit is <span class="arm-defined-word">RES1</span>.</p>
            
              <p>If EL0 cannot use AArch32, this bit is <span class="arm-defined-word">RES1</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="ITD">ITD, bit [7]
              </h4>
              <p>IT Disable. Disables some uses of IT instructions at EL0 using AArch32.</p>
            <table class="valuetable"><tr><th>ITD</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>All IT instruction functionality is enabled at EL0 using AArch32.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Any attempt at EL0 using AArch32 to execute any of the following is <span class="arm-defined-word">UNDEFINED</span>:</p>
                
                  <ul>
                    <li>
                      All encodings of the IT instruction with hw1[3:0]!=1000.
                    </li>
                    <li>
                      All encodings of the subsequent instruction with the following values for hw1:<dl><dt><span class="binarynumber">11xxxxxxxxxxxxxx</span></dt><dd>All 32-bit instructions, and the 16-bit instructions B, UDF, SVC, LDM, and STM.</dd><dt><span class="binarynumber">1011xxxxxxxxxxxx</span></dt><dd>All instructions in <span class="xref">'Miscellaneous 16-bit instructions' in the ARMv8 ARM, section F3.2.5</span>.</dd><dt><span class="binarynumber">10100xxxxxxxxxxx</span></dt><dd>ADD Rd, PC, #imm </dd><dt><span class="binarynumber">01001xxxxxxxxxxx</span></dt><dd>LDR Rd, [PC, #imm]</dd><dt><span class="binarynumber">0100x1xxx1111xxx</span></dt><dd>ADD Rdn, PC; CMP Rn, PC; MOV Rd, PC; BX PC; BLX PC.</dd><dt><span class="binarynumber">010001xx1xxxx111</span></dt><dd>ADD PC, Rm; CMP PC, Rm; MOV PC, Rm. This pattern also covers <span class="arm-defined-word">UNPREDICTABLE</span> cases with BLX Rn.</dd></dl>
                    </li>
                  </ul>
                
                  <p>These instructions are always <span class="arm-defined-word">UNDEFINED</span>, regardless of whether they would pass or fail the condition code check that applies to them as a result of being in an IT block.</p>
                
                  <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the IT instruction is treated as:</p>
                
                  <ul>
                    <li>
                      A 16-bit instruction, that can only be followed by another 16-bit instruction.
                    </li>
                    <li>
                      The first half of a 32-bit instruction.
                    </li>
                  </ul>
                
                  <p>This means that, for the situations that are <span class="arm-defined-word">UNDEFINED</span>, either the second 16-bit instruction or the 32-bit instruction is <span class="arm-defined-word">UNDEFINED</span>.</p>
                
                  <p>An implementation might vary dynamically as to whether IT is treated as a 16-bit instruction or the first half of a 32-bit instruction.</p>
                </td></tr></table>
              <p>If an instruction in an active IT block that would be disabled by this field sets this field to 1 then behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>. For more information see <span class="xref">'Changes to an ITD control by an instruction in an IT block' in the ARMv8 ARM, section E1.2.4</span></p>
            
              <p>If EL0 cannot use AArch32, this bit is <span class="arm-defined-word">RES1</span>.</p>
            
              <p>ITD is optional, but if it is implemented in the <a href="AArch32-sctlr.html">SCTLR</a> then it must also be implemented in the SCTLR_EL1. If it is not implemented then this bit is RAZ/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bit [6]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="CP15BEN">CP15BEN, bit [5]
              </h4>
              <p>System instruction memory barrier enable. Enables accesses to the DMB, DSB, and ISB System instructions in the (coproc==<span class="binarynumber">1111</span>) encoding space from EL0:</p>
            <table class="valuetable"><tr><th>CP15BEN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>EL0 using AArch32: EL0 execution of the <a href="AArch32-cp15dmb.html">CP15DMB</a>, <a href="AArch32-cp15dsb.html">CP15DSB</a>, and <a href="AArch32-cp15isb.html">CP15ISB</a> instructions is <span class="arm-defined-word">UNDEFINED</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>EL0 using AArch32: EL0 execution of the <a href="AArch32-cp15dmb.html">CP15DMB</a>, <a href="AArch32-cp15dsb.html">CP15DSB</a>, and <a href="AArch32-cp15isb.html">CP15ISB</a> instructions is enabled.</p>
                </td></tr></table>
              <p>If EL0 cannot use AArch32, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>CP15BEN is optional, but if it is implemented in the <a href="AArch32-sctlr.html">SCTLR</a> then it must also be implemented in the SCTLR_EL1. If it is not implemented then this bit is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="SA0">SA0, bit [4]
              </h4>
              <p>SP Alignment check enable for EL0. When set to 1, if a load or store instruction executed at EL0 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see <span class="xref">'SP alignment checking' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="SA">SA, bit [3]
              </h4>
              <p>SP Alignment check enable. When set to 1, if a load or store instruction executed at EL1 uses the SP as the base address and the SP is not aligned to a 16-byte boundary, then a SP alignment fault exception is generated. For more information, see <span class="xref">'SP alignment checking' in the ARMv8 ARM, section D1 (The AArch64 System Level Programmers' Model)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="C">C, bit [2]
              </h4>
              <p>Cacheability control, for data accesses.</p>
            <table class="valuetable"><tr><th>C</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>All data access to Normal memory from EL0 and EL1, and all Normal memory accesses to the EL1&amp;0 stage 1 translation tables, are Non-cacheable for all levels of data and unified cache.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This control has no effect on the Cacheability of:</p>
                
                  <ul>
                    <li>
                      Data access to Normal memory from EL0 and EL1.
                    </li>
                    <li>
                      Normal memory accesses to the EL1&amp;0 stage 1 translation tables.
                    </li>
                  </ul>
                </td></tr></table>
              <p>When the value of the <a href="AArch64-hcr_el2.html">HCR_EL2</a>.DC bit is 1, the PE ignores SCLTR.C. This means that Non-secure EL0 and Non-secure EL1 data accesses to Normal memory are Cacheable.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="A">A, bit [1]
              </h4>
              <p>Alignment check enable. This is the enable bit for Alignment fault checking at EL1 and EL0:</p>
            <table class="valuetable"><tr><th>A</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Alignment fault checking disabled when executing at EL1 or EL0.</p>
                
                  <p>Instructions that load or store one or more registers, other than load/store exclusive and load-acquire/store-release, do not check that the address being accessed is aligned to the size of the data element(s) being accessed.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Alignment fault checking enabled when executing at EL1 or EL0.</p>
                
                  <p>All instructions that load or store one or more registers have an alignment check that the address being accessed is aligned to the size of the data element(s) being accessed. If this check fails it causes an Alignment fault, which is taken as a Data Abort exception.</p>
                </td></tr></table>
              <p>Load/store exclusive and load-acquire/store-release instructions have an alignment check regardless of the value of the A bit.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="M">M, bit [0]
              </h4>
              <p>MMU enable for EL1 and EL0 stage 1 address translation. Possible values of this bit are:</p>
            <table class="valuetable"><tr><th>M</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>EL1 and EL0 stage 1 address translation disabled.</p>
                
                  <p>See the SCTLR_EL1.I field for the behavior of instruction accesses to Normal memory.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>EL1 and EL0 stage 1 address translation enabled.</p>
                </td></tr></table>
              <p>If the value of <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{DC, TGE} is not {0, 0} then in Non-secure state the PE behaves as if the value of the SCTLR_EL1.M field is 0 for all purposes other than returning the value of a direct read of the field.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the SCTLR_EL1</h2><p>To access the SCTLR_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, SCTLR_EL1 ; Read SCTLR_EL1 into Xt</p><p class="asm-code">MSR SCTLR_EL1, &lt;Xt&gt; ; Write Xt to SCTLR_EL1</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>000</td><td>0001</td><td>0000</td><td>000</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
