// Seed: 1616983819
module module_0 (
    input wire id_0
);
endmodule
module module_1 (
    inout tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4
);
  tri0 id_6;
  wire id_7, id_8;
  wire id_9;
  assign id_6 = 1'b0;
  module_0(
      id_3
  );
  wire id_10;
endmodule
module module_2 (
    output uwire id_0,
    input  tri1  id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  tri   id_4,
    output uwire id_5
);
  wire id_7;
  module_0(
      id_3
  );
endmodule
