// Seed: 81070268
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input tri1 id_2
);
  logic [7:0] id_4;
  wire id_5;
  assign id_0 = 1 == id_1 ? id_1 == (-1) : id_5;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input tri0 id_6
    , id_25,
    input supply1 id_7,
    input wand id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    output tri0 id_13,
    input supply0 id_14,
    output tri1 id_15,
    output tri0 id_16,
    output wor id_17,
    output tri1 id_18,
    output uwire id_19,
    input uwire id_20,
    output tri id_21,
    input wand id_22,
    input wire id_23
);
  assign id_18 = -1;
  assign id_10 = id_25;
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4
  );
  wire id_27;
  ;
endmodule
