NDContentPage.OnToolTipsLoaded({236:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype236\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_single_walk_seq</div></div></div><div class=\"TTSummary\">Runs the walking-ones algorithm on the memory given by the mem property, which must be assigned prior to starting this sequence.</div></div>",238:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype238\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_mem mem</div></div><div class=\"TTSummary\">The memory to test; must be assigned prior to starting sequence.</div></div>",469:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype469\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_sequence<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> BASE=uvm_sequence #(uvm_reg_item))</span></div></div></div><div class=\"TTSummary\">This class provides base functionality for both user-defined RegModel test sequences and &quot;register translation sequences&quot;.</div></div>",851:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype851\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem</div></div></div><div class=\"TTSummary\">Memory abstraction base class</div></div>"});