#include "stm32f3xx.h"                  // Device header

uint16_t stan=0;
uint32_t last;
int main(){
	
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN | RCC_APB1ENR_TIM7EN;
	RCC->AHBENR |= RCC_AHBENR_GPIOEEN | RCC_AHBENR_GPIOAEN;
	
	
	GPIOE->MODER |= GPIO_MODER_MODER9_1;
	GPIOA->MODER |= GPIO_MODER_MODER0_1 |  GPIO_MODER_MODER1_1;
	GPIOA->AFR[0] |= 0X00000011;
	GPIOE->AFR[1] |= 0X00000020;
	
	TIM1->CCMR1 =  TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1; 
	TIM1->CCER = TIM_CCER_CC1E;
	TIM1->BDTR = TIM_BDTR_MOE;
	TIM1->PSC = 79;
	TIM1->ARR = 999;
	TIM1->CR1 = TIM_CR1_ARPE | TIM_CR1_CEN;
	
	//TIM2->CR1 |= TIM_CR1_UIFREMAP;
	TIM2->SMCR = TIM_SMCR_SMS_0;
	TIM2->CCMR1 = TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0 | TIM_CCMR1_IC1F_0 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_2;
	TIM2->CCMR1 |= TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC2F_0 | TIM_CCMR1_IC2F_1 | TIM_CCMR1_IC2F_2 | TIM_CCMR1_IC2F_3;
	
	//TIM2->DIER |= TIM_DIER_UIE;
	
	TIM7->PSC = 7999;
	TIM7->ARR =499;
	TIM7->DIER = TIM_DIER_UIE;
	//TIM7->CR1 = TIM_CR1_CEN;

	NVIC_EnableIRQ(TIM7_IRQn);


while(1){
	
	switch(stan){
		case 0: TIM2->CR1= TIM_CR1_CEN | TIM_CR1_ARPE;
						TIM7->CR1= TIM_CR1_CEN | TIM_CR1_ARPE;
						TIM1->CCR1=500;
						TIM2->CNT=30;
						last=0;
						stan=1;
						break;
		case 1: TIM1->CCR1=500;
						break;
		
		case 2: last=TIM2->CNT;
						stan=1;
						break;
		case 3: TIM1->CCR1=0;
						break;
	}	
	
	
}
}


void TIM7_IRQHandler(){
if(TIM7->SR & TIM_SR_UIF){
	TIM7->SR &= ~TIM_SR_UIF;

	if(last != TIM2->CNT) stan =2;
	else stan=3;
}

}
