
$system shift_register 
	$in 
		$pipe in_data 32 
        $out 
		$pipe out_data 32

{
        $pipe tmp 32

	$thread   REPEATER
		$in     rack wack: $unsigned<1>
		$out    rreq wreq : $unsigned<1>
		$in     rdata : $unsigned<32>
		$out    wdata : $unsigned<32>
		$signal data_reg : $array [2] $of $unsigned<32>
		$signal counter: $unsigned<2>
		$constant One_1: $unsigned<1> := ($unsigned<1>) _b1
		$constant Z1: $unsigned<1> := ($unsigned<1>) _b0

		$group $in  $pipe READP  (rreq rdata rack)
		$group $out $pipe WRITEP (wreq wdata wack)

		$default 
			rreq := Z1
			wreq := Z1
			counter := counter

		<init>  {
				data_reg[($unsigned<2>) 0] := ($unsigned<32>) 0 
				data_reg[($unsigned<1>) 1] := ($unsigned<32>) 0
				counter     := ($unsigned<2>)  0
			}
		<reset>  {
			$now rreq := One_1
			$if (rack == One_1)
			{
				// note: wdata must be updated before emitting wreq.
				$now wdata := rdata
				$now wreq := One_1
				$if (wack == One_1) 
				{
					$goto reset
				}
				$else
				{
				    $goto wait_state	
				    data_reg[counter] := rdata
				    counter := (counter + ($unsigned<2>) 1)
				}
			}
			$else {
				$goto reset
			}
		}
		<wait_state>  {
				$now wdata := data_reg[counter]
				$now wreq := One_1
				$if(wack == One_1)
				{
					$goto reset
				}
				$else
				{
					$goto wait_state
				}
		}

	
	$string stage_0:REPEATER
		READP => in_data
		WRITEP => tmp

	$string stage_1:REPEATER
		READP => tmp
		WRITEP => out_data
}
