;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	CMP @100, @23
	DJN -1, @-20
	SUB #12, @20
	SUB @12, @10
	CMP @100, @23
	SUB -1, <-20
	ADD 121, 100
	SUB #12, @20
	SUB #12, @20
	DAT #10, #-2
	SUB #12, @20
	SUB #12, @20
	SUB @121, 103
	SUB @121, 103
	CMP #12, @20
	SUB @10, -20
	SLT 121, 200
	SUB #12, @20
	CMP #12, @20
	SUB <-1, <-20
	CMP #12, @20
	ADD 100, @200
	SUB -207, <-120
	CMP -1, <-20
	SUB @-127, 100
	SUB @121, 170
	SLT 280, 30
	CMP @-127, 100
	CMP @100, @23
	CMP -207, <-120
	DAT #121, #170
	DAT #121, #103
	CMP 1, <-1
	CMP -207, <-120
	DAT <30, #2
	SPL @300, 90
	SUB -7, <-120
	DAT #-127, #100
	SPL 0, <402
	SPL 0, <402
	ADD 240, 60
	DAT #-927, #700
	JMN <-927, 700
	SUB #72, @201
	MOV -4, <-20
