

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Mon Jun 19 16:49:58 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      14|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      14|      48|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |j_2_fu_172_p2        |         +|   0|  0|  12|           4|           1|
    |icmp_ln16_fu_166_p2  |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  21|           8|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1  |   9|          2|    4|          8|
    |j_fu_60               |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    9|         18|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  1|   0|    1|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |j_fu_60            |  4|   0|    4|          0|
    |p_Result_10_fu_88  |  1|   0|    1|          0|
    |p_Result_11_fu_92  |  1|   0|    1|          0|
    |p_Result_4_fu_64   |  1|   0|    1|          0|
    |p_Result_5_fu_68   |  1|   0|    1|          0|
    |p_Result_6_fu_72   |  1|   0|    1|          0|
    |p_Result_7_fu_76   |  1|   0|    1|          0|
    |p_Result_8_fu_80   |  1|   0|    1|          0|
    |p_Result_9_fu_84   |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 14|   0|   14|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_16_1|  return value|
|d_V                              |   in|    8|     ap_none|                              d_V|        scalar|
|bit_select_i_i_i1922_out         |  out|    1|      ap_vld|         bit_select_i_i_i1922_out|       pointer|
|bit_select_i_i_i1922_out_ap_vld  |  out|    1|      ap_vld|         bit_select_i_i_i1922_out|       pointer|
|bit_select_i_i_i1919_out         |  out|    1|      ap_vld|         bit_select_i_i_i1919_out|       pointer|
|bit_select_i_i_i1919_out_ap_vld  |  out|    1|      ap_vld|         bit_select_i_i_i1919_out|       pointer|
|bit_select_i_i_i1916_out         |  out|    1|      ap_vld|         bit_select_i_i_i1916_out|       pointer|
|bit_select_i_i_i1916_out_ap_vld  |  out|    1|      ap_vld|         bit_select_i_i_i1916_out|       pointer|
|bit_select_i_i_i1913_out         |  out|    1|      ap_vld|         bit_select_i_i_i1913_out|       pointer|
|bit_select_i_i_i1913_out_ap_vld  |  out|    1|      ap_vld|         bit_select_i_i_i1913_out|       pointer|
|bit_select_i_i_i1910_out         |  out|    1|      ap_vld|         bit_select_i_i_i1910_out|       pointer|
|bit_select_i_i_i1910_out_ap_vld  |  out|    1|      ap_vld|         bit_select_i_i_i1910_out|       pointer|
|bit_select_i_i_i1907_out         |  out|    1|      ap_vld|         bit_select_i_i_i1907_out|       pointer|
|bit_select_i_i_i1907_out_ap_vld  |  out|    1|      ap_vld|         bit_select_i_i_i1907_out|       pointer|
|bit_select_i_i_i1904_out         |  out|    1|      ap_vld|         bit_select_i_i_i1904_out|       pointer|
|bit_select_i_i_i1904_out_ap_vld  |  out|    1|      ap_vld|         bit_select_i_i_i1904_out|       pointer|
|bit_select_i_i_i1901_out         |  out|    1|      ap_vld|         bit_select_i_i_i1901_out|       pointer|
|bit_select_i_i_i1901_out_ap_vld  |  out|    1|      ap_vld|         bit_select_i_i_i1901_out|       pointer|
+---------------------------------+-----+-----+------------+---------------------------------+--------------+

