{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652936512652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652936512653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:01:52 2022 " "Processing started: Thu May 19 15:01:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652936512653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936512653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936512653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652936513086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652936513086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_port1_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file ram_port1_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936519999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_port1_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file ram_port1_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller_TB " "Found entity 1: seven_seg_controller_TB" {  } { { "seven_seg_controller_TB.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "seven_seg_controller.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg " "Found entity 1: binary_to_7Seg" {  } { { "binary_to_7Seg.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_tb " "Found entity 1: program_counter_tb" {  } { { "program_counter_tb.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter.v(9) " "Verilog HDL information at program_counter.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652936520012 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter.v(17) " "Verilog HDL information at program_counter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652936520012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_TB " "Found entity 1: xor_TB" {  } { { "xor_TB.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/xor_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_xor " "Found entity 1: sixteen_bit_xor" {  } { { "sixteen_bit_xor.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbit_fa.v 2 2 " "Found 2 design units, including 2 entities, in source file sixteenbit_fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "sixteenBit_FA.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520018 ""} { "Info" "ISGN_ENTITY_NAME" "2 sixteenBit_FA " "Found entity 2: sixteenBit_FA" {  } { { "sixteenBit_FA.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520024 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buff.v(10) " "Verilog HDL warning at buff.v(10): extended using \"x\" or \"z\"" {  } { { "buff.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652936520025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff.v 1 1 " "Found 1 design units, including 1 entities, in source file buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 buff " "Found entity 1: buff" {  } { { "buff.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_reg " "Found entity 1: sixteen_bit_reg" {  } { { "sixteen_bit_reg.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "next_state.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg " "Found entity 1: four_bit_reg" {  } { { "four_bit_reg.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/four_bit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_output.v 1 1 " "Found 1 design units, including 1 entities, in source file control_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_output " "Found entity 1: control_output" {  } { { "control_output.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_reg_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_reg_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_reg_sig " "Found entity 1: binary_to_reg_sig" {  } { { "binary_to_reg_sig.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_reg_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_TB " "Found entity 1: control_unit_TB" {  } { { "control_unit_TB.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_port1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_port1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Port1 " "Found entity 1: RAM_Port1" {  } { { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_TB " "Found entity 1: datapath_TB" {  } { { "datapath_TB.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_instatiate.v 1 1 " "Found 1 design units, including 1 entities, in source file board_instatiate.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_instatiate " "Found entity 1: board_instatiate" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ramm_addr_sel control_unit.v(28) " "Verilog HDL Implicit Net warning at control_unit.v(28): created implicit net for \"ramm_addr_sel\"" {  } { { "control_unit.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "board_instatiate " "Elaborating entity \"board_instatiate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652936520098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "board_instatiate.v" "dp" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_reg datapath:dp\|sixteen_bit_reg:instruction_register " "Elaborating entity \"sixteen_bit_reg\" for hierarchy \"datapath:dp\|sixteen_bit_reg:instruction_register\"" {  } { { "datapath.v" "instruction_register" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter datapath:dp\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"datapath:dp\|program_counter:pc\"" {  } { { "datapath.v" "pc" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buff datapath:dp\|buff:pc_out_buff " "Elaborating entity \"buff\" for hierarchy \"datapath:dp\|buff:pc_out_buff\"" {  } { { "datapath.v" "pc_out_buff" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Port1 datapath:dp\|RAM_Port1:ram " "Elaborating entity \"RAM_Port1\" for hierarchy \"datapath:dp\|RAM_Port1:ram\"" {  } { { "datapath.v" "ram" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM_Port1.v" "altsyncram_component" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_init.mif " "Parameter \"init_file\" = \"memory_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""}  } { { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652936520162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5p1 " "Found entity 1: altsyncram_b5p1" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5p1 datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated " "Elaborating entity \"altsyncram_b5p1\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_b5p1.tdf" "decode3" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_b5p1.tdf" "rden_decode" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_b5p1.tdf" "mux2" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit datapath:dp\|control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\"" {  } { { "datapath.v" "control_unit_inst" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520356 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ram_addr_sel control_unit.v(13) " "Output port \"ram_addr_sel\" at control_unit.v(13) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652936520356 "|datapath|control_unit:control_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_reg datapath:dp\|control_unit:control_unit_inst\|four_bit_reg:state_reg " "Elaborating entity \"four_bit_reg\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\|four_bit_reg:state_reg\"" {  } { { "control_unit.v" "state_reg" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state datapath:dp\|control_unit:control_unit_inst\|next_state:inst_next_state " "Elaborating entity \"next_state\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\|next_state:inst_next_state\"" {  } { { "control_unit.v" "inst_next_state" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_output datapath:dp\|control_unit:control_unit_inst\|control_output:get_outputs " "Elaborating entity \"control_output\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\|control_output:get_outputs\"" {  } { { "control_unit.v" "get_outputs" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_reg_sig datapath:dp\|control_unit:control_unit_inst\|control_output:get_outputs\|binary_to_reg_sig:get_rx_in " "Elaborating entity \"binary_to_reg_sig\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\|control_output:get_outputs\|binary_to_reg_sig:get_rx_in\"" {  } { { "control_output.v" "get_rx_in" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu_inst\"" {  } { { "datapath.v" "alu_inst" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBit_FA datapath:dp\|alu:alu_inst\|sixteenBit_FA:adder_circuit " "Elaborating entity \"sixteenBit_FA\" for hierarchy \"datapath:dp\|alu:alu_inst\|sixteenBit_FA:adder_circuit\"" {  } { { "alu.v" "adder_circuit" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA datapath:dp\|alu:alu_inst\|sixteenBit_FA:adder_circuit\|FA:fa1 " "Elaborating entity \"FA\" for hierarchy \"datapath:dp\|alu:alu_inst\|sixteenBit_FA:adder_circuit\|FA:fa1\"" {  } { { "sixteenBit_FA.v" "fa1" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_xor datapath:dp\|alu:alu_inst\|sixteen_bit_xor:xor_circuit " "Elaborating entity \"sixteen_bit_xor\" for hierarchy \"datapath:dp\|alu:alu_inst\|sixteen_bit_xor:xor_circuit\"" {  } { { "alu.v" "xor_circuit" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller datapath:dp\|seven_seg_controller:display_driver " "Elaborating entity \"seven_seg_controller\" for hierarchy \"datapath:dp\|seven_seg_controller:display_driver\"" {  } { { "datapath.v" "display_driver" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520372 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 seven_seg_controller.v(22) " "Verilog HDL Always Construct warning at seven_seg_controller.v(22): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seven_seg_controller.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652936520373 "|datapath|seven_seg_controller:display_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_7Seg datapath:dp\|seven_seg_controller:display_driver\|binary_to_7Seg:bin2seg_inst0 " "Elaborating entity \"binary_to_7Seg\" for hierarchy \"datapath:dp\|seven_seg_controller:display_driver\|binary_to_7Seg:bin2seg_inst0\"" {  } { { "seven_seg_controller.v" "bin2seg_inst0" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520374 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a0 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a1 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a2 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a3 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a4 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a5 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a6 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a7 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a8 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a9 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a10 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a11 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a12 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a13 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a14 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a15 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a16 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a17 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a18 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a19 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a20 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a21 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a22 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a23 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a24 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a25 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a26 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a27 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a28 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a29 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a30 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a31 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a32 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a33 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a34 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a35 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a36 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a37 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a38 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a39 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a40 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a41 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a42 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a43 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a44 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a45 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a46 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a47 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a48 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a49 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a50 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a51 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a52 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a53 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a54 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a55 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a56 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a57 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a58 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a59 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a60 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a61 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a62 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a63 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a64 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a65 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a66 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a67 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a68 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a69 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a70 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a71 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a72 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a73 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a74 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a75 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a76 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a77 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a78 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a79 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a80 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a81 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a82 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a83 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a84 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a85 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a86 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a87 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a88 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a89 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a90 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a91 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a92 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a93 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a94 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a95 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a96 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a97 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a98 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a99 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a100 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a101 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a102 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a103 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a104 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a105 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a106 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a107 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a108 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a109 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a110 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a111 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a112 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a113 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a114 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a115 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a116 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a117 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a118 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a119 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a120 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a121 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a122 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a123 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a124 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a125 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a126 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 3071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a127 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 3095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652936520501 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652936520501 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652936520747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "183 " "183 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652936520769 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 24 " "Ignored 24 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1652936520776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.map.smsg " "Generated suppressed messages file C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652936520925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520925 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[0\] " "No output dependent on input pin \"HEX0\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[1\] " "No output dependent on input pin \"HEX0\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[2\] " "No output dependent on input pin \"HEX0\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[3\] " "No output dependent on input pin \"HEX0\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[4\] " "No output dependent on input pin \"HEX0\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[5\] " "No output dependent on input pin \"HEX0\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[6\] " "No output dependent on input pin \"HEX0\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[0\] " "No output dependent on input pin \"HEX1\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[1\] " "No output dependent on input pin \"HEX1\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[2\] " "No output dependent on input pin \"HEX1\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[3\] " "No output dependent on input pin \"HEX1\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[4\] " "No output dependent on input pin \"HEX1\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[5\] " "No output dependent on input pin \"HEX1\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[6\] " "No output dependent on input pin \"HEX1\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[0\] " "No output dependent on input pin \"HEX2\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[1\] " "No output dependent on input pin \"HEX2\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[2\] " "No output dependent on input pin \"HEX2\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[3\] " "No output dependent on input pin \"HEX2\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[4\] " "No output dependent on input pin \"HEX2\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[5\] " "No output dependent on input pin \"HEX2\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[6\] " "No output dependent on input pin \"HEX2\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[0\] " "No output dependent on input pin \"HEX3\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[1\] " "No output dependent on input pin \"HEX3\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[2\] " "No output dependent on input pin \"HEX3\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[3\] " "No output dependent on input pin \"HEX3\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[4\] " "No output dependent on input pin \"HEX3\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[5\] " "No output dependent on input pin \"HEX3\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[6\] " "No output dependent on input pin \"HEX3\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652936520973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652936520974 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652936520974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652936520974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936521004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:01 2022 " "Processing ended: Thu May 19 15:02:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936521004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936521004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936521004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936521004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652936522285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652936522286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:02:01 2022 " "Processing started: Thu May 19 15:02:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652936522286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652936522286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652936522286 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652936522406 ""}
{ "Info" "0" "" "Project  = simple_processor" {  } {  } 0 0 "Project  = simple_processor" 0 0 "Fitter" 0 0 1652936522406 ""}
{ "Info" "0" "" "Revision = simple_processor" {  } {  } 0 0 "Revision = simple_processor" 0 0 "Fitter" 0 0 1652936522406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652936522528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652936522529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_processor 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"simple_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652936522536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652936522581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652936522581 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652936522935 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652936522962 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652936523056 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652936533724 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936533760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652936533763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652936533763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652936533764 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652936533764 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1652936533796 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936533804 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_processor.sdc " "Synopsys Design Constraints File file not found: 'simple_processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652936538874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652936538874 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1652936538874 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1652936538875 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652936538875 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1652936538875 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652936538876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652936538878 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652936538964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936539853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652936540761 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652936540881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936540881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652936541421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652936544561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652936544561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652936544735 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652936544735 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652936544735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936544739 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652936545782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652936545816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652936546070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652936546071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652936546291 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936547287 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652936547495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.fit.smsg " "Generated suppressed messages file C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652936547567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 222 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 222 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6700 " "Peak virtual memory: 6700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936547949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:27 2022 " "Processing ended: Thu May 19 15:02:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936547949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936547949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936547949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652936547949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652936549014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652936549014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:02:28 2022 " "Processing started: Thu May 19 15:02:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652936549014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652936549014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652936549014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652936549744 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652936554133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936554517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:34 2022 " "Processing ended: Thu May 19 15:02:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936554517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936554517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936554517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652936554517 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652936555180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652936555824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652936555825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:02:35 2022 " "Processing started: Thu May 19 15:02:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652936555825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652936555825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_processor -c simple_processor " "Command: quartus_sta simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652936555825 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652936555947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 24 " "Ignored 24 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1652936556375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652936556515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652936556515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936556558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936556558 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_processor.sdc " "Synopsys Design Constraints File file not found: 'simple_processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652936557045 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936557045 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652936557045 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652936557046 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652936557046 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652936557046 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652936557046 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1652936557053 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652936557055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557078 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652936557081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652936557107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652936557576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936557609 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652936557609 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652936557609 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652936557609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557626 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652936557630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652936557765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652936558134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936558167 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652936558167 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652936558167 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652936558168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558181 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652936558184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936558310 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652936558310 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652936558310 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652936558310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558325 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652936558760 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652936558760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5137 " "Peak virtual memory: 5137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936558793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:38 2022 " "Processing ended: Thu May 19 15:02:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936558793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936558793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936558793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652936558793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652936559832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652936559833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:02:39 2022 " "Processing started: Thu May 19 15:02:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652936559833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652936559833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652936559833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652936560682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_processor.vo C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/simulation/modelsim/ simulation " "Generated file simple_processor.vo in folder \"C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652936560698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936560736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:40 2022 " "Processing ended: Thu May 19 15:02:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936560736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936560736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936560736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652936560736 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 459 s " "Quartus Prime Full Compilation was successful. 0 errors, 459 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652936561366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652936512652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652936512653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:01:52 2022 " "Processing started: Thu May 19 15:01:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652936512653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936512653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936512653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652936513086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652936513086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_port1_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file ram_port1_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936519999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_port1_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file ram_port1_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller_TB " "Found entity 1: seven_seg_controller_TB" {  } { { "seven_seg_controller_TB.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "seven_seg_controller.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7Seg " "Found entity 1: binary_to_7Seg" {  } { { "binary_to_7Seg.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_tb " "Found entity 1: program_counter_tb" {  } { { "program_counter_tb.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520011 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter.v(9) " "Verilog HDL information at program_counter.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652936520012 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter.v(17) " "Verilog HDL information at program_counter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652936520012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_TB " "Found entity 1: xor_TB" {  } { { "xor_TB.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/xor_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_xor " "Found entity 1: sixteen_bit_xor" {  } { { "sixteen_bit_xor.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbit_fa.v 2 2 " "Found 2 design units, including 2 entities, in source file sixteenbit_fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "sixteenBit_FA.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520018 ""} { "Info" "ISGN_ENTITY_NAME" "2 sixteenBit_FA " "Found entity 2: sixteenBit_FA" {  } { { "sixteenBit_FA.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520024 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buff.v(10) " "Verilog HDL warning at buff.v(10): extended using \"x\" or \"z\"" {  } { { "buff.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652936520025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff.v 1 1 " "Found 1 design units, including 1 entities, in source file buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 buff " "Found entity 1: buff" {  } { { "buff.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_reg " "Found entity 1: sixteen_bit_reg" {  } { { "sixteen_bit_reg.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "next_state.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg " "Found entity 1: four_bit_reg" {  } { { "four_bit_reg.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/four_bit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_output.v 1 1 " "Found 1 design units, including 1 entities, in source file control_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_output " "Found entity 1: control_output" {  } { { "control_output.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_reg_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_reg_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_reg_sig " "Found entity 1: binary_to_reg_sig" {  } { { "binary_to_reg_sig.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_reg_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_TB " "Found entity 1: control_unit_TB" {  } { { "control_unit_TB.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_port1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_port1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Port1 " "Found entity 1: RAM_Port1" {  } { { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_TB " "Found entity 1: datapath_TB" {  } { { "datapath_TB.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_instatiate.v 1 1 " "Found 1 design units, including 1 entities, in source file board_instatiate.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_instatiate " "Found entity 1: board_instatiate" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ramm_addr_sel control_unit.v(28) " "Verilog HDL Implicit Net warning at control_unit.v(28): created implicit net for \"ramm_addr_sel\"" {  } { { "control_unit.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "board_instatiate " "Elaborating entity \"board_instatiate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652936520098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "board_instatiate.v" "dp" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_reg datapath:dp\|sixteen_bit_reg:instruction_register " "Elaborating entity \"sixteen_bit_reg\" for hierarchy \"datapath:dp\|sixteen_bit_reg:instruction_register\"" {  } { { "datapath.v" "instruction_register" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter datapath:dp\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"datapath:dp\|program_counter:pc\"" {  } { { "datapath.v" "pc" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buff datapath:dp\|buff:pc_out_buff " "Elaborating entity \"buff\" for hierarchy \"datapath:dp\|buff:pc_out_buff\"" {  } { { "datapath.v" "pc_out_buff" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Port1 datapath:dp\|RAM_Port1:ram " "Elaborating entity \"RAM_Port1\" for hierarchy \"datapath:dp\|RAM_Port1:ram\"" {  } { { "datapath.v" "ram" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM_Port1.v" "altsyncram_component" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_init.mif " "Parameter \"init_file\" = \"memory_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652936520162 ""}  } { { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652936520162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5p1 " "Found entity 1: altsyncram_b5p1" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5p1 datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated " "Elaborating entity \"altsyncram_b5p1\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_b5p1.tdf" "decode3" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_b5p1.tdf" "rden_decode" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652936520351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_b5p1.tdf" "mux2" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit datapath:dp\|control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\"" {  } { { "datapath.v" "control_unit_inst" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520356 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ram_addr_sel control_unit.v(13) " "Output port \"ram_addr_sel\" at control_unit.v(13) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652936520356 "|datapath|control_unit:control_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_reg datapath:dp\|control_unit:control_unit_inst\|four_bit_reg:state_reg " "Elaborating entity \"four_bit_reg\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\|four_bit_reg:state_reg\"" {  } { { "control_unit.v" "state_reg" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state datapath:dp\|control_unit:control_unit_inst\|next_state:inst_next_state " "Elaborating entity \"next_state\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\|next_state:inst_next_state\"" {  } { { "control_unit.v" "inst_next_state" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_output datapath:dp\|control_unit:control_unit_inst\|control_output:get_outputs " "Elaborating entity \"control_output\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\|control_output:get_outputs\"" {  } { { "control_unit.v" "get_outputs" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_reg_sig datapath:dp\|control_unit:control_unit_inst\|control_output:get_outputs\|binary_to_reg_sig:get_rx_in " "Elaborating entity \"binary_to_reg_sig\" for hierarchy \"datapath:dp\|control_unit:control_unit_inst\|control_output:get_outputs\|binary_to_reg_sig:get_rx_in\"" {  } { { "control_output.v" "get_rx_in" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu_inst\"" {  } { { "datapath.v" "alu_inst" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBit_FA datapath:dp\|alu:alu_inst\|sixteenBit_FA:adder_circuit " "Elaborating entity \"sixteenBit_FA\" for hierarchy \"datapath:dp\|alu:alu_inst\|sixteenBit_FA:adder_circuit\"" {  } { { "alu.v" "adder_circuit" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA datapath:dp\|alu:alu_inst\|sixteenBit_FA:adder_circuit\|FA:fa1 " "Elaborating entity \"FA\" for hierarchy \"datapath:dp\|alu:alu_inst\|sixteenBit_FA:adder_circuit\|FA:fa1\"" {  } { { "sixteenBit_FA.v" "fa1" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_xor datapath:dp\|alu:alu_inst\|sixteen_bit_xor:xor_circuit " "Elaborating entity \"sixteen_bit_xor\" for hierarchy \"datapath:dp\|alu:alu_inst\|sixteen_bit_xor:xor_circuit\"" {  } { { "alu.v" "xor_circuit" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller datapath:dp\|seven_seg_controller:display_driver " "Elaborating entity \"seven_seg_controller\" for hierarchy \"datapath:dp\|seven_seg_controller:display_driver\"" {  } { { "datapath.v" "display_driver" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520372 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 seven_seg_controller.v(22) " "Verilog HDL Always Construct warning at seven_seg_controller.v(22): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seven_seg_controller.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652936520373 "|datapath|seven_seg_controller:display_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_7Seg datapath:dp\|seven_seg_controller:display_driver\|binary_to_7Seg:bin2seg_inst0 " "Elaborating entity \"binary_to_7Seg\" for hierarchy \"datapath:dp\|seven_seg_controller:display_driver\|binary_to_7Seg:bin2seg_inst0\"" {  } { { "seven_seg_controller.v" "bin2seg_inst0" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520374 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a0 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a1 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a2 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a3 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a4 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a5 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a6 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a7 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a8 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a9 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a10 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a11 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a12 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a13 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a14 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a15 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a16 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a17 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a18 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a19 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a20 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a21 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a22 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a23 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a24 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a25 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a26 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a27 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a28 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a29 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a30 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a31 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a32 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a33 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a34 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a35 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a36 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a37 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a38 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a39 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a40 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a41 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a42 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a43 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a44 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a45 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a46 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a47 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a48 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a49 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a50 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a51 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a52 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a53 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a54 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a55 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a56 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a57 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a58 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a59 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a60 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a61 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a62 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a63 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a64 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a65 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a66 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a67 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a68 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a69 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a70 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a71 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1751 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a72 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a73 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a74 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a75 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a76 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1871 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a77 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a78 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a79 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a80 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1967 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a81 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a82 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a83 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a84 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a85 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a86 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a87 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a88 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a89 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a90 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2207 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a91 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a92 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a93 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a94 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a95 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a96 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a97 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a98 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a99 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a100 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a101 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a102 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a103 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a104 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a105 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a106 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a107 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a108 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a109 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a110 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a111 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a112 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a113 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a114 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a115 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a116 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a117 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a118 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a119 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a120 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a121 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a122 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a123 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 2999 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a124 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a125 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a126 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 3071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a127 " "Synthesized away node \"datapath:dp\|RAM_Port1:ram\|altsyncram:altsyncram_component\|altsyncram_b5p1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_b5p1.tdf" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/db/altsyncram_b5p1.tdf" 3095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM_Port1.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v" 86 0 0 } } { "datapath.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v" 50 0 0 } } { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 7 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520501 "|board_instatiate|datapath:dp|RAM_Port1:ram|altsyncram:altsyncram_component|altsyncram_b5p1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652936520501 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652936520501 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652936520747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "183 " "183 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652936520769 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 24 " "Ignored 24 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936520776 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1652936520776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.map.smsg " "Generated suppressed messages file C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936520824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652936520925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652936520925 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[0\] " "No output dependent on input pin \"HEX0\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[1\] " "No output dependent on input pin \"HEX0\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[2\] " "No output dependent on input pin \"HEX0\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[3\] " "No output dependent on input pin \"HEX0\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[4\] " "No output dependent on input pin \"HEX0\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[5\] " "No output dependent on input pin \"HEX0\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX0\[6\] " "No output dependent on input pin \"HEX0\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[0\] " "No output dependent on input pin \"HEX1\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[1\] " "No output dependent on input pin \"HEX1\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[2\] " "No output dependent on input pin \"HEX1\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[3\] " "No output dependent on input pin \"HEX1\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[4\] " "No output dependent on input pin \"HEX1\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[5\] " "No output dependent on input pin \"HEX1\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX1\[6\] " "No output dependent on input pin \"HEX1\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[0\] " "No output dependent on input pin \"HEX2\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[1\] " "No output dependent on input pin \"HEX2\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[2\] " "No output dependent on input pin \"HEX2\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[3\] " "No output dependent on input pin \"HEX2\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[4\] " "No output dependent on input pin \"HEX2\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[5\] " "No output dependent on input pin \"HEX2\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX2\[6\] " "No output dependent on input pin \"HEX2\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[0\] " "No output dependent on input pin \"HEX3\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[1\] " "No output dependent on input pin \"HEX3\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[2\] " "No output dependent on input pin \"HEX3\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[3\] " "No output dependent on input pin \"HEX3\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[4\] " "No output dependent on input pin \"HEX3\[4\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[5\] " "No output dependent on input pin \"HEX3\[5\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HEX3\[6\] " "No output dependent on input pin \"HEX3\[6\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|HEX3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "board_instatiate.v" "" { Text "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/board_instatiate.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652936520973 "|board_instatiate|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652936520973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652936520974 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652936520974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652936520974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936521004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:01 2022 " "Processing ended: Thu May 19 15:02:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936521004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936521004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936521004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652936521004 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652936522528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652936522529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_processor 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"simple_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652936522536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652936522581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652936522581 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652936522935 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652936522962 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652936523056 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652936533724 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936533760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652936533763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652936533763 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652936533764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652936533764 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652936533764 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1652936533796 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1652936533796 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936533804 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_processor.sdc " "Synopsys Design Constraints File file not found: 'simple_processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652936538874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652936538874 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1652936538874 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1652936538875 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652936538875 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1652936538875 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652936538876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652936538878 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652936538964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936539853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652936540761 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652936540881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936540881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652936541421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652936544561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652936544561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652936544735 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652936544735 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652936544735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936544739 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652936545782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652936545816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652936546070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652936546071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652936546291 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652936547287 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1652936547495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.fit.smsg " "Generated suppressed messages file C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/output_files/simple_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652936547567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 222 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 222 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6700 " "Peak virtual memory: 6700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936547949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:27 2022 " "Processing ended: Thu May 19 15:02:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936547949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936547949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936547949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652936547949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652936549014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652936549014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:02:28 2022 " "Processing started: Thu May 19 15:02:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652936549014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652936549014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652936549014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652936549744 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652936554133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936554517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:34 2022 " "Processing ended: Thu May 19 15:02:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936554517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936554517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936554517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652936554517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652936555824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652936555825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:02:35 2022 " "Processing started: Thu May 19 15:02:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652936555825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652936555825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_processor -c simple_processor " "Command: quartus_sta simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652936555825 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652936555947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 24 " "Ignored 24 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652936556375 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1652936556375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652936556515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652936556515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936556558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936556558 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_processor.sdc " "Synopsys Design Constraints File file not found: 'simple_processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652936557045 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936557045 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652936557045 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652936557046 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652936557046 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652936557046 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652936557046 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1652936557053 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652936557055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557078 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652936557081 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652936557107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652936557576 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936557609 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652936557609 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652936557609 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652936557609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936557626 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652936557630 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652936557765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652936558134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936558167 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652936558167 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652936558167 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652936558168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558181 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652936558184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652936558310 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652936558310 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652936558310 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652936558310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652936558325 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652936558760 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652936558760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5137 " "Peak virtual memory: 5137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936558793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:38 2022 " "Processing ended: Thu May 19 15:02:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936558793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936558793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936558793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652936558793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652936559832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652936559833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 15:02:39 2022 " "Processing started: Thu May 19 15:02:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652936559833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652936559833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple_processor -c simple_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652936559833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652936560682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_processor.vo C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/simulation/modelsim/ simulation " "Generated file simple_processor.vo in folder \"C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652936560698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652936560736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 15:02:40 2022 " "Processing ended: Thu May 19 15:02:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652936560736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652936560736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652936560736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652936560736 ""}
