Simulator report for lab5
Sat Dec 10 21:56:06 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 174 nodes    ;
; Simulation Coverage         ;      54.24 % ;
; Total Number of Transitions ; 2656         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      54.24 % ;
; Total nodes checked                                 ; 174          ;
; Total output ports checked                          ; 177          ;
; Total output ports with complete 1/0-value coverage ; 96           ;
; Total output ports with no 1/0-value coverage       ; 34           ;
; Total output ports with no 1-value coverage         ; 65           ;
; Total output ports with no 0-value coverage         ; 50           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                            ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|cycle[2]                                                                                                           ; |main|cycle[2]                                                                                                              ; pin_out          ;
; |main|cycle[1]                                                                                                           ; |main|cycle[1]                                                                                                              ; pin_out          ;
; |main|cycle[0]                                                                                                           ; |main|cycle[0]                                                                                                              ; pin_out          ;
; |main|clk                                                                                                                ; |main|clk                                                                                                                   ; out              ;
; |main|in_slave[2]                                                                                                        ; |main|in_slave[2]                                                                                                           ; out              ;
; |main|in_slave[1]                                                                                                        ; |main|in_slave[1]                                                                                                           ; out              ;
; |main|in_slave[0]                                                                                                        ; |main|in_slave[0]                                                                                                           ; out              ;
; |main|grant[2]                                                                                                           ; |main|grant[2]                                                                                                              ; pin_out          ;
; |main|grant[1]                                                                                                           ; |main|grant[1]                                                                                                              ; pin_out          ;
; |main|grant[0]                                                                                                           ; |main|grant[0]                                                                                                              ; pin_out          ;
; |main|in_req[2]                                                                                                          ; |main|in_req[2]                                                                                                             ; out              ;
; |main|in_req[1]                                                                                                          ; |main|in_req[1]                                                                                                             ; out              ;
; |main|in_req[0]                                                                                                          ; |main|in_req[0]                                                                                                             ; out              ;
; |main|data[4]                                                                                                            ; |main|data[4]                                                                                                               ; pin_out          ;
; |main|data[3]                                                                                                            ; |main|data[3]                                                                                                               ; pin_out          ;
; |main|data[2]                                                                                                            ; |main|data[2]                                                                                                               ; pin_out          ;
; |main|data[1]                                                                                                            ; |main|data[1]                                                                                                               ; pin_out          ;
; |main|gdfx_temp0[4]                                                                                                      ; |main|gdfx_temp0[4]                                                                                                         ; out0             ;
; |main|gdfx_temp0[3]                                                                                                      ; |main|gdfx_temp0[3]                                                                                                         ; out0             ;
; |main|gdfx_temp0[2]                                                                                                      ; |main|gdfx_temp0[2]                                                                                                         ; out0             ;
; |main|gdfx_temp0[1]                                                                                                      ; |main|gdfx_temp0[1]                                                                                                         ; out0             ;
; |main|request[2]                                                                                                         ; |main|request[2]                                                                                                            ; pin_out          ;
; |main|request[1]                                                                                                         ; |main|request[1]                                                                                                            ; pin_out          ;
; |main|request[0]                                                                                                         ; |main|request[0]                                                                                                            ; pin_out          ;
; |main|slave_grant[2]                                                                                                     ; |main|slave_grant[2]                                                                                                        ; pin_out          ;
; |main|slave_grant[1]                                                                                                     ; |main|slave_grant[1]                                                                                                        ; pin_out          ;
; |main|slave_grant[0]                                                                                                     ; |main|slave_grant[0]                                                                                                        ; pin_out          ;
; |main|slave2[3]                                                                                                          ; |main|slave2[3]                                                                                                             ; pin_out          ;
; |main|slave2[1]                                                                                                          ; |main|slave2[1]                                                                                                             ; pin_out          ;
; |main|slave3[3]                                                                                                          ; |main|slave3[3]                                                                                                             ; pin_out          ;
; |main|slave3[1]                                                                                                          ; |main|slave3[1]                                                                                                             ; pin_out          ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                     ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                        ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                     ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                        ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                     ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                        ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                     ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                        ; regout           ;
; |main|arbitrator:inst8|grant[2]                                                                                          ; |main|arbitrator:inst8|grant[2]                                                                                             ; out0             ;
; |main|arbitrator:inst8|inst34                                                                                            ; |main|arbitrator:inst8|inst34                                                                                               ; regout           ;
; |main|arbitrator:inst8|in[0]                                                                                             ; |main|arbitrator:inst8|in[0]                                                                                                ; out0             ;
; |main|arbitrator:inst8|inst29                                                                                            ; |main|arbitrator:inst8|inst29                                                                                               ; out0             ;
; |main|arbitrator:inst8|inst1                                                                                             ; |main|arbitrator:inst8|inst1                                                                                                ; regout           ;
; |main|arbitrator:inst8|inst9                                                                                             ; |main|arbitrator:inst8|inst9                                                                                                ; out0             ;
; |main|arbitrator:inst8|inst10                                                                                            ; |main|arbitrator:inst8|inst10                                                                                               ; regout           ;
; |main|arbitrator:inst8|inst11                                                                                            ; |main|arbitrator:inst8|inst11                                                                                               ; out0             ;
; |main|arbitrator:inst8|inst30                                                                                            ; |main|arbitrator:inst8|inst30                                                                                               ; out0             ;
; |main|arbitrator:inst8|inst12                                                                                            ; |main|arbitrator:inst8|inst12                                                                                               ; regout           ;
; |main|arbitrator:inst8|inst13                                                                                            ; |main|arbitrator:inst8|inst13                                                                                               ; out0             ;
; |main|arbitrator:inst8|inst32                                                                                            ; |main|arbitrator:inst8|inst32                                                                                               ; out0             ;
; |main|arbitrator:inst8|inst35                                                                                            ; |main|arbitrator:inst8|inst35                                                                                               ; regout           ;
; |main|arbitrator:inst8|in[1]                                                                                             ; |main|arbitrator:inst8|in[1]                                                                                                ; out0             ;
; |main|arbitrator:inst8|inst36                                                                                            ; |main|arbitrator:inst8|inst36                                                                                               ; regout           ;
; |main|arbitrator:inst8|in[2]                                                                                             ; |main|arbitrator:inst8|in[2]                                                                                                ; out0             ;
; |main|arbitrator:inst8|grant[0]                                                                                          ; |main|arbitrator:inst8|grant[0]                                                                                             ; out0             ;
; |main|arbitrator:inst8|grant[1]                                                                                          ; |main|arbitrator:inst8|grant[1]                                                                                             ; out0             ;
; |main|arbitrator:inst8|inst5                                                                                             ; |main|arbitrator:inst8|inst5                                                                                                ; out0             ;
; |main|arbitrator:inst8|inst3                                                                                             ; |main|arbitrator:inst8|inst3                                                                                                ; out0             ;
; |main|arbitrator:inst8|inst7                                                                                             ; |main|arbitrator:inst8|inst7                                                                                                ; out0             ;
; |main|arbitrator:inst8|lpm_bustri0:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst20|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst17|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst31|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main|arbitrator:inst8|lpm_bustri0:inst23|lpm_bustri:lpm_bustri_component|dout[0]                                           ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                         ; |main|arbitrator:inst8|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                            ; out              ;
; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0       ; sumout           ;
; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1       ; sumout           ;
; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2    ; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2       ; sumout           ;
; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2]  ; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                ; regout           ;
; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1]  ; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                ; regout           ;
; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0]  ; |main|arbitrator:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                ; regout           ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]                 ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]                 ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]               ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]                  ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]               ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]                  ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]                 ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]                 ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]                 ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]                 ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]                 ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]                 ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]                 ; out0             ;
; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]              ; |main|arbitrator:inst8|decode:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]                 ; out0             ;
; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0   ; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0   ; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1   ; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[1] ; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[1]               ; regout           ;
; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|counter_reg_bit1a[0] ; |main|arbitrator:inst8|counter_acl3:inst6|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0]               ; regout           ;
; |main|arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]           ; |main|arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]              ; out0             ;
; |main|arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]            ; |main|arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]               ; out0             ;
; |main|arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]           ; |main|arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]              ; out0             ;
; |main|arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]           ; |main|arbitrator:inst8|decode3_5:inst8|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]              ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |main|data[7]                                                                     ; |main|data[7]                                                                     ; pin_out          ;
; |main|data[6]                                                                     ; |main|data[6]                                                                     ; pin_out          ;
; |main|data[5]                                                                     ; |main|data[5]                                                                     ; pin_out          ;
; |main|data[0]                                                                     ; |main|data[0]                                                                     ; pin_out          ;
; |main|gdfx_temp0[7]                                                               ; |main|gdfx_temp0[7]                                                               ; out0             ;
; |main|gdfx_temp0[6]                                                               ; |main|gdfx_temp0[6]                                                               ; out0             ;
; |main|gdfx_temp0[5]                                                               ; |main|gdfx_temp0[5]                                                               ; out0             ;
; |main|gdfx_temp0[0]                                                               ; |main|gdfx_temp0[0]                                                               ; out0             ;
; |main|slave1[7]                                                                   ; |main|slave1[7]                                                                   ; pin_out          ;
; |main|slave1[6]                                                                   ; |main|slave1[6]                                                                   ; pin_out          ;
; |main|slave1[5]                                                                   ; |main|slave1[5]                                                                   ; pin_out          ;
; |main|slave1[4]                                                                   ; |main|slave1[4]                                                                   ; pin_out          ;
; |main|slave1[3]                                                                   ; |main|slave1[3]                                                                   ; pin_out          ;
; |main|slave1[2]                                                                   ; |main|slave1[2]                                                                   ; pin_out          ;
; |main|slave1[1]                                                                   ; |main|slave1[1]                                                                   ; pin_out          ;
; |main|slave1[0]                                                                   ; |main|slave1[0]                                                                   ; pin_out          ;
; |main|slave2[7]                                                                   ; |main|slave2[7]                                                                   ; pin_out          ;
; |main|slave2[6]                                                                   ; |main|slave2[6]                                                                   ; pin_out          ;
; |main|slave2[5]                                                                   ; |main|slave2[5]                                                                   ; pin_out          ;
; |main|slave2[0]                                                                   ; |main|slave2[0]                                                                   ; pin_out          ;
; |main|slave3[7]                                                                   ; |main|slave3[7]                                                                   ; pin_out          ;
; |main|slave3[6]                                                                   ; |main|slave3[6]                                                                   ; pin_out          ;
; |main|slave3[5]                                                                   ; |main|slave3[5]                                                                   ; pin_out          ;
; |main|slave3[0]                                                                   ; |main|slave3[0]                                                                   ; pin_out          ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                              ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                              ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                              ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                              ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                              ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                              ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                              ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                              ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                              ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                              ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                              ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                              ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                              ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                              ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                              ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                              ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                              ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                              ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                              ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                              ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                              ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                              ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                              ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                              ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                              ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                              ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                              ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                              ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                              ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                              ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                              ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                              ; regout           ;
; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[7]         ; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[7]         ; out              ;
; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[6]         ; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[6]         ; out              ;
; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[5]         ; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[5]         ; out              ;
; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[0]         ; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[0]         ; out              ;
; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[7]         ; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[7]         ; out              ;
; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[6]         ; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[6]         ; out              ;
; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[5]         ; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[5]         ; out              ;
; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[3]         ; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[3]         ; out              ;
; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[1]         ; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[1]         ; out              ;
; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[0]         ; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[0]         ; out              ;
; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[7]          ; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[7]          ; out              ;
; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[6]          ; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[6]          ; out              ;
; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[5]          ; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[5]          ; out              ;
; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[4]          ; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[4]          ; out              ;
; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[2]          ; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[2]          ; out              ;
; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[0]          ; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[0]          ; out              ;
; |main|arbitrator:inst8|inst39                                                     ; |main|arbitrator:inst8|inst39                                                     ; out0             ;
; |main|arbitrator:inst8|inst37                                                     ; |main|arbitrator:inst8|inst37                                                     ; out0             ;
; |main|arbitrator:inst8|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0] ; |main|arbitrator:inst8|lpm_bustri0:inst24|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0] ; |main|arbitrator:inst8|lpm_bustri0:inst16|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0] ; |main|arbitrator:inst8|lpm_bustri0:inst33|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0] ; |main|arbitrator:inst8|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[0] ; |main|arbitrator:inst8|lpm_bustri0:inst28|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0] ; |main|arbitrator:inst8|lpm_bustri0:inst19|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |main|arbitrator:inst8|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[0] ; |main|arbitrator:inst8|lpm_bustri0:inst18|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; Node Name                                                                 ; Output Port Name                                                          ; Output Port Type ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; |main|slave1[7]                                                           ; |main|slave1[7]                                                           ; pin_out          ;
; |main|slave1[6]                                                           ; |main|slave1[6]                                                           ; pin_out          ;
; |main|slave1[5]                                                           ; |main|slave1[5]                                                           ; pin_out          ;
; |main|slave1[4]                                                           ; |main|slave1[4]                                                           ; pin_out          ;
; |main|slave1[3]                                                           ; |main|slave1[3]                                                           ; pin_out          ;
; |main|slave1[2]                                                           ; |main|slave1[2]                                                           ; pin_out          ;
; |main|slave1[1]                                                           ; |main|slave1[1]                                                           ; pin_out          ;
; |main|slave1[0]                                                           ; |main|slave1[0]                                                           ; pin_out          ;
; |main|slave2[7]                                                           ; |main|slave2[7]                                                           ; pin_out          ;
; |main|slave2[6]                                                           ; |main|slave2[6]                                                           ; pin_out          ;
; |main|slave2[5]                                                           ; |main|slave2[5]                                                           ; pin_out          ;
; |main|slave2[4]                                                           ; |main|slave2[4]                                                           ; pin_out          ;
; |main|slave2[2]                                                           ; |main|slave2[2]                                                           ; pin_out          ;
; |main|slave2[0]                                                           ; |main|slave2[0]                                                           ; pin_out          ;
; |main|slave3[7]                                                           ; |main|slave3[7]                                                           ; pin_out          ;
; |main|slave3[6]                                                           ; |main|slave3[6]                                                           ; pin_out          ;
; |main|slave3[5]                                                           ; |main|slave3[5]                                                           ; pin_out          ;
; |main|slave3[4]                                                           ; |main|slave3[4]                                                           ; pin_out          ;
; |main|slave3[2]                                                           ; |main|slave3[2]                                                           ; pin_out          ;
; |main|slave3[0]                                                           ; |main|slave3[0]                                                           ; pin_out          ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                      ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                      ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                      ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                      ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                      ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                      ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                      ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                      ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                      ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                      ; regout           ;
; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                      ; |main|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                      ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                      ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                      ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                      ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                      ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                      ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                      ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                      ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                      ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                      ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                      ; regout           ;
; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                      ; |main|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                      ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                      ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                      ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                      ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                      ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                      ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                      ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                      ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                      ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                      ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                      ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                      ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                      ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                      ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                      ; regout           ;
; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                      ; |main|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                      ; regout           ;
; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; |main|master3:inst4|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; |main|master2:inst3|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[3]  ; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[3]  ; out              ;
; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[1]  ; |main|master1:inst|bustri8:inst6|lpm_bustri:lpm_bustri_component|dout[1]  ; out              ;
; |main|arbitrator:inst8|inst39                                             ; |main|arbitrator:inst8|inst39                                             ; out0             ;
; |main|arbitrator:inst8|inst37                                             ; |main|arbitrator:inst8|inst37                                             ; out0             ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Dec 10 21:56:06 2022
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab5 -c lab5
Info: Using vector source file "E:/university/BSUIR/BSUIR_labs/5_term/SIFO/lab5/main.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|arbitrator:inst8|inst34"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|arbitrator:inst8|inst35"
Warning: Found clock-sensitive change during active clock edge at time 120.0 ns on register "|main|arbitrator:inst8|inst36"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      54.24 %
Info: Number of transitions in simulation is 2656
Info: Quartus II Simulator was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Sat Dec 10 21:56:06 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


