<stg><name>store_matrix_to_dram</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %rows = load i32 %M_rows

]]></Node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="32">
<![CDATA[
entry:7 %trunc_ln66 = trunc i32 %rows

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %cols = load i32 %M_cols

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="32">
<![CDATA[
entry:9 %trunc_ln67 = trunc i32 %cols

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %icmp_ln68 = icmp_sgt  i32 %rows, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %cmp41 = icmp_sgt  i32 %cols, i32 0

]]></Node>
<StgValue><ssdm name="cmp41"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp41" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="63" op_0_bw="32">
<![CDATA[
entry:12 %cols_cast = zext i32 %cols

]]></Node>
<StgValue><ssdm name="cols_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp41" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="63" op_0_bw="32">
<![CDATA[
entry:13 %zext_ln68 = zext i32 %rows

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp41" val="1"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:14 %mul_ln68 = mul i63 %cols_cast, i63 %zext_ln68

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
entry:15 %select_ln68 = select i1 %cmp41, i63 %mul_ln68, i63 0

]]></Node>
<StgValue><ssdm name="select_ln68"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
entry:19 %empty = select i1 %icmp_ln68, i63 %select_ln68, i63 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:22 %smax = select i1 %icmp_ln68, i31 %trunc_ln66, i31 0

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:23 %smax1 = select i1 %cmp41, i31 %trunc_ln67, i31 0

]]></Node>
<StgValue><ssdm name="smax1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram

]]></Node>
<StgValue><ssdm name="A_dram_read"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_dram_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="62">
<![CDATA[
entry:17 %sext_ln68 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:18 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln68

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="63">
<![CDATA[
entry:20 %zext_ln68_1 = zext i63 %empty

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:21 %empty_36 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="62" op_0_bw="31">
<![CDATA[
entry:24 %smax_cast = zext i31 %smax

]]></Node>
<StgValue><ssdm name="smax_cast"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="62" op_0_bw="31">
<![CDATA[
entry:25 %smax1_cast = zext i31 %smax1

]]></Node>
<StgValue><ssdm name="smax1_cast"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
entry:26 %bound = mul i62 %smax_cast, i62 %smax1_cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="62" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:27 %call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="62" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:27 %call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln67"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="36" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:28 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="37" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:28 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="38" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:28 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="39" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:28 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="40" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_11, void @empty_17, void @empty_13, i32 16, i32 16, i32 256, i32 256, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:28 %empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="46" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
entry:29 %ret_ln74 = ret

]]></Node>
<StgValue><ssdm name="ret_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="57" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="A_dram" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_dram"/></StgValue>
</port>
<port id="59" name="M_rows" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_rows"/></StgValue>
</port>
<port id="60" name="M_cols" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="M_cols"/></StgValue>
</port>
<port id="61" name="M_e_0" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="M_e_1" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="M_e_2" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="M_e_3" dir="0" iftype="1">
<core>RAM_1P_LUTRAM</core><StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="M_rows" to="rows" fromId="59" toId="12">
</dataflow>
<dataflow id="66" from="rows" to="trunc_ln66" fromId="12" toId="13">
</dataflow>
<dataflow id="67" from="M_cols" to="cols" fromId="60" toId="14">
</dataflow>
<dataflow id="68" from="cols" to="trunc_ln67" fromId="14" toId="15">
</dataflow>
<dataflow id="69" from="rows" to="icmp_ln68" fromId="12" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln68" fromId="70" toId="16">
</dataflow>
<dataflow id="72" from="cols" to="cmp41" fromId="14" toId="17">
</dataflow>
<dataflow id="73" from="StgValue_70" to="cmp41" fromId="70" toId="17">
</dataflow>
<dataflow id="74" from="cols" to="cols_cast" fromId="14" toId="18">
</dataflow>
<dataflow id="75" from="rows" to="zext_ln68" fromId="12" toId="19">
</dataflow>
<dataflow id="76" from="cols_cast" to="mul_ln68" fromId="18" toId="20">
</dataflow>
<dataflow id="77" from="zext_ln68" to="mul_ln68" fromId="19" toId="20">
</dataflow>
<dataflow id="78" from="cmp41" to="select_ln68" fromId="17" toId="21">
</dataflow>
<dataflow id="79" from="mul_ln68" to="select_ln68" fromId="20" toId="21">
</dataflow>
<dataflow id="81" from="StgValue_80" to="select_ln68" fromId="80" toId="21">
</dataflow>
<dataflow id="82" from="icmp_ln68" to="empty" fromId="16" toId="22">
</dataflow>
<dataflow id="83" from="select_ln68" to="empty" fromId="21" toId="22">
</dataflow>
<dataflow id="84" from="StgValue_80" to="empty" fromId="80" toId="22">
</dataflow>
<dataflow id="85" from="icmp_ln68" to="smax" fromId="16" toId="23">
</dataflow>
<dataflow id="86" from="trunc_ln66" to="smax" fromId="13" toId="23">
</dataflow>
<dataflow id="88" from="StgValue_87" to="smax" fromId="87" toId="23">
</dataflow>
<dataflow id="89" from="cmp41" to="smax1" fromId="17" toId="24">
</dataflow>
<dataflow id="90" from="trunc_ln67" to="smax1" fromId="15" toId="24">
</dataflow>
<dataflow id="91" from="StgValue_87" to="smax1" fromId="87" toId="24">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i64" to="A_dram_read" fromId="92" toId="25">
</dataflow>
<dataflow id="94" from="A_dram" to="A_dram_read" fromId="58" toId="25">
</dataflow>
<dataflow id="96" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="95" toId="26">
</dataflow>
<dataflow id="97" from="A_dram_read" to="trunc_ln" fromId="25" toId="26">
</dataflow>
<dataflow id="99" from="StgValue_98" to="trunc_ln" fromId="98" toId="26">
</dataflow>
<dataflow id="101" from="StgValue_100" to="trunc_ln" fromId="100" toId="26">
</dataflow>
<dataflow id="102" from="trunc_ln" to="sext_ln68" fromId="26" toId="27">
</dataflow>
<dataflow id="103" from="gmem" to="gmem_addr" fromId="57" toId="28">
</dataflow>
<dataflow id="104" from="sext_ln68" to="gmem_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="105" from="empty" to="zext_ln68_1" fromId="22" toId="29">
</dataflow>
<dataflow id="107" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_36" fromId="106" toId="30">
</dataflow>
<dataflow id="108" from="gmem_addr" to="empty_36" fromId="28" toId="30">
</dataflow>
<dataflow id="109" from="zext_ln68_1" to="empty_36" fromId="29" toId="30">
</dataflow>
<dataflow id="110" from="smax" to="smax_cast" fromId="23" toId="31">
</dataflow>
<dataflow id="111" from="smax1" to="smax1_cast" fromId="24" toId="32">
</dataflow>
<dataflow id="112" from="smax_cast" to="bound" fromId="31" toId="33">
</dataflow>
<dataflow id="113" from="smax1_cast" to="bound" fromId="32" toId="33">
</dataflow>
<dataflow id="115" from="store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2" to="call_ln67" fromId="114" toId="34">
</dataflow>
<dataflow id="116" from="cols" to="call_ln67" fromId="14" toId="34">
</dataflow>
<dataflow id="117" from="bound" to="call_ln67" fromId="33" toId="34">
</dataflow>
<dataflow id="118" from="gmem" to="call_ln67" fromId="57" toId="34">
</dataflow>
<dataflow id="119" from="trunc_ln" to="call_ln67" fromId="26" toId="34">
</dataflow>
<dataflow id="120" from="M_e_0" to="call_ln67" fromId="61" toId="34">
</dataflow>
<dataflow id="121" from="M_e_1" to="call_ln67" fromId="62" toId="34">
</dataflow>
<dataflow id="122" from="M_e_2" to="call_ln67" fromId="63" toId="34">
</dataflow>
<dataflow id="123" from="M_e_3" to="call_ln67" fromId="64" toId="34">
</dataflow>
<dataflow id="124" from="store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2" to="call_ln67" fromId="114" toId="35">
</dataflow>
<dataflow id="125" from="cols" to="call_ln67" fromId="14" toId="35">
</dataflow>
<dataflow id="126" from="bound" to="call_ln67" fromId="33" toId="35">
</dataflow>
<dataflow id="127" from="gmem" to="call_ln67" fromId="57" toId="35">
</dataflow>
<dataflow id="128" from="trunc_ln" to="call_ln67" fromId="26" toId="35">
</dataflow>
<dataflow id="129" from="M_e_0" to="call_ln67" fromId="61" toId="35">
</dataflow>
<dataflow id="130" from="M_e_1" to="call_ln67" fromId="62" toId="35">
</dataflow>
<dataflow id="131" from="M_e_2" to="call_ln67" fromId="63" toId="35">
</dataflow>
<dataflow id="132" from="M_e_3" to="call_ln67" fromId="64" toId="35">
</dataflow>
<dataflow id="134" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_37" fromId="133" toId="36">
</dataflow>
<dataflow id="135" from="gmem_addr" to="empty_37" fromId="28" toId="36">
</dataflow>
<dataflow id="136" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_37" fromId="133" toId="37">
</dataflow>
<dataflow id="137" from="gmem_addr" to="empty_37" fromId="28" toId="37">
</dataflow>
<dataflow id="138" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_37" fromId="133" toId="38">
</dataflow>
<dataflow id="139" from="gmem_addr" to="empty_37" fromId="28" toId="38">
</dataflow>
<dataflow id="140" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_37" fromId="133" toId="39">
</dataflow>
<dataflow id="141" from="gmem_addr" to="empty_37" fromId="28" toId="39">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="40">
</dataflow>
<dataflow id="144" from="M_e_0" to="specmemcore_ln0" fromId="61" toId="40">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="40">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="40">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="40">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="41">
</dataflow>
<dataflow id="152" from="M_e_1" to="specmemcore_ln0" fromId="62" toId="41">
</dataflow>
<dataflow id="153" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="41">
</dataflow>
<dataflow id="154" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="41">
</dataflow>
<dataflow id="155" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="41">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="42">
</dataflow>
<dataflow id="157" from="M_e_2" to="specmemcore_ln0" fromId="63" toId="42">
</dataflow>
<dataflow id="158" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="42">
</dataflow>
<dataflow id="159" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="42">
</dataflow>
<dataflow id="160" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="42">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="142" toId="43">
</dataflow>
<dataflow id="162" from="M_e_3" to="specmemcore_ln0" fromId="64" toId="43">
</dataflow>
<dataflow id="163" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="43">
</dataflow>
<dataflow id="164" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="43">
</dataflow>
<dataflow id="165" from="StgValue_149" to="specmemcore_ln0" fromId="149" toId="43">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="166" toId="44">
</dataflow>
<dataflow id="168" from="gmem" to="specinterface_ln0" fromId="57" toId="44">
</dataflow>
<dataflow id="170" from="empty_12" to="specinterface_ln0" fromId="169" toId="44">
</dataflow>
<dataflow id="171" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="44">
</dataflow>
<dataflow id="172" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="44">
</dataflow>
<dataflow id="174" from="empty_13" to="specinterface_ln0" fromId="173" toId="44">
</dataflow>
<dataflow id="175" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="44">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specinterface_ln0" fromId="176" toId="44">
</dataflow>
<dataflow id="179" from="empty_11" to="specinterface_ln0" fromId="178" toId="44">
</dataflow>
<dataflow id="181" from="empty_17" to="specinterface_ln0" fromId="180" toId="44">
</dataflow>
<dataflow id="182" from="empty_13" to="specinterface_ln0" fromId="173" toId="44">
</dataflow>
<dataflow id="184" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="44">
</dataflow>
<dataflow id="185" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="44">
</dataflow>
<dataflow id="187" from="StgValue_186" to="specinterface_ln0" fromId="186" toId="44">
</dataflow>
<dataflow id="188" from="StgValue_186" to="specinterface_ln0" fromId="186" toId="44">
</dataflow>
<dataflow id="189" from="empty_13" to="specinterface_ln0" fromId="173" toId="44">
</dataflow>
<dataflow id="190" from="empty_13" to="specinterface_ln0" fromId="173" toId="44">
</dataflow>
<dataflow id="192" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="44">
</dataflow>
<dataflow id="193" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="44">
</dataflow>
<dataflow id="194" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="44">
</dataflow>
<dataflow id="195" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_37" fromId="133" toId="45">
</dataflow>
<dataflow id="196" from="gmem_addr" to="empty_37" fromId="28" toId="45">
</dataflow>
<dataflow id="197" from="cmp41" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="198" from="icmp_ln68" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="199" from="icmp_ln68" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
