$date
	Sun Aug 29 23:53:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux21_behave_TB $end
$var wire 1 ! OUTP $end
$var reg 1 " D0 $end
$var reg 1 # D1 $end
$var reg 1 $ SEL $end
$scope module DUT $end
$var wire 1 " inp0 $end
$var wire 1 # inp1 $end
$var wire 1 $ sel $end
$var reg 1 ! outp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
0$
#21
1#
#30
1!
1$
#39
1"
#40
0$
#42
0#
#50
0!
1$
#60
1!
0$
#63
1#
#70
1$
#78
0"
#80
0!
0$
#84
0#
#90
1$
#100
0$
