# (OPEN DESIGN)

open_design "C:/git/leon3creft_tr_synth/designs/leon3-actel-proasic3-eval-brd1/designer/impl1/leon3mp.adb"
export -format "PDB" \
    -feature "prog_fpga"  \
    {C:/git/leon3creft_tr_synth/designs/leon3-actel-proasic3-eval-brd1/designer/impl1/leon3mp.pdb}
save_design "C:/git/leon3creft_tr_synth/designs/leon3-actel-proasic3-eval-brd1/designer/impl1/leon3mp.adb"

