-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                mf2915@EEWS104A-015                                 
-- Generated date:              Wed May 04 14:55:17 +0100 2016                      

Solution Settings: markers.v43
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../markers_source/shift_class.h
    $PROJECT_HOME/../markers_source/blur.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../markers_source/blur.h
      $PROJECT_HOME/../markers_source/shift_class.h
    $PROJECT_HOME/../markers_source/blur.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /markers/core                      59       3          1            0  1          
    Design Total:                      59       3          1            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(1,0,1,0,2)                           2.319      2.319 0.506          0           1 
    mgc_add(2,0,1,0,2)                           3.315      3.315 0.658          0           1 
    mgc_add(4,0,4,0,5)                           5.293      5.293 0.854          1           1 
    mgc_add(4,0,4,1,5)                           5.000      5.000 0.691          4           4 
    mgc_add(5,0,5,0,6)                           6.285      6.285 0.938          1           0 
    mgc_add(5,0,5,1,6)                           6.000      6.000 0.775          3           3 
    mgc_add(7,0,7,1,8)                           8.000      8.000 0.929          4           4 
    mgc_add(8,0,7,1,9)                           9.000      9.000 1.003          1           1 
    mgc_add(8,0,8,0,8)                           9.259      9.259 1.163          3           3 
    mgc_add(9,0,8,0,9)                          10.254     10.254 1.235          2           2 
    mgc_add(9,0,8,1,9)                          10.000     10.000 1.235          1           1 
    mgc_and(1,3)                                 1.054      1.054 0.416          0           2 
    mgc_and(4,2)                                 2.919      2.919 0.263          1           1 
    mgc_and(8,2)                                 5.839      5.839 0.263          3           3 
    mgc_mux(1,1,2)                               0.919      0.919 0.369          0           3 
    mgc_mux(30,1,2)                             27.583     27.583 0.369          0           1 
    mgc_mux(4,1,2)                               3.678      3.678 0.369          1           2 
    mgc_nor(1,2)                                 0.730      0.730 0.263          0           1 
    mgc_nor(1,4)                                 1.379      1.379 0.525          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           9 
    mgc_not(7)                                   0.000      0.000 0.000          0           5 
    mgc_not(8)                                   0.000      0.000 0.000          0           1 
    mgc_or(1,2)                                  0.730      0.730 0.268          0           1 
    mgc_or(1,3)                                  1.054      1.054 0.425          0           1 
    mgc_or(1,4)                                  1.379      1.379 0.536          0           2 
    mgc_or(1,6)                                  2.028      2.028 0.692          0           1 
    mgc_reg_pos(1,1,0,0,0,1,1)                   0.000      0.000 0.000          0           9 
    mgc_reg_pos(30,1,0,0,0,1,1)                  0.000      0.000 0.000          0           1 
    mgc_reg_pos(4,1,0,0,0,1,1)                   0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                          
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
    mgc_out_stdreg(4,8)                          0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):             217.131    217.000                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    173.0          228.0           217.1        
    Total Reg:             0.0            0.0             0.0        
                                                                     
    DataPath:            173.0 (100%)   228.0 (100%)    217.1 (100%) 
      MUX:                 3.7   (2%)    46.8  (21%)     37.7  (17%) 
      FUNC:              148.9  (86%)   148.2  (65%)    148.2  (68%) 
      LOGIC:              20.4  (12%)    33.0  (14%)     31.2  (14%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                 0.0            0.0             0.0        
                                                                     
    
    FSM:                   0.0            0.0             0.0        
      FSM-REG:             0.0            0.0             0.0        
      FSM-COMB:            0.0            0.0             0.0        
                                                                     
    
  Register-to-Variable Mappings
    Register                  Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------- ---------- -------------- ----------- -----------------------------------------------------
    vout:rsc:mgc_out_stdreg.d         30         Y                  vout:rsc:mgc_out_stdreg.d                             
    acc#3(1).sva                       4         Y                  acc#3(1).sva                                          
    acc#3(1).sva.dfm#3                 4         Y                  acc#3(1).sva.dfm#3                                    
    aif#1:slc.svs                      1         Y                  aif#1:slc.svs                                         
    aif#5:slc.svs#1                    1         Y                  aif#5:slc.svs#1                                       
    else#1:aif#1:slc.svs#1             1         Y                  else#1:aif#1:slc.svs#1                                
    else#1:land#2.lpi#1.dfm#2          1         Y                  else#1:land#2.lpi#1.dfm#2                             
    land#1.lpi#1.dfm#1                 1         Y                  land#1.lpi#1.dfm#1                                    
    land.lpi#1.dfm#1                   1         Y                  land.lpi#1.dfm#1                                      
    main.stage_0#2                     1         Y                  main.stage_0#2                                        
    main.stage_0#3                     1         Y                  main.stage_0#3                                        
    or.itm#1                           1         Y                  or.itm#1                                              
                                                                                                                          
    Total:                            47             47           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  5.096797
      Slack:      1.5698696666700007
      
      Path                                     Startpoint                Endpoint                   Delay  Slack  
      ---------------------------------------- ------------------------- -------------------------- ------ ------
      1                                        markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4.itm                                                       0.0000 0.0000 
        markers:core/conc#42                                                                        0.0000 0.0000 
        markers:core/conc#42.itm                                                                    0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)                                                              0.0000 2.4038 
        markers:core/slc(acc.imod.sva).itm                                                          0.0000 2.4038 
        markers:core/if:not#3                  mgc_not_1                                            0.0000 2.4038 
        markers:core/if:not#3.itm                                                                   0.0000 2.4038 
        markers:core/conc#39                                                                        0.0000 2.4038 
        markers:core/conc#39.itm                                                                    0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva)                                                          0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva).itm                                                      0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#4                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#4.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      2                                        markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4.itm                                                       0.0000 0.0000 
        markers:core/conc#42                                                                        0.0000 0.0000 
        markers:core/conc#42.itm                                                                    0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)                                                              0.0000 2.4038 
        markers:core/slc(acc.imod.sva).itm                                                          0.0000 2.4038 
        markers:core/if:not#3                  mgc_not_1                                            0.0000 2.4038 
        markers:core/if:not#3.itm                                                                   0.0000 2.4038 
        markers:core/conc#39                                                                        0.0000 2.4038 
        markers:core/conc#39.itm                                                                    0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva)                                                          0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva).itm                                                      0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#5                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#5.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      3                                        markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4.itm                                                       0.0000 0.0000 
        markers:core/conc#42                                                                        0.0000 0.0000 
        markers:core/conc#42.itm                                                                    0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)                                                              0.0000 2.4038 
        markers:core/slc(acc.imod.sva).itm                                                          0.0000 2.4038 
        markers:core/if:not#3                  mgc_not_1                                            0.0000 2.4038 
        markers:core/if:not#3.itm                                                                   0.0000 2.4038 
        markers:core/conc#39                                                                        0.0000 2.4038 
        markers:core/conc#39.itm                                                                    0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva)                                                          0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva).itm                                                      0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#6                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#6.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      4                                        markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4.itm                                                       0.0000 0.0000 
        markers:core/conc#42                                                                        0.0000 0.0000 
        markers:core/conc#42.itm                                                                    0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)                                                              0.0000 2.4038 
        markers:core/slc(acc.imod.sva).itm                                                          0.0000 2.4038 
        markers:core/if:not#3                  mgc_not_1                                            0.0000 2.4038 
        markers:core/if:not#3.itm                                                                   0.0000 2.4038 
        markers:core/conc#39                                                                        0.0000 2.4038 
        markers:core/conc#39.itm                                                                    0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva)                                                          0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva).itm                                                      0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      5                                        markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#5                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#5.itm                                                       0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)                                                              0.0000 2.4038 
        markers:core/slc(acc.imod.sva).itm                                                          0.0000 2.4038 
        markers:core/if:not#3                  mgc_not_1                                            0.0000 2.4038 
        markers:core/if:not#3.itm                                                                   0.0000 2.4038 
        markers:core/conc#39                                                                        0.0000 2.4038 
        markers:core/conc#39.itm                                                                    0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva)                                                          0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva).itm                                                      0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      6                                        markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4.itm                                                       0.0000 0.0000 
        markers:core/conc#42                                                                        0.0000 0.0000 
        markers:core/conc#42.itm                                                                    0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)#1                                                            0.0000 2.4038 
        markers:core/slc(acc.imod.sva)#1.itm                                                        0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva)                                                          0.0000 3.8700 
        markers:core/slc(if:acc#1.psp.sva).itm                                                      0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      7                                        markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4.itm                                                       0.0000 0.0000 
        markers:core/conc#42                                                                        0.0000 0.0000 
        markers:core/conc#42.itm                                                                    0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)                                                              0.0000 2.4038 
        markers:core/slc(acc.imod.sva).itm                                                          0.0000 2.4038 
        markers:core/if:not#3                  mgc_not_1                                            0.0000 2.4038 
        markers:core/if:not#3.itm                                                                   0.0000 2.4038 
        markers:core/conc#39                                                                        0.0000 2.4038 
        markers:core/conc#39.itm                                                                    0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      8                                        markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#5                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#5.itm                                                       0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)                                                              0.0000 2.4038 
        markers:core/slc(acc.imod.sva).itm                                                          0.0000 2.4038 
        markers:core/if:not#3                  mgc_not_1                                            0.0000 2.4038 
        markers:core/if:not#3.itm                                                                   0.0000 2.4038 
        markers:core/conc#39                                                                        0.0000 2.4038 
        markers:core/conc#39.itm                                                                    0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      9                                        markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#4.itm                                                       0.0000 0.0000 
        markers:core/conc#42                                                                        0.0000 0.0000 
        markers:core/conc#42.itm                                                                    0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)#1                                                            0.0000 2.4038 
        markers:core/slc(acc.imod.sva)#1.itm                                                        0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      10                                       markers:core/vga_xy       markers:core/reg(or.itm#1) 5.0968 1.5699 
                                                                                                                  
        Instance                               Component                                            Delta  Delay  
        --------                               ---------                                            -----  -----  
        markers:core/vga_xy                                                                         0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#5                                                           0.0000 0.0000 
        markers:core/vga_xy:slc(vga_xy)#5.itm                                                       0.0000 0.0000 
        markers:core/if:acc#2                  mgc_add_4_0_4_0_5                                    0.8536 0.8536 
        markers:core/if:acc#2.itm                                                                   0.0000 0.8536 
        markers:core/if:slc                                                                         0.0000 0.8536 
        markers:core/if:slc.itm                                                                     0.0000 0.8536 
        markers:core/if:acc#4                  mgc_add_5_0_5_1_6                                    0.7751 1.6287 
        markers:core/if:acc#4.itm                                                                   0.0000 1.6287 
        markers:core/acc#4                     mgc_add_5_0_5_1_6                                    0.7751 2.4038 
        markers:core/acc.imod.sva                                                                   0.0000 2.4038 
        markers:core/slc(acc.imod.sva)#1                                                            0.0000 2.4038 
        markers:core/slc(acc.imod.sva)#1.itm                                                        0.0000 2.4038 
        markers:core/if:acc#5                  mgc_add_5_0_5_1_6                                    0.7751 3.1789 
        markers:core/if:acc#5.itm                                                                   0.0000 3.1789 
        markers:core/if:slc#2                                                                       0.0000 3.1789 
        markers:core/if:slc#2.itm                                                                   0.0000 3.1789 
        markers:core/if:acc#1                  mgc_add_4_0_4_1_5                                    0.6911 3.8700 
        markers:core/if:acc#1.psp.sva                                                               0.0000 3.8700 
        markers:core/if:acc                    mgc_add_4_0_4_1_5                                    0.6911 4.5610 
        markers:core/if:acc.svs                                                                     0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7                                                              0.0000 4.5610 
        markers:core/slc(if:acc.svs)#7.itm                                                          0.0000 4.5610 
        markers:core/or                        mgc_or_1_4                                           0.5358 5.0968 
        markers:core/or.itm                                                                         0.0000 5.0968 
        markers:core/reg(or.itm#1)             mgc_reg_pos_1_1_0_0_0_1_1                            0.0000 5.0968 
                                                                                                                  
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 6.66666666667
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                    Port               Slack (Delay) Messages 
      ------------------------------------------- ----------------- ------ ------- --------
      markers:core/reg(vout:rsc:mgc_out_stdreg.d) mux.itm           3.8106  2.8560          
      markers:core/reg(acc#3(1).sva.dfm#3)        and.itm           3.8106  2.8560          
      markers:core/reg(else#1:aif#1:slc.svs#1)    mux#5.itm         4.1109  2.5557          
      markers:core/reg(else#1:land#2.lpi#1.dfm#2) else#1:if:nor.itm 5.1692  1.4974          
      markers:core/reg(land.lpi#1.dfm#1)          if#1:and#4.itm    5.0157  1.6510          
      markers:core/reg(aif#5:slc.svs#1)           mux#6.itm         4.4421  2.2245          
      markers:core/reg(land#1.lpi#1.dfm#1)        if#1:nor.itm      4.3417  2.3250          
      markers:core/reg(aif#1:slc.svs)             aif#1:slc.svs:mx0 4.3417  2.3250          
      markers:core/reg(main.stage_0#2)            C7_3#6            6.6667  0.0000          
      markers:core/reg(main.stage_0#3)            main.stage_0#2    5.7619  0.9047          
      markers:core/reg(acc#3(1).sva)              acc#3(1).sva:mx0  3.8106  2.8560          
      markers:core/reg(or.itm#1)                  or.itm            1.5699  5.0968          
      markers                                     vout:rsc.z        6.6667  0.0000          
      markers                                     volume:rsc.z      6.6667  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    9     4 
    -                    8     7 
    -                    6     3 
    -                    5     5 
    -                    2     2 
    and                          
    -                    3     2 
    -                    2     4 
    mux                          
    -                    1     6 
    nor                          
    -                    4     1 
    -                    2     1 
    not                          
    -                    8     1 
    -                    7     5 
    -                    1     9 
    or                           
    -                    6     1 
    -                    4     2 
    -                    3     1 
    -                    2     1 
    reg                          
    -                   30     1 
    -                    4     2 
    -                    1     9 
    write_port                   
    -                   30     1 
    -                    8     1 
    
  End of Report
