Bernd Becker , Ralf Hahn , Rolf Krieger , Uwe Sparmann, Structure based methods for parallel pattern fault simulation in combinational circuits, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
D. Chen , J. Cong, DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.752-759, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382677]
Chih Wei Jim Chang , Malgorzata Marek-Sadowska, Single-pass redundancy addition and removal, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Chih-Wei Jim Chang , Malgorzata Marek-Sadowska, Who are the alternative wires in your neighborhood? (alternative wires identification without search), Proceedings of the 11th Great Lakes symposium on VLSI, p.103-108, March 2001, West Lafayette, Indiana, USA[doi>10.1145/368122.368880]
Chih-Wei(Jim) Chang , Malgorzata Marek-Sadowska, Theory of wire addition and removal in combinational Boolean networks, Microelectronic Engineering, v.84 n.2, p.229-243, February, 2007[doi>10.1016/j.mee.2006.02.017]
Shih-Chieh Chang , Kwang-Ting Cheng , Nam-Sung Woo , Malgorzata Marek-Sadowska, Layout driven logic synthesis for FPGAs, Proceedings of the 31st annual Design Automation Conference, p.308-313, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196388]
Shih-Chieh Chang , M. Marek-Sadowska , Kwang-Ting Cheng, Perturb and simplify: multilevel Boolean network optimizer, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1494-1504, December 1996[doi>10.1109/43.552082]
Shih-Chieh Chang , Lukas P. P. P. van Ginneken , Malgorzata Marek-Sadowska, Circuit Optimization by Rewiring, IEEE Transactions on Computers, v.48 n.9, p.962-970, September 1999[doi>10.1109/12.795224]
Yung-Chih Chen , Chun-Yao Wang, Fast detection of node mergers using logic implications, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687545]
Yung-Chih Chen , Chun-Yao Wang, Node addition and removal in the presence of don't cares, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837399]
David Ihsin Cheng , Chih-Chang Lin , Malgorzata Marek-Sadowska, Circuit partitioning with logic perturbation, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.650-655, November 05-09, 1995, San Jose, California, USA
Cheng, K. T. and Entrena, L. A. 1993. Multi-Level logic optimization by redundancy addition and removal. InProceedings of the 4th European Conference on Design Automation with the European Event in ASIC Design. 373--377.
F. S. Chim , T. K. Lam , Y. L. Wu, On improved scheme for digital circuit rewiring and application on further improving FPGA technology mapping, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Jason Cong , Joey Y. Lin , Wangning Long, A new enhanced SPFD rewiring algorithm, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.672-678, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774671]
Damiani, M. and de Micheli, G.1990. Observability don’t care sets and Boolean relations. InIEEE International Conference on Computer-Aided Design Digest of Technical Papers. 502--505.
L. A. Entrena , Kwang-Ting Cheng, Combinational and sequential logic optimization by redundancy addition and removal, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.7, p.909-916, November 2006[doi>10.1109/43.391740]
Mahesh A. Iyer , Miron Abramovici, FIRE: a fault-independent combinational redundancy identification algorithm, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.2, p.295-301, June 1996[doi>10.1109/92.502203]
Jiang, M., Tang, W. C., Young, E. F. Y., and Wu, Y. L.2009. Rewired retiming for free flip-flop reductions without delay penalty. InProceedings of the VLSI Design Automation and Test Conference.174--177.
T. Kirkland , M. R. Mercer, A topological search algorithm for ATPG, Proceedings of the 24th ACM/IEEE Design Automation Conference, p.502-508, June 28-July 01, 1987, Miami Beach, Florida, USA[doi>10.1145/37888.37963]
Wolfgang Kunz , Dhiraj K. Pradhan, Recursive Learning: An Attractive Alternative to the Decision Tree for Test Genration in Digital Circuits, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.816-825, September 20-24, 1992
Chun-Chi Lin , Chun-Yao Wang, Rewiring using IRredundancy removal and addition, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Alan Mishchenko , Satrajit Chatterjee , Robert Brayton, DAG-aware AIG rewriting a fresh look at combinational logic synthesis, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147048]
S. Muroga , Y. Kambayashi , H. C. Lai , J. N. Culliney, The Transduction Method-Design of Logic Networks Based on Permissible Functions, IEEE Transactions on Computers, v.38 n.10, p.1404-1424, October 1989[doi>10.1109/12.35836]
Stephen M. Plaza , Kai-hui Chang , Igor L. Markov , Valeria Bertacco, Node Mergers in the Presence of Don't Cares, Proceedings of the 2007 Asia and South Pacific Design Automation Conference, p.414-419, January 23-26, 2007[doi>10.1109/ASPDAC.2007.358021]
Subarnarekha Sinha , Robert K. Brayton, Implementation and use of SPFDs in optimizing Boolean networks, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.103-110, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288584]
P. Tafertshofer , A. Ganz , K. J. Antreich, IGRAINE-an Implication GRaph-bAsed engINE for fast implication, justification, and propagation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.8, p.907-927, November 2006[doi>10.1109/43.856977]
Tang, W.-C., Lo, W.-H., and Wu, Y.-L. 2007. Further improve excellent graph-based fpga technology mapping by rewiring. InProceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’07).IEEE, 1049--1052.
Chi-An Wu , Ting-Hao Lin , Shao-Lun Huang , Chung-Yang Ric Huang, SAT-controlled redundancy addition and removal: a novel circuit restructuring technique, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Yu-Liang Wu , Chak-Chung Cheung , David Ihsin Cheng , Hongbing Fan, Further improve circuit partitioning using GBAW logic perturbation techniques, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.451-460, June 2003[doi>10.1109/TVLSI.2003.812369]
Catherine L. Zhou , Wai-Chung Tang , Wing-Hang Lo , Yu-Liang Wu, How much can logic perturbation help from netlist to final routing for FPGAs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278707]
Qi Zhu , Nathan Kitchen , Andreas Kuehlmann , Alberto Sangiovanni-Vincentelli, SAT sweeping with local observability don't-cares, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146970]
