
*** Running vivado
    with args -log tryAfter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tryAfter.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tryAfter.tcl -notrace
Command: synth_design -top tryAfter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 128420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 716.988 ; gain = 178.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tryAfter' [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:5]
INFO: [Synth 8-6157] synthesizing module 'fullAdder' [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fullAdder' (1#1) [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tryAfter' (2#1) [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/sources_1/imports/332_Proj/lab1.v:5]
WARNING: [Synth 8-3331] design tryAfter has unconnected port led[7]
WARNING: [Synth 8-3331] design tryAfter has unconnected port led[6]
WARNING: [Synth 8-3331] design tryAfter has unconnected port led[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 780.391 ; gain = 241.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 780.391 ; gain = 241.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 780.391 ; gain = 241.449
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.srcs/constrs_1/imports/Pictures/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 894.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 899.109 ; gain = 5.027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design tryAfter has unconnected port led[7]
WARNING: [Synth 8-3331] design tryAfter has unconnected port led[6]
WARNING: [Synth 8-3331] design tryAfter has unconnected port led[5]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT3  |     2|
|3     |LUT4  |     1|
|4     |LUT6  |     2|
|5     |IBUF  |     8|
|6     |OBUF  |     5|
|7     |OBUFT |     3|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 899.109 ; gain = 360.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 899.109 ; gain = 241.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 899.109 ; gain = 360.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 39 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 909.898 ; gain = 621.023
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 909.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/is2751zv/Documents/git/schoolWork/digitalCircuits/dc-lab7/332_Proj/lab1/lab1.runs/synth_1/tryAfter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tryAfter_utilization_synth.rpt -pb tryAfter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 14:51:11 2019...
