
robomas_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bde0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800bf68  0800bf68  0001bf68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c020  0800c020  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  0800c020  0800c020  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c020  0800c020  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800c020  0800c020  0001c020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c028  0800c028  0001c028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c02c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001460  200001d4  0800c200  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001634  0800c200  00021634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018e8e  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000042b1  00000000  00000000  000390d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001260  00000000  00000000  0003d388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000de6  00000000  00000000  0003e5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000229e7  00000000  00000000  0003f3ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019c8f  00000000  00000000  00061db5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b29ec  00000000  00000000  0007ba44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004c1c  00000000  00000000  0012e430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0013304c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001d4 	.word	0x200001d4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800bf50 	.word	0x0800bf50

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001d8 	.word	0x200001d8
 80001c4:	0800bf50 	.word	0x0800bf50

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <cobs_encode>:
#ifdef __cplusplus
extern "C"
{
#endif
    inline void cobs_encode(const uint8_t data[], uint8_t return_data[], int data_size)
    {
 8000a04:	b480      	push	{r7}
 8000a06:	b087      	sub	sp, #28
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	60f8      	str	r0, [r7, #12]
 8000a0c:	60b9      	str	r1, [r7, #8]
 8000a0e:	607a      	str	r2, [r7, #4]
        int zero_index = data_size + 1; // this is return_data index
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	3301      	adds	r3, #1
 8000a14:	617b      	str	r3, [r7, #20]
        return_data[zero_index] = 0x00;
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	68ba      	ldr	r2, [r7, #8]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	701a      	strb	r2, [r3, #0]
        for (int i = data_size; i > 0; i--)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	613b      	str	r3, [r7, #16]
 8000a24:	e01f      	b.n	8000a66 <cobs_encode+0x62>
        {
            if (data[i - 1] == 0x00)
 8000a26:	693b      	ldr	r3, [r7, #16]
 8000a28:	3b01      	subs	r3, #1
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d10c      	bne.n	8000a4e <cobs_encode+0x4a>
            {
                return_data[i] = (uint8_t)(zero_index - i);
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	b2d9      	uxtb	r1, r3
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	68b8      	ldr	r0, [r7, #8]
 8000a40:	4403      	add	r3, r0
 8000a42:	1a8a      	subs	r2, r1, r2
 8000a44:	b2d2      	uxtb	r2, r2
 8000a46:	701a      	strb	r2, [r3, #0]
                zero_index = i;
 8000a48:	693b      	ldr	r3, [r7, #16]
 8000a4a:	617b      	str	r3, [r7, #20]
 8000a4c:	e008      	b.n	8000a60 <cobs_encode+0x5c>
            }
            else
            {
                return_data[i] = data[i - 1];
 8000a4e:	693b      	ldr	r3, [r7, #16]
 8000a50:	3b01      	subs	r3, #1
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	441a      	add	r2, r3
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	68b9      	ldr	r1, [r7, #8]
 8000a5a:	440b      	add	r3, r1
 8000a5c:	7812      	ldrb	r2, [r2, #0]
 8000a5e:	701a      	strb	r2, [r3, #0]
        for (int i = data_size; i > 0; i--)
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	3b01      	subs	r3, #1
 8000a64:	613b      	str	r3, [r7, #16]
 8000a66:	693b      	ldr	r3, [r7, #16]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	dcdc      	bgt.n	8000a26 <cobs_encode+0x22>
            }
        }
        return_data[0] = zero_index;
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	b2da      	uxtb	r2, r3
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	701a      	strb	r2, [r3, #0]
    }
 8000a74:	bf00      	nop
 8000a76:	371c      	adds	r7, #28
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <_ZN9MotorCtrl7setModeEPh>:
		param.e_pre[ReceiveID-0x201] = e;
	}
	return true;
}

inline void MotorCtrl::setMode(uint8_t usb_msg[]){
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
 8000a88:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	e031      	b.n	8000af4 <_ZN9MotorCtrl7setModeEPh+0x74>
		if(usb_msg[i]==0){
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	683a      	ldr	r2, [r7, #0]
 8000a94:	4413      	add	r3, r2
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d105      	bne.n	8000aa8 <_ZN9MotorCtrl7setModeEPh+0x28>
			param.mode[i] = Mode::dis;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000aa6:	e022      	b.n	8000aee <_ZN9MotorCtrl7setModeEPh+0x6e>
		}else if(usb_msg[i]==1){
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	683a      	ldr	r2, [r7, #0]
 8000aac:	4413      	add	r3, r2
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d105      	bne.n	8000ac0 <_ZN9MotorCtrl7setModeEPh+0x40>
			param.mode[i] = Mode::vel;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	68fa      	ldr	r2, [r7, #12]
 8000ab8:	2101      	movs	r1, #1
 8000aba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000abe:	e016      	b.n	8000aee <_ZN9MotorCtrl7setModeEPh+0x6e>
		}else if(usb_msg[i]==2){
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	683a      	ldr	r2, [r7, #0]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	2b02      	cmp	r3, #2
 8000aca:	d105      	bne.n	8000ad8 <_ZN9MotorCtrl7setModeEPh+0x58>
			param.mode[i] = Mode::pos;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	2102      	movs	r1, #2
 8000ad2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000ad6:	e00a      	b.n	8000aee <_ZN9MotorCtrl7setModeEPh+0x6e>
		}else if(usb_msg[i]==3){
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	683a      	ldr	r2, [r7, #0]
 8000adc:	4413      	add	r3, r2
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b03      	cmp	r3, #3
 8000ae2:	d104      	bne.n	8000aee <_ZN9MotorCtrl7setModeEPh+0x6e>
			param.mode[i] = Mode::hom;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	2103      	movs	r1, #3
 8000aea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i =0;i<8;i++){
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	3301      	adds	r3, #1
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	2b07      	cmp	r3, #7
 8000af8:	ddca      	ble.n	8000a90 <_ZN9MotorCtrl7setModeEPh+0x10>
		}
	}
	if(usb_msg[8] == 1){
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	3308      	adds	r3, #8
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d104      	bne.n	8000b0e <_ZN9MotorCtrl7setModeEPh+0x8e>
		diag=1;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2201      	movs	r2, #1
 8000b08:	f883 2166 	strb.w	r2, [r3, #358]	; 0x166
	}else if(usb_msg[8] == 1){
		diag=0;
	}
}
 8000b0c:	e008      	b.n	8000b20 <_ZN9MotorCtrl7setModeEPh+0xa0>
	}else if(usb_msg[8] == 1){
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	3308      	adds	r3, #8
 8000b12:	781b      	ldrb	r3, [r3, #0]
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d103      	bne.n	8000b20 <_ZN9MotorCtrl7setModeEPh+0xa0>
		diag=0;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f883 2166 	strb.w	r2, [r3, #358]	; 0x166
}
 8000b20:	bf00      	nop
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr

08000b2c <_ZN9MotorCtrl7setTempEPh>:

inline void MotorCtrl::setTemp(uint8_t usb_msg[]){
 8000b2c:	b480      	push	{r7}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
	for(int i = 0;i<8;i++){
 8000b36:	2300      	movs	r3, #0
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	e00c      	b.n	8000b56 <_ZN9MotorCtrl7setTempEPh+0x2a>
		param.limitTemp[i]=usb_msg[i];
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	683a      	ldr	r2, [r7, #0]
 8000b40:	4413      	add	r3, r2
 8000b42:	7819      	ldrb	r1, [r3, #0]
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	4413      	add	r3, r2
 8000b4a:	33e8      	adds	r3, #232	; 0xe8
 8000b4c:	460a      	mov	r2, r1
 8000b4e:	701a      	strb	r2, [r3, #0]
	for(int i = 0;i<8;i++){
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	3301      	adds	r3, #1
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	2b07      	cmp	r3, #7
 8000b5a:	ddef      	ble.n	8000b3c <_ZN9MotorCtrl7setTempEPh+0x10>
	}
}
 8000b5c:	bf00      	nop
 8000b5e:	bf00      	nop
 8000b60:	3714      	adds	r7, #20
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr

08000b6a <_ZN9MotorCtrl9setTargetEPh>:

inline void MotorCtrl::setTarget(uint8_t usb_msg[]){
 8000b6a:	b480      	push	{r7}
 8000b6c:	b085      	sub	sp, #20
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
 8000b72:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	e028      	b.n	8000bcc <_ZN9MotorCtrl9setTargetEPh+0x62>
		uint32_t buf = (usb_msg[4*i+1] << 24) | (usb_msg[4*i+2] << 16) | (usb_msg[4*i+3] << 8) | (usb_msg[4*i+4] << 0);
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	3301      	adds	r3, #1
 8000b80:	683a      	ldr	r2, [r7, #0]
 8000b82:	4413      	add	r3, r2
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	061a      	lsls	r2, r3, #24
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	3302      	adds	r3, #2
 8000b8e:	6839      	ldr	r1, [r7, #0]
 8000b90:	440b      	add	r3, r1
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	041b      	lsls	r3, r3, #16
 8000b96:	431a      	orrs	r2, r3
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	3303      	adds	r3, #3
 8000b9e:	6839      	ldr	r1, [r7, #0]
 8000ba0:	440b      	add	r3, r1
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	021b      	lsls	r3, r3, #8
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	68fa      	ldr	r2, [r7, #12]
 8000baa:	0092      	lsls	r2, r2, #2
 8000bac:	3204      	adds	r2, #4
 8000bae:	6839      	ldr	r1, [r7, #0]
 8000bb0:	440a      	add	r2, r1
 8000bb2:	7812      	ldrb	r2, [r2, #0]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.target[i],&buf,1);
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	3310      	adds	r3, #16
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	7a3a      	ldrb	r2, [r7, #8]
 8000bc4:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2b07      	cmp	r3, #7
 8000bd0:	ddd3      	ble.n	8000b7a <_ZN9MotorCtrl9setTargetEPh+0x10>
	}
}
 8000bd2:	bf00      	nop
 8000bd4:	bf00      	nop
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <_ZN9MotorCtrl5setKpEPh>:

inline void MotorCtrl::setKp(uint8_t usb_msg[]){
 8000be0:	b480      	push	{r7}
 8000be2:	b085      	sub	sp, #20
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
 8000be8:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 8000bea:	2300      	movs	r3, #0
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	e028      	b.n	8000c42 <_ZN9MotorCtrl5setKpEPh+0x62>
		uint32_t buf = (usb_msg[4*i+1] << 24) | (usb_msg[4*i+2] << 16) | (usb_msg[4*i+3] << 8) | (usb_msg[4*i+4] << 0);
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	009b      	lsls	r3, r3, #2
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	683a      	ldr	r2, [r7, #0]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	061a      	lsls	r2, r3, #24
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	009b      	lsls	r3, r3, #2
 8000c02:	3302      	adds	r3, #2
 8000c04:	6839      	ldr	r1, [r7, #0]
 8000c06:	440b      	add	r3, r1
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	041b      	lsls	r3, r3, #16
 8000c0c:	431a      	orrs	r2, r3
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	3303      	adds	r3, #3
 8000c14:	6839      	ldr	r1, [r7, #0]
 8000c16:	440b      	add	r3, r1
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	021b      	lsls	r3, r3, #8
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	68fa      	ldr	r2, [r7, #12]
 8000c20:	0092      	lsls	r2, r2, #2
 8000c22:	3204      	adds	r2, #4
 8000c24:	6839      	ldr	r1, [r7, #0]
 8000c26:	440a      	add	r2, r1
 8000c28:	7812      	ldrb	r2, [r2, #0]
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Kp[i],&buf,1);
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	333c      	adds	r3, #60	; 0x3c
 8000c32:	009b      	lsls	r3, r3, #2
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	4413      	add	r3, r2
 8000c38:	7a3a      	ldrb	r2, [r7, #8]
 8000c3a:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	2b07      	cmp	r3, #7
 8000c46:	ddd3      	ble.n	8000bf0 <_ZN9MotorCtrl5setKpEPh+0x10>
	}
}
 8000c48:	bf00      	nop
 8000c4a:	bf00      	nop
 8000c4c:	3714      	adds	r7, #20
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <_ZN9MotorCtrl5setKiEPh>:

inline void MotorCtrl::setKi(uint8_t usb_msg[]){
 8000c56:	b480      	push	{r7}
 8000c58:	b085      	sub	sp, #20
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
 8000c5e:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 8000c60:	2300      	movs	r3, #0
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	e028      	b.n	8000cb8 <_ZN9MotorCtrl5setKiEPh+0x62>
		uint32_t buf = (usb_msg[4*i+1] << 24) | (usb_msg[4*i+2] << 16) | (usb_msg[4*i+3] << 8) | (usb_msg[4*i+4] << 0);
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	009b      	lsls	r3, r3, #2
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	683a      	ldr	r2, [r7, #0]
 8000c6e:	4413      	add	r3, r2
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	061a      	lsls	r2, r3, #24
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	3302      	adds	r3, #2
 8000c7a:	6839      	ldr	r1, [r7, #0]
 8000c7c:	440b      	add	r3, r1
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	041b      	lsls	r3, r3, #16
 8000c82:	431a      	orrs	r2, r3
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	3303      	adds	r3, #3
 8000c8a:	6839      	ldr	r1, [r7, #0]
 8000c8c:	440b      	add	r3, r1
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	021b      	lsls	r3, r3, #8
 8000c92:	4313      	orrs	r3, r2
 8000c94:	68fa      	ldr	r2, [r7, #12]
 8000c96:	0092      	lsls	r2, r2, #2
 8000c98:	3204      	adds	r2, #4
 8000c9a:	6839      	ldr	r1, [r7, #0]
 8000c9c:	440a      	add	r2, r1
 8000c9e:	7812      	ldrb	r2, [r2, #0]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Ki[i],&buf,1);
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	3344      	adds	r3, #68	; 0x44
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	687a      	ldr	r2, [r7, #4]
 8000cac:	4413      	add	r3, r2
 8000cae:	7a3a      	ldrb	r2, [r7, #8]
 8000cb0:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	60fb      	str	r3, [r7, #12]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	2b07      	cmp	r3, #7
 8000cbc:	ddd3      	ble.n	8000c66 <_ZN9MotorCtrl5setKiEPh+0x10>
	}
}
 8000cbe:	bf00      	nop
 8000cc0:	bf00      	nop
 8000cc2:	3714      	adds	r7, #20
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <_ZN9MotorCtrl5setKdEPh>:

inline void MotorCtrl::setKd(uint8_t usb_msg[]){
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60fb      	str	r3, [r7, #12]
 8000cda:	e028      	b.n	8000d2e <_ZN9MotorCtrl5setKdEPh+0x62>
		uint32_t buf = (usb_msg[4*i+1] << 24) | (usb_msg[4*i+2] << 16) | (usb_msg[4*i+3] << 8) | (usb_msg[4*i+4] << 0);
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	683a      	ldr	r2, [r7, #0]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	061a      	lsls	r2, r3, #24
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	3302      	adds	r3, #2
 8000cf0:	6839      	ldr	r1, [r7, #0]
 8000cf2:	440b      	add	r3, r1
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	041b      	lsls	r3, r3, #16
 8000cf8:	431a      	orrs	r2, r3
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	3303      	adds	r3, #3
 8000d00:	6839      	ldr	r1, [r7, #0]
 8000d02:	440b      	add	r3, r1
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	021b      	lsls	r3, r3, #8
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	68fa      	ldr	r2, [r7, #12]
 8000d0c:	0092      	lsls	r2, r2, #2
 8000d0e:	3204      	adds	r2, #4
 8000d10:	6839      	ldr	r1, [r7, #0]
 8000d12:	440a      	add	r2, r1
 8000d14:	7812      	ldrb	r2, [r2, #0]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Kp[i],&buf,1);
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	333c      	adds	r3, #60	; 0x3c
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	4413      	add	r3, r2
 8000d24:	7a3a      	ldrb	r2, [r7, #8]
 8000d26:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	2b07      	cmp	r3, #7
 8000d32:	ddd3      	ble.n	8000cdc <_ZN9MotorCtrl5setKdEPh+0x10>
	}
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	3714      	adds	r7, #20
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <usb_process>:
void usb_to_can(uint8_t usb_msg[], const uint8_t len);
void robomaster(uint8_t usb_msg[], const uint8_t len);

// it process  all usb messages
void usb_process(uint8_t usb_msg[], const uint8_t len)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	70fb      	strb	r3, [r7, #3]
    ... : some data
    */

    // if you want to add new command, you can add it here
    // attention: it is called in interrupt, so it should be short
    switch (usb_msg[0] >> 4)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	091b      	lsrs	r3, r3, #4
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	2b03      	cmp	r3, #3
 8000d5a:	d010      	beq.n	8000d7e <usb_process+0x3a>
 8000d5c:	2b03      	cmp	r3, #3
 8000d5e:	dc13      	bgt.n	8000d88 <usb_process+0x44>
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d002      	beq.n	8000d6a <usb_process+0x26>
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d006      	beq.n	8000d76 <usb_process+0x32>
    case 0x03: //robomaster_set_parameter
    {
    	robomaster(usb_msg, len);
    }
    default:
        break;
 8000d68:	e00e      	b.n	8000d88 <usb_process+0x44>
        usb_to_can(usb_msg, len);
 8000d6a:	78fb      	ldrb	r3, [r7, #3]
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f000 f888 	bl	8000e84 <_Z10usb_to_canPhh>
    break;
 8000d74:	e009      	b.n	8000d8a <usb_process+0x46>
        CDC_Transmit_FS(HelloSLCAN_encoded, 11 + 2);
 8000d76:	210d      	movs	r1, #13
 8000d78:	4806      	ldr	r0, [pc, #24]	; (8000d94 <usb_process+0x50>)
 8000d7a:	f00a fc99 	bl	800b6b0 <CDC_Transmit_FS>
    	robomaster(usb_msg, len);
 8000d7e:	78fb      	ldrb	r3, [r7, #3]
 8000d80:	4619      	mov	r1, r3
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f000 f8f0 	bl	8000f68 <_Z10robomasterPhh>
        break;
 8000d88:	bf00      	nop
    }
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	20000000 	.word	0x20000000

08000d98 <can_process>:

// it process all can messages
// the Data is used for USB buffer. can_process set header information to Data[0~5].
// It is a terrible code. Sorry for hard work to read the code.
void can_process(const CAN_RxHeaderTypeDef *RxHeader, uint8_t Data[])
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
    uint8_t id[4] : can id
    uint8_t dlc : data length
    uint8_t data[8] : data (it is pre-writtten.)
    */

    if (RxHeader->IDE == CAN_ID_STD)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	689b      	ldr	r3, [r3, #8]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d11e      	bne.n	8000de8 <can_process+0x50>
    {
        // standard id
        Data[1] = (RxHeader->StdId >> 24) & 0xFF;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	0e1a      	lsrs	r2, r3, #24
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	3301      	adds	r3, #1
 8000db4:	b2d2      	uxtb	r2, r2
 8000db6:	701a      	strb	r2, [r3, #0]
        Data[2] = (RxHeader->StdId >> 16) & 0xFF;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	0c1a      	lsrs	r2, r3, #16
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	3302      	adds	r3, #2
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	701a      	strb	r2, [r3, #0]
        Data[3] = (RxHeader->StdId >> 8) & 0xFF;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	0a1a      	lsrs	r2, r3, #8
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	3303      	adds	r3, #3
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	701a      	strb	r2, [r3, #0]
        Data[4] = (RxHeader->StdId >> 0) & 0xFF;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	3304      	adds	r3, #4
 8000ddc:	b2d2      	uxtb	r2, r2
 8000dde:	701a      	strb	r2, [r3, #0]

        // is_extended not set
        Data[0] = 0x00;
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	2200      	movs	r2, #0
 8000de4:	701a      	strb	r2, [r3, #0]
 8000de6:	e01d      	b.n	8000e24 <can_process+0x8c>
    }
    else
    {
        // extended id
        Data[1] = (RxHeader->ExtId >> 24) & 0xFF;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	0e1a      	lsrs	r2, r3, #24
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	3301      	adds	r3, #1
 8000df2:	b2d2      	uxtb	r2, r2
 8000df4:	701a      	strb	r2, [r3, #0]
        Data[2] = (RxHeader->ExtId >> 16) & 0xFF;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	0c1a      	lsrs	r2, r3, #16
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	3302      	adds	r3, #2
 8000e00:	b2d2      	uxtb	r2, r2
 8000e02:	701a      	strb	r2, [r3, #0]
        Data[3] = (RxHeader->ExtId >> 8) & 0xFF;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	0a1a      	lsrs	r2, r3, #8
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	3303      	adds	r3, #3
 8000e0e:	b2d2      	uxtb	r2, r2
 8000e10:	701a      	strb	r2, [r3, #0]
        Data[4] = (RxHeader->ExtId >> 0) & 0xFF;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	3304      	adds	r3, #4
 8000e1a:	b2d2      	uxtb	r2, r2
 8000e1c:	701a      	strb	r2, [r3, #0]

        // is_extended set
        Data[0] = 0x1 << 1;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	2202      	movs	r2, #2
 8000e22:	701a      	strb	r2, [r3, #0]
    }

    // is_rtr
    if (RxHeader->RTR == CAN_RTR_REMOTE)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d106      	bne.n	8000e3a <can_process+0xa2>
    {
        Data[0] |= 0x1 << 2;
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	f043 0304 	orr.w	r3, r3, #4
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	701a      	strb	r2, [r3, #0]

    // is_error
    //?

    // dlc
    Data[5] = RxHeader->DLC;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	691a      	ldr	r2, [r3, #16]
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	3305      	adds	r3, #5
 8000e42:	b2d2      	uxtb	r2, r2
 8000e44:	701a      	strb	r2, [r3, #0]

    // encode data
    uint8_t encoded_data[14 + 2];

    cobs_encode(Data, encoded_data, 14);
 8000e46:	f107 0308 	add.w	r3, r7, #8
 8000e4a:	220e      	movs	r2, #14
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	6838      	ldr	r0, [r7, #0]
 8000e50:	f7ff fdd8 	bl	8000a04 <cobs_encode>
    led_on(green);
 8000e54:	2001      	movs	r0, #1
 8000e56:	f000 f8c7 	bl	8000fe8 <led_on>
    if (CDC_Transmit_FS(encoded_data, 14 + 2) == USBD_OK)
 8000e5a:	f107 0308 	add.w	r3, r7, #8
 8000e5e:	2110      	movs	r1, #16
 8000e60:	4618      	mov	r0, r3
 8000e62:	f00a fc25 	bl	800b6b0 <CDC_Transmit_FS>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	bf0c      	ite	eq
 8000e6c:	2301      	moveq	r3, #1
 8000e6e:	2300      	movne	r3, #0
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d002      	beq.n	8000e7c <can_process+0xe4>
    {
        led_on(green);
 8000e76:	2001      	movs	r0, #1
 8000e78:	f000 f8b6 	bl	8000fe8 <led_on>
    }
    else
    {
        // transmit fail
    }
}
 8000e7c:	bf00      	nop
 8000e7e:	3718      	adds	r7, #24
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <_Z10usb_to_canPhh>:

CAN_TxHeaderTypeDef TxHeader;
uint32_t TxMailbox;
// it process usb messages to normal can messages
void usb_to_can(uint8_t usb_msg[], const uint8_t len)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	70fb      	strb	r3, [r7, #3]
    uint8_t command & frame_type: (command: if it is normal can frame, it is 0x00.)<<4 | is_rtr << 2 | is_extended << 1 | is_error
    uint8_t id[4] : can id
    uint8_t dlc : data length
    uint8_t data[8] : data
    */
    if (usb_msg[0] & 0x02)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	f003 0302 	and.w	r3, r3, #2
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d018      	beq.n	8000ece <_Z10usb_to_canPhh+0x4a>
    {
        // extended id
        TxHeader.IDE = CAN_ID_EXT;
 8000e9c:	4b2f      	ldr	r3, [pc, #188]	; (8000f5c <_Z10usb_to_canPhh+0xd8>)
 8000e9e:	2204      	movs	r2, #4
 8000ea0:	609a      	str	r2, [r3, #8]
        TxHeader.ExtId = (usb_msg[1] << 24) | (usb_msg[2] << 16) | (usb_msg[3] << 8) | (usb_msg[4] << 0);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	061a      	lsls	r2, r3, #24
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	3302      	adds	r3, #2
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	041b      	lsls	r3, r3, #16
 8000eb2:	431a      	orrs	r2, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3303      	adds	r3, #3
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	021b      	lsls	r3, r3, #8
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	3204      	adds	r2, #4
 8000ec2:	7812      	ldrb	r2, [r2, #0]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	4b24      	ldr	r3, [pc, #144]	; (8000f5c <_Z10usb_to_canPhh+0xd8>)
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	e017      	b.n	8000efe <_Z10usb_to_canPhh+0x7a>
    }
    else
    {
        // standard id
        TxHeader.IDE = CAN_ID_STD;
 8000ece:	4b23      	ldr	r3, [pc, #140]	; (8000f5c <_Z10usb_to_canPhh+0xd8>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	609a      	str	r2, [r3, #8]
        TxHeader.StdId = (usb_msg[1] << 24) | (usb_msg[2] << 16) | (usb_msg[3] << 8) | (usb_msg[4] << 0);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	061a      	lsls	r2, r3, #24
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	3302      	adds	r3, #2
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	041b      	lsls	r3, r3, #16
 8000ee4:	431a      	orrs	r2, r3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	3303      	adds	r3, #3
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	021b      	lsls	r3, r3, #8
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	3204      	adds	r2, #4
 8000ef4:	7812      	ldrb	r2, [r2, #0]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <_Z10usb_to_canPhh+0xd8>)
 8000efc:	601a      	str	r2, [r3, #0]
    }

    // is_rtr
    if (usb_msg[0] & 0x04)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	f003 0304 	and.w	r3, r3, #4
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d003      	beq.n	8000f12 <_Z10usb_to_canPhh+0x8e>
    {
        TxHeader.RTR = CAN_RTR_REMOTE;
 8000f0a:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <_Z10usb_to_canPhh+0xd8>)
 8000f0c:	2202      	movs	r2, #2
 8000f0e:	60da      	str	r2, [r3, #12]
 8000f10:	e002      	b.n	8000f18 <_Z10usb_to_canPhh+0x94>
    }
    else
    {
        TxHeader.RTR = CAN_RTR_DATA;
 8000f12:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <_Z10usb_to_canPhh+0xd8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	60da      	str	r2, [r3, #12]
    }

    // is_error
    //?

    TxHeader.TransmitGlobalTime = DISABLE;
 8000f18:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <_Z10usb_to_canPhh+0xd8>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	751a      	strb	r2, [r3, #20]
    // dlc
    TxHeader.DLC = usb_msg[5];
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	3305      	adds	r3, #5
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b0d      	ldr	r3, [pc, #52]	; (8000f5c <_Z10usb_to_canPhh+0xd8>)
 8000f28:	611a      	str	r2, [r3, #16]

    if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan))
 8000f2a:	480d      	ldr	r0, [pc, #52]	; (8000f60 <_Z10usb_to_canPhh+0xdc>)
 8000f2c:	f001 fbaf 	bl	800268e <HAL_CAN_GetTxMailboxesFreeLevel>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	bf14      	ite	ne
 8000f36:	2301      	movne	r3, #1
 8000f38:	2300      	moveq	r3, #0
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d009      	beq.n	8000f54 <_Z10usb_to_canPhh+0xd0>
    {
        led_on(can);
 8000f40:	2000      	movs	r0, #0
 8000f42:	f000 f851 	bl	8000fe8 <led_on>
        HAL_CAN_AddTxMessage(&hcan, &TxHeader, usb_msg + 6, &TxMailbox);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	1d9a      	adds	r2, r3, #6
 8000f4a:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <_Z10usb_to_canPhh+0xe0>)
 8000f4c:	4903      	ldr	r1, [pc, #12]	; (8000f5c <_Z10usb_to_canPhh+0xd8>)
 8000f4e:	4804      	ldr	r0, [pc, #16]	; (8000f60 <_Z10usb_to_canPhh+0xdc>)
 8000f50:	f001 facd 	bl	80024ee <HAL_CAN_AddTxMessage>
    }
}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	200001f0 	.word	0x200001f0
 8000f60:	2000020c 	.word	0x2000020c
 8000f64:	20000208 	.word	0x20000208

08000f68 <_Z10robomasterPhh>:

void robomaster(uint8_t usb_msg[], const uint8_t len){
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	460b      	mov	r3, r1
 8000f72:	70fb      	strb	r3, [r7, #3]
	// data structure
	/*
	uint8_t command & prosess_id: (command: if it is normal can frame,
	uint8_t data[8or9or32] : data
    */
	switch (usb_msg[0] & 0x0f){
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	f003 030f 	and.w	r3, r3, #15
 8000f7c:	2b05      	cmp	r3, #5
 8000f7e:	d82d      	bhi.n	8000fdc <_Z10robomasterPhh+0x74>
 8000f80:	a201      	add	r2, pc, #4	; (adr r2, 8000f88 <_Z10robomasterPhh+0x20>)
 8000f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f86:	bf00      	nop
 8000f88:	08000fa1 	.word	0x08000fa1
 8000f8c:	08000fab 	.word	0x08000fab
 8000f90:	08000fb5 	.word	0x08000fb5
 8000f94:	08000fbf 	.word	0x08000fbf
 8000f98:	08000fc9 	.word	0x08000fc9
 8000f9c:	08000fd3 	.word	0x08000fd3
	case 0x00:{
		motor.setMode(usb_msg);
 8000fa0:	6879      	ldr	r1, [r7, #4]
 8000fa2:	4810      	ldr	r0, [pc, #64]	; (8000fe4 <_Z10robomasterPhh+0x7c>)
 8000fa4:	f7ff fd6c 	bl	8000a80 <_ZN9MotorCtrl7setModeEPh>
		break;
 8000fa8:	e018      	b.n	8000fdc <_Z10robomasterPhh+0x74>
	}case 0x01:{
		motor.setTemp(usb_msg);
 8000faa:	6879      	ldr	r1, [r7, #4]
 8000fac:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <_Z10robomasterPhh+0x7c>)
 8000fae:	f7ff fdbd 	bl	8000b2c <_ZN9MotorCtrl7setTempEPh>
		break;
 8000fb2:	e013      	b.n	8000fdc <_Z10robomasterPhh+0x74>
	}case 0x02:{
		motor.setTarget(usb_msg);
 8000fb4:	6879      	ldr	r1, [r7, #4]
 8000fb6:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <_Z10robomasterPhh+0x7c>)
 8000fb8:	f7ff fdd7 	bl	8000b6a <_ZN9MotorCtrl9setTargetEPh>
		break;
 8000fbc:	e00e      	b.n	8000fdc <_Z10robomasterPhh+0x74>
	}case 0x03:{
		motor.setKp(usb_msg);
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	4808      	ldr	r0, [pc, #32]	; (8000fe4 <_Z10robomasterPhh+0x7c>)
 8000fc2:	f7ff fe0d 	bl	8000be0 <_ZN9MotorCtrl5setKpEPh>
		break;
 8000fc6:	e009      	b.n	8000fdc <_Z10robomasterPhh+0x74>
	}case 0x04:{
		motor.setKi(usb_msg);
 8000fc8:	6879      	ldr	r1, [r7, #4]
 8000fca:	4806      	ldr	r0, [pc, #24]	; (8000fe4 <_Z10robomasterPhh+0x7c>)
 8000fcc:	f7ff fe43 	bl	8000c56 <_ZN9MotorCtrl5setKiEPh>
		break;
 8000fd0:	e004      	b.n	8000fdc <_Z10robomasterPhh+0x74>
	}case 0x05:{
		motor.setKd(usb_msg);
 8000fd2:	6879      	ldr	r1, [r7, #4]
 8000fd4:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <_Z10robomasterPhh+0x7c>)
 8000fd6:	f7ff fe79 	bl	8000ccc <_ZN9MotorCtrl5setKdEPh>
	}
	}
}
 8000fda:	e7ff      	b.n	8000fdc <_Z10robomasterPhh+0x74>
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000280 	.word	0x20000280

08000fe8 <led_on>:
        {LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, 0, 0},
        {LED_RED_GPIO_Port, LED_RED_Pin, 0, 0},
};

void led_on(led name)
{
 8000fe8:	b590      	push	{r4, r7, lr}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
    // if the led is off.
    if (led_list[name].is_high == 0)
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	4a14      	ldr	r2, [pc, #80]	; (8001048 <led_on+0x60>)
 8000ff6:	011b      	lsls	r3, r3, #4
 8000ff8:	4413      	add	r3, r2
 8000ffa:	330c      	adds	r3, #12
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d11e      	bne.n	8001040 <led_on+0x58>
    {
        HAL_GPIO_WritePin(led_list[name].gpio, led_list[name].pin, GPIO_PIN_SET);
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	4a10      	ldr	r2, [pc, #64]	; (8001048 <led_on+0x60>)
 8001006:	011b      	lsls	r3, r3, #4
 8001008:	4413      	add	r3, r2
 800100a:	6818      	ldr	r0, [r3, #0]
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	4a0e      	ldr	r2, [pc, #56]	; (8001048 <led_on+0x60>)
 8001010:	011b      	lsls	r3, r3, #4
 8001012:	4413      	add	r3, r2
 8001014:	3304      	adds	r3, #4
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	2201      	movs	r2, #1
 800101a:	4619      	mov	r1, r3
 800101c:	f002 f988 	bl	8003330 <HAL_GPIO_WritePin>
        led_list[name].before_tick = HAL_GetTick();
 8001020:	79fc      	ldrb	r4, [r7, #7]
 8001022:	f001 f84f 	bl	80020c4 <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	4907      	ldr	r1, [pc, #28]	; (8001048 <led_on+0x60>)
 800102a:	0123      	lsls	r3, r4, #4
 800102c:	440b      	add	r3, r1
 800102e:	3308      	adds	r3, #8
 8001030:	601a      	str	r2, [r3, #0]
        led_list[name].is_high = 1;
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	4a04      	ldr	r2, [pc, #16]	; (8001048 <led_on+0x60>)
 8001036:	011b      	lsls	r3, r3, #4
 8001038:	4413      	add	r3, r2
 800103a:	330c      	adds	r3, #12
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
    }
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	20000010 	.word	0x20000010

0800104c <led_process>:

void led_process(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
    for (int i = 0; i < LED_LIST_SIZE; i++)
 8001052:	2300      	movs	r3, #0
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	e02d      	b.n	80010b4 <led_process+0x68>
    {
        if (led_list[i].is_high && ((HAL_GetTick() - led_list[i].before_tick) > LED_INTERVAL))
 8001058:	4a1a      	ldr	r2, [pc, #104]	; (80010c4 <led_process+0x78>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	011b      	lsls	r3, r3, #4
 800105e:	4413      	add	r3, r2
 8001060:	330c      	adds	r3, #12
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d022      	beq.n	80010ae <led_process+0x62>
 8001068:	f001 f82c 	bl	80020c4 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	4915      	ldr	r1, [pc, #84]	; (80010c4 <led_process+0x78>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	011b      	lsls	r3, r3, #4
 8001074:	440b      	add	r3, r1
 8001076:	3308      	adds	r3, #8
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001080:	d915      	bls.n	80010ae <led_process+0x62>
        {
            HAL_GPIO_WritePin(led_list[i].gpio, led_list[i].pin, GPIO_PIN_RESET);
 8001082:	4a10      	ldr	r2, [pc, #64]	; (80010c4 <led_process+0x78>)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	011b      	lsls	r3, r3, #4
 8001088:	4413      	add	r3, r2
 800108a:	6818      	ldr	r0, [r3, #0]
 800108c:	4a0d      	ldr	r2, [pc, #52]	; (80010c4 <led_process+0x78>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	011b      	lsls	r3, r3, #4
 8001092:	4413      	add	r3, r2
 8001094:	3304      	adds	r3, #4
 8001096:	881b      	ldrh	r3, [r3, #0]
 8001098:	2200      	movs	r2, #0
 800109a:	4619      	mov	r1, r3
 800109c:	f002 f948 	bl	8003330 <HAL_GPIO_WritePin>
            led_list[i].is_high = 0;
 80010a0:	4a08      	ldr	r2, [pc, #32]	; (80010c4 <led_process+0x78>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	011b      	lsls	r3, r3, #4
 80010a6:	4413      	add	r3, r2
 80010a8:	330c      	adds	r3, #12
 80010aa:	2200      	movs	r2, #0
 80010ac:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < LED_LIST_SIZE; i++)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	3301      	adds	r3, #1
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2b03      	cmp	r3, #3
 80010b8:	ddce      	ble.n	8001058 <led_process+0xc>
        }
    }
}
 80010ba:	bf00      	nop
 80010bc:	bf00      	nop
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000010 	.word	0x20000010

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08a      	sub	sp, #40	; 0x28
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ce:	f000 ff9f 	bl	8002010 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d2:	f000 f841 	bl	8001158 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d6:	f000 f945 	bl	8001364 <MX_GPIO_Init>
  MX_CAN_Init();
 80010da:	f000 f899 	bl	8001210 <MX_CAN_Init>
  MX_TIM3_Init();
 80010de:	f000 f8cd 	bl	800127c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80010e2:	f00a f96d 	bl	800b3c0 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  led_on(green);
 80010e6:	2001      	movs	r0, #1
 80010e8:	f7ff ff7e 	bl	8000fe8 <led_on>
  led_on(yellow);
 80010ec:	2002      	movs	r0, #2
 80010ee:	f7ff ff7b 	bl	8000fe8 <led_on>
  led_on(red);
 80010f2:	2003      	movs	r0, #3
 80010f4:	f7ff ff78 	bl	8000fe8 <led_on>
  led_on(can);
 80010f8:	2000      	movs	r0, #0
 80010fa:	f7ff ff75 	bl	8000fe8 <led_on>
  CAN_FilterTypeDef filter;
  filter.FilterIdHigh         = 0;                        // ID(?16????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????)
 80010fe:	2300      	movs	r3, #0
 8001100:	603b      	str	r3, [r7, #0]
  filter.FilterIdLow          = 0;                        // ID(?16????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????)
 8001102:	2300      	movs	r3, #0
 8001104:	607b      	str	r3, [r7, #4]
  filter.FilterMaskIdHigh     = 0;                        // (?16????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????)
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
  filter.FilterMaskIdLow      = 0;                        // (?16????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????)
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
  filter.FilterScale          = CAN_FILTERSCALE_32BIT;    // 
 800110e:	2301      	movs	r3, #1
 8001110:	61fb      	str	r3, [r7, #28]
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;         // FIFO
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
  filter.FilterBank           = 0;                        // No
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  filter.FilterMode           = CAN_FILTERMODE_IDMASK;    // ????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 800111a:	2300      	movs	r3, #0
 800111c:	61bb      	str	r3, [r7, #24]
  filter.SlaveStartFilterBank = 14;                       // CANNo
 800111e:	230e      	movs	r3, #14
 8001120:	627b      	str	r3, [r7, #36]	; 0x24
  filter.FilterActivation     = ENABLE;                   // ???????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 8001122:	2301      	movs	r3, #1
 8001124:	623b      	str	r3, [r7, #32]
  if(HAL_CAN_ConfigFilter(&hcan, &filter)!=HAL_OK ){
 8001126:	463b      	mov	r3, r7
 8001128:	4619      	mov	r1, r3
 800112a:	480a      	ldr	r0, [pc, #40]	; (8001154 <main+0x8c>)
 800112c:	f001 f8d1 	bl	80022d2 <HAL_CAN_ConfigFilter>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <main+0x72>
    Error_Handler();
 8001136:	f000 f98d 	bl	8001454 <Error_Handler>
  }

  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)!=HAL_OK){
 800113a:	2102      	movs	r1, #2
 800113c:	4805      	ldr	r0, [pc, #20]	; (8001154 <main+0x8c>)
 800113e:	f001 fbfd 	bl	800293c <HAL_CAN_ActivateNotification>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <main+0x84>
    Error_Handler();
 8001148:	f000 f984 	bl	8001454 <Error_Handler>
  }

  main_cpp();
 800114c:	f000 fb0c 	bl	8001768 <main_cpp>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001150:	e7fe      	b.n	8001150 <main+0x88>
 8001152:	bf00      	nop
 8001154:	2000020c 	.word	0x2000020c

08001158 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b09c      	sub	sp, #112	; 0x70
 800115c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001162:	2228      	movs	r2, #40	; 0x28
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f00a fec6 	bl	800bef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800116c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800117c:	463b      	mov	r3, r7
 800117e:	2234      	movs	r2, #52	; 0x34
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f00a feb8 	bl	800bef8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001188:	2301      	movs	r3, #1
 800118a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800118c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001190:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001192:	2300      	movs	r3, #0
 8001194:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001196:	2301      	movs	r3, #1
 8001198:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800119a:	2302      	movs	r3, #2
 800119c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800119e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011a2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80011a4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80011a8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011ae:	4618      	mov	r0, r3
 80011b0:	f003 fdc8 	bl	8004d44 <HAL_RCC_OscConfig>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <SystemClock_Config+0x66>
  {
    Error_Handler();
 80011ba:	f000 f94b 	bl	8001454 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011be:	230f      	movs	r3, #15
 80011c0:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011c2:	2302      	movs	r3, #2
 80011c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011d0:	2300      	movs	r3, #0
 80011d2:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011d4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80011d8:	2102      	movs	r1, #2
 80011da:	4618      	mov	r0, r3
 80011dc:	f004 fdf0 	bl	8005dc0 <HAL_RCC_ClockConfig>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <SystemClock_Config+0x92>
  {
    Error_Handler();
 80011e6:	f000 f935 	bl	8001454 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80011ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011ee:	603b      	str	r3, [r7, #0]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80011f0:	2300      	movs	r3, #0
 80011f2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011f4:	463b      	mov	r3, r7
 80011f6:	4618      	mov	r0, r3
 80011f8:	f004 ffc8 	bl	800618c <HAL_RCCEx_PeriphCLKConfig>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001202:	f000 f927 	bl	8001454 <Error_Handler>
  }
}
 8001206:	bf00      	nop
 8001208:	3770      	adds	r7, #112	; 0x70
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001214:	4b17      	ldr	r3, [pc, #92]	; (8001274 <MX_CAN_Init+0x64>)
 8001216:	4a18      	ldr	r2, [pc, #96]	; (8001278 <MX_CAN_Init+0x68>)
 8001218:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 800121a:	4b16      	ldr	r3, [pc, #88]	; (8001274 <MX_CAN_Init+0x64>)
 800121c:	2202      	movs	r2, #2
 800121e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001220:	4b14      	ldr	r3, [pc, #80]	; (8001274 <MX_CAN_Init+0x64>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001226:	4b13      	ldr	r3, [pc, #76]	; (8001274 <MX_CAN_Init+0x64>)
 8001228:	2200      	movs	r2, #0
 800122a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_CAN_Init+0x64>)
 800122e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001232:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <MX_CAN_Init+0x64>)
 8001236:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800123a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800123c:	4b0d      	ldr	r3, [pc, #52]	; (8001274 <MX_CAN_Init+0x64>)
 800123e:	2200      	movs	r2, #0
 8001240:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001242:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <MX_CAN_Init+0x64>)
 8001244:	2200      	movs	r2, #0
 8001246:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8001248:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <MX_CAN_Init+0x64>)
 800124a:	2201      	movs	r2, #1
 800124c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800124e:	4b09      	ldr	r3, [pc, #36]	; (8001274 <MX_CAN_Init+0x64>)
 8001250:	2200      	movs	r2, #0
 8001252:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <MX_CAN_Init+0x64>)
 8001256:	2200      	movs	r2, #0
 8001258:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800125a:	4b06      	ldr	r3, [pc, #24]	; (8001274 <MX_CAN_Init+0x64>)
 800125c:	2200      	movs	r2, #0
 800125e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001260:	4804      	ldr	r0, [pc, #16]	; (8001274 <MX_CAN_Init+0x64>)
 8001262:	f000 ff3b 	bl	80020dc <HAL_CAN_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800126c:	f000 f8f2 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	2000020c 	.word	0x2000020c
 8001278:	40006400 	.word	0x40006400

0800127c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08e      	sub	sp, #56	; 0x38
 8001280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001282:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800129c:	463b      	mov	r3, r7
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
 80012a8:	611a      	str	r2, [r3, #16]
 80012aa:	615a      	str	r2, [r3, #20]
 80012ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012ae:	4b2b      	ldr	r3, [pc, #172]	; (800135c <MX_TIM3_Init+0xe0>)
 80012b0:	4a2b      	ldr	r2, [pc, #172]	; (8001360 <MX_TIM3_Init+0xe4>)
 80012b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80012b4:	4b29      	ldr	r3, [pc, #164]	; (800135c <MX_TIM3_Init+0xe0>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ba:	4b28      	ldr	r3, [pc, #160]	; (800135c <MX_TIM3_Init+0xe0>)
 80012bc:	2200      	movs	r2, #0
 80012be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 35999;
 80012c0:	4b26      	ldr	r3, [pc, #152]	; (800135c <MX_TIM3_Init+0xe0>)
 80012c2:	f648 429f 	movw	r2, #35999	; 0x8c9f
 80012c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c8:	4b24      	ldr	r3, [pc, #144]	; (800135c <MX_TIM3_Init+0xe0>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ce:	4b23      	ldr	r3, [pc, #140]	; (800135c <MX_TIM3_Init+0xe0>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012d4:	4821      	ldr	r0, [pc, #132]	; (800135c <MX_TIM3_Init+0xe0>)
 80012d6:	f005 f8eb 	bl	80064b0 <HAL_TIM_Base_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80012e0:	f000 f8b8 	bl	8001454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012e8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012ee:	4619      	mov	r1, r3
 80012f0:	481a      	ldr	r0, [pc, #104]	; (800135c <MX_TIM3_Init+0xe0>)
 80012f2:	f005 fc2b 	bl	8006b4c <HAL_TIM_ConfigClockSource>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80012fc:	f000 f8aa 	bl	8001454 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001300:	4816      	ldr	r0, [pc, #88]	; (800135c <MX_TIM3_Init+0xe0>)
 8001302:	f005 f98f 	bl	8006624 <HAL_TIM_PWM_Init>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800130c:	f000 f8a2 	bl	8001454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001310:	2300      	movs	r3, #0
 8001312:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001318:	f107 031c 	add.w	r3, r7, #28
 800131c:	4619      	mov	r1, r3
 800131e:	480f      	ldr	r0, [pc, #60]	; (800135c <MX_TIM3_Init+0xe0>)
 8001320:	f006 f8c8 	bl	80074b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800132a:	f000 f893 	bl	8001454 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800132e:	2360      	movs	r3, #96	; 0x60
 8001330:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001336:	2300      	movs	r3, #0
 8001338:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800133e:	463b      	mov	r3, r7
 8001340:	2200      	movs	r2, #0
 8001342:	4619      	mov	r1, r3
 8001344:	4805      	ldr	r0, [pc, #20]	; (800135c <MX_TIM3_Init+0xe0>)
 8001346:	f005 faed 	bl	8006924 <HAL_TIM_PWM_ConfigChannel>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001350:	f000 f880 	bl	8001454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001354:	bf00      	nop
 8001356:	3738      	adds	r7, #56	; 0x38
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20000234 	.word	0x20000234
 8001360:	40000400 	.word	0x40000400

08001364 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b088      	sub	sp, #32
 8001368:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136a:	f107 030c 	add.w	r3, r7, #12
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]
 8001378:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800137a:	4b34      	ldr	r3, [pc, #208]	; (800144c <MX_GPIO_Init+0xe8>)
 800137c:	695b      	ldr	r3, [r3, #20]
 800137e:	4a33      	ldr	r2, [pc, #204]	; (800144c <MX_GPIO_Init+0xe8>)
 8001380:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001384:	6153      	str	r3, [r2, #20]
 8001386:	4b31      	ldr	r3, [pc, #196]	; (800144c <MX_GPIO_Init+0xe8>)
 8001388:	695b      	ldr	r3, [r3, #20]
 800138a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	4b2e      	ldr	r3, [pc, #184]	; (800144c <MX_GPIO_Init+0xe8>)
 8001394:	695b      	ldr	r3, [r3, #20]
 8001396:	4a2d      	ldr	r2, [pc, #180]	; (800144c <MX_GPIO_Init+0xe8>)
 8001398:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800139c:	6153      	str	r3, [r2, #20]
 800139e:	4b2b      	ldr	r3, [pc, #172]	; (800144c <MX_GPIO_Init+0xe8>)
 80013a0:	695b      	ldr	r3, [r3, #20]
 80013a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a6:	607b      	str	r3, [r7, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	4b28      	ldr	r3, [pc, #160]	; (800144c <MX_GPIO_Init+0xe8>)
 80013ac:	695b      	ldr	r3, [r3, #20]
 80013ae:	4a27      	ldr	r2, [pc, #156]	; (800144c <MX_GPIO_Init+0xe8>)
 80013b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013b4:	6153      	str	r3, [r2, #20]
 80013b6:	4b25      	ldr	r3, [pc, #148]	; (800144c <MX_GPIO_Init+0xe8>)
 80013b8:	695b      	ldr	r3, [r3, #20]
 80013ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80013be:	603b      	str	r3, [r7, #0]
 80013c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port, USB_PULLUP_Pin, GPIO_PIN_RESET);
 80013c2:	2200      	movs	r2, #0
 80013c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013cc:	f001 ffb0 	bl	8003330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_CAN_Pin|LED_GREEN_Pin|LED_YELLOW_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	21f0      	movs	r1, #240	; 0xf0
 80013d4:	481e      	ldr	r0, [pc, #120]	; (8001450 <MX_GPIO_Init+0xec>)
 80013d6:	f001 ffab 	bl	8003330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EMS_Pin */
  GPIO_InitStruct.Pin = EMS_Pin;
 80013da:	2302      	movs	r3, #2
 80013dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013de:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013e4:	2302      	movs	r3, #2
 80013e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EMS_GPIO_Port, &GPIO_InitStruct);
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	4619      	mov	r1, r3
 80013ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f2:	f001 fe0b 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PULLUP_Pin */
  GPIO_InitStruct.Pin = USB_PULLUP_Pin;
 80013f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fc:	2301      	movs	r3, #1
 80013fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001404:	2300      	movs	r3, #0
 8001406:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USB_PULLUP_GPIO_Port, &GPIO_InitStruct);
 8001408:	f107 030c 	add.w	r3, r7, #12
 800140c:	4619      	mov	r1, r3
 800140e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001412:	f001 fdfb 	bl	800300c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CAN_Pin LED_GREEN_Pin LED_YELLOW_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_CAN_Pin|LED_GREEN_Pin|LED_YELLOW_Pin|LED_RED_Pin;
 8001416:	23f0      	movs	r3, #240	; 0xf0
 8001418:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141a:	2301      	movs	r3, #1
 800141c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001422:	2300      	movs	r3, #0
 8001424:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001426:	f107 030c 	add.w	r3, r7, #12
 800142a:	4619      	mov	r1, r3
 800142c:	4808      	ldr	r0, [pc, #32]	; (8001450 <MX_GPIO_Init+0xec>)
 800142e:	f001 fded 	bl	800300c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001432:	2200      	movs	r2, #0
 8001434:	2100      	movs	r1, #0
 8001436:	2007      	movs	r0, #7
 8001438:	f001 fdb1 	bl	8002f9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800143c:	2007      	movs	r0, #7
 800143e:	f001 fdca 	bl	8002fd6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001442:	bf00      	nop
 8001444:	3720      	adds	r7, #32
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40021000 	.word	0x40021000
 8001450:	48000400 	.word	0x48000400

08001454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001458:	b672      	cpsid	i
}
 800145a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800145c:	e7fe      	b.n	800145c <Error_Handler+0x8>
	...

08001460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001466:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <HAL_MspInit+0x44>)
 8001468:	699b      	ldr	r3, [r3, #24]
 800146a:	4a0e      	ldr	r2, [pc, #56]	; (80014a4 <HAL_MspInit+0x44>)
 800146c:	f043 0301 	orr.w	r3, r3, #1
 8001470:	6193      	str	r3, [r2, #24]
 8001472:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <HAL_MspInit+0x44>)
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	f003 0301 	and.w	r3, r3, #1
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800147e:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <HAL_MspInit+0x44>)
 8001480:	69db      	ldr	r3, [r3, #28]
 8001482:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <HAL_MspInit+0x44>)
 8001484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001488:	61d3      	str	r3, [r2, #28]
 800148a:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <HAL_MspInit+0x44>)
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001492:	603b      	str	r3, [r7, #0]
 8001494:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	40021000 	.word	0x40021000

080014a8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	; 0x28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a1b      	ldr	r2, [pc, #108]	; (8001534 <HAL_CAN_MspInit+0x8c>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d130      	bne.n	800152c <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014ca:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <HAL_CAN_MspInit+0x90>)
 80014cc:	69db      	ldr	r3, [r3, #28]
 80014ce:	4a1a      	ldr	r2, [pc, #104]	; (8001538 <HAL_CAN_MspInit+0x90>)
 80014d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014d4:	61d3      	str	r3, [r2, #28]
 80014d6:	4b18      	ldr	r3, [pc, #96]	; (8001538 <HAL_CAN_MspInit+0x90>)
 80014d8:	69db      	ldr	r3, [r3, #28]
 80014da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e2:	4b15      	ldr	r3, [pc, #84]	; (8001538 <HAL_CAN_MspInit+0x90>)
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	4a14      	ldr	r2, [pc, #80]	; (8001538 <HAL_CAN_MspInit+0x90>)
 80014e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014ec:	6153      	str	r3, [r2, #20]
 80014ee:	4b12      	ldr	r3, [pc, #72]	; (8001538 <HAL_CAN_MspInit+0x90>)
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80014f6:	60fb      	str	r3, [r7, #12]
 80014f8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014fa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001500:	2302      	movs	r3, #2
 8001502:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001508:	2303      	movs	r3, #3
 800150a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800150c:	2309      	movs	r3, #9
 800150e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4619      	mov	r1, r3
 8001516:	4809      	ldr	r0, [pc, #36]	; (800153c <HAL_CAN_MspInit+0x94>)
 8001518:	f001 fd78 	bl	800300c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 1, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	2101      	movs	r1, #1
 8001520:	2014      	movs	r0, #20
 8001522:	f001 fd3c 	bl	8002f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001526:	2014      	movs	r0, #20
 8001528:	f001 fd55 	bl	8002fd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 800152c:	bf00      	nop
 800152e:	3728      	adds	r7, #40	; 0x28
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40006400 	.word	0x40006400
 8001538:	40021000 	.word	0x40021000
 800153c:	48000400 	.word	0x48000400

08001540 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a0d      	ldr	r2, [pc, #52]	; (8001584 <HAL_TIM_Base_MspInit+0x44>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d113      	bne.n	800157a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <HAL_TIM_Base_MspInit+0x48>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	4a0c      	ldr	r2, [pc, #48]	; (8001588 <HAL_TIM_Base_MspInit+0x48>)
 8001558:	f043 0302 	orr.w	r3, r3, #2
 800155c:	61d3      	str	r3, [r2, #28]
 800155e:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <HAL_TIM_Base_MspInit+0x48>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	2102      	movs	r1, #2
 800156e:	201d      	movs	r0, #29
 8001570:	f001 fd15 	bl	8002f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001574:	201d      	movs	r0, #29
 8001576:	f001 fd2e 	bl	8002fd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40000400 	.word	0x40000400
 8001588:	40021000 	.word	0x40021000

0800158c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001590:	e7fe      	b.n	8001590 <NMI_Handler+0x4>

08001592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001592:	b480      	push	{r7}
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001596:	e7fe      	b.n	8001596 <HardFault_Handler+0x4>

08001598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800159c:	e7fe      	b.n	800159c <MemManage_Handler+0x4>

0800159e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015a2:	e7fe      	b.n	80015a2 <BusFault_Handler+0x4>

080015a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a8:	e7fe      	b.n	80015a8 <UsageFault_Handler+0x4>

080015aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c6:	b480      	push	{r7}
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d8:	f000 fd60 	bl	800209c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015dc:	bf00      	nop
 80015de:	bd80      	pop	{r7, pc}

080015e0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EMS_Pin);
 80015e4:	2002      	movs	r0, #2
 80015e6:	f001 febb 	bl	8003360 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80015f4:	4802      	ldr	r0, [pc, #8]	; (8001600 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80015f6:	f001 f9c7 	bl	8002988 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	2000020c 	.word	0x2000020c

08001604 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001608:	4802      	ldr	r0, [pc, #8]	; (8001614 <TIM3_IRQHandler+0x10>)
 800160a:	f005 f86c 	bl	80066e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000234 	.word	0x20000234

08001618 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <USB_LP_IRQHandler+0x10>)
 800161e:	f001 ffaf 	bl	8003580 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20001128 	.word	0x20001128

0800162c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001630:	4b06      	ldr	r3, [pc, #24]	; (800164c <SystemInit+0x20>)
 8001632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001636:	4a05      	ldr	r2, [pc, #20]	; (800164c <SystemInit+0x20>)
 8001638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800163c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <_ZN10MotorParamC1Ev>:
struct MotorParam{
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4618      	mov	r0, r3
 800165c:	2320      	movs	r3, #32
 800165e:	461a      	mov	r2, r3
 8001660:	2100      	movs	r1, #0
 8001662:	f00a fc49 	bl	800bef8 <memset>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3320      	adds	r3, #32
 800166a:	2220      	movs	r2, #32
 800166c:	2100      	movs	r1, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f00a fc42 	bl	800bef8 <memset>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4a2b      	ldr	r2, [pc, #172]	; (8001724 <_ZN10MotorParamC1Ev+0xd4>)
 8001678:	f103 0440 	add.w	r4, r3, #64	; 0x40
 800167c:	4615      	mov	r5, r2
 800167e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001680:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001682:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001686:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	3360      	adds	r3, #96	; 0x60
 800168e:	2220      	movs	r2, #32
 8001690:	2100      	movs	r1, #0
 8001692:	4618      	mov	r0, r3
 8001694:	f00a fc30 	bl	800bef8 <memset>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	3380      	adds	r3, #128	; 0x80
 800169c:	2220      	movs	r2, #32
 800169e:	2100      	movs	r1, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f00a fc29 	bl	800bef8 <memset>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	33a0      	adds	r3, #160	; 0xa0
 80016aa:	2220      	movs	r2, #32
 80016ac:	2100      	movs	r1, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f00a fc22 	bl	800bef8 <memset>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	33c0      	adds	r3, #192	; 0xc0
 80016b8:	2220      	movs	r2, #32
 80016ba:	2100      	movs	r1, #0
 80016bc:	4618      	mov	r0, r3
 80016be:	f00a fc1b 	bl	800bef8 <memset>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	33e0      	adds	r3, #224	; 0xe0
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a16      	ldr	r2, [pc, #88]	; (8001728 <_ZN10MotorParamC1Ev+0xd8>)
 80016d0:	33e8      	adds	r3, #232	; 0xe8
 80016d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016d6:	e883 0003 	stmia.w	r3, {r0, r1}
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a13      	ldr	r2, [pc, #76]	; (800172c <_ZN10MotorParamC1Ev+0xdc>)
 80016de:	f103 04f0 	add.w	r4, r3, #240	; 0xf0
 80016e2:	4615      	mov	r5, r2
 80016e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016e8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80016ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80016f6:	2220      	movs	r2, #32
 80016f8:	2100      	movs	r1, #0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f00a fbfc 	bl	800bef8 <memset>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8001706:	2220      	movs	r2, #32
 8001708:	2100      	movs	r1, #0
 800170a:	4618      	mov	r0, r3
 800170c:	f00a fbf4 	bl	800bef8 <memset>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a07      	ldr	r2, [pc, #28]	; (8001730 <_ZN10MotorParamC1Ev+0xe0>)
 8001714:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bdb0      	pop	{r4, r5, r7, pc}
 8001722:	bf00      	nop
 8001724:	0800bf68 	.word	0x0800bf68
 8001728:	0800bf88 	.word	0x0800bf88
 800172c:	0800bf90 	.word	0x0800bf90
 8001730:	3f4ccccd 	.word	0x3f4ccccd

08001734 <_ZN9MotorCtrlC1Ev>:
class MotorCtrl{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff ff86 	bl	8001650 <_ZN10MotorParamC1Ev>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2201      	movs	r2, #1
 800175a:	f883 2166 	strb.w	r2, [r3, #358]	; 0x166
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4618      	mov	r0, r3
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <main_cpp>:

CAN_TxHeaderTypeDef TxHeader1;
CAN_TxHeaderTypeDef TxHeader2;

void main_cpp()
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
	TxHeader1.IDE = CAN_ID_STD;
 800176e:	4b3d      	ldr	r3, [pc, #244]	; (8001864 <main_cpp+0xfc>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
	TxHeader1.RTR = CAN_RTR_DATA;
 8001774:	4b3b      	ldr	r3, [pc, #236]	; (8001864 <main_cpp+0xfc>)
 8001776:	2200      	movs	r2, #0
 8001778:	60da      	str	r2, [r3, #12]
	TxHeader1.StdId = 0x200;
 800177a:	4b3a      	ldr	r3, [pc, #232]	; (8001864 <main_cpp+0xfc>)
 800177c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001780:	601a      	str	r2, [r3, #0]
	TxHeader1.DLC = 8;
 8001782:	4b38      	ldr	r3, [pc, #224]	; (8001864 <main_cpp+0xfc>)
 8001784:	2208      	movs	r2, #8
 8001786:	611a      	str	r2, [r3, #16]
	TxHeader1.TransmitGlobalTime = DISABLE;
 8001788:	4b36      	ldr	r3, [pc, #216]	; (8001864 <main_cpp+0xfc>)
 800178a:	2200      	movs	r2, #0
 800178c:	751a      	strb	r2, [r3, #20]
	TxHeader2.IDE = CAN_ID_STD;
 800178e:	4b36      	ldr	r3, [pc, #216]	; (8001868 <main_cpp+0x100>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
	TxHeader2.RTR = CAN_RTR_DATA;
 8001794:	4b34      	ldr	r3, [pc, #208]	; (8001868 <main_cpp+0x100>)
 8001796:	2200      	movs	r2, #0
 8001798:	60da      	str	r2, [r3, #12]
	TxHeader2.StdId = 0x1ff;
 800179a:	4b33      	ldr	r3, [pc, #204]	; (8001868 <main_cpp+0x100>)
 800179c:	f240 12ff 	movw	r2, #511	; 0x1ff
 80017a0:	601a      	str	r2, [r3, #0]
	TxHeader2.DLC = 8;
 80017a2:	4b31      	ldr	r3, [pc, #196]	; (8001868 <main_cpp+0x100>)
 80017a4:	2208      	movs	r2, #8
 80017a6:	611a      	str	r2, [r3, #16]
	TxHeader2.TransmitGlobalTime = DISABLE;
 80017a8:	4b2f      	ldr	r3, [pc, #188]	; (8001868 <main_cpp+0x100>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	751a      	strb	r2, [r3, #20]

	HAL_CAN_Start(&hcan);
 80017ae:	482f      	ldr	r0, [pc, #188]	; (800186c <main_cpp+0x104>)
 80017b0:	f000 fe59 	bl	8002466 <HAL_CAN_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 80017b4:	482e      	ldr	r0, [pc, #184]	; (8001870 <main_cpp+0x108>)
 80017b6:	f004 fed3 	bl	8006560 <HAL_TIM_Base_Start_IT>

	uint8_t debug_state = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	71fb      	strb	r3, [r7, #7]
	while (true)
	{
		if (READ_BIT(CAN->MSR, CAN_MSR_INAK) == 1)
 80017be:	4b2d      	ldr	r3, [pc, #180]	; (8001874 <main_cpp+0x10c>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	bf0c      	ite	eq
 80017ca:	2301      	moveq	r3, #1
 80017cc:	2300      	movne	r3, #0
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d008      	beq.n	80017e6 <main_cpp+0x7e>
		{
			// can start
			CLEAR_BIT(CAN->MCR, CAN_MCR_INRQ);
 80017d4:	4b27      	ldr	r3, [pc, #156]	; (8001874 <main_cpp+0x10c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a26      	ldr	r2, [pc, #152]	; (8001874 <main_cpp+0x10c>)
 80017da:	f023 0301 	bic.w	r3, r3, #1
 80017de:	6013      	str	r3, [r2, #0]
			led_on(green);
 80017e0:	2001      	movs	r0, #1
 80017e2:	f7ff fc01 	bl	8000fe8 <led_on>
		}
		if (debug_state == 0)
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d126      	bne.n	800183a <main_cpp+0xd2>
		{
			switch (hUsbDeviceFS.dev_state)
 80017ec:	4b22      	ldr	r3, [pc, #136]	; (8001878 <main_cpp+0x110>)
 80017ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80017f2:	3b01      	subs	r3, #1
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	d832      	bhi.n	800185e <main_cpp+0xf6>
 80017f8:	a201      	add	r2, pc, #4	; (adr r2, 8001800 <main_cpp+0x98>)
 80017fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017fe:	bf00      	nop
 8001800:	08001811 	.word	0x08001811
 8001804:	08001819 	.word	0x08001819
 8001808:	0800182f 	.word	0x0800182f
 800180c:	08001821 	.word	0x08001821
			{
			case USBD_STATE_DEFAULT:
				led_on(red);
 8001810:	2003      	movs	r0, #3
 8001812:	f7ff fbe9 	bl	8000fe8 <led_on>
				break;
 8001816:	e022      	b.n	800185e <main_cpp+0xf6>
			case USBD_STATE_ADDRESSED:
				led_on(yellow);
 8001818:	2002      	movs	r0, #2
 800181a:	f7ff fbe5 	bl	8000fe8 <led_on>
				break;
 800181e:	e01e      	b.n	800185e <main_cpp+0xf6>
			case USBD_STATE_SUSPENDED:
				led_on(yellow);
 8001820:	2002      	movs	r0, #2
 8001822:	f7ff fbe1 	bl	8000fe8 <led_on>
				led_on(red);
 8001826:	2003      	movs	r0, #3
 8001828:	f7ff fbde 	bl	8000fe8 <led_on>
				break;
 800182c:	e017      	b.n	800185e <main_cpp+0xf6>
			case USBD_STATE_CONFIGURED:
				led_on(green);
 800182e:	2001      	movs	r0, #1
 8001830:	f7ff fbda 	bl	8000fe8 <led_on>
				debug_state = 1;
 8001834:	2301      	movs	r3, #1
 8001836:	71fb      	strb	r3, [r7, #7]
				break;
 8001838:	e011      	b.n	800185e <main_cpp+0xf6>
			}
		}
		else if (debug_state == 1)
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d10e      	bne.n	800185e <main_cpp+0xf6>
		{
			switch (hcan.ErrorCode)
 8001840:	4b0a      	ldr	r3, [pc, #40]	; (800186c <main_cpp+0x104>)
 8001842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001844:	2b20      	cmp	r3, #32
 8001846:	d005      	beq.n	8001854 <main_cpp+0xec>
 8001848:	2b80      	cmp	r3, #128	; 0x80
 800184a:	d107      	bne.n	800185c <main_cpp+0xf4>
			{
			case HAL_CAN_ERROR_BD: // bit dominant error
				led_on(red);
 800184c:	2003      	movs	r0, #3
 800184e:	f7ff fbcb 	bl	8000fe8 <led_on>
				break;
 8001852:	e004      	b.n	800185e <main_cpp+0xf6>
			case HAL_CAN_ERROR_ACK: // acknowledge error
				led_on(yellow);
 8001854:	2002      	movs	r0, #2
 8001856:	f7ff fbc7 	bl	8000fe8 <led_on>
				break;
 800185a:	e000      	b.n	800185e <main_cpp+0xf6>
			default:
				break;
 800185c:	bf00      	nop
			}
		}

		led_process(); //turn off all led
 800185e:	f7ff fbf5 	bl	800104c <led_process>
		if (READ_BIT(CAN->MSR, CAN_MSR_INAK) == 1)
 8001862:	e7ac      	b.n	80017be <main_cpp+0x56>
 8001864:	200003e8 	.word	0x200003e8
 8001868:	20000400 	.word	0x20000400
 800186c:	2000020c 	.word	0x2000020c
 8001870:	20000234 	.word	0x20000234
 8001874:	40006400 	.word	0x40006400
 8001878:	20000420 	.word	0x20000420

0800187c <_Z41__static_initialization_and_destruction_0ii>:
	}
}
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d107      	bne.n	800189c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001892:	4293      	cmp	r3, r2
 8001894:	d102      	bne.n	800189c <_Z41__static_initialization_and_destruction_0ii+0x20>
MotorCtrl motor;
 8001896:	4803      	ldr	r0, [pc, #12]	; (80018a4 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8001898:	f7ff ff4c 	bl	8001734 <_ZN9MotorCtrlC1Ev>
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000280 	.word	0x20000280

080018a8 <_GLOBAL__sub_I_motor>:
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80018b0:	2001      	movs	r0, #1
 80018b2:	f7ff ffe3 	bl	800187c <_Z41__static_initialization_and_destruction_0ii>
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <_ZN9MotorCtrl9changeVelEt>:
inline float MotorCtrl::changeVel(uint16_t data){
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	460b      	mov	r3, r1
 80018c2:	807b      	strh	r3, [r7, #2]
	float vel1 = 0.0;
 80018c4:	f04f 0300 	mov.w	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
	if(data < 0x8000){
 80018ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	db1a      	blt.n	8001908 <_ZN9MotorCtrl9changeVelEt+0x50>
		vel1 = data*3.141592/60.0;
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fdc9 	bl	800046c <__aeabi_i2d>
 80018da:	a31f      	add	r3, pc, #124	; (adr r3, 8001958 <_ZN9MotorCtrl9changeVelEt+0xa0>)
 80018dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e0:	f7fe fe2e 	bl	8000540 <__aeabi_dmul>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	4610      	mov	r0, r2
 80018ea:	4619      	mov	r1, r3
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <_ZN9MotorCtrl9changeVelEt+0xa8>)
 80018f2:	f7fe ff4f 	bl	8000794 <__aeabi_ddiv>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4610      	mov	r0, r2
 80018fc:	4619      	mov	r1, r3
 80018fe:	f7ff f831 	bl	8000964 <__aeabi_d2f>
 8001902:	4603      	mov	r3, r0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	e01d      	b.n	8001944 <_ZN9MotorCtrl9changeVelEt+0x8c>
		data =~ data;
 8001908:	887b      	ldrh	r3, [r7, #2]
 800190a:	43db      	mvns	r3, r3
 800190c:	807b      	strh	r3, [r7, #2]
		vel1 = -1*data*3.141592/60.0;
 800190e:	887b      	ldrh	r3, [r7, #2]
 8001910:	425b      	negs	r3, r3
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fdaa 	bl	800046c <__aeabi_i2d>
 8001918:	a30f      	add	r3, pc, #60	; (adr r3, 8001958 <_ZN9MotorCtrl9changeVelEt+0xa0>)
 800191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191e:	f7fe fe0f 	bl	8000540 <__aeabi_dmul>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4610      	mov	r0, r2
 8001928:	4619      	mov	r1, r3
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <_ZN9MotorCtrl9changeVelEt+0xa8>)
 8001930:	f7fe ff30 	bl	8000794 <__aeabi_ddiv>
 8001934:	4602      	mov	r2, r0
 8001936:	460b      	mov	r3, r1
 8001938:	4610      	mov	r0, r2
 800193a:	4619      	mov	r1, r3
 800193c:	f7ff f812 	bl	8000964 <__aeabi_d2f>
 8001940:	4603      	mov	r3, r0
 8001942:	60fb      	str	r3, [r7, #12]
	return vel1;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	ee07 3a90 	vmov	s15, r3
}
 800194a:	eeb0 0a67 	vmov.f32	s0, s15
 800194e:	3710      	adds	r7, #16
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	f3af 8000 	nop.w
 8001958:	fc8b007a 	.word	0xfc8b007a
 800195c:	400921fa 	.word	0x400921fa
 8001960:	404e0000 	.word	0x404e0000
 8001964:	00000000 	.word	0x00000000

08001968 <_ZN9MotorCtrl6updateEmPh>:
inline bool MotorCtrl::update(uint32_t ReceiveID,uint8_t receiveData[8]){
 8001968:	b5b0      	push	{r4, r5, r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
	if(ReceiveID<0x201||ReceiveID>0x208){return false;}
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800197a:	d903      	bls.n	8001984 <_ZN9MotorCtrl6updateEmPh+0x1c>
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 8001982:	d901      	bls.n	8001988 <_ZN9MotorCtrl6updateEmPh+0x20>
 8001984:	2300      	movs	r3, #0
 8001986:	e10f      	b.n	8001ba8 <_ZN9MotorCtrl6updateEmPh+0x240>
		= static_cast<float>((static_cast<uint16_t>(receiveData[0]) << 8) | receiveData[1])*360/8191;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	021b      	lsls	r3, r3, #8
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	3201      	adds	r2, #1
 8001992:	7812      	ldrb	r2, [r2, #0]
 8001994:	4313      	orrs	r3, r2
 8001996:	ee07 3a90 	vmov	s15, r3
 800199a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800199e:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8001bb8 <_ZN9MotorCtrl6updateEmPh+0x250>
 80019a2:	ee27 7a87 	vmul.f32	s14, s15, s14
	MotorCtrl::param.mechanical_angle[ReceiveID-0x201]
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	f2a3 2301 	subw	r3, r3, #513	; 0x201
		= static_cast<float>((static_cast<uint16_t>(receiveData[0]) << 8) | receiveData[1])*360/8191;
 80019ac:	eddf 6a83 	vldr	s13, [pc, #524]	; 8001bbc <_ZN9MotorCtrl6updateEmPh+0x254>
 80019b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	3320      	adds	r3, #32
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	edc3 7a00 	vstr	s15, [r3]
		= changeVel((static_cast<uint16_t>(receiveData[2]) << 8) | receiveData[3]);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3302      	adds	r3, #2
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	021b      	lsls	r3, r3, #8
 80019c8:	b21a      	sxth	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	3303      	adds	r3, #3
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	b21b      	sxth	r3, r3
 80019d2:	4313      	orrs	r3, r2
 80019d4:	b21b      	sxth	r3, r3
 80019d6:	b29a      	uxth	r2, r3
	MotorCtrl::param.velocity[ReceiveID-0x201]
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	f2a3 2401 	subw	r4, r3, #513	; 0x201
		= changeVel((static_cast<uint16_t>(receiveData[2]) << 8) | receiveData[3]);
 80019de:	4611      	mov	r1, r2
 80019e0:	68f8      	ldr	r0, [r7, #12]
 80019e2:	f7ff ff69 	bl	80018b8 <_ZN9MotorCtrl9changeVelEt>
 80019e6:	eef0 7a40 	vmov.f32	s15, s0
 80019ea:	68fa      	ldr	r2, [r7, #12]
 80019ec:	f104 0328 	add.w	r3, r4, #40	; 0x28
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	4413      	add	r3, r2
 80019f4:	edc3 7a00 	vstr	s15, [r3]
		= static_cast<float>((static_cast<uint16_t>(receiveData[4]) << 8) | receiveData[5]);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3304      	adds	r3, #4
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	021b      	lsls	r3, r3, #8
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	3205      	adds	r2, #5
 8001a04:	7812      	ldrb	r2, [r2, #0]
 8001a06:	431a      	orrs	r2, r3
	MotorCtrl::param.current[ReceiveID-0x201]
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	f2a3 2301 	subw	r3, r3, #513	; 0x201
		= static_cast<float>((static_cast<uint16_t>(receiveData[4]) << 8) | receiveData[5]);
 8001a0e:	ee07 2a90 	vmov	s15, r2
 8001a12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	3330      	adds	r3, #48	; 0x30
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	edc3 7a00 	vstr	s15, [r3]
	MotorCtrl::param.temp[ReceiveID-0x201] = receiveData[6];
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	7991      	ldrb	r1, [r2, #6]
 8001a2c:	68fa      	ldr	r2, [r7, #12]
 8001a2e:	4413      	add	r3, r2
 8001a30:	460a      	mov	r2, r1
 8001a32:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
	if(param.mode[ReceiveID-0x201]==Mode::vel){
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	f2a3 2201 	subw	r2, r3, #513	; 0x201
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	f040 80af 	bne.w	8001ba6 <_ZN9MotorCtrl6updateEmPh+0x23e>
		e = param.target[ReceiveID-0x201] - param.velocity[ReceiveID-0x201];
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	3310      	adds	r3, #16
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	4413      	add	r3, r2
 8001a56:	ed93 7a00 	vldr	s14, [r3]
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001a60:	68fa      	ldr	r2, [r7, #12]
 8001a62:	3328      	adds	r3, #40	; 0x28
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	4413      	add	r3, r2
 8001a68:	edd3 7a00 	vldr	s15, [r3]
 8001a6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	edc3 7a54 	vstr	s15, [r3, #336]	; 0x150
		param.gool[ReceiveID-0x201] = param.gool[ReceiveID-0x201]+param.Kp[ReceiveID-0x201]*e+param.Ki[ReceiveID-0x201]*(e+param.e_pre[ReceiveID-0x201])*0.001/2+param.Kd[ReceiveID-0x201]*(e-param.e_pre[ReceiveID-0x201])/0.001;
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001a7c:	68fa      	ldr	r2, [r7, #12]
 8001a7e:	3308      	adds	r3, #8
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4413      	add	r3, r2
 8001a84:	ed93 7a00 	vldr	s14, [r3]
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	333c      	adds	r3, #60	; 0x3c
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	edd3 6a00 	vldr	s13, [r3]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	edd3 7a54 	vldr	s15, [r3, #336]	; 0x150
 8001aa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa8:	ee17 0a90 	vmov	r0, s15
 8001aac:	f7fe fcf0 	bl	8000490 <__aeabi_f2d>
 8001ab0:	4604      	mov	r4, r0
 8001ab2:	460d      	mov	r5, r1
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	3344      	adds	r3, #68	; 0x44
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	4413      	add	r3, r2
 8001ac2:	ed93 7a00 	vldr	s14, [r3]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	edd3 6a54 	vldr	s13, [r3, #336]	; 0x150
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	3318      	adds	r3, #24
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	4413      	add	r3, r2
 8001ada:	edd3 7a00 	vldr	s15, [r3]
 8001ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ae6:	ee17 0a90 	vmov	r0, s15
 8001aea:	f7fe fcd1 	bl	8000490 <__aeabi_f2d>
 8001aee:	a330      	add	r3, pc, #192	; (adr r3, 8001bb0 <_ZN9MotorCtrl6updateEmPh+0x248>)
 8001af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af4:	f7fe fd24 	bl	8000540 <__aeabi_dmul>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	4610      	mov	r0, r2
 8001afe:	4619      	mov	r1, r3
 8001b00:	f04f 0200 	mov.w	r2, #0
 8001b04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b08:	f7fe fe44 	bl	8000794 <__aeabi_ddiv>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4620      	mov	r0, r4
 8001b12:	4629      	mov	r1, r5
 8001b14:	f7fe fb5e 	bl	80001d4 <__adddf3>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4614      	mov	r4, r2
 8001b1e:	461d      	mov	r5, r3
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	334c      	adds	r3, #76	; 0x4c
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	ed93 7a00 	vldr	s14, [r3]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	edd3 6a54 	vldr	s13, [r3, #336]	; 0x150
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	3318      	adds	r3, #24
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4413      	add	r3, r2
 8001b46:	edd3 7a00 	vldr	s15, [r3]
 8001b4a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b52:	ee17 0a90 	vmov	r0, s15
 8001b56:	f7fe fc9b 	bl	8000490 <__aeabi_f2d>
 8001b5a:	a315      	add	r3, pc, #84	; (adr r3, 8001bb0 <_ZN9MotorCtrl6updateEmPh+0x248>)
 8001b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b60:	f7fe fe18 	bl	8000794 <__aeabi_ddiv>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4620      	mov	r0, r4
 8001b6a:	4629      	mov	r1, r5
 8001b6c:	f7fe fb32 	bl	80001d4 <__adddf3>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	f2a3 2401 	subw	r4, r3, #513	; 0x201
 8001b7e:	f7fe fef1 	bl	8000964 <__aeabi_d2f>
 8001b82:	4601      	mov	r1, r0
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	f104 0308 	add.w	r3, r4, #8
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4413      	add	r3, r2
 8001b8e:	6019      	str	r1, [r3, #0]
		param.e_pre[ReceiveID-0x201] = e;
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8001b9c:	68f9      	ldr	r1, [r7, #12]
 8001b9e:	3318      	adds	r3, #24
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	440b      	add	r3, r1
 8001ba4:	601a      	str	r2, [r3, #0]
	return true;
 8001ba6:	2301      	movs	r3, #1
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bdb0      	pop	{r4, r5, r7, pc}
 8001bb0:	d2f1a9fc 	.word	0xd2f1a9fc
 8001bb4:	3f50624d 	.word	0x3f50624d
 8001bb8:	43b40000 	.word	0x43b40000
 8001bbc:	45fff800 	.word	0x45fff800

08001bc0 <HAL_CAN_RxFifo0MsgPendingCallback>:
extern CAN_TxHeaderTypeDef TxHeader2;
extern uint32_t TxMailbox;
extern CAN_HandleTypeDef hcan;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08e      	sub	sp, #56	; 0x38
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
    */
    uint8_t Data[14];
    CAN_RxHeaderTypeDef RxHeader;
    // the Data is used for USB buffer. can_process set header infomation to Data[0~5].
    // It is a terrible code. Sorry for hard work to read the code.
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, Data + 6) == HAL_OK)
 8001bc8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bcc:	3306      	adds	r3, #6
 8001bce:	f107 020c 	add.w	r2, r7, #12
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f000 fd8f 	bl	80026f8 <HAL_CAN_GetRxMessage>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	bf0c      	ite	eq
 8001be0:	2301      	moveq	r3, #1
 8001be2:	2300      	movne	r3, #0
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d020      	beq.n	8001c2c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
    {
    	if(motor.update(RxHeader.StdId,Data + 6)){
 8001bea:	68f9      	ldr	r1, [r7, #12]
 8001bec:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bf0:	3306      	adds	r3, #6
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	480f      	ldr	r0, [pc, #60]	; (8001c34 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8001bf6:	f7ff feb7 	bl	8001968 <_ZN9MotorCtrl6updateEmPh>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d00d      	beq.n	8001c1c <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
    		if(motor.diag == 1){can_process(&RxHeader, Data);}
 8001c00:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8001c02:	f893 3166 	ldrb.w	r3, [r3, #358]	; 0x166
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d110      	bne.n	8001c2c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
 8001c0a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c0e:	f107 030c 	add.w	r3, r7, #12
 8001c12:	4611      	mov	r1, r2
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff f8bf 	bl	8000d98 <can_process>
    	}else{
    		can_process(&RxHeader, Data);
    	}
    }
}
 8001c1a:	e007      	b.n	8001c2c <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
    		can_process(&RxHeader, Data);
 8001c1c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c20:	f107 030c 	add.w	r3, r7, #12
 8001c24:	4611      	mov	r1, r2
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff f8b6 	bl	8000d98 <can_process>
}
 8001c2c:	bf00      	nop
 8001c2e:	3738      	adds	r7, #56	; 0x38
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000280 	.word	0x20000280

08001c38 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == EMS_Pin){
 8001c42:	88fb      	ldrh	r3, [r7, #6]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d109      	bne.n	8001c5c <HAL_GPIO_EXTI_Callback+0x24>
		led_on(red);
 8001c48:	2003      	movs	r0, #3
 8001c4a:	f7ff f9cd 	bl	8000fe8 <led_on>
		if(HAL_GPIO_ReadPin(EMS_GPIO_Port, EMS_Pin)){
 8001c4e:	2102      	movs	r1, #2
 8001c50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c54:	f001 fb54 	bl	8003300 <HAL_GPIO_ReadPin>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
		}else{
	        static uint8_t HelloSLCAN_encoded[] = {0x03, 0x02 << 4,'L', 0x00};
	        //CDC_Transmit_FS(HelloSLCAN_encoded, 2 + 2);
		}
	}
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <changeValue>:

uint16_t changeValue(float target){
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	ed87 0a01 	vstr	s0, [r7, #4]
	uint16_t value;
	if(target < 0.0){
 8001c6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7a:	d528      	bpl.n	8001cce <changeValue+0x6a>
		target = -target;
 8001c7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c80:	eef1 7a67 	vneg.f32	s15, s15
 8001c84:	edc7 7a01 	vstr	s15, [r7, #4]
		if(target < 20.0){
 8001c88:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c8c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001c90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c98:	d512      	bpl.n	8001cc0 <changeValue+0x5c>
			value = target/20*16384;
 8001c9a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c9e:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001ca2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001d14 <changeValue+0xb0>
 8001caa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cb2:	ee17 3a90 	vmov	r3, s15
 8001cb6:	81fb      	strh	r3, [r7, #14]
			value =~ value;
 8001cb8:	89fb      	ldrh	r3, [r7, #14]
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	81fb      	strh	r3, [r7, #14]
 8001cbe:	e022      	b.n	8001d06 <changeValue+0xa2>
		}else{
			value = 16384;
 8001cc0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cc4:	81fb      	strh	r3, [r7, #14]
			value =~ value;
 8001cc6:	89fb      	ldrh	r3, [r7, #14]
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	81fb      	strh	r3, [r7, #14]
 8001ccc:	e01b      	b.n	8001d06 <changeValue+0xa2>
		}
	}else{
		if(target < 20.0){
 8001cce:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cd2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001cd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cde:	d50f      	bpl.n	8001d00 <changeValue+0x9c>
			value = target/20*16384;
 8001ce0:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ce4:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8001ce8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cec:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001d14 <changeValue+0xb0>
 8001cf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cf8:	ee17 3a90 	vmov	r3, s15
 8001cfc:	81fb      	strh	r3, [r7, #14]
 8001cfe:	e002      	b.n	8001d06 <changeValue+0xa2>
		}else{
			value = 16384;
 8001d00:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001d04:	81fb      	strh	r3, [r7, #14]
		}
	}
	return value;
 8001d06:	89fb      	ldrh	r3, [r7, #14]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	46800000 	.word	0x46800000

08001d18 <_ZN9MotorCtrl9transmit1Ev>:

void MotorCtrl::transmit1(){
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	for(int i=0;i<4;i++){
 8001d20:	2300      	movs	r3, #0
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	e03a      	b.n	8001d9c <_ZN9MotorCtrl9transmit1Ev+0x84>
		if(motor.param.temp[i] < motor.param.limitTemp[i]){
 8001d26:	4a2c      	ldr	r2, [pc, #176]	; (8001dd8 <_ZN9MotorCtrl9transmit1Ev+0xc0>)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	33e0      	adds	r3, #224	; 0xe0
 8001d2e:	781a      	ldrb	r2, [r3, #0]
 8001d30:	4929      	ldr	r1, [pc, #164]	; (8001dd8 <_ZN9MotorCtrl9transmit1Ev+0xc0>)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	440b      	add	r3, r1
 8001d36:	33e8      	adds	r3, #232	; 0xe8
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d22b      	bcs.n	8001d96 <_ZN9MotorCtrl9transmit1Ev+0x7e>
			value1[2*i] = static_cast<uint8_t>(changeValue(param.gool[i]) >> 8);
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	3308      	adds	r3, #8
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	edd3 7a00 	vldr	s15, [r3]
 8001d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d50:	f7ff ff88 	bl	8001c64 <changeValue>
 8001d54:	4603      	mov	r3, r0
 8001d56:	0a1b      	lsrs	r3, r3, #8
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	b2d1      	uxtb	r1, r2
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	4413      	add	r3, r2
 8001d64:	460a      	mov	r2, r1
 8001d66:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
			value1[2*i+1] = static_cast<uint8_t>(changeValue(param.gool[i]) & 0xFF);
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	3308      	adds	r3, #8
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4413      	add	r3, r2
 8001d74:	edd3 7a00 	vldr	s15, [r3]
 8001d78:	eeb0 0a67 	vmov.f32	s0, s15
 8001d7c:	f7ff ff72 	bl	8001c64 <changeValue>
 8001d80:	4603      	mov	r3, r0
 8001d82:	461a      	mov	r2, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	3301      	adds	r3, #1
 8001d8a:	b2d1      	uxtb	r1, r2
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	4413      	add	r3, r2
 8001d90:	460a      	mov	r2, r1
 8001d92:	f883 2156 	strb.w	r2, [r3, #342]	; 0x156
	for(int i=0;i<4;i++){
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	ddc1      	ble.n	8001d26 <_ZN9MotorCtrl9transmit1Ev+0xe>
		}
	}
	if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan))
 8001da2:	480e      	ldr	r0, [pc, #56]	; (8001ddc <_ZN9MotorCtrl9transmit1Ev+0xc4>)
 8001da4:	f000 fc73 	bl	800268e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	bf14      	ite	ne
 8001dae:	2301      	movne	r3, #1
 8001db0:	2300      	moveq	r3, #0
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d00a      	beq.n	8001dce <_ZN9MotorCtrl9transmit1Ev+0xb6>
	    {
	        led_on(can);
 8001db8:	2000      	movs	r0, #0
 8001dba:	f7ff f915 	bl	8000fe8 <led_on>
	        HAL_CAN_AddTxMessage(&hcan, &TxHeader1, value1, &TxMailbox);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f503 72ab 	add.w	r2, r3, #342	; 0x156
 8001dc4:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <_ZN9MotorCtrl9transmit1Ev+0xc8>)
 8001dc6:	4907      	ldr	r1, [pc, #28]	; (8001de4 <_ZN9MotorCtrl9transmit1Ev+0xcc>)
 8001dc8:	4804      	ldr	r0, [pc, #16]	; (8001ddc <_ZN9MotorCtrl9transmit1Ev+0xc4>)
 8001dca:	f000 fb90 	bl	80024ee <HAL_CAN_AddTxMessage>
	    }
}
 8001dce:	bf00      	nop
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000280 	.word	0x20000280
 8001ddc:	2000020c 	.word	0x2000020c
 8001de0:	20000208 	.word	0x20000208
 8001de4:	200003e8 	.word	0x200003e8

08001de8 <_ZN9MotorCtrl9transmit2Ev>:

void MotorCtrl::transmit2(){
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
	for(int i=4;i<8;i++){
 8001df0:	2304      	movs	r3, #4
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	e030      	b.n	8001e58 <_ZN9MotorCtrl9transmit2Ev+0x70>
			value2[2*(i-4)] = static_cast<uint8_t>(changeValue(param.gool[i]) >> 8);
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	3308      	adds	r3, #8
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	edd3 7a00 	vldr	s15, [r3]
 8001e04:	eeb0 0a67 	vmov.f32	s0, s15
 8001e08:	f7ff ff2c 	bl	8001c64 <changeValue>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	0a1b      	lsrs	r3, r3, #8
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	3b04      	subs	r3, #4
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	b2d1      	uxtb	r1, r2
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	460a      	mov	r2, r1
 8001e20:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
			value2[2*(i-4)+1] = static_cast<uint8_t>(changeValue(param.gool[i]) & 0xFF);
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	3308      	adds	r3, #8
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	edd3 7a00 	vldr	s15, [r3]
 8001e32:	eeb0 0a67 	vmov.f32	s0, s15
 8001e36:	f7ff ff15 	bl	8001c64 <changeValue>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	3b04      	subs	r3, #4
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	3301      	adds	r3, #1
 8001e46:	b2d1      	uxtb	r1, r2
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	460a      	mov	r2, r1
 8001e4e:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
	for(int i=4;i<8;i++){
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	3301      	adds	r3, #1
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2b07      	cmp	r3, #7
 8001e5c:	ddcb      	ble.n	8001df6 <_ZN9MotorCtrl9transmit2Ev+0xe>
		}
	if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan))
 8001e5e:	480d      	ldr	r0, [pc, #52]	; (8001e94 <_ZN9MotorCtrl9transmit2Ev+0xac>)
 8001e60:	f000 fc15 	bl	800268e <HAL_CAN_GetTxMailboxesFreeLevel>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	bf14      	ite	ne
 8001e6a:	2301      	movne	r3, #1
 8001e6c:	2300      	moveq	r3, #0
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d00a      	beq.n	8001e8a <_ZN9MotorCtrl9transmit2Ev+0xa2>
	    {
	        led_on(can);
 8001e74:	2000      	movs	r0, #0
 8001e76:	f7ff f8b7 	bl	8000fe8 <led_on>
	        HAL_CAN_AddTxMessage(&hcan, &TxHeader2, value2, &TxMailbox);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f503 72af 	add.w	r2, r3, #350	; 0x15e
 8001e80:	4b05      	ldr	r3, [pc, #20]	; (8001e98 <_ZN9MotorCtrl9transmit2Ev+0xb0>)
 8001e82:	4906      	ldr	r1, [pc, #24]	; (8001e9c <_ZN9MotorCtrl9transmit2Ev+0xb4>)
 8001e84:	4803      	ldr	r0, [pc, #12]	; (8001e94 <_ZN9MotorCtrl9transmit2Ev+0xac>)
 8001e86:	f000 fb32 	bl	80024ee <HAL_CAN_AddTxMessage>
	    }
}
 8001e8a:	bf00      	nop
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	2000020c 	.word	0x2000020c
 8001e98:	20000208 	.word	0x20000208
 8001e9c:	20000400 	.word	0x20000400

08001ea0 <_ZN9MotorCtrl3emsEv>:

void MotorCtrl::ems(){
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	uint8_t value3[8] = {0,0,0,0,0,0,0,0};
 8001ea8:	4a0d      	ldr	r2, [pc, #52]	; (8001ee0 <_ZN9MotorCtrl3emsEv+0x40>)
 8001eaa:	f107 0308 	add.w	r3, r7, #8
 8001eae:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001eb2:	e883 0003 	stmia.w	r3, {r0, r1}
	led_on(can);
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	f7ff f896 	bl	8000fe8 <led_on>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader1, value3, &TxMailbox);
 8001ebc:	f107 0208 	add.w	r2, r7, #8
 8001ec0:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <_ZN9MotorCtrl3emsEv+0x44>)
 8001ec2:	4909      	ldr	r1, [pc, #36]	; (8001ee8 <_ZN9MotorCtrl3emsEv+0x48>)
 8001ec4:	4809      	ldr	r0, [pc, #36]	; (8001eec <_ZN9MotorCtrl3emsEv+0x4c>)
 8001ec6:	f000 fb12 	bl	80024ee <HAL_CAN_AddTxMessage>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader2, value3, &TxMailbox);
 8001eca:	f107 0208 	add.w	r2, r7, #8
 8001ece:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <_ZN9MotorCtrl3emsEv+0x44>)
 8001ed0:	4907      	ldr	r1, [pc, #28]	; (8001ef0 <_ZN9MotorCtrl3emsEv+0x50>)
 8001ed2:	4806      	ldr	r0, [pc, #24]	; (8001eec <_ZN9MotorCtrl3emsEv+0x4c>)
 8001ed4:	f000 fb0b 	bl	80024ee <HAL_CAN_AddTxMessage>
}
 8001ed8:	bf00      	nop
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	0800bfb0 	.word	0x0800bfb0
 8001ee4:	20000208 	.word	0x20000208
 8001ee8:	200003e8 	.word	0x200003e8
 8001eec:	2000020c 	.word	0x2000020c
 8001ef0:	20000400 	.word	0x20000400

08001ef4 <_ZN9MotorCtrl5resetEv>:

void MotorCtrl::reset(){
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
	for(int i = 0;i<8;i++){
 8001efc:	2300      	movs	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	e025      	b.n	8001f4e <_ZN9MotorCtrl5resetEv+0x5a>
		value1[i]=0;
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	4413      	add	r3, r2
 8001f08:	f503 73ab 	add.w	r3, r3, #342	; 0x156
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	701a      	strb	r2, [r3, #0]
		value2[i]=0;
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	4413      	add	r3, r2
 8001f16:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	701a      	strb	r2, [r3, #0]
		param.target[i]=0;
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	3310      	adds	r3, #16
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	4413      	add	r3, r2
 8001f28:	f04f 0200 	mov.w	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
		param.mode[i]=Mode::dis;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	2100      	movs	r1, #0
 8001f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		param.gool[i]=0;
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	3308      	adds	r3, #8
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	f04f 0200 	mov.w	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
	for(int i = 0;i<8;i++){
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2b07      	cmp	r3, #7
 8001f52:	ddd6      	ble.n	8001f02 <_ZN9MotorCtrl5resetEv+0xe>
	}
}
 8001f54:	bf00      	nop
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <HAL_TIM_PeriodElapsedCallback>:





void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a10      	ldr	r2, [pc, #64]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d119      	bne.n	8001faa <HAL_TIM_PeriodElapsedCallback+0x46>
	//TIM_ClearITPendingBit(TIM3, TIM_IT_CC4);
		if(HAL_GPIO_ReadPin(EMS_GPIO_Port, EMS_Pin)){
 8001f76:	2102      	movs	r1, #2
 8001f78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f7c:	f001 f9c0 	bl	8003300 <HAL_GPIO_ReadPin>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	bf14      	ite	ne
 8001f86:	2301      	movne	r3, #1
 8001f88:	2300      	moveq	r3, #0
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d006      	beq.n	8001f9e <HAL_TIM_PeriodElapsedCallback+0x3a>
			motor.transmit1();
 8001f90:	4809      	ldr	r0, [pc, #36]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001f92:	f7ff fec1 	bl	8001d18 <_ZN9MotorCtrl9transmit1Ev>
			motor.transmit2();
 8001f96:	4808      	ldr	r0, [pc, #32]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001f98:	f7ff ff26 	bl	8001de8 <_ZN9MotorCtrl9transmit2Ev>
		}else{
			motor.ems();
			motor.reset();
		}
	}
}
 8001f9c:	e005      	b.n	8001faa <HAL_TIM_PeriodElapsedCallback+0x46>
			motor.ems();
 8001f9e:	4806      	ldr	r0, [pc, #24]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001fa0:	f7ff ff7e 	bl	8001ea0 <_ZN9MotorCtrl3emsEv>
			motor.reset();
 8001fa4:	4804      	ldr	r0, [pc, #16]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001fa6:	f7ff ffa5 	bl	8001ef4 <_ZN9MotorCtrl5resetEv>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40000400 	.word	0x40000400
 8001fb8:	20000280 	.word	0x20000280

08001fbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001fbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ff4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fc0:	f7ff fb34 	bl	800162c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fc4:	480c      	ldr	r0, [pc, #48]	; (8001ff8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fc6:	490d      	ldr	r1, [pc, #52]	; (8001ffc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fc8:	4a0d      	ldr	r2, [pc, #52]	; (8002000 <LoopForever+0xe>)
  movs r3, #0
 8001fca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fcc:	e002      	b.n	8001fd4 <LoopCopyDataInit>

08001fce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fd2:	3304      	adds	r3, #4

08001fd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fd8:	d3f9      	bcc.n	8001fce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fda:	4a0a      	ldr	r2, [pc, #40]	; (8002004 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fdc:	4c0a      	ldr	r4, [pc, #40]	; (8002008 <LoopForever+0x16>)
  movs r3, #0
 8001fde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fe0:	e001      	b.n	8001fe6 <LoopFillZerobss>

08001fe2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fe2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fe4:	3204      	adds	r2, #4

08001fe6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fe6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fe8:	d3fb      	bcc.n	8001fe2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fea:	f009 ff8d 	bl	800bf08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001fee:	f7ff f86b 	bl	80010c8 <main>

08001ff2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ff2:	e7fe      	b.n	8001ff2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ff4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001ff8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ffc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002000:	0800c02c 	.word	0x0800c02c
  ldr r2, =_sbss
 8002004:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002008:	20001634 	.word	0x20001634

0800200c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800200c:	e7fe      	b.n	800200c <ADC1_2_IRQHandler>
	...

08002010 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002014:	4b08      	ldr	r3, [pc, #32]	; (8002038 <HAL_Init+0x28>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a07      	ldr	r2, [pc, #28]	; (8002038 <HAL_Init+0x28>)
 800201a:	f043 0310 	orr.w	r3, r3, #16
 800201e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002020:	2003      	movs	r0, #3
 8002022:	f000 ffb1 	bl	8002f88 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002026:	200f      	movs	r0, #15
 8002028:	f000 f808 	bl	800203c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800202c:	f7ff fa18 	bl	8001460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002030:	2300      	movs	r3, #0
}
 8002032:	4618      	mov	r0, r3
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40022000 	.word	0x40022000

0800203c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002044:	4b12      	ldr	r3, [pc, #72]	; (8002090 <HAL_InitTick+0x54>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	4b12      	ldr	r3, [pc, #72]	; (8002094 <HAL_InitTick+0x58>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	4619      	mov	r1, r3
 800204e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002052:	fbb3 f3f1 	udiv	r3, r3, r1
 8002056:	fbb2 f3f3 	udiv	r3, r2, r3
 800205a:	4618      	mov	r0, r3
 800205c:	f000 ffc9 	bl	8002ff2 <HAL_SYSTICK_Config>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e00e      	b.n	8002088 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b0f      	cmp	r3, #15
 800206e:	d80a      	bhi.n	8002086 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002070:	2200      	movs	r2, #0
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	f04f 30ff 	mov.w	r0, #4294967295
 8002078:	f000 ff91 	bl	8002f9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800207c:	4a06      	ldr	r2, [pc, #24]	; (8002098 <HAL_InitTick+0x5c>)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	e000      	b.n	8002088 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002086:	2301      	movs	r3, #1
}
 8002088:	4618      	mov	r0, r3
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20000050 	.word	0x20000050
 8002094:	20000058 	.word	0x20000058
 8002098:	20000054 	.word	0x20000054

0800209c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020a0:	4b06      	ldr	r3, [pc, #24]	; (80020bc <HAL_IncTick+0x20>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	461a      	mov	r2, r3
 80020a6:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <HAL_IncTick+0x24>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4413      	add	r3, r2
 80020ac:	4a04      	ldr	r2, [pc, #16]	; (80020c0 <HAL_IncTick+0x24>)
 80020ae:	6013      	str	r3, [r2, #0]
}
 80020b0:	bf00      	nop
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20000058 	.word	0x20000058
 80020c0:	20000418 	.word	0x20000418

080020c4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return uwTick;  
 80020c8:	4b03      	ldr	r3, [pc, #12]	; (80020d8 <HAL_GetTick+0x14>)
 80020ca:	681b      	ldr	r3, [r3, #0]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	20000418 	.word	0x20000418

080020dc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e0ed      	b.n	80022ca <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d102      	bne.n	8002100 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7ff f9d4 	bl	80014a8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f042 0201 	orr.w	r2, r2, #1
 800210e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002110:	f7ff ffd8 	bl	80020c4 <HAL_GetTick>
 8002114:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002116:	e012      	b.n	800213e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002118:	f7ff ffd4 	bl	80020c4 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b0a      	cmp	r3, #10
 8002124:	d90b      	bls.n	800213e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2205      	movs	r2, #5
 8002136:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e0c5      	b.n	80022ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 0301 	and.w	r3, r3, #1
 8002148:	2b00      	cmp	r3, #0
 800214a:	d0e5      	beq.n	8002118 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f022 0202 	bic.w	r2, r2, #2
 800215a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800215c:	f7ff ffb2 	bl	80020c4 <HAL_GetTick>
 8002160:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002162:	e012      	b.n	800218a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002164:	f7ff ffae 	bl	80020c4 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b0a      	cmp	r3, #10
 8002170:	d90b      	bls.n	800218a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002176:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2205      	movs	r2, #5
 8002182:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e09f      	b.n	80022ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1e5      	bne.n	8002164 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	7e1b      	ldrb	r3, [r3, #24]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d108      	bne.n	80021b2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	e007      	b.n	80021c2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	7e5b      	ldrb	r3, [r3, #25]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d108      	bne.n	80021dc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	e007      	b.n	80021ec <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	7e9b      	ldrb	r3, [r3, #26]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d108      	bne.n	8002206 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f042 0220 	orr.w	r2, r2, #32
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	e007      	b.n	8002216 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f022 0220 	bic.w	r2, r2, #32
 8002214:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	7edb      	ldrb	r3, [r3, #27]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d108      	bne.n	8002230 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f022 0210 	bic.w	r2, r2, #16
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	e007      	b.n	8002240 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f042 0210 	orr.w	r2, r2, #16
 800223e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7f1b      	ldrb	r3, [r3, #28]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d108      	bne.n	800225a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f042 0208 	orr.w	r2, r2, #8
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	e007      	b.n	800226a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 0208 	bic.w	r2, r2, #8
 8002268:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	7f5b      	ldrb	r3, [r3, #29]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d108      	bne.n	8002284 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f042 0204 	orr.w	r2, r2, #4
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	e007      	b.n	8002294 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 0204 	bic.w	r2, r2, #4
 8002292:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	68db      	ldr	r3, [r3, #12]
 800229c:	431a      	orrs	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	695b      	ldr	r3, [r3, #20]
 80022a8:	ea42 0103 	orr.w	r1, r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	1e5a      	subs	r2, r3, #1
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	430a      	orrs	r2, r1
 80022b8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80022d2:	b480      	push	{r7}
 80022d4:	b087      	sub	sp, #28
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
 80022da:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022e8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80022ea:	7cfb      	ldrb	r3, [r7, #19]
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d003      	beq.n	80022f8 <HAL_CAN_ConfigFilter+0x26>
 80022f0:	7cfb      	ldrb	r3, [r7, #19]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	f040 80aa 	bne.w	800244c <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80022fe:	f043 0201 	orr.w	r2, r3, #1
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	695b      	ldr	r3, [r3, #20]
 800230c:	f003 031f 	and.w	r3, r3, #31
 8002310:	2201      	movs	r2, #1
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	43db      	mvns	r3, r3
 8002322:	401a      	ands	r2, r3
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d123      	bne.n	800237a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	43db      	mvns	r3, r3
 800233c:	401a      	ands	r2, r3
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002354:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	3248      	adds	r2, #72	; 0x48
 800235a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800236e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002370:	6979      	ldr	r1, [r7, #20]
 8002372:	3348      	adds	r3, #72	; 0x48
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	440b      	add	r3, r1
 8002378:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d122      	bne.n	80023c8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	431a      	orrs	r2, r3
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800239e:	683a      	ldr	r2, [r7, #0]
 80023a0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80023a2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	3248      	adds	r2, #72	; 0x48
 80023a8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80023bc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80023be:	6979      	ldr	r1, [r7, #20]
 80023c0:	3348      	adds	r3, #72	; 0x48
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	440b      	add	r3, r1
 80023c6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d109      	bne.n	80023e4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	43db      	mvns	r3, r3
 80023da:	401a      	ands	r2, r3
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80023e2:	e007      	b.n	80023f4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	431a      	orrs	r2, r3
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d109      	bne.n	8002410 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	43db      	mvns	r3, r3
 8002406:	401a      	ands	r2, r3
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800240e:	e007      	b.n	8002420 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	431a      	orrs	r2, r3
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d107      	bne.n	8002438 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	431a      	orrs	r2, r3
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800243e:	f023 0201 	bic.w	r2, r3, #1
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	e006      	b.n	800245a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002450:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
  }
}
 800245a:	4618      	mov	r0, r3
 800245c:	371c      	adds	r7, #28
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr

08002466 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b084      	sub	sp, #16
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b01      	cmp	r3, #1
 8002478:	d12e      	bne.n	80024d8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2202      	movs	r2, #2
 800247e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0201 	bic.w	r2, r2, #1
 8002490:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002492:	f7ff fe17 	bl	80020c4 <HAL_GetTick>
 8002496:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002498:	e012      	b.n	80024c0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800249a:	f7ff fe13 	bl	80020c4 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b0a      	cmp	r3, #10
 80024a6:	d90b      	bls.n	80024c0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ac:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2205      	movs	r2, #5
 80024b8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e012      	b.n	80024e6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1e5      	bne.n	800249a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80024d4:	2300      	movs	r3, #0
 80024d6:	e006      	b.n	80024e6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024dc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
  }
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b089      	sub	sp, #36	; 0x24
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	60f8      	str	r0, [r7, #12]
 80024f6:	60b9      	str	r1, [r7, #8]
 80024f8:	607a      	str	r2, [r7, #4]
 80024fa:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002502:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800250c:	7ffb      	ldrb	r3, [r7, #31]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d003      	beq.n	800251a <HAL_CAN_AddTxMessage+0x2c>
 8002512:	7ffb      	ldrb	r3, [r7, #31]
 8002514:	2b02      	cmp	r3, #2
 8002516:	f040 80ad 	bne.w	8002674 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10a      	bne.n	800253a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800252a:	2b00      	cmp	r3, #0
 800252c:	d105      	bne.n	800253a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002534:	2b00      	cmp	r3, #0
 8002536:	f000 8095 	beq.w	8002664 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	0e1b      	lsrs	r3, r3, #24
 800253e:	f003 0303 	and.w	r3, r3, #3
 8002542:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002544:	2201      	movs	r2, #1
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	409a      	lsls	r2, r3
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10d      	bne.n	8002572 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002560:	68f9      	ldr	r1, [r7, #12]
 8002562:	6809      	ldr	r1, [r1, #0]
 8002564:	431a      	orrs	r2, r3
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	3318      	adds	r3, #24
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	440b      	add	r3, r1
 800256e:	601a      	str	r2, [r3, #0]
 8002570:	e00f      	b.n	8002592 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800257c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002582:	68f9      	ldr	r1, [r7, #12]
 8002584:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002586:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	3318      	adds	r3, #24
 800258c:	011b      	lsls	r3, r3, #4
 800258e:	440b      	add	r3, r1
 8002590:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6819      	ldr	r1, [r3, #0]
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	691a      	ldr	r2, [r3, #16]
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	3318      	adds	r3, #24
 800259e:	011b      	lsls	r3, r3, #4
 80025a0:	440b      	add	r3, r1
 80025a2:	3304      	adds	r3, #4
 80025a4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	7d1b      	ldrb	r3, [r3, #20]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d111      	bne.n	80025d2 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	3318      	adds	r3, #24
 80025b6:	011b      	lsls	r3, r3, #4
 80025b8:	4413      	add	r3, r2
 80025ba:	3304      	adds	r3, #4
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	6811      	ldr	r1, [r2, #0]
 80025c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	3318      	adds	r3, #24
 80025ca:	011b      	lsls	r3, r3, #4
 80025cc:	440b      	add	r3, r1
 80025ce:	3304      	adds	r3, #4
 80025d0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	3307      	adds	r3, #7
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	061a      	lsls	r2, r3, #24
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	3306      	adds	r3, #6
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	041b      	lsls	r3, r3, #16
 80025e2:	431a      	orrs	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	3305      	adds	r3, #5
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	021b      	lsls	r3, r3, #8
 80025ec:	4313      	orrs	r3, r2
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	3204      	adds	r2, #4
 80025f2:	7812      	ldrb	r2, [r2, #0]
 80025f4:	4610      	mov	r0, r2
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	6811      	ldr	r1, [r2, #0]
 80025fa:	ea43 0200 	orr.w	r2, r3, r0
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	011b      	lsls	r3, r3, #4
 8002602:	440b      	add	r3, r1
 8002604:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002608:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	3303      	adds	r3, #3
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	061a      	lsls	r2, r3, #24
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	3302      	adds	r3, #2
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	041b      	lsls	r3, r3, #16
 800261a:	431a      	orrs	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3301      	adds	r3, #1
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	021b      	lsls	r3, r3, #8
 8002624:	4313      	orrs	r3, r2
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	7812      	ldrb	r2, [r2, #0]
 800262a:	4610      	mov	r0, r2
 800262c:	68fa      	ldr	r2, [r7, #12]
 800262e:	6811      	ldr	r1, [r2, #0]
 8002630:	ea43 0200 	orr.w	r2, r3, r0
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	011b      	lsls	r3, r3, #4
 8002638:	440b      	add	r3, r1
 800263a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800263e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	3318      	adds	r3, #24
 8002648:	011b      	lsls	r3, r3, #4
 800264a:	4413      	add	r3, r2
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	6811      	ldr	r1, [r2, #0]
 8002652:	f043 0201 	orr.w	r2, r3, #1
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	3318      	adds	r3, #24
 800265a:	011b      	lsls	r3, r3, #4
 800265c:	440b      	add	r3, r1
 800265e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002660:	2300      	movs	r3, #0
 8002662:	e00e      	b.n	8002682 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002668:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e006      	b.n	8002682 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002678:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
  }
}
 8002682:	4618      	mov	r0, r3
 8002684:	3724      	adds	r7, #36	; 0x24
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr

0800268e <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800268e:	b480      	push	{r7}
 8002690:	b085      	sub	sp, #20
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026a0:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80026a2:	7afb      	ldrb	r3, [r7, #11]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d002      	beq.n	80026ae <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80026a8:	7afb      	ldrb	r3, [r7, #11]
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d11d      	bne.n	80026ea <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d002      	beq.n	80026c2 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	3301      	adds	r3, #1
 80026c0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d002      	beq.n	80026d6 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	3301      	adds	r3, #1
 80026d4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d002      	beq.n	80026ea <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	3301      	adds	r3, #1
 80026e8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80026ea:	68fb      	ldr	r3, [r7, #12]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80026f8:	b480      	push	{r7}
 80026fa:	b087      	sub	sp, #28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
 8002704:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f893 3020 	ldrb.w	r3, [r3, #32]
 800270c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800270e:	7dfb      	ldrb	r3, [r7, #23]
 8002710:	2b01      	cmp	r3, #1
 8002712:	d003      	beq.n	800271c <HAL_CAN_GetRxMessage+0x24>
 8002714:	7dfb      	ldrb	r3, [r7, #23]
 8002716:	2b02      	cmp	r3, #2
 8002718:	f040 8103 	bne.w	8002922 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d10e      	bne.n	8002740 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	f003 0303 	and.w	r3, r3, #3
 800272c:	2b00      	cmp	r3, #0
 800272e:	d116      	bne.n	800275e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002734:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e0f7      	b.n	8002930 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	f003 0303 	and.w	r3, r3, #3
 800274a:	2b00      	cmp	r3, #0
 800274c:	d107      	bne.n	800275e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002752:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e0e8      	b.n	8002930 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	331b      	adds	r3, #27
 8002766:	011b      	lsls	r3, r3, #4
 8002768:	4413      	add	r3, r2
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0204 	and.w	r2, r3, #4
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d10c      	bne.n	8002796 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	331b      	adds	r3, #27
 8002784:	011b      	lsls	r3, r3, #4
 8002786:	4413      	add	r3, r2
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	0d5b      	lsrs	r3, r3, #21
 800278c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	e00b      	b.n	80027ae <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	331b      	adds	r3, #27
 800279e:	011b      	lsls	r3, r3, #4
 80027a0:	4413      	add	r3, r2
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	08db      	lsrs	r3, r3, #3
 80027a6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	331b      	adds	r3, #27
 80027b6:	011b      	lsls	r3, r3, #4
 80027b8:	4413      	add	r3, r2
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0202 	and.w	r2, r3, #2
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	331b      	adds	r3, #27
 80027cc:	011b      	lsls	r3, r3, #4
 80027ce:	4413      	add	r3, r2
 80027d0:	3304      	adds	r3, #4
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0308 	and.w	r3, r3, #8
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d003      	beq.n	80027e4 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2208      	movs	r2, #8
 80027e0:	611a      	str	r2, [r3, #16]
 80027e2:	e00b      	b.n	80027fc <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	331b      	adds	r3, #27
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	4413      	add	r3, r2
 80027f0:	3304      	adds	r3, #4
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 020f 	and.w	r2, r3, #15
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	331b      	adds	r3, #27
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	4413      	add	r3, r2
 8002808:	3304      	adds	r3, #4
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	0a1b      	lsrs	r3, r3, #8
 800280e:	b2da      	uxtb	r2, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	331b      	adds	r3, #27
 800281c:	011b      	lsls	r3, r3, #4
 800281e:	4413      	add	r3, r2
 8002820:	3304      	adds	r3, #4
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	0c1b      	lsrs	r3, r3, #16
 8002826:	b29a      	uxth	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	4413      	add	r3, r2
 8002836:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	b2da      	uxtb	r2, r3
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	4413      	add	r3, r2
 800284c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	0a1a      	lsrs	r2, r3, #8
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	3301      	adds	r3, #1
 8002858:	b2d2      	uxtb	r2, r2
 800285a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	011b      	lsls	r3, r3, #4
 8002864:	4413      	add	r3, r2
 8002866:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	0c1a      	lsrs	r2, r3, #16
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	3302      	adds	r3, #2
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	011b      	lsls	r3, r3, #4
 800287e:	4413      	add	r3, r2
 8002880:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	0e1a      	lsrs	r2, r3, #24
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	3303      	adds	r3, #3
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	011b      	lsls	r3, r3, #4
 8002898:	4413      	add	r3, r2
 800289a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	3304      	adds	r3, #4
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	011b      	lsls	r3, r3, #4
 80028b0:	4413      	add	r3, r2
 80028b2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	0a1a      	lsrs	r2, r3, #8
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	3305      	adds	r3, #5
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	4413      	add	r3, r2
 80028cc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	0c1a      	lsrs	r2, r3, #16
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	3306      	adds	r3, #6
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	4413      	add	r3, r2
 80028e6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	0e1a      	lsrs	r2, r3, #24
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	3307      	adds	r3, #7
 80028f2:	b2d2      	uxtb	r2, r2
 80028f4:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d108      	bne.n	800290e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68da      	ldr	r2, [r3, #12]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f042 0220 	orr.w	r2, r2, #32
 800290a:	60da      	str	r2, [r3, #12]
 800290c:	e007      	b.n	800291e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	691a      	ldr	r2, [r3, #16]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f042 0220 	orr.w	r2, r2, #32
 800291c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800291e:	2300      	movs	r3, #0
 8002920:	e006      	b.n	8002930 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002926:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
  }
}
 8002930:	4618      	mov	r0, r3
 8002932:	371c      	adds	r7, #28
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800294c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800294e:	7bfb      	ldrb	r3, [r7, #15]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d002      	beq.n	800295a <HAL_CAN_ActivateNotification+0x1e>
 8002954:	7bfb      	ldrb	r3, [r7, #15]
 8002956:	2b02      	cmp	r3, #2
 8002958:	d109      	bne.n	800296e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6959      	ldr	r1, [r3, #20]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800296a:	2300      	movs	r3, #0
 800296c:	e006      	b.n	800297c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002972:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
  }
}
 800297c:	4618      	mov	r0, r3
 800297e:	3714      	adds	r7, #20
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	; 0x28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002990:	2300      	movs	r3, #0
 8002992:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80029c4:	6a3b      	ldr	r3, [r7, #32]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d07c      	beq.n	8002ac8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d023      	beq.n	8002a20 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2201      	movs	r2, #1
 80029de:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f983 	bl	8002cf6 <HAL_CAN_TxMailbox0CompleteCallback>
 80029f0:	e016      	b.n	8002a20 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d004      	beq.n	8002a06 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80029fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a02:	627b      	str	r3, [r7, #36]	; 0x24
 8002a04:	e00c      	b.n	8002a20 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	f003 0308 	and.w	r3, r3, #8
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d004      	beq.n	8002a1a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a16:	627b      	str	r3, [r7, #36]	; 0x24
 8002a18:	e002      	b.n	8002a20 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f989 	bl	8002d32 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d024      	beq.n	8002a74 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a32:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d003      	beq.n	8002a46 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f000 f963 	bl	8002d0a <HAL_CAN_TxMailbox1CompleteCallback>
 8002a44:	e016      	b.n	8002a74 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002a46:	69bb      	ldr	r3, [r7, #24]
 8002a48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d004      	beq.n	8002a5a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a52:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a56:	627b      	str	r3, [r7, #36]	; 0x24
 8002a58:	e00c      	b.n	8002a74 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002a5a:	69bb      	ldr	r3, [r7, #24]
 8002a5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d004      	beq.n	8002a6e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a66:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a6a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a6c:	e002      	b.n	8002a74 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f969 	bl	8002d46 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d024      	beq.n	8002ac8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a86:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f943 	bl	8002d1e <HAL_CAN_TxMailbox2CompleteCallback>
 8002a98:	e016      	b.n	8002ac8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d004      	beq.n	8002aae <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002aaa:	627b      	str	r3, [r7, #36]	; 0x24
 8002aac:	e00c      	b.n	8002ac8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d004      	beq.n	8002ac2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002abe:	627b      	str	r3, [r7, #36]	; 0x24
 8002ac0:	e002      	b.n	8002ac8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f000 f949 	bl	8002d5a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002ac8:	6a3b      	ldr	r3, [r7, #32]
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00c      	beq.n	8002aec <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	f003 0310 	and.w	r3, r3, #16
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d007      	beq.n	8002aec <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ade:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ae2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2210      	movs	r2, #16
 8002aea:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d00b      	beq.n	8002b0e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	f003 0308 	and.w	r3, r3, #8
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d006      	beq.n	8002b0e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2208      	movs	r2, #8
 8002b06:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 f930 	bl	8002d6e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d009      	beq.n	8002b2c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	f003 0303 	and.w	r3, r3, #3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d002      	beq.n	8002b2c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f7ff f84a 	bl	8001bc0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002b2c:	6a3b      	ldr	r3, [r7, #32]
 8002b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00c      	beq.n	8002b50 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	f003 0310 	and.w	r3, r3, #16
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d007      	beq.n	8002b50 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b46:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2210      	movs	r2, #16
 8002b4e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	f003 0320 	and.w	r3, r3, #32
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00b      	beq.n	8002b72 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	f003 0308 	and.w	r3, r3, #8
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d006      	beq.n	8002b72 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2208      	movs	r2, #8
 8002b6a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f000 f912 	bl	8002d96 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002b72:	6a3b      	ldr	r3, [r7, #32]
 8002b74:	f003 0310 	and.w	r3, r3, #16
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d009      	beq.n	8002b90 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	f003 0303 	and.w	r3, r3, #3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d002      	beq.n	8002b90 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 f8f9 	bl	8002d82 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002b90:	6a3b      	ldr	r3, [r7, #32]
 8002b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00b      	beq.n	8002bb2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	f003 0310 	and.w	r3, r3, #16
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d006      	beq.n	8002bb2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2210      	movs	r2, #16
 8002baa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 f8fc 	bl	8002daa <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002bb2:	6a3b      	ldr	r3, [r7, #32]
 8002bb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d00b      	beq.n	8002bd4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	f003 0308 	and.w	r3, r3, #8
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d006      	beq.n	8002bd4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2208      	movs	r2, #8
 8002bcc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f8f5 	bl	8002dbe <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d07b      	beq.n	8002cd6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	f003 0304 	and.w	r3, r3, #4
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d072      	beq.n	8002cce <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002be8:	6a3b      	ldr	r3, [r7, #32]
 8002bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d008      	beq.n	8002c04 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d003      	beq.n	8002c04 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfe:	f043 0301 	orr.w	r3, r3, #1
 8002c02:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d008      	beq.n	8002c20 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	f043 0302 	orr.w	r3, r3, #2
 8002c1e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c20:	6a3b      	ldr	r3, [r7, #32]
 8002c22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d008      	beq.n	8002c3c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d003      	beq.n	8002c3c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c36:	f043 0304 	orr.w	r3, r3, #4
 8002c3a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c3c:	6a3b      	ldr	r3, [r7, #32]
 8002c3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d043      	beq.n	8002cce <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d03e      	beq.n	8002cce <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c56:	2b60      	cmp	r3, #96	; 0x60
 8002c58:	d02b      	beq.n	8002cb2 <HAL_CAN_IRQHandler+0x32a>
 8002c5a:	2b60      	cmp	r3, #96	; 0x60
 8002c5c:	d82e      	bhi.n	8002cbc <HAL_CAN_IRQHandler+0x334>
 8002c5e:	2b50      	cmp	r3, #80	; 0x50
 8002c60:	d022      	beq.n	8002ca8 <HAL_CAN_IRQHandler+0x320>
 8002c62:	2b50      	cmp	r3, #80	; 0x50
 8002c64:	d82a      	bhi.n	8002cbc <HAL_CAN_IRQHandler+0x334>
 8002c66:	2b40      	cmp	r3, #64	; 0x40
 8002c68:	d019      	beq.n	8002c9e <HAL_CAN_IRQHandler+0x316>
 8002c6a:	2b40      	cmp	r3, #64	; 0x40
 8002c6c:	d826      	bhi.n	8002cbc <HAL_CAN_IRQHandler+0x334>
 8002c6e:	2b30      	cmp	r3, #48	; 0x30
 8002c70:	d010      	beq.n	8002c94 <HAL_CAN_IRQHandler+0x30c>
 8002c72:	2b30      	cmp	r3, #48	; 0x30
 8002c74:	d822      	bhi.n	8002cbc <HAL_CAN_IRQHandler+0x334>
 8002c76:	2b10      	cmp	r3, #16
 8002c78:	d002      	beq.n	8002c80 <HAL_CAN_IRQHandler+0x2f8>
 8002c7a:	2b20      	cmp	r3, #32
 8002c7c:	d005      	beq.n	8002c8a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002c7e:	e01d      	b.n	8002cbc <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c82:	f043 0308 	orr.w	r3, r3, #8
 8002c86:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002c88:	e019      	b.n	8002cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8c:	f043 0310 	orr.w	r3, r3, #16
 8002c90:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002c92:	e014      	b.n	8002cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c96:	f043 0320 	orr.w	r3, r3, #32
 8002c9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002c9c:	e00f      	b.n	8002cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ca4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002ca6:	e00a      	b.n	8002cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002caa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002cb0:	e005      	b.n	8002cbe <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cb8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002cba:	e000      	b.n	8002cbe <HAL_CAN_IRQHandler+0x336>
            break;
 8002cbc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699a      	ldr	r2, [r3, #24]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002ccc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d008      	beq.n	8002cee <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f872 	bl	8002dd2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002cee:	bf00      	nop
 8002cf0:	3728      	adds	r7, #40	; 0x28
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cf6:	b480      	push	{r7}
 8002cf8:	b083      	sub	sp, #12
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002cfe:	bf00      	nop
 8002d00:	370c      	adds	r7, #12
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr

08002d0a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	b083      	sub	sp, #12
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002d12:	bf00      	nop
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr

08002d32 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b083      	sub	sp, #12
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002db2:	bf00      	nop
 8002db4:	370c      	adds	r7, #12
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b083      	sub	sp, #12
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
	...

08002de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f003 0307 	and.w	r3, r3, #7
 8002df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002df8:	4b0c      	ldr	r3, [pc, #48]	; (8002e2c <__NVIC_SetPriorityGrouping+0x44>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e04:	4013      	ands	r3, r2
 8002e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e1a:	4a04      	ldr	r2, [pc, #16]	; (8002e2c <__NVIC_SetPriorityGrouping+0x44>)
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	60d3      	str	r3, [r2, #12]
}
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	e000ed00 	.word	0xe000ed00

08002e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e34:	4b04      	ldr	r3, [pc, #16]	; (8002e48 <__NVIC_GetPriorityGrouping+0x18>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	0a1b      	lsrs	r3, r3, #8
 8002e3a:	f003 0307 	and.w	r3, r3, #7
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	e000ed00 	.word	0xe000ed00

08002e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	4603      	mov	r3, r0
 8002e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	db0b      	blt.n	8002e76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	f003 021f 	and.w	r2, r3, #31
 8002e64:	4907      	ldr	r1, [pc, #28]	; (8002e84 <__NVIC_EnableIRQ+0x38>)
 8002e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6a:	095b      	lsrs	r3, r3, #5
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e76:	bf00      	nop
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	e000e100 	.word	0xe000e100

08002e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	6039      	str	r1, [r7, #0]
 8002e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	db0a      	blt.n	8002eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	490c      	ldr	r1, [pc, #48]	; (8002ed4 <__NVIC_SetPriority+0x4c>)
 8002ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea6:	0112      	lsls	r2, r2, #4
 8002ea8:	b2d2      	uxtb	r2, r2
 8002eaa:	440b      	add	r3, r1
 8002eac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eb0:	e00a      	b.n	8002ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	4908      	ldr	r1, [pc, #32]	; (8002ed8 <__NVIC_SetPriority+0x50>)
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	f003 030f 	and.w	r3, r3, #15
 8002ebe:	3b04      	subs	r3, #4
 8002ec0:	0112      	lsls	r2, r2, #4
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	761a      	strb	r2, [r3, #24]
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	e000e100 	.word	0xe000e100
 8002ed8:	e000ed00 	.word	0xe000ed00

08002edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b089      	sub	sp, #36	; 0x24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f1c3 0307 	rsb	r3, r3, #7
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	bf28      	it	cs
 8002efa:	2304      	movcs	r3, #4
 8002efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	3304      	adds	r3, #4
 8002f02:	2b06      	cmp	r3, #6
 8002f04:	d902      	bls.n	8002f0c <NVIC_EncodePriority+0x30>
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	3b03      	subs	r3, #3
 8002f0a:	e000      	b.n	8002f0e <NVIC_EncodePriority+0x32>
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f10:	f04f 32ff 	mov.w	r2, #4294967295
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	43da      	mvns	r2, r3
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	401a      	ands	r2, r3
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f24:	f04f 31ff 	mov.w	r1, #4294967295
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2e:	43d9      	mvns	r1, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f34:	4313      	orrs	r3, r2
         );
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3724      	adds	r7, #36	; 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
	...

08002f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f54:	d301      	bcc.n	8002f5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f56:	2301      	movs	r3, #1
 8002f58:	e00f      	b.n	8002f7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f5a:	4a0a      	ldr	r2, [pc, #40]	; (8002f84 <SysTick_Config+0x40>)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f62:	210f      	movs	r1, #15
 8002f64:	f04f 30ff 	mov.w	r0, #4294967295
 8002f68:	f7ff ff8e 	bl	8002e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f6c:	4b05      	ldr	r3, [pc, #20]	; (8002f84 <SysTick_Config+0x40>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f72:	4b04      	ldr	r3, [pc, #16]	; (8002f84 <SysTick_Config+0x40>)
 8002f74:	2207      	movs	r2, #7
 8002f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	e000e010 	.word	0xe000e010

08002f88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f7ff ff29 	bl	8002de8 <__NVIC_SetPriorityGrouping>
}
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b086      	sub	sp, #24
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	60b9      	str	r1, [r7, #8]
 8002fa8:	607a      	str	r2, [r7, #4]
 8002faa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fb0:	f7ff ff3e 	bl	8002e30 <__NVIC_GetPriorityGrouping>
 8002fb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	68b9      	ldr	r1, [r7, #8]
 8002fba:	6978      	ldr	r0, [r7, #20]
 8002fbc:	f7ff ff8e 	bl	8002edc <NVIC_EncodePriority>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff5d 	bl	8002e88 <__NVIC_SetPriority>
}
 8002fce:	bf00      	nop
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b082      	sub	sp, #8
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	4603      	mov	r3, r0
 8002fde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff ff31 	bl	8002e4c <__NVIC_EnableIRQ>
}
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff ffa2 	bl	8002f44 <SysTick_Config>
 8003000:	4603      	mov	r3, r0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
	...

0800300c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003016:	2300      	movs	r3, #0
 8003018:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800301a:	e154      	b.n	80032c6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	2101      	movs	r1, #1
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	fa01 f303 	lsl.w	r3, r1, r3
 8003028:	4013      	ands	r3, r2
 800302a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2b00      	cmp	r3, #0
 8003030:	f000 8146 	beq.w	80032c0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f003 0303 	and.w	r3, r3, #3
 800303c:	2b01      	cmp	r3, #1
 800303e:	d005      	beq.n	800304c <HAL_GPIO_Init+0x40>
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f003 0303 	and.w	r3, r3, #3
 8003048:	2b02      	cmp	r3, #2
 800304a:	d130      	bne.n	80030ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	2203      	movs	r2, #3
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	43db      	mvns	r3, r3
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	4013      	ands	r3, r2
 8003062:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	68da      	ldr	r2, [r3, #12]
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	693a      	ldr	r2, [r7, #16]
 8003072:	4313      	orrs	r3, r2
 8003074:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003082:	2201      	movs	r2, #1
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	fa02 f303 	lsl.w	r3, r2, r3
 800308a:	43db      	mvns	r3, r3
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4013      	ands	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	091b      	lsrs	r3, r3, #4
 8003098:	f003 0201 	and.w	r2, r3, #1
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	fa02 f303 	lsl.w	r3, r2, r3
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	693a      	ldr	r2, [r7, #16]
 80030ac:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b03      	cmp	r3, #3
 80030b8:	d017      	beq.n	80030ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	2203      	movs	r2, #3
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43db      	mvns	r3, r3
 80030cc:	693a      	ldr	r2, [r7, #16]
 80030ce:	4013      	ands	r3, r2
 80030d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	fa02 f303 	lsl.w	r3, r2, r3
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f003 0303 	and.w	r3, r3, #3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d123      	bne.n	800313e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	08da      	lsrs	r2, r3, #3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	3208      	adds	r2, #8
 80030fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003102:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	220f      	movs	r2, #15
 800310e:	fa02 f303 	lsl.w	r3, r2, r3
 8003112:	43db      	mvns	r3, r3
 8003114:	693a      	ldr	r2, [r7, #16]
 8003116:	4013      	ands	r3, r2
 8003118:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	691a      	ldr	r2, [r3, #16]
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4313      	orrs	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	08da      	lsrs	r2, r3, #3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3208      	adds	r2, #8
 8003138:	6939      	ldr	r1, [r7, #16]
 800313a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	2203      	movs	r2, #3
 800314a:	fa02 f303 	lsl.w	r3, r2, r3
 800314e:	43db      	mvns	r3, r3
 8003150:	693a      	ldr	r2, [r7, #16]
 8003152:	4013      	ands	r3, r2
 8003154:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f003 0203 	and.w	r2, r3, #3
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	fa02 f303 	lsl.w	r3, r2, r3
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	4313      	orrs	r3, r2
 800316a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800317a:	2b00      	cmp	r3, #0
 800317c:	f000 80a0 	beq.w	80032c0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003180:	4b58      	ldr	r3, [pc, #352]	; (80032e4 <HAL_GPIO_Init+0x2d8>)
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	4a57      	ldr	r2, [pc, #348]	; (80032e4 <HAL_GPIO_Init+0x2d8>)
 8003186:	f043 0301 	orr.w	r3, r3, #1
 800318a:	6193      	str	r3, [r2, #24]
 800318c:	4b55      	ldr	r3, [pc, #340]	; (80032e4 <HAL_GPIO_Init+0x2d8>)
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	f003 0301 	and.w	r3, r3, #1
 8003194:	60bb      	str	r3, [r7, #8]
 8003196:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003198:	4a53      	ldr	r2, [pc, #332]	; (80032e8 <HAL_GPIO_Init+0x2dc>)
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	089b      	lsrs	r3, r3, #2
 800319e:	3302      	adds	r3, #2
 80031a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	f003 0303 	and.w	r3, r3, #3
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	220f      	movs	r2, #15
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	43db      	mvns	r3, r3
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	4013      	ands	r3, r2
 80031ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80031c2:	d019      	beq.n	80031f8 <HAL_GPIO_Init+0x1ec>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a49      	ldr	r2, [pc, #292]	; (80032ec <HAL_GPIO_Init+0x2e0>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d013      	beq.n	80031f4 <HAL_GPIO_Init+0x1e8>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a48      	ldr	r2, [pc, #288]	; (80032f0 <HAL_GPIO_Init+0x2e4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d00d      	beq.n	80031f0 <HAL_GPIO_Init+0x1e4>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a47      	ldr	r2, [pc, #284]	; (80032f4 <HAL_GPIO_Init+0x2e8>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d007      	beq.n	80031ec <HAL_GPIO_Init+0x1e0>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4a46      	ldr	r2, [pc, #280]	; (80032f8 <HAL_GPIO_Init+0x2ec>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d101      	bne.n	80031e8 <HAL_GPIO_Init+0x1dc>
 80031e4:	2304      	movs	r3, #4
 80031e6:	e008      	b.n	80031fa <HAL_GPIO_Init+0x1ee>
 80031e8:	2305      	movs	r3, #5
 80031ea:	e006      	b.n	80031fa <HAL_GPIO_Init+0x1ee>
 80031ec:	2303      	movs	r3, #3
 80031ee:	e004      	b.n	80031fa <HAL_GPIO_Init+0x1ee>
 80031f0:	2302      	movs	r3, #2
 80031f2:	e002      	b.n	80031fa <HAL_GPIO_Init+0x1ee>
 80031f4:	2301      	movs	r3, #1
 80031f6:	e000      	b.n	80031fa <HAL_GPIO_Init+0x1ee>
 80031f8:	2300      	movs	r3, #0
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	f002 0203 	and.w	r2, r2, #3
 8003200:	0092      	lsls	r2, r2, #2
 8003202:	4093      	lsls	r3, r2
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	4313      	orrs	r3, r2
 8003208:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800320a:	4937      	ldr	r1, [pc, #220]	; (80032e8 <HAL_GPIO_Init+0x2dc>)
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	089b      	lsrs	r3, r3, #2
 8003210:	3302      	adds	r3, #2
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003218:	4b38      	ldr	r3, [pc, #224]	; (80032fc <HAL_GPIO_Init+0x2f0>)
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	43db      	mvns	r3, r3
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4013      	ands	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	4313      	orrs	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800323c:	4a2f      	ldr	r2, [pc, #188]	; (80032fc <HAL_GPIO_Init+0x2f0>)
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003242:	4b2e      	ldr	r3, [pc, #184]	; (80032fc <HAL_GPIO_Init+0x2f0>)
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	43db      	mvns	r3, r3
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	4013      	ands	r3, r2
 8003250:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4313      	orrs	r3, r2
 8003264:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003266:	4a25      	ldr	r2, [pc, #148]	; (80032fc <HAL_GPIO_Init+0x2f0>)
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800326c:	4b23      	ldr	r3, [pc, #140]	; (80032fc <HAL_GPIO_Init+0x2f0>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	43db      	mvns	r3, r3
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	4013      	ands	r3, r2
 800327a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d003      	beq.n	8003290 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	4313      	orrs	r3, r2
 800328e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003290:	4a1a      	ldr	r2, [pc, #104]	; (80032fc <HAL_GPIO_Init+0x2f0>)
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003296:	4b19      	ldr	r3, [pc, #100]	; (80032fc <HAL_GPIO_Init+0x2f0>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	43db      	mvns	r3, r3
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	4013      	ands	r3, r2
 80032a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80032ba:	4a10      	ldr	r2, [pc, #64]	; (80032fc <HAL_GPIO_Init+0x2f0>)
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	3301      	adds	r3, #1
 80032c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	fa22 f303 	lsr.w	r3, r2, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f47f aea3 	bne.w	800301c <HAL_GPIO_Init+0x10>
  }
}
 80032d6:	bf00      	nop
 80032d8:	bf00      	nop
 80032da:	371c      	adds	r7, #28
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	40021000 	.word	0x40021000
 80032e8:	40010000 	.word	0x40010000
 80032ec:	48000400 	.word	0x48000400
 80032f0:	48000800 	.word	0x48000800
 80032f4:	48000c00 	.word	0x48000c00
 80032f8:	48001000 	.word	0x48001000
 80032fc:	40010400 	.word	0x40010400

08003300 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003300:	b480      	push	{r7}
 8003302:	b085      	sub	sp, #20
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	460b      	mov	r3, r1
 800330a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691a      	ldr	r2, [r3, #16]
 8003310:	887b      	ldrh	r3, [r7, #2]
 8003312:	4013      	ands	r3, r2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d002      	beq.n	800331e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003318:	2301      	movs	r3, #1
 800331a:	73fb      	strb	r3, [r7, #15]
 800331c:	e001      	b.n	8003322 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800331e:	2300      	movs	r3, #0
 8003320:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003322:	7bfb      	ldrb	r3, [r7, #15]
}
 8003324:	4618      	mov	r0, r3
 8003326:	3714      	adds	r7, #20
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	460b      	mov	r3, r1
 800333a:	807b      	strh	r3, [r7, #2]
 800333c:	4613      	mov	r3, r2
 800333e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003340:	787b      	ldrb	r3, [r7, #1]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003346:	887a      	ldrh	r2, [r7, #2]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800334c:	e002      	b.n	8003354 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800334e:	887a      	ldrh	r2, [r7, #2]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800336a:	4b08      	ldr	r3, [pc, #32]	; (800338c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800336c:	695a      	ldr	r2, [r3, #20]
 800336e:	88fb      	ldrh	r3, [r7, #6]
 8003370:	4013      	ands	r3, r2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d006      	beq.n	8003384 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003376:	4a05      	ldr	r2, [pc, #20]	; (800338c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003378:	88fb      	ldrh	r3, [r7, #6]
 800337a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800337c:	88fb      	ldrh	r3, [r7, #6]
 800337e:	4618      	mov	r0, r3
 8003380:	f7fe fc5a 	bl	8001c38 <HAL_GPIO_EXTI_Callback>
  }
}
 8003384:	bf00      	nop
 8003386:	3708      	adds	r7, #8
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40010400 	.word	0x40010400

08003390 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003392:	b08b      	sub	sp, #44	; 0x2c
 8003394:	af06      	add	r7, sp, #24
 8003396:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e0c4      	b.n	800352c <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d106      	bne.n	80033bc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f008 fab0 	bl	800b91c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2203      	movs	r2, #3
 80033c0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f004 f91c 	bl	8007606 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033ce:	2300      	movs	r3, #0
 80033d0:	73fb      	strb	r3, [r7, #15]
 80033d2:	e040      	b.n	8003456 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	6879      	ldr	r1, [r7, #4]
 80033d8:	1c5a      	adds	r2, r3, #1
 80033da:	4613      	mov	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	4413      	add	r3, r2
 80033e0:	00db      	lsls	r3, r3, #3
 80033e2:	440b      	add	r3, r1
 80033e4:	3301      	adds	r3, #1
 80033e6:	2201      	movs	r2, #1
 80033e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80033ea:	7bfb      	ldrb	r3, [r7, #15]
 80033ec:	6879      	ldr	r1, [r7, #4]
 80033ee:	1c5a      	adds	r2, r3, #1
 80033f0:	4613      	mov	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4413      	add	r3, r2
 80033f6:	00db      	lsls	r3, r3, #3
 80033f8:	440b      	add	r3, r1
 80033fa:	7bfa      	ldrb	r2, [r7, #15]
 80033fc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80033fe:	7bfb      	ldrb	r3, [r7, #15]
 8003400:	6879      	ldr	r1, [r7, #4]
 8003402:	1c5a      	adds	r2, r3, #1
 8003404:	4613      	mov	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	4413      	add	r3, r2
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	440b      	add	r3, r1
 800340e:	3303      	adds	r3, #3
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003414:	7bfa      	ldrb	r2, [r7, #15]
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	4613      	mov	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	00db      	lsls	r3, r3, #3
 8003420:	440b      	add	r3, r1
 8003422:	3338      	adds	r3, #56	; 0x38
 8003424:	2200      	movs	r2, #0
 8003426:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003428:	7bfa      	ldrb	r2, [r7, #15]
 800342a:	6879      	ldr	r1, [r7, #4]
 800342c:	4613      	mov	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4413      	add	r3, r2
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	440b      	add	r3, r1
 8003436:	333c      	adds	r3, #60	; 0x3c
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800343c:	7bfa      	ldrb	r2, [r7, #15]
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	4613      	mov	r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	4413      	add	r3, r2
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	440b      	add	r3, r1
 800344a:	3340      	adds	r3, #64	; 0x40
 800344c:	2200      	movs	r2, #0
 800344e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003450:	7bfb      	ldrb	r3, [r7, #15]
 8003452:	3301      	adds	r3, #1
 8003454:	73fb      	strb	r3, [r7, #15]
 8003456:	7bfa      	ldrb	r2, [r7, #15]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	429a      	cmp	r2, r3
 800345e:	d3b9      	bcc.n	80033d4 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003460:	2300      	movs	r3, #0
 8003462:	73fb      	strb	r3, [r7, #15]
 8003464:	e044      	b.n	80034f0 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003466:	7bfa      	ldrb	r2, [r7, #15]
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	4613      	mov	r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	4413      	add	r3, r2
 8003470:	00db      	lsls	r3, r3, #3
 8003472:	440b      	add	r3, r1
 8003474:	f203 1369 	addw	r3, r3, #361	; 0x169
 8003478:	2200      	movs	r2, #0
 800347a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800347c:	7bfa      	ldrb	r2, [r7, #15]
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	4413      	add	r3, r2
 8003486:	00db      	lsls	r3, r3, #3
 8003488:	440b      	add	r3, r1
 800348a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800348e:	7bfa      	ldrb	r2, [r7, #15]
 8003490:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003492:	7bfa      	ldrb	r2, [r7, #15]
 8003494:	6879      	ldr	r1, [r7, #4]
 8003496:	4613      	mov	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	4413      	add	r3, r2
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	440b      	add	r3, r1
 80034a0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80034a4:	2200      	movs	r2, #0
 80034a6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80034a8:	7bfa      	ldrb	r2, [r7, #15]
 80034aa:	6879      	ldr	r1, [r7, #4]
 80034ac:	4613      	mov	r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	4413      	add	r3, r2
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	440b      	add	r3, r1
 80034b6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80034be:	7bfa      	ldrb	r2, [r7, #15]
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	4613      	mov	r3, r2
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	4413      	add	r3, r2
 80034c8:	00db      	lsls	r3, r3, #3
 80034ca:	440b      	add	r3, r1
 80034cc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80034d0:	2200      	movs	r2, #0
 80034d2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80034d4:	7bfa      	ldrb	r2, [r7, #15]
 80034d6:	6879      	ldr	r1, [r7, #4]
 80034d8:	4613      	mov	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	4413      	add	r3, r2
 80034de:	00db      	lsls	r3, r3, #3
 80034e0:	440b      	add	r3, r1
 80034e2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80034e6:	2200      	movs	r2, #0
 80034e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034ea:	7bfb      	ldrb	r3, [r7, #15]
 80034ec:	3301      	adds	r3, #1
 80034ee:	73fb      	strb	r3, [r7, #15]
 80034f0:	7bfa      	ldrb	r2, [r7, #15]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d3b5      	bcc.n	8003466 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	603b      	str	r3, [r7, #0]
 8003500:	687e      	ldr	r6, [r7, #4]
 8003502:	466d      	mov	r5, sp
 8003504:	f106 0410 	add.w	r4, r6, #16
 8003508:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800350a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800350c:	6823      	ldr	r3, [r4, #0]
 800350e:	602b      	str	r3, [r5, #0]
 8003510:	1d33      	adds	r3, r6, #4
 8003512:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003514:	6838      	ldr	r0, [r7, #0]
 8003516:	f004 f891 	bl	800763c <USB_DevInit>

  hpcd->USB_Address = 0U;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3714      	adds	r7, #20
 8003530:	46bd      	mov	sp, r7
 8003532:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003534 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003542:	2b01      	cmp	r3, #1
 8003544:	d101      	bne.n	800354a <HAL_PCD_Start+0x16>
 8003546:	2302      	movs	r3, #2
 8003548:	e016      	b.n	8003578 <HAL_PCD_Start+0x44>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4618      	mov	r0, r3
 8003558:	f004 f83e 	bl	80075d8 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800355c:	2101      	movs	r1, #1
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f008 fc82 	bl	800be68 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f006 fafe 	bl	8009b6a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3708      	adds	r7, #8
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4618      	mov	r0, r3
 800358e:	f006 faf7 	bl	8009b80 <USB_ReadInterrupts>
 8003592:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 fab2 	bl	8003b08 <PCD_EP_ISR_Handler>

    return;
 80035a4:	e0bd      	b.n	8003722 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d013      	beq.n	80035d8 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035c2:	b292      	uxth	r2, r2
 80035c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f008 fa50 	bl	800ba6e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80035ce:	2100      	movs	r1, #0
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f000 f8a9 	bl	8003728 <HAL_PCD_SetAddress>

    return;
 80035d6:	e0a4      	b.n	8003722 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00c      	beq.n	80035fc <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80035f4:	b292      	uxth	r2, r2
 80035f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80035fa:	e092      	b.n	8003722 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00c      	beq.n	8003620 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800360e:	b29a      	uxth	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003618:	b292      	uxth	r2, r2
 800361a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800361e:	e080      	b.n	8003722 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d027      	beq.n	800367a <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003632:	b29a      	uxth	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 0204 	bic.w	r2, r2, #4
 800363c:	b292      	uxth	r2, r2
 800363e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800364a:	b29a      	uxth	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0208 	bic.w	r2, r2, #8
 8003654:	b292      	uxth	r2, r2
 8003656:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f008 fa40 	bl	800bae0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003668:	b29a      	uxth	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003672:	b292      	uxth	r2, r2
 8003674:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003678:	e053      	b.n	8003722 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003680:	2b00      	cmp	r3, #0
 8003682:	d027      	beq.n	80036d4 <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800368c:	b29a      	uxth	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0208 	orr.w	r2, r2, #8
 8003696:	b292      	uxth	r2, r2
 8003698:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036ae:	b292      	uxth	r2, r2
 80036b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80036bc:	b29a      	uxth	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 0204 	orr.w	r2, r2, #4
 80036c6:	b292      	uxth	r2, r2
 80036c8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f008 f9ed 	bl	800baac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80036d2:	e026      	b.n	8003722 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00f      	beq.n	80036fe <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80036f0:	b292      	uxth	r2, r2
 80036f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f008 f9ab 	bl	800ba52 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80036fc:	e011      	b.n	8003722 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00c      	beq.n	8003722 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003710:	b29a      	uxth	r2, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800371a:	b292      	uxth	r2, r2
 800371c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8003720:	bf00      	nop
  }
}
 8003722:	3710      	adds	r7, #16
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	460b      	mov	r3, r1
 8003732:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800373a:	2b01      	cmp	r3, #1
 800373c:	d101      	bne.n	8003742 <HAL_PCD_SetAddress+0x1a>
 800373e:	2302      	movs	r3, #2
 8003740:	e013      	b.n	800376a <HAL_PCD_SetAddress+0x42>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2201      	movs	r2, #1
 8003746:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	78fa      	ldrb	r2, [r7, #3]
 800374e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	78fa      	ldrb	r2, [r7, #3]
 8003758:	4611      	mov	r1, r2
 800375a:	4618      	mov	r0, r3
 800375c:	f006 f9f1 	bl	8009b42 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b084      	sub	sp, #16
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
 800377a:	4608      	mov	r0, r1
 800377c:	4611      	mov	r1, r2
 800377e:	461a      	mov	r2, r3
 8003780:	4603      	mov	r3, r0
 8003782:	70fb      	strb	r3, [r7, #3]
 8003784:	460b      	mov	r3, r1
 8003786:	803b      	strh	r3, [r7, #0]
 8003788:	4613      	mov	r3, r2
 800378a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800378c:	2300      	movs	r3, #0
 800378e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003790:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003794:	2b00      	cmp	r3, #0
 8003796:	da0e      	bge.n	80037b6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003798:	78fb      	ldrb	r3, [r7, #3]
 800379a:	f003 0307 	and.w	r3, r3, #7
 800379e:	1c5a      	adds	r2, r3, #1
 80037a0:	4613      	mov	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	4413      	add	r3, r2
 80037a6:	00db      	lsls	r3, r3, #3
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	4413      	add	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2201      	movs	r2, #1
 80037b2:	705a      	strb	r2, [r3, #1]
 80037b4:	e00e      	b.n	80037d4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037b6:	78fb      	ldrb	r3, [r7, #3]
 80037b8:	f003 0207 	and.w	r2, r3, #7
 80037bc:	4613      	mov	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	4413      	add	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80037d4:	78fb      	ldrb	r3, [r7, #3]
 80037d6:	f003 0307 	and.w	r3, r3, #7
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80037e0:	883a      	ldrh	r2, [r7, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	78ba      	ldrb	r2, [r7, #2]
 80037ea:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80037ec:	78bb      	ldrb	r3, [r7, #2]
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d102      	bne.n	80037f8 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d101      	bne.n	8003806 <HAL_PCD_EP_Open+0x94>
 8003802:	2302      	movs	r3, #2
 8003804:	e00e      	b.n	8003824 <HAL_PCD_EP_Open+0xb2>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2201      	movs	r2, #1
 800380a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	68f9      	ldr	r1, [r7, #12]
 8003814:	4618      	mov	r0, r3
 8003816:	f003 ff33 	bl	8007680 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8003822:	7afb      	ldrb	r3, [r7, #11]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	460b      	mov	r3, r1
 8003836:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003838:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800383c:	2b00      	cmp	r3, #0
 800383e:	da0e      	bge.n	800385e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003840:	78fb      	ldrb	r3, [r7, #3]
 8003842:	f003 0307 	and.w	r3, r3, #7
 8003846:	1c5a      	adds	r2, r3, #1
 8003848:	4613      	mov	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4413      	add	r3, r2
 800384e:	00db      	lsls	r3, r3, #3
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	4413      	add	r3, r2
 8003854:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2201      	movs	r2, #1
 800385a:	705a      	strb	r2, [r3, #1]
 800385c:	e00e      	b.n	800387c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800385e:	78fb      	ldrb	r3, [r7, #3]
 8003860:	f003 0207 	and.w	r2, r3, #7
 8003864:	4613      	mov	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	4413      	add	r3, r2
 800386a:	00db      	lsls	r3, r3, #3
 800386c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	4413      	add	r3, r2
 8003874:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800387c:	78fb      	ldrb	r3, [r7, #3]
 800387e:	f003 0307 	and.w	r3, r3, #7
 8003882:	b2da      	uxtb	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800388e:	2b01      	cmp	r3, #1
 8003890:	d101      	bne.n	8003896 <HAL_PCD_EP_Close+0x6a>
 8003892:	2302      	movs	r3, #2
 8003894:	e00e      	b.n	80038b4 <HAL_PCD_EP_Close+0x88>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68f9      	ldr	r1, [r7, #12]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f004 faaf 	bl	8007e08 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	607a      	str	r2, [r7, #4]
 80038c6:	603b      	str	r3, [r7, #0]
 80038c8:	460b      	mov	r3, r1
 80038ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038cc:	7afb      	ldrb	r3, [r7, #11]
 80038ce:	f003 0207 	and.w	r2, r3, #7
 80038d2:	4613      	mov	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4413      	add	r3, r2
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80038de:	68fa      	ldr	r2, [r7, #12]
 80038e0:	4413      	add	r3, r2
 80038e2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	683a      	ldr	r2, [r7, #0]
 80038ee:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	2200      	movs	r2, #0
 80038f4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	2200      	movs	r2, #0
 80038fa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80038fc:	7afb      	ldrb	r3, [r7, #11]
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	b2da      	uxtb	r2, r3
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6979      	ldr	r1, [r7, #20]
 800390e:	4618      	mov	r0, r3
 8003910:	f004 fc67 	bl	80081e2 <USB_EPStartXfer>

  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3718      	adds	r7, #24
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800391e:	b480      	push	{r7}
 8003920:	b083      	sub	sp, #12
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
 8003926:	460b      	mov	r3, r1
 8003928:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800392a:	78fb      	ldrb	r3, [r7, #3]
 800392c:	f003 0207 	and.w	r2, r3, #7
 8003930:	6879      	ldr	r1, [r7, #4]
 8003932:	4613      	mov	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	440b      	add	r3, r1
 800393c:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8003940:	681b      	ldr	r3, [r3, #0]
}
 8003942:	4618      	mov	r0, r3
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b086      	sub	sp, #24
 8003952:	af00      	add	r7, sp, #0
 8003954:	60f8      	str	r0, [r7, #12]
 8003956:	607a      	str	r2, [r7, #4]
 8003958:	603b      	str	r3, [r7, #0]
 800395a:	460b      	mov	r3, r1
 800395c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800395e:	7afb      	ldrb	r3, [r7, #11]
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	1c5a      	adds	r2, r3, #1
 8003966:	4613      	mov	r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	4413      	add	r3, r2
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	68fa      	ldr	r2, [r7, #12]
 8003970:	4413      	add	r3, r2
 8003972:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	683a      	ldr	r2, [r7, #0]
 800397e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2200      	movs	r2, #0
 8003992:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	2201      	movs	r2, #1
 8003998:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800399a:	7afb      	ldrb	r3, [r7, #11]
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	b2da      	uxtb	r2, r3
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6979      	ldr	r1, [r7, #20]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f004 fc18 	bl	80081e2 <USB_EPStartXfer>

  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80039c8:	78fb      	ldrb	r3, [r7, #3]
 80039ca:	f003 0207 	and.w	r2, r3, #7
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	429a      	cmp	r2, r3
 80039d4:	d901      	bls.n	80039da <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e03e      	b.n	8003a58 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80039da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	da0e      	bge.n	8003a00 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80039e2:	78fb      	ldrb	r3, [r7, #3]
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	1c5a      	adds	r2, r3, #1
 80039ea:	4613      	mov	r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	4413      	add	r3, r2
 80039f0:	00db      	lsls	r3, r3, #3
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	4413      	add	r3, r2
 80039f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2201      	movs	r2, #1
 80039fc:	705a      	strb	r2, [r3, #1]
 80039fe:	e00c      	b.n	8003a1a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003a00:	78fa      	ldrb	r2, [r7, #3]
 8003a02:	4613      	mov	r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	4413      	add	r3, r2
 8003a08:	00db      	lsls	r3, r3, #3
 8003a0a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	4413      	add	r3, r2
 8003a12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2200      	movs	r2, #0
 8003a18:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d101      	bne.n	8003a3a <HAL_PCD_EP_SetStall+0x7e>
 8003a36:	2302      	movs	r3, #2
 8003a38:	e00e      	b.n	8003a58 <HAL_PCD_EP_SetStall+0x9c>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	68f9      	ldr	r1, [r7, #12]
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f005 ff7b 	bl	8009944 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003a6c:	78fb      	ldrb	r3, [r7, #3]
 8003a6e:	f003 020f 	and.w	r2, r3, #15
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d901      	bls.n	8003a7e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e040      	b.n	8003b00 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003a7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	da0e      	bge.n	8003aa4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a86:	78fb      	ldrb	r3, [r7, #3]
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	4613      	mov	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	4413      	add	r3, r2
 8003a94:	00db      	lsls	r3, r3, #3
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	4413      	add	r3, r2
 8003a9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	705a      	strb	r2, [r3, #1]
 8003aa2:	e00e      	b.n	8003ac2 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003aa4:	78fb      	ldrb	r3, [r7, #3]
 8003aa6:	f003 0207 	and.w	r2, r3, #7
 8003aaa:	4613      	mov	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	4413      	add	r3, r2
 8003ab0:	00db      	lsls	r3, r3, #3
 8003ab2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	4413      	add	r3, r2
 8003aba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ac8:	78fb      	ldrb	r3, [r7, #3]
 8003aca:	f003 0307 	and.w	r3, r3, #7
 8003ace:	b2da      	uxtb	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d101      	bne.n	8003ae2 <HAL_PCD_EP_ClrStall+0x82>
 8003ade:	2302      	movs	r3, #2
 8003ae0:	e00e      	b.n	8003b00 <HAL_PCD_EP_ClrStall+0xa0>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	68f9      	ldr	r1, [r7, #12]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f005 ff78 	bl	80099e6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	3710      	adds	r7, #16
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}

08003b08 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b096      	sub	sp, #88	; 0x58
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003b10:	e3bf      	b.n	8004292 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003b1a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003b1e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	f003 030f 	and.w	r3, r3, #15
 8003b28:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8003b2c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f040 8179 	bne.w	8003e28 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003b36:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003b3a:	f003 0310 	and.w	r3, r3, #16
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d152      	bne.n	8003be8 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	881b      	ldrh	r3, [r3, #0]
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8003b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b52:	81fb      	strh	r3, [r7, #14]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	89fb      	ldrh	r3, [r7, #14]
 8003b5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	3328      	adds	r3, #40	; 0x28
 8003b6a:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	461a      	mov	r2, r3
 8003b78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	4413      	add	r3, r2
 8003b80:	3302      	adds	r3, #2
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	6812      	ldr	r2, [r2, #0]
 8003b88:	4413      	add	r3, r2
 8003b8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b8e:	881b      	ldrh	r3, [r3, #0]
 8003b90:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003b94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b96:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003b98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b9a:	695a      	ldr	r2, [r3, #20]
 8003b9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b9e:	69db      	ldr	r3, [r3, #28]
 8003ba0:	441a      	add	r2, r3
 8003ba2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ba4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f007 ff38 	bl	800ba1e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f000 836b 	beq.w	8004292 <PCD_EP_ISR_Handler+0x78a>
 8003bbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f040 8366 	bne.w	8004292 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	b292      	uxth	r2, r2
 8003bda:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003be6:	e354      	b.n	8004292 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003bee:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	881b      	ldrh	r3, [r3, #0]
 8003bf6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003bfa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003bfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d034      	beq.n	8003c70 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	461a      	mov	r2, r3
 8003c12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	00db      	lsls	r3, r3, #3
 8003c18:	4413      	add	r3, r2
 8003c1a:	3306      	adds	r3, #6
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	6812      	ldr	r2, [r2, #0]
 8003c22:	4413      	add	r3, r2
 8003c24:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c28:	881b      	ldrh	r3, [r3, #0]
 8003c2a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003c2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c30:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6818      	ldr	r0, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8003c3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c3e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003c40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c42:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	f005 fff1 	bl	8009c2c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	881b      	ldrh	r3, [r3, #0]
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003c56:	4013      	ands	r3, r2
 8003c58:	823b      	strh	r3, [r7, #16]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	8a3a      	ldrh	r2, [r7, #16]
 8003c60:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c64:	b292      	uxth	r2, r2
 8003c66:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f007 feab 	bl	800b9c4 <HAL_PCD_SetupStageCallback>
 8003c6e:	e310      	b.n	8004292 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003c70:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f280 830c 	bge.w	8004292 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	881b      	ldrh	r3, [r3, #0]
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003c86:	4013      	ands	r3, r2
 8003c88:	83fb      	strh	r3, [r7, #30]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	8bfa      	ldrh	r2, [r7, #30]
 8003c90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c94:	b292      	uxth	r2, r2
 8003c96:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	00db      	lsls	r3, r3, #3
 8003caa:	4413      	add	r3, r2
 8003cac:	3306      	adds	r3, #6
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003cc0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cc2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003cc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d019      	beq.n	8003d00 <PCD_EP_ISR_Handler+0x1f8>
 8003ccc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d015      	beq.n	8003d00 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6818      	ldr	r0, [r3, #0]
 8003cd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cda:	6959      	ldr	r1, [r3, #20]
 8003cdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cde:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003ce0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ce2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	f005 ffa1 	bl	8009c2c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003cea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cec:	695a      	ldr	r2, [r3, #20]
 8003cee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cf0:	69db      	ldr	r3, [r3, #28]
 8003cf2:	441a      	add	r2, r3
 8003cf4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003cf6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f007 fe74 	bl	800b9e8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	881b      	ldrh	r3, [r3, #0]
 8003d06:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003d0a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003d0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f040 82bd 	bne.w	8004292 <PCD_EP_ISR_Handler+0x78a>
 8003d18:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003d1c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003d20:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003d24:	f000 82b5 	beq.w	8004292 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	61bb      	str	r3, [r7, #24]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	461a      	mov	r2, r3
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	61bb      	str	r3, [r7, #24]
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003d46:	617b      	str	r3, [r7, #20]
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	881b      	ldrh	r3, [r3, #0]
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	801a      	strh	r2, [r3, #0]
 8003d58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	2b3e      	cmp	r3, #62	; 0x3e
 8003d5e:	d91d      	bls.n	8003d9c <PCD_EP_ISR_Handler+0x294>
 8003d60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	095b      	lsrs	r3, r3, #5
 8003d66:	647b      	str	r3, [r7, #68]	; 0x44
 8003d68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	f003 031f 	and.w	r3, r3, #31
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d102      	bne.n	8003d7a <PCD_EP_ISR_Handler+0x272>
 8003d74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d76:	3b01      	subs	r3, #1
 8003d78:	647b      	str	r3, [r7, #68]	; 0x44
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	881b      	ldrh	r3, [r3, #0]
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	029b      	lsls	r3, r3, #10
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	801a      	strh	r2, [r3, #0]
 8003d9a:	e026      	b.n	8003dea <PCD_EP_ISR_Handler+0x2e2>
 8003d9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d10a      	bne.n	8003dba <PCD_EP_ISR_Handler+0x2b2>
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	881b      	ldrh	r3, [r3, #0]
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	801a      	strh	r2, [r3, #0]
 8003db8:	e017      	b.n	8003dea <PCD_EP_ISR_Handler+0x2e2>
 8003dba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	085b      	lsrs	r3, r3, #1
 8003dc0:	647b      	str	r3, [r7, #68]	; 0x44
 8003dc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d002      	beq.n	8003dd4 <PCD_EP_ISR_Handler+0x2cc>
 8003dce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dd0:	3301      	adds	r3, #1
 8003dd2:	647b      	str	r3, [r7, #68]	; 0x44
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	881b      	ldrh	r3, [r3, #0]
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	029b      	lsls	r3, r3, #10
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	4313      	orrs	r3, r2
 8003de4:	b29a      	uxth	r2, r3
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	881b      	ldrh	r3, [r3, #0]
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dfa:	827b      	strh	r3, [r7, #18]
 8003dfc:	8a7b      	ldrh	r3, [r7, #18]
 8003dfe:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003e02:	827b      	strh	r3, [r7, #18]
 8003e04:	8a7b      	ldrh	r3, [r7, #18]
 8003e06:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8003e0a:	827b      	strh	r3, [r7, #18]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	8a7b      	ldrh	r3, [r7, #18]
 8003e12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003e16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003e1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	8013      	strh	r3, [r2, #0]
 8003e26:	e234      	b.n	8004292 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	4413      	add	r3, r2
 8003e36:	881b      	ldrh	r3, [r3, #0]
 8003e38:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003e3c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	f280 80fc 	bge.w	800403e <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	4413      	add	r3, r2
 8003e54:	881b      	ldrh	r3, [r3, #0]
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	461a      	mov	r2, r3
 8003e68:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	4413      	add	r3, r2
 8003e70:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8003e74:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003e78:	b292      	uxth	r2, r2
 8003e7a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003e7c:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8003e80:	4613      	mov	r3, r2
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	4413      	add	r3, r2
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003e8c:	687a      	ldr	r2, [r7, #4]
 8003e8e:	4413      	add	r3, r2
 8003e90:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003e92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003e94:	7b1b      	ldrb	r3, [r3, #12]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d125      	bne.n	8003ee6 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	00db      	lsls	r3, r3, #3
 8003eac:	4413      	add	r3, r2
 8003eae:	3306      	adds	r3, #6
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	6812      	ldr	r2, [r2, #0]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003ebc:	881b      	ldrh	r3, [r3, #0]
 8003ebe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ec2:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8003ec6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f000 8092 	beq.w	8003ff4 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6818      	ldr	r0, [r3, #0]
 8003ed4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ed6:	6959      	ldr	r1, [r3, #20]
 8003ed8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eda:	88da      	ldrh	r2, [r3, #6]
 8003edc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003ee0:	f005 fea4 	bl	8009c2c <USB_ReadPMA>
 8003ee4:	e086      	b.n	8003ff4 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003ee6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ee8:	78db      	ldrb	r3, [r3, #3]
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d10a      	bne.n	8003f04 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003eee:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f000 f9d9 	bl	80042ae <HAL_PCD_EP_DB_Receive>
 8003efc:	4603      	mov	r3, r0
 8003efe:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8003f02:	e077      	b.n	8003ff4 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	461a      	mov	r2, r3
 8003f0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4413      	add	r3, r2
 8003f12:	881b      	ldrh	r3, [r3, #0]
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f1e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	461a      	mov	r2, r3
 8003f28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	441a      	add	r2, r3
 8003f30:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8003f34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003f38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003f3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f40:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	4413      	add	r3, r2
 8003f56:	881b      	ldrh	r3, [r3, #0]
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d024      	beq.n	8003fac <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	4413      	add	r3, r2
 8003f76:	3302      	adds	r3, #2
 8003f78:	005b      	lsls	r3, r3, #1
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6812      	ldr	r2, [r2, #0]
 8003f7e:	4413      	add	r3, r2
 8003f80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f84:	881b      	ldrh	r3, [r3, #0]
 8003f86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f8a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8003f8e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d02e      	beq.n	8003ff4 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6818      	ldr	r0, [r3, #0]
 8003f9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f9c:	6959      	ldr	r1, [r3, #20]
 8003f9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fa0:	891a      	ldrh	r2, [r3, #8]
 8003fa2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003fa6:	f005 fe41 	bl	8009c2c <USB_ReadPMA>
 8003faa:	e023      	b.n	8003ff4 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	00db      	lsls	r3, r3, #3
 8003fbe:	4413      	add	r3, r2
 8003fc0:	3306      	adds	r3, #6
 8003fc2:	005b      	lsls	r3, r3, #1
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	6812      	ldr	r2, [r2, #0]
 8003fc8:	4413      	add	r3, r2
 8003fca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003fce:	881b      	ldrh	r3, [r3, #0]
 8003fd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fd4:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8003fd8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d009      	beq.n	8003ff4 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6818      	ldr	r0, [r3, #0]
 8003fe4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fe6:	6959      	ldr	r1, [r3, #20]
 8003fe8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fea:	895a      	ldrh	r2, [r3, #10]
 8003fec:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003ff0:	f005 fe1c 	bl	8009c2c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003ff4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ff6:	69da      	ldr	r2, [r3, #28]
 8003ff8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003ffc:	441a      	add	r2, r3
 8003ffe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004000:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004002:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004004:	695a      	ldr	r2, [r3, #20]
 8004006:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800400a:	441a      	add	r2, r3
 800400c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800400e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004010:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d005      	beq.n	8004024 <PCD_EP_ISR_Handler+0x51c>
 8004018:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800401c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	429a      	cmp	r2, r3
 8004022:	d206      	bcs.n	8004032 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004024:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	4619      	mov	r1, r3
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f007 fcdc 	bl	800b9e8 <HAL_PCD_DataOutStageCallback>
 8004030:	e005      	b.n	800403e <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004038:	4618      	mov	r0, r3
 800403a:	f004 f8d2 	bl	80081e2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800403e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 8123 	beq.w	8004292 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 800404c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004050:	1c5a      	adds	r2, r3, #1
 8004052:	4613      	mov	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	4413      	add	r3, r2
 8004058:	00db      	lsls	r3, r3, #3
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	4413      	add	r3, r2
 800405e:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	461a      	mov	r2, r3
 8004066:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	4413      	add	r3, r2
 800406e:	881b      	ldrh	r3, [r3, #0]
 8004070:	b29b      	uxth	r3, r3
 8004072:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800407a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	461a      	mov	r2, r3
 8004084:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	441a      	add	r2, r3
 800408c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004090:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004094:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004098:	b29b      	uxth	r3, r3
 800409a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800409c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800409e:	78db      	ldrb	r3, [r3, #3]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	f040 80a2 	bne.w	80041ea <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 80040a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040a8:	2200      	movs	r2, #0
 80040aa:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80040ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040ae:	7b1b      	ldrb	r3, [r3, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 8093 	beq.w	80041dc <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80040b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80040ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d046      	beq.n	8004150 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80040c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040c4:	785b      	ldrb	r3, [r3, #1]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d126      	bne.n	8004118 <PCD_EP_ISR_Handler+0x610>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	627b      	str	r3, [r7, #36]	; 0x24
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80040d8:	b29b      	uxth	r3, r3
 80040da:	461a      	mov	r2, r3
 80040dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040de:	4413      	add	r3, r2
 80040e0:	627b      	str	r3, [r7, #36]	; 0x24
 80040e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	011a      	lsls	r2, r3, #4
 80040e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ea:	4413      	add	r3, r2
 80040ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80040f0:	623b      	str	r3, [r7, #32]
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	881b      	ldrh	r3, [r3, #0]
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040fc:	b29a      	uxth	r2, r3
 80040fe:	6a3b      	ldr	r3, [r7, #32]
 8004100:	801a      	strh	r2, [r3, #0]
 8004102:	6a3b      	ldr	r3, [r7, #32]
 8004104:	881b      	ldrh	r3, [r3, #0]
 8004106:	b29b      	uxth	r3, r3
 8004108:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800410c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004110:	b29a      	uxth	r2, r3
 8004112:	6a3b      	ldr	r3, [r7, #32]
 8004114:	801a      	strh	r2, [r3, #0]
 8004116:	e061      	b.n	80041dc <PCD_EP_ISR_Handler+0x6d4>
 8004118:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800411a:	785b      	ldrb	r3, [r3, #1]
 800411c:	2b01      	cmp	r3, #1
 800411e:	d15d      	bne.n	80041dc <PCD_EP_ISR_Handler+0x6d4>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800412e:	b29b      	uxth	r3, r3
 8004130:	461a      	mov	r2, r3
 8004132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004134:	4413      	add	r3, r2
 8004136:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004138:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	011a      	lsls	r2, r3, #4
 800413e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004140:	4413      	add	r3, r2
 8004142:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004146:	62bb      	str	r3, [r7, #40]	; 0x28
 8004148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800414a:	2200      	movs	r2, #0
 800414c:	801a      	strh	r2, [r3, #0]
 800414e:	e045      	b.n	80041dc <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004156:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004158:	785b      	ldrb	r3, [r3, #1]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d126      	bne.n	80041ac <PCD_EP_ISR_Handler+0x6a4>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	637b      	str	r3, [r7, #52]	; 0x34
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800416c:	b29b      	uxth	r3, r3
 800416e:	461a      	mov	r2, r3
 8004170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004172:	4413      	add	r3, r2
 8004174:	637b      	str	r3, [r7, #52]	; 0x34
 8004176:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	011a      	lsls	r2, r3, #4
 800417c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800417e:	4413      	add	r3, r2
 8004180:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004184:	633b      	str	r3, [r7, #48]	; 0x30
 8004186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004188:	881b      	ldrh	r3, [r3, #0]
 800418a:	b29b      	uxth	r3, r3
 800418c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004190:	b29a      	uxth	r2, r3
 8004192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004194:	801a      	strh	r2, [r3, #0]
 8004196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004198:	881b      	ldrh	r3, [r3, #0]
 800419a:	b29b      	uxth	r3, r3
 800419c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a8:	801a      	strh	r2, [r3, #0]
 80041aa:	e017      	b.n	80041dc <PCD_EP_ISR_Handler+0x6d4>
 80041ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041ae:	785b      	ldrb	r3, [r3, #1]
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d113      	bne.n	80041dc <PCD_EP_ISR_Handler+0x6d4>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041bc:	b29b      	uxth	r3, r3
 80041be:	461a      	mov	r2, r3
 80041c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041c2:	4413      	add	r3, r2
 80041c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	011a      	lsls	r2, r3, #4
 80041cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041ce:	4413      	add	r3, r2
 80041d0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80041d4:	63bb      	str	r3, [r7, #56]	; 0x38
 80041d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041d8:	2200      	movs	r2, #0
 80041da:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80041dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	4619      	mov	r1, r3
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f007 fc1b 	bl	800ba1e <HAL_PCD_DataInStageCallback>
 80041e8:	e053      	b.n	8004292 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80041ea:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80041ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d146      	bne.n	8004284 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041fe:	b29b      	uxth	r3, r3
 8004200:	461a      	mov	r2, r3
 8004202:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	4413      	add	r3, r2
 800420a:	3302      	adds	r3, #2
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6812      	ldr	r2, [r2, #0]
 8004212:	4413      	add	r3, r2
 8004214:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004218:	881b      	ldrh	r3, [r3, #0]
 800421a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800421e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8004222:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004224:	699a      	ldr	r2, [r3, #24]
 8004226:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800422a:	429a      	cmp	r2, r3
 800422c:	d907      	bls.n	800423e <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 800422e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004230:	699a      	ldr	r2, [r3, #24]
 8004232:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004236:	1ad2      	subs	r2, r2, r3
 8004238:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800423a:	619a      	str	r2, [r3, #24]
 800423c:	e002      	b.n	8004244 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 800423e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004240:	2200      	movs	r2, #0
 8004242:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004244:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d106      	bne.n	800425a <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800424c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	4619      	mov	r1, r3
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f007 fbe3 	bl	800ba1e <HAL_PCD_DataInStageCallback>
 8004258:	e01b      	b.n	8004292 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800425a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800425c:	695a      	ldr	r2, [r3, #20]
 800425e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004262:	441a      	add	r2, r3
 8004264:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004266:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004268:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800426a:	69da      	ldr	r2, [r3, #28]
 800426c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004270:	441a      	add	r2, r3
 8004272:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004274:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800427c:	4618      	mov	r0, r3
 800427e:	f003 ffb0 	bl	80081e2 <USB_EPStartXfer>
 8004282:	e006      	b.n	8004292 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004284:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004288:	461a      	mov	r2, r3
 800428a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 f91b 	bl	80044c8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800429a:	b29b      	uxth	r3, r3
 800429c:	b21b      	sxth	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f6ff ac37 	blt.w	8003b12 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3758      	adds	r7, #88	; 0x58
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b088      	sub	sp, #32
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	60f8      	str	r0, [r7, #12]
 80042b6:	60b9      	str	r1, [r7, #8]
 80042b8:	4613      	mov	r3, r2
 80042ba:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80042bc:	88fb      	ldrh	r3, [r7, #6]
 80042be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d07e      	beq.n	80043c4 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	461a      	mov	r2, r3
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	4413      	add	r3, r2
 80042da:	3302      	adds	r3, #2
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	6812      	ldr	r2, [r2, #0]
 80042e2:	4413      	add	r3, r2
 80042e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80042e8:	881b      	ldrh	r3, [r3, #0]
 80042ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042ee:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	699a      	ldr	r2, [r3, #24]
 80042f4:	8b7b      	ldrh	r3, [r7, #26]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d306      	bcc.n	8004308 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	699a      	ldr	r2, [r3, #24]
 80042fe:	8b7b      	ldrh	r3, [r7, #26]
 8004300:	1ad2      	subs	r2, r2, r3
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	619a      	str	r2, [r3, #24]
 8004306:	e002      	b.n	800430e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	2200      	movs	r2, #0
 800430c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	699b      	ldr	r3, [r3, #24]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d123      	bne.n	800435e <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	461a      	mov	r2, r3
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	781b      	ldrb	r3, [r3, #0]
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	4413      	add	r3, r2
 8004324:	881b      	ldrh	r3, [r3, #0]
 8004326:	b29b      	uxth	r3, r3
 8004328:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800432c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004330:	833b      	strh	r3, [r7, #24]
 8004332:	8b3b      	ldrh	r3, [r7, #24]
 8004334:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004338:	833b      	strh	r3, [r7, #24]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	461a      	mov	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	441a      	add	r2, r3
 8004348:	8b3b      	ldrh	r3, [r7, #24]
 800434a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800434e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004352:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800435a:	b29b      	uxth	r3, r3
 800435c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800435e:	88fb      	ldrh	r3, [r7, #6]
 8004360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004364:	2b00      	cmp	r3, #0
 8004366:	d01f      	beq.n	80043a8 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	461a      	mov	r2, r3
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	881b      	ldrh	r3, [r3, #0]
 8004378:	b29b      	uxth	r3, r3
 800437a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800437e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004382:	82fb      	strh	r3, [r7, #22]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	461a      	mov	r2, r3
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	441a      	add	r2, r3
 8004392:	8afb      	ldrh	r3, [r7, #22]
 8004394:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004398:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800439c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043a0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80043a8:	8b7b      	ldrh	r3, [r7, #26]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 8087 	beq.w	80044be <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6818      	ldr	r0, [r3, #0]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	6959      	ldr	r1, [r3, #20]
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	891a      	ldrh	r2, [r3, #8]
 80043bc:	8b7b      	ldrh	r3, [r7, #26]
 80043be:	f005 fc35 	bl	8009c2c <USB_ReadPMA>
 80043c2:	e07c      	b.n	80044be <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	461a      	mov	r2, r3
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	4413      	add	r3, r2
 80043d8:	3306      	adds	r3, #6
 80043da:	005b      	lsls	r3, r3, #1
 80043dc:	68fa      	ldr	r2, [r7, #12]
 80043de:	6812      	ldr	r2, [r2, #0]
 80043e0:	4413      	add	r3, r2
 80043e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043e6:	881b      	ldrh	r3, [r3, #0]
 80043e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043ec:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	699a      	ldr	r2, [r3, #24]
 80043f2:	8b7b      	ldrh	r3, [r7, #26]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d306      	bcc.n	8004406 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	699a      	ldr	r2, [r3, #24]
 80043fc:	8b7b      	ldrh	r3, [r7, #26]
 80043fe:	1ad2      	subs	r2, r2, r3
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	619a      	str	r2, [r3, #24]
 8004404:	e002      	b.n	800440c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	2200      	movs	r2, #0
 800440a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d123      	bne.n	800445c <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	461a      	mov	r2, r3
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	881b      	ldrh	r3, [r3, #0]
 8004424:	b29b      	uxth	r3, r3
 8004426:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800442a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800442e:	83fb      	strh	r3, [r7, #30]
 8004430:	8bfb      	ldrh	r3, [r7, #30]
 8004432:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004436:	83fb      	strh	r3, [r7, #30]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	461a      	mov	r2, r3
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	781b      	ldrb	r3, [r3, #0]
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	441a      	add	r2, r3
 8004446:	8bfb      	ldrh	r3, [r7, #30]
 8004448:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800444c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004450:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004458:	b29b      	uxth	r3, r3
 800445a:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800445c:	88fb      	ldrh	r3, [r7, #6]
 800445e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004462:	2b00      	cmp	r3, #0
 8004464:	d11f      	bne.n	80044a6 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	461a      	mov	r2, r3
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	781b      	ldrb	r3, [r3, #0]
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	4413      	add	r3, r2
 8004474:	881b      	ldrh	r3, [r3, #0]
 8004476:	b29b      	uxth	r3, r3
 8004478:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800447c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004480:	83bb      	strh	r3, [r7, #28]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	461a      	mov	r2, r3
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	441a      	add	r2, r3
 8004490:	8bbb      	ldrh	r3, [r7, #28]
 8004492:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004496:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800449a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800449e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80044a6:	8b7b      	ldrh	r3, [r7, #26]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d008      	beq.n	80044be <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6818      	ldr	r0, [r3, #0]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	6959      	ldr	r1, [r3, #20]
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	895a      	ldrh	r2, [r3, #10]
 80044b8:	8b7b      	ldrh	r3, [r7, #26]
 80044ba:	f005 fbb7 	bl	8009c2c <USB_ReadPMA>
    }
  }

  return count;
 80044be:	8b7b      	ldrh	r3, [r7, #26]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3720      	adds	r7, #32
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b0a4      	sub	sp, #144	; 0x90
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	4613      	mov	r3, r2
 80044d4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80044d6:	88fb      	ldrh	r3, [r7, #6]
 80044d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 81dd 	beq.w	800489c <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	461a      	mov	r2, r3
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	4413      	add	r3, r2
 80044f6:	3302      	adds	r3, #2
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	6812      	ldr	r2, [r2, #0]
 80044fe:	4413      	add	r3, r2
 8004500:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800450a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	699a      	ldr	r2, [r3, #24]
 8004512:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004516:	429a      	cmp	r2, r3
 8004518:	d907      	bls.n	800452a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	699a      	ldr	r2, [r3, #24]
 800451e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004522:	1ad2      	subs	r2, r2, r3
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	619a      	str	r2, [r3, #24]
 8004528:	e002      	b.n	8004530 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	2200      	movs	r2, #0
 800452e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	2b00      	cmp	r3, #0
 8004536:	f040 80b9 	bne.w	80046ac <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	785b      	ldrb	r3, [r3, #1]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d126      	bne.n	8004590 <HAL_PCD_EP_DB_Transmit+0xc8>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004550:	b29b      	uxth	r3, r3
 8004552:	461a      	mov	r2, r3
 8004554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004556:	4413      	add	r3, r2
 8004558:	62fb      	str	r3, [r7, #44]	; 0x2c
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	011a      	lsls	r2, r3, #4
 8004560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004562:	4413      	add	r3, r2
 8004564:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004568:	62bb      	str	r3, [r7, #40]	; 0x28
 800456a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456c:	881b      	ldrh	r3, [r3, #0]
 800456e:	b29b      	uxth	r3, r3
 8004570:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004574:	b29a      	uxth	r2, r3
 8004576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004578:	801a      	strh	r2, [r3, #0]
 800457a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800457c:	881b      	ldrh	r3, [r3, #0]
 800457e:	b29b      	uxth	r3, r3
 8004580:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004584:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004588:	b29a      	uxth	r2, r3
 800458a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800458c:	801a      	strh	r2, [r3, #0]
 800458e:	e01a      	b.n	80045c6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	785b      	ldrb	r3, [r3, #1]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d116      	bne.n	80045c6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	637b      	str	r3, [r7, #52]	; 0x34
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	461a      	mov	r2, r3
 80045aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ac:	4413      	add	r3, r2
 80045ae:	637b      	str	r3, [r7, #52]	; 0x34
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	011a      	lsls	r2, r3, #4
 80045b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045b8:	4413      	add	r3, r2
 80045ba:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80045be:	633b      	str	r3, [r7, #48]	; 0x30
 80045c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c2:	2200      	movs	r2, #0
 80045c4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	627b      	str	r3, [r7, #36]	; 0x24
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	785b      	ldrb	r3, [r3, #1]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d126      	bne.n	8004622 <HAL_PCD_EP_DB_Transmit+0x15a>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	61fb      	str	r3, [r7, #28]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	461a      	mov	r2, r3
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	4413      	add	r3, r2
 80045ea:	61fb      	str	r3, [r7, #28]
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	011a      	lsls	r2, r3, #4
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	4413      	add	r3, r2
 80045f6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80045fa:	61bb      	str	r3, [r7, #24]
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	881b      	ldrh	r3, [r3, #0]
 8004600:	b29b      	uxth	r3, r3
 8004602:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004606:	b29a      	uxth	r2, r3
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	801a      	strh	r2, [r3, #0]
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	881b      	ldrh	r3, [r3, #0]
 8004610:	b29b      	uxth	r3, r3
 8004612:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004616:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800461a:	b29a      	uxth	r2, r3
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	801a      	strh	r2, [r3, #0]
 8004620:	e017      	b.n	8004652 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	785b      	ldrb	r3, [r3, #1]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d113      	bne.n	8004652 <HAL_PCD_EP_DB_Transmit+0x18a>
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004632:	b29b      	uxth	r3, r3
 8004634:	461a      	mov	r2, r3
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004638:	4413      	add	r3, r2
 800463a:	627b      	str	r3, [r7, #36]	; 0x24
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	011a      	lsls	r2, r3, #4
 8004642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004644:	4413      	add	r3, r2
 8004646:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800464a:	623b      	str	r3, [r7, #32]
 800464c:	6a3b      	ldr	r3, [r7, #32]
 800464e:	2200      	movs	r2, #0
 8004650:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	4619      	mov	r1, r3
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f007 f9e0 	bl	800ba1e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800465e:	88fb      	ldrh	r3, [r7, #6]
 8004660:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 82fc 	beq.w	8004c62 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	461a      	mov	r2, r3
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	781b      	ldrb	r3, [r3, #0]
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	4413      	add	r3, r2
 8004678:	881b      	ldrh	r3, [r3, #0]
 800467a:	b29b      	uxth	r3, r3
 800467c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004680:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004684:	82fb      	strh	r3, [r7, #22]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	461a      	mov	r2, r3
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	441a      	add	r2, r3
 8004694:	8afb      	ldrh	r3, [r7, #22]
 8004696:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800469a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800469e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	8013      	strh	r3, [r2, #0]
 80046aa:	e2da      	b.n	8004c62 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80046ac:	88fb      	ldrh	r3, [r7, #6]
 80046ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d021      	beq.n	80046fa <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	461a      	mov	r2, r3
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	4413      	add	r3, r2
 80046c4:	881b      	ldrh	r3, [r3, #0]
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046d0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	461a      	mov	r2, r3
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	009b      	lsls	r3, r3, #2
 80046e0:	441a      	add	r2, r3
 80046e2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80046e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80046ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80046ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004700:	2b01      	cmp	r3, #1
 8004702:	f040 82ae 	bne.w	8004c62 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	695a      	ldr	r2, [r3, #20]
 800470a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800470e:	441a      	add	r2, r3
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	69da      	ldr	r2, [r3, #28]
 8004718:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800471c:	441a      	add	r2, r3
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	6a1a      	ldr	r2, [r3, #32]
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	429a      	cmp	r2, r3
 800472c:	d30b      	bcc.n	8004746 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	6a1a      	ldr	r2, [r3, #32]
 800473a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800473e:	1ad2      	subs	r2, r2, r3
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	621a      	str	r2, [r3, #32]
 8004744:	e017      	b.n	8004776 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d108      	bne.n	8004760 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800474e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004752:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800475e:	e00a      	b.n	8004776 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	2200      	movs	r2, #0
 8004774:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	785b      	ldrb	r3, [r3, #1]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d165      	bne.n	800484a <HAL_PCD_EP_DB_Transmit+0x382>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800478c:	b29b      	uxth	r3, r3
 800478e:	461a      	mov	r2, r3
 8004790:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004792:	4413      	add	r3, r2
 8004794:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	011a      	lsls	r2, r3, #4
 800479c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800479e:	4413      	add	r3, r2
 80047a0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80047a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80047a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a8:	881b      	ldrh	r3, [r3, #0]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b4:	801a      	strh	r2, [r3, #0]
 80047b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047ba:	2b3e      	cmp	r3, #62	; 0x3e
 80047bc:	d91d      	bls.n	80047fa <HAL_PCD_EP_DB_Transmit+0x332>
 80047be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047c2:	095b      	lsrs	r3, r3, #5
 80047c4:	64bb      	str	r3, [r7, #72]	; 0x48
 80047c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047ca:	f003 031f 	and.w	r3, r3, #31
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d102      	bne.n	80047d8 <HAL_PCD_EP_DB_Transmit+0x310>
 80047d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047d4:	3b01      	subs	r3, #1
 80047d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80047d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047da:	881b      	ldrh	r3, [r3, #0]
 80047dc:	b29a      	uxth	r2, r3
 80047de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	029b      	lsls	r3, r3, #10
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	4313      	orrs	r3, r2
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047f6:	801a      	strh	r2, [r3, #0]
 80047f8:	e044      	b.n	8004884 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80047fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10a      	bne.n	8004818 <HAL_PCD_EP_DB_Transmit+0x350>
 8004802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004804:	881b      	ldrh	r3, [r3, #0]
 8004806:	b29b      	uxth	r3, r3
 8004808:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800480c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004810:	b29a      	uxth	r2, r3
 8004812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004814:	801a      	strh	r2, [r3, #0]
 8004816:	e035      	b.n	8004884 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004818:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800481c:	085b      	lsrs	r3, r3, #1
 800481e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004820:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004824:	f003 0301 	and.w	r3, r3, #1
 8004828:	2b00      	cmp	r3, #0
 800482a:	d002      	beq.n	8004832 <HAL_PCD_EP_DB_Transmit+0x36a>
 800482c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800482e:	3301      	adds	r3, #1
 8004830:	64bb      	str	r3, [r7, #72]	; 0x48
 8004832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004834:	881b      	ldrh	r3, [r3, #0]
 8004836:	b29a      	uxth	r2, r3
 8004838:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800483a:	b29b      	uxth	r3, r3
 800483c:	029b      	lsls	r3, r3, #10
 800483e:	b29b      	uxth	r3, r3
 8004840:	4313      	orrs	r3, r2
 8004842:	b29a      	uxth	r2, r3
 8004844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004846:	801a      	strh	r2, [r3, #0]
 8004848:	e01c      	b.n	8004884 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	785b      	ldrb	r3, [r3, #1]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d118      	bne.n	8004884 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	647b      	str	r3, [r7, #68]	; 0x44
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004860:	b29b      	uxth	r3, r3
 8004862:	461a      	mov	r2, r3
 8004864:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004866:	4413      	add	r3, r2
 8004868:	647b      	str	r3, [r7, #68]	; 0x44
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	011a      	lsls	r2, r3, #4
 8004870:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004872:	4413      	add	r3, r2
 8004874:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004878:	643b      	str	r3, [r7, #64]	; 0x40
 800487a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800487e:	b29a      	uxth	r2, r3
 8004880:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004882:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6818      	ldr	r0, [r3, #0]
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	6959      	ldr	r1, [r3, #20]
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	891a      	ldrh	r2, [r3, #8]
 8004890:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004894:	b29b      	uxth	r3, r3
 8004896:	f005 f983 	bl	8009ba0 <USB_WritePMA>
 800489a:	e1e2      	b.n	8004c62 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	461a      	mov	r2, r3
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	00db      	lsls	r3, r3, #3
 80048ae:	4413      	add	r3, r2
 80048b0:	3306      	adds	r3, #6
 80048b2:	005b      	lsls	r3, r3, #1
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	6812      	ldr	r2, [r2, #0]
 80048b8:	4413      	add	r3, r2
 80048ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048be:	881b      	ldrh	r3, [r3, #0]
 80048c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048c4:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	699a      	ldr	r2, [r3, #24]
 80048cc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d307      	bcc.n	80048e4 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	699a      	ldr	r2, [r3, #24]
 80048d8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80048dc:	1ad2      	subs	r2, r2, r3
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	619a      	str	r2, [r3, #24]
 80048e2:	e002      	b.n	80048ea <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	2200      	movs	r2, #0
 80048e8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	f040 80c0 	bne.w	8004a74 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	785b      	ldrb	r3, [r3, #1]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d126      	bne.n	800494a <HAL_PCD_EP_DB_Transmit+0x482>
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800490a:	b29b      	uxth	r3, r3
 800490c:	461a      	mov	r2, r3
 800490e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004910:	4413      	add	r3, r2
 8004912:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	781b      	ldrb	r3, [r3, #0]
 8004918:	011a      	lsls	r2, r3, #4
 800491a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800491c:	4413      	add	r3, r2
 800491e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004922:	67bb      	str	r3, [r7, #120]	; 0x78
 8004924:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	b29b      	uxth	r3, r3
 800492a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800492e:	b29a      	uxth	r2, r3
 8004930:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004932:	801a      	strh	r2, [r3, #0]
 8004934:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004936:	881b      	ldrh	r3, [r3, #0]
 8004938:	b29b      	uxth	r3, r3
 800493a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800493e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004942:	b29a      	uxth	r2, r3
 8004944:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004946:	801a      	strh	r2, [r3, #0]
 8004948:	e01a      	b.n	8004980 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	785b      	ldrb	r3, [r3, #1]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d116      	bne.n	8004980 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	667b      	str	r3, [r7, #100]	; 0x64
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004960:	b29b      	uxth	r3, r3
 8004962:	461a      	mov	r2, r3
 8004964:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004966:	4413      	add	r3, r2
 8004968:	667b      	str	r3, [r7, #100]	; 0x64
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	011a      	lsls	r2, r3, #4
 8004970:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004972:	4413      	add	r3, r2
 8004974:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004978:	663b      	str	r3, [r7, #96]	; 0x60
 800497a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800497c:	2200      	movs	r2, #0
 800497e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	677b      	str	r3, [r7, #116]	; 0x74
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	785b      	ldrb	r3, [r3, #1]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d12b      	bne.n	80049e6 <HAL_PCD_EP_DB_Transmit+0x51e>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800499c:	b29b      	uxth	r3, r3
 800499e:	461a      	mov	r2, r3
 80049a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049a2:	4413      	add	r3, r2
 80049a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	011a      	lsls	r2, r3, #4
 80049ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ae:	4413      	add	r3, r2
 80049b0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80049b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80049b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80049bc:	881b      	ldrh	r3, [r3, #0]
 80049be:	b29b      	uxth	r3, r3
 80049c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80049ca:	801a      	strh	r2, [r3, #0]
 80049cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80049d0:	881b      	ldrh	r3, [r3, #0]
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80049d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80049dc:	b29a      	uxth	r2, r3
 80049de:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80049e2:	801a      	strh	r2, [r3, #0]
 80049e4:	e017      	b.n	8004a16 <HAL_PCD_EP_DB_Transmit+0x54e>
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	785b      	ldrb	r3, [r3, #1]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d113      	bne.n	8004a16 <HAL_PCD_EP_DB_Transmit+0x54e>
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	461a      	mov	r2, r3
 80049fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049fc:	4413      	add	r3, r2
 80049fe:	677b      	str	r3, [r7, #116]	; 0x74
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	011a      	lsls	r2, r3, #4
 8004a06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a08:	4413      	add	r3, r2
 8004a0a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004a0e:	673b      	str	r3, [r7, #112]	; 0x70
 8004a10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a12:	2200      	movs	r2, #0
 8004a14:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f006 fffe 	bl	800ba1e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004a22:	88fb      	ldrh	r3, [r7, #6]
 8004a24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f040 811a 	bne.w	8004c62 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	461a      	mov	r2, r3
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	4413      	add	r3, r2
 8004a3c:	881b      	ldrh	r3, [r3, #0]
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a48:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	461a      	mov	r2, r3
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	781b      	ldrb	r3, [r3, #0]
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	441a      	add	r2, r3
 8004a5a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8004a5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004a62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004a66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004a6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	8013      	strh	r3, [r2, #0]
 8004a72:	e0f6      	b.n	8004c62 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004a74:	88fb      	ldrh	r3, [r7, #6]
 8004a76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d121      	bne.n	8004ac2 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	461a      	mov	r2, r3
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	781b      	ldrb	r3, [r3, #0]
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	4413      	add	r3, r2
 8004a8c:	881b      	ldrh	r3, [r3, #0]
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a98:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	781b      	ldrb	r3, [r3, #0]
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	441a      	add	r2, r3
 8004aaa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8004aae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ab2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ab6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004aba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	f040 80ca 	bne.w	8004c62 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	695a      	ldr	r2, [r3, #20]
 8004ad2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004ad6:	441a      	add	r2, r3
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	69da      	ldr	r2, [r3, #28]
 8004ae0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004ae4:	441a      	add	r2, r3
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	6a1a      	ldr	r2, [r3, #32]
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	691b      	ldr	r3, [r3, #16]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d30b      	bcc.n	8004b0e <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	6a1a      	ldr	r2, [r3, #32]
 8004b02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b06:	1ad2      	subs	r2, r2, r3
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	621a      	str	r2, [r3, #32]
 8004b0c:	e017      	b.n	8004b3e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d108      	bne.n	8004b28 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004b16:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8004b1a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004b26:	e00a      	b.n	8004b3e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	2200      	movs	r2, #0
 8004b34:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	657b      	str	r3, [r7, #84]	; 0x54
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	785b      	ldrb	r3, [r3, #1]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d165      	bne.n	8004c18 <HAL_PCD_EP_DB_Transmit+0x750>
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b60:	4413      	add	r3, r2
 8004b62:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	011a      	lsls	r2, r3, #4
 8004b6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b6c:	4413      	add	r3, r2
 8004b6e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b72:	65bb      	str	r3, [r7, #88]	; 0x58
 8004b74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b76:	881b      	ldrh	r3, [r3, #0]
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b82:	801a      	strh	r2, [r3, #0]
 8004b84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b88:	2b3e      	cmp	r3, #62	; 0x3e
 8004b8a:	d91d      	bls.n	8004bc8 <HAL_PCD_EP_DB_Transmit+0x700>
 8004b8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b90:	095b      	lsrs	r3, r3, #5
 8004b92:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b94:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b98:	f003 031f 	and.w	r3, r3, #31
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d102      	bne.n	8004ba6 <HAL_PCD_EP_DB_Transmit+0x6de>
 8004ba0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ba6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ba8:	881b      	ldrh	r3, [r3, #0]
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	029b      	lsls	r3, r3, #10
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bc0:	b29a      	uxth	r2, r3
 8004bc2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004bc4:	801a      	strh	r2, [r3, #0]
 8004bc6:	e041      	b.n	8004c4c <HAL_PCD_EP_DB_Transmit+0x784>
 8004bc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d10a      	bne.n	8004be6 <HAL_PCD_EP_DB_Transmit+0x71e>
 8004bd0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004bd2:	881b      	ldrh	r3, [r3, #0]
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004be2:	801a      	strh	r2, [r3, #0]
 8004be4:	e032      	b.n	8004c4c <HAL_PCD_EP_DB_Transmit+0x784>
 8004be6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004bea:	085b      	lsrs	r3, r3, #1
 8004bec:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d002      	beq.n	8004c00 <HAL_PCD_EP_DB_Transmit+0x738>
 8004bfa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c02:	881b      	ldrh	r3, [r3, #0]
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	029b      	lsls	r3, r3, #10
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	b29a      	uxth	r2, r3
 8004c12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c14:	801a      	strh	r2, [r3, #0]
 8004c16:	e019      	b.n	8004c4c <HAL_PCD_EP_DB_Transmit+0x784>
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	785b      	ldrb	r3, [r3, #1]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d115      	bne.n	8004c4c <HAL_PCD_EP_DB_Transmit+0x784>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c2e:	4413      	add	r3, r2
 8004c30:	657b      	str	r3, [r7, #84]	; 0x54
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	011a      	lsls	r2, r3, #4
 8004c38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c3a:	4413      	add	r3, r2
 8004c3c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004c40:	653b      	str	r3, [r7, #80]	; 0x50
 8004c42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c4a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6818      	ldr	r0, [r3, #0]
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	6959      	ldr	r1, [r3, #20]
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	895a      	ldrh	r2, [r3, #10]
 8004c58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	f004 ff9f 	bl	8009ba0 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	461a      	mov	r2, r3
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	781b      	ldrb	r3, [r3, #0]
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	4413      	add	r3, r2
 8004c70:	881b      	ldrh	r3, [r3, #0]
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c7c:	82bb      	strh	r3, [r7, #20]
 8004c7e:	8abb      	ldrh	r3, [r7, #20]
 8004c80:	f083 0310 	eor.w	r3, r3, #16
 8004c84:	82bb      	strh	r3, [r7, #20]
 8004c86:	8abb      	ldrh	r3, [r7, #20]
 8004c88:	f083 0320 	eor.w	r3, r3, #32
 8004c8c:	82bb      	strh	r3, [r7, #20]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	461a      	mov	r2, r3
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	441a      	add	r2, r3
 8004c9c:	8abb      	ldrh	r3, [r7, #20]
 8004c9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ca2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ca6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004caa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3790      	adds	r7, #144	; 0x90
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	607b      	str	r3, [r7, #4]
 8004cc6:	460b      	mov	r3, r1
 8004cc8:	817b      	strh	r3, [r7, #10]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004cce:	897b      	ldrh	r3, [r7, #10]
 8004cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00b      	beq.n	8004cf2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cda:	897b      	ldrh	r3, [r7, #10]
 8004cdc:	f003 0307 	and.w	r3, r3, #7
 8004ce0:	1c5a      	adds	r2, r3, #1
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	4413      	add	r3, r2
 8004ce8:	00db      	lsls	r3, r3, #3
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	4413      	add	r3, r2
 8004cee:	617b      	str	r3, [r7, #20]
 8004cf0:	e009      	b.n	8004d06 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004cf2:	897a      	ldrh	r2, [r7, #10]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	4413      	add	r3, r2
 8004cfa:	00db      	lsls	r3, r3, #3
 8004cfc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	4413      	add	r3, r2
 8004d04:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004d06:	893b      	ldrh	r3, [r7, #8]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d107      	bne.n	8004d1c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	b29a      	uxth	r2, r3
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	80da      	strh	r2, [r3, #6]
 8004d1a:	e00b      	b.n	8004d34 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	0c1b      	lsrs	r3, r3, #16
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	371c      	adds	r7, #28
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
	...

08004d44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d50:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d54:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004d56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d102      	bne.n	8004d6a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	f001 b823 	b.w	8005db0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f000 817d 	beq.w	800507a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004d80:	4bbc      	ldr	r3, [pc, #752]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f003 030c 	and.w	r3, r3, #12
 8004d88:	2b04      	cmp	r3, #4
 8004d8a:	d00c      	beq.n	8004da6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d8c:	4bb9      	ldr	r3, [pc, #740]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f003 030c 	and.w	r3, r3, #12
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d15c      	bne.n	8004e52 <HAL_RCC_OscConfig+0x10e>
 8004d98:	4bb6      	ldr	r3, [pc, #728]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004da4:	d155      	bne.n	8004e52 <HAL_RCC_OscConfig+0x10e>
 8004da6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004daa:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dae:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004db2:	fa93 f3a3 	rbit	r3, r3
 8004db6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004dba:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dbe:	fab3 f383 	clz	r3, r3
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	095b      	lsrs	r3, r3, #5
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	f043 0301 	orr.w	r3, r3, #1
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d102      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x94>
 8004dd2:	4ba8      	ldr	r3, [pc, #672]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	e015      	b.n	8004e04 <HAL_RCC_OscConfig+0xc0>
 8004dd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ddc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004de0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004de4:	fa93 f3a3 	rbit	r3, r3
 8004de8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004dec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004df0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004df4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004df8:	fa93 f3a3 	rbit	r3, r3
 8004dfc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004e00:	4b9c      	ldr	r3, [pc, #624]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e04:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e08:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004e0c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004e10:	fa92 f2a2 	rbit	r2, r2
 8004e14:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004e18:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004e1c:	fab2 f282 	clz	r2, r2
 8004e20:	b2d2      	uxtb	r2, r2
 8004e22:	f042 0220 	orr.w	r2, r2, #32
 8004e26:	b2d2      	uxtb	r2, r2
 8004e28:	f002 021f 	and.w	r2, r2, #31
 8004e2c:	2101      	movs	r1, #1
 8004e2e:	fa01 f202 	lsl.w	r2, r1, r2
 8004e32:	4013      	ands	r3, r2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f000 811f 	beq.w	8005078 <HAL_RCC_OscConfig+0x334>
 8004e3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e3e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f040 8116 	bne.w	8005078 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	f000 bfaf 	b.w	8005db0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e62:	d106      	bne.n	8004e72 <HAL_RCC_OscConfig+0x12e>
 8004e64:	4b83      	ldr	r3, [pc, #524]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a82      	ldr	r2, [pc, #520]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e6e:	6013      	str	r3, [r2, #0]
 8004e70:	e036      	b.n	8004ee0 <HAL_RCC_OscConfig+0x19c>
 8004e72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d10c      	bne.n	8004e9c <HAL_RCC_OscConfig+0x158>
 8004e82:	4b7c      	ldr	r3, [pc, #496]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a7b      	ldr	r2, [pc, #492]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004e88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e8c:	6013      	str	r3, [r2, #0]
 8004e8e:	4b79      	ldr	r3, [pc, #484]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a78      	ldr	r2, [pc, #480]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004e94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e98:	6013      	str	r3, [r2, #0]
 8004e9a:	e021      	b.n	8004ee0 <HAL_RCC_OscConfig+0x19c>
 8004e9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ea0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004eac:	d10c      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x184>
 8004eae:	4b71      	ldr	r3, [pc, #452]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a70      	ldr	r2, [pc, #448]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004eb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004eb8:	6013      	str	r3, [r2, #0]
 8004eba:	4b6e      	ldr	r3, [pc, #440]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a6d      	ldr	r2, [pc, #436]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ec4:	6013      	str	r3, [r2, #0]
 8004ec6:	e00b      	b.n	8004ee0 <HAL_RCC_OscConfig+0x19c>
 8004ec8:	4b6a      	ldr	r3, [pc, #424]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a69      	ldr	r2, [pc, #420]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ed2:	6013      	str	r3, [r2, #0]
 8004ed4:	4b67      	ldr	r3, [pc, #412]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a66      	ldr	r2, [pc, #408]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004eda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ede:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004ee0:	4b64      	ldr	r3, [pc, #400]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee4:	f023 020f 	bic.w	r2, r3, #15
 8004ee8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	495f      	ldr	r1, [pc, #380]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004efa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004efe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d059      	beq.n	8004fbe <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f0a:	f7fd f8db 	bl	80020c4 <HAL_GetTick>
 8004f0e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f12:	e00a      	b.n	8004f2a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f14:	f7fd f8d6 	bl	80020c4 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	2b64      	cmp	r3, #100	; 0x64
 8004f22:	d902      	bls.n	8004f2a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004f24:	2303      	movs	r3, #3
 8004f26:	f000 bf43 	b.w	8005db0 <HAL_RCC_OscConfig+0x106c>
 8004f2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f2e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f32:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004f36:	fa93 f3a3 	rbit	r3, r3
 8004f3a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004f3e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f42:	fab3 f383 	clz	r3, r3
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	095b      	lsrs	r3, r3, #5
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	f043 0301 	orr.w	r3, r3, #1
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d102      	bne.n	8004f5c <HAL_RCC_OscConfig+0x218>
 8004f56:	4b47      	ldr	r3, [pc, #284]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	e015      	b.n	8004f88 <HAL_RCC_OscConfig+0x244>
 8004f5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f60:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f64:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004f68:	fa93 f3a3 	rbit	r3, r3
 8004f6c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004f70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f74:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004f78:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004f7c:	fa93 f3a3 	rbit	r3, r3
 8004f80:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004f84:	4b3b      	ldr	r3, [pc, #236]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 8004f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f88:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004f8c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004f90:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004f94:	fa92 f2a2 	rbit	r2, r2
 8004f98:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004f9c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004fa0:	fab2 f282 	clz	r2, r2
 8004fa4:	b2d2      	uxtb	r2, r2
 8004fa6:	f042 0220 	orr.w	r2, r2, #32
 8004faa:	b2d2      	uxtb	r2, r2
 8004fac:	f002 021f 	and.w	r2, r2, #31
 8004fb0:	2101      	movs	r1, #1
 8004fb2:	fa01 f202 	lsl.w	r2, r1, r2
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d0ab      	beq.n	8004f14 <HAL_RCC_OscConfig+0x1d0>
 8004fbc:	e05d      	b.n	800507a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fbe:	f7fd f881 	bl	80020c4 <HAL_GetTick>
 8004fc2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fc6:	e00a      	b.n	8004fde <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fc8:	f7fd f87c 	bl	80020c4 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	2b64      	cmp	r3, #100	; 0x64
 8004fd6:	d902      	bls.n	8004fde <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	f000 bee9 	b.w	8005db0 <HAL_RCC_OscConfig+0x106c>
 8004fde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fe2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004fea:	fa93 f3a3 	rbit	r3, r3
 8004fee:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004ff2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ff6:	fab3 f383 	clz	r3, r3
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	095b      	lsrs	r3, r3, #5
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	f043 0301 	orr.w	r3, r3, #1
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b01      	cmp	r3, #1
 8005008:	d102      	bne.n	8005010 <HAL_RCC_OscConfig+0x2cc>
 800500a:	4b1a      	ldr	r3, [pc, #104]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	e015      	b.n	800503c <HAL_RCC_OscConfig+0x2f8>
 8005010:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005014:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005018:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800501c:	fa93 f3a3 	rbit	r3, r3
 8005020:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005024:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005028:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800502c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8005030:	fa93 f3a3 	rbit	r3, r3
 8005034:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8005038:	4b0e      	ldr	r3, [pc, #56]	; (8005074 <HAL_RCC_OscConfig+0x330>)
 800503a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005040:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005044:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8005048:	fa92 f2a2 	rbit	r2, r2
 800504c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8005050:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005054:	fab2 f282 	clz	r2, r2
 8005058:	b2d2      	uxtb	r2, r2
 800505a:	f042 0220 	orr.w	r2, r2, #32
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	f002 021f 	and.w	r2, r2, #31
 8005064:	2101      	movs	r1, #1
 8005066:	fa01 f202 	lsl.w	r2, r1, r2
 800506a:	4013      	ands	r3, r2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1ab      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x284>
 8005070:	e003      	b.n	800507a <HAL_RCC_OscConfig+0x336>
 8005072:	bf00      	nop
 8005074:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005078:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800507a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800507e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0302 	and.w	r3, r3, #2
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 817d 	beq.w	800538a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005090:	4ba6      	ldr	r3, [pc, #664]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	f003 030c 	and.w	r3, r3, #12
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00b      	beq.n	80050b4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800509c:	4ba3      	ldr	r3, [pc, #652]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f003 030c 	and.w	r3, r3, #12
 80050a4:	2b08      	cmp	r3, #8
 80050a6:	d172      	bne.n	800518e <HAL_RCC_OscConfig+0x44a>
 80050a8:	4ba0      	ldr	r3, [pc, #640]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d16c      	bne.n	800518e <HAL_RCC_OscConfig+0x44a>
 80050b4:	2302      	movs	r3, #2
 80050b6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ba:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80050be:	fa93 f3a3 	rbit	r3, r3
 80050c2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80050c6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050ca:	fab3 f383 	clz	r3, r3
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	095b      	lsrs	r3, r3, #5
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	f043 0301 	orr.w	r3, r3, #1
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d102      	bne.n	80050e4 <HAL_RCC_OscConfig+0x3a0>
 80050de:	4b93      	ldr	r3, [pc, #588]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	e013      	b.n	800510c <HAL_RCC_OscConfig+0x3c8>
 80050e4:	2302      	movs	r3, #2
 80050e6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ea:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80050ee:	fa93 f3a3 	rbit	r3, r3
 80050f2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80050f6:	2302      	movs	r3, #2
 80050f8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80050fc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005100:	fa93 f3a3 	rbit	r3, r3
 8005104:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005108:	4b88      	ldr	r3, [pc, #544]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	2202      	movs	r2, #2
 800510e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005112:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005116:	fa92 f2a2 	rbit	r2, r2
 800511a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800511e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8005122:	fab2 f282 	clz	r2, r2
 8005126:	b2d2      	uxtb	r2, r2
 8005128:	f042 0220 	orr.w	r2, r2, #32
 800512c:	b2d2      	uxtb	r2, r2
 800512e:	f002 021f 	and.w	r2, r2, #31
 8005132:	2101      	movs	r1, #1
 8005134:	fa01 f202 	lsl.w	r2, r1, r2
 8005138:	4013      	ands	r3, r2
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00a      	beq.n	8005154 <HAL_RCC_OscConfig+0x410>
 800513e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005142:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	2b01      	cmp	r3, #1
 800514c:	d002      	beq.n	8005154 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	f000 be2e 	b.w	8005db0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005154:	4b75      	ldr	r3, [pc, #468]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800515c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005160:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	695b      	ldr	r3, [r3, #20]
 8005168:	21f8      	movs	r1, #248	; 0xf8
 800516a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800516e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005172:	fa91 f1a1 	rbit	r1, r1
 8005176:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800517a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800517e:	fab1 f181 	clz	r1, r1
 8005182:	b2c9      	uxtb	r1, r1
 8005184:	408b      	lsls	r3, r1
 8005186:	4969      	ldr	r1, [pc, #420]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 8005188:	4313      	orrs	r3, r2
 800518a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800518c:	e0fd      	b.n	800538a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800518e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005192:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 8088 	beq.w	80052b0 <HAL_RCC_OscConfig+0x56c>
 80051a0:	2301      	movs	r3, #1
 80051a2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051a6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80051aa:	fa93 f3a3 	rbit	r3, r3
 80051ae:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80051b2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051b6:	fab3 f383 	clz	r3, r3
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80051c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	461a      	mov	r2, r3
 80051c8:	2301      	movs	r3, #1
 80051ca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051cc:	f7fc ff7a 	bl	80020c4 <HAL_GetTick>
 80051d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051d4:	e00a      	b.n	80051ec <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80051d6:	f7fc ff75 	bl	80020c4 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d902      	bls.n	80051ec <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	f000 bde2 	b.w	8005db0 <HAL_RCC_OscConfig+0x106c>
 80051ec:	2302      	movs	r3, #2
 80051ee:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051f2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80051f6:	fa93 f3a3 	rbit	r3, r3
 80051fa:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80051fe:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005202:	fab3 f383 	clz	r3, r3
 8005206:	b2db      	uxtb	r3, r3
 8005208:	095b      	lsrs	r3, r3, #5
 800520a:	b2db      	uxtb	r3, r3
 800520c:	f043 0301 	orr.w	r3, r3, #1
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b01      	cmp	r3, #1
 8005214:	d102      	bne.n	800521c <HAL_RCC_OscConfig+0x4d8>
 8005216:	4b45      	ldr	r3, [pc, #276]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	e013      	b.n	8005244 <HAL_RCC_OscConfig+0x500>
 800521c:	2302      	movs	r3, #2
 800521e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005222:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005226:	fa93 f3a3 	rbit	r3, r3
 800522a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800522e:	2302      	movs	r3, #2
 8005230:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005234:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005238:	fa93 f3a3 	rbit	r3, r3
 800523c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005240:	4b3a      	ldr	r3, [pc, #232]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 8005242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005244:	2202      	movs	r2, #2
 8005246:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800524a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800524e:	fa92 f2a2 	rbit	r2, r2
 8005252:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005256:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800525a:	fab2 f282 	clz	r2, r2
 800525e:	b2d2      	uxtb	r2, r2
 8005260:	f042 0220 	orr.w	r2, r2, #32
 8005264:	b2d2      	uxtb	r2, r2
 8005266:	f002 021f 	and.w	r2, r2, #31
 800526a:	2101      	movs	r1, #1
 800526c:	fa01 f202 	lsl.w	r2, r1, r2
 8005270:	4013      	ands	r3, r2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d0af      	beq.n	80051d6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005276:	4b2d      	ldr	r3, [pc, #180]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800527e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005282:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	21f8      	movs	r1, #248	; 0xf8
 800528c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005290:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005294:	fa91 f1a1 	rbit	r1, r1
 8005298:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800529c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80052a0:	fab1 f181 	clz	r1, r1
 80052a4:	b2c9      	uxtb	r1, r1
 80052a6:	408b      	lsls	r3, r1
 80052a8:	4920      	ldr	r1, [pc, #128]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	600b      	str	r3, [r1, #0]
 80052ae:	e06c      	b.n	800538a <HAL_RCC_OscConfig+0x646>
 80052b0:	2301      	movs	r3, #1
 80052b2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052b6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80052ba:	fa93 f3a3 	rbit	r3, r3
 80052be:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80052c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052c6:	fab3 f383 	clz	r3, r3
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80052d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	461a      	mov	r2, r3
 80052d8:	2300      	movs	r3, #0
 80052da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052dc:	f7fc fef2 	bl	80020c4 <HAL_GetTick>
 80052e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052e4:	e00a      	b.n	80052fc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052e6:	f7fc feed 	bl	80020c4 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d902      	bls.n	80052fc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	f000 bd5a 	b.w	8005db0 <HAL_RCC_OscConfig+0x106c>
 80052fc:	2302      	movs	r3, #2
 80052fe:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005302:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005306:	fa93 f3a3 	rbit	r3, r3
 800530a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800530e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005312:	fab3 f383 	clz	r3, r3
 8005316:	b2db      	uxtb	r3, r3
 8005318:	095b      	lsrs	r3, r3, #5
 800531a:	b2db      	uxtb	r3, r3
 800531c:	f043 0301 	orr.w	r3, r3, #1
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b01      	cmp	r3, #1
 8005324:	d104      	bne.n	8005330 <HAL_RCC_OscConfig+0x5ec>
 8005326:	4b01      	ldr	r3, [pc, #4]	; (800532c <HAL_RCC_OscConfig+0x5e8>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	e015      	b.n	8005358 <HAL_RCC_OscConfig+0x614>
 800532c:	40021000 	.word	0x40021000
 8005330:	2302      	movs	r3, #2
 8005332:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005336:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800533a:	fa93 f3a3 	rbit	r3, r3
 800533e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005342:	2302      	movs	r3, #2
 8005344:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005348:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800534c:	fa93 f3a3 	rbit	r3, r3
 8005350:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005354:	4bc8      	ldr	r3, [pc, #800]	; (8005678 <HAL_RCC_OscConfig+0x934>)
 8005356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005358:	2202      	movs	r2, #2
 800535a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800535e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005362:	fa92 f2a2 	rbit	r2, r2
 8005366:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800536a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800536e:	fab2 f282 	clz	r2, r2
 8005372:	b2d2      	uxtb	r2, r2
 8005374:	f042 0220 	orr.w	r2, r2, #32
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	f002 021f 	and.w	r2, r2, #31
 800537e:	2101      	movs	r1, #1
 8005380:	fa01 f202 	lsl.w	r2, r1, r2
 8005384:	4013      	ands	r3, r2
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1ad      	bne.n	80052e6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800538a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800538e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b00      	cmp	r3, #0
 800539c:	f000 8110 	beq.w	80055c0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80053a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d079      	beq.n	80054a4 <HAL_RCC_OscConfig+0x760>
 80053b0:	2301      	movs	r3, #1
 80053b2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80053ba:	fa93 f3a3 	rbit	r3, r3
 80053be:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80053c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053c6:	fab3 f383 	clz	r3, r3
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	461a      	mov	r2, r3
 80053ce:	4bab      	ldr	r3, [pc, #684]	; (800567c <HAL_RCC_OscConfig+0x938>)
 80053d0:	4413      	add	r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	461a      	mov	r2, r3
 80053d6:	2301      	movs	r3, #1
 80053d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053da:	f7fc fe73 	bl	80020c4 <HAL_GetTick>
 80053de:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053e2:	e00a      	b.n	80053fa <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053e4:	f7fc fe6e 	bl	80020c4 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d902      	bls.n	80053fa <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	f000 bcdb 	b.w	8005db0 <HAL_RCC_OscConfig+0x106c>
 80053fa:	2302      	movs	r3, #2
 80053fc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005400:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005404:	fa93 f3a3 	rbit	r3, r3
 8005408:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800540c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005410:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005414:	2202      	movs	r2, #2
 8005416:	601a      	str	r2, [r3, #0]
 8005418:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800541c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	fa93 f2a3 	rbit	r2, r3
 8005426:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800542a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800542e:	601a      	str	r2, [r3, #0]
 8005430:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005434:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005438:	2202      	movs	r2, #2
 800543a:	601a      	str	r2, [r3, #0]
 800543c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005440:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	fa93 f2a3 	rbit	r2, r3
 800544a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800544e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005452:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005454:	4b88      	ldr	r3, [pc, #544]	; (8005678 <HAL_RCC_OscConfig+0x934>)
 8005456:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005458:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800545c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005460:	2102      	movs	r1, #2
 8005462:	6019      	str	r1, [r3, #0]
 8005464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005468:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	fa93 f1a3 	rbit	r1, r3
 8005472:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005476:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800547a:	6019      	str	r1, [r3, #0]
  return result;
 800547c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005480:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	fab3 f383 	clz	r3, r3
 800548a:	b2db      	uxtb	r3, r3
 800548c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005490:	b2db      	uxtb	r3, r3
 8005492:	f003 031f 	and.w	r3, r3, #31
 8005496:	2101      	movs	r1, #1
 8005498:	fa01 f303 	lsl.w	r3, r1, r3
 800549c:	4013      	ands	r3, r2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d0a0      	beq.n	80053e4 <HAL_RCC_OscConfig+0x6a0>
 80054a2:	e08d      	b.n	80055c0 <HAL_RCC_OscConfig+0x87c>
 80054a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054a8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80054ac:	2201      	movs	r2, #1
 80054ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054b4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	fa93 f2a3 	rbit	r2, r3
 80054be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054c2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80054c6:	601a      	str	r2, [r3, #0]
  return result;
 80054c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054cc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80054d0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054d2:	fab3 f383 	clz	r3, r3
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	461a      	mov	r2, r3
 80054da:	4b68      	ldr	r3, [pc, #416]	; (800567c <HAL_RCC_OscConfig+0x938>)
 80054dc:	4413      	add	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	461a      	mov	r2, r3
 80054e2:	2300      	movs	r3, #0
 80054e4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054e6:	f7fc fded 	bl	80020c4 <HAL_GetTick>
 80054ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054ee:	e00a      	b.n	8005506 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054f0:	f7fc fde8 	bl	80020c4 <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d902      	bls.n	8005506 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	f000 bc55 	b.w	8005db0 <HAL_RCC_OscConfig+0x106c>
 8005506:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800550a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800550e:	2202      	movs	r2, #2
 8005510:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005512:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005516:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	fa93 f2a3 	rbit	r2, r3
 8005520:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005524:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005528:	601a      	str	r2, [r3, #0]
 800552a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800552e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005532:	2202      	movs	r2, #2
 8005534:	601a      	str	r2, [r3, #0]
 8005536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800553a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	fa93 f2a3 	rbit	r2, r3
 8005544:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005548:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800554c:	601a      	str	r2, [r3, #0]
 800554e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005552:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005556:	2202      	movs	r2, #2
 8005558:	601a      	str	r2, [r3, #0]
 800555a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800555e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	fa93 f2a3 	rbit	r2, r3
 8005568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800556c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005570:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005572:	4b41      	ldr	r3, [pc, #260]	; (8005678 <HAL_RCC_OscConfig+0x934>)
 8005574:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005576:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800557a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800557e:	2102      	movs	r1, #2
 8005580:	6019      	str	r1, [r3, #0]
 8005582:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005586:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	fa93 f1a3 	rbit	r1, r3
 8005590:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005594:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005598:	6019      	str	r1, [r3, #0]
  return result;
 800559a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800559e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	fab3 f383 	clz	r3, r3
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	f003 031f 	and.w	r3, r3, #31
 80055b4:	2101      	movs	r1, #1
 80055b6:	fa01 f303 	lsl.w	r3, r1, r3
 80055ba:	4013      	ands	r3, r2
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d197      	bne.n	80054f0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0304 	and.w	r3, r3, #4
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	f000 81a1 	beq.w	8005918 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055d6:	2300      	movs	r3, #0
 80055d8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055dc:	4b26      	ldr	r3, [pc, #152]	; (8005678 <HAL_RCC_OscConfig+0x934>)
 80055de:	69db      	ldr	r3, [r3, #28]
 80055e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d116      	bne.n	8005616 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055e8:	4b23      	ldr	r3, [pc, #140]	; (8005678 <HAL_RCC_OscConfig+0x934>)
 80055ea:	69db      	ldr	r3, [r3, #28]
 80055ec:	4a22      	ldr	r2, [pc, #136]	; (8005678 <HAL_RCC_OscConfig+0x934>)
 80055ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055f2:	61d3      	str	r3, [r2, #28]
 80055f4:	4b20      	ldr	r3, [pc, #128]	; (8005678 <HAL_RCC_OscConfig+0x934>)
 80055f6:	69db      	ldr	r3, [r3, #28]
 80055f8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80055fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005600:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005604:	601a      	str	r2, [r3, #0]
 8005606:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800560a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800560e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005610:	2301      	movs	r3, #1
 8005612:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005616:	4b1a      	ldr	r3, [pc, #104]	; (8005680 <HAL_RCC_OscConfig+0x93c>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800561e:	2b00      	cmp	r3, #0
 8005620:	d11a      	bne.n	8005658 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005622:	4b17      	ldr	r3, [pc, #92]	; (8005680 <HAL_RCC_OscConfig+0x93c>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a16      	ldr	r2, [pc, #88]	; (8005680 <HAL_RCC_OscConfig+0x93c>)
 8005628:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800562c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800562e:	f7fc fd49 	bl	80020c4 <HAL_GetTick>
 8005632:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005636:	e009      	b.n	800564c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005638:	f7fc fd44 	bl	80020c4 <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	2b64      	cmp	r3, #100	; 0x64
 8005646:	d901      	bls.n	800564c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e3b1      	b.n	8005db0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800564c:	4b0c      	ldr	r3, [pc, #48]	; (8005680 <HAL_RCC_OscConfig+0x93c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005654:	2b00      	cmp	r3, #0
 8005656:	d0ef      	beq.n	8005638 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005658:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800565c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d10d      	bne.n	8005684 <HAL_RCC_OscConfig+0x940>
 8005668:	4b03      	ldr	r3, [pc, #12]	; (8005678 <HAL_RCC_OscConfig+0x934>)
 800566a:	6a1b      	ldr	r3, [r3, #32]
 800566c:	4a02      	ldr	r2, [pc, #8]	; (8005678 <HAL_RCC_OscConfig+0x934>)
 800566e:	f043 0301 	orr.w	r3, r3, #1
 8005672:	6213      	str	r3, [r2, #32]
 8005674:	e03c      	b.n	80056f0 <HAL_RCC_OscConfig+0x9ac>
 8005676:	bf00      	nop
 8005678:	40021000 	.word	0x40021000
 800567c:	10908120 	.word	0x10908120
 8005680:	40007000 	.word	0x40007000
 8005684:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005688:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10c      	bne.n	80056ae <HAL_RCC_OscConfig+0x96a>
 8005694:	4bc1      	ldr	r3, [pc, #772]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	4ac0      	ldr	r2, [pc, #768]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 800569a:	f023 0301 	bic.w	r3, r3, #1
 800569e:	6213      	str	r3, [r2, #32]
 80056a0:	4bbe      	ldr	r3, [pc, #760]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	4abd      	ldr	r2, [pc, #756]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056a6:	f023 0304 	bic.w	r3, r3, #4
 80056aa:	6213      	str	r3, [r2, #32]
 80056ac:	e020      	b.n	80056f0 <HAL_RCC_OscConfig+0x9ac>
 80056ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	2b05      	cmp	r3, #5
 80056bc:	d10c      	bne.n	80056d8 <HAL_RCC_OscConfig+0x994>
 80056be:	4bb7      	ldr	r3, [pc, #732]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	4ab6      	ldr	r2, [pc, #728]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056c4:	f043 0304 	orr.w	r3, r3, #4
 80056c8:	6213      	str	r3, [r2, #32]
 80056ca:	4bb4      	ldr	r3, [pc, #720]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	4ab3      	ldr	r2, [pc, #716]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056d0:	f043 0301 	orr.w	r3, r3, #1
 80056d4:	6213      	str	r3, [r2, #32]
 80056d6:	e00b      	b.n	80056f0 <HAL_RCC_OscConfig+0x9ac>
 80056d8:	4bb0      	ldr	r3, [pc, #704]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056da:	6a1b      	ldr	r3, [r3, #32]
 80056dc:	4aaf      	ldr	r2, [pc, #700]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056de:	f023 0301 	bic.w	r3, r3, #1
 80056e2:	6213      	str	r3, [r2, #32]
 80056e4:	4bad      	ldr	r3, [pc, #692]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	4aac      	ldr	r2, [pc, #688]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80056ea:	f023 0304 	bic.w	r3, r3, #4
 80056ee:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f000 8081 	beq.w	8005804 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005702:	f7fc fcdf 	bl	80020c4 <HAL_GetTick>
 8005706:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800570a:	e00b      	b.n	8005724 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800570c:	f7fc fcda 	bl	80020c4 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	f241 3288 	movw	r2, #5000	; 0x1388
 800571c:	4293      	cmp	r3, r2
 800571e:	d901      	bls.n	8005724 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e345      	b.n	8005db0 <HAL_RCC_OscConfig+0x106c>
 8005724:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005728:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800572c:	2202      	movs	r2, #2
 800572e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005730:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005734:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	fa93 f2a3 	rbit	r2, r3
 800573e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005742:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8005746:	601a      	str	r2, [r3, #0]
 8005748:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800574c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005750:	2202      	movs	r2, #2
 8005752:	601a      	str	r2, [r3, #0]
 8005754:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005758:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	fa93 f2a3 	rbit	r2, r3
 8005762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005766:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800576a:	601a      	str	r2, [r3, #0]
  return result;
 800576c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005770:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005774:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005776:	fab3 f383 	clz	r3, r3
 800577a:	b2db      	uxtb	r3, r3
 800577c:	095b      	lsrs	r3, r3, #5
 800577e:	b2db      	uxtb	r3, r3
 8005780:	f043 0302 	orr.w	r3, r3, #2
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b02      	cmp	r3, #2
 8005788:	d102      	bne.n	8005790 <HAL_RCC_OscConfig+0xa4c>
 800578a:	4b84      	ldr	r3, [pc, #528]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	e013      	b.n	80057b8 <HAL_RCC_OscConfig+0xa74>
 8005790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005794:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005798:	2202      	movs	r2, #2
 800579a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800579c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057a0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	fa93 f2a3 	rbit	r2, r3
 80057aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057ae:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80057b2:	601a      	str	r2, [r3, #0]
 80057b4:	4b79      	ldr	r3, [pc, #484]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057bc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80057c0:	2102      	movs	r1, #2
 80057c2:	6011      	str	r1, [r2, #0]
 80057c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057c8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80057cc:	6812      	ldr	r2, [r2, #0]
 80057ce:	fa92 f1a2 	rbit	r1, r2
 80057d2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057d6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80057da:	6011      	str	r1, [r2, #0]
  return result;
 80057dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80057e0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80057e4:	6812      	ldr	r2, [r2, #0]
 80057e6:	fab2 f282 	clz	r2, r2
 80057ea:	b2d2      	uxtb	r2, r2
 80057ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057f0:	b2d2      	uxtb	r2, r2
 80057f2:	f002 021f 	and.w	r2, r2, #31
 80057f6:	2101      	movs	r1, #1
 80057f8:	fa01 f202 	lsl.w	r2, r1, r2
 80057fc:	4013      	ands	r3, r2
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d084      	beq.n	800570c <HAL_RCC_OscConfig+0x9c8>
 8005802:	e07f      	b.n	8005904 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005804:	f7fc fc5e 	bl	80020c4 <HAL_GetTick>
 8005808:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800580c:	e00b      	b.n	8005826 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800580e:	f7fc fc59 	bl	80020c4 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	f241 3288 	movw	r2, #5000	; 0x1388
 800581e:	4293      	cmp	r3, r2
 8005820:	d901      	bls.n	8005826 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8005822:	2303      	movs	r3, #3
 8005824:	e2c4      	b.n	8005db0 <HAL_RCC_OscConfig+0x106c>
 8005826:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800582a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800582e:	2202      	movs	r2, #2
 8005830:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005832:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005836:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	fa93 f2a3 	rbit	r2, r3
 8005840:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005844:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005848:	601a      	str	r2, [r3, #0]
 800584a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800584e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005852:	2202      	movs	r2, #2
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800585a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	fa93 f2a3 	rbit	r2, r3
 8005864:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005868:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800586c:	601a      	str	r2, [r3, #0]
  return result;
 800586e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005872:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005876:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005878:	fab3 f383 	clz	r3, r3
 800587c:	b2db      	uxtb	r3, r3
 800587e:	095b      	lsrs	r3, r3, #5
 8005880:	b2db      	uxtb	r3, r3
 8005882:	f043 0302 	orr.w	r3, r3, #2
 8005886:	b2db      	uxtb	r3, r3
 8005888:	2b02      	cmp	r3, #2
 800588a:	d102      	bne.n	8005892 <HAL_RCC_OscConfig+0xb4e>
 800588c:	4b43      	ldr	r3, [pc, #268]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	e013      	b.n	80058ba <HAL_RCC_OscConfig+0xb76>
 8005892:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005896:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800589a:	2202      	movs	r2, #2
 800589c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800589e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058a2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	fa93 f2a3 	rbit	r2, r3
 80058ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058b0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80058b4:	601a      	str	r2, [r3, #0]
 80058b6:	4b39      	ldr	r3, [pc, #228]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 80058b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058be:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80058c2:	2102      	movs	r1, #2
 80058c4:	6011      	str	r1, [r2, #0]
 80058c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058ca:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80058ce:	6812      	ldr	r2, [r2, #0]
 80058d0:	fa92 f1a2 	rbit	r1, r2
 80058d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058d8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80058dc:	6011      	str	r1, [r2, #0]
  return result;
 80058de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058e2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80058e6:	6812      	ldr	r2, [r2, #0]
 80058e8:	fab2 f282 	clz	r2, r2
 80058ec:	b2d2      	uxtb	r2, r2
 80058ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058f2:	b2d2      	uxtb	r2, r2
 80058f4:	f002 021f 	and.w	r2, r2, #31
 80058f8:	2101      	movs	r1, #1
 80058fa:	fa01 f202 	lsl.w	r2, r1, r2
 80058fe:	4013      	ands	r3, r2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d184      	bne.n	800580e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005904:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005908:	2b01      	cmp	r3, #1
 800590a:	d105      	bne.n	8005918 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800590c:	4b23      	ldr	r3, [pc, #140]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 800590e:	69db      	ldr	r3, [r3, #28]
 8005910:	4a22      	ldr	r2, [pc, #136]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 8005912:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005916:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005918:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800591c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	2b00      	cmp	r3, #0
 8005926:	f000 8242 	beq.w	8005dae <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800592a:	4b1c      	ldr	r3, [pc, #112]	; (800599c <HAL_RCC_OscConfig+0xc58>)
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	f003 030c 	and.w	r3, r3, #12
 8005932:	2b08      	cmp	r3, #8
 8005934:	f000 8213 	beq.w	8005d5e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005938:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800593c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	69db      	ldr	r3, [r3, #28]
 8005944:	2b02      	cmp	r3, #2
 8005946:	f040 8162 	bne.w	8005c0e <HAL_RCC_OscConfig+0xeca>
 800594a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800594e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005952:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005956:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800595c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	fa93 f2a3 	rbit	r2, r3
 8005966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800596a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800596e:	601a      	str	r2, [r3, #0]
  return result;
 8005970:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005974:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005978:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800597a:	fab3 f383 	clz	r3, r3
 800597e:	b2db      	uxtb	r3, r3
 8005980:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005984:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	461a      	mov	r2, r3
 800598c:	2300      	movs	r3, #0
 800598e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005990:	f7fc fb98 	bl	80020c4 <HAL_GetTick>
 8005994:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005998:	e00c      	b.n	80059b4 <HAL_RCC_OscConfig+0xc70>
 800599a:	bf00      	nop
 800599c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059a0:	f7fc fb90 	bl	80020c4 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d901      	bls.n	80059b4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	e1fd      	b.n	8005db0 <HAL_RCC_OscConfig+0x106c>
 80059b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059b8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80059bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059c6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	fa93 f2a3 	rbit	r2, r3
 80059d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059d4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80059d8:	601a      	str	r2, [r3, #0]
  return result;
 80059da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059de:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80059e2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059e4:	fab3 f383 	clz	r3, r3
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	095b      	lsrs	r3, r3, #5
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	f043 0301 	orr.w	r3, r3, #1
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d102      	bne.n	80059fe <HAL_RCC_OscConfig+0xcba>
 80059f8:	4bb0      	ldr	r3, [pc, #704]	; (8005cbc <HAL_RCC_OscConfig+0xf78>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	e027      	b.n	8005a4e <HAL_RCC_OscConfig+0xd0a>
 80059fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a02:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005a06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a10:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	fa93 f2a3 	rbit	r2, r3
 8005a1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a1e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8005a22:	601a      	str	r2, [r3, #0]
 8005a24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a28:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005a2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a30:	601a      	str	r2, [r3, #0]
 8005a32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a36:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	fa93 f2a3 	rbit	r2, r3
 8005a40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a44:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005a48:	601a      	str	r2, [r3, #0]
 8005a4a:	4b9c      	ldr	r3, [pc, #624]	; (8005cbc <HAL_RCC_OscConfig+0xf78>)
 8005a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a52:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005a56:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005a5a:	6011      	str	r1, [r2, #0]
 8005a5c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a60:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005a64:	6812      	ldr	r2, [r2, #0]
 8005a66:	fa92 f1a2 	rbit	r1, r2
 8005a6a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a6e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005a72:	6011      	str	r1, [r2, #0]
  return result;
 8005a74:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a78:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005a7c:	6812      	ldr	r2, [r2, #0]
 8005a7e:	fab2 f282 	clz	r2, r2
 8005a82:	b2d2      	uxtb	r2, r2
 8005a84:	f042 0220 	orr.w	r2, r2, #32
 8005a88:	b2d2      	uxtb	r2, r2
 8005a8a:	f002 021f 	and.w	r2, r2, #31
 8005a8e:	2101      	movs	r1, #1
 8005a90:	fa01 f202 	lsl.w	r2, r1, r2
 8005a94:	4013      	ands	r3, r2
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d182      	bne.n	80059a0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a9a:	4b88      	ldr	r3, [pc, #544]	; (8005cbc <HAL_RCC_OscConfig+0xf78>)
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005aa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aa6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005aae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ab2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	6a1b      	ldr	r3, [r3, #32]
 8005aba:	430b      	orrs	r3, r1
 8005abc:	497f      	ldr	r1, [pc, #508]	; (8005cbc <HAL_RCC_OscConfig+0xf78>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	604b      	str	r3, [r1, #4]
 8005ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ac6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005aca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005ace:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ad0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ad4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	fa93 f2a3 	rbit	r2, r3
 8005ade:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ae2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005ae6:	601a      	str	r2, [r3, #0]
  return result;
 8005ae8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aec:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005af0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005af2:	fab3 f383 	clz	r3, r3
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005afc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	461a      	mov	r2, r3
 8005b04:	2301      	movs	r3, #1
 8005b06:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b08:	f7fc fadc 	bl	80020c4 <HAL_GetTick>
 8005b0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b10:	e009      	b.n	8005b26 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b12:	f7fc fad7 	bl	80020c4 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d901      	bls.n	8005b26 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e144      	b.n	8005db0 <HAL_RCC_OscConfig+0x106c>
 8005b26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b2a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005b2e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b38:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	fa93 f2a3 	rbit	r2, r3
 8005b42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b46:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005b4a:	601a      	str	r2, [r3, #0]
  return result;
 8005b4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b50:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005b54:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b56:	fab3 f383 	clz	r3, r3
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	095b      	lsrs	r3, r3, #5
 8005b5e:	b2db      	uxtb	r3, r3
 8005b60:	f043 0301 	orr.w	r3, r3, #1
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d102      	bne.n	8005b70 <HAL_RCC_OscConfig+0xe2c>
 8005b6a:	4b54      	ldr	r3, [pc, #336]	; (8005cbc <HAL_RCC_OscConfig+0xf78>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	e027      	b.n	8005bc0 <HAL_RCC_OscConfig+0xe7c>
 8005b70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b74:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005b78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b82:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	fa93 f2a3 	rbit	r2, r3
 8005b8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b90:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005b94:	601a      	str	r2, [r3, #0]
 8005b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b9a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005b9e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ba2:	601a      	str	r2, [r3, #0]
 8005ba4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ba8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	fa93 f2a3 	rbit	r2, r3
 8005bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bb6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005bba:	601a      	str	r2, [r3, #0]
 8005bbc:	4b3f      	ldr	r3, [pc, #252]	; (8005cbc <HAL_RCC_OscConfig+0xf78>)
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005bc4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005bc8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005bcc:	6011      	str	r1, [r2, #0]
 8005bce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005bd2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005bd6:	6812      	ldr	r2, [r2, #0]
 8005bd8:	fa92 f1a2 	rbit	r1, r2
 8005bdc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005be0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005be4:	6011      	str	r1, [r2, #0]
  return result;
 8005be6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005bea:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005bee:	6812      	ldr	r2, [r2, #0]
 8005bf0:	fab2 f282 	clz	r2, r2
 8005bf4:	b2d2      	uxtb	r2, r2
 8005bf6:	f042 0220 	orr.w	r2, r2, #32
 8005bfa:	b2d2      	uxtb	r2, r2
 8005bfc:	f002 021f 	and.w	r2, r2, #31
 8005c00:	2101      	movs	r1, #1
 8005c02:	fa01 f202 	lsl.w	r2, r1, r2
 8005c06:	4013      	ands	r3, r2
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d082      	beq.n	8005b12 <HAL_RCC_OscConfig+0xdce>
 8005c0c:	e0cf      	b.n	8005dae <HAL_RCC_OscConfig+0x106a>
 8005c0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c12:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005c16:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005c1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c20:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	fa93 f2a3 	rbit	r2, r3
 8005c2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c2e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005c32:	601a      	str	r2, [r3, #0]
  return result;
 8005c34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c38:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005c3c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c3e:	fab3 f383 	clz	r3, r3
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005c48:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	461a      	mov	r2, r3
 8005c50:	2300      	movs	r3, #0
 8005c52:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c54:	f7fc fa36 	bl	80020c4 <HAL_GetTick>
 8005c58:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c5c:	e009      	b.n	8005c72 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c5e:	f7fc fa31 	bl	80020c4 <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	2b02      	cmp	r3, #2
 8005c6c:	d901      	bls.n	8005c72 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	e09e      	b.n	8005db0 <HAL_RCC_OscConfig+0x106c>
 8005c72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c76:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005c7a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c7e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c84:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	fa93 f2a3 	rbit	r2, r3
 8005c8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c92:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005c96:	601a      	str	r2, [r3, #0]
  return result;
 8005c98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c9c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005ca0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ca2:	fab3 f383 	clz	r3, r3
 8005ca6:	b2db      	uxtb	r3, r3
 8005ca8:	095b      	lsrs	r3, r3, #5
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	f043 0301 	orr.w	r3, r3, #1
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d104      	bne.n	8005cc0 <HAL_RCC_OscConfig+0xf7c>
 8005cb6:	4b01      	ldr	r3, [pc, #4]	; (8005cbc <HAL_RCC_OscConfig+0xf78>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	e029      	b.n	8005d10 <HAL_RCC_OscConfig+0xfcc>
 8005cbc:	40021000 	.word	0x40021000
 8005cc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cc4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005cc8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ccc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cd2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	fa93 f2a3 	rbit	r2, r3
 8005cdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ce0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005ce4:	601a      	str	r2, [r3, #0]
 8005ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cea:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005cee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cf8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	fa93 f2a3 	rbit	r2, r3
 8005d02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d06:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005d0a:	601a      	str	r2, [r3, #0]
 8005d0c:	4b2b      	ldr	r3, [pc, #172]	; (8005dbc <HAL_RCC_OscConfig+0x1078>)
 8005d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d10:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d14:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005d18:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005d1c:	6011      	str	r1, [r2, #0]
 8005d1e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d22:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005d26:	6812      	ldr	r2, [r2, #0]
 8005d28:	fa92 f1a2 	rbit	r1, r2
 8005d2c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d30:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005d34:	6011      	str	r1, [r2, #0]
  return result;
 8005d36:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005d3a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005d3e:	6812      	ldr	r2, [r2, #0]
 8005d40:	fab2 f282 	clz	r2, r2
 8005d44:	b2d2      	uxtb	r2, r2
 8005d46:	f042 0220 	orr.w	r2, r2, #32
 8005d4a:	b2d2      	uxtb	r2, r2
 8005d4c:	f002 021f 	and.w	r2, r2, #31
 8005d50:	2101      	movs	r1, #1
 8005d52:	fa01 f202 	lsl.w	r2, r1, r2
 8005d56:	4013      	ands	r3, r2
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d180      	bne.n	8005c5e <HAL_RCC_OscConfig+0xf1a>
 8005d5c:	e027      	b.n	8005dae <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d101      	bne.n	8005d72 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e01e      	b.n	8005db0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005d72:	4b12      	ldr	r3, [pc, #72]	; (8005dbc <HAL_RCC_OscConfig+0x1078>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005d7a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005d7e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005d82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d10b      	bne.n	8005daa <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005d92:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005d96:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005d9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d001      	beq.n	8005dae <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e000      	b.n	8005db0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	40021000 	.word	0x40021000

08005dc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b09e      	sub	sp, #120	; 0x78
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e162      	b.n	800609e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005dd8:	4b90      	ldr	r3, [pc, #576]	; (800601c <HAL_RCC_ClockConfig+0x25c>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0307 	and.w	r3, r3, #7
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d910      	bls.n	8005e08 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005de6:	4b8d      	ldr	r3, [pc, #564]	; (800601c <HAL_RCC_ClockConfig+0x25c>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f023 0207 	bic.w	r2, r3, #7
 8005dee:	498b      	ldr	r1, [pc, #556]	; (800601c <HAL_RCC_ClockConfig+0x25c>)
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	4313      	orrs	r3, r2
 8005df4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005df6:	4b89      	ldr	r3, [pc, #548]	; (800601c <HAL_RCC_ClockConfig+0x25c>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0307 	and.w	r3, r3, #7
 8005dfe:	683a      	ldr	r2, [r7, #0]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d001      	beq.n	8005e08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e14a      	b.n	800609e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0302 	and.w	r3, r3, #2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d008      	beq.n	8005e26 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e14:	4b82      	ldr	r3, [pc, #520]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	497f      	ldr	r1, [pc, #508]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005e22:	4313      	orrs	r3, r2
 8005e24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0301 	and.w	r3, r3, #1
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f000 80dc 	beq.w	8005fec <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d13c      	bne.n	8005eb6 <HAL_RCC_ClockConfig+0xf6>
 8005e3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e40:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e44:	fa93 f3a3 	rbit	r3, r3
 8005e48:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e4c:	fab3 f383 	clz	r3, r3
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	095b      	lsrs	r3, r3, #5
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	f043 0301 	orr.w	r3, r3, #1
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d102      	bne.n	8005e66 <HAL_RCC_ClockConfig+0xa6>
 8005e60:	4b6f      	ldr	r3, [pc, #444]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	e00f      	b.n	8005e86 <HAL_RCC_ClockConfig+0xc6>
 8005e66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e6a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e6e:	fa93 f3a3 	rbit	r3, r3
 8005e72:	667b      	str	r3, [r7, #100]	; 0x64
 8005e74:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e78:	663b      	str	r3, [r7, #96]	; 0x60
 8005e7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e7c:	fa93 f3a3 	rbit	r3, r3
 8005e80:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e82:	4b67      	ldr	r3, [pc, #412]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e86:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005e8a:	65ba      	str	r2, [r7, #88]	; 0x58
 8005e8c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005e8e:	fa92 f2a2 	rbit	r2, r2
 8005e92:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005e94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005e96:	fab2 f282 	clz	r2, r2
 8005e9a:	b2d2      	uxtb	r2, r2
 8005e9c:	f042 0220 	orr.w	r2, r2, #32
 8005ea0:	b2d2      	uxtb	r2, r2
 8005ea2:	f002 021f 	and.w	r2, r2, #31
 8005ea6:	2101      	movs	r1, #1
 8005ea8:	fa01 f202 	lsl.w	r2, r1, r2
 8005eac:	4013      	ands	r3, r2
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d17b      	bne.n	8005faa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e0f3      	b.n	800609e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	2b02      	cmp	r3, #2
 8005ebc:	d13c      	bne.n	8005f38 <HAL_RCC_ClockConfig+0x178>
 8005ebe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005ec2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ec6:	fa93 f3a3 	rbit	r3, r3
 8005eca:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005ecc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ece:	fab3 f383 	clz	r3, r3
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	095b      	lsrs	r3, r3, #5
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	f043 0301 	orr.w	r3, r3, #1
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d102      	bne.n	8005ee8 <HAL_RCC_ClockConfig+0x128>
 8005ee2:	4b4f      	ldr	r3, [pc, #316]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	e00f      	b.n	8005f08 <HAL_RCC_ClockConfig+0x148>
 8005ee8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005eec:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ef0:	fa93 f3a3 	rbit	r3, r3
 8005ef4:	647b      	str	r3, [r7, #68]	; 0x44
 8005ef6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005efa:	643b      	str	r3, [r7, #64]	; 0x40
 8005efc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005efe:	fa93 f3a3 	rbit	r3, r3
 8005f02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f04:	4b46      	ldr	r3, [pc, #280]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f0c:	63ba      	str	r2, [r7, #56]	; 0x38
 8005f0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f10:	fa92 f2a2 	rbit	r2, r2
 8005f14:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005f16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f18:	fab2 f282 	clz	r2, r2
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	f042 0220 	orr.w	r2, r2, #32
 8005f22:	b2d2      	uxtb	r2, r2
 8005f24:	f002 021f 	and.w	r2, r2, #31
 8005f28:	2101      	movs	r1, #1
 8005f2a:	fa01 f202 	lsl.w	r2, r1, r2
 8005f2e:	4013      	ands	r3, r2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d13a      	bne.n	8005faa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	e0b2      	b.n	800609e <HAL_RCC_ClockConfig+0x2de>
 8005f38:	2302      	movs	r3, #2
 8005f3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f3e:	fa93 f3a3 	rbit	r3, r3
 8005f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f46:	fab3 f383 	clz	r3, r3
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	095b      	lsrs	r3, r3, #5
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	f043 0301 	orr.w	r3, r3, #1
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d102      	bne.n	8005f60 <HAL_RCC_ClockConfig+0x1a0>
 8005f5a:	4b31      	ldr	r3, [pc, #196]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	e00d      	b.n	8005f7c <HAL_RCC_ClockConfig+0x1bc>
 8005f60:	2302      	movs	r3, #2
 8005f62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f66:	fa93 f3a3 	rbit	r3, r3
 8005f6a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	623b      	str	r3, [r7, #32]
 8005f70:	6a3b      	ldr	r3, [r7, #32]
 8005f72:	fa93 f3a3 	rbit	r3, r3
 8005f76:	61fb      	str	r3, [r7, #28]
 8005f78:	4b29      	ldr	r3, [pc, #164]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7c:	2202      	movs	r2, #2
 8005f7e:	61ba      	str	r2, [r7, #24]
 8005f80:	69ba      	ldr	r2, [r7, #24]
 8005f82:	fa92 f2a2 	rbit	r2, r2
 8005f86:	617a      	str	r2, [r7, #20]
  return result;
 8005f88:	697a      	ldr	r2, [r7, #20]
 8005f8a:	fab2 f282 	clz	r2, r2
 8005f8e:	b2d2      	uxtb	r2, r2
 8005f90:	f042 0220 	orr.w	r2, r2, #32
 8005f94:	b2d2      	uxtb	r2, r2
 8005f96:	f002 021f 	and.w	r2, r2, #31
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	fa01 f202 	lsl.w	r2, r1, r2
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e079      	b.n	800609e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005faa:	4b1d      	ldr	r3, [pc, #116]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f023 0203 	bic.w	r2, r3, #3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	491a      	ldr	r1, [pc, #104]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fbc:	f7fc f882 	bl	80020c4 <HAL_GetTick>
 8005fc0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fc2:	e00a      	b.n	8005fda <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fc4:	f7fc f87e 	bl	80020c4 <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d901      	bls.n	8005fda <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e061      	b.n	800609e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fda:	4b11      	ldr	r3, [pc, #68]	; (8006020 <HAL_RCC_ClockConfig+0x260>)
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f003 020c 	and.w	r2, r3, #12
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d1eb      	bne.n	8005fc4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005fec:	4b0b      	ldr	r3, [pc, #44]	; (800601c <HAL_RCC_ClockConfig+0x25c>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0307 	and.w	r3, r3, #7
 8005ff4:	683a      	ldr	r2, [r7, #0]
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d214      	bcs.n	8006024 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ffa:	4b08      	ldr	r3, [pc, #32]	; (800601c <HAL_RCC_ClockConfig+0x25c>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f023 0207 	bic.w	r2, r3, #7
 8006002:	4906      	ldr	r1, [pc, #24]	; (800601c <HAL_RCC_ClockConfig+0x25c>)
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	4313      	orrs	r3, r2
 8006008:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800600a:	4b04      	ldr	r3, [pc, #16]	; (800601c <HAL_RCC_ClockConfig+0x25c>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 0307 	and.w	r3, r3, #7
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	429a      	cmp	r2, r3
 8006016:	d005      	beq.n	8006024 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e040      	b.n	800609e <HAL_RCC_ClockConfig+0x2de>
 800601c:	40022000 	.word	0x40022000
 8006020:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0304 	and.w	r3, r3, #4
 800602c:	2b00      	cmp	r3, #0
 800602e:	d008      	beq.n	8006042 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006030:	4b1d      	ldr	r3, [pc, #116]	; (80060a8 <HAL_RCC_ClockConfig+0x2e8>)
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	491a      	ldr	r1, [pc, #104]	; (80060a8 <HAL_RCC_ClockConfig+0x2e8>)
 800603e:	4313      	orrs	r3, r2
 8006040:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0308 	and.w	r3, r3, #8
 800604a:	2b00      	cmp	r3, #0
 800604c:	d009      	beq.n	8006062 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800604e:	4b16      	ldr	r3, [pc, #88]	; (80060a8 <HAL_RCC_ClockConfig+0x2e8>)
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	691b      	ldr	r3, [r3, #16]
 800605a:	00db      	lsls	r3, r3, #3
 800605c:	4912      	ldr	r1, [pc, #72]	; (80060a8 <HAL_RCC_ClockConfig+0x2e8>)
 800605e:	4313      	orrs	r3, r2
 8006060:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006062:	f000 f829 	bl	80060b8 <HAL_RCC_GetSysClockFreq>
 8006066:	4601      	mov	r1, r0
 8006068:	4b0f      	ldr	r3, [pc, #60]	; (80060a8 <HAL_RCC_ClockConfig+0x2e8>)
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006070:	22f0      	movs	r2, #240	; 0xf0
 8006072:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	fa92 f2a2 	rbit	r2, r2
 800607a:	60fa      	str	r2, [r7, #12]
  return result;
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	fab2 f282 	clz	r2, r2
 8006082:	b2d2      	uxtb	r2, r2
 8006084:	40d3      	lsrs	r3, r2
 8006086:	4a09      	ldr	r2, [pc, #36]	; (80060ac <HAL_RCC_ClockConfig+0x2ec>)
 8006088:	5cd3      	ldrb	r3, [r2, r3]
 800608a:	fa21 f303 	lsr.w	r3, r1, r3
 800608e:	4a08      	ldr	r2, [pc, #32]	; (80060b0 <HAL_RCC_ClockConfig+0x2f0>)
 8006090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006092:	4b08      	ldr	r3, [pc, #32]	; (80060b4 <HAL_RCC_ClockConfig+0x2f4>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4618      	mov	r0, r3
 8006098:	f7fb ffd0 	bl	800203c <HAL_InitTick>
  
  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3778      	adds	r7, #120	; 0x78
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	40021000 	.word	0x40021000
 80060ac:	0800bff0 	.word	0x0800bff0
 80060b0:	20000050 	.word	0x20000050
 80060b4:	20000054 	.word	0x20000054

080060b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b08b      	sub	sp, #44	; 0x2c
 80060bc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80060be:	2300      	movs	r3, #0
 80060c0:	61fb      	str	r3, [r7, #28]
 80060c2:	2300      	movs	r3, #0
 80060c4:	61bb      	str	r3, [r7, #24]
 80060c6:	2300      	movs	r3, #0
 80060c8:	627b      	str	r3, [r7, #36]	; 0x24
 80060ca:	2300      	movs	r3, #0
 80060cc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80060ce:	2300      	movs	r3, #0
 80060d0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80060d2:	4b29      	ldr	r3, [pc, #164]	; (8006178 <HAL_RCC_GetSysClockFreq+0xc0>)
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	f003 030c 	and.w	r3, r3, #12
 80060de:	2b04      	cmp	r3, #4
 80060e0:	d002      	beq.n	80060e8 <HAL_RCC_GetSysClockFreq+0x30>
 80060e2:	2b08      	cmp	r3, #8
 80060e4:	d003      	beq.n	80060ee <HAL_RCC_GetSysClockFreq+0x36>
 80060e6:	e03c      	b.n	8006162 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80060e8:	4b24      	ldr	r3, [pc, #144]	; (800617c <HAL_RCC_GetSysClockFreq+0xc4>)
 80060ea:	623b      	str	r3, [r7, #32]
      break;
 80060ec:	e03c      	b.n	8006168 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80060f4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80060f8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	fa92 f2a2 	rbit	r2, r2
 8006100:	607a      	str	r2, [r7, #4]
  return result;
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	fab2 f282 	clz	r2, r2
 8006108:	b2d2      	uxtb	r2, r2
 800610a:	40d3      	lsrs	r3, r2
 800610c:	4a1c      	ldr	r2, [pc, #112]	; (8006180 <HAL_RCC_GetSysClockFreq+0xc8>)
 800610e:	5cd3      	ldrb	r3, [r2, r3]
 8006110:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006112:	4b19      	ldr	r3, [pc, #100]	; (8006178 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006116:	f003 030f 	and.w	r3, r3, #15
 800611a:	220f      	movs	r2, #15
 800611c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	fa92 f2a2 	rbit	r2, r2
 8006124:	60fa      	str	r2, [r7, #12]
  return result;
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	fab2 f282 	clz	r2, r2
 800612c:	b2d2      	uxtb	r2, r2
 800612e:	40d3      	lsrs	r3, r2
 8006130:	4a14      	ldr	r2, [pc, #80]	; (8006184 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006132:	5cd3      	ldrb	r3, [r2, r3]
 8006134:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006136:	69fb      	ldr	r3, [r7, #28]
 8006138:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d008      	beq.n	8006152 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006140:	4a0e      	ldr	r2, [pc, #56]	; (800617c <HAL_RCC_GetSysClockFreq+0xc4>)
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	fbb2 f2f3 	udiv	r2, r2, r3
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	fb02 f303 	mul.w	r3, r2, r3
 800614e:	627b      	str	r3, [r7, #36]	; 0x24
 8006150:	e004      	b.n	800615c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	4a0c      	ldr	r2, [pc, #48]	; (8006188 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006156:	fb02 f303 	mul.w	r3, r2, r3
 800615a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800615c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615e:	623b      	str	r3, [r7, #32]
      break;
 8006160:	e002      	b.n	8006168 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006162:	4b06      	ldr	r3, [pc, #24]	; (800617c <HAL_RCC_GetSysClockFreq+0xc4>)
 8006164:	623b      	str	r3, [r7, #32]
      break;
 8006166:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006168:	6a3b      	ldr	r3, [r7, #32]
}
 800616a:	4618      	mov	r0, r3
 800616c:	372c      	adds	r7, #44	; 0x2c
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	40021000 	.word	0x40021000
 800617c:	007a1200 	.word	0x007a1200
 8006180:	0800c000 	.word	0x0800c000
 8006184:	0800c010 	.word	0x0800c010
 8006188:	003d0900 	.word	0x003d0900

0800618c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b092      	sub	sp, #72	; 0x48
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006194:	2300      	movs	r3, #0
 8006196:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006198:	2300      	movs	r3, #0
 800619a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800619c:	2300      	movs	r3, #0
 800619e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	f000 80d4 	beq.w	8006358 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061b0:	4b4e      	ldr	r3, [pc, #312]	; (80062ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061b2:	69db      	ldr	r3, [r3, #28]
 80061b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10e      	bne.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061bc:	4b4b      	ldr	r3, [pc, #300]	; (80062ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061be:	69db      	ldr	r3, [r3, #28]
 80061c0:	4a4a      	ldr	r2, [pc, #296]	; (80062ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061c6:	61d3      	str	r3, [r2, #28]
 80061c8:	4b48      	ldr	r3, [pc, #288]	; (80062ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061ca:	69db      	ldr	r3, [r3, #28]
 80061cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061d0:	60bb      	str	r3, [r7, #8]
 80061d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061d4:	2301      	movs	r3, #1
 80061d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061da:	4b45      	ldr	r3, [pc, #276]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d118      	bne.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061e6:	4b42      	ldr	r3, [pc, #264]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a41      	ldr	r2, [pc, #260]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80061ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061f0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061f2:	f7fb ff67 	bl	80020c4 <HAL_GetTick>
 80061f6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061f8:	e008      	b.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061fa:	f7fb ff63 	bl	80020c4 <HAL_GetTick>
 80061fe:	4602      	mov	r2, r0
 8006200:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006202:	1ad3      	subs	r3, r2, r3
 8006204:	2b64      	cmp	r3, #100	; 0x64
 8006206:	d901      	bls.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006208:	2303      	movs	r3, #3
 800620a:	e14b      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800620c:	4b38      	ldr	r3, [pc, #224]	; (80062f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006214:	2b00      	cmp	r3, #0
 8006216:	d0f0      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006218:	4b34      	ldr	r3, [pc, #208]	; (80062ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006220:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006222:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006224:	2b00      	cmp	r3, #0
 8006226:	f000 8084 	beq.w	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006232:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006234:	429a      	cmp	r2, r3
 8006236:	d07c      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006238:	4b2c      	ldr	r3, [pc, #176]	; (80062ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800623a:	6a1b      	ldr	r3, [r3, #32]
 800623c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006240:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006242:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006246:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800624a:	fa93 f3a3 	rbit	r3, r3
 800624e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006252:	fab3 f383 	clz	r3, r3
 8006256:	b2db      	uxtb	r3, r3
 8006258:	461a      	mov	r2, r3
 800625a:	4b26      	ldr	r3, [pc, #152]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800625c:	4413      	add	r3, r2
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	461a      	mov	r2, r3
 8006262:	2301      	movs	r3, #1
 8006264:	6013      	str	r3, [r2, #0]
 8006266:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800626a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800626c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800626e:	fa93 f3a3 	rbit	r3, r3
 8006272:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006276:	fab3 f383 	clz	r3, r3
 800627a:	b2db      	uxtb	r3, r3
 800627c:	461a      	mov	r2, r3
 800627e:	4b1d      	ldr	r3, [pc, #116]	; (80062f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006280:	4413      	add	r3, r2
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	461a      	mov	r2, r3
 8006286:	2300      	movs	r3, #0
 8006288:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800628a:	4a18      	ldr	r2, [pc, #96]	; (80062ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800628c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800628e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006290:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006292:	f003 0301 	and.w	r3, r3, #1
 8006296:	2b00      	cmp	r3, #0
 8006298:	d04b      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800629a:	f7fb ff13 	bl	80020c4 <HAL_GetTick>
 800629e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062a0:	e00a      	b.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062a2:	f7fb ff0f 	bl	80020c4 <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d901      	bls.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80062b4:	2303      	movs	r3, #3
 80062b6:	e0f5      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80062b8:	2302      	movs	r3, #2
 80062ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062be:	fa93 f3a3 	rbit	r3, r3
 80062c2:	627b      	str	r3, [r7, #36]	; 0x24
 80062c4:	2302      	movs	r3, #2
 80062c6:	623b      	str	r3, [r7, #32]
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	fa93 f3a3 	rbit	r3, r3
 80062ce:	61fb      	str	r3, [r7, #28]
  return result;
 80062d0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062d2:	fab3 f383 	clz	r3, r3
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	095b      	lsrs	r3, r3, #5
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	f043 0302 	orr.w	r3, r3, #2
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d108      	bne.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80062e6:	4b01      	ldr	r3, [pc, #4]	; (80062ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062e8:	6a1b      	ldr	r3, [r3, #32]
 80062ea:	e00d      	b.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80062ec:	40021000 	.word	0x40021000
 80062f0:	40007000 	.word	0x40007000
 80062f4:	10908100 	.word	0x10908100
 80062f8:	2302      	movs	r3, #2
 80062fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	fa93 f3a3 	rbit	r3, r3
 8006302:	617b      	str	r3, [r7, #20]
 8006304:	4b69      	ldr	r3, [pc, #420]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006308:	2202      	movs	r2, #2
 800630a:	613a      	str	r2, [r7, #16]
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	fa92 f2a2 	rbit	r2, r2
 8006312:	60fa      	str	r2, [r7, #12]
  return result;
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	fab2 f282 	clz	r2, r2
 800631a:	b2d2      	uxtb	r2, r2
 800631c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006320:	b2d2      	uxtb	r2, r2
 8006322:	f002 021f 	and.w	r2, r2, #31
 8006326:	2101      	movs	r1, #1
 8006328:	fa01 f202 	lsl.w	r2, r1, r2
 800632c:	4013      	ands	r3, r2
 800632e:	2b00      	cmp	r3, #0
 8006330:	d0b7      	beq.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006332:	4b5e      	ldr	r3, [pc, #376]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	495b      	ldr	r1, [pc, #364]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006340:	4313      	orrs	r3, r2
 8006342:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006344:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006348:	2b01      	cmp	r3, #1
 800634a:	d105      	bne.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800634c:	4b57      	ldr	r3, [pc, #348]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800634e:	69db      	ldr	r3, [r3, #28]
 8006350:	4a56      	ldr	r2, [pc, #344]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006352:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006356:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 0301 	and.w	r3, r3, #1
 8006360:	2b00      	cmp	r3, #0
 8006362:	d008      	beq.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006364:	4b51      	ldr	r3, [pc, #324]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006368:	f023 0203 	bic.w	r2, r3, #3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	494e      	ldr	r1, [pc, #312]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006372:	4313      	orrs	r3, r2
 8006374:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d008      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006382:	4b4a      	ldr	r3, [pc, #296]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006386:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	4947      	ldr	r1, [pc, #284]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006390:	4313      	orrs	r3, r2
 8006392:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0304 	and.w	r3, r3, #4
 800639c:	2b00      	cmp	r3, #0
 800639e:	d008      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80063a0:	4b42      	ldr	r3, [pc, #264]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	691b      	ldr	r3, [r3, #16]
 80063ac:	493f      	ldr	r1, [pc, #252]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063ae:	4313      	orrs	r3, r2
 80063b0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 0320 	and.w	r3, r3, #32
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d008      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063be:	4b3b      	ldr	r3, [pc, #236]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c2:	f023 0210 	bic.w	r2, r3, #16
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	69db      	ldr	r3, [r3, #28]
 80063ca:	4938      	ldr	r1, [pc, #224]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063cc:	4313      	orrs	r3, r2
 80063ce:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d008      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80063dc:	4b33      	ldr	r3, [pc, #204]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e8:	4930      	ldr	r1, [pc, #192]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d008      	beq.n	800640c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063fa:	4b2c      	ldr	r3, [pc, #176]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fe:	f023 0220 	bic.w	r2, r3, #32
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6a1b      	ldr	r3, [r3, #32]
 8006406:	4929      	ldr	r1, [pc, #164]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006408:	4313      	orrs	r3, r2
 800640a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0308 	and.w	r3, r3, #8
 8006414:	2b00      	cmp	r3, #0
 8006416:	d008      	beq.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006418:	4b24      	ldr	r3, [pc, #144]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800641a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800641c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	695b      	ldr	r3, [r3, #20]
 8006424:	4921      	ldr	r1, [pc, #132]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006426:	4313      	orrs	r3, r2
 8006428:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	2b00      	cmp	r3, #0
 8006434:	d008      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006436:	4b1d      	ldr	r3, [pc, #116]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800643a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	491a      	ldr	r1, [pc, #104]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006444:	4313      	orrs	r3, r2
 8006446:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006450:	2b00      	cmp	r3, #0
 8006452:	d008      	beq.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006454:	4b15      	ldr	r3, [pc, #84]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006460:	4912      	ldr	r1, [pc, #72]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006462:	4313      	orrs	r3, r2
 8006464:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800646e:	2b00      	cmp	r3, #0
 8006470:	d008      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006472:	4b0e      	ldr	r3, [pc, #56]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006476:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647e:	490b      	ldr	r1, [pc, #44]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006480:	4313      	orrs	r3, r2
 8006482:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d008      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006490:	4b06      	ldr	r3, [pc, #24]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006494:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800649c:	4903      	ldr	r1, [pc, #12]	; (80064ac <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800649e:	4313      	orrs	r3, r2
 80064a0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3748      	adds	r7, #72	; 0x48
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}
 80064ac:	40021000 	.word	0x40021000

080064b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e049      	b.n	8006556 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d106      	bne.n	80064dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f7fb f832 	bl	8001540 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2202      	movs	r2, #2
 80064e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3304      	adds	r3, #4
 80064ec:	4619      	mov	r1, r3
 80064ee:	4610      	mov	r0, r2
 80064f0:	f000 fc1e 	bl	8006d30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	3708      	adds	r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
	...

08006560 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800656e:	b2db      	uxtb	r3, r3
 8006570:	2b01      	cmp	r3, #1
 8006572:	d001      	beq.n	8006578 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	e045      	b.n	8006604 <HAL_TIM_Base_Start_IT+0xa4>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2202      	movs	r2, #2
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	68da      	ldr	r2, [r3, #12]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f042 0201 	orr.w	r2, r2, #1
 800658e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a1e      	ldr	r2, [pc, #120]	; (8006610 <HAL_TIM_Base_Start_IT+0xb0>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d013      	beq.n	80065c2 <HAL_TIM_Base_Start_IT+0x62>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065a2:	d00e      	beq.n	80065c2 <HAL_TIM_Base_Start_IT+0x62>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a1a      	ldr	r2, [pc, #104]	; (8006614 <HAL_TIM_Base_Start_IT+0xb4>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d009      	beq.n	80065c2 <HAL_TIM_Base_Start_IT+0x62>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a19      	ldr	r2, [pc, #100]	; (8006618 <HAL_TIM_Base_Start_IT+0xb8>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d004      	beq.n	80065c2 <HAL_TIM_Base_Start_IT+0x62>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a17      	ldr	r2, [pc, #92]	; (800661c <HAL_TIM_Base_Start_IT+0xbc>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d115      	bne.n	80065ee <HAL_TIM_Base_Start_IT+0x8e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	689a      	ldr	r2, [r3, #8]
 80065c8:	4b15      	ldr	r3, [pc, #84]	; (8006620 <HAL_TIM_Base_Start_IT+0xc0>)
 80065ca:	4013      	ands	r3, r2
 80065cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2b06      	cmp	r3, #6
 80065d2:	d015      	beq.n	8006600 <HAL_TIM_Base_Start_IT+0xa0>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065da:	d011      	beq.n	8006600 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f042 0201 	orr.w	r2, r2, #1
 80065ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ec:	e008      	b.n	8006600 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f042 0201 	orr.w	r2, r2, #1
 80065fc:	601a      	str	r2, [r3, #0]
 80065fe:	e000      	b.n	8006602 <HAL_TIM_Base_Start_IT+0xa2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006600:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006602:	2300      	movs	r3, #0
}
 8006604:	4618      	mov	r0, r3
 8006606:	3714      	adds	r7, #20
 8006608:	46bd      	mov	sp, r7
 800660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660e:	4770      	bx	lr
 8006610:	40012c00 	.word	0x40012c00
 8006614:	40000400 	.word	0x40000400
 8006618:	40000800 	.word	0x40000800
 800661c:	40014000 	.word	0x40014000
 8006620:	00010007 	.word	0x00010007

08006624 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b082      	sub	sp, #8
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e049      	b.n	80066ca <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800663c:	b2db      	uxtb	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d106      	bne.n	8006650 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 f841 	bl	80066d2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2202      	movs	r2, #2
 8006654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	3304      	adds	r3, #4
 8006660:	4619      	mov	r1, r3
 8006662:	4610      	mov	r0, r2
 8006664:	f000 fb64 	bl	8006d30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066c8:	2300      	movs	r3, #0
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	3708      	adds	r7, #8
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}

080066d2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b083      	sub	sp, #12
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80066da:	bf00      	nop
 80066dc:	370c      	adds	r7, #12
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr

080066e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066e6:	b580      	push	{r7, lr}
 80066e8:	b082      	sub	sp, #8
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	691b      	ldr	r3, [r3, #16]
 80066f4:	f003 0302 	and.w	r3, r3, #2
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d122      	bne.n	8006742 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68db      	ldr	r3, [r3, #12]
 8006702:	f003 0302 	and.w	r3, r3, #2
 8006706:	2b02      	cmp	r3, #2
 8006708:	d11b      	bne.n	8006742 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f06f 0202 	mvn.w	r2, #2
 8006712:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	699b      	ldr	r3, [r3, #24]
 8006720:	f003 0303 	and.w	r3, r3, #3
 8006724:	2b00      	cmp	r3, #0
 8006726:	d003      	beq.n	8006730 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 fae2 	bl	8006cf2 <HAL_TIM_IC_CaptureCallback>
 800672e:	e005      	b.n	800673c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 fad4 	bl	8006cde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 fae5 	bl	8006d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	f003 0304 	and.w	r3, r3, #4
 800674c:	2b04      	cmp	r3, #4
 800674e:	d122      	bne.n	8006796 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	f003 0304 	and.w	r3, r3, #4
 800675a:	2b04      	cmp	r3, #4
 800675c:	d11b      	bne.n	8006796 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f06f 0204 	mvn.w	r2, #4
 8006766:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2202      	movs	r2, #2
 800676c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006778:	2b00      	cmp	r3, #0
 800677a:	d003      	beq.n	8006784 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 fab8 	bl	8006cf2 <HAL_TIM_IC_CaptureCallback>
 8006782:	e005      	b.n	8006790 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 faaa 	bl	8006cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 fabb 	bl	8006d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	f003 0308 	and.w	r3, r3, #8
 80067a0:	2b08      	cmp	r3, #8
 80067a2:	d122      	bne.n	80067ea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	f003 0308 	and.w	r3, r3, #8
 80067ae:	2b08      	cmp	r3, #8
 80067b0:	d11b      	bne.n	80067ea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f06f 0208 	mvn.w	r2, #8
 80067ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2204      	movs	r2, #4
 80067c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	69db      	ldr	r3, [r3, #28]
 80067c8:	f003 0303 	and.w	r3, r3, #3
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d003      	beq.n	80067d8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 fa8e 	bl	8006cf2 <HAL_TIM_IC_CaptureCallback>
 80067d6:	e005      	b.n	80067e4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f000 fa80 	bl	8006cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 fa91 	bl	8006d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	f003 0310 	and.w	r3, r3, #16
 80067f4:	2b10      	cmp	r3, #16
 80067f6:	d122      	bne.n	800683e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	f003 0310 	and.w	r3, r3, #16
 8006802:	2b10      	cmp	r3, #16
 8006804:	d11b      	bne.n	800683e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f06f 0210 	mvn.w	r2, #16
 800680e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2208      	movs	r2, #8
 8006814:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	69db      	ldr	r3, [r3, #28]
 800681c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006820:	2b00      	cmp	r3, #0
 8006822:	d003      	beq.n	800682c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f000 fa64 	bl	8006cf2 <HAL_TIM_IC_CaptureCallback>
 800682a:	e005      	b.n	8006838 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f000 fa56 	bl	8006cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 fa67 	bl	8006d06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b01      	cmp	r3, #1
 800684a:	d10e      	bne.n	800686a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	f003 0301 	and.w	r3, r3, #1
 8006856:	2b01      	cmp	r3, #1
 8006858:	d107      	bne.n	800686a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f06f 0201 	mvn.w	r2, #1
 8006862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f7fb fb7d 	bl	8001f64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	691b      	ldr	r3, [r3, #16]
 8006870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006874:	2b80      	cmp	r3, #128	; 0x80
 8006876:	d10e      	bne.n	8006896 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006882:	2b80      	cmp	r3, #128	; 0x80
 8006884:	d107      	bne.n	8006896 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800688e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 fe8d 	bl	80075b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068a4:	d10e      	bne.n	80068c4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68db      	ldr	r3, [r3, #12]
 80068ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068b0:	2b80      	cmp	r3, #128	; 0x80
 80068b2:	d107      	bne.n	80068c4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80068bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 fe80 	bl	80075c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	691b      	ldr	r3, [r3, #16]
 80068ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ce:	2b40      	cmp	r3, #64	; 0x40
 80068d0:	d10e      	bne.n	80068f0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68db      	ldr	r3, [r3, #12]
 80068d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068dc:	2b40      	cmp	r3, #64	; 0x40
 80068de:	d107      	bne.n	80068f0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 fa15 	bl	8006d1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	f003 0320 	and.w	r3, r3, #32
 80068fa:	2b20      	cmp	r3, #32
 80068fc:	d10e      	bne.n	800691c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	f003 0320 	and.w	r3, r3, #32
 8006908:	2b20      	cmp	r3, #32
 800690a:	d107      	bne.n	800691c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f06f 0220 	mvn.w	r2, #32
 8006914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 fe40 	bl	800759c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800691c:	bf00      	nop
 800691e:	3708      	adds	r7, #8
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}

08006924 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b086      	sub	sp, #24
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006930:	2300      	movs	r3, #0
 8006932:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800693a:	2b01      	cmp	r3, #1
 800693c:	d101      	bne.n	8006942 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800693e:	2302      	movs	r3, #2
 8006940:	e0ff      	b.n	8006b42 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2b14      	cmp	r3, #20
 800694e:	f200 80f0 	bhi.w	8006b32 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006952:	a201      	add	r2, pc, #4	; (adr r2, 8006958 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006958:	080069ad 	.word	0x080069ad
 800695c:	08006b33 	.word	0x08006b33
 8006960:	08006b33 	.word	0x08006b33
 8006964:	08006b33 	.word	0x08006b33
 8006968:	080069ed 	.word	0x080069ed
 800696c:	08006b33 	.word	0x08006b33
 8006970:	08006b33 	.word	0x08006b33
 8006974:	08006b33 	.word	0x08006b33
 8006978:	08006a2f 	.word	0x08006a2f
 800697c:	08006b33 	.word	0x08006b33
 8006980:	08006b33 	.word	0x08006b33
 8006984:	08006b33 	.word	0x08006b33
 8006988:	08006a6f 	.word	0x08006a6f
 800698c:	08006b33 	.word	0x08006b33
 8006990:	08006b33 	.word	0x08006b33
 8006994:	08006b33 	.word	0x08006b33
 8006998:	08006ab1 	.word	0x08006ab1
 800699c:	08006b33 	.word	0x08006b33
 80069a0:	08006b33 	.word	0x08006b33
 80069a4:	08006b33 	.word	0x08006b33
 80069a8:	08006af1 	.word	0x08006af1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68b9      	ldr	r1, [r7, #8]
 80069b2:	4618      	mov	r0, r3
 80069b4:	f000 fa3e 	bl	8006e34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	699a      	ldr	r2, [r3, #24]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f042 0208 	orr.w	r2, r2, #8
 80069c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	699a      	ldr	r2, [r3, #24]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f022 0204 	bic.w	r2, r2, #4
 80069d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	6999      	ldr	r1, [r3, #24]
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	691a      	ldr	r2, [r3, #16]
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	430a      	orrs	r2, r1
 80069e8:	619a      	str	r2, [r3, #24]
      break;
 80069ea:	e0a5      	b.n	8006b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68b9      	ldr	r1, [r7, #8]
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 faa4 	bl	8006f40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	699a      	ldr	r2, [r3, #24]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	699a      	ldr	r2, [r3, #24]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6999      	ldr	r1, [r3, #24]
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	691b      	ldr	r3, [r3, #16]
 8006a22:	021a      	lsls	r2, r3, #8
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	430a      	orrs	r2, r1
 8006a2a:	619a      	str	r2, [r3, #24]
      break;
 8006a2c:	e084      	b.n	8006b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68b9      	ldr	r1, [r7, #8]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 fb03 	bl	8007040 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	69da      	ldr	r2, [r3, #28]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f042 0208 	orr.w	r2, r2, #8
 8006a48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	69da      	ldr	r2, [r3, #28]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f022 0204 	bic.w	r2, r2, #4
 8006a58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	69d9      	ldr	r1, [r3, #28]
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	691a      	ldr	r2, [r3, #16]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	61da      	str	r2, [r3, #28]
      break;
 8006a6c:	e064      	b.n	8006b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	68b9      	ldr	r1, [r7, #8]
 8006a74:	4618      	mov	r0, r3
 8006a76:	f000 fb61 	bl	800713c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	69da      	ldr	r2, [r3, #28]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	69da      	ldr	r2, [r3, #28]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	69d9      	ldr	r1, [r3, #28]
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	021a      	lsls	r2, r3, #8
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	430a      	orrs	r2, r1
 8006aac:	61da      	str	r2, [r3, #28]
      break;
 8006aae:	e043      	b.n	8006b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	68b9      	ldr	r1, [r7, #8]
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f000 fba4 	bl	8007204 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f042 0208 	orr.w	r2, r2, #8
 8006aca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f022 0204 	bic.w	r2, r2, #4
 8006ada:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	691a      	ldr	r2, [r3, #16]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	430a      	orrs	r2, r1
 8006aec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006aee:	e023      	b.n	8006b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	68b9      	ldr	r1, [r7, #8]
 8006af6:	4618      	mov	r0, r3
 8006af8:	f000 fbe2 	bl	80072c0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b0a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b1a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	021a      	lsls	r2, r3, #8
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006b30:	e002      	b.n	8006b38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	75fb      	strb	r3, [r7, #23]
      break;
 8006b36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3718      	adds	r7, #24
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop

08006b4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b56:	2300      	movs	r3, #0
 8006b58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d101      	bne.n	8006b68 <HAL_TIM_ConfigClockSource+0x1c>
 8006b64:	2302      	movs	r3, #2
 8006b66:	e0b6      	b.n	8006cd6 <HAL_TIM_ConfigClockSource+0x18a>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2202      	movs	r2, #2
 8006b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68ba      	ldr	r2, [r7, #8]
 8006b9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ba4:	d03e      	beq.n	8006c24 <HAL_TIM_ConfigClockSource+0xd8>
 8006ba6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006baa:	f200 8087 	bhi.w	8006cbc <HAL_TIM_ConfigClockSource+0x170>
 8006bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bb2:	f000 8086 	beq.w	8006cc2 <HAL_TIM_ConfigClockSource+0x176>
 8006bb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bba:	d87f      	bhi.n	8006cbc <HAL_TIM_ConfigClockSource+0x170>
 8006bbc:	2b70      	cmp	r3, #112	; 0x70
 8006bbe:	d01a      	beq.n	8006bf6 <HAL_TIM_ConfigClockSource+0xaa>
 8006bc0:	2b70      	cmp	r3, #112	; 0x70
 8006bc2:	d87b      	bhi.n	8006cbc <HAL_TIM_ConfigClockSource+0x170>
 8006bc4:	2b60      	cmp	r3, #96	; 0x60
 8006bc6:	d050      	beq.n	8006c6a <HAL_TIM_ConfigClockSource+0x11e>
 8006bc8:	2b60      	cmp	r3, #96	; 0x60
 8006bca:	d877      	bhi.n	8006cbc <HAL_TIM_ConfigClockSource+0x170>
 8006bcc:	2b50      	cmp	r3, #80	; 0x50
 8006bce:	d03c      	beq.n	8006c4a <HAL_TIM_ConfigClockSource+0xfe>
 8006bd0:	2b50      	cmp	r3, #80	; 0x50
 8006bd2:	d873      	bhi.n	8006cbc <HAL_TIM_ConfigClockSource+0x170>
 8006bd4:	2b40      	cmp	r3, #64	; 0x40
 8006bd6:	d058      	beq.n	8006c8a <HAL_TIM_ConfigClockSource+0x13e>
 8006bd8:	2b40      	cmp	r3, #64	; 0x40
 8006bda:	d86f      	bhi.n	8006cbc <HAL_TIM_ConfigClockSource+0x170>
 8006bdc:	2b30      	cmp	r3, #48	; 0x30
 8006bde:	d064      	beq.n	8006caa <HAL_TIM_ConfigClockSource+0x15e>
 8006be0:	2b30      	cmp	r3, #48	; 0x30
 8006be2:	d86b      	bhi.n	8006cbc <HAL_TIM_ConfigClockSource+0x170>
 8006be4:	2b20      	cmp	r3, #32
 8006be6:	d060      	beq.n	8006caa <HAL_TIM_ConfigClockSource+0x15e>
 8006be8:	2b20      	cmp	r3, #32
 8006bea:	d867      	bhi.n	8006cbc <HAL_TIM_ConfigClockSource+0x170>
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d05c      	beq.n	8006caa <HAL_TIM_ConfigClockSource+0x15e>
 8006bf0:	2b10      	cmp	r3, #16
 8006bf2:	d05a      	beq.n	8006caa <HAL_TIM_ConfigClockSource+0x15e>
 8006bf4:	e062      	b.n	8006cbc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c06:	f000 fc35 	bl	8007474 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006c18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68ba      	ldr	r2, [r7, #8]
 8006c20:	609a      	str	r2, [r3, #8]
      break;
 8006c22:	e04f      	b.n	8006cc4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006c34:	f000 fc1e 	bl	8007474 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	689a      	ldr	r2, [r3, #8]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c46:	609a      	str	r2, [r3, #8]
      break;
 8006c48:	e03c      	b.n	8006cc4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c56:	461a      	mov	r2, r3
 8006c58:	f000 fb92 	bl	8007380 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2150      	movs	r1, #80	; 0x50
 8006c62:	4618      	mov	r0, r3
 8006c64:	f000 fbeb 	bl	800743e <TIM_ITRx_SetConfig>
      break;
 8006c68:	e02c      	b.n	8006cc4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c76:	461a      	mov	r2, r3
 8006c78:	f000 fbb1 	bl	80073de <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	2160      	movs	r1, #96	; 0x60
 8006c82:	4618      	mov	r0, r3
 8006c84:	f000 fbdb 	bl	800743e <TIM_ITRx_SetConfig>
      break;
 8006c88:	e01c      	b.n	8006cc4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c96:	461a      	mov	r2, r3
 8006c98:	f000 fb72 	bl	8007380 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2140      	movs	r1, #64	; 0x40
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f000 fbcb 	bl	800743e <TIM_ITRx_SetConfig>
      break;
 8006ca8:	e00c      	b.n	8006cc4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	f000 fbc2 	bl	800743e <TIM_ITRx_SetConfig>
      break;
 8006cba:	e003      	b.n	8006cc4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8006cc0:	e000      	b.n	8006cc4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006cc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3710      	adds	r7, #16
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}

08006cde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006cde:	b480      	push	{r7}
 8006ce0:	b083      	sub	sp, #12
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ce6:	bf00      	nop
 8006ce8:	370c      	adds	r7, #12
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr

08006cf2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b083      	sub	sp, #12
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006cfa:	bf00      	nop
 8006cfc:	370c      	adds	r7, #12
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr

08006d06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d06:	b480      	push	{r7}
 8006d08:	b083      	sub	sp, #12
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d0e:	bf00      	nop
 8006d10:	370c      	adds	r7, #12
 8006d12:	46bd      	mov	sp, r7
 8006d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d18:	4770      	bx	lr

08006d1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d1a:	b480      	push	{r7}
 8006d1c:	b083      	sub	sp, #12
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d22:	bf00      	nop
 8006d24:	370c      	adds	r7, #12
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
	...

08006d30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a36      	ldr	r2, [pc, #216]	; (8006e1c <TIM_Base_SetConfig+0xec>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d00b      	beq.n	8006d60 <TIM_Base_SetConfig+0x30>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d4e:	d007      	beq.n	8006d60 <TIM_Base_SetConfig+0x30>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a33      	ldr	r2, [pc, #204]	; (8006e20 <TIM_Base_SetConfig+0xf0>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d003      	beq.n	8006d60 <TIM_Base_SetConfig+0x30>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a32      	ldr	r2, [pc, #200]	; (8006e24 <TIM_Base_SetConfig+0xf4>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d108      	bne.n	8006d72 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a29      	ldr	r2, [pc, #164]	; (8006e1c <TIM_Base_SetConfig+0xec>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d017      	beq.n	8006daa <TIM_Base_SetConfig+0x7a>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d80:	d013      	beq.n	8006daa <TIM_Base_SetConfig+0x7a>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a26      	ldr	r2, [pc, #152]	; (8006e20 <TIM_Base_SetConfig+0xf0>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d00f      	beq.n	8006daa <TIM_Base_SetConfig+0x7a>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a25      	ldr	r2, [pc, #148]	; (8006e24 <TIM_Base_SetConfig+0xf4>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d00b      	beq.n	8006daa <TIM_Base_SetConfig+0x7a>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a24      	ldr	r2, [pc, #144]	; (8006e28 <TIM_Base_SetConfig+0xf8>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d007      	beq.n	8006daa <TIM_Base_SetConfig+0x7a>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a23      	ldr	r2, [pc, #140]	; (8006e2c <TIM_Base_SetConfig+0xfc>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d003      	beq.n	8006daa <TIM_Base_SetConfig+0x7a>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a22      	ldr	r2, [pc, #136]	; (8006e30 <TIM_Base_SetConfig+0x100>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d108      	bne.n	8006dbc <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006db0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	68fa      	ldr	r2, [r7, #12]
 8006db8:	4313      	orrs	r3, r2
 8006dba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	695b      	ldr	r3, [r3, #20]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	689a      	ldr	r2, [r3, #8]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a0e      	ldr	r2, [pc, #56]	; (8006e1c <TIM_Base_SetConfig+0xec>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d00b      	beq.n	8006e00 <TIM_Base_SetConfig+0xd0>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	4a0f      	ldr	r2, [pc, #60]	; (8006e28 <TIM_Base_SetConfig+0xf8>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d007      	beq.n	8006e00 <TIM_Base_SetConfig+0xd0>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a0e      	ldr	r2, [pc, #56]	; (8006e2c <TIM_Base_SetConfig+0xfc>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d003      	beq.n	8006e00 <TIM_Base_SetConfig+0xd0>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a0d      	ldr	r2, [pc, #52]	; (8006e30 <TIM_Base_SetConfig+0x100>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d103      	bne.n	8006e08 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	691a      	ldr	r2, [r3, #16]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	615a      	str	r2, [r3, #20]
}
 8006e0e:	bf00      	nop
 8006e10:	3714      	adds	r7, #20
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	40012c00 	.word	0x40012c00
 8006e20:	40000400 	.word	0x40000400
 8006e24:	40000800 	.word	0x40000800
 8006e28:	40014000 	.word	0x40014000
 8006e2c:	40014400 	.word	0x40014400
 8006e30:	40014800 	.word	0x40014800

08006e34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	f023 0201 	bic.w	r2, r3, #1
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a1b      	ldr	r3, [r3, #32]
 8006e4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	699b      	ldr	r3, [r3, #24]
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f023 0303 	bic.w	r3, r3, #3
 8006e6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f023 0302 	bic.w	r3, r3, #2
 8006e80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a28      	ldr	r2, [pc, #160]	; (8006f30 <TIM_OC1_SetConfig+0xfc>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d00b      	beq.n	8006eac <TIM_OC1_SetConfig+0x78>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a27      	ldr	r2, [pc, #156]	; (8006f34 <TIM_OC1_SetConfig+0x100>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d007      	beq.n	8006eac <TIM_OC1_SetConfig+0x78>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a26      	ldr	r2, [pc, #152]	; (8006f38 <TIM_OC1_SetConfig+0x104>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d003      	beq.n	8006eac <TIM_OC1_SetConfig+0x78>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a25      	ldr	r2, [pc, #148]	; (8006f3c <TIM_OC1_SetConfig+0x108>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d10c      	bne.n	8006ec6 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	f023 0308 	bic.w	r3, r3, #8
 8006eb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	697a      	ldr	r2, [r7, #20]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	f023 0304 	bic.w	r3, r3, #4
 8006ec4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a19      	ldr	r2, [pc, #100]	; (8006f30 <TIM_OC1_SetConfig+0xfc>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d00b      	beq.n	8006ee6 <TIM_OC1_SetConfig+0xb2>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a18      	ldr	r2, [pc, #96]	; (8006f34 <TIM_OC1_SetConfig+0x100>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d007      	beq.n	8006ee6 <TIM_OC1_SetConfig+0xb2>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a17      	ldr	r2, [pc, #92]	; (8006f38 <TIM_OC1_SetConfig+0x104>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d003      	beq.n	8006ee6 <TIM_OC1_SetConfig+0xb2>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a16      	ldr	r2, [pc, #88]	; (8006f3c <TIM_OC1_SetConfig+0x108>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d111      	bne.n	8006f0a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ee6:	693b      	ldr	r3, [r7, #16]
 8006ee8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006eec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	693a      	ldr	r2, [r7, #16]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	693a      	ldr	r2, [r7, #16]
 8006f06:	4313      	orrs	r3, r2
 8006f08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	693a      	ldr	r2, [r7, #16]
 8006f0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	68fa      	ldr	r2, [r7, #12]
 8006f14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	697a      	ldr	r2, [r7, #20]
 8006f22:	621a      	str	r2, [r3, #32]
}
 8006f24:	bf00      	nop
 8006f26:	371c      	adds	r7, #28
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2e:	4770      	bx	lr
 8006f30:	40012c00 	.word	0x40012c00
 8006f34:	40014000 	.word	0x40014000
 8006f38:	40014400 	.word	0x40014400
 8006f3c:	40014800 	.word	0x40014800

08006f40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b087      	sub	sp, #28
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6a1b      	ldr	r3, [r3, #32]
 8006f4e:	f023 0210 	bic.w	r2, r3, #16
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a1b      	ldr	r3, [r3, #32]
 8006f5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	021b      	lsls	r3, r3, #8
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f023 0320 	bic.w	r3, r3, #32
 8006f8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	011b      	lsls	r3, r3, #4
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a24      	ldr	r2, [pc, #144]	; (8007030 <TIM_OC2_SetConfig+0xf0>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d10d      	bne.n	8006fc0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006faa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	68db      	ldr	r3, [r3, #12]
 8006fb0:	011b      	lsls	r3, r3, #4
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fbe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a1b      	ldr	r2, [pc, #108]	; (8007030 <TIM_OC2_SetConfig+0xf0>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d00b      	beq.n	8006fe0 <TIM_OC2_SetConfig+0xa0>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a1a      	ldr	r2, [pc, #104]	; (8007034 <TIM_OC2_SetConfig+0xf4>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d007      	beq.n	8006fe0 <TIM_OC2_SetConfig+0xa0>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	4a19      	ldr	r2, [pc, #100]	; (8007038 <TIM_OC2_SetConfig+0xf8>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d003      	beq.n	8006fe0 <TIM_OC2_SetConfig+0xa0>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4a18      	ldr	r2, [pc, #96]	; (800703c <TIM_OC2_SetConfig+0xfc>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d113      	bne.n	8007008 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006fe6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fee:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	695b      	ldr	r3, [r3, #20]
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	693a      	ldr	r2, [r7, #16]
 8007004:	4313      	orrs	r3, r2
 8007006:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	693a      	ldr	r2, [r7, #16]
 800700c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	68fa      	ldr	r2, [r7, #12]
 8007012:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	685a      	ldr	r2, [r3, #4]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	697a      	ldr	r2, [r7, #20]
 8007020:	621a      	str	r2, [r3, #32]
}
 8007022:	bf00      	nop
 8007024:	371c      	adds	r7, #28
 8007026:	46bd      	mov	sp, r7
 8007028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop
 8007030:	40012c00 	.word	0x40012c00
 8007034:	40014000 	.word	0x40014000
 8007038:	40014400 	.word	0x40014400
 800703c:	40014800 	.word	0x40014800

08007040 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007040:	b480      	push	{r7}
 8007042:	b087      	sub	sp, #28
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a1b      	ldr	r3, [r3, #32]
 800705a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800706e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f023 0303 	bic.w	r3, r3, #3
 800707a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68fa      	ldr	r2, [r7, #12]
 8007082:	4313      	orrs	r3, r2
 8007084:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800708c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	021b      	lsls	r3, r3, #8
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	4313      	orrs	r3, r2
 8007098:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a23      	ldr	r2, [pc, #140]	; (800712c <TIM_OC3_SetConfig+0xec>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d10d      	bne.n	80070be <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	021b      	lsls	r3, r3, #8
 80070b0:	697a      	ldr	r2, [r7, #20]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80070bc:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a1a      	ldr	r2, [pc, #104]	; (800712c <TIM_OC3_SetConfig+0xec>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d00b      	beq.n	80070de <TIM_OC3_SetConfig+0x9e>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4a19      	ldr	r2, [pc, #100]	; (8007130 <TIM_OC3_SetConfig+0xf0>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d007      	beq.n	80070de <TIM_OC3_SetConfig+0x9e>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a18      	ldr	r2, [pc, #96]	; (8007134 <TIM_OC3_SetConfig+0xf4>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d003      	beq.n	80070de <TIM_OC3_SetConfig+0x9e>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a17      	ldr	r2, [pc, #92]	; (8007138 <TIM_OC3_SetConfig+0xf8>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d113      	bne.n	8007106 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80070de:	693b      	ldr	r3, [r7, #16]
 80070e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	011b      	lsls	r3, r3, #4
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	011b      	lsls	r3, r3, #4
 8007100:	693a      	ldr	r2, [r7, #16]
 8007102:	4313      	orrs	r3, r2
 8007104:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68fa      	ldr	r2, [r7, #12]
 8007110:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	697a      	ldr	r2, [r7, #20]
 800711e:	621a      	str	r2, [r3, #32]
}
 8007120:	bf00      	nop
 8007122:	371c      	adds	r7, #28
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	40012c00 	.word	0x40012c00
 8007130:	40014000 	.word	0x40014000
 8007134:	40014400 	.word	0x40014400
 8007138:	40014800 	.word	0x40014800

0800713c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800713c:	b480      	push	{r7}
 800713e:	b087      	sub	sp, #28
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a1b      	ldr	r3, [r3, #32]
 800714a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a1b      	ldr	r3, [r3, #32]
 8007156:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	69db      	ldr	r3, [r3, #28]
 8007162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800716a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800716e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007176:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	021b      	lsls	r3, r3, #8
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	4313      	orrs	r3, r2
 8007182:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800718a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	031b      	lsls	r3, r3, #12
 8007192:	693a      	ldr	r2, [r7, #16]
 8007194:	4313      	orrs	r3, r2
 8007196:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	4a16      	ldr	r2, [pc, #88]	; (80071f4 <TIM_OC4_SetConfig+0xb8>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d00b      	beq.n	80071b8 <TIM_OC4_SetConfig+0x7c>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a15      	ldr	r2, [pc, #84]	; (80071f8 <TIM_OC4_SetConfig+0xbc>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d007      	beq.n	80071b8 <TIM_OC4_SetConfig+0x7c>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a14      	ldr	r2, [pc, #80]	; (80071fc <TIM_OC4_SetConfig+0xc0>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d003      	beq.n	80071b8 <TIM_OC4_SetConfig+0x7c>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4a13      	ldr	r2, [pc, #76]	; (8007200 <TIM_OC4_SetConfig+0xc4>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d109      	bne.n	80071cc <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	695b      	ldr	r3, [r3, #20]
 80071c4:	019b      	lsls	r3, r3, #6
 80071c6:	697a      	ldr	r2, [r7, #20]
 80071c8:	4313      	orrs	r3, r2
 80071ca:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	697a      	ldr	r2, [r7, #20]
 80071d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	68fa      	ldr	r2, [r7, #12]
 80071d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	685a      	ldr	r2, [r3, #4]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	693a      	ldr	r2, [r7, #16]
 80071e4:	621a      	str	r2, [r3, #32]
}
 80071e6:	bf00      	nop
 80071e8:	371c      	adds	r7, #28
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr
 80071f2:	bf00      	nop
 80071f4:	40012c00 	.word	0x40012c00
 80071f8:	40014000 	.word	0x40014000
 80071fc:	40014400 	.word	0x40014400
 8007200:	40014800 	.word	0x40014800

08007204 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007204:	b480      	push	{r7}
 8007206:	b087      	sub	sp, #28
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a1b      	ldr	r3, [r3, #32]
 8007212:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a1b      	ldr	r3, [r3, #32]
 800721e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800722a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007236:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68fa      	ldr	r2, [r7, #12]
 800723e:	4313      	orrs	r3, r2
 8007240:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007248:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	689b      	ldr	r3, [r3, #8]
 800724e:	041b      	lsls	r3, r3, #16
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	4313      	orrs	r3, r2
 8007254:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	4a15      	ldr	r2, [pc, #84]	; (80072b0 <TIM_OC5_SetConfig+0xac>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d00b      	beq.n	8007276 <TIM_OC5_SetConfig+0x72>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	4a14      	ldr	r2, [pc, #80]	; (80072b4 <TIM_OC5_SetConfig+0xb0>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d007      	beq.n	8007276 <TIM_OC5_SetConfig+0x72>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a13      	ldr	r2, [pc, #76]	; (80072b8 <TIM_OC5_SetConfig+0xb4>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d003      	beq.n	8007276 <TIM_OC5_SetConfig+0x72>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a12      	ldr	r2, [pc, #72]	; (80072bc <TIM_OC5_SetConfig+0xb8>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d109      	bne.n	800728a <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800727c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	695b      	ldr	r3, [r3, #20]
 8007282:	021b      	lsls	r3, r3, #8
 8007284:	697a      	ldr	r2, [r7, #20]
 8007286:	4313      	orrs	r3, r2
 8007288:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	697a      	ldr	r2, [r7, #20]
 800728e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	68fa      	ldr	r2, [r7, #12]
 8007294:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	685a      	ldr	r2, [r3, #4]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	693a      	ldr	r2, [r7, #16]
 80072a2:	621a      	str	r2, [r3, #32]
}
 80072a4:	bf00      	nop
 80072a6:	371c      	adds	r7, #28
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr
 80072b0:	40012c00 	.word	0x40012c00
 80072b4:	40014000 	.word	0x40014000
 80072b8:	40014400 	.word	0x40014400
 80072bc:	40014800 	.word	0x40014800

080072c0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b087      	sub	sp, #28
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a1b      	ldr	r3, [r3, #32]
 80072ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	021b      	lsls	r3, r3, #8
 80072fa:	68fa      	ldr	r2, [r7, #12]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007306:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	051b      	lsls	r3, r3, #20
 800730e:	693a      	ldr	r2, [r7, #16]
 8007310:	4313      	orrs	r3, r2
 8007312:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a16      	ldr	r2, [pc, #88]	; (8007370 <TIM_OC6_SetConfig+0xb0>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d00b      	beq.n	8007334 <TIM_OC6_SetConfig+0x74>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4a15      	ldr	r2, [pc, #84]	; (8007374 <TIM_OC6_SetConfig+0xb4>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d007      	beq.n	8007334 <TIM_OC6_SetConfig+0x74>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	4a14      	ldr	r2, [pc, #80]	; (8007378 <TIM_OC6_SetConfig+0xb8>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d003      	beq.n	8007334 <TIM_OC6_SetConfig+0x74>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a13      	ldr	r2, [pc, #76]	; (800737c <TIM_OC6_SetConfig+0xbc>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d109      	bne.n	8007348 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800733a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	695b      	ldr	r3, [r3, #20]
 8007340:	029b      	lsls	r3, r3, #10
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	4313      	orrs	r3, r2
 8007346:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	697a      	ldr	r2, [r7, #20]
 800734c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	68fa      	ldr	r2, [r7, #12]
 8007352:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	685a      	ldr	r2, [r3, #4]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	693a      	ldr	r2, [r7, #16]
 8007360:	621a      	str	r2, [r3, #32]
}
 8007362:	bf00      	nop
 8007364:	371c      	adds	r7, #28
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	40012c00 	.word	0x40012c00
 8007374:	40014000 	.word	0x40014000
 8007378:	40014400 	.word	0x40014400
 800737c:	40014800 	.word	0x40014800

08007380 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007380:	b480      	push	{r7}
 8007382:	b087      	sub	sp, #28
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6a1b      	ldr	r3, [r3, #32]
 8007390:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	f023 0201 	bic.w	r2, r3, #1
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	011b      	lsls	r3, r3, #4
 80073b0:	693a      	ldr	r2, [r7, #16]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073b6:	697b      	ldr	r3, [r7, #20]
 80073b8:	f023 030a 	bic.w	r3, r3, #10
 80073bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073be:	697a      	ldr	r2, [r7, #20]
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	697a      	ldr	r2, [r7, #20]
 80073d0:	621a      	str	r2, [r3, #32]
}
 80073d2:	bf00      	nop
 80073d4:	371c      	adds	r7, #28
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr

080073de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073de:	b480      	push	{r7}
 80073e0:	b087      	sub	sp, #28
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	60f8      	str	r0, [r7, #12]
 80073e6:	60b9      	str	r1, [r7, #8]
 80073e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	6a1b      	ldr	r3, [r3, #32]
 80073ee:	f023 0210 	bic.w	r2, r3, #16
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	699b      	ldr	r3, [r3, #24]
 80073fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6a1b      	ldr	r3, [r3, #32]
 8007400:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007408:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	031b      	lsls	r3, r3, #12
 800740e:	697a      	ldr	r2, [r7, #20]
 8007410:	4313      	orrs	r3, r2
 8007412:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800741a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	011b      	lsls	r3, r3, #4
 8007420:	693a      	ldr	r2, [r7, #16]
 8007422:	4313      	orrs	r3, r2
 8007424:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	697a      	ldr	r2, [r7, #20]
 800742a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	693a      	ldr	r2, [r7, #16]
 8007430:	621a      	str	r2, [r3, #32]
}
 8007432:	bf00      	nop
 8007434:	371c      	adds	r7, #28
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr

0800743e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800743e:	b480      	push	{r7}
 8007440:	b085      	sub	sp, #20
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007454:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007456:	683a      	ldr	r2, [r7, #0]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	4313      	orrs	r3, r2
 800745c:	f043 0307 	orr.w	r3, r3, #7
 8007460:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	609a      	str	r2, [r3, #8]
}
 8007468:	bf00      	nop
 800746a:	3714      	adds	r7, #20
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr

08007474 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007474:	b480      	push	{r7}
 8007476:	b087      	sub	sp, #28
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	60b9      	str	r1, [r7, #8]
 800747e:	607a      	str	r2, [r7, #4]
 8007480:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800748e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	021a      	lsls	r2, r3, #8
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	431a      	orrs	r2, r3
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	4313      	orrs	r3, r2
 800749c:	697a      	ldr	r2, [r7, #20]
 800749e:	4313      	orrs	r3, r2
 80074a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	697a      	ldr	r2, [r7, #20]
 80074a6:	609a      	str	r2, [r3, #8]
}
 80074a8:	bf00      	nop
 80074aa:	371c      	adds	r7, #28
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b085      	sub	sp, #20
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d101      	bne.n	80074cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074c8:	2302      	movs	r3, #2
 80074ca:	e059      	b.n	8007580 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2202      	movs	r2, #2
 80074d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a26      	ldr	r2, [pc, #152]	; (800758c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d108      	bne.n	8007508 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80074fc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	4313      	orrs	r3, r2
 8007506:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800750e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68fa      	ldr	r2, [r7, #12]
 8007516:	4313      	orrs	r3, r2
 8007518:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	68fa      	ldr	r2, [r7, #12]
 8007520:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a19      	ldr	r2, [pc, #100]	; (800758c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d013      	beq.n	8007554 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007534:	d00e      	beq.n	8007554 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a15      	ldr	r2, [pc, #84]	; (8007590 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d009      	beq.n	8007554 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a13      	ldr	r2, [pc, #76]	; (8007594 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d004      	beq.n	8007554 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a12      	ldr	r2, [pc, #72]	; (8007598 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d10c      	bne.n	800756e <HAL_TIMEx_MasterConfigSynchronization+0xba>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800755a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	68ba      	ldr	r2, [r7, #8]
 8007562:	4313      	orrs	r3, r2
 8007564:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	68ba      	ldr	r2, [r7, #8]
 800756c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	3714      	adds	r7, #20
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr
 800758c:	40012c00 	.word	0x40012c00
 8007590:	40000400 	.word	0x40000400
 8007594:	40000800 	.word	0x40000800
 8007598:	40014000 	.word	0x40014000

0800759c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075a4:	bf00      	nop
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075b8:	bf00      	nop
 80075ba:	370c      	adds	r7, #12
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80075cc:	bf00      	nop
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80075d8:	b480      	push	{r7}
 80075da:	b085      	sub	sp, #20
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80075e8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80075ec:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	b29a      	uxth	r2, r3
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3714      	adds	r7, #20
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr

08007606 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007606:	b480      	push	{r7}
 8007608:	b085      	sub	sp, #20
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800760e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007612:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800761a:	b29a      	uxth	r2, r3
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	b29b      	uxth	r3, r3
 8007620:	43db      	mvns	r3, r3
 8007622:	b29b      	uxth	r3, r3
 8007624:	4013      	ands	r3, r2
 8007626:	b29a      	uxth	r2, r3
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800762e:	2300      	movs	r3, #0
}
 8007630:	4618      	mov	r0, r3
 8007632:	3714      	adds	r7, #20
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800763c:	b084      	sub	sp, #16
 800763e:	b480      	push	{r7}
 8007640:	b083      	sub	sp, #12
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
 8007646:	f107 0014 	add.w	r0, r7, #20
 800764a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2201      	movs	r2, #1
 8007652:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2200      	movs	r2, #0
 800765a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	b004      	add	sp, #16
 800767c:	4770      	bx	lr
	...

08007680 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007680:	b480      	push	{r7}
 8007682:	b09d      	sub	sp, #116	; 0x74
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800768a:	2300      	movs	r3, #0
 800768c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	009b      	lsls	r3, r3, #2
 8007698:	4413      	add	r3, r2
 800769a:	881b      	ldrh	r3, [r3, #0]
 800769c:	b29b      	uxth	r3, r3
 800769e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80076a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076a6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	78db      	ldrb	r3, [r3, #3]
 80076ae:	2b03      	cmp	r3, #3
 80076b0:	d81f      	bhi.n	80076f2 <USB_ActivateEndpoint+0x72>
 80076b2:	a201      	add	r2, pc, #4	; (adr r2, 80076b8 <USB_ActivateEndpoint+0x38>)
 80076b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b8:	080076c9 	.word	0x080076c9
 80076bc:	080076e5 	.word	0x080076e5
 80076c0:	080076fb 	.word	0x080076fb
 80076c4:	080076d7 	.word	0x080076d7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80076c8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80076cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80076d0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80076d4:	e012      	b.n	80076fc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80076d6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80076da:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80076de:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80076e2:	e00b      	b.n	80076fc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80076e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80076e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80076ec:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 80076f0:	e004      	b.n	80076fc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80076f2:	2301      	movs	r3, #1
 80076f4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 80076f8:	e000      	b.n	80076fc <USB_ActivateEndpoint+0x7c>
      break;
 80076fa:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	441a      	add	r2, r3
 8007706:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800770a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800770e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007712:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007716:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800771a:	b29b      	uxth	r3, r3
 800771c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	781b      	ldrb	r3, [r3, #0]
 8007724:	009b      	lsls	r3, r3, #2
 8007726:	4413      	add	r3, r2
 8007728:	881b      	ldrh	r3, [r3, #0]
 800772a:	b29b      	uxth	r3, r3
 800772c:	b21b      	sxth	r3, r3
 800772e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007736:	b21a      	sxth	r2, r3
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	b21b      	sxth	r3, r3
 800773e:	4313      	orrs	r3, r2
 8007740:	b21b      	sxth	r3, r3
 8007742:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	441a      	add	r2, r3
 8007750:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8007754:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007758:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800775c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007764:	b29b      	uxth	r3, r3
 8007766:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	7b1b      	ldrb	r3, [r3, #12]
 800776c:	2b00      	cmp	r3, #0
 800776e:	f040 8178 	bne.w	8007a62 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	785b      	ldrb	r3, [r3, #1]
 8007776:	2b00      	cmp	r3, #0
 8007778:	f000 8084 	beq.w	8007884 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	61bb      	str	r3, [r7, #24]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007786:	b29b      	uxth	r3, r3
 8007788:	461a      	mov	r2, r3
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	4413      	add	r3, r2
 800778e:	61bb      	str	r3, [r7, #24]
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	011a      	lsls	r2, r3, #4
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	4413      	add	r3, r2
 800779a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800779e:	617b      	str	r3, [r7, #20]
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	88db      	ldrh	r3, [r3, #6]
 80077a4:	085b      	lsrs	r3, r3, #1
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	005b      	lsls	r3, r3, #1
 80077aa:	b29a      	uxth	r2, r3
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	009b      	lsls	r3, r3, #2
 80077b8:	4413      	add	r3, r2
 80077ba:	881b      	ldrh	r3, [r3, #0]
 80077bc:	827b      	strh	r3, [r7, #18]
 80077be:	8a7b      	ldrh	r3, [r7, #18]
 80077c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d01b      	beq.n	8007800 <USB_ActivateEndpoint+0x180>
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	4413      	add	r3, r2
 80077d2:	881b      	ldrh	r3, [r3, #0]
 80077d4:	b29b      	uxth	r3, r3
 80077d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077de:	823b      	strh	r3, [r7, #16]
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	441a      	add	r2, r3
 80077ea:	8a3b      	ldrh	r3, [r7, #16]
 80077ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80077f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80077f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	78db      	ldrb	r3, [r3, #3]
 8007804:	2b01      	cmp	r3, #1
 8007806:	d020      	beq.n	800784a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007808:	687a      	ldr	r2, [r7, #4]
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	4413      	add	r3, r2
 8007812:	881b      	ldrh	r3, [r3, #0]
 8007814:	b29b      	uxth	r3, r3
 8007816:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800781a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800781e:	81bb      	strh	r3, [r7, #12]
 8007820:	89bb      	ldrh	r3, [r7, #12]
 8007822:	f083 0320 	eor.w	r3, r3, #32
 8007826:	81bb      	strh	r3, [r7, #12]
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	441a      	add	r2, r3
 8007832:	89bb      	ldrh	r3, [r7, #12]
 8007834:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007838:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800783c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007844:	b29b      	uxth	r3, r3
 8007846:	8013      	strh	r3, [r2, #0]
 8007848:	e2d5      	b.n	8007df6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	4413      	add	r3, r2
 8007854:	881b      	ldrh	r3, [r3, #0]
 8007856:	b29b      	uxth	r3, r3
 8007858:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800785c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007860:	81fb      	strh	r3, [r7, #14]
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	781b      	ldrb	r3, [r3, #0]
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	441a      	add	r2, r3
 800786c:	89fb      	ldrh	r3, [r7, #14]
 800786e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007872:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007876:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800787a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800787e:	b29b      	uxth	r3, r3
 8007880:	8013      	strh	r3, [r2, #0]
 8007882:	e2b8      	b.n	8007df6 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	633b      	str	r3, [r7, #48]	; 0x30
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800788e:	b29b      	uxth	r3, r3
 8007890:	461a      	mov	r2, r3
 8007892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007894:	4413      	add	r3, r2
 8007896:	633b      	str	r3, [r7, #48]	; 0x30
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	011a      	lsls	r2, r3, #4
 800789e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a0:	4413      	add	r3, r2
 80078a2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80078a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	88db      	ldrh	r3, [r3, #6]
 80078ac:	085b      	lsrs	r3, r3, #1
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	005b      	lsls	r3, r3, #1
 80078b2:	b29a      	uxth	r2, r3
 80078b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	461a      	mov	r2, r3
 80078c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c8:	4413      	add	r3, r2
 80078ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	781b      	ldrb	r3, [r3, #0]
 80078d0:	011a      	lsls	r2, r3, #4
 80078d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d4:	4413      	add	r3, r2
 80078d6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80078da:	627b      	str	r3, [r7, #36]	; 0x24
 80078dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078de:	881b      	ldrh	r3, [r3, #0]
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078e6:	b29a      	uxth	r2, r3
 80078e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ea:	801a      	strh	r2, [r3, #0]
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	2b3e      	cmp	r3, #62	; 0x3e
 80078f2:	d91d      	bls.n	8007930 <USB_ActivateEndpoint+0x2b0>
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	691b      	ldr	r3, [r3, #16]
 80078f8:	095b      	lsrs	r3, r3, #5
 80078fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	691b      	ldr	r3, [r3, #16]
 8007900:	f003 031f 	and.w	r3, r3, #31
 8007904:	2b00      	cmp	r3, #0
 8007906:	d102      	bne.n	800790e <USB_ActivateEndpoint+0x28e>
 8007908:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800790a:	3b01      	subs	r3, #1
 800790c:	66bb      	str	r3, [r7, #104]	; 0x68
 800790e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007910:	881b      	ldrh	r3, [r3, #0]
 8007912:	b29a      	uxth	r2, r3
 8007914:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007916:	b29b      	uxth	r3, r3
 8007918:	029b      	lsls	r3, r3, #10
 800791a:	b29b      	uxth	r3, r3
 800791c:	4313      	orrs	r3, r2
 800791e:	b29b      	uxth	r3, r3
 8007920:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007924:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007928:	b29a      	uxth	r2, r3
 800792a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800792c:	801a      	strh	r2, [r3, #0]
 800792e:	e026      	b.n	800797e <USB_ActivateEndpoint+0x2fe>
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d10a      	bne.n	800794e <USB_ActivateEndpoint+0x2ce>
 8007938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800793a:	881b      	ldrh	r3, [r3, #0]
 800793c:	b29b      	uxth	r3, r3
 800793e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007942:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007946:	b29a      	uxth	r2, r3
 8007948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794a:	801a      	strh	r2, [r3, #0]
 800794c:	e017      	b.n	800797e <USB_ActivateEndpoint+0x2fe>
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	691b      	ldr	r3, [r3, #16]
 8007952:	085b      	lsrs	r3, r3, #1
 8007954:	66bb      	str	r3, [r7, #104]	; 0x68
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	2b00      	cmp	r3, #0
 8007960:	d002      	beq.n	8007968 <USB_ActivateEndpoint+0x2e8>
 8007962:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007964:	3301      	adds	r3, #1
 8007966:	66bb      	str	r3, [r7, #104]	; 0x68
 8007968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796a:	881b      	ldrh	r3, [r3, #0]
 800796c:	b29a      	uxth	r2, r3
 800796e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007970:	b29b      	uxth	r3, r3
 8007972:	029b      	lsls	r3, r3, #10
 8007974:	b29b      	uxth	r3, r3
 8007976:	4313      	orrs	r3, r2
 8007978:	b29a      	uxth	r2, r3
 800797a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	4413      	add	r3, r2
 8007988:	881b      	ldrh	r3, [r3, #0]
 800798a:	847b      	strh	r3, [r7, #34]	; 0x22
 800798c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800798e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007992:	2b00      	cmp	r3, #0
 8007994:	d01b      	beq.n	80079ce <USB_ActivateEndpoint+0x34e>
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	4413      	add	r3, r2
 80079a0:	881b      	ldrh	r3, [r3, #0]
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ac:	843b      	strh	r3, [r7, #32]
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	009b      	lsls	r3, r3, #2
 80079b6:	441a      	add	r2, r3
 80079b8:	8c3b      	ldrh	r3, [r7, #32]
 80079ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80079c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d124      	bne.n	8007a20 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	781b      	ldrb	r3, [r3, #0]
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	4413      	add	r3, r2
 80079e0:	881b      	ldrh	r3, [r3, #0]
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80079e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ec:	83bb      	strh	r3, [r7, #28]
 80079ee:	8bbb      	ldrh	r3, [r7, #28]
 80079f0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80079f4:	83bb      	strh	r3, [r7, #28]
 80079f6:	8bbb      	ldrh	r3, [r7, #28]
 80079f8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80079fc:	83bb      	strh	r3, [r7, #28]
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	441a      	add	r2, r3
 8007a08:	8bbb      	ldrh	r3, [r7, #28]
 8007a0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	8013      	strh	r3, [r2, #0]
 8007a1e:	e1ea      	b.n	8007df6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	4413      	add	r3, r2
 8007a2a:	881b      	ldrh	r3, [r3, #0]
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a36:	83fb      	strh	r3, [r7, #30]
 8007a38:	8bfb      	ldrh	r3, [r7, #30]
 8007a3a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007a3e:	83fb      	strh	r3, [r7, #30]
 8007a40:	687a      	ldr	r2, [r7, #4]
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	781b      	ldrb	r3, [r3, #0]
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	441a      	add	r2, r3
 8007a4a:	8bfb      	ldrh	r3, [r7, #30]
 8007a4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	8013      	strh	r3, [r2, #0]
 8007a60:	e1c9      	b.n	8007df6 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	78db      	ldrb	r3, [r3, #3]
 8007a66:	2b02      	cmp	r3, #2
 8007a68:	d11e      	bne.n	8007aa8 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	781b      	ldrb	r3, [r3, #0]
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	4413      	add	r3, r2
 8007a74:	881b      	ldrh	r3, [r3, #0]
 8007a76:	b29b      	uxth	r3, r3
 8007a78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a80:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	441a      	add	r2, r3
 8007a8e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8007a92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a9a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007a9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aa2:	b29b      	uxth	r3, r3
 8007aa4:	8013      	strh	r3, [r2, #0]
 8007aa6:	e01d      	b.n	8007ae4 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	781b      	ldrb	r3, [r3, #0]
 8007aae:	009b      	lsls	r3, r3, #2
 8007ab0:	4413      	add	r3, r2
 8007ab2:	881b      	ldrh	r3, [r3, #0]
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8007aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007abe:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	441a      	add	r2, r3
 8007acc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007ad0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ad4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ad8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	461a      	mov	r2, r3
 8007af2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007af4:	4413      	add	r3, r2
 8007af6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	781b      	ldrb	r3, [r3, #0]
 8007afc:	011a      	lsls	r2, r3, #4
 8007afe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b00:	4413      	add	r3, r2
 8007b02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b06:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	891b      	ldrh	r3, [r3, #8]
 8007b0c:	085b      	lsrs	r3, r3, #1
 8007b0e:	b29b      	uxth	r3, r3
 8007b10:	005b      	lsls	r3, r3, #1
 8007b12:	b29a      	uxth	r2, r3
 8007b14:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007b16:	801a      	strh	r2, [r3, #0]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	657b      	str	r3, [r7, #84]	; 0x54
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	461a      	mov	r2, r3
 8007b26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b28:	4413      	add	r3, r2
 8007b2a:	657b      	str	r3, [r7, #84]	; 0x54
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	781b      	ldrb	r3, [r3, #0]
 8007b30:	011a      	lsls	r2, r3, #4
 8007b32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b34:	4413      	add	r3, r2
 8007b36:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007b3a:	653b      	str	r3, [r7, #80]	; 0x50
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	895b      	ldrh	r3, [r3, #10]
 8007b40:	085b      	lsrs	r3, r3, #1
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	005b      	lsls	r3, r3, #1
 8007b46:	b29a      	uxth	r2, r3
 8007b48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b4a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	785b      	ldrb	r3, [r3, #1]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f040 8093 	bne.w	8007c7c <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	4413      	add	r3, r2
 8007b60:	881b      	ldrh	r3, [r3, #0]
 8007b62:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007b66:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007b6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d01b      	beq.n	8007baa <USB_ActivateEndpoint+0x52a>
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	4413      	add	r3, r2
 8007b7c:	881b      	ldrh	r3, [r3, #0]
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b88:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	441a      	add	r2, r3
 8007b94:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007b96:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b9a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b9e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007ba2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007baa:	687a      	ldr	r2, [r7, #4]
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	781b      	ldrb	r3, [r3, #0]
 8007bb0:	009b      	lsls	r3, r3, #2
 8007bb2:	4413      	add	r3, r2
 8007bb4:	881b      	ldrh	r3, [r3, #0]
 8007bb6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8007bb8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d01b      	beq.n	8007bfa <USB_ActivateEndpoint+0x57a>
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	4413      	add	r3, r2
 8007bcc:	881b      	ldrh	r3, [r3, #0]
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bd8:	877b      	strh	r3, [r7, #58]	; 0x3a
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	781b      	ldrb	r3, [r3, #0]
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	441a      	add	r2, r3
 8007be4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007be6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007bea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007bee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007bf2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007bfa:	687a      	ldr	r2, [r7, #4]
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	781b      	ldrb	r3, [r3, #0]
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	4413      	add	r3, r2
 8007c04:	881b      	ldrh	r3, [r3, #0]
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c10:	873b      	strh	r3, [r7, #56]	; 0x38
 8007c12:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007c14:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007c18:	873b      	strh	r3, [r7, #56]	; 0x38
 8007c1a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007c1c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007c20:	873b      	strh	r3, [r7, #56]	; 0x38
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	441a      	add	r2, r3
 8007c2c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007c2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	009b      	lsls	r3, r3, #2
 8007c4a:	4413      	add	r3, r2
 8007c4c:	881b      	ldrh	r3, [r3, #0]
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c58:	86fb      	strh	r3, [r7, #54]	; 0x36
 8007c5a:	687a      	ldr	r2, [r7, #4]
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	781b      	ldrb	r3, [r3, #0]
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	441a      	add	r2, r3
 8007c64:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007c66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	8013      	strh	r3, [r2, #0]
 8007c7a:	e0bc      	b.n	8007df6 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	781b      	ldrb	r3, [r3, #0]
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	4413      	add	r3, r2
 8007c86:	881b      	ldrh	r3, [r3, #0]
 8007c88:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8007c8c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007c90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d01d      	beq.n	8007cd4 <USB_ActivateEndpoint+0x654>
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	781b      	ldrb	r3, [r3, #0]
 8007c9e:	009b      	lsls	r3, r3, #2
 8007ca0:	4413      	add	r3, r2
 8007ca2:	881b      	ldrh	r3, [r3, #0]
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cae:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	441a      	add	r2, r3
 8007cbc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007cc0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cc4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007cc8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	4413      	add	r3, r2
 8007cde:	881b      	ldrh	r3, [r3, #0]
 8007ce0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007ce4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d01d      	beq.n	8007d2c <USB_ActivateEndpoint+0x6ac>
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	781b      	ldrb	r3, [r3, #0]
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	4413      	add	r3, r2
 8007cfa:	881b      	ldrh	r3, [r3, #0]
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d06:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	009b      	lsls	r3, r3, #2
 8007d12:	441a      	add	r2, r3
 8007d14:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007d18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d24:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	78db      	ldrb	r3, [r3, #3]
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d024      	beq.n	8007d7e <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	781b      	ldrb	r3, [r3, #0]
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	4413      	add	r3, r2
 8007d3e:	881b      	ldrh	r3, [r3, #0]
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d4a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007d4e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007d52:	f083 0320 	eor.w	r3, r3, #32
 8007d56:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007d5a:	687a      	ldr	r2, [r7, #4]
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	781b      	ldrb	r3, [r3, #0]
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	441a      	add	r2, r3
 8007d64:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007d68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	8013      	strh	r3, [r2, #0]
 8007d7c:	e01d      	b.n	8007dba <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007d7e:	687a      	ldr	r2, [r7, #4]
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	4413      	add	r3, r2
 8007d88:	881b      	ldrh	r3, [r3, #0]
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d94:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	441a      	add	r2, r3
 8007da2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007da6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007daa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007dae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007db2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	4413      	add	r3, r2
 8007dc4:	881b      	ldrh	r3, [r3, #0]
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007dcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dd0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	781b      	ldrb	r3, [r3, #0]
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	441a      	add	r2, r3
 8007dde:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007de2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007de6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007dea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007dee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007df6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3774      	adds	r7, #116	; 0x74
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop

08007e08 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b08d      	sub	sp, #52	; 0x34
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	7b1b      	ldrb	r3, [r3, #12]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	f040 808e 	bne.w	8007f38 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	785b      	ldrb	r3, [r3, #1]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d044      	beq.n	8007eae <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e24:	687a      	ldr	r2, [r7, #4]
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	4413      	add	r3, r2
 8007e2e:	881b      	ldrh	r3, [r3, #0]
 8007e30:	81bb      	strh	r3, [r7, #12]
 8007e32:	89bb      	ldrh	r3, [r7, #12]
 8007e34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d01b      	beq.n	8007e74 <USB_DeactivateEndpoint+0x6c>
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	4413      	add	r3, r2
 8007e46:	881b      	ldrh	r3, [r3, #0]
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e52:	817b      	strh	r3, [r7, #10]
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	781b      	ldrb	r3, [r3, #0]
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	441a      	add	r2, r3
 8007e5e:	897b      	ldrh	r3, [r7, #10]
 8007e60:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e64:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e6c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	009b      	lsls	r3, r3, #2
 8007e7c:	4413      	add	r3, r2
 8007e7e:	881b      	ldrh	r3, [r3, #0]
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e8a:	813b      	strh	r3, [r7, #8]
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	441a      	add	r2, r3
 8007e96:	893b      	ldrh	r3, [r7, #8]
 8007e98:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e9c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ea0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ea4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	8013      	strh	r3, [r2, #0]
 8007eac:	e192      	b.n	80081d4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	4413      	add	r3, r2
 8007eb8:	881b      	ldrh	r3, [r3, #0]
 8007eba:	827b      	strh	r3, [r7, #18]
 8007ebc:	8a7b      	ldrh	r3, [r7, #18]
 8007ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d01b      	beq.n	8007efe <USB_DeactivateEndpoint+0xf6>
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	781b      	ldrb	r3, [r3, #0]
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	4413      	add	r3, r2
 8007ed0:	881b      	ldrh	r3, [r3, #0]
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007edc:	823b      	strh	r3, [r7, #16]
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	441a      	add	r2, r3
 8007ee8:	8a3b      	ldrh	r3, [r7, #16]
 8007eea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007eee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ef2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007ef6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007efa:	b29b      	uxth	r3, r3
 8007efc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007efe:	687a      	ldr	r2, [r7, #4]
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	4413      	add	r3, r2
 8007f08:	881b      	ldrh	r3, [r3, #0]
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f14:	81fb      	strh	r3, [r7, #14]
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	781b      	ldrb	r3, [r3, #0]
 8007f1c:	009b      	lsls	r3, r3, #2
 8007f1e:	441a      	add	r2, r3
 8007f20:	89fb      	ldrh	r3, [r7, #14]
 8007f22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	8013      	strh	r3, [r2, #0]
 8007f36:	e14d      	b.n	80081d4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	785b      	ldrb	r3, [r3, #1]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f040 80a5 	bne.w	800808c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f42:	687a      	ldr	r2, [r7, #4]
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	4413      	add	r3, r2
 8007f4c:	881b      	ldrh	r3, [r3, #0]
 8007f4e:	843b      	strh	r3, [r7, #32]
 8007f50:	8c3b      	ldrh	r3, [r7, #32]
 8007f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d01b      	beq.n	8007f92 <USB_DeactivateEndpoint+0x18a>
 8007f5a:	687a      	ldr	r2, [r7, #4]
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	009b      	lsls	r3, r3, #2
 8007f62:	4413      	add	r3, r2
 8007f64:	881b      	ldrh	r3, [r3, #0]
 8007f66:	b29b      	uxth	r3, r3
 8007f68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f70:	83fb      	strh	r3, [r7, #30]
 8007f72:	687a      	ldr	r2, [r7, #4]
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	781b      	ldrb	r3, [r3, #0]
 8007f78:	009b      	lsls	r3, r3, #2
 8007f7a:	441a      	add	r2, r3
 8007f7c:	8bfb      	ldrh	r3, [r7, #30]
 8007f7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f86:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007f8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	009b      	lsls	r3, r3, #2
 8007f9a:	4413      	add	r3, r2
 8007f9c:	881b      	ldrh	r3, [r3, #0]
 8007f9e:	83bb      	strh	r3, [r7, #28]
 8007fa0:	8bbb      	ldrh	r3, [r7, #28]
 8007fa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d01b      	beq.n	8007fe2 <USB_DeactivateEndpoint+0x1da>
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	781b      	ldrb	r3, [r3, #0]
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	4413      	add	r3, r2
 8007fb4:	881b      	ldrh	r3, [r3, #0]
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fc0:	837b      	strh	r3, [r7, #26]
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	009b      	lsls	r3, r3, #2
 8007fca:	441a      	add	r2, r3
 8007fcc:	8b7b      	ldrh	r3, [r7, #26]
 8007fce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007fda:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	4413      	add	r3, r2
 8007fec:	881b      	ldrh	r3, [r3, #0]
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ff4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ff8:	833b      	strh	r3, [r7, #24]
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	441a      	add	r2, r3
 8008004:	8b3b      	ldrh	r3, [r7, #24]
 8008006:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800800a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800800e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008012:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008016:	b29b      	uxth	r3, r3
 8008018:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800801a:	687a      	ldr	r2, [r7, #4]
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	781b      	ldrb	r3, [r3, #0]
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	4413      	add	r3, r2
 8008024:	881b      	ldrh	r3, [r3, #0]
 8008026:	b29b      	uxth	r3, r3
 8008028:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800802c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008030:	82fb      	strh	r3, [r7, #22]
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	441a      	add	r2, r3
 800803c:	8afb      	ldrh	r3, [r7, #22]
 800803e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008042:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008046:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800804a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800804e:	b29b      	uxth	r3, r3
 8008050:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	781b      	ldrb	r3, [r3, #0]
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	4413      	add	r3, r2
 800805c:	881b      	ldrh	r3, [r3, #0]
 800805e:	b29b      	uxth	r3, r3
 8008060:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008064:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008068:	82bb      	strh	r3, [r7, #20]
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	781b      	ldrb	r3, [r3, #0]
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	441a      	add	r2, r3
 8008074:	8abb      	ldrh	r3, [r7, #20]
 8008076:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800807a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800807e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008086:	b29b      	uxth	r3, r3
 8008088:	8013      	strh	r3, [r2, #0]
 800808a:	e0a3      	b.n	80081d4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	4413      	add	r3, r2
 8008096:	881b      	ldrh	r3, [r3, #0]
 8008098:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800809a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800809c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d01b      	beq.n	80080dc <USB_DeactivateEndpoint+0x2d4>
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	781b      	ldrb	r3, [r3, #0]
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	4413      	add	r3, r2
 80080ae:	881b      	ldrh	r3, [r3, #0]
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080ba:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80080bc:	687a      	ldr	r2, [r7, #4]
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	781b      	ldrb	r3, [r3, #0]
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	441a      	add	r2, r3
 80080c6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80080c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80080d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080d8:	b29b      	uxth	r3, r3
 80080da:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	781b      	ldrb	r3, [r3, #0]
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	4413      	add	r3, r2
 80080e6:	881b      	ldrh	r3, [r3, #0]
 80080e8:	857b      	strh	r3, [r7, #42]	; 0x2a
 80080ea:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80080ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d01b      	beq.n	800812c <USB_DeactivateEndpoint+0x324>
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	009b      	lsls	r3, r3, #2
 80080fc:	4413      	add	r3, r2
 80080fe:	881b      	ldrh	r3, [r3, #0]
 8008100:	b29b      	uxth	r3, r3
 8008102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800810a:	853b      	strh	r3, [r7, #40]	; 0x28
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	441a      	add	r2, r3
 8008116:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008118:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800811c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008120:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008124:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008128:	b29b      	uxth	r3, r3
 800812a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800812c:	687a      	ldr	r2, [r7, #4]
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	781b      	ldrb	r3, [r3, #0]
 8008132:	009b      	lsls	r3, r3, #2
 8008134:	4413      	add	r3, r2
 8008136:	881b      	ldrh	r3, [r3, #0]
 8008138:	b29b      	uxth	r3, r3
 800813a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800813e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008142:	84fb      	strh	r3, [r7, #38]	; 0x26
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	441a      	add	r2, r3
 800814e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008150:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008154:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008158:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800815c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008160:	b29b      	uxth	r3, r3
 8008162:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	4413      	add	r3, r2
 800816e:	881b      	ldrh	r3, [r3, #0]
 8008170:	b29b      	uxth	r3, r3
 8008172:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008176:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800817a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	441a      	add	r2, r3
 8008186:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008188:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800818c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008190:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008198:	b29b      	uxth	r3, r3
 800819a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	881b      	ldrh	r3, [r3, #0]
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081b2:	847b      	strh	r3, [r7, #34]	; 0x22
 80081b4:	687a      	ldr	r2, [r7, #4]
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	781b      	ldrb	r3, [r3, #0]
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	441a      	add	r2, r3
 80081be:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80081c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081d0:	b29b      	uxth	r3, r3
 80081d2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80081d4:	2300      	movs	r3, #0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	3734      	adds	r7, #52	; 0x34
 80081da:	46bd      	mov	sp, r7
 80081dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e0:	4770      	bx	lr

080081e2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b0c2      	sub	sp, #264	; 0x108
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80081f0:	6018      	str	r0, [r3, #0]
 80081f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80081f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80081fa:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80081fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008200:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	785b      	ldrb	r3, [r3, #1]
 8008208:	2b01      	cmp	r3, #1
 800820a:	f040 86b7 	bne.w	8008f7c <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800820e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008212:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	699a      	ldr	r2, [r3, #24]
 800821a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800821e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	691b      	ldr	r3, [r3, #16]
 8008226:	429a      	cmp	r2, r3
 8008228:	d908      	bls.n	800823c <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800822a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800822e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800823a:	e007      	b.n	800824c <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800823c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008240:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	699b      	ldr	r3, [r3, #24]
 8008248:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800824c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008250:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	7b1b      	ldrb	r3, [r3, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d13a      	bne.n	80082d2 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800825c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008260:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	6959      	ldr	r1, [r3, #20]
 8008268:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800826c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	88da      	ldrh	r2, [r3, #6]
 8008274:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008278:	b29b      	uxth	r3, r3
 800827a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800827e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008282:	6800      	ldr	r0, [r0, #0]
 8008284:	f001 fc8c 	bl	8009ba0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008288:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800828c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	613b      	str	r3, [r7, #16]
 8008294:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008298:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	461a      	mov	r2, r3
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	4413      	add	r3, r2
 80082aa:	613b      	str	r3, [r7, #16]
 80082ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	781b      	ldrb	r3, [r3, #0]
 80082b8:	011a      	lsls	r2, r3, #4
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	4413      	add	r3, r2
 80082be:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80082c2:	60fb      	str	r3, [r7, #12]
 80082c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80082c8:	b29a      	uxth	r2, r3
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	801a      	strh	r2, [r3, #0]
 80082ce:	f000 be1f 	b.w	8008f10 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80082d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	78db      	ldrb	r3, [r3, #3]
 80082de:	2b02      	cmp	r3, #2
 80082e0:	f040 8462 	bne.w	8008ba8 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80082e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	6a1a      	ldr	r2, [r3, #32]
 80082f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80082f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	429a      	cmp	r2, r3
 80082fe:	f240 83df 	bls.w	8008ac0 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008302:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008306:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008310:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	4413      	add	r3, r2
 800831c:	881b      	ldrh	r3, [r3, #0]
 800831e:	b29b      	uxth	r3, r3
 8008320:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008324:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008328:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800832c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008330:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800833a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	441a      	add	r2, r3
 8008346:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800834a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800834e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008352:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800835a:	b29b      	uxth	r3, r3
 800835c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800835e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008362:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	6a1a      	ldr	r2, [r3, #32]
 800836a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800836e:	1ad2      	subs	r2, r2, r3
 8008370:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008374:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800837c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008380:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800838a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	009b      	lsls	r3, r3, #2
 8008394:	4413      	add	r3, r2
 8008396:	881b      	ldrh	r3, [r3, #0]
 8008398:	b29b      	uxth	r3, r3
 800839a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f000 81c7 	beq.w	8008732 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80083a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	633b      	str	r3, [r7, #48]	; 0x30
 80083b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	785b      	ldrb	r3, [r3, #1]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d177      	bne.n	80084b0 <USB_EPStartXfer+0x2ce>
 80083c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083c4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80083cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083da:	b29b      	uxth	r3, r3
 80083dc:	461a      	mov	r2, r3
 80083de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e0:	4413      	add	r3, r2
 80083e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80083e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80083e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	781b      	ldrb	r3, [r3, #0]
 80083f0:	011a      	lsls	r2, r3, #4
 80083f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083f4:	4413      	add	r3, r2
 80083f6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80083fa:	627b      	str	r3, [r7, #36]	; 0x24
 80083fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083fe:	881b      	ldrh	r3, [r3, #0]
 8008400:	b29b      	uxth	r3, r3
 8008402:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008406:	b29a      	uxth	r2, r3
 8008408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800840a:	801a      	strh	r2, [r3, #0]
 800840c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008410:	2b3e      	cmp	r3, #62	; 0x3e
 8008412:	d921      	bls.n	8008458 <USB_EPStartXfer+0x276>
 8008414:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008418:	095b      	lsrs	r3, r3, #5
 800841a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800841e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008422:	f003 031f 	and.w	r3, r3, #31
 8008426:	2b00      	cmp	r3, #0
 8008428:	d104      	bne.n	8008434 <USB_EPStartXfer+0x252>
 800842a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800842e:	3b01      	subs	r3, #1
 8008430:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008436:	881b      	ldrh	r3, [r3, #0]
 8008438:	b29a      	uxth	r2, r3
 800843a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800843e:	b29b      	uxth	r3, r3
 8008440:	029b      	lsls	r3, r3, #10
 8008442:	b29b      	uxth	r3, r3
 8008444:	4313      	orrs	r3, r2
 8008446:	b29b      	uxth	r3, r3
 8008448:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800844c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008450:	b29a      	uxth	r2, r3
 8008452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008454:	801a      	strh	r2, [r3, #0]
 8008456:	e050      	b.n	80084fa <USB_EPStartXfer+0x318>
 8008458:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800845c:	2b00      	cmp	r3, #0
 800845e:	d10a      	bne.n	8008476 <USB_EPStartXfer+0x294>
 8008460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008462:	881b      	ldrh	r3, [r3, #0]
 8008464:	b29b      	uxth	r3, r3
 8008466:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800846a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800846e:	b29a      	uxth	r2, r3
 8008470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008472:	801a      	strh	r2, [r3, #0]
 8008474:	e041      	b.n	80084fa <USB_EPStartXfer+0x318>
 8008476:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800847a:	085b      	lsrs	r3, r3, #1
 800847c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008480:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008484:	f003 0301 	and.w	r3, r3, #1
 8008488:	2b00      	cmp	r3, #0
 800848a:	d004      	beq.n	8008496 <USB_EPStartXfer+0x2b4>
 800848c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008490:	3301      	adds	r3, #1
 8008492:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008498:	881b      	ldrh	r3, [r3, #0]
 800849a:	b29a      	uxth	r2, r3
 800849c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	029b      	lsls	r3, r3, #10
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	4313      	orrs	r3, r2
 80084a8:	b29a      	uxth	r2, r3
 80084aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ac:	801a      	strh	r2, [r3, #0]
 80084ae:	e024      	b.n	80084fa <USB_EPStartXfer+0x318>
 80084b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	785b      	ldrb	r3, [r3, #1]
 80084bc:	2b01      	cmp	r3, #1
 80084be:	d11c      	bne.n	80084fa <USB_EPStartXfer+0x318>
 80084c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084c4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	461a      	mov	r2, r3
 80084d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d4:	4413      	add	r3, r2
 80084d6:	633b      	str	r3, [r7, #48]	; 0x30
 80084d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	011a      	lsls	r2, r3, #4
 80084e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e8:	4413      	add	r3, r2
 80084ea:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80084ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80084f4:	b29a      	uxth	r2, r3
 80084f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084f8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80084fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80084fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	895b      	ldrh	r3, [r3, #10]
 8008506:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800850a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800850e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	6959      	ldr	r1, [r3, #20]
 8008516:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800851a:	b29b      	uxth	r3, r3
 800851c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008520:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008524:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008528:	6800      	ldr	r0, [r0, #0]
 800852a:	f001 fb39 	bl	8009ba0 <USB_WritePMA>
            ep->xfer_buff += len;
 800852e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008532:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	695a      	ldr	r2, [r3, #20]
 800853a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800853e:	441a      	add	r2, r3
 8008540:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008544:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800854c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008550:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	6a1a      	ldr	r2, [r3, #32]
 8008558:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800855c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	691b      	ldr	r3, [r3, #16]
 8008564:	429a      	cmp	r2, r3
 8008566:	d90f      	bls.n	8008588 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8008568:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800856c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	6a1a      	ldr	r2, [r3, #32]
 8008574:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008578:	1ad2      	subs	r2, r2, r3
 800857a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800857e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	621a      	str	r2, [r3, #32]
 8008586:	e00e      	b.n	80085a6 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8008588:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800858c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	6a1b      	ldr	r3, [r3, #32]
 8008594:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8008598:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800859c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2200      	movs	r2, #0
 80085a4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80085a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	785b      	ldrb	r3, [r3, #1]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d177      	bne.n	80086a6 <USB_EPStartXfer+0x4c4>
 80085b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	61bb      	str	r3, [r7, #24]
 80085c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	461a      	mov	r2, r3
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	4413      	add	r3, r2
 80085d8:	61bb      	str	r3, [r7, #24]
 80085da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80085de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	011a      	lsls	r2, r3, #4
 80085e8:	69bb      	ldr	r3, [r7, #24]
 80085ea:	4413      	add	r3, r2
 80085ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80085f0:	617b      	str	r3, [r7, #20]
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	881b      	ldrh	r3, [r3, #0]
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	801a      	strh	r2, [r3, #0]
 8008602:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008606:	2b3e      	cmp	r3, #62	; 0x3e
 8008608:	d921      	bls.n	800864e <USB_EPStartXfer+0x46c>
 800860a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800860e:	095b      	lsrs	r3, r3, #5
 8008610:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008614:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008618:	f003 031f 	and.w	r3, r3, #31
 800861c:	2b00      	cmp	r3, #0
 800861e:	d104      	bne.n	800862a <USB_EPStartXfer+0x448>
 8008620:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008624:	3b01      	subs	r3, #1
 8008626:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	881b      	ldrh	r3, [r3, #0]
 800862e:	b29a      	uxth	r2, r3
 8008630:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008634:	b29b      	uxth	r3, r3
 8008636:	029b      	lsls	r3, r3, #10
 8008638:	b29b      	uxth	r3, r3
 800863a:	4313      	orrs	r3, r2
 800863c:	b29b      	uxth	r3, r3
 800863e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008642:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008646:	b29a      	uxth	r2, r3
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	801a      	strh	r2, [r3, #0]
 800864c:	e056      	b.n	80086fc <USB_EPStartXfer+0x51a>
 800864e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008652:	2b00      	cmp	r3, #0
 8008654:	d10a      	bne.n	800866c <USB_EPStartXfer+0x48a>
 8008656:	697b      	ldr	r3, [r7, #20]
 8008658:	881b      	ldrh	r3, [r3, #0]
 800865a:	b29b      	uxth	r3, r3
 800865c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008660:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008664:	b29a      	uxth	r2, r3
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	801a      	strh	r2, [r3, #0]
 800866a:	e047      	b.n	80086fc <USB_EPStartXfer+0x51a>
 800866c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008670:	085b      	lsrs	r3, r3, #1
 8008672:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008676:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800867a:	f003 0301 	and.w	r3, r3, #1
 800867e:	2b00      	cmp	r3, #0
 8008680:	d004      	beq.n	800868c <USB_EPStartXfer+0x4aa>
 8008682:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008686:	3301      	adds	r3, #1
 8008688:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800868c:	697b      	ldr	r3, [r7, #20]
 800868e:	881b      	ldrh	r3, [r3, #0]
 8008690:	b29a      	uxth	r2, r3
 8008692:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008696:	b29b      	uxth	r3, r3
 8008698:	029b      	lsls	r3, r3, #10
 800869a:	b29b      	uxth	r3, r3
 800869c:	4313      	orrs	r3, r2
 800869e:	b29a      	uxth	r2, r3
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	801a      	strh	r2, [r3, #0]
 80086a4:	e02a      	b.n	80086fc <USB_EPStartXfer+0x51a>
 80086a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	785b      	ldrb	r3, [r3, #1]
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d122      	bne.n	80086fc <USB_EPStartXfer+0x51a>
 80086b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	623b      	str	r3, [r7, #32]
 80086c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086c6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80086d0:	b29b      	uxth	r3, r3
 80086d2:	461a      	mov	r2, r3
 80086d4:	6a3b      	ldr	r3, [r7, #32]
 80086d6:	4413      	add	r3, r2
 80086d8:	623b      	str	r3, [r7, #32]
 80086da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80086de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	781b      	ldrb	r3, [r3, #0]
 80086e6:	011a      	lsls	r2, r3, #4
 80086e8:	6a3b      	ldr	r3, [r7, #32]
 80086ea:	4413      	add	r3, r2
 80086ec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80086f0:	61fb      	str	r3, [r7, #28]
 80086f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80086f6:	b29a      	uxth	r2, r3
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80086fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008700:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	891b      	ldrh	r3, [r3, #8]
 8008708:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800870c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008710:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	6959      	ldr	r1, [r3, #20]
 8008718:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800871c:	b29b      	uxth	r3, r3
 800871e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008722:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008726:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800872a:	6800      	ldr	r0, [r0, #0]
 800872c:	f001 fa38 	bl	8009ba0 <USB_WritePMA>
 8008730:	e3ee      	b.n	8008f10 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008732:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008736:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	785b      	ldrb	r3, [r3, #1]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d177      	bne.n	8008832 <USB_EPStartXfer+0x650>
 8008742:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008746:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	64bb      	str	r3, [r7, #72]	; 0x48
 800874e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008752:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800875c:	b29b      	uxth	r3, r3
 800875e:	461a      	mov	r2, r3
 8008760:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008762:	4413      	add	r3, r2
 8008764:	64bb      	str	r3, [r7, #72]	; 0x48
 8008766:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800876a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	011a      	lsls	r2, r3, #4
 8008774:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008776:	4413      	add	r3, r2
 8008778:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800877c:	647b      	str	r3, [r7, #68]	; 0x44
 800877e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008780:	881b      	ldrh	r3, [r3, #0]
 8008782:	b29b      	uxth	r3, r3
 8008784:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008788:	b29a      	uxth	r2, r3
 800878a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800878c:	801a      	strh	r2, [r3, #0]
 800878e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008792:	2b3e      	cmp	r3, #62	; 0x3e
 8008794:	d921      	bls.n	80087da <USB_EPStartXfer+0x5f8>
 8008796:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800879a:	095b      	lsrs	r3, r3, #5
 800879c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80087a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087a4:	f003 031f 	and.w	r3, r3, #31
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d104      	bne.n	80087b6 <USB_EPStartXfer+0x5d4>
 80087ac:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80087b0:	3b01      	subs	r3, #1
 80087b2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80087b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087b8:	881b      	ldrh	r3, [r3, #0]
 80087ba:	b29a      	uxth	r2, r3
 80087bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	029b      	lsls	r3, r3, #10
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	4313      	orrs	r3, r2
 80087c8:	b29b      	uxth	r3, r3
 80087ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087d2:	b29a      	uxth	r2, r3
 80087d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087d6:	801a      	strh	r2, [r3, #0]
 80087d8:	e056      	b.n	8008888 <USB_EPStartXfer+0x6a6>
 80087da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d10a      	bne.n	80087f8 <USB_EPStartXfer+0x616>
 80087e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087e4:	881b      	ldrh	r3, [r3, #0]
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087f0:	b29a      	uxth	r2, r3
 80087f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087f4:	801a      	strh	r2, [r3, #0]
 80087f6:	e047      	b.n	8008888 <USB_EPStartXfer+0x6a6>
 80087f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80087fc:	085b      	lsrs	r3, r3, #1
 80087fe:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008802:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008806:	f003 0301 	and.w	r3, r3, #1
 800880a:	2b00      	cmp	r3, #0
 800880c:	d004      	beq.n	8008818 <USB_EPStartXfer+0x636>
 800880e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008812:	3301      	adds	r3, #1
 8008814:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008818:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800881a:	881b      	ldrh	r3, [r3, #0]
 800881c:	b29a      	uxth	r2, r3
 800881e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008822:	b29b      	uxth	r3, r3
 8008824:	029b      	lsls	r3, r3, #10
 8008826:	b29b      	uxth	r3, r3
 8008828:	4313      	orrs	r3, r2
 800882a:	b29a      	uxth	r2, r3
 800882c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800882e:	801a      	strh	r2, [r3, #0]
 8008830:	e02a      	b.n	8008888 <USB_EPStartXfer+0x6a6>
 8008832:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008836:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	785b      	ldrb	r3, [r3, #1]
 800883e:	2b01      	cmp	r3, #1
 8008840:	d122      	bne.n	8008888 <USB_EPStartXfer+0x6a6>
 8008842:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008846:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	653b      	str	r3, [r7, #80]	; 0x50
 800884e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008852:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800885c:	b29b      	uxth	r3, r3
 800885e:	461a      	mov	r2, r3
 8008860:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008862:	4413      	add	r3, r2
 8008864:	653b      	str	r3, [r7, #80]	; 0x50
 8008866:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800886a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	011a      	lsls	r2, r3, #4
 8008874:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008876:	4413      	add	r3, r2
 8008878:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800887c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800887e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008882:	b29a      	uxth	r2, r3
 8008884:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008886:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008888:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800888c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	891b      	ldrh	r3, [r3, #8]
 8008894:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008898:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800889c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	6959      	ldr	r1, [r3, #20]
 80088a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088a8:	b29b      	uxth	r3, r3
 80088aa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 80088ae:	f507 7084 	add.w	r0, r7, #264	; 0x108
 80088b2:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 80088b6:	6800      	ldr	r0, [r0, #0]
 80088b8:	f001 f972 	bl	8009ba0 <USB_WritePMA>
            ep->xfer_buff += len;
 80088bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	695a      	ldr	r2, [r3, #20]
 80088c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80088cc:	441a      	add	r2, r3
 80088ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80088da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	6a1a      	ldr	r2, [r3, #32]
 80088e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	691b      	ldr	r3, [r3, #16]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d90f      	bls.n	8008916 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80088f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80088fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	6a1a      	ldr	r2, [r3, #32]
 8008902:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008906:	1ad2      	subs	r2, r2, r3
 8008908:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800890c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	621a      	str	r2, [r3, #32]
 8008914:	e00e      	b.n	8008934 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8008916:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800891a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	6a1b      	ldr	r3, [r3, #32]
 8008922:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8008926:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800892a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2200      	movs	r2, #0
 8008932:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008934:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008938:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	643b      	str	r3, [r7, #64]	; 0x40
 8008940:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008944:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	785b      	ldrb	r3, [r3, #1]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d177      	bne.n	8008a40 <USB_EPStartXfer+0x85e>
 8008950:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008954:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	63bb      	str	r3, [r7, #56]	; 0x38
 800895c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008960:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800896a:	b29b      	uxth	r3, r3
 800896c:	461a      	mov	r2, r3
 800896e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008970:	4413      	add	r3, r2
 8008972:	63bb      	str	r3, [r7, #56]	; 0x38
 8008974:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008978:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	781b      	ldrb	r3, [r3, #0]
 8008980:	011a      	lsls	r2, r3, #4
 8008982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008984:	4413      	add	r3, r2
 8008986:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800898a:	637b      	str	r3, [r7, #52]	; 0x34
 800898c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800898e:	881b      	ldrh	r3, [r3, #0]
 8008990:	b29b      	uxth	r3, r3
 8008992:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008996:	b29a      	uxth	r2, r3
 8008998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800899a:	801a      	strh	r2, [r3, #0]
 800899c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089a0:	2b3e      	cmp	r3, #62	; 0x3e
 80089a2:	d921      	bls.n	80089e8 <USB_EPStartXfer+0x806>
 80089a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089a8:	095b      	lsrs	r3, r3, #5
 80089aa:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80089ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089b2:	f003 031f 	and.w	r3, r3, #31
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d104      	bne.n	80089c4 <USB_EPStartXfer+0x7e2>
 80089ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089be:	3b01      	subs	r3, #1
 80089c0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80089c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089c6:	881b      	ldrh	r3, [r3, #0]
 80089c8:	b29a      	uxth	r2, r3
 80089ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089ce:	b29b      	uxth	r3, r3
 80089d0:	029b      	lsls	r3, r3, #10
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	4313      	orrs	r3, r2
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089e0:	b29a      	uxth	r2, r3
 80089e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089e4:	801a      	strh	r2, [r3, #0]
 80089e6:	e050      	b.n	8008a8a <USB_EPStartXfer+0x8a8>
 80089e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d10a      	bne.n	8008a06 <USB_EPStartXfer+0x824>
 80089f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089f2:	881b      	ldrh	r3, [r3, #0]
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089fe:	b29a      	uxth	r2, r3
 8008a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a02:	801a      	strh	r2, [r3, #0]
 8008a04:	e041      	b.n	8008a8a <USB_EPStartXfer+0x8a8>
 8008a06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a0a:	085b      	lsrs	r3, r3, #1
 8008a0c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a14:	f003 0301 	and.w	r3, r3, #1
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d004      	beq.n	8008a26 <USB_EPStartXfer+0x844>
 8008a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a20:	3301      	adds	r3, #1
 8008a22:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a28:	881b      	ldrh	r3, [r3, #0]
 8008a2a:	b29a      	uxth	r2, r3
 8008a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	029b      	lsls	r3, r3, #10
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	4313      	orrs	r3, r2
 8008a38:	b29a      	uxth	r2, r3
 8008a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a3c:	801a      	strh	r2, [r3, #0]
 8008a3e:	e024      	b.n	8008a8a <USB_EPStartXfer+0x8a8>
 8008a40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	785b      	ldrb	r3, [r3, #1]
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d11c      	bne.n	8008a8a <USB_EPStartXfer+0x8a8>
 8008a50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a54:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	461a      	mov	r2, r3
 8008a62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a64:	4413      	add	r3, r2
 8008a66:	643b      	str	r3, [r7, #64]	; 0x40
 8008a68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	011a      	lsls	r2, r3, #4
 8008a76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a78:	4413      	add	r3, r2
 8008a7a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a84:	b29a      	uxth	r2, r3
 8008a86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a88:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008a8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a8e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	895b      	ldrh	r3, [r3, #10]
 8008a96:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008a9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	6959      	ldr	r1, [r3, #20]
 8008aa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008ab0:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008ab4:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008ab8:	6800      	ldr	r0, [r0, #0]
 8008aba:	f001 f871 	bl	8009ba0 <USB_WritePMA>
 8008abe:	e227      	b.n	8008f10 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008ac0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ac4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	6a1b      	ldr	r3, [r3, #32]
 8008acc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008ad0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ad4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ade:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	781b      	ldrb	r3, [r3, #0]
 8008ae6:	009b      	lsls	r3, r3, #2
 8008ae8:	4413      	add	r3, r2
 8008aea:	881b      	ldrh	r3, [r3, #0]
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8008af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008af6:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8008afa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008afe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	781b      	ldrb	r3, [r3, #0]
 8008b10:	009b      	lsls	r3, r3, #2
 8008b12:	441a      	add	r2, r3
 8008b14:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8008b18:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008b1c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008b20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008b2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b30:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b3c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b46:	b29b      	uxth	r3, r3
 8008b48:	461a      	mov	r2, r3
 8008b4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b4c:	4413      	add	r3, r2
 8008b4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	781b      	ldrb	r3, [r3, #0]
 8008b5c:	011a      	lsls	r2, r3, #4
 8008b5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b60:	4413      	add	r3, r2
 8008b62:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008b66:	65bb      	str	r3, [r7, #88]	; 0x58
 8008b68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b6c:	b29a      	uxth	r2, r3
 8008b6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008b70:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008b72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	891b      	ldrh	r3, [r3, #8]
 8008b7e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008b82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008b86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	6959      	ldr	r1, [r3, #20]
 8008b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008b98:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008b9c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008ba0:	6800      	ldr	r0, [r0, #0]
 8008ba2:	f000 fffd 	bl	8009ba0 <USB_WritePMA>
 8008ba6:	e1b3      	b.n	8008f10 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008ba8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	6a1a      	ldr	r2, [r3, #32]
 8008bb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008bb8:	1ad2      	subs	r2, r2, r3
 8008bba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008bc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bd4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	4413      	add	r3, r2
 8008be0:	881b      	ldrh	r3, [r3, #0]
 8008be2:	b29b      	uxth	r3, r3
 8008be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f000 80c6 	beq.w	8008d7a <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008bee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bf2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	673b      	str	r3, [r7, #112]	; 0x70
 8008bfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008bfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	785b      	ldrb	r3, [r3, #1]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d177      	bne.n	8008cfa <USB_EPStartXfer+0xb18>
 8008c0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c0e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	66bb      	str	r3, [r7, #104]	; 0x68
 8008c16:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c1a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	461a      	mov	r2, r3
 8008c28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008c2a:	4413      	add	r3, r2
 8008c2c:	66bb      	str	r3, [r7, #104]	; 0x68
 8008c2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008c32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	781b      	ldrb	r3, [r3, #0]
 8008c3a:	011a      	lsls	r2, r3, #4
 8008c3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008c3e:	4413      	add	r3, r2
 8008c40:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008c44:	667b      	str	r3, [r7, #100]	; 0x64
 8008c46:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c48:	881b      	ldrh	r3, [r3, #0]
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c50:	b29a      	uxth	r2, r3
 8008c52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c54:	801a      	strh	r2, [r3, #0]
 8008c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c5a:	2b3e      	cmp	r3, #62	; 0x3e
 8008c5c:	d921      	bls.n	8008ca2 <USB_EPStartXfer+0xac0>
 8008c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c62:	095b      	lsrs	r3, r3, #5
 8008c64:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008c6c:	f003 031f 	and.w	r3, r3, #31
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d104      	bne.n	8008c7e <USB_EPStartXfer+0xa9c>
 8008c74:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008c78:	3b01      	subs	r3, #1
 8008c7a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008c7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c80:	881b      	ldrh	r3, [r3, #0]
 8008c82:	b29a      	uxth	r2, r3
 8008c84:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	029b      	lsls	r3, r3, #10
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c9a:	b29a      	uxth	r2, r3
 8008c9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c9e:	801a      	strh	r2, [r3, #0]
 8008ca0:	e050      	b.n	8008d44 <USB_EPStartXfer+0xb62>
 8008ca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d10a      	bne.n	8008cc0 <USB_EPStartXfer+0xade>
 8008caa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008cac:	881b      	ldrh	r3, [r3, #0]
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cb8:	b29a      	uxth	r2, r3
 8008cba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008cbc:	801a      	strh	r2, [r3, #0]
 8008cbe:	e041      	b.n	8008d44 <USB_EPStartXfer+0xb62>
 8008cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008cc4:	085b      	lsrs	r3, r3, #1
 8008cc6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008cca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008cce:	f003 0301 	and.w	r3, r3, #1
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d004      	beq.n	8008ce0 <USB_EPStartXfer+0xafe>
 8008cd6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008cda:	3301      	adds	r3, #1
 8008cdc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008ce0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ce2:	881b      	ldrh	r3, [r3, #0]
 8008ce4:	b29a      	uxth	r2, r3
 8008ce6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	029b      	lsls	r3, r3, #10
 8008cee:	b29b      	uxth	r3, r3
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	b29a      	uxth	r2, r3
 8008cf4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008cf6:	801a      	strh	r2, [r3, #0]
 8008cf8:	e024      	b.n	8008d44 <USB_EPStartXfer+0xb62>
 8008cfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008cfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	785b      	ldrb	r3, [r3, #1]
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d11c      	bne.n	8008d44 <USB_EPStartXfer+0xb62>
 8008d0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d0e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d1e:	4413      	add	r3, r2
 8008d20:	673b      	str	r3, [r7, #112]	; 0x70
 8008d22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	781b      	ldrb	r3, [r3, #0]
 8008d2e:	011a      	lsls	r2, r3, #4
 8008d30:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d32:	4413      	add	r3, r2
 8008d34:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008d38:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008d3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d3e:	b29a      	uxth	r2, r3
 8008d40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d42:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008d44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	895b      	ldrh	r3, [r3, #10]
 8008d50:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008d54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d58:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	6959      	ldr	r1, [r3, #20]
 8008d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008d64:	b29b      	uxth	r3, r3
 8008d66:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008d6a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008d6e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008d72:	6800      	ldr	r0, [r0, #0]
 8008d74:	f000 ff14 	bl	8009ba0 <USB_WritePMA>
 8008d78:	e0ca      	b.n	8008f10 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008d7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	785b      	ldrb	r3, [r3, #1]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d177      	bne.n	8008e7a <USB_EPStartXfer+0xc98>
 8008d8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d8e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008d96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008d9a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	461a      	mov	r2, r3
 8008da8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008daa:	4413      	add	r3, r2
 8008dac:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008dae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008db2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	011a      	lsls	r2, r3, #4
 8008dbc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008dbe:	4413      	add	r3, r2
 8008dc0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008dc4:	67bb      	str	r3, [r7, #120]	; 0x78
 8008dc6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008dc8:	881b      	ldrh	r3, [r3, #0]
 8008dca:	b29b      	uxth	r3, r3
 8008dcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dd0:	b29a      	uxth	r2, r3
 8008dd2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008dd4:	801a      	strh	r2, [r3, #0]
 8008dd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008dda:	2b3e      	cmp	r3, #62	; 0x3e
 8008ddc:	d921      	bls.n	8008e22 <USB_EPStartXfer+0xc40>
 8008dde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008de2:	095b      	lsrs	r3, r3, #5
 8008de4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008dec:	f003 031f 	and.w	r3, r3, #31
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d104      	bne.n	8008dfe <USB_EPStartXfer+0xc1c>
 8008df4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008df8:	3b01      	subs	r3, #1
 8008dfa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008dfe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e00:	881b      	ldrh	r3, [r3, #0]
 8008e02:	b29a      	uxth	r2, r3
 8008e04:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	029b      	lsls	r3, r3, #10
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e1a:	b29a      	uxth	r2, r3
 8008e1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e1e:	801a      	strh	r2, [r3, #0]
 8008e20:	e05c      	b.n	8008edc <USB_EPStartXfer+0xcfa>
 8008e22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d10a      	bne.n	8008e40 <USB_EPStartXfer+0xc5e>
 8008e2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e2c:	881b      	ldrh	r3, [r3, #0]
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e38:	b29a      	uxth	r2, r3
 8008e3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e3c:	801a      	strh	r2, [r3, #0]
 8008e3e:	e04d      	b.n	8008edc <USB_EPStartXfer+0xcfa>
 8008e40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e44:	085b      	lsrs	r3, r3, #1
 8008e46:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008e4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008e4e:	f003 0301 	and.w	r3, r3, #1
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d004      	beq.n	8008e60 <USB_EPStartXfer+0xc7e>
 8008e56:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008e60:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e62:	881b      	ldrh	r3, [r3, #0]
 8008e64:	b29a      	uxth	r2, r3
 8008e66:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	029b      	lsls	r3, r3, #10
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	4313      	orrs	r3, r2
 8008e72:	b29a      	uxth	r2, r3
 8008e74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e76:	801a      	strh	r2, [r3, #0]
 8008e78:	e030      	b.n	8008edc <USB_EPStartXfer+0xcfa>
 8008e7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	785b      	ldrb	r3, [r3, #1]
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d128      	bne.n	8008edc <USB_EPStartXfer+0xcfa>
 8008e8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e8e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008e98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008e9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008eae:	4413      	add	r3, r2
 8008eb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008eb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008eb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	011a      	lsls	r2, r3, #4
 8008ec2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ec6:	4413      	add	r3, r2
 8008ec8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008ecc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008ed4:	b29a      	uxth	r2, r3
 8008ed6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008eda:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008edc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ee0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	891b      	ldrh	r3, [r3, #8]
 8008ee8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008eec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ef0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	6959      	ldr	r1, [r3, #20]
 8008ef8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008efc:	b29b      	uxth	r3, r3
 8008efe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8008f02:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8008f06:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 8008f0a:	6800      	ldr	r0, [r0, #0]
 8008f0c:	f000 fe48 	bl	8009ba0 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008f10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f14:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f1e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	781b      	ldrb	r3, [r3, #0]
 8008f26:	009b      	lsls	r3, r3, #2
 8008f28:	4413      	add	r3, r2
 8008f2a:	881b      	ldrh	r3, [r3, #0]
 8008f2c:	b29b      	uxth	r3, r3
 8008f2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f36:	817b      	strh	r3, [r7, #10]
 8008f38:	897b      	ldrh	r3, [r7, #10]
 8008f3a:	f083 0310 	eor.w	r3, r3, #16
 8008f3e:	817b      	strh	r3, [r7, #10]
 8008f40:	897b      	ldrh	r3, [r7, #10]
 8008f42:	f083 0320 	eor.w	r3, r3, #32
 8008f46:	817b      	strh	r3, [r7, #10]
 8008f48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f4c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	009b      	lsls	r3, r3, #2
 8008f60:	441a      	add	r2, r3
 8008f62:	897b      	ldrh	r3, [r7, #10]
 8008f64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008f68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008f6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	8013      	strh	r3, [r2, #0]
 8008f78:	f000 bcde 	b.w	8009938 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008f7c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	7b1b      	ldrb	r3, [r3, #12]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	f040 80bb 	bne.w	8009104 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008f8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	699a      	ldr	r2, [r3, #24]
 8008f9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008f9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	691b      	ldr	r3, [r3, #16]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d917      	bls.n	8008fda <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8008faa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 8008fba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	699a      	ldr	r2, [r3, #24]
 8008fc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008fca:	1ad2      	subs	r2, r2, r3
 8008fcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	619a      	str	r2, [r3, #24]
 8008fd8:	e00e      	b.n	8008ff8 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8008fda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fde:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	699b      	ldr	r3, [r3, #24]
 8008fe6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 8008fea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008fee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008ff8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8008ffc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009006:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800900a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009014:	b29b      	uxth	r3, r3
 8009016:	461a      	mov	r2, r3
 8009018:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800901c:	4413      	add	r3, r2
 800901e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009022:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009026:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	781b      	ldrb	r3, [r3, #0]
 800902e:	011a      	lsls	r2, r3, #4
 8009030:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009034:	4413      	add	r3, r2
 8009036:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800903a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800903e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009042:	881b      	ldrh	r3, [r3, #0]
 8009044:	b29b      	uxth	r3, r3
 8009046:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800904a:	b29a      	uxth	r2, r3
 800904c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009050:	801a      	strh	r2, [r3, #0]
 8009052:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009056:	2b3e      	cmp	r3, #62	; 0x3e
 8009058:	d924      	bls.n	80090a4 <USB_EPStartXfer+0xec2>
 800905a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800905e:	095b      	lsrs	r3, r3, #5
 8009060:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009064:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009068:	f003 031f 	and.w	r3, r3, #31
 800906c:	2b00      	cmp	r3, #0
 800906e:	d104      	bne.n	800907a <USB_EPStartXfer+0xe98>
 8009070:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009074:	3b01      	subs	r3, #1
 8009076:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800907a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800907e:	881b      	ldrh	r3, [r3, #0]
 8009080:	b29a      	uxth	r2, r3
 8009082:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009086:	b29b      	uxth	r3, r3
 8009088:	029b      	lsls	r3, r3, #10
 800908a:	b29b      	uxth	r3, r3
 800908c:	4313      	orrs	r3, r2
 800908e:	b29b      	uxth	r3, r3
 8009090:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009094:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009098:	b29a      	uxth	r2, r3
 800909a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800909e:	801a      	strh	r2, [r3, #0]
 80090a0:	f000 bc10 	b.w	80098c4 <USB_EPStartXfer+0x16e2>
 80090a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d10c      	bne.n	80090c6 <USB_EPStartXfer+0xee4>
 80090ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80090b0:	881b      	ldrh	r3, [r3, #0]
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090bc:	b29a      	uxth	r2, r3
 80090be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80090c2:	801a      	strh	r2, [r3, #0]
 80090c4:	e3fe      	b.n	80098c4 <USB_EPStartXfer+0x16e2>
 80090c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090ca:	085b      	lsrs	r3, r3, #1
 80090cc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80090d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80090d4:	f003 0301 	and.w	r3, r3, #1
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d004      	beq.n	80090e6 <USB_EPStartXfer+0xf04>
 80090dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80090e0:	3301      	adds	r3, #1
 80090e2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80090e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80090ea:	881b      	ldrh	r3, [r3, #0]
 80090ec:	b29a      	uxth	r2, r3
 80090ee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	029b      	lsls	r3, r3, #10
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	4313      	orrs	r3, r2
 80090fa:	b29a      	uxth	r2, r3
 80090fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009100:	801a      	strh	r2, [r3, #0]
 8009102:	e3df      	b.n	80098c4 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8009104:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009108:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	78db      	ldrb	r3, [r3, #3]
 8009110:	2b02      	cmp	r3, #2
 8009112:	f040 8218 	bne.w	8009546 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009116:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800911a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	785b      	ldrb	r3, [r3, #1]
 8009122:	2b00      	cmp	r3, #0
 8009124:	f040 809d 	bne.w	8009262 <USB_EPStartXfer+0x1080>
 8009128:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800912c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009136:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800913a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009144:	b29b      	uxth	r3, r3
 8009146:	461a      	mov	r2, r3
 8009148:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800914c:	4413      	add	r3, r2
 800914e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009152:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009156:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	781b      	ldrb	r3, [r3, #0]
 800915e:	011a      	lsls	r2, r3, #4
 8009160:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009164:	4413      	add	r3, r2
 8009166:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800916a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800916e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009172:	881b      	ldrh	r3, [r3, #0]
 8009174:	b29b      	uxth	r3, r3
 8009176:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800917a:	b29a      	uxth	r2, r3
 800917c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009180:	801a      	strh	r2, [r3, #0]
 8009182:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009186:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	691b      	ldr	r3, [r3, #16]
 800918e:	2b3e      	cmp	r3, #62	; 0x3e
 8009190:	d92b      	bls.n	80091ea <USB_EPStartXfer+0x1008>
 8009192:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009196:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	095b      	lsrs	r3, r3, #5
 80091a0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80091a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	691b      	ldr	r3, [r3, #16]
 80091b0:	f003 031f 	and.w	r3, r3, #31
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d104      	bne.n	80091c2 <USB_EPStartXfer+0xfe0>
 80091b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091bc:	3b01      	subs	r3, #1
 80091be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80091c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80091c6:	881b      	ldrh	r3, [r3, #0]
 80091c8:	b29a      	uxth	r2, r3
 80091ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	029b      	lsls	r3, r3, #10
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	4313      	orrs	r3, r2
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091e0:	b29a      	uxth	r2, r3
 80091e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80091e6:	801a      	strh	r2, [r3, #0]
 80091e8:	e070      	b.n	80092cc <USB_EPStartXfer+0x10ea>
 80091ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80091ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	691b      	ldr	r3, [r3, #16]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d10c      	bne.n	8009214 <USB_EPStartXfer+0x1032>
 80091fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80091fe:	881b      	ldrh	r3, [r3, #0]
 8009200:	b29b      	uxth	r3, r3
 8009202:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009206:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800920a:	b29a      	uxth	r2, r3
 800920c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009210:	801a      	strh	r2, [r3, #0]
 8009212:	e05b      	b.n	80092cc <USB_EPStartXfer+0x10ea>
 8009214:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009218:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	691b      	ldr	r3, [r3, #16]
 8009220:	085b      	lsrs	r3, r3, #1
 8009222:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009226:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800922a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	691b      	ldr	r3, [r3, #16]
 8009232:	f003 0301 	and.w	r3, r3, #1
 8009236:	2b00      	cmp	r3, #0
 8009238:	d004      	beq.n	8009244 <USB_EPStartXfer+0x1062>
 800923a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800923e:	3301      	adds	r3, #1
 8009240:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009244:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009248:	881b      	ldrh	r3, [r3, #0]
 800924a:	b29a      	uxth	r2, r3
 800924c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009250:	b29b      	uxth	r3, r3
 8009252:	029b      	lsls	r3, r3, #10
 8009254:	b29b      	uxth	r3, r3
 8009256:	4313      	orrs	r3, r2
 8009258:	b29a      	uxth	r2, r3
 800925a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800925e:	801a      	strh	r2, [r3, #0]
 8009260:	e034      	b.n	80092cc <USB_EPStartXfer+0x10ea>
 8009262:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009266:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	785b      	ldrb	r3, [r3, #1]
 800926e:	2b01      	cmp	r3, #1
 8009270:	d12c      	bne.n	80092cc <USB_EPStartXfer+0x10ea>
 8009272:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009276:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009280:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009284:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800928e:	b29b      	uxth	r3, r3
 8009290:	461a      	mov	r2, r3
 8009292:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009296:	4413      	add	r3, r2
 8009298:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800929c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	781b      	ldrb	r3, [r3, #0]
 80092a8:	011a      	lsls	r2, r3, #4
 80092aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80092ae:	4413      	add	r3, r2
 80092b0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80092b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80092b8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092bc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	691b      	ldr	r3, [r3, #16]
 80092c4:	b29a      	uxth	r2, r3
 80092c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80092ca:	801a      	strh	r2, [r3, #0]
 80092cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80092da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	785b      	ldrb	r3, [r3, #1]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f040 809d 	bne.w	8009426 <USB_EPStartXfer+0x1244>
 80092ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80092fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80092fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009308:	b29b      	uxth	r3, r3
 800930a:	461a      	mov	r2, r3
 800930c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009310:	4413      	add	r3, r2
 8009312:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009316:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800931a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	781b      	ldrb	r3, [r3, #0]
 8009322:	011a      	lsls	r2, r3, #4
 8009324:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009328:	4413      	add	r3, r2
 800932a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800932e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009332:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009336:	881b      	ldrh	r3, [r3, #0]
 8009338:	b29b      	uxth	r3, r3
 800933a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800933e:	b29a      	uxth	r2, r3
 8009340:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009344:	801a      	strh	r2, [r3, #0]
 8009346:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800934a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	691b      	ldr	r3, [r3, #16]
 8009352:	2b3e      	cmp	r3, #62	; 0x3e
 8009354:	d92b      	bls.n	80093ae <USB_EPStartXfer+0x11cc>
 8009356:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800935a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	691b      	ldr	r3, [r3, #16]
 8009362:	095b      	lsrs	r3, r3, #5
 8009364:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009368:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800936c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	691b      	ldr	r3, [r3, #16]
 8009374:	f003 031f 	and.w	r3, r3, #31
 8009378:	2b00      	cmp	r3, #0
 800937a:	d104      	bne.n	8009386 <USB_EPStartXfer+0x11a4>
 800937c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009380:	3b01      	subs	r3, #1
 8009382:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009386:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800938a:	881b      	ldrh	r3, [r3, #0]
 800938c:	b29a      	uxth	r2, r3
 800938e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009392:	b29b      	uxth	r3, r3
 8009394:	029b      	lsls	r3, r3, #10
 8009396:	b29b      	uxth	r3, r3
 8009398:	4313      	orrs	r3, r2
 800939a:	b29b      	uxth	r3, r3
 800939c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093a4:	b29a      	uxth	r2, r3
 80093a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80093aa:	801a      	strh	r2, [r3, #0]
 80093ac:	e069      	b.n	8009482 <USB_EPStartXfer+0x12a0>
 80093ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	691b      	ldr	r3, [r3, #16]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d10c      	bne.n	80093d8 <USB_EPStartXfer+0x11f6>
 80093be:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80093c2:	881b      	ldrh	r3, [r3, #0]
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093ce:	b29a      	uxth	r2, r3
 80093d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80093d4:	801a      	strh	r2, [r3, #0]
 80093d6:	e054      	b.n	8009482 <USB_EPStartXfer+0x12a0>
 80093d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	691b      	ldr	r3, [r3, #16]
 80093e4:	085b      	lsrs	r3, r3, #1
 80093e6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80093ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80093ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	f003 0301 	and.w	r3, r3, #1
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d004      	beq.n	8009408 <USB_EPStartXfer+0x1226>
 80093fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009402:	3301      	adds	r3, #1
 8009404:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009408:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800940c:	881b      	ldrh	r3, [r3, #0]
 800940e:	b29a      	uxth	r2, r3
 8009410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009414:	b29b      	uxth	r3, r3
 8009416:	029b      	lsls	r3, r3, #10
 8009418:	b29b      	uxth	r3, r3
 800941a:	4313      	orrs	r3, r2
 800941c:	b29a      	uxth	r2, r3
 800941e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009422:	801a      	strh	r2, [r3, #0]
 8009424:	e02d      	b.n	8009482 <USB_EPStartXfer+0x12a0>
 8009426:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800942a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	785b      	ldrb	r3, [r3, #1]
 8009432:	2b01      	cmp	r3, #1
 8009434:	d125      	bne.n	8009482 <USB_EPStartXfer+0x12a0>
 8009436:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800943a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009444:	b29b      	uxth	r3, r3
 8009446:	461a      	mov	r2, r3
 8009448:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800944c:	4413      	add	r3, r2
 800944e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009452:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009456:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	781b      	ldrb	r3, [r3, #0]
 800945e:	011a      	lsls	r2, r3, #4
 8009460:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009464:	4413      	add	r3, r2
 8009466:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800946a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800946e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009472:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	691b      	ldr	r3, [r3, #16]
 800947a:	b29a      	uxth	r2, r3
 800947c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009480:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009482:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009486:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	69db      	ldr	r3, [r3, #28]
 800948e:	2b00      	cmp	r3, #0
 8009490:	f000 8218 	beq.w	80098c4 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009494:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009498:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800949c:	681a      	ldr	r2, [r3, #0]
 800949e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	781b      	ldrb	r3, [r3, #0]
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	4413      	add	r3, r2
 80094ae:	881b      	ldrh	r3, [r3, #0]
 80094b0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80094b4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80094b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d005      	beq.n	80094cc <USB_EPStartXfer+0x12ea>
 80094c0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80094c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d10d      	bne.n	80094e8 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80094cc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80094d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f040 81f5 	bne.w	80098c4 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80094da:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80094de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	f040 81ee 	bne.w	80098c4 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80094e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80094f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	781b      	ldrb	r3, [r3, #0]
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4413      	add	r3, r2
 8009502:	881b      	ldrh	r3, [r3, #0]
 8009504:	b29b      	uxth	r3, r3
 8009506:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800950a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800950e:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8009512:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009516:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800951a:	681a      	ldr	r2, [r3, #0]
 800951c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009520:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	441a      	add	r2, r3
 800952c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8009530:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009534:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009538:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800953c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009540:	b29b      	uxth	r3, r3
 8009542:	8013      	strh	r3, [r2, #0]
 8009544:	e1be      	b.n	80098c4 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009546:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800954a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	78db      	ldrb	r3, [r3, #3]
 8009552:	2b01      	cmp	r3, #1
 8009554:	f040 81b4 	bne.w	80098c0 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009558:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800955c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	699a      	ldr	r2, [r3, #24]
 8009564:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009568:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	691b      	ldr	r3, [r3, #16]
 8009570:	429a      	cmp	r2, r3
 8009572:	d917      	bls.n	80095a4 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8009574:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009578:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	691b      	ldr	r3, [r3, #16]
 8009580:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 8009584:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009588:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	699a      	ldr	r2, [r3, #24]
 8009590:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009594:	1ad2      	subs	r2, r2, r3
 8009596:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800959a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	619a      	str	r2, [r3, #24]
 80095a2:	e00e      	b.n	80095c2 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80095a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	699b      	ldr	r3, [r3, #24]
 80095b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 80095b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2200      	movs	r2, #0
 80095c0:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80095c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	785b      	ldrb	r3, [r3, #1]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	f040 8085 	bne.w	80096de <USB_EPStartXfer+0x14fc>
 80095d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80095e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80095e6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	461a      	mov	r2, r3
 80095f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80095f8:	4413      	add	r3, r2
 80095fa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80095fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009602:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	011a      	lsls	r2, r3, #4
 800960c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009610:	4413      	add	r3, r2
 8009612:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009616:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800961a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800961e:	881b      	ldrh	r3, [r3, #0]
 8009620:	b29b      	uxth	r3, r3
 8009622:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009626:	b29a      	uxth	r2, r3
 8009628:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800962c:	801a      	strh	r2, [r3, #0]
 800962e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009632:	2b3e      	cmp	r3, #62	; 0x3e
 8009634:	d923      	bls.n	800967e <USB_EPStartXfer+0x149c>
 8009636:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800963a:	095b      	lsrs	r3, r3, #5
 800963c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009640:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009644:	f003 031f 	and.w	r3, r3, #31
 8009648:	2b00      	cmp	r3, #0
 800964a:	d104      	bne.n	8009656 <USB_EPStartXfer+0x1474>
 800964c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009650:	3b01      	subs	r3, #1
 8009652:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009656:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800965a:	881b      	ldrh	r3, [r3, #0]
 800965c:	b29a      	uxth	r2, r3
 800965e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009662:	b29b      	uxth	r3, r3
 8009664:	029b      	lsls	r3, r3, #10
 8009666:	b29b      	uxth	r3, r3
 8009668:	4313      	orrs	r3, r2
 800966a:	b29b      	uxth	r3, r3
 800966c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009670:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009674:	b29a      	uxth	r2, r3
 8009676:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800967a:	801a      	strh	r2, [r3, #0]
 800967c:	e060      	b.n	8009740 <USB_EPStartXfer+0x155e>
 800967e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009682:	2b00      	cmp	r3, #0
 8009684:	d10c      	bne.n	80096a0 <USB_EPStartXfer+0x14be>
 8009686:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800968a:	881b      	ldrh	r3, [r3, #0]
 800968c:	b29b      	uxth	r3, r3
 800968e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009692:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009696:	b29a      	uxth	r2, r3
 8009698:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800969c:	801a      	strh	r2, [r3, #0]
 800969e:	e04f      	b.n	8009740 <USB_EPStartXfer+0x155e>
 80096a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80096a4:	085b      	lsrs	r3, r3, #1
 80096a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80096aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80096ae:	f003 0301 	and.w	r3, r3, #1
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d004      	beq.n	80096c0 <USB_EPStartXfer+0x14de>
 80096b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096ba:	3301      	adds	r3, #1
 80096bc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80096c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80096c4:	881b      	ldrh	r3, [r3, #0]
 80096c6:	b29a      	uxth	r2, r3
 80096c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096cc:	b29b      	uxth	r3, r3
 80096ce:	029b      	lsls	r3, r3, #10
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	4313      	orrs	r3, r2
 80096d4:	b29a      	uxth	r2, r3
 80096d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80096da:	801a      	strh	r2, [r3, #0]
 80096dc:	e030      	b.n	8009740 <USB_EPStartXfer+0x155e>
 80096de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	785b      	ldrb	r3, [r3, #1]
 80096ea:	2b01      	cmp	r3, #1
 80096ec:	d128      	bne.n	8009740 <USB_EPStartXfer+0x155e>
 80096ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80096f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80096fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009700:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800970a:	b29b      	uxth	r3, r3
 800970c:	461a      	mov	r2, r3
 800970e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009712:	4413      	add	r3, r2
 8009714:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009718:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800971c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	781b      	ldrb	r3, [r3, #0]
 8009724:	011a      	lsls	r2, r3, #4
 8009726:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800972a:	4413      	add	r3, r2
 800972c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009730:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009734:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009738:	b29a      	uxth	r2, r3
 800973a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800973e:	801a      	strh	r2, [r3, #0]
 8009740:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009744:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800974e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009752:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	785b      	ldrb	r3, [r3, #1]
 800975a:	2b00      	cmp	r3, #0
 800975c:	f040 8085 	bne.w	800986a <USB_EPStartXfer+0x1688>
 8009760:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009764:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800976e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009772:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800977c:	b29b      	uxth	r3, r3
 800977e:	461a      	mov	r2, r3
 8009780:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009784:	4413      	add	r3, r2
 8009786:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800978a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800978e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	781b      	ldrb	r3, [r3, #0]
 8009796:	011a      	lsls	r2, r3, #4
 8009798:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800979c:	4413      	add	r3, r2
 800979e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80097a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80097a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80097aa:	881b      	ldrh	r3, [r3, #0]
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097b2:	b29a      	uxth	r2, r3
 80097b4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80097b8:	801a      	strh	r2, [r3, #0]
 80097ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097be:	2b3e      	cmp	r3, #62	; 0x3e
 80097c0:	d923      	bls.n	800980a <USB_EPStartXfer+0x1628>
 80097c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097c6:	095b      	lsrs	r3, r3, #5
 80097c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80097cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80097d0:	f003 031f 	and.w	r3, r3, #31
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d104      	bne.n	80097e2 <USB_EPStartXfer+0x1600>
 80097d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80097dc:	3b01      	subs	r3, #1
 80097de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80097e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80097e6:	881b      	ldrh	r3, [r3, #0]
 80097e8:	b29a      	uxth	r2, r3
 80097ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80097ee:	b29b      	uxth	r3, r3
 80097f0:	029b      	lsls	r3, r3, #10
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	4313      	orrs	r3, r2
 80097f6:	b29b      	uxth	r3, r3
 80097f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009800:	b29a      	uxth	r2, r3
 8009802:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009806:	801a      	strh	r2, [r3, #0]
 8009808:	e05c      	b.n	80098c4 <USB_EPStartXfer+0x16e2>
 800980a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800980e:	2b00      	cmp	r3, #0
 8009810:	d10c      	bne.n	800982c <USB_EPStartXfer+0x164a>
 8009812:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009816:	881b      	ldrh	r3, [r3, #0]
 8009818:	b29b      	uxth	r3, r3
 800981a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800981e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009822:	b29a      	uxth	r2, r3
 8009824:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009828:	801a      	strh	r2, [r3, #0]
 800982a:	e04b      	b.n	80098c4 <USB_EPStartXfer+0x16e2>
 800982c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009830:	085b      	lsrs	r3, r3, #1
 8009832:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009836:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800983a:	f003 0301 	and.w	r3, r3, #1
 800983e:	2b00      	cmp	r3, #0
 8009840:	d004      	beq.n	800984c <USB_EPStartXfer+0x166a>
 8009842:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009846:	3301      	adds	r3, #1
 8009848:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800984c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009850:	881b      	ldrh	r3, [r3, #0]
 8009852:	b29a      	uxth	r2, r3
 8009854:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009858:	b29b      	uxth	r3, r3
 800985a:	029b      	lsls	r3, r3, #10
 800985c:	b29b      	uxth	r3, r3
 800985e:	4313      	orrs	r3, r2
 8009860:	b29a      	uxth	r2, r3
 8009862:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009866:	801a      	strh	r2, [r3, #0]
 8009868:	e02c      	b.n	80098c4 <USB_EPStartXfer+0x16e2>
 800986a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800986e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	785b      	ldrb	r3, [r3, #1]
 8009876:	2b01      	cmp	r3, #1
 8009878:	d124      	bne.n	80098c4 <USB_EPStartXfer+0x16e2>
 800987a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800987e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009888:	b29b      	uxth	r3, r3
 800988a:	461a      	mov	r2, r3
 800988c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009890:	4413      	add	r3, r2
 8009892:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009896:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800989a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	781b      	ldrb	r3, [r3, #0]
 80098a2:	011a      	lsls	r2, r3, #4
 80098a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80098a8:	4413      	add	r3, r2
 80098aa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80098ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80098b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80098b6:	b29a      	uxth	r2, r3
 80098b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80098bc:	801a      	strh	r2, [r3, #0]
 80098be:	e001      	b.n	80098c4 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	e03a      	b.n	800993a <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80098c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098c8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80098cc:	681a      	ldr	r2, [r3, #0]
 80098ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80098d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	781b      	ldrb	r3, [r3, #0]
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	4413      	add	r3, r2
 80098de:	881b      	ldrh	r3, [r3, #0]
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80098e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098ea:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80098ee:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80098f2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80098f6:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80098fa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80098fe:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009902:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009906:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800990a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800990e:	681a      	ldr	r2, [r3, #0]
 8009910:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8009914:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	781b      	ldrb	r3, [r3, #0]
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	441a      	add	r2, r3
 8009920:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009924:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009928:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800992c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009934:	b29b      	uxth	r3, r3
 8009936:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009938:	2300      	movs	r3, #0
}
 800993a:	4618      	mov	r0, r3
 800993c:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009944:	b480      	push	{r7}
 8009946:	b085      	sub	sp, #20
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	785b      	ldrb	r3, [r3, #1]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d020      	beq.n	8009998 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009956:	687a      	ldr	r2, [r7, #4]
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	4413      	add	r3, r2
 8009960:	881b      	ldrh	r3, [r3, #0]
 8009962:	b29b      	uxth	r3, r3
 8009964:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009968:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800996c:	81bb      	strh	r3, [r7, #12]
 800996e:	89bb      	ldrh	r3, [r7, #12]
 8009970:	f083 0310 	eor.w	r3, r3, #16
 8009974:	81bb      	strh	r3, [r7, #12]
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	781b      	ldrb	r3, [r3, #0]
 800997c:	009b      	lsls	r3, r3, #2
 800997e:	441a      	add	r2, r3
 8009980:	89bb      	ldrh	r3, [r7, #12]
 8009982:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009986:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800998a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800998e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009992:	b29b      	uxth	r3, r3
 8009994:	8013      	strh	r3, [r2, #0]
 8009996:	e01f      	b.n	80099d8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	4413      	add	r3, r2
 80099a2:	881b      	ldrh	r3, [r3, #0]
 80099a4:	b29b      	uxth	r3, r3
 80099a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099ae:	81fb      	strh	r3, [r7, #14]
 80099b0:	89fb      	ldrh	r3, [r7, #14]
 80099b2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80099b6:	81fb      	strh	r3, [r7, #14]
 80099b8:	687a      	ldr	r2, [r7, #4]
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	781b      	ldrb	r3, [r3, #0]
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	441a      	add	r2, r3
 80099c2:	89fb      	ldrh	r3, [r7, #14]
 80099c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099d4:	b29b      	uxth	r3, r3
 80099d6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80099d8:	2300      	movs	r3, #0
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3714      	adds	r7, #20
 80099de:	46bd      	mov	sp, r7
 80099e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e4:	4770      	bx	lr

080099e6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80099e6:	b480      	push	{r7}
 80099e8:	b087      	sub	sp, #28
 80099ea:	af00      	add	r7, sp, #0
 80099ec:	6078      	str	r0, [r7, #4]
 80099ee:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	7b1b      	ldrb	r3, [r3, #12]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	f040 809d 	bne.w	8009b34 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	785b      	ldrb	r3, [r3, #1]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d04c      	beq.n	8009a9c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	781b      	ldrb	r3, [r3, #0]
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	4413      	add	r3, r2
 8009a0c:	881b      	ldrh	r3, [r3, #0]
 8009a0e:	823b      	strh	r3, [r7, #16]
 8009a10:	8a3b      	ldrh	r3, [r7, #16]
 8009a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d01b      	beq.n	8009a52 <USB_EPClearStall+0x6c>
 8009a1a:	687a      	ldr	r2, [r7, #4]
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	781b      	ldrb	r3, [r3, #0]
 8009a20:	009b      	lsls	r3, r3, #2
 8009a22:	4413      	add	r3, r2
 8009a24:	881b      	ldrh	r3, [r3, #0]
 8009a26:	b29b      	uxth	r3, r3
 8009a28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a30:	81fb      	strh	r3, [r7, #14]
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	009b      	lsls	r3, r3, #2
 8009a3a:	441a      	add	r2, r3
 8009a3c:	89fb      	ldrh	r3, [r7, #14]
 8009a3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a4a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	78db      	ldrb	r3, [r3, #3]
 8009a56:	2b01      	cmp	r3, #1
 8009a58:	d06c      	beq.n	8009b34 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009a5a:	687a      	ldr	r2, [r7, #4]
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	781b      	ldrb	r3, [r3, #0]
 8009a60:	009b      	lsls	r3, r3, #2
 8009a62:	4413      	add	r3, r2
 8009a64:	881b      	ldrh	r3, [r3, #0]
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a70:	81bb      	strh	r3, [r7, #12]
 8009a72:	89bb      	ldrh	r3, [r7, #12]
 8009a74:	f083 0320 	eor.w	r3, r3, #32
 8009a78:	81bb      	strh	r3, [r7, #12]
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	441a      	add	r2, r3
 8009a84:	89bb      	ldrh	r3, [r7, #12]
 8009a86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a96:	b29b      	uxth	r3, r3
 8009a98:	8013      	strh	r3, [r2, #0]
 8009a9a:	e04b      	b.n	8009b34 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	4413      	add	r3, r2
 8009aa6:	881b      	ldrh	r3, [r3, #0]
 8009aa8:	82fb      	strh	r3, [r7, #22]
 8009aaa:	8afb      	ldrh	r3, [r7, #22]
 8009aac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d01b      	beq.n	8009aec <USB_EPClearStall+0x106>
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	781b      	ldrb	r3, [r3, #0]
 8009aba:	009b      	lsls	r3, r3, #2
 8009abc:	4413      	add	r3, r2
 8009abe:	881b      	ldrh	r3, [r3, #0]
 8009ac0:	b29b      	uxth	r3, r3
 8009ac2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ac6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aca:	82bb      	strh	r3, [r7, #20]
 8009acc:	687a      	ldr	r2, [r7, #4]
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	009b      	lsls	r3, r3, #2
 8009ad4:	441a      	add	r2, r3
 8009ad6:	8abb      	ldrh	r3, [r7, #20]
 8009ad8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009adc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ae0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009ae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009aec:	687a      	ldr	r2, [r7, #4]
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	009b      	lsls	r3, r3, #2
 8009af4:	4413      	add	r3, r2
 8009af6:	881b      	ldrh	r3, [r3, #0]
 8009af8:	b29b      	uxth	r3, r3
 8009afa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b02:	827b      	strh	r3, [r7, #18]
 8009b04:	8a7b      	ldrh	r3, [r7, #18]
 8009b06:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009b0a:	827b      	strh	r3, [r7, #18]
 8009b0c:	8a7b      	ldrh	r3, [r7, #18]
 8009b0e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009b12:	827b      	strh	r3, [r7, #18]
 8009b14:	687a      	ldr	r2, [r7, #4]
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	781b      	ldrb	r3, [r3, #0]
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	441a      	add	r2, r3
 8009b1e:	8a7b      	ldrh	r3, [r7, #18]
 8009b20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b30:	b29b      	uxth	r3, r3
 8009b32:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009b34:	2300      	movs	r3, #0
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	371c      	adds	r7, #28
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr

08009b42 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009b42:	b480      	push	{r7}
 8009b44:	b083      	sub	sp, #12
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	6078      	str	r0, [r7, #4]
 8009b4a:	460b      	mov	r3, r1
 8009b4c:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009b4e:	78fb      	ldrb	r3, [r7, #3]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d103      	bne.n	8009b5c <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2280      	movs	r2, #128	; 0x80
 8009b58:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009b5c:	2300      	movs	r3, #0
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	370c      	adds	r7, #12
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr

08009b6a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009b6a:	b480      	push	{r7}
 8009b6c:	b083      	sub	sp, #12
 8009b6e:	af00      	add	r7, sp, #0
 8009b70:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009b72:	2300      	movs	r3, #0
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	370c      	adds	r7, #12
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7e:	4770      	bx	lr

08009b80 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b085      	sub	sp, #20
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009b8e:	b29b      	uxth	r3, r3
 8009b90:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009b92:	68fb      	ldr	r3, [r7, #12]
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3714      	adds	r7, #20
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009ba0:	b480      	push	{r7}
 8009ba2:	b08b      	sub	sp, #44	; 0x2c
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	4611      	mov	r1, r2
 8009bac:	461a      	mov	r2, r3
 8009bae:	460b      	mov	r3, r1
 8009bb0:	80fb      	strh	r3, [r7, #6]
 8009bb2:	4613      	mov	r3, r2
 8009bb4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009bb6:	88bb      	ldrh	r3, [r7, #4]
 8009bb8:	3301      	adds	r3, #1
 8009bba:	085b      	lsrs	r3, r3, #1
 8009bbc:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009bc2:	68bb      	ldr	r3, [r7, #8]
 8009bc4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009bc6:	88fb      	ldrh	r3, [r7, #6]
 8009bc8:	005a      	lsls	r2, r3, #1
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	4413      	add	r3, r2
 8009bce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009bd2:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	627b      	str	r3, [r7, #36]	; 0x24
 8009bd8:	e01e      	b.n	8009c18 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	781b      	ldrb	r3, [r3, #0]
 8009bde:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	3301      	adds	r3, #1
 8009be4:	781b      	ldrb	r3, [r3, #0]
 8009be6:	021b      	lsls	r3, r3, #8
 8009be8:	b21a      	sxth	r2, r3
 8009bea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	b21b      	sxth	r3, r3
 8009bf2:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009bf4:	6a3b      	ldr	r3, [r7, #32]
 8009bf6:	8a7a      	ldrh	r2, [r7, #18]
 8009bf8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009bfa:	6a3b      	ldr	r3, [r7, #32]
 8009bfc:	3302      	adds	r3, #2
 8009bfe:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009c00:	6a3b      	ldr	r3, [r7, #32]
 8009c02:	3302      	adds	r3, #2
 8009c04:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8009c06:	69fb      	ldr	r3, [r7, #28]
 8009c08:	3301      	adds	r3, #1
 8009c0a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009c0c:	69fb      	ldr	r3, [r7, #28]
 8009c0e:	3301      	adds	r3, #1
 8009c10:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c14:	3b01      	subs	r3, #1
 8009c16:	627b      	str	r3, [r7, #36]	; 0x24
 8009c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d1dd      	bne.n	8009bda <USB_WritePMA+0x3a>
  }
}
 8009c1e:	bf00      	nop
 8009c20:	bf00      	nop
 8009c22:	372c      	adds	r7, #44	; 0x2c
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr

08009c2c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b08b      	sub	sp, #44	; 0x2c
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	60f8      	str	r0, [r7, #12]
 8009c34:	60b9      	str	r1, [r7, #8]
 8009c36:	4611      	mov	r1, r2
 8009c38:	461a      	mov	r2, r3
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	80fb      	strh	r3, [r7, #6]
 8009c3e:	4613      	mov	r3, r2
 8009c40:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009c42:	88bb      	ldrh	r3, [r7, #4]
 8009c44:	085b      	lsrs	r3, r3, #1
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009c52:	88fb      	ldrh	r3, [r7, #6]
 8009c54:	005a      	lsls	r2, r3, #1
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	4413      	add	r3, r2
 8009c5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009c5e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009c60:	69bb      	ldr	r3, [r7, #24]
 8009c62:	627b      	str	r3, [r7, #36]	; 0x24
 8009c64:	e01b      	b.n	8009c9e <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009c66:	6a3b      	ldr	r3, [r7, #32]
 8009c68:	881b      	ldrh	r3, [r3, #0]
 8009c6a:	b29b      	uxth	r3, r3
 8009c6c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009c6e:	6a3b      	ldr	r3, [r7, #32]
 8009c70:	3302      	adds	r3, #2
 8009c72:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	b2da      	uxtb	r2, r3
 8009c78:	69fb      	ldr	r3, [r7, #28]
 8009c7a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009c7c:	69fb      	ldr	r3, [r7, #28]
 8009c7e:	3301      	adds	r3, #1
 8009c80:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009c82:	693b      	ldr	r3, [r7, #16]
 8009c84:	0a1b      	lsrs	r3, r3, #8
 8009c86:	b2da      	uxtb	r2, r3
 8009c88:	69fb      	ldr	r3, [r7, #28]
 8009c8a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009c8c:	69fb      	ldr	r3, [r7, #28]
 8009c8e:	3301      	adds	r3, #1
 8009c90:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009c92:	6a3b      	ldr	r3, [r7, #32]
 8009c94:	3302      	adds	r3, #2
 8009c96:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8009c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c9a:	3b01      	subs	r3, #1
 8009c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8009c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d1e0      	bne.n	8009c66 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009ca4:	88bb      	ldrh	r3, [r7, #4]
 8009ca6:	f003 0301 	and.w	r3, r3, #1
 8009caa:	b29b      	uxth	r3, r3
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d007      	beq.n	8009cc0 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8009cb0:	6a3b      	ldr	r3, [r7, #32]
 8009cb2:	881b      	ldrh	r3, [r3, #0]
 8009cb4:	b29b      	uxth	r3, r3
 8009cb6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	b2da      	uxtb	r2, r3
 8009cbc:	69fb      	ldr	r3, [r7, #28]
 8009cbe:	701a      	strb	r2, [r3, #0]
  }
}
 8009cc0:	bf00      	nop
 8009cc2:	372c      	adds	r7, #44	; 0x2c
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr

08009ccc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b084      	sub	sp, #16
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	6078      	str	r0, [r7, #4]
 8009cd4:	460b      	mov	r3, r1
 8009cd6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	7c1b      	ldrb	r3, [r3, #16]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d115      	bne.n	8009d10 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ce4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ce8:	2202      	movs	r2, #2
 8009cea:	2181      	movs	r1, #129	; 0x81
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f001 ff7a 	bl	800bbe6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009cf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cfc:	2202      	movs	r2, #2
 8009cfe:	2101      	movs	r1, #1
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f001 ff70 	bl	800bbe6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2201      	movs	r2, #1
 8009d0a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009d0e:	e012      	b.n	8009d36 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009d10:	2340      	movs	r3, #64	; 0x40
 8009d12:	2202      	movs	r2, #2
 8009d14:	2181      	movs	r1, #129	; 0x81
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f001 ff65 	bl	800bbe6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009d22:	2340      	movs	r3, #64	; 0x40
 8009d24:	2202      	movs	r2, #2
 8009d26:	2101      	movs	r1, #1
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f001 ff5c 	bl	800bbe6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2201      	movs	r2, #1
 8009d32:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009d36:	2308      	movs	r3, #8
 8009d38:	2203      	movs	r2, #3
 8009d3a:	2182      	movs	r1, #130	; 0x82
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f001 ff52 	bl	800bbe6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2201      	movs	r2, #1
 8009d46:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009d48:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009d4c:	f002 f874 	bl	800be38 <USBD_static_malloc>
 8009d50:	4602      	mov	r2, r0
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d102      	bne.n	8009d68 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009d62:	2301      	movs	r3, #1
 8009d64:	73fb      	strb	r3, [r7, #15]
 8009d66:	e026      	b.n	8009db6 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d6e:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	2200      	movs	r2, #0
 8009d86:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	7c1b      	ldrb	r3, [r3, #16]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d109      	bne.n	8009da6 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009d98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d9c:	2101      	movs	r1, #1
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f002 f813 	bl	800bdca <USBD_LL_PrepareReceive>
 8009da4:	e007      	b.n	8009db6 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009dac:	2340      	movs	r3, #64	; 0x40
 8009dae:	2101      	movs	r1, #1
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f002 f80a 	bl	800bdca <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3710      	adds	r7, #16
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b084      	sub	sp, #16
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	460b      	mov	r3, r1
 8009dca:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009dd0:	2181      	movs	r1, #129	; 0x81
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f001 ff2d 	bl	800bc32 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009dde:	2101      	movs	r1, #1
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f001 ff26 	bl	800bc32 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009dee:	2182      	movs	r1, #130	; 0x82
 8009df0:	6878      	ldr	r0, [r7, #4]
 8009df2:	f001 ff1e 	bl	800bc32 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d00e      	beq.n	8009e24 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e0c:	685b      	ldr	r3, [r3, #4]
 8009e0e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e16:	4618      	mov	r0, r3
 8009e18:	f002 f81c 	bl	800be54 <USBD_static_free>
    pdev->pClassData = NULL;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2200      	movs	r2, #0
 8009e20:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8009e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3710      	adds	r7, #16
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}

08009e2e <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009e2e:	b580      	push	{r7, lr}
 8009e30:	b086      	sub	sp, #24
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
 8009e36:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e3e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009e40:	2300      	movs	r3, #0
 8009e42:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009e44:	2300      	movs	r3, #0
 8009e46:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d039      	beq.n	8009ecc <USBD_CDC_Setup+0x9e>
 8009e58:	2b20      	cmp	r3, #32
 8009e5a:	d17f      	bne.n	8009f5c <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	88db      	ldrh	r3, [r3, #6]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d029      	beq.n	8009eb8 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	b25b      	sxtb	r3, r3
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	da11      	bge.n	8009e92 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e74:	689b      	ldr	r3, [r3, #8]
 8009e76:	683a      	ldr	r2, [r7, #0]
 8009e78:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009e7a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009e7c:	683a      	ldr	r2, [r7, #0]
 8009e7e:	88d2      	ldrh	r2, [r2, #6]
 8009e80:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009e82:	6939      	ldr	r1, [r7, #16]
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	88db      	ldrh	r3, [r3, #6]
 8009e88:	461a      	mov	r2, r3
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f001 fa13 	bl	800b2b6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009e90:	e06b      	b.n	8009f6a <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	785a      	ldrb	r2, [r3, #1]
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	88db      	ldrh	r3, [r3, #6]
 8009ea0:	b2da      	uxtb	r2, r3
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009ea8:	6939      	ldr	r1, [r7, #16]
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	88db      	ldrh	r3, [r3, #6]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	6878      	ldr	r0, [r7, #4]
 8009eb2:	f001 fa2e 	bl	800b312 <USBD_CtlPrepareRx>
      break;
 8009eb6:	e058      	b.n	8009f6a <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ebe:	689b      	ldr	r3, [r3, #8]
 8009ec0:	683a      	ldr	r2, [r7, #0]
 8009ec2:	7850      	ldrb	r0, [r2, #1]
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	6839      	ldr	r1, [r7, #0]
 8009ec8:	4798      	blx	r3
      break;
 8009eca:	e04e      	b.n	8009f6a <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	785b      	ldrb	r3, [r3, #1]
 8009ed0:	2b0b      	cmp	r3, #11
 8009ed2:	d02e      	beq.n	8009f32 <USBD_CDC_Setup+0x104>
 8009ed4:	2b0b      	cmp	r3, #11
 8009ed6:	dc38      	bgt.n	8009f4a <USBD_CDC_Setup+0x11c>
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d002      	beq.n	8009ee2 <USBD_CDC_Setup+0xb4>
 8009edc:	2b0a      	cmp	r3, #10
 8009ede:	d014      	beq.n	8009f0a <USBD_CDC_Setup+0xdc>
 8009ee0:	e033      	b.n	8009f4a <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ee8:	2b03      	cmp	r3, #3
 8009eea:	d107      	bne.n	8009efc <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009eec:	f107 030c 	add.w	r3, r7, #12
 8009ef0:	2202      	movs	r2, #2
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f001 f9de 	bl	800b2b6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009efa:	e02e      	b.n	8009f5a <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009efc:	6839      	ldr	r1, [r7, #0]
 8009efe:	6878      	ldr	r0, [r7, #4]
 8009f00:	f001 f96e 	bl	800b1e0 <USBD_CtlError>
            ret = USBD_FAIL;
 8009f04:	2302      	movs	r3, #2
 8009f06:	75fb      	strb	r3, [r7, #23]
          break;
 8009f08:	e027      	b.n	8009f5a <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f10:	2b03      	cmp	r3, #3
 8009f12:	d107      	bne.n	8009f24 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009f14:	f107 030f 	add.w	r3, r7, #15
 8009f18:	2201      	movs	r2, #1
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f001 f9ca 	bl	800b2b6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009f22:	e01a      	b.n	8009f5a <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009f24:	6839      	ldr	r1, [r7, #0]
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f001 f95a 	bl	800b1e0 <USBD_CtlError>
            ret = USBD_FAIL;
 8009f2c:	2302      	movs	r3, #2
 8009f2e:	75fb      	strb	r3, [r7, #23]
          break;
 8009f30:	e013      	b.n	8009f5a <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f38:	2b03      	cmp	r3, #3
 8009f3a:	d00d      	beq.n	8009f58 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009f3c:	6839      	ldr	r1, [r7, #0]
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f001 f94e 	bl	800b1e0 <USBD_CtlError>
            ret = USBD_FAIL;
 8009f44:	2302      	movs	r3, #2
 8009f46:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009f48:	e006      	b.n	8009f58 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8009f4a:	6839      	ldr	r1, [r7, #0]
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f001 f947 	bl	800b1e0 <USBD_CtlError>
          ret = USBD_FAIL;
 8009f52:	2302      	movs	r3, #2
 8009f54:	75fb      	strb	r3, [r7, #23]
          break;
 8009f56:	e000      	b.n	8009f5a <USBD_CDC_Setup+0x12c>
          break;
 8009f58:	bf00      	nop
      }
      break;
 8009f5a:	e006      	b.n	8009f6a <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8009f5c:	6839      	ldr	r1, [r7, #0]
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f001 f93e 	bl	800b1e0 <USBD_CtlError>
      ret = USBD_FAIL;
 8009f64:	2302      	movs	r3, #2
 8009f66:	75fb      	strb	r3, [r7, #23]
      break;
 8009f68:	bf00      	nop
  }

  return ret;
 8009f6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3718      	adds	r7, #24
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b084      	sub	sp, #16
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f86:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009f8e:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d03a      	beq.n	800a010 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009f9a:	78fa      	ldrb	r2, [r7, #3]
 8009f9c:	6879      	ldr	r1, [r7, #4]
 8009f9e:	4613      	mov	r3, r2
 8009fa0:	009b      	lsls	r3, r3, #2
 8009fa2:	4413      	add	r3, r2
 8009fa4:	009b      	lsls	r3, r3, #2
 8009fa6:	440b      	add	r3, r1
 8009fa8:	331c      	adds	r3, #28
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d029      	beq.n	800a004 <USBD_CDC_DataIn+0x90>
 8009fb0:	78fa      	ldrb	r2, [r7, #3]
 8009fb2:	6879      	ldr	r1, [r7, #4]
 8009fb4:	4613      	mov	r3, r2
 8009fb6:	009b      	lsls	r3, r3, #2
 8009fb8:	4413      	add	r3, r2
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	440b      	add	r3, r1
 8009fbe:	331c      	adds	r3, #28
 8009fc0:	681a      	ldr	r2, [r3, #0]
 8009fc2:	78f9      	ldrb	r1, [r7, #3]
 8009fc4:	68b8      	ldr	r0, [r7, #8]
 8009fc6:	460b      	mov	r3, r1
 8009fc8:	009b      	lsls	r3, r3, #2
 8009fca:	440b      	add	r3, r1
 8009fcc:	00db      	lsls	r3, r3, #3
 8009fce:	4403      	add	r3, r0
 8009fd0:	3338      	adds	r3, #56	; 0x38
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	fbb2 f1f3 	udiv	r1, r2, r3
 8009fd8:	fb01 f303 	mul.w	r3, r1, r3
 8009fdc:	1ad3      	subs	r3, r2, r3
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d110      	bne.n	800a004 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009fe2:	78fa      	ldrb	r2, [r7, #3]
 8009fe4:	6879      	ldr	r1, [r7, #4]
 8009fe6:	4613      	mov	r3, r2
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	4413      	add	r3, r2
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	440b      	add	r3, r1
 8009ff0:	331c      	adds	r3, #28
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009ff6:	78f9      	ldrb	r1, [r7, #3]
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f001 fec1 	bl	800bd84 <USBD_LL_Transmit>
 800a002:	e003      	b.n	800a00c <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	2200      	movs	r2, #0
 800a008:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800a00c:	2300      	movs	r3, #0
 800a00e:	e000      	b.n	800a012 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800a010:	2302      	movs	r3, #2
  }
}
 800a012:	4618      	mov	r0, r3
 800a014:	3710      	adds	r7, #16
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}

0800a01a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a01a:	b580      	push	{r7, lr}
 800a01c:	b084      	sub	sp, #16
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
 800a022:	460b      	mov	r3, r1
 800a024:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a02c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a02e:	78fb      	ldrb	r3, [r7, #3]
 800a030:	4619      	mov	r1, r3
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f001 feec 	bl	800be10 <USBD_LL_GetRxDataSize>
 800a038:	4602      	mov	r2, r0
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00d      	beq.n	800a066 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a050:	68db      	ldr	r3, [r3, #12]
 800a052:	68fa      	ldr	r2, [r7, #12]
 800a054:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a058:	68fa      	ldr	r2, [r7, #12]
 800a05a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a05e:	4611      	mov	r1, r2
 800a060:	4798      	blx	r3

    return USBD_OK;
 800a062:	2300      	movs	r3, #0
 800a064:	e000      	b.n	800a068 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800a066:	2302      	movs	r3, #2
  }
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3710      	adds	r7, #16
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b084      	sub	sp, #16
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a07e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a086:	2b00      	cmp	r3, #0
 800a088:	d015      	beq.n	800a0b6 <USBD_CDC_EP0_RxReady+0x46>
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a090:	2bff      	cmp	r3, #255	; 0xff
 800a092:	d010      	beq.n	800a0b6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a09a:	689b      	ldr	r3, [r3, #8]
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800a0a2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a0a4:	68fa      	ldr	r2, [r7, #12]
 800a0a6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a0aa:	b292      	uxth	r2, r2
 800a0ac:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	22ff      	movs	r2, #255	; 0xff
 800a0b2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800a0b6:	2300      	movs	r3, #0
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3710      	adds	r7, #16
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2243      	movs	r2, #67	; 0x43
 800a0cc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a0ce:	4b03      	ldr	r3, [pc, #12]	; (800a0dc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	370c      	adds	r7, #12
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr
 800a0dc:	200000e4 	.word	0x200000e4

0800a0e0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a0e0:	b480      	push	{r7}
 800a0e2:	b083      	sub	sp, #12
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2243      	movs	r2, #67	; 0x43
 800a0ec:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a0ee:	4b03      	ldr	r3, [pc, #12]	; (800a0fc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	370c      	adds	r7, #12
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr
 800a0fc:	200000a0 	.word	0x200000a0

0800a100 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a100:	b480      	push	{r7}
 800a102:	b083      	sub	sp, #12
 800a104:	af00      	add	r7, sp, #0
 800a106:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2243      	movs	r2, #67	; 0x43
 800a10c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a10e:	4b03      	ldr	r3, [pc, #12]	; (800a11c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a110:	4618      	mov	r0, r3
 800a112:	370c      	adds	r7, #12
 800a114:	46bd      	mov	sp, r7
 800a116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11a:	4770      	bx	lr
 800a11c:	20000128 	.word	0x20000128

0800a120 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a120:	b480      	push	{r7}
 800a122:	b083      	sub	sp, #12
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	220a      	movs	r2, #10
 800a12c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a12e:	4b03      	ldr	r3, [pc, #12]	; (800a13c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a130:	4618      	mov	r0, r3
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr
 800a13c:	2000005c 	.word	0x2000005c

0800a140 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a140:	b480      	push	{r7}
 800a142:	b085      	sub	sp, #20
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a14a:	2302      	movs	r3, #2
 800a14c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d005      	beq.n	800a160 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	683a      	ldr	r2, [r7, #0]
 800a158:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800a15c:	2300      	movs	r3, #0
 800a15e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a160:	7bfb      	ldrb	r3, [r7, #15]
}
 800a162:	4618      	mov	r0, r3
 800a164:	3714      	adds	r7, #20
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr

0800a16e <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a16e:	b480      	push	{r7}
 800a170:	b087      	sub	sp, #28
 800a172:	af00      	add	r7, sp, #0
 800a174:	60f8      	str	r0, [r7, #12]
 800a176:	60b9      	str	r1, [r7, #8]
 800a178:	4613      	mov	r3, r2
 800a17a:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a182:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	68ba      	ldr	r2, [r7, #8]
 800a188:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a18c:	88fa      	ldrh	r2, [r7, #6]
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a194:	2300      	movs	r3, #0
}
 800a196:	4618      	mov	r0, r3
 800a198:	371c      	adds	r7, #28
 800a19a:	46bd      	mov	sp, r7
 800a19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a0:	4770      	bx	lr

0800a1a2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a1a2:	b480      	push	{r7}
 800a1a4:	b085      	sub	sp, #20
 800a1a6:	af00      	add	r7, sp, #0
 800a1a8:	6078      	str	r0, [r7, #4]
 800a1aa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1b2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	683a      	ldr	r2, [r7, #0]
 800a1b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a1bc:	2300      	movs	r3, #0
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	3714      	adds	r7, #20
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr

0800a1ca <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a1ca:	b580      	push	{r7, lr}
 800a1cc:	b084      	sub	sp, #16
 800a1ce:	af00      	add	r7, sp, #0
 800a1d0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1d8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d01c      	beq.n	800a21e <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d115      	bne.n	800a21a <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	2201      	movs	r2, #1
 800a1f2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a20c:	b29b      	uxth	r3, r3
 800a20e:	2181      	movs	r1, #129	; 0x81
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f001 fdb7 	bl	800bd84 <USBD_LL_Transmit>

      return USBD_OK;
 800a216:	2300      	movs	r3, #0
 800a218:	e002      	b.n	800a220 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800a21a:	2301      	movs	r3, #1
 800a21c:	e000      	b.n	800a220 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800a21e:	2302      	movs	r3, #2
  }
}
 800a220:	4618      	mov	r0, r3
 800a222:	3710      	adds	r7, #16
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b084      	sub	sp, #16
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a236:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d017      	beq.n	800a272 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	7c1b      	ldrb	r3, [r3, #16]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d109      	bne.n	800a25e <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a250:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a254:	2101      	movs	r1, #1
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f001 fdb7 	bl	800bdca <USBD_LL_PrepareReceive>
 800a25c:	e007      	b.n	800a26e <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a264:	2340      	movs	r3, #64	; 0x40
 800a266:	2101      	movs	r1, #1
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f001 fdae 	bl	800bdca <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a26e:	2300      	movs	r3, #0
 800a270:	e000      	b.n	800a274 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a272:	2302      	movs	r3, #2
  }
}
 800a274:	4618      	mov	r0, r3
 800a276:	3710      	adds	r7, #16
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}

0800a27c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b084      	sub	sp, #16
 800a280:	af00      	add	r7, sp, #0
 800a282:	60f8      	str	r0, [r7, #12]
 800a284:	60b9      	str	r1, [r7, #8]
 800a286:	4613      	mov	r3, r2
 800a288:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d101      	bne.n	800a294 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a290:	2302      	movs	r3, #2
 800a292:	e01a      	b.n	800a2ca <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d003      	beq.n	800a2a6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d003      	beq.n	800a2b4 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	68ba      	ldr	r2, [r7, #8]
 800a2b0:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	79fa      	ldrb	r2, [r7, #7]
 800a2c0:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a2c2:	68f8      	ldr	r0, [r7, #12]
 800a2c4:	f001 fc1a 	bl	800bafc <USBD_LL_Init>

  return USBD_OK;
 800a2c8:	2300      	movs	r3, #0
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	3710      	adds	r7, #16
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}

0800a2d2 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a2d2:	b480      	push	{r7}
 800a2d4:	b085      	sub	sp, #20
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
 800a2da:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d006      	beq.n	800a2f4 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	683a      	ldr	r2, [r7, #0]
 800a2ea:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	73fb      	strb	r3, [r7, #15]
 800a2f2:	e001      	b.n	800a2f8 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a2f4:	2302      	movs	r3, #2
 800a2f6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a2f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3714      	adds	r7, #20
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b082      	sub	sp, #8
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f001 fc4e 	bl	800bbb0 <USBD_LL_Start>

  return USBD_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3708      	adds	r7, #8
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a31e:	b480      	push	{r7}
 800a320:	b083      	sub	sp, #12
 800a322:	af00      	add	r7, sp, #0
 800a324:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a326:	2300      	movs	r3, #0
}
 800a328:	4618      	mov	r0, r3
 800a32a:	370c      	adds	r7, #12
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr

0800a334 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b084      	sub	sp, #16
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	460b      	mov	r3, r1
 800a33e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a340:	2302      	movs	r3, #2
 800a342:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d00c      	beq.n	800a368 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	78fa      	ldrb	r2, [r7, #3]
 800a358:	4611      	mov	r1, r2
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	4798      	blx	r3
 800a35e:	4603      	mov	r3, r0
 800a360:	2b00      	cmp	r3, #0
 800a362:	d101      	bne.n	800a368 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a364:	2300      	movs	r3, #0
 800a366:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a368:	7bfb      	ldrb	r3, [r7, #15]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a372:	b580      	push	{r7, lr}
 800a374:	b082      	sub	sp, #8
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
 800a37a:	460b      	mov	r3, r1
 800a37c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a384:	685b      	ldr	r3, [r3, #4]
 800a386:	78fa      	ldrb	r2, [r7, #3]
 800a388:	4611      	mov	r1, r2
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	4798      	blx	r3

  return USBD_OK;
 800a38e:	2300      	movs	r3, #0
}
 800a390:	4618      	mov	r0, r3
 800a392:	3708      	adds	r7, #8
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}

0800a398 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b082      	sub	sp, #8
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a3a8:	6839      	ldr	r1, [r7, #0]
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f000 fedb 	bl	800b166 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a3be:	461a      	mov	r2, r3
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a3cc:	f003 031f 	and.w	r3, r3, #31
 800a3d0:	2b02      	cmp	r3, #2
 800a3d2:	d016      	beq.n	800a402 <USBD_LL_SetupStage+0x6a>
 800a3d4:	2b02      	cmp	r3, #2
 800a3d6:	d81c      	bhi.n	800a412 <USBD_LL_SetupStage+0x7a>
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d002      	beq.n	800a3e2 <USBD_LL_SetupStage+0x4a>
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d008      	beq.n	800a3f2 <USBD_LL_SetupStage+0x5a>
 800a3e0:	e017      	b.n	800a412 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f000 f9ce 	bl	800a78c <USBD_StdDevReq>
      break;
 800a3f0:	e01a      	b.n	800a428 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a3f8:	4619      	mov	r1, r3
 800a3fa:	6878      	ldr	r0, [r7, #4]
 800a3fc:	f000 fa30 	bl	800a860 <USBD_StdItfReq>
      break;
 800a400:	e012      	b.n	800a428 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a408:	4619      	mov	r1, r3
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 fa70 	bl	800a8f0 <USBD_StdEPReq>
      break;
 800a410:	e00a      	b.n	800a428 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a418:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a41c:	b2db      	uxtb	r3, r3
 800a41e:	4619      	mov	r1, r3
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f001 fc25 	bl	800bc70 <USBD_LL_StallEP>
      break;
 800a426:	bf00      	nop
  }

  return USBD_OK;
 800a428:	2300      	movs	r3, #0
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3708      	adds	r7, #8
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a432:	b580      	push	{r7, lr}
 800a434:	b086      	sub	sp, #24
 800a436:	af00      	add	r7, sp, #0
 800a438:	60f8      	str	r0, [r7, #12]
 800a43a:	460b      	mov	r3, r1
 800a43c:	607a      	str	r2, [r7, #4]
 800a43e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a440:	7afb      	ldrb	r3, [r7, #11]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d14b      	bne.n	800a4de <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a44c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a454:	2b03      	cmp	r3, #3
 800a456:	d134      	bne.n	800a4c2 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	68da      	ldr	r2, [r3, #12]
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	691b      	ldr	r3, [r3, #16]
 800a460:	429a      	cmp	r2, r3
 800a462:	d919      	bls.n	800a498 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a464:	697b      	ldr	r3, [r7, #20]
 800a466:	68da      	ldr	r2, [r3, #12]
 800a468:	697b      	ldr	r3, [r7, #20]
 800a46a:	691b      	ldr	r3, [r3, #16]
 800a46c:	1ad2      	subs	r2, r2, r3
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	68da      	ldr	r2, [r3, #12]
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a47a:	429a      	cmp	r2, r3
 800a47c:	d203      	bcs.n	800a486 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a47e:	697b      	ldr	r3, [r7, #20]
 800a480:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a482:	b29b      	uxth	r3, r3
 800a484:	e002      	b.n	800a48c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a48a:	b29b      	uxth	r3, r3
 800a48c:	461a      	mov	r2, r3
 800a48e:	6879      	ldr	r1, [r7, #4]
 800a490:	68f8      	ldr	r0, [r7, #12]
 800a492:	f000 ff5c 	bl	800b34e <USBD_CtlContinueRx>
 800a496:	e038      	b.n	800a50a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a49e:	691b      	ldr	r3, [r3, #16]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d00a      	beq.n	800a4ba <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a4aa:	2b03      	cmp	r3, #3
 800a4ac:	d105      	bne.n	800a4ba <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a4b4:	691b      	ldr	r3, [r3, #16]
 800a4b6:	68f8      	ldr	r0, [r7, #12]
 800a4b8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a4ba:	68f8      	ldr	r0, [r7, #12]
 800a4bc:	f000 ff59 	bl	800b372 <USBD_CtlSendStatus>
 800a4c0:	e023      	b.n	800a50a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a4c8:	2b05      	cmp	r3, #5
 800a4ca:	d11e      	bne.n	800a50a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a4d4:	2100      	movs	r1, #0
 800a4d6:	68f8      	ldr	r0, [r7, #12]
 800a4d8:	f001 fbca 	bl	800bc70 <USBD_LL_StallEP>
 800a4dc:	e015      	b.n	800a50a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a4e4:	699b      	ldr	r3, [r3, #24]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d00d      	beq.n	800a506 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a4f0:	2b03      	cmp	r3, #3
 800a4f2:	d108      	bne.n	800a506 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a4fa:	699b      	ldr	r3, [r3, #24]
 800a4fc:	7afa      	ldrb	r2, [r7, #11]
 800a4fe:	4611      	mov	r1, r2
 800a500:	68f8      	ldr	r0, [r7, #12]
 800a502:	4798      	blx	r3
 800a504:	e001      	b.n	800a50a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a506:	2302      	movs	r3, #2
 800a508:	e000      	b.n	800a50c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a50a:	2300      	movs	r3, #0
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	3718      	adds	r7, #24
 800a510:	46bd      	mov	sp, r7
 800a512:	bd80      	pop	{r7, pc}

0800a514 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b086      	sub	sp, #24
 800a518:	af00      	add	r7, sp, #0
 800a51a:	60f8      	str	r0, [r7, #12]
 800a51c:	460b      	mov	r3, r1
 800a51e:	607a      	str	r2, [r7, #4]
 800a520:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a522:	7afb      	ldrb	r3, [r7, #11]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d17f      	bne.n	800a628 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	3314      	adds	r3, #20
 800a52c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a534:	2b02      	cmp	r3, #2
 800a536:	d15c      	bne.n	800a5f2 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	68da      	ldr	r2, [r3, #12]
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	691b      	ldr	r3, [r3, #16]
 800a540:	429a      	cmp	r2, r3
 800a542:	d915      	bls.n	800a570 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	68da      	ldr	r2, [r3, #12]
 800a548:	697b      	ldr	r3, [r7, #20]
 800a54a:	691b      	ldr	r3, [r3, #16]
 800a54c:	1ad2      	subs	r2, r2, r3
 800a54e:	697b      	ldr	r3, [r7, #20]
 800a550:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	68db      	ldr	r3, [r3, #12]
 800a556:	b29b      	uxth	r3, r3
 800a558:	461a      	mov	r2, r3
 800a55a:	6879      	ldr	r1, [r7, #4]
 800a55c:	68f8      	ldr	r0, [r7, #12]
 800a55e:	f000 fec6 	bl	800b2ee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a562:	2300      	movs	r3, #0
 800a564:	2200      	movs	r2, #0
 800a566:	2100      	movs	r1, #0
 800a568:	68f8      	ldr	r0, [r7, #12]
 800a56a:	f001 fc2e 	bl	800bdca <USBD_LL_PrepareReceive>
 800a56e:	e04e      	b.n	800a60e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	689b      	ldr	r3, [r3, #8]
 800a574:	697a      	ldr	r2, [r7, #20]
 800a576:	6912      	ldr	r2, [r2, #16]
 800a578:	fbb3 f1f2 	udiv	r1, r3, r2
 800a57c:	fb01 f202 	mul.w	r2, r1, r2
 800a580:	1a9b      	subs	r3, r3, r2
 800a582:	2b00      	cmp	r3, #0
 800a584:	d11c      	bne.n	800a5c0 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	689a      	ldr	r2, [r3, #8]
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a58e:	429a      	cmp	r2, r3
 800a590:	d316      	bcc.n	800a5c0 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	689a      	ldr	r2, [r3, #8]
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a59c:	429a      	cmp	r2, r3
 800a59e:	d20f      	bcs.n	800a5c0 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	68f8      	ldr	r0, [r7, #12]
 800a5a6:	f000 fea2 	bl	800b2ee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	2100      	movs	r1, #0
 800a5b8:	68f8      	ldr	r0, [r7, #12]
 800a5ba:	f001 fc06 	bl	800bdca <USBD_LL_PrepareReceive>
 800a5be:	e026      	b.n	800a60e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a5c6:	68db      	ldr	r3, [r3, #12]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d00a      	beq.n	800a5e2 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a5d2:	2b03      	cmp	r3, #3
 800a5d4:	d105      	bne.n	800a5e2 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	68f8      	ldr	r0, [r7, #12]
 800a5e0:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a5e2:	2180      	movs	r1, #128	; 0x80
 800a5e4:	68f8      	ldr	r0, [r7, #12]
 800a5e6:	f001 fb43 	bl	800bc70 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a5ea:	68f8      	ldr	r0, [r7, #12]
 800a5ec:	f000 fed4 	bl	800b398 <USBD_CtlReceiveStatus>
 800a5f0:	e00d      	b.n	800a60e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a5f8:	2b04      	cmp	r3, #4
 800a5fa:	d004      	beq.n	800a606 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a602:	2b00      	cmp	r3, #0
 800a604:	d103      	bne.n	800a60e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a606:	2180      	movs	r1, #128	; 0x80
 800a608:	68f8      	ldr	r0, [r7, #12]
 800a60a:	f001 fb31 	bl	800bc70 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a614:	2b01      	cmp	r3, #1
 800a616:	d11d      	bne.n	800a654 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a618:	68f8      	ldr	r0, [r7, #12]
 800a61a:	f7ff fe80 	bl	800a31e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2200      	movs	r2, #0
 800a622:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a626:	e015      	b.n	800a654 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a62e:	695b      	ldr	r3, [r3, #20]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d00d      	beq.n	800a650 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a63a:	2b03      	cmp	r3, #3
 800a63c:	d108      	bne.n	800a650 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a644:	695b      	ldr	r3, [r3, #20]
 800a646:	7afa      	ldrb	r2, [r7, #11]
 800a648:	4611      	mov	r1, r2
 800a64a:	68f8      	ldr	r0, [r7, #12]
 800a64c:	4798      	blx	r3
 800a64e:	e001      	b.n	800a654 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a650:	2302      	movs	r3, #2
 800a652:	e000      	b.n	800a656 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a654:	2300      	movs	r3, #0
}
 800a656:	4618      	mov	r0, r3
 800a658:	3718      	adds	r7, #24
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}

0800a65e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a65e:	b580      	push	{r7, lr}
 800a660:	b082      	sub	sp, #8
 800a662:	af00      	add	r7, sp, #0
 800a664:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a666:	2340      	movs	r3, #64	; 0x40
 800a668:	2200      	movs	r2, #0
 800a66a:	2100      	movs	r1, #0
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f001 faba 	bl	800bbe6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2201      	movs	r2, #1
 800a676:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2240      	movs	r2, #64	; 0x40
 800a67e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a682:	2340      	movs	r3, #64	; 0x40
 800a684:	2200      	movs	r2, #0
 800a686:	2180      	movs	r1, #128	; 0x80
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f001 faac 	bl	800bbe6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2201      	movs	r2, #1
 800a692:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2240      	movs	r2, #64	; 0x40
 800a698:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2201      	movs	r2, #1
 800a69e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d009      	beq.n	800a6d6 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	6852      	ldr	r2, [r2, #4]
 800a6ce:	b2d2      	uxtb	r2, r2
 800a6d0:	4611      	mov	r1, r2
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	4798      	blx	r3
  }

  return USBD_OK;
 800a6d6:	2300      	movs	r3, #0
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3708      	adds	r7, #8
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b083      	sub	sp, #12
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	78fa      	ldrb	r2, [r7, #3]
 800a6f0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a6f2:	2300      	movs	r3, #0
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	370c      	adds	r7, #12
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr

0800a700 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a700:	b480      	push	{r7}
 800a702:	b083      	sub	sp, #12
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2204      	movs	r2, #4
 800a718:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a71c:	2300      	movs	r3, #0
}
 800a71e:	4618      	mov	r0, r3
 800a720:	370c      	adds	r7, #12
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr

0800a72a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a72a:	b480      	push	{r7}
 800a72c:	b083      	sub	sp, #12
 800a72e:	af00      	add	r7, sp, #0
 800a730:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a738:	2b04      	cmp	r3, #4
 800a73a:	d105      	bne.n	800a748 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a748:	2300      	movs	r3, #0
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	370c      	adds	r7, #12
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr

0800a756 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a756:	b580      	push	{r7, lr}
 800a758:	b082      	sub	sp, #8
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a764:	2b03      	cmp	r3, #3
 800a766:	d10b      	bne.n	800a780 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a76e:	69db      	ldr	r3, [r3, #28]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d005      	beq.n	800a780 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a77a:	69db      	ldr	r3, [r3, #28]
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a780:	2300      	movs	r3, #0
}
 800a782:	4618      	mov	r0, r3
 800a784:	3708      	adds	r7, #8
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}
	...

0800a78c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b084      	sub	sp, #16
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
 800a794:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a796:	2300      	movs	r3, #0
 800a798:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a7a2:	2b40      	cmp	r3, #64	; 0x40
 800a7a4:	d005      	beq.n	800a7b2 <USBD_StdDevReq+0x26>
 800a7a6:	2b40      	cmp	r3, #64	; 0x40
 800a7a8:	d84f      	bhi.n	800a84a <USBD_StdDevReq+0xbe>
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d009      	beq.n	800a7c2 <USBD_StdDevReq+0x36>
 800a7ae:	2b20      	cmp	r3, #32
 800a7b0:	d14b      	bne.n	800a84a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7b8:	689b      	ldr	r3, [r3, #8]
 800a7ba:	6839      	ldr	r1, [r7, #0]
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	4798      	blx	r3
      break;
 800a7c0:	e048      	b.n	800a854 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	785b      	ldrb	r3, [r3, #1]
 800a7c6:	2b09      	cmp	r3, #9
 800a7c8:	d839      	bhi.n	800a83e <USBD_StdDevReq+0xb2>
 800a7ca:	a201      	add	r2, pc, #4	; (adr r2, 800a7d0 <USBD_StdDevReq+0x44>)
 800a7cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7d0:	0800a821 	.word	0x0800a821
 800a7d4:	0800a835 	.word	0x0800a835
 800a7d8:	0800a83f 	.word	0x0800a83f
 800a7dc:	0800a82b 	.word	0x0800a82b
 800a7e0:	0800a83f 	.word	0x0800a83f
 800a7e4:	0800a803 	.word	0x0800a803
 800a7e8:	0800a7f9 	.word	0x0800a7f9
 800a7ec:	0800a83f 	.word	0x0800a83f
 800a7f0:	0800a817 	.word	0x0800a817
 800a7f4:	0800a80d 	.word	0x0800a80d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a7f8:	6839      	ldr	r1, [r7, #0]
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 f9dc 	bl	800abb8 <USBD_GetDescriptor>
          break;
 800a800:	e022      	b.n	800a848 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a802:	6839      	ldr	r1, [r7, #0]
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f000 fb3f 	bl	800ae88 <USBD_SetAddress>
          break;
 800a80a:	e01d      	b.n	800a848 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a80c:	6839      	ldr	r1, [r7, #0]
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f000 fb7e 	bl	800af10 <USBD_SetConfig>
          break;
 800a814:	e018      	b.n	800a848 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a816:	6839      	ldr	r1, [r7, #0]
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f000 fc07 	bl	800b02c <USBD_GetConfig>
          break;
 800a81e:	e013      	b.n	800a848 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a820:	6839      	ldr	r1, [r7, #0]
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 fc37 	bl	800b096 <USBD_GetStatus>
          break;
 800a828:	e00e      	b.n	800a848 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a82a:	6839      	ldr	r1, [r7, #0]
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 fc65 	bl	800b0fc <USBD_SetFeature>
          break;
 800a832:	e009      	b.n	800a848 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a834:	6839      	ldr	r1, [r7, #0]
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fc74 	bl	800b124 <USBD_ClrFeature>
          break;
 800a83c:	e004      	b.n	800a848 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a83e:	6839      	ldr	r1, [r7, #0]
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f000 fccd 	bl	800b1e0 <USBD_CtlError>
          break;
 800a846:	bf00      	nop
      }
      break;
 800a848:	e004      	b.n	800a854 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a84a:	6839      	ldr	r1, [r7, #0]
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	f000 fcc7 	bl	800b1e0 <USBD_CtlError>
      break;
 800a852:	bf00      	nop
  }

  return ret;
 800a854:	7bfb      	ldrb	r3, [r7, #15]
}
 800a856:	4618      	mov	r0, r3
 800a858:	3710      	adds	r7, #16
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}
 800a85e:	bf00      	nop

0800a860 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b084      	sub	sp, #16
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a86a:	2300      	movs	r3, #0
 800a86c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a876:	2b40      	cmp	r3, #64	; 0x40
 800a878:	d005      	beq.n	800a886 <USBD_StdItfReq+0x26>
 800a87a:	2b40      	cmp	r3, #64	; 0x40
 800a87c:	d82e      	bhi.n	800a8dc <USBD_StdItfReq+0x7c>
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d001      	beq.n	800a886 <USBD_StdItfReq+0x26>
 800a882:	2b20      	cmp	r3, #32
 800a884:	d12a      	bne.n	800a8dc <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a88c:	3b01      	subs	r3, #1
 800a88e:	2b02      	cmp	r3, #2
 800a890:	d81d      	bhi.n	800a8ce <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	889b      	ldrh	r3, [r3, #4]
 800a896:	b2db      	uxtb	r3, r3
 800a898:	2b01      	cmp	r3, #1
 800a89a:	d813      	bhi.n	800a8c4 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a8a2:	689b      	ldr	r3, [r3, #8]
 800a8a4:	6839      	ldr	r1, [r7, #0]
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	4798      	blx	r3
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	88db      	ldrh	r3, [r3, #6]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d110      	bne.n	800a8d8 <USBD_StdItfReq+0x78>
 800a8b6:	7bfb      	ldrb	r3, [r7, #15]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d10d      	bne.n	800a8d8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 fd58 	bl	800b372 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a8c2:	e009      	b.n	800a8d8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a8c4:	6839      	ldr	r1, [r7, #0]
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f000 fc8a 	bl	800b1e0 <USBD_CtlError>
          break;
 800a8cc:	e004      	b.n	800a8d8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a8ce:	6839      	ldr	r1, [r7, #0]
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f000 fc85 	bl	800b1e0 <USBD_CtlError>
          break;
 800a8d6:	e000      	b.n	800a8da <USBD_StdItfReq+0x7a>
          break;
 800a8d8:	bf00      	nop
      }
      break;
 800a8da:	e004      	b.n	800a8e6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a8dc:	6839      	ldr	r1, [r7, #0]
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f000 fc7e 	bl	800b1e0 <USBD_CtlError>
      break;
 800a8e4:	bf00      	nop
  }

  return USBD_OK;
 800a8e6:	2300      	movs	r3, #0
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	3710      	adds	r7, #16
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}

0800a8f0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b084      	sub	sp, #16
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
 800a8f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	889b      	ldrh	r3, [r3, #4]
 800a902:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	781b      	ldrb	r3, [r3, #0]
 800a908:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a90c:	2b40      	cmp	r3, #64	; 0x40
 800a90e:	d007      	beq.n	800a920 <USBD_StdEPReq+0x30>
 800a910:	2b40      	cmp	r3, #64	; 0x40
 800a912:	f200 8146 	bhi.w	800aba2 <USBD_StdEPReq+0x2b2>
 800a916:	2b00      	cmp	r3, #0
 800a918:	d00a      	beq.n	800a930 <USBD_StdEPReq+0x40>
 800a91a:	2b20      	cmp	r3, #32
 800a91c:	f040 8141 	bne.w	800aba2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	6839      	ldr	r1, [r7, #0]
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	4798      	blx	r3
      break;
 800a92e:	e13d      	b.n	800abac <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	781b      	ldrb	r3, [r3, #0]
 800a934:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a938:	2b20      	cmp	r3, #32
 800a93a:	d10a      	bne.n	800a952 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	6839      	ldr	r1, [r7, #0]
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	4798      	blx	r3
 800a94a:	4603      	mov	r3, r0
 800a94c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a94e:	7bfb      	ldrb	r3, [r7, #15]
 800a950:	e12d      	b.n	800abae <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	785b      	ldrb	r3, [r3, #1]
 800a956:	2b03      	cmp	r3, #3
 800a958:	d007      	beq.n	800a96a <USBD_StdEPReq+0x7a>
 800a95a:	2b03      	cmp	r3, #3
 800a95c:	f300 811b 	bgt.w	800ab96 <USBD_StdEPReq+0x2a6>
 800a960:	2b00      	cmp	r3, #0
 800a962:	d072      	beq.n	800aa4a <USBD_StdEPReq+0x15a>
 800a964:	2b01      	cmp	r3, #1
 800a966:	d03a      	beq.n	800a9de <USBD_StdEPReq+0xee>
 800a968:	e115      	b.n	800ab96 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a970:	2b02      	cmp	r3, #2
 800a972:	d002      	beq.n	800a97a <USBD_StdEPReq+0x8a>
 800a974:	2b03      	cmp	r3, #3
 800a976:	d015      	beq.n	800a9a4 <USBD_StdEPReq+0xb4>
 800a978:	e02b      	b.n	800a9d2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a97a:	7bbb      	ldrb	r3, [r7, #14]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d00c      	beq.n	800a99a <USBD_StdEPReq+0xaa>
 800a980:	7bbb      	ldrb	r3, [r7, #14]
 800a982:	2b80      	cmp	r3, #128	; 0x80
 800a984:	d009      	beq.n	800a99a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a986:	7bbb      	ldrb	r3, [r7, #14]
 800a988:	4619      	mov	r1, r3
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f001 f970 	bl	800bc70 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a990:	2180      	movs	r1, #128	; 0x80
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f001 f96c 	bl	800bc70 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a998:	e020      	b.n	800a9dc <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a99a:	6839      	ldr	r1, [r7, #0]
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f000 fc1f 	bl	800b1e0 <USBD_CtlError>
              break;
 800a9a2:	e01b      	b.n	800a9dc <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	885b      	ldrh	r3, [r3, #2]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d10e      	bne.n	800a9ca <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a9ac:	7bbb      	ldrb	r3, [r7, #14]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d00b      	beq.n	800a9ca <USBD_StdEPReq+0xda>
 800a9b2:	7bbb      	ldrb	r3, [r7, #14]
 800a9b4:	2b80      	cmp	r3, #128	; 0x80
 800a9b6:	d008      	beq.n	800a9ca <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	88db      	ldrh	r3, [r3, #6]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d104      	bne.n	800a9ca <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a9c0:	7bbb      	ldrb	r3, [r7, #14]
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f001 f953 	bl	800bc70 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 fcd1 	bl	800b372 <USBD_CtlSendStatus>

              break;
 800a9d0:	e004      	b.n	800a9dc <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a9d2:	6839      	ldr	r1, [r7, #0]
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 fc03 	bl	800b1e0 <USBD_CtlError>
              break;
 800a9da:	bf00      	nop
          }
          break;
 800a9dc:	e0e0      	b.n	800aba0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9e4:	2b02      	cmp	r3, #2
 800a9e6:	d002      	beq.n	800a9ee <USBD_StdEPReq+0xfe>
 800a9e8:	2b03      	cmp	r3, #3
 800a9ea:	d015      	beq.n	800aa18 <USBD_StdEPReq+0x128>
 800a9ec:	e026      	b.n	800aa3c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a9ee:	7bbb      	ldrb	r3, [r7, #14]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d00c      	beq.n	800aa0e <USBD_StdEPReq+0x11e>
 800a9f4:	7bbb      	ldrb	r3, [r7, #14]
 800a9f6:	2b80      	cmp	r3, #128	; 0x80
 800a9f8:	d009      	beq.n	800aa0e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a9fa:	7bbb      	ldrb	r3, [r7, #14]
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f001 f936 	bl	800bc70 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800aa04:	2180      	movs	r1, #128	; 0x80
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f001 f932 	bl	800bc70 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aa0c:	e01c      	b.n	800aa48 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800aa0e:	6839      	ldr	r1, [r7, #0]
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f000 fbe5 	bl	800b1e0 <USBD_CtlError>
              break;
 800aa16:	e017      	b.n	800aa48 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	885b      	ldrh	r3, [r3, #2]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d112      	bne.n	800aa46 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aa20:	7bbb      	ldrb	r3, [r7, #14]
 800aa22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d004      	beq.n	800aa34 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800aa2a:	7bbb      	ldrb	r3, [r7, #14]
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f001 f93d 	bl	800bcae <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 fc9c 	bl	800b372 <USBD_CtlSendStatus>
              }
              break;
 800aa3a:	e004      	b.n	800aa46 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800aa3c:	6839      	ldr	r1, [r7, #0]
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fbce 	bl	800b1e0 <USBD_CtlError>
              break;
 800aa44:	e000      	b.n	800aa48 <USBD_StdEPReq+0x158>
              break;
 800aa46:	bf00      	nop
          }
          break;
 800aa48:	e0aa      	b.n	800aba0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa50:	2b02      	cmp	r3, #2
 800aa52:	d002      	beq.n	800aa5a <USBD_StdEPReq+0x16a>
 800aa54:	2b03      	cmp	r3, #3
 800aa56:	d032      	beq.n	800aabe <USBD_StdEPReq+0x1ce>
 800aa58:	e097      	b.n	800ab8a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa5a:	7bbb      	ldrb	r3, [r7, #14]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d007      	beq.n	800aa70 <USBD_StdEPReq+0x180>
 800aa60:	7bbb      	ldrb	r3, [r7, #14]
 800aa62:	2b80      	cmp	r3, #128	; 0x80
 800aa64:	d004      	beq.n	800aa70 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800aa66:	6839      	ldr	r1, [r7, #0]
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f000 fbb9 	bl	800b1e0 <USBD_CtlError>
                break;
 800aa6e:	e091      	b.n	800ab94 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	da0b      	bge.n	800aa90 <USBD_StdEPReq+0x1a0>
 800aa78:	7bbb      	ldrb	r3, [r7, #14]
 800aa7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aa7e:	4613      	mov	r3, r2
 800aa80:	009b      	lsls	r3, r3, #2
 800aa82:	4413      	add	r3, r2
 800aa84:	009b      	lsls	r3, r3, #2
 800aa86:	3310      	adds	r3, #16
 800aa88:	687a      	ldr	r2, [r7, #4]
 800aa8a:	4413      	add	r3, r2
 800aa8c:	3304      	adds	r3, #4
 800aa8e:	e00b      	b.n	800aaa8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aa90:	7bbb      	ldrb	r3, [r7, #14]
 800aa92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa96:	4613      	mov	r3, r2
 800aa98:	009b      	lsls	r3, r3, #2
 800aa9a:	4413      	add	r3, r2
 800aa9c:	009b      	lsls	r3, r3, #2
 800aa9e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800aaa2:	687a      	ldr	r2, [r7, #4]
 800aaa4:	4413      	add	r3, r2
 800aaa6:	3304      	adds	r3, #4
 800aaa8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	2200      	movs	r2, #0
 800aaae:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	2202      	movs	r2, #2
 800aab4:	4619      	mov	r1, r3
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f000 fbfd 	bl	800b2b6 <USBD_CtlSendData>
              break;
 800aabc:	e06a      	b.n	800ab94 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800aabe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	da11      	bge.n	800aaea <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800aac6:	7bbb      	ldrb	r3, [r7, #14]
 800aac8:	f003 020f 	and.w	r2, r3, #15
 800aacc:	6879      	ldr	r1, [r7, #4]
 800aace:	4613      	mov	r3, r2
 800aad0:	009b      	lsls	r3, r3, #2
 800aad2:	4413      	add	r3, r2
 800aad4:	009b      	lsls	r3, r3, #2
 800aad6:	440b      	add	r3, r1
 800aad8:	3318      	adds	r3, #24
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d117      	bne.n	800ab10 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800aae0:	6839      	ldr	r1, [r7, #0]
 800aae2:	6878      	ldr	r0, [r7, #4]
 800aae4:	f000 fb7c 	bl	800b1e0 <USBD_CtlError>
                  break;
 800aae8:	e054      	b.n	800ab94 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800aaea:	7bbb      	ldrb	r3, [r7, #14]
 800aaec:	f003 020f 	and.w	r2, r3, #15
 800aaf0:	6879      	ldr	r1, [r7, #4]
 800aaf2:	4613      	mov	r3, r2
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	4413      	add	r3, r2
 800aaf8:	009b      	lsls	r3, r3, #2
 800aafa:	440b      	add	r3, r1
 800aafc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d104      	bne.n	800ab10 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800ab06:	6839      	ldr	r1, [r7, #0]
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f000 fb69 	bl	800b1e0 <USBD_CtlError>
                  break;
 800ab0e:	e041      	b.n	800ab94 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	da0b      	bge.n	800ab30 <USBD_StdEPReq+0x240>
 800ab18:	7bbb      	ldrb	r3, [r7, #14]
 800ab1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ab1e:	4613      	mov	r3, r2
 800ab20:	009b      	lsls	r3, r3, #2
 800ab22:	4413      	add	r3, r2
 800ab24:	009b      	lsls	r3, r3, #2
 800ab26:	3310      	adds	r3, #16
 800ab28:	687a      	ldr	r2, [r7, #4]
 800ab2a:	4413      	add	r3, r2
 800ab2c:	3304      	adds	r3, #4
 800ab2e:	e00b      	b.n	800ab48 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ab30:	7bbb      	ldrb	r3, [r7, #14]
 800ab32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab36:	4613      	mov	r3, r2
 800ab38:	009b      	lsls	r3, r3, #2
 800ab3a:	4413      	add	r3, r2
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	4413      	add	r3, r2
 800ab46:	3304      	adds	r3, #4
 800ab48:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ab4a:	7bbb      	ldrb	r3, [r7, #14]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d002      	beq.n	800ab56 <USBD_StdEPReq+0x266>
 800ab50:	7bbb      	ldrb	r3, [r7, #14]
 800ab52:	2b80      	cmp	r3, #128	; 0x80
 800ab54:	d103      	bne.n	800ab5e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	2200      	movs	r2, #0
 800ab5a:	601a      	str	r2, [r3, #0]
 800ab5c:	e00e      	b.n	800ab7c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ab5e:	7bbb      	ldrb	r3, [r7, #14]
 800ab60:	4619      	mov	r1, r3
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	f001 f8c2 	bl	800bcec <USBD_LL_IsStallEP>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d003      	beq.n	800ab76 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	2201      	movs	r2, #1
 800ab72:	601a      	str	r2, [r3, #0]
 800ab74:	e002      	b.n	800ab7c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	2202      	movs	r2, #2
 800ab80:	4619      	mov	r1, r3
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 fb97 	bl	800b2b6 <USBD_CtlSendData>
              break;
 800ab88:	e004      	b.n	800ab94 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800ab8a:	6839      	ldr	r1, [r7, #0]
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f000 fb27 	bl	800b1e0 <USBD_CtlError>
              break;
 800ab92:	bf00      	nop
          }
          break;
 800ab94:	e004      	b.n	800aba0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800ab96:	6839      	ldr	r1, [r7, #0]
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 fb21 	bl	800b1e0 <USBD_CtlError>
          break;
 800ab9e:	bf00      	nop
      }
      break;
 800aba0:	e004      	b.n	800abac <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800aba2:	6839      	ldr	r1, [r7, #0]
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f000 fb1b 	bl	800b1e0 <USBD_CtlError>
      break;
 800abaa:	bf00      	nop
  }

  return ret;
 800abac:	7bfb      	ldrb	r3, [r7, #15]
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
	...

0800abb8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b084      	sub	sp, #16
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
 800abc0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800abc2:	2300      	movs	r3, #0
 800abc4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800abc6:	2300      	movs	r3, #0
 800abc8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800abca:	2300      	movs	r3, #0
 800abcc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	885b      	ldrh	r3, [r3, #2]
 800abd2:	0a1b      	lsrs	r3, r3, #8
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	3b01      	subs	r3, #1
 800abd8:	2b06      	cmp	r3, #6
 800abda:	f200 8128 	bhi.w	800ae2e <USBD_GetDescriptor+0x276>
 800abde:	a201      	add	r2, pc, #4	; (adr r2, 800abe4 <USBD_GetDescriptor+0x2c>)
 800abe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abe4:	0800ac01 	.word	0x0800ac01
 800abe8:	0800ac19 	.word	0x0800ac19
 800abec:	0800ac59 	.word	0x0800ac59
 800abf0:	0800ae2f 	.word	0x0800ae2f
 800abf4:	0800ae2f 	.word	0x0800ae2f
 800abf8:	0800adcf 	.word	0x0800adcf
 800abfc:	0800adfb 	.word	0x0800adfb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	687a      	ldr	r2, [r7, #4]
 800ac0a:	7c12      	ldrb	r2, [r2, #16]
 800ac0c:	f107 0108 	add.w	r1, r7, #8
 800ac10:	4610      	mov	r0, r2
 800ac12:	4798      	blx	r3
 800ac14:	60f8      	str	r0, [r7, #12]
      break;
 800ac16:	e112      	b.n	800ae3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	7c1b      	ldrb	r3, [r3, #16]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d10d      	bne.n	800ac3c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac28:	f107 0208 	add.w	r2, r7, #8
 800ac2c:	4610      	mov	r0, r2
 800ac2e:	4798      	blx	r3
 800ac30:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	3301      	adds	r3, #1
 800ac36:	2202      	movs	r2, #2
 800ac38:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ac3a:	e100      	b.n	800ae3e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac44:	f107 0208 	add.w	r2, r7, #8
 800ac48:	4610      	mov	r0, r2
 800ac4a:	4798      	blx	r3
 800ac4c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	3301      	adds	r3, #1
 800ac52:	2202      	movs	r2, #2
 800ac54:	701a      	strb	r2, [r3, #0]
      break;
 800ac56:	e0f2      	b.n	800ae3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	885b      	ldrh	r3, [r3, #2]
 800ac5c:	b2db      	uxtb	r3, r3
 800ac5e:	2b05      	cmp	r3, #5
 800ac60:	f200 80ac 	bhi.w	800adbc <USBD_GetDescriptor+0x204>
 800ac64:	a201      	add	r2, pc, #4	; (adr r2, 800ac6c <USBD_GetDescriptor+0xb4>)
 800ac66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac6a:	bf00      	nop
 800ac6c:	0800ac85 	.word	0x0800ac85
 800ac70:	0800acb9 	.word	0x0800acb9
 800ac74:	0800aced 	.word	0x0800aced
 800ac78:	0800ad21 	.word	0x0800ad21
 800ac7c:	0800ad55 	.word	0x0800ad55
 800ac80:	0800ad89 	.word	0x0800ad89
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d00b      	beq.n	800aca8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	7c12      	ldrb	r2, [r2, #16]
 800ac9c:	f107 0108 	add.w	r1, r7, #8
 800aca0:	4610      	mov	r0, r2
 800aca2:	4798      	blx	r3
 800aca4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aca6:	e091      	b.n	800adcc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aca8:	6839      	ldr	r1, [r7, #0]
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f000 fa98 	bl	800b1e0 <USBD_CtlError>
            err++;
 800acb0:	7afb      	ldrb	r3, [r7, #11]
 800acb2:	3301      	adds	r3, #1
 800acb4:	72fb      	strb	r3, [r7, #11]
          break;
 800acb6:	e089      	b.n	800adcc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800acbe:	689b      	ldr	r3, [r3, #8]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d00b      	beq.n	800acdc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800acca:	689b      	ldr	r3, [r3, #8]
 800accc:	687a      	ldr	r2, [r7, #4]
 800acce:	7c12      	ldrb	r2, [r2, #16]
 800acd0:	f107 0108 	add.w	r1, r7, #8
 800acd4:	4610      	mov	r0, r2
 800acd6:	4798      	blx	r3
 800acd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800acda:	e077      	b.n	800adcc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800acdc:	6839      	ldr	r1, [r7, #0]
 800acde:	6878      	ldr	r0, [r7, #4]
 800ace0:	f000 fa7e 	bl	800b1e0 <USBD_CtlError>
            err++;
 800ace4:	7afb      	ldrb	r3, [r7, #11]
 800ace6:	3301      	adds	r3, #1
 800ace8:	72fb      	strb	r3, [r7, #11]
          break;
 800acea:	e06f      	b.n	800adcc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800acf2:	68db      	ldr	r3, [r3, #12]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d00b      	beq.n	800ad10 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800acfe:	68db      	ldr	r3, [r3, #12]
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	7c12      	ldrb	r2, [r2, #16]
 800ad04:	f107 0108 	add.w	r1, r7, #8
 800ad08:	4610      	mov	r0, r2
 800ad0a:	4798      	blx	r3
 800ad0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad0e:	e05d      	b.n	800adcc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad10:	6839      	ldr	r1, [r7, #0]
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f000 fa64 	bl	800b1e0 <USBD_CtlError>
            err++;
 800ad18:	7afb      	ldrb	r3, [r7, #11]
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	72fb      	strb	r3, [r7, #11]
          break;
 800ad1e:	e055      	b.n	800adcc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ad26:	691b      	ldr	r3, [r3, #16]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d00b      	beq.n	800ad44 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ad32:	691b      	ldr	r3, [r3, #16]
 800ad34:	687a      	ldr	r2, [r7, #4]
 800ad36:	7c12      	ldrb	r2, [r2, #16]
 800ad38:	f107 0108 	add.w	r1, r7, #8
 800ad3c:	4610      	mov	r0, r2
 800ad3e:	4798      	blx	r3
 800ad40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad42:	e043      	b.n	800adcc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad44:	6839      	ldr	r1, [r7, #0]
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f000 fa4a 	bl	800b1e0 <USBD_CtlError>
            err++;
 800ad4c:	7afb      	ldrb	r3, [r7, #11]
 800ad4e:	3301      	adds	r3, #1
 800ad50:	72fb      	strb	r3, [r7, #11]
          break;
 800ad52:	e03b      	b.n	800adcc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ad5a:	695b      	ldr	r3, [r3, #20]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d00b      	beq.n	800ad78 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ad66:	695b      	ldr	r3, [r3, #20]
 800ad68:	687a      	ldr	r2, [r7, #4]
 800ad6a:	7c12      	ldrb	r2, [r2, #16]
 800ad6c:	f107 0108 	add.w	r1, r7, #8
 800ad70:	4610      	mov	r0, r2
 800ad72:	4798      	blx	r3
 800ad74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ad76:	e029      	b.n	800adcc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ad78:	6839      	ldr	r1, [r7, #0]
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f000 fa30 	bl	800b1e0 <USBD_CtlError>
            err++;
 800ad80:	7afb      	ldrb	r3, [r7, #11]
 800ad82:	3301      	adds	r3, #1
 800ad84:	72fb      	strb	r3, [r7, #11]
          break;
 800ad86:	e021      	b.n	800adcc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ad8e:	699b      	ldr	r3, [r3, #24]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d00b      	beq.n	800adac <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ad9a:	699b      	ldr	r3, [r3, #24]
 800ad9c:	687a      	ldr	r2, [r7, #4]
 800ad9e:	7c12      	ldrb	r2, [r2, #16]
 800ada0:	f107 0108 	add.w	r1, r7, #8
 800ada4:	4610      	mov	r0, r2
 800ada6:	4798      	blx	r3
 800ada8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adaa:	e00f      	b.n	800adcc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800adac:	6839      	ldr	r1, [r7, #0]
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f000 fa16 	bl	800b1e0 <USBD_CtlError>
            err++;
 800adb4:	7afb      	ldrb	r3, [r7, #11]
 800adb6:	3301      	adds	r3, #1
 800adb8:	72fb      	strb	r3, [r7, #11]
          break;
 800adba:	e007      	b.n	800adcc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800adbc:	6839      	ldr	r1, [r7, #0]
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 fa0e 	bl	800b1e0 <USBD_CtlError>
          err++;
 800adc4:	7afb      	ldrb	r3, [r7, #11]
 800adc6:	3301      	adds	r3, #1
 800adc8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800adca:	e038      	b.n	800ae3e <USBD_GetDescriptor+0x286>
 800adcc:	e037      	b.n	800ae3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	7c1b      	ldrb	r3, [r3, #16]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d109      	bne.n	800adea <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800addc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adde:	f107 0208 	add.w	r2, r7, #8
 800ade2:	4610      	mov	r0, r2
 800ade4:	4798      	blx	r3
 800ade6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ade8:	e029      	b.n	800ae3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800adea:	6839      	ldr	r1, [r7, #0]
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f000 f9f7 	bl	800b1e0 <USBD_CtlError>
        err++;
 800adf2:	7afb      	ldrb	r3, [r7, #11]
 800adf4:	3301      	adds	r3, #1
 800adf6:	72fb      	strb	r3, [r7, #11]
      break;
 800adf8:	e021      	b.n	800ae3e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	7c1b      	ldrb	r3, [r3, #16]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d10d      	bne.n	800ae1e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae0a:	f107 0208 	add.w	r2, r7, #8
 800ae0e:	4610      	mov	r0, r2
 800ae10:	4798      	blx	r3
 800ae12:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	3301      	adds	r3, #1
 800ae18:	2207      	movs	r2, #7
 800ae1a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ae1c:	e00f      	b.n	800ae3e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ae1e:	6839      	ldr	r1, [r7, #0]
 800ae20:	6878      	ldr	r0, [r7, #4]
 800ae22:	f000 f9dd 	bl	800b1e0 <USBD_CtlError>
        err++;
 800ae26:	7afb      	ldrb	r3, [r7, #11]
 800ae28:	3301      	adds	r3, #1
 800ae2a:	72fb      	strb	r3, [r7, #11]
      break;
 800ae2c:	e007      	b.n	800ae3e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ae2e:	6839      	ldr	r1, [r7, #0]
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f000 f9d5 	bl	800b1e0 <USBD_CtlError>
      err++;
 800ae36:	7afb      	ldrb	r3, [r7, #11]
 800ae38:	3301      	adds	r3, #1
 800ae3a:	72fb      	strb	r3, [r7, #11]
      break;
 800ae3c:	bf00      	nop
  }

  if (err != 0U)
 800ae3e:	7afb      	ldrb	r3, [r7, #11]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d11c      	bne.n	800ae7e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800ae44:	893b      	ldrh	r3, [r7, #8]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d011      	beq.n	800ae6e <USBD_GetDescriptor+0x2b6>
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	88db      	ldrh	r3, [r3, #6]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d00d      	beq.n	800ae6e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	88da      	ldrh	r2, [r3, #6]
 800ae56:	893b      	ldrh	r3, [r7, #8]
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	bf28      	it	cs
 800ae5c:	4613      	movcs	r3, r2
 800ae5e:	b29b      	uxth	r3, r3
 800ae60:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ae62:	893b      	ldrh	r3, [r7, #8]
 800ae64:	461a      	mov	r2, r3
 800ae66:	68f9      	ldr	r1, [r7, #12]
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f000 fa24 	bl	800b2b6 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	88db      	ldrh	r3, [r3, #6]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d104      	bne.n	800ae80 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800ae76:	6878      	ldr	r0, [r7, #4]
 800ae78:	f000 fa7b 	bl	800b372 <USBD_CtlSendStatus>
 800ae7c:	e000      	b.n	800ae80 <USBD_GetDescriptor+0x2c8>
    return;
 800ae7e:	bf00      	nop
    }
  }
}
 800ae80:	3710      	adds	r7, #16
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}
 800ae86:	bf00      	nop

0800ae88 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b084      	sub	sp, #16
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	889b      	ldrh	r3, [r3, #4]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d130      	bne.n	800aefc <USBD_SetAddress+0x74>
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	88db      	ldrh	r3, [r3, #6]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d12c      	bne.n	800aefc <USBD_SetAddress+0x74>
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	885b      	ldrh	r3, [r3, #2]
 800aea6:	2b7f      	cmp	r3, #127	; 0x7f
 800aea8:	d828      	bhi.n	800aefc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	885b      	ldrh	r3, [r3, #2]
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aeb4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aebc:	2b03      	cmp	r3, #3
 800aebe:	d104      	bne.n	800aeca <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800aec0:	6839      	ldr	r1, [r7, #0]
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 f98c 	bl	800b1e0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aec8:	e01d      	b.n	800af06 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	7bfa      	ldrb	r2, [r7, #15]
 800aece:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800aed2:	7bfb      	ldrb	r3, [r7, #15]
 800aed4:	4619      	mov	r1, r3
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 ff35 	bl	800bd46 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f000 fa48 	bl	800b372 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800aee2:	7bfb      	ldrb	r3, [r7, #15]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d004      	beq.n	800aef2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2202      	movs	r2, #2
 800aeec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aef0:	e009      	b.n	800af06 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2201      	movs	r2, #1
 800aef6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aefa:	e004      	b.n	800af06 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800aefc:	6839      	ldr	r1, [r7, #0]
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f000 f96e 	bl	800b1e0 <USBD_CtlError>
  }
}
 800af04:	bf00      	nop
 800af06:	bf00      	nop
 800af08:	3710      	adds	r7, #16
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}
	...

0800af10 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b082      	sub	sp, #8
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
 800af18:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	885b      	ldrh	r3, [r3, #2]
 800af1e:	b2da      	uxtb	r2, r3
 800af20:	4b41      	ldr	r3, [pc, #260]	; (800b028 <USBD_SetConfig+0x118>)
 800af22:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800af24:	4b40      	ldr	r3, [pc, #256]	; (800b028 <USBD_SetConfig+0x118>)
 800af26:	781b      	ldrb	r3, [r3, #0]
 800af28:	2b01      	cmp	r3, #1
 800af2a:	d904      	bls.n	800af36 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800af2c:	6839      	ldr	r1, [r7, #0]
 800af2e:	6878      	ldr	r0, [r7, #4]
 800af30:	f000 f956 	bl	800b1e0 <USBD_CtlError>
 800af34:	e075      	b.n	800b022 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af3c:	2b02      	cmp	r3, #2
 800af3e:	d002      	beq.n	800af46 <USBD_SetConfig+0x36>
 800af40:	2b03      	cmp	r3, #3
 800af42:	d023      	beq.n	800af8c <USBD_SetConfig+0x7c>
 800af44:	e062      	b.n	800b00c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800af46:	4b38      	ldr	r3, [pc, #224]	; (800b028 <USBD_SetConfig+0x118>)
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d01a      	beq.n	800af84 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800af4e:	4b36      	ldr	r3, [pc, #216]	; (800b028 <USBD_SetConfig+0x118>)
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	461a      	mov	r2, r3
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2203      	movs	r2, #3
 800af5c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800af60:	4b31      	ldr	r3, [pc, #196]	; (800b028 <USBD_SetConfig+0x118>)
 800af62:	781b      	ldrb	r3, [r3, #0]
 800af64:	4619      	mov	r1, r3
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f7ff f9e4 	bl	800a334 <USBD_SetClassConfig>
 800af6c:	4603      	mov	r3, r0
 800af6e:	2b02      	cmp	r3, #2
 800af70:	d104      	bne.n	800af7c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800af72:	6839      	ldr	r1, [r7, #0]
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f000 f933 	bl	800b1e0 <USBD_CtlError>
            return;
 800af7a:	e052      	b.n	800b022 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f000 f9f8 	bl	800b372 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800af82:	e04e      	b.n	800b022 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 f9f4 	bl	800b372 <USBD_CtlSendStatus>
        break;
 800af8a:	e04a      	b.n	800b022 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800af8c:	4b26      	ldr	r3, [pc, #152]	; (800b028 <USBD_SetConfig+0x118>)
 800af8e:	781b      	ldrb	r3, [r3, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d112      	bne.n	800afba <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2202      	movs	r2, #2
 800af98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800af9c:	4b22      	ldr	r3, [pc, #136]	; (800b028 <USBD_SetConfig+0x118>)
 800af9e:	781b      	ldrb	r3, [r3, #0]
 800afa0:	461a      	mov	r2, r3
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800afa6:	4b20      	ldr	r3, [pc, #128]	; (800b028 <USBD_SetConfig+0x118>)
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	4619      	mov	r1, r3
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f7ff f9e0 	bl	800a372 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f9dd 	bl	800b372 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800afb8:	e033      	b.n	800b022 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800afba:	4b1b      	ldr	r3, [pc, #108]	; (800b028 <USBD_SetConfig+0x118>)
 800afbc:	781b      	ldrb	r3, [r3, #0]
 800afbe:	461a      	mov	r2, r3
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	685b      	ldr	r3, [r3, #4]
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d01d      	beq.n	800b004 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	b2db      	uxtb	r3, r3
 800afce:	4619      	mov	r1, r3
 800afd0:	6878      	ldr	r0, [r7, #4]
 800afd2:	f7ff f9ce 	bl	800a372 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800afd6:	4b14      	ldr	r3, [pc, #80]	; (800b028 <USBD_SetConfig+0x118>)
 800afd8:	781b      	ldrb	r3, [r3, #0]
 800afda:	461a      	mov	r2, r3
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800afe0:	4b11      	ldr	r3, [pc, #68]	; (800b028 <USBD_SetConfig+0x118>)
 800afe2:	781b      	ldrb	r3, [r3, #0]
 800afe4:	4619      	mov	r1, r3
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f7ff f9a4 	bl	800a334 <USBD_SetClassConfig>
 800afec:	4603      	mov	r3, r0
 800afee:	2b02      	cmp	r3, #2
 800aff0:	d104      	bne.n	800affc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800aff2:	6839      	ldr	r1, [r7, #0]
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 f8f3 	bl	800b1e0 <USBD_CtlError>
            return;
 800affa:	e012      	b.n	800b022 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800affc:	6878      	ldr	r0, [r7, #4]
 800affe:	f000 f9b8 	bl	800b372 <USBD_CtlSendStatus>
        break;
 800b002:	e00e      	b.n	800b022 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	f000 f9b4 	bl	800b372 <USBD_CtlSendStatus>
        break;
 800b00a:	e00a      	b.n	800b022 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b00c:	6839      	ldr	r1, [r7, #0]
 800b00e:	6878      	ldr	r0, [r7, #4]
 800b010:	f000 f8e6 	bl	800b1e0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b014:	4b04      	ldr	r3, [pc, #16]	; (800b028 <USBD_SetConfig+0x118>)
 800b016:	781b      	ldrb	r3, [r3, #0]
 800b018:	4619      	mov	r1, r3
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f7ff f9a9 	bl	800a372 <USBD_ClrClassConfig>
        break;
 800b020:	bf00      	nop
    }
  }
}
 800b022:	3708      	adds	r7, #8
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}
 800b028:	2000041c 	.word	0x2000041c

0800b02c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b082      	sub	sp, #8
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
 800b034:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	88db      	ldrh	r3, [r3, #6]
 800b03a:	2b01      	cmp	r3, #1
 800b03c:	d004      	beq.n	800b048 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b03e:	6839      	ldr	r1, [r7, #0]
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f000 f8cd 	bl	800b1e0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b046:	e022      	b.n	800b08e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b04e:	2b02      	cmp	r3, #2
 800b050:	dc02      	bgt.n	800b058 <USBD_GetConfig+0x2c>
 800b052:	2b00      	cmp	r3, #0
 800b054:	dc03      	bgt.n	800b05e <USBD_GetConfig+0x32>
 800b056:	e015      	b.n	800b084 <USBD_GetConfig+0x58>
 800b058:	2b03      	cmp	r3, #3
 800b05a:	d00b      	beq.n	800b074 <USBD_GetConfig+0x48>
 800b05c:	e012      	b.n	800b084 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2200      	movs	r2, #0
 800b062:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	3308      	adds	r3, #8
 800b068:	2201      	movs	r2, #1
 800b06a:	4619      	mov	r1, r3
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	f000 f922 	bl	800b2b6 <USBD_CtlSendData>
        break;
 800b072:	e00c      	b.n	800b08e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	3304      	adds	r3, #4
 800b078:	2201      	movs	r2, #1
 800b07a:	4619      	mov	r1, r3
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f000 f91a 	bl	800b2b6 <USBD_CtlSendData>
        break;
 800b082:	e004      	b.n	800b08e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b084:	6839      	ldr	r1, [r7, #0]
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 f8aa 	bl	800b1e0 <USBD_CtlError>
        break;
 800b08c:	bf00      	nop
}
 800b08e:	bf00      	nop
 800b090:	3708      	adds	r7, #8
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}

0800b096 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b096:	b580      	push	{r7, lr}
 800b098:	b082      	sub	sp, #8
 800b09a:	af00      	add	r7, sp, #0
 800b09c:	6078      	str	r0, [r7, #4]
 800b09e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0a6:	3b01      	subs	r3, #1
 800b0a8:	2b02      	cmp	r3, #2
 800b0aa:	d81e      	bhi.n	800b0ea <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	88db      	ldrh	r3, [r3, #6]
 800b0b0:	2b02      	cmp	r3, #2
 800b0b2:	d004      	beq.n	800b0be <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b0b4:	6839      	ldr	r1, [r7, #0]
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f000 f892 	bl	800b1e0 <USBD_CtlError>
        break;
 800b0bc:	e01a      	b.n	800b0f4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2201      	movs	r2, #1
 800b0c2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d005      	beq.n	800b0da <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	68db      	ldr	r3, [r3, #12]
 800b0d2:	f043 0202 	orr.w	r2, r3, #2
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	330c      	adds	r3, #12
 800b0de:	2202      	movs	r2, #2
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f000 f8e7 	bl	800b2b6 <USBD_CtlSendData>
      break;
 800b0e8:	e004      	b.n	800b0f4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b0ea:	6839      	ldr	r1, [r7, #0]
 800b0ec:	6878      	ldr	r0, [r7, #4]
 800b0ee:	f000 f877 	bl	800b1e0 <USBD_CtlError>
      break;
 800b0f2:	bf00      	nop
  }
}
 800b0f4:	bf00      	nop
 800b0f6:	3708      	adds	r7, #8
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}

0800b0fc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b082      	sub	sp, #8
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	885b      	ldrh	r3, [r3, #2]
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d106      	bne.n	800b11c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2201      	movs	r2, #1
 800b112:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 f92b 	bl	800b372 <USBD_CtlSendStatus>
  }
}
 800b11c:	bf00      	nop
 800b11e:	3708      	adds	r7, #8
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b124:	b580      	push	{r7, lr}
 800b126:	b082      	sub	sp, #8
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
 800b12c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b134:	3b01      	subs	r3, #1
 800b136:	2b02      	cmp	r3, #2
 800b138:	d80b      	bhi.n	800b152 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	885b      	ldrh	r3, [r3, #2]
 800b13e:	2b01      	cmp	r3, #1
 800b140:	d10c      	bne.n	800b15c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	2200      	movs	r2, #0
 800b146:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 f911 	bl	800b372 <USBD_CtlSendStatus>
      }
      break;
 800b150:	e004      	b.n	800b15c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b152:	6839      	ldr	r1, [r7, #0]
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 f843 	bl	800b1e0 <USBD_CtlError>
      break;
 800b15a:	e000      	b.n	800b15e <USBD_ClrFeature+0x3a>
      break;
 800b15c:	bf00      	nop
  }
}
 800b15e:	bf00      	nop
 800b160:	3708      	adds	r7, #8
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}

0800b166 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b166:	b480      	push	{r7}
 800b168:	b083      	sub	sp, #12
 800b16a:	af00      	add	r7, sp, #0
 800b16c:	6078      	str	r0, [r7, #4]
 800b16e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	781a      	ldrb	r2, [r3, #0]
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	785a      	ldrb	r2, [r3, #1]
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	3302      	adds	r3, #2
 800b184:	781b      	ldrb	r3, [r3, #0]
 800b186:	b29a      	uxth	r2, r3
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	3303      	adds	r3, #3
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	b29b      	uxth	r3, r3
 800b190:	021b      	lsls	r3, r3, #8
 800b192:	b29b      	uxth	r3, r3
 800b194:	4413      	add	r3, r2
 800b196:	b29a      	uxth	r2, r3
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	3304      	adds	r3, #4
 800b1a0:	781b      	ldrb	r3, [r3, #0]
 800b1a2:	b29a      	uxth	r2, r3
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	3305      	adds	r3, #5
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	021b      	lsls	r3, r3, #8
 800b1ae:	b29b      	uxth	r3, r3
 800b1b0:	4413      	add	r3, r2
 800b1b2:	b29a      	uxth	r2, r3
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	3306      	adds	r3, #6
 800b1bc:	781b      	ldrb	r3, [r3, #0]
 800b1be:	b29a      	uxth	r2, r3
 800b1c0:	683b      	ldr	r3, [r7, #0]
 800b1c2:	3307      	adds	r3, #7
 800b1c4:	781b      	ldrb	r3, [r3, #0]
 800b1c6:	b29b      	uxth	r3, r3
 800b1c8:	021b      	lsls	r3, r3, #8
 800b1ca:	b29b      	uxth	r3, r3
 800b1cc:	4413      	add	r3, r2
 800b1ce:	b29a      	uxth	r2, r3
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	80da      	strh	r2, [r3, #6]

}
 800b1d4:	bf00      	nop
 800b1d6:	370c      	adds	r7, #12
 800b1d8:	46bd      	mov	sp, r7
 800b1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1de:	4770      	bx	lr

0800b1e0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b082      	sub	sp, #8
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
 800b1e8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b1ea:	2180      	movs	r1, #128	; 0x80
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f000 fd3f 	bl	800bc70 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b1f2:	2100      	movs	r1, #0
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 fd3b 	bl	800bc70 <USBD_LL_StallEP>
}
 800b1fa:	bf00      	nop
 800b1fc:	3708      	adds	r7, #8
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}

0800b202 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b202:	b580      	push	{r7, lr}
 800b204:	b086      	sub	sp, #24
 800b206:	af00      	add	r7, sp, #0
 800b208:	60f8      	str	r0, [r7, #12]
 800b20a:	60b9      	str	r1, [r7, #8]
 800b20c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b20e:	2300      	movs	r3, #0
 800b210:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d032      	beq.n	800b27e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b218:	68f8      	ldr	r0, [r7, #12]
 800b21a:	f000 f834 	bl	800b286 <USBD_GetLen>
 800b21e:	4603      	mov	r3, r0
 800b220:	3301      	adds	r3, #1
 800b222:	b29b      	uxth	r3, r3
 800b224:	005b      	lsls	r3, r3, #1
 800b226:	b29a      	uxth	r2, r3
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b22c:	7dfb      	ldrb	r3, [r7, #23]
 800b22e:	1c5a      	adds	r2, r3, #1
 800b230:	75fa      	strb	r2, [r7, #23]
 800b232:	461a      	mov	r2, r3
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	4413      	add	r3, r2
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	7812      	ldrb	r2, [r2, #0]
 800b23c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b23e:	7dfb      	ldrb	r3, [r7, #23]
 800b240:	1c5a      	adds	r2, r3, #1
 800b242:	75fa      	strb	r2, [r7, #23]
 800b244:	461a      	mov	r2, r3
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	4413      	add	r3, r2
 800b24a:	2203      	movs	r2, #3
 800b24c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b24e:	e012      	b.n	800b276 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	1c5a      	adds	r2, r3, #1
 800b254:	60fa      	str	r2, [r7, #12]
 800b256:	7dfa      	ldrb	r2, [r7, #23]
 800b258:	1c51      	adds	r1, r2, #1
 800b25a:	75f9      	strb	r1, [r7, #23]
 800b25c:	4611      	mov	r1, r2
 800b25e:	68ba      	ldr	r2, [r7, #8]
 800b260:	440a      	add	r2, r1
 800b262:	781b      	ldrb	r3, [r3, #0]
 800b264:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b266:	7dfb      	ldrb	r3, [r7, #23]
 800b268:	1c5a      	adds	r2, r3, #1
 800b26a:	75fa      	strb	r2, [r7, #23]
 800b26c:	461a      	mov	r2, r3
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	4413      	add	r3, r2
 800b272:	2200      	movs	r2, #0
 800b274:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d1e8      	bne.n	800b250 <USBD_GetString+0x4e>
    }
  }
}
 800b27e:	bf00      	nop
 800b280:	3718      	adds	r7, #24
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}

0800b286 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b286:	b480      	push	{r7}
 800b288:	b085      	sub	sp, #20
 800b28a:	af00      	add	r7, sp, #0
 800b28c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b28e:	2300      	movs	r3, #0
 800b290:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b292:	e005      	b.n	800b2a0 <USBD_GetLen+0x1a>
  {
    len++;
 800b294:	7bfb      	ldrb	r3, [r7, #15]
 800b296:	3301      	adds	r3, #1
 800b298:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	3301      	adds	r3, #1
 800b29e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	781b      	ldrb	r3, [r3, #0]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d1f5      	bne.n	800b294 <USBD_GetLen+0xe>
  }

  return len;
 800b2a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	3714      	adds	r7, #20
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b4:	4770      	bx	lr

0800b2b6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b2b6:	b580      	push	{r7, lr}
 800b2b8:	b084      	sub	sp, #16
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	60f8      	str	r0, [r7, #12]
 800b2be:	60b9      	str	r1, [r7, #8]
 800b2c0:	4613      	mov	r3, r2
 800b2c2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	2202      	movs	r2, #2
 800b2c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b2cc:	88fa      	ldrh	r2, [r7, #6]
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b2d2:	88fa      	ldrh	r2, [r7, #6]
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b2d8:	88fb      	ldrh	r3, [r7, #6]
 800b2da:	68ba      	ldr	r2, [r7, #8]
 800b2dc:	2100      	movs	r1, #0
 800b2de:	68f8      	ldr	r0, [r7, #12]
 800b2e0:	f000 fd50 	bl	800bd84 <USBD_LL_Transmit>

  return USBD_OK;
 800b2e4:	2300      	movs	r3, #0
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3710      	adds	r7, #16
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}

0800b2ee <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b2ee:	b580      	push	{r7, lr}
 800b2f0:	b084      	sub	sp, #16
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	60f8      	str	r0, [r7, #12]
 800b2f6:	60b9      	str	r1, [r7, #8]
 800b2f8:	4613      	mov	r3, r2
 800b2fa:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b2fc:	88fb      	ldrh	r3, [r7, #6]
 800b2fe:	68ba      	ldr	r2, [r7, #8]
 800b300:	2100      	movs	r1, #0
 800b302:	68f8      	ldr	r0, [r7, #12]
 800b304:	f000 fd3e 	bl	800bd84 <USBD_LL_Transmit>

  return USBD_OK;
 800b308:	2300      	movs	r3, #0
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3710      	adds	r7, #16
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}

0800b312 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b312:	b580      	push	{r7, lr}
 800b314:	b084      	sub	sp, #16
 800b316:	af00      	add	r7, sp, #0
 800b318:	60f8      	str	r0, [r7, #12]
 800b31a:	60b9      	str	r1, [r7, #8]
 800b31c:	4613      	mov	r3, r2
 800b31e:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	2203      	movs	r2, #3
 800b324:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b328:	88fa      	ldrh	r2, [r7, #6]
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b330:	88fa      	ldrh	r2, [r7, #6]
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b338:	88fb      	ldrh	r3, [r7, #6]
 800b33a:	68ba      	ldr	r2, [r7, #8]
 800b33c:	2100      	movs	r1, #0
 800b33e:	68f8      	ldr	r0, [r7, #12]
 800b340:	f000 fd43 	bl	800bdca <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b344:	2300      	movs	r3, #0
}
 800b346:	4618      	mov	r0, r3
 800b348:	3710      	adds	r7, #16
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}

0800b34e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b34e:	b580      	push	{r7, lr}
 800b350:	b084      	sub	sp, #16
 800b352:	af00      	add	r7, sp, #0
 800b354:	60f8      	str	r0, [r7, #12]
 800b356:	60b9      	str	r1, [r7, #8]
 800b358:	4613      	mov	r3, r2
 800b35a:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b35c:	88fb      	ldrh	r3, [r7, #6]
 800b35e:	68ba      	ldr	r2, [r7, #8]
 800b360:	2100      	movs	r1, #0
 800b362:	68f8      	ldr	r0, [r7, #12]
 800b364:	f000 fd31 	bl	800bdca <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b368:	2300      	movs	r3, #0
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3710      	adds	r7, #16
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}

0800b372 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b372:	b580      	push	{r7, lr}
 800b374:	b082      	sub	sp, #8
 800b376:	af00      	add	r7, sp, #0
 800b378:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2204      	movs	r2, #4
 800b37e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b382:	2300      	movs	r3, #0
 800b384:	2200      	movs	r2, #0
 800b386:	2100      	movs	r1, #0
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f000 fcfb 	bl	800bd84 <USBD_LL_Transmit>

  return USBD_OK;
 800b38e:	2300      	movs	r3, #0
}
 800b390:	4618      	mov	r0, r3
 800b392:	3708      	adds	r7, #8
 800b394:	46bd      	mov	sp, r7
 800b396:	bd80      	pop	{r7, pc}

0800b398 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b082      	sub	sp, #8
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2205      	movs	r2, #5
 800b3a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	2100      	movs	r1, #0
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f000 fd0b 	bl	800bdca <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b3b4:	2300      	movs	r3, #0
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	3708      	adds	r7, #8
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	bd80      	pop	{r7, pc}
	...

0800b3c0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	4912      	ldr	r1, [pc, #72]	; (800b410 <MX_USB_DEVICE_Init+0x50>)
 800b3c8:	4812      	ldr	r0, [pc, #72]	; (800b414 <MX_USB_DEVICE_Init+0x54>)
 800b3ca:	f7fe ff57 	bl	800a27c <USBD_Init>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d001      	beq.n	800b3d8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b3d4:	f7f6 f83e 	bl	8001454 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b3d8:	490f      	ldr	r1, [pc, #60]	; (800b418 <MX_USB_DEVICE_Init+0x58>)
 800b3da:	480e      	ldr	r0, [pc, #56]	; (800b414 <MX_USB_DEVICE_Init+0x54>)
 800b3dc:	f7fe ff79 	bl	800a2d2 <USBD_RegisterClass>
 800b3e0:	4603      	mov	r3, r0
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d001      	beq.n	800b3ea <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b3e6:	f7f6 f835 	bl	8001454 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b3ea:	490c      	ldr	r1, [pc, #48]	; (800b41c <MX_USB_DEVICE_Init+0x5c>)
 800b3ec:	4809      	ldr	r0, [pc, #36]	; (800b414 <MX_USB_DEVICE_Init+0x54>)
 800b3ee:	f7fe fea7 	bl	800a140 <USBD_CDC_RegisterInterface>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d001      	beq.n	800b3fc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b3f8:	f7f6 f82c 	bl	8001454 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b3fc:	4805      	ldr	r0, [pc, #20]	; (800b414 <MX_USB_DEVICE_Init+0x54>)
 800b3fe:	f7fe ff82 	bl	800a306 <USBD_Start>
 800b402:	4603      	mov	r3, r0
 800b404:	2b00      	cmp	r3, #0
 800b406:	d001      	beq.n	800b40c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b408:	f7f6 f824 	bl	8001454 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b40c:	bf00      	nop
 800b40e:	bd80      	pop	{r7, pc}
 800b410:	20000184 	.word	0x20000184
 800b414:	20000420 	.word	0x20000420
 800b418:	20000068 	.word	0x20000068
 800b41c:	20000174 	.word	0x20000174

0800b420 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b424:	2200      	movs	r2, #0
 800b426:	4905      	ldr	r1, [pc, #20]	; (800b43c <CDC_Init_FS+0x1c>)
 800b428:	4805      	ldr	r0, [pc, #20]	; (800b440 <CDC_Init_FS+0x20>)
 800b42a:	f7fe fea0 	bl	800a16e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b42e:	4905      	ldr	r1, [pc, #20]	; (800b444 <CDC_Init_FS+0x24>)
 800b430:	4803      	ldr	r0, [pc, #12]	; (800b440 <CDC_Init_FS+0x20>)
 800b432:	f7fe feb6 	bl	800a1a2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b436:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b438:	4618      	mov	r0, r3
 800b43a:	bd80      	pop	{r7, pc}
 800b43c:	20000b28 	.word	0x20000b28
 800b440:	20000420 	.word	0x20000420
 800b444:	20000728 	.word	0x20000728

0800b448 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b448:	b480      	push	{r7}
 800b44a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b44c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b44e:	4618      	mov	r0, r3
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr

0800b458 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b082      	sub	sp, #8
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	4603      	mov	r3, r0
 800b460:	6039      	str	r1, [r7, #0]
 800b462:	71fb      	strb	r3, [r7, #7]
 800b464:	4613      	mov	r3, r2
 800b466:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b468:	79fb      	ldrb	r3, [r7, #7]
 800b46a:	2b23      	cmp	r3, #35	; 0x23
 800b46c:	f200 80a2 	bhi.w	800b5b4 <CDC_Control_FS+0x15c>
 800b470:	a201      	add	r2, pc, #4	; (adr r2, 800b478 <CDC_Control_FS+0x20>)
 800b472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b476:	bf00      	nop
 800b478:	0800b5b5 	.word	0x0800b5b5
 800b47c:	0800b5b5 	.word	0x0800b5b5
 800b480:	0800b5b5 	.word	0x0800b5b5
 800b484:	0800b5b5 	.word	0x0800b5b5
 800b488:	0800b5b5 	.word	0x0800b5b5
 800b48c:	0800b5b5 	.word	0x0800b5b5
 800b490:	0800b5b5 	.word	0x0800b5b5
 800b494:	0800b5b5 	.word	0x0800b5b5
 800b498:	0800b5b5 	.word	0x0800b5b5
 800b49c:	0800b5b5 	.word	0x0800b5b5
 800b4a0:	0800b5b5 	.word	0x0800b5b5
 800b4a4:	0800b5b5 	.word	0x0800b5b5
 800b4a8:	0800b5b5 	.word	0x0800b5b5
 800b4ac:	0800b5b5 	.word	0x0800b5b5
 800b4b0:	0800b5b5 	.word	0x0800b5b5
 800b4b4:	0800b5b5 	.word	0x0800b5b5
 800b4b8:	0800b5b5 	.word	0x0800b5b5
 800b4bc:	0800b5b5 	.word	0x0800b5b5
 800b4c0:	0800b5b5 	.word	0x0800b5b5
 800b4c4:	0800b5b5 	.word	0x0800b5b5
 800b4c8:	0800b5b5 	.word	0x0800b5b5
 800b4cc:	0800b5b5 	.word	0x0800b5b5
 800b4d0:	0800b5b5 	.word	0x0800b5b5
 800b4d4:	0800b5b5 	.word	0x0800b5b5
 800b4d8:	0800b5b5 	.word	0x0800b5b5
 800b4dc:	0800b5b5 	.word	0x0800b5b5
 800b4e0:	0800b5b5 	.word	0x0800b5b5
 800b4e4:	0800b5b5 	.word	0x0800b5b5
 800b4e8:	0800b5b5 	.word	0x0800b5b5
 800b4ec:	0800b5b5 	.word	0x0800b5b5
 800b4f0:	0800b5b5 	.word	0x0800b5b5
 800b4f4:	0800b5b5 	.word	0x0800b5b5
 800b4f8:	0800b509 	.word	0x0800b509
 800b4fc:	0800b557 	.word	0x0800b557
 800b500:	0800b5b5 	.word	0x0800b5b5
 800b504:	0800b5b5 	.word	0x0800b5b5
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    {

    	HAL_GPIO_WritePin(GPIOB,LED_GREEN_Pin,GPIO_PIN_SET);
 800b508:	2201      	movs	r2, #1
 800b50a:	2120      	movs	r1, #32
 800b50c:	482c      	ldr	r0, [pc, #176]	; (800b5c0 <CDC_Control_FS+0x168>)
 800b50e:	f7f7 ff0f 	bl	8003330 <HAL_GPIO_WritePin>
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	781b      	ldrb	r3, [r3, #0]
 800b516:	461a      	mov	r2, r3
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	3301      	adds	r3, #1
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	021b      	lsls	r3, r3, #8
 800b520:	431a      	orrs	r2, r3
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 800b522:	683b      	ldr	r3, [r7, #0]
 800b524:	3302      	adds	r3, #2
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	041b      	lsls	r3, r3, #16
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800b52a:	431a      	orrs	r2, r3
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	3303      	adds	r3, #3
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	061b      	lsls	r3, r3, #24
 800b534:	4313      	orrs	r3, r2
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800b536:	461a      	mov	r2, r3
 800b538:	4b22      	ldr	r3, [pc, #136]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b53a:	601a      	str	r2, [r3, #0]
      linecoding.format     = pbuf[4];
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	791a      	ldrb	r2, [r3, #4]
 800b540:	4b20      	ldr	r3, [pc, #128]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b542:	711a      	strb	r2, [r3, #4]
      linecoding.paritytype = pbuf[5];
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	795a      	ldrb	r2, [r3, #5]
 800b548:	4b1e      	ldr	r3, [pc, #120]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b54a:	715a      	strb	r2, [r3, #5]
      linecoding.datatype   = pbuf[6];
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	799a      	ldrb	r2, [r3, #6]
 800b550:	4b1c      	ldr	r3, [pc, #112]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b552:	719a      	strb	r2, [r3, #6]
    }
    break;
 800b554:	e02f      	b.n	800b5b6 <CDC_Control_FS+0x15e>

    case CDC_GET_LINE_CODING:
    {


    	HAL_GPIO_WritePin(GPIOB,LED_GREEN_Pin,GPIO_PIN_SET);
 800b556:	2201      	movs	r2, #1
 800b558:	2120      	movs	r1, #32
 800b55a:	4819      	ldr	r0, [pc, #100]	; (800b5c0 <CDC_Control_FS+0x168>)
 800b55c:	f7f7 fee8 	bl	8003330 <HAL_GPIO_WritePin>
      pbuf[0] = (uint8_t)(linecoding.bitrate);
 800b560:	4b18      	ldr	r3, [pc, #96]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	b2da      	uxtb	r2, r3
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(linecoding.bitrate >> 8);
 800b56a:	4b16      	ldr	r3, [pc, #88]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	0a1a      	lsrs	r2, r3, #8
 800b570:	683b      	ldr	r3, [r7, #0]
 800b572:	3301      	adds	r3, #1
 800b574:	b2d2      	uxtb	r2, r2
 800b576:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(linecoding.bitrate >> 16);
 800b578:	4b12      	ldr	r3, [pc, #72]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	0c1a      	lsrs	r2, r3, #16
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	3302      	adds	r3, #2
 800b582:	b2d2      	uxtb	r2, r2
 800b584:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(linecoding.bitrate >> 24);
 800b586:	4b0f      	ldr	r3, [pc, #60]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	0e1a      	lsrs	r2, r3, #24
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	3303      	adds	r3, #3
 800b590:	b2d2      	uxtb	r2, r2
 800b592:	701a      	strb	r2, [r3, #0]
      pbuf[4] = linecoding.format;
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	3304      	adds	r3, #4
 800b598:	4a0a      	ldr	r2, [pc, #40]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b59a:	7912      	ldrb	r2, [r2, #4]
 800b59c:	701a      	strb	r2, [r3, #0]
      pbuf[5] = linecoding.paritytype;
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	3305      	adds	r3, #5
 800b5a2:	4a08      	ldr	r2, [pc, #32]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b5a4:	7952      	ldrb	r2, [r2, #5]
 800b5a6:	701a      	strb	r2, [r3, #0]
      pbuf[6] = linecoding.datatype;
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	3306      	adds	r3, #6
 800b5ac:	4a05      	ldr	r2, [pc, #20]	; (800b5c4 <CDC_Control_FS+0x16c>)
 800b5ae:	7992      	ldrb	r2, [r2, #6]
 800b5b0:	701a      	strb	r2, [r3, #0]
    }
    break;
 800b5b2:	e000      	b.n	800b5b6 <CDC_Control_FS+0x15e>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b5b4:	bf00      	nop
  }

  return (USBD_OK);
 800b5b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	3708      	adds	r7, #8
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}
 800b5c0:	48000400 	.word	0x48000400
 800b5c4:	2000016c 	.word	0x2000016c

0800b5c8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b084      	sub	sp, #16
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
 800b5d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b5d2:	6879      	ldr	r1, [r7, #4]
 800b5d4:	4831      	ldr	r0, [pc, #196]	; (800b69c <CDC_Receive_FS+0xd4>)
 800b5d6:	f7fe fde4 	bl	800a1a2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b5da:	4830      	ldr	r0, [pc, #192]	; (800b69c <CDC_Receive_FS+0xd4>)
 800b5dc:	f7fe fe24 	bl	800a228 <USBD_CDC_ReceivePacket>
  //COBS decode
  for(uint32_t i=0;i<*Len;i++)
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	60fb      	str	r3, [r7, #12]
 800b5e4:	e050      	b.n	800b688 <CDC_Receive_FS+0xc0>
  {
	zero_count--;
 800b5e6:	4b2e      	ldr	r3, [pc, #184]	; (800b6a0 <CDC_Receive_FS+0xd8>)
 800b5e8:	781b      	ldrb	r3, [r3, #0]
 800b5ea:	3b01      	subs	r3, #1
 800b5ec:	b2da      	uxtb	r2, r3
 800b5ee:	4b2c      	ldr	r3, [pc, #176]	; (800b6a0 <CDC_Receive_FS+0xd8>)
 800b5f0:	701a      	strb	r2, [r3, #0]
    if(Buf[i]=='\0'){
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	781b      	ldrb	r3, [r3, #0]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d114      	bne.n	800b628 <CDC_Receive_FS+0x60>
      is_first = 1;
 800b5fe:	4b29      	ldr	r3, [pc, #164]	; (800b6a4 <CDC_Receive_FS+0xdc>)
 800b600:	2201      	movs	r2, #1
 800b602:	701a      	strb	r2, [r3, #0]
      if(zero_count==0){
 800b604:	4b26      	ldr	r3, [pc, #152]	; (800b6a0 <CDC_Receive_FS+0xd8>)
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d106      	bne.n	800b61a <CDC_Receive_FS+0x52>
    	//last byte
    	usb_process(DecodedData,data_index);
 800b60c:	4b26      	ldr	r3, [pc, #152]	; (800b6a8 <CDC_Receive_FS+0xe0>)
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	4619      	mov	r1, r3
 800b612:	4826      	ldr	r0, [pc, #152]	; (800b6ac <CDC_Receive_FS+0xe4>)
 800b614:	f7f5 fb96 	bl	8000d44 <usb_process>
 800b618:	e002      	b.n	800b620 <CDC_Receive_FS+0x58>
      }else{
        //error
        //reset
        zero_count=0;
 800b61a:	4b21      	ldr	r3, [pc, #132]	; (800b6a0 <CDC_Receive_FS+0xd8>)
 800b61c:	2200      	movs	r2, #0
 800b61e:	701a      	strb	r2, [r3, #0]
      }
      data_index=0;
 800b620:	4b21      	ldr	r3, [pc, #132]	; (800b6a8 <CDC_Receive_FS+0xe0>)
 800b622:	2200      	movs	r2, #0
 800b624:	701a      	strb	r2, [r3, #0]
 800b626:	e02c      	b.n	800b682 <CDC_Receive_FS+0xba>
    }else{
      if(is_first==1){
 800b628:	4b1e      	ldr	r3, [pc, #120]	; (800b6a4 <CDC_Receive_FS+0xdc>)
 800b62a:	781b      	ldrb	r3, [r3, #0]
 800b62c:	2b01      	cmp	r3, #1
 800b62e:	d109      	bne.n	800b644 <CDC_Receive_FS+0x7c>
    	  zero_count = Buf[i];
 800b630:	687a      	ldr	r2, [r7, #4]
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	4413      	add	r3, r2
 800b636:	781a      	ldrb	r2, [r3, #0]
 800b638:	4b19      	ldr	r3, [pc, #100]	; (800b6a0 <CDC_Receive_FS+0xd8>)
 800b63a:	701a      	strb	r2, [r3, #0]
    	  is_first = 0;
 800b63c:	4b19      	ldr	r3, [pc, #100]	; (800b6a4 <CDC_Receive_FS+0xdc>)
 800b63e:	2200      	movs	r2, #0
 800b640:	701a      	strb	r2, [r3, #0]
    	  continue;
 800b642:	e01e      	b.n	800b682 <CDC_Receive_FS+0xba>
      }
      if(zero_count==0){
 800b644:	4b16      	ldr	r3, [pc, #88]	; (800b6a0 <CDC_Receive_FS+0xd8>)
 800b646:	781b      	ldrb	r3, [r3, #0]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d10c      	bne.n	800b666 <CDC_Receive_FS+0x9e>
    	DecodedData[data_index]=0x00;
 800b64c:	4b16      	ldr	r3, [pc, #88]	; (800b6a8 <CDC_Receive_FS+0xe0>)
 800b64e:	781b      	ldrb	r3, [r3, #0]
 800b650:	461a      	mov	r2, r3
 800b652:	4b16      	ldr	r3, [pc, #88]	; (800b6ac <CDC_Receive_FS+0xe4>)
 800b654:	2100      	movs	r1, #0
 800b656:	5499      	strb	r1, [r3, r2]
        zero_count=Buf[i];
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	4413      	add	r3, r2
 800b65e:	781a      	ldrb	r2, [r3, #0]
 800b660:	4b0f      	ldr	r3, [pc, #60]	; (800b6a0 <CDC_Receive_FS+0xd8>)
 800b662:	701a      	strb	r2, [r3, #0]
 800b664:	e007      	b.n	800b676 <CDC_Receive_FS+0xae>
      }else{
    	DecodedData[data_index]=Buf[i];
 800b666:	687a      	ldr	r2, [r7, #4]
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	4413      	add	r3, r2
 800b66c:	4a0e      	ldr	r2, [pc, #56]	; (800b6a8 <CDC_Receive_FS+0xe0>)
 800b66e:	7812      	ldrb	r2, [r2, #0]
 800b670:	7819      	ldrb	r1, [r3, #0]
 800b672:	4b0e      	ldr	r3, [pc, #56]	; (800b6ac <CDC_Receive_FS+0xe4>)
 800b674:	5499      	strb	r1, [r3, r2]
      }
      data_index++;
 800b676:	4b0c      	ldr	r3, [pc, #48]	; (800b6a8 <CDC_Receive_FS+0xe0>)
 800b678:	781b      	ldrb	r3, [r3, #0]
 800b67a:	3301      	adds	r3, #1
 800b67c:	b2da      	uxtb	r2, r3
 800b67e:	4b0a      	ldr	r3, [pc, #40]	; (800b6a8 <CDC_Receive_FS+0xe0>)
 800b680:	701a      	strb	r2, [r3, #0]
  for(uint32_t i=0;i<*Len;i++)
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	3301      	adds	r3, #1
 800b686:	60fb      	str	r3, [r7, #12]
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	68fa      	ldr	r2, [r7, #12]
 800b68e:	429a      	cmp	r2, r3
 800b690:	d3a9      	bcc.n	800b5e6 <CDC_Receive_FS+0x1e>
    }
  }

  return (USBD_OK);
 800b692:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b694:	4618      	mov	r0, r3
 800b696:	3710      	adds	r7, #16
 800b698:	46bd      	mov	sp, r7
 800b69a:	bd80      	pop	{r7, pc}
 800b69c:	20000420 	.word	0x20000420
 800b6a0:	2000016b 	.word	0x2000016b
 800b6a4:	20000725 	.word	0x20000725
 800b6a8:	20000724 	.word	0x20000724
 800b6ac:	200006e4 	.word	0x200006e4

0800b6b0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b084      	sub	sp, #16
 800b6b4:	af00      	add	r7, sp, #0
 800b6b6:	6078      	str	r0, [r7, #4]
 800b6b8:	460b      	mov	r3, r1
 800b6ba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800b6bc:	2300      	movs	r3, #0
 800b6be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800b6c0:	4b0d      	ldr	r3, [pc, #52]	; (800b6f8 <CDC_Transmit_FS+0x48>)
 800b6c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6c6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d001      	beq.n	800b6d6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	e00b      	b.n	800b6ee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b6d6:	887b      	ldrh	r3, [r7, #2]
 800b6d8:	461a      	mov	r2, r3
 800b6da:	6879      	ldr	r1, [r7, #4]
 800b6dc:	4806      	ldr	r0, [pc, #24]	; (800b6f8 <CDC_Transmit_FS+0x48>)
 800b6de:	f7fe fd46 	bl	800a16e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b6e2:	4805      	ldr	r0, [pc, #20]	; (800b6f8 <CDC_Transmit_FS+0x48>)
 800b6e4:	f7fe fd71 	bl	800a1ca <USBD_CDC_TransmitPacket>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800b6ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3710      	adds	r7, #16
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	20000420 	.word	0x20000420

0800b6fc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b083      	sub	sp, #12
 800b700:	af00      	add	r7, sp, #0
 800b702:	4603      	mov	r3, r0
 800b704:	6039      	str	r1, [r7, #0]
 800b706:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	2212      	movs	r2, #18
 800b70c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b70e:	4b03      	ldr	r3, [pc, #12]	; (800b71c <USBD_FS_DeviceDescriptor+0x20>)
}
 800b710:	4618      	mov	r0, r3
 800b712:	370c      	adds	r7, #12
 800b714:	46bd      	mov	sp, r7
 800b716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71a:	4770      	bx	lr
 800b71c:	200001a0 	.word	0x200001a0

0800b720 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b720:	b480      	push	{r7}
 800b722:	b083      	sub	sp, #12
 800b724:	af00      	add	r7, sp, #0
 800b726:	4603      	mov	r3, r0
 800b728:	6039      	str	r1, [r7, #0]
 800b72a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	2204      	movs	r2, #4
 800b730:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b732:	4b03      	ldr	r3, [pc, #12]	; (800b740 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b734:	4618      	mov	r0, r3
 800b736:	370c      	adds	r7, #12
 800b738:	46bd      	mov	sp, r7
 800b73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73e:	4770      	bx	lr
 800b740:	200001b4 	.word	0x200001b4

0800b744 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b082      	sub	sp, #8
 800b748:	af00      	add	r7, sp, #0
 800b74a:	4603      	mov	r3, r0
 800b74c:	6039      	str	r1, [r7, #0]
 800b74e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b750:	79fb      	ldrb	r3, [r7, #7]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d105      	bne.n	800b762 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b756:	683a      	ldr	r2, [r7, #0]
 800b758:	4907      	ldr	r1, [pc, #28]	; (800b778 <USBD_FS_ProductStrDescriptor+0x34>)
 800b75a:	4808      	ldr	r0, [pc, #32]	; (800b77c <USBD_FS_ProductStrDescriptor+0x38>)
 800b75c:	f7ff fd51 	bl	800b202 <USBD_GetString>
 800b760:	e004      	b.n	800b76c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b762:	683a      	ldr	r2, [r7, #0]
 800b764:	4904      	ldr	r1, [pc, #16]	; (800b778 <USBD_FS_ProductStrDescriptor+0x34>)
 800b766:	4805      	ldr	r0, [pc, #20]	; (800b77c <USBD_FS_ProductStrDescriptor+0x38>)
 800b768:	f7ff fd4b 	bl	800b202 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b76c:	4b02      	ldr	r3, [pc, #8]	; (800b778 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b76e:	4618      	mov	r0, r3
 800b770:	3708      	adds	r7, #8
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}
 800b776:	bf00      	nop
 800b778:	20000f28 	.word	0x20000f28
 800b77c:	0800bfb8 	.word	0x0800bfb8

0800b780 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b082      	sub	sp, #8
 800b784:	af00      	add	r7, sp, #0
 800b786:	4603      	mov	r3, r0
 800b788:	6039      	str	r1, [r7, #0]
 800b78a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b78c:	683a      	ldr	r2, [r7, #0]
 800b78e:	4904      	ldr	r1, [pc, #16]	; (800b7a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b790:	4804      	ldr	r0, [pc, #16]	; (800b7a4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b792:	f7ff fd36 	bl	800b202 <USBD_GetString>
  return USBD_StrDesc;
 800b796:	4b02      	ldr	r3, [pc, #8]	; (800b7a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3708      	adds	r7, #8
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}
 800b7a0:	20000f28 	.word	0x20000f28
 800b7a4:	0800bfd0 	.word	0x0800bfd0

0800b7a8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7a8:	b580      	push	{r7, lr}
 800b7aa:	b082      	sub	sp, #8
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	6039      	str	r1, [r7, #0]
 800b7b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	221a      	movs	r2, #26
 800b7b8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b7ba:	f000 f843 	bl	800b844 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b7be:	4b02      	ldr	r3, [pc, #8]	; (800b7c8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3708      	adds	r7, #8
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}
 800b7c8:	200001b8 	.word	0x200001b8

0800b7cc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b082      	sub	sp, #8
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	6039      	str	r1, [r7, #0]
 800b7d6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b7d8:	79fb      	ldrb	r3, [r7, #7]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d105      	bne.n	800b7ea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b7de:	683a      	ldr	r2, [r7, #0]
 800b7e0:	4907      	ldr	r1, [pc, #28]	; (800b800 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b7e2:	4808      	ldr	r0, [pc, #32]	; (800b804 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b7e4:	f7ff fd0d 	bl	800b202 <USBD_GetString>
 800b7e8:	e004      	b.n	800b7f4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b7ea:	683a      	ldr	r2, [r7, #0]
 800b7ec:	4904      	ldr	r1, [pc, #16]	; (800b800 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b7ee:	4805      	ldr	r0, [pc, #20]	; (800b804 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b7f0:	f7ff fd07 	bl	800b202 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b7f4:	4b02      	ldr	r3, [pc, #8]	; (800b800 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	3708      	adds	r7, #8
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}
 800b7fe:	bf00      	nop
 800b800:	20000f28 	.word	0x20000f28
 800b804:	0800bfd4 	.word	0x0800bfd4

0800b808 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b082      	sub	sp, #8
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	4603      	mov	r3, r0
 800b810:	6039      	str	r1, [r7, #0]
 800b812:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b814:	79fb      	ldrb	r3, [r7, #7]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d105      	bne.n	800b826 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b81a:	683a      	ldr	r2, [r7, #0]
 800b81c:	4907      	ldr	r1, [pc, #28]	; (800b83c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b81e:	4808      	ldr	r0, [pc, #32]	; (800b840 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b820:	f7ff fcef 	bl	800b202 <USBD_GetString>
 800b824:	e004      	b.n	800b830 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b826:	683a      	ldr	r2, [r7, #0]
 800b828:	4904      	ldr	r1, [pc, #16]	; (800b83c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b82a:	4805      	ldr	r0, [pc, #20]	; (800b840 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b82c:	f7ff fce9 	bl	800b202 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b830:	4b02      	ldr	r3, [pc, #8]	; (800b83c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b832:	4618      	mov	r0, r3
 800b834:	3708      	adds	r7, #8
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}
 800b83a:	bf00      	nop
 800b83c:	20000f28 	.word	0x20000f28
 800b840:	0800bfe0 	.word	0x0800bfe0

0800b844 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b084      	sub	sp, #16
 800b848:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b84a:	4b0f      	ldr	r3, [pc, #60]	; (800b888 <Get_SerialNum+0x44>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b850:	4b0e      	ldr	r3, [pc, #56]	; (800b88c <Get_SerialNum+0x48>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b856:	4b0e      	ldr	r3, [pc, #56]	; (800b890 <Get_SerialNum+0x4c>)
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b85c:	68fa      	ldr	r2, [r7, #12]
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4413      	add	r3, r2
 800b862:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d009      	beq.n	800b87e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b86a:	2208      	movs	r2, #8
 800b86c:	4909      	ldr	r1, [pc, #36]	; (800b894 <Get_SerialNum+0x50>)
 800b86e:	68f8      	ldr	r0, [r7, #12]
 800b870:	f000 f814 	bl	800b89c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b874:	2204      	movs	r2, #4
 800b876:	4908      	ldr	r1, [pc, #32]	; (800b898 <Get_SerialNum+0x54>)
 800b878:	68b8      	ldr	r0, [r7, #8]
 800b87a:	f000 f80f 	bl	800b89c <IntToUnicode>
  }
}
 800b87e:	bf00      	nop
 800b880:	3710      	adds	r7, #16
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}
 800b886:	bf00      	nop
 800b888:	1ffff7ac 	.word	0x1ffff7ac
 800b88c:	1ffff7b0 	.word	0x1ffff7b0
 800b890:	1ffff7b4 	.word	0x1ffff7b4
 800b894:	200001ba 	.word	0x200001ba
 800b898:	200001ca 	.word	0x200001ca

0800b89c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b89c:	b480      	push	{r7}
 800b89e:	b087      	sub	sp, #28
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	60f8      	str	r0, [r7, #12]
 800b8a4:	60b9      	str	r1, [r7, #8]
 800b8a6:	4613      	mov	r3, r2
 800b8a8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	75fb      	strb	r3, [r7, #23]
 800b8b2:	e027      	b.n	800b904 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	0f1b      	lsrs	r3, r3, #28
 800b8b8:	2b09      	cmp	r3, #9
 800b8ba:	d80b      	bhi.n	800b8d4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	0f1b      	lsrs	r3, r3, #28
 800b8c0:	b2da      	uxtb	r2, r3
 800b8c2:	7dfb      	ldrb	r3, [r7, #23]
 800b8c4:	005b      	lsls	r3, r3, #1
 800b8c6:	4619      	mov	r1, r3
 800b8c8:	68bb      	ldr	r3, [r7, #8]
 800b8ca:	440b      	add	r3, r1
 800b8cc:	3230      	adds	r2, #48	; 0x30
 800b8ce:	b2d2      	uxtb	r2, r2
 800b8d0:	701a      	strb	r2, [r3, #0]
 800b8d2:	e00a      	b.n	800b8ea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	0f1b      	lsrs	r3, r3, #28
 800b8d8:	b2da      	uxtb	r2, r3
 800b8da:	7dfb      	ldrb	r3, [r7, #23]
 800b8dc:	005b      	lsls	r3, r3, #1
 800b8de:	4619      	mov	r1, r3
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	440b      	add	r3, r1
 800b8e4:	3237      	adds	r2, #55	; 0x37
 800b8e6:	b2d2      	uxtb	r2, r2
 800b8e8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	011b      	lsls	r3, r3, #4
 800b8ee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b8f0:	7dfb      	ldrb	r3, [r7, #23]
 800b8f2:	005b      	lsls	r3, r3, #1
 800b8f4:	3301      	adds	r3, #1
 800b8f6:	68ba      	ldr	r2, [r7, #8]
 800b8f8:	4413      	add	r3, r2
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b8fe:	7dfb      	ldrb	r3, [r7, #23]
 800b900:	3301      	adds	r3, #1
 800b902:	75fb      	strb	r3, [r7, #23]
 800b904:	7dfa      	ldrb	r2, [r7, #23]
 800b906:	79fb      	ldrb	r3, [r7, #7]
 800b908:	429a      	cmp	r2, r3
 800b90a:	d3d3      	bcc.n	800b8b4 <IntToUnicode+0x18>
  }
}
 800b90c:	bf00      	nop
 800b90e:	bf00      	nop
 800b910:	371c      	adds	r7, #28
 800b912:	46bd      	mov	sp, r7
 800b914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b918:	4770      	bx	lr
	...

0800b91c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b08a      	sub	sp, #40	; 0x28
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b924:	f107 0314 	add.w	r3, r7, #20
 800b928:	2200      	movs	r2, #0
 800b92a:	601a      	str	r2, [r3, #0]
 800b92c:	605a      	str	r2, [r3, #4]
 800b92e:	609a      	str	r2, [r3, #8]
 800b930:	60da      	str	r2, [r3, #12]
 800b932:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a1f      	ldr	r2, [pc, #124]	; (800b9b8 <HAL_PCD_MspInit+0x9c>)
 800b93a:	4293      	cmp	r3, r2
 800b93c:	d137      	bne.n	800b9ae <HAL_PCD_MspInit+0x92>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b93e:	4b1f      	ldr	r3, [pc, #124]	; (800b9bc <HAL_PCD_MspInit+0xa0>)
 800b940:	695b      	ldr	r3, [r3, #20]
 800b942:	4a1e      	ldr	r2, [pc, #120]	; (800b9bc <HAL_PCD_MspInit+0xa0>)
 800b944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b948:	6153      	str	r3, [r2, #20]
 800b94a:	4b1c      	ldr	r3, [pc, #112]	; (800b9bc <HAL_PCD_MspInit+0xa0>)
 800b94c:	695b      	ldr	r3, [r3, #20]
 800b94e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b952:	613b      	str	r3, [r7, #16]
 800b954:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b956:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b95a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b95c:	2302      	movs	r3, #2
 800b95e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b960:	2300      	movs	r3, #0
 800b962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b964:	2303      	movs	r3, #3
 800b966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800b968:	230e      	movs	r3, #14
 800b96a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b96c:	f107 0314 	add.w	r3, r7, #20
 800b970:	4619      	mov	r1, r3
 800b972:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b976:	f7f7 fb49 	bl	800300c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b97a:	4b10      	ldr	r3, [pc, #64]	; (800b9bc <HAL_PCD_MspInit+0xa0>)
 800b97c:	69db      	ldr	r3, [r3, #28]
 800b97e:	4a0f      	ldr	r2, [pc, #60]	; (800b9bc <HAL_PCD_MspInit+0xa0>)
 800b980:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b984:	61d3      	str	r3, [r2, #28]
 800b986:	4b0d      	ldr	r3, [pc, #52]	; (800b9bc <HAL_PCD_MspInit+0xa0>)
 800b988:	69db      	ldr	r3, [r3, #28]
 800b98a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b98e:	60fb      	str	r3, [r7, #12]
 800b990:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    __HAL_REMAPINTERRUPT_USB_ENABLE();
 800b992:	4b0b      	ldr	r3, [pc, #44]	; (800b9c0 <HAL_PCD_MspInit+0xa4>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a0a      	ldr	r2, [pc, #40]	; (800b9c0 <HAL_PCD_MspInit+0xa4>)
 800b998:	f043 0320 	orr.w	r3, r3, #32
 800b99c:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800b99e:	2200      	movs	r2, #0
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	204b      	movs	r0, #75	; 0x4b
 800b9a4:	f7f7 fafb 	bl	8002f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800b9a8:	204b      	movs	r0, #75	; 0x4b
 800b9aa:	f7f7 fb14 	bl	8002fd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b9ae:	bf00      	nop
 800b9b0:	3728      	adds	r7, #40	; 0x28
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}
 800b9b6:	bf00      	nop
 800b9b8:	40005c00 	.word	0x40005c00
 800b9bc:	40021000 	.word	0x40021000
 800b9c0:	40010000 	.word	0x40010000

0800b9c4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b082      	sub	sp, #8
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b9d8:	4619      	mov	r1, r3
 800b9da:	4610      	mov	r0, r2
 800b9dc:	f7fe fcdc 	bl	800a398 <USBD_LL_SetupStage>
}
 800b9e0:	bf00      	nop
 800b9e2:	3708      	adds	r7, #8
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}

0800b9e8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b082      	sub	sp, #8
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
 800b9f0:	460b      	mov	r3, r1
 800b9f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b9fa:	78fa      	ldrb	r2, [r7, #3]
 800b9fc:	6879      	ldr	r1, [r7, #4]
 800b9fe:	4613      	mov	r3, r2
 800ba00:	009b      	lsls	r3, r3, #2
 800ba02:	4413      	add	r3, r2
 800ba04:	00db      	lsls	r3, r3, #3
 800ba06:	440b      	add	r3, r1
 800ba08:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800ba0c:	681a      	ldr	r2, [r3, #0]
 800ba0e:	78fb      	ldrb	r3, [r7, #3]
 800ba10:	4619      	mov	r1, r3
 800ba12:	f7fe fd0e 	bl	800a432 <USBD_LL_DataOutStage>
}
 800ba16:	bf00      	nop
 800ba18:	3708      	adds	r7, #8
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}

0800ba1e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba1e:	b580      	push	{r7, lr}
 800ba20:	b082      	sub	sp, #8
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	6078      	str	r0, [r7, #4]
 800ba26:	460b      	mov	r3, r1
 800ba28:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800ba30:	78fa      	ldrb	r2, [r7, #3]
 800ba32:	6879      	ldr	r1, [r7, #4]
 800ba34:	4613      	mov	r3, r2
 800ba36:	009b      	lsls	r3, r3, #2
 800ba38:	4413      	add	r3, r2
 800ba3a:	00db      	lsls	r3, r3, #3
 800ba3c:	440b      	add	r3, r1
 800ba3e:	333c      	adds	r3, #60	; 0x3c
 800ba40:	681a      	ldr	r2, [r3, #0]
 800ba42:	78fb      	ldrb	r3, [r7, #3]
 800ba44:	4619      	mov	r1, r3
 800ba46:	f7fe fd65 	bl	800a514 <USBD_LL_DataInStage>
}
 800ba4a:	bf00      	nop
 800ba4c:	3708      	adds	r7, #8
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}

0800ba52 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba52:	b580      	push	{r7, lr}
 800ba54:	b082      	sub	sp, #8
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ba60:	4618      	mov	r0, r3
 800ba62:	f7fe fe78 	bl	800a756 <USBD_LL_SOF>
}
 800ba66:	bf00      	nop
 800ba68:	3708      	adds	r7, #8
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd80      	pop	{r7, pc}

0800ba6e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba6e:	b580      	push	{r7, lr}
 800ba70:	b084      	sub	sp, #16
 800ba72:	af00      	add	r7, sp, #0
 800ba74:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ba76:	2301      	movs	r3, #1
 800ba78:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	689b      	ldr	r3, [r3, #8]
 800ba7e:	2b02      	cmp	r3, #2
 800ba80:	d001      	beq.n	800ba86 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ba82:	f7f5 fce7 	bl	8001454 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ba8c:	7bfa      	ldrb	r2, [r7, #15]
 800ba8e:	4611      	mov	r1, r2
 800ba90:	4618      	mov	r0, r3
 800ba92:	f7fe fe25 	bl	800a6e0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	f7fe fdde 	bl	800a65e <USBD_LL_Reset>
}
 800baa2:	bf00      	nop
 800baa4:	3710      	adds	r7, #16
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}
	...

0800baac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b082      	sub	sp, #8
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800baba:	4618      	mov	r0, r3
 800babc:	f7fe fe20 	bl	800a700 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	699b      	ldr	r3, [r3, #24]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d005      	beq.n	800bad4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bac8:	4b04      	ldr	r3, [pc, #16]	; (800badc <HAL_PCD_SuspendCallback+0x30>)
 800baca:	691b      	ldr	r3, [r3, #16]
 800bacc:	4a03      	ldr	r2, [pc, #12]	; (800badc <HAL_PCD_SuspendCallback+0x30>)
 800bace:	f043 0306 	orr.w	r3, r3, #6
 800bad2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bad4:	bf00      	nop
 800bad6:	3708      	adds	r7, #8
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}
 800badc:	e000ed00 	.word	0xe000ed00

0800bae0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b082      	sub	sp, #8
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800baee:	4618      	mov	r0, r3
 800baf0:	f7fe fe1b 	bl	800a72a <USBD_LL_Resume>
}
 800baf4:	bf00      	nop
 800baf6:	3708      	adds	r7, #8
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}

0800bafc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b082      	sub	sp, #8
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bb04:	4a28      	ldr	r2, [pc, #160]	; (800bba8 <USBD_LL_Init+0xac>)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	4a26      	ldr	r2, [pc, #152]	; (800bba8 <USBD_LL_Init+0xac>)
 800bb10:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800bb14:	4b24      	ldr	r3, [pc, #144]	; (800bba8 <USBD_LL_Init+0xac>)
 800bb16:	4a25      	ldr	r2, [pc, #148]	; (800bbac <USBD_LL_Init+0xb0>)
 800bb18:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bb1a:	4b23      	ldr	r3, [pc, #140]	; (800bba8 <USBD_LL_Init+0xac>)
 800bb1c:	2208      	movs	r2, #8
 800bb1e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bb20:	4b21      	ldr	r3, [pc, #132]	; (800bba8 <USBD_LL_Init+0xac>)
 800bb22:	2202      	movs	r2, #2
 800bb24:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bb26:	4b20      	ldr	r3, [pc, #128]	; (800bba8 <USBD_LL_Init+0xac>)
 800bb28:	2202      	movs	r2, #2
 800bb2a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bb2c:	4b1e      	ldr	r3, [pc, #120]	; (800bba8 <USBD_LL_Init+0xac>)
 800bb2e:	2200      	movs	r2, #0
 800bb30:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bb32:	4b1d      	ldr	r3, [pc, #116]	; (800bba8 <USBD_LL_Init+0xac>)
 800bb34:	2200      	movs	r2, #0
 800bb36:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bb38:	481b      	ldr	r0, [pc, #108]	; (800bba8 <USBD_LL_Init+0xac>)
 800bb3a:	f7f7 fc29 	bl	8003390 <HAL_PCD_Init>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d001      	beq.n	800bb48 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800bb44:	f7f5 fc86 	bl	8001454 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb4e:	2318      	movs	r3, #24
 800bb50:	2200      	movs	r2, #0
 800bb52:	2100      	movs	r1, #0
 800bb54:	f7f9 f8b2 	bl	8004cbc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb5e:	2358      	movs	r3, #88	; 0x58
 800bb60:	2200      	movs	r2, #0
 800bb62:	2180      	movs	r1, #128	; 0x80
 800bb64:	f7f9 f8aa 	bl	8004cbc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb6e:	23c0      	movs	r3, #192	; 0xc0
 800bb70:	2200      	movs	r2, #0
 800bb72:	2181      	movs	r1, #129	; 0x81
 800bb74:	f7f9 f8a2 	bl	8004cbc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb7e:	f44f 7388 	mov.w	r3, #272	; 0x110
 800bb82:	2200      	movs	r2, #0
 800bb84:	2101      	movs	r1, #1
 800bb86:	f7f9 f899 	bl	8004cbc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bb90:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bb94:	2200      	movs	r2, #0
 800bb96:	2182      	movs	r1, #130	; 0x82
 800bb98:	f7f9 f890 	bl	8004cbc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800bb9c:	2300      	movs	r3, #0
}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	3708      	adds	r7, #8
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}
 800bba6:	bf00      	nop
 800bba8:	20001128 	.word	0x20001128
 800bbac:	40005c00 	.word	0x40005c00

0800bbb0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b084      	sub	sp, #16
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bbb8:	2300      	movs	r3, #0
 800bbba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f7f7 fcb4 	bl	8003534 <HAL_PCD_Start>
 800bbcc:	4603      	mov	r3, r0
 800bbce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbd0:	7bfb      	ldrb	r3, [r7, #15]
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f000 f964 	bl	800bea0 <USBD_Get_USB_Status>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bbdc:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbde:	4618      	mov	r0, r3
 800bbe0:	3710      	adds	r7, #16
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}

0800bbe6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bbe6:	b580      	push	{r7, lr}
 800bbe8:	b084      	sub	sp, #16
 800bbea:	af00      	add	r7, sp, #0
 800bbec:	6078      	str	r0, [r7, #4]
 800bbee:	4608      	mov	r0, r1
 800bbf0:	4611      	mov	r1, r2
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	70fb      	strb	r3, [r7, #3]
 800bbf8:	460b      	mov	r3, r1
 800bbfa:	70bb      	strb	r3, [r7, #2]
 800bbfc:	4613      	mov	r3, r2
 800bbfe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc00:	2300      	movs	r3, #0
 800bc02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc04:	2300      	movs	r3, #0
 800bc06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bc0e:	78bb      	ldrb	r3, [r7, #2]
 800bc10:	883a      	ldrh	r2, [r7, #0]
 800bc12:	78f9      	ldrb	r1, [r7, #3]
 800bc14:	f7f7 fdad 	bl	8003772 <HAL_PCD_EP_Open>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc1c:	7bfb      	ldrb	r3, [r7, #15]
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f000 f93e 	bl	800bea0 <USBD_Get_USB_Status>
 800bc24:	4603      	mov	r3, r0
 800bc26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc28:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3710      	adds	r7, #16
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}

0800bc32 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc32:	b580      	push	{r7, lr}
 800bc34:	b084      	sub	sp, #16
 800bc36:	af00      	add	r7, sp, #0
 800bc38:	6078      	str	r0, [r7, #4]
 800bc3a:	460b      	mov	r3, r1
 800bc3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc42:	2300      	movs	r3, #0
 800bc44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc4c:	78fa      	ldrb	r2, [r7, #3]
 800bc4e:	4611      	mov	r1, r2
 800bc50:	4618      	mov	r0, r3
 800bc52:	f7f7 fdeb 	bl	800382c <HAL_PCD_EP_Close>
 800bc56:	4603      	mov	r3, r0
 800bc58:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc5a:	7bfb      	ldrb	r3, [r7, #15]
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	f000 f91f 	bl	800bea0 <USBD_Get_USB_Status>
 800bc62:	4603      	mov	r3, r0
 800bc64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bc66:	7bbb      	ldrb	r3, [r7, #14]
}
 800bc68:	4618      	mov	r0, r3
 800bc6a:	3710      	adds	r7, #16
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd80      	pop	{r7, pc}

0800bc70 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b084      	sub	sp, #16
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
 800bc78:	460b      	mov	r3, r1
 800bc7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc80:	2300      	movs	r3, #0
 800bc82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bc8a:	78fa      	ldrb	r2, [r7, #3]
 800bc8c:	4611      	mov	r1, r2
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f7f7 fe94 	bl	80039bc <HAL_PCD_EP_SetStall>
 800bc94:	4603      	mov	r3, r0
 800bc96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bc98:	7bfb      	ldrb	r3, [r7, #15]
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f000 f900 	bl	800bea0 <USBD_Get_USB_Status>
 800bca0:	4603      	mov	r3, r0
 800bca2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bca4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3710      	adds	r7, #16
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}

0800bcae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcae:	b580      	push	{r7, lr}
 800bcb0:	b084      	sub	sp, #16
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	6078      	str	r0, [r7, #4]
 800bcb6:	460b      	mov	r3, r1
 800bcb8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bcc8:	78fa      	ldrb	r2, [r7, #3]
 800bcca:	4611      	mov	r1, r2
 800bccc:	4618      	mov	r0, r3
 800bcce:	f7f7 fec7 	bl	8003a60 <HAL_PCD_EP_ClrStall>
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcd6:	7bfb      	ldrb	r3, [r7, #15]
 800bcd8:	4618      	mov	r0, r3
 800bcda:	f000 f8e1 	bl	800bea0 <USBD_Get_USB_Status>
 800bcde:	4603      	mov	r3, r0
 800bce0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bce2:	7bbb      	ldrb	r3, [r7, #14]
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3710      	adds	r7, #16
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bcec:	b480      	push	{r7}
 800bcee:	b085      	sub	sp, #20
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
 800bcf4:	460b      	mov	r3, r1
 800bcf6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bcfe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bd00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	da0c      	bge.n	800bd22 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bd08:	78fb      	ldrb	r3, [r7, #3]
 800bd0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd0e:	68f9      	ldr	r1, [r7, #12]
 800bd10:	1c5a      	adds	r2, r3, #1
 800bd12:	4613      	mov	r3, r2
 800bd14:	009b      	lsls	r3, r3, #2
 800bd16:	4413      	add	r3, r2
 800bd18:	00db      	lsls	r3, r3, #3
 800bd1a:	440b      	add	r3, r1
 800bd1c:	3302      	adds	r3, #2
 800bd1e:	781b      	ldrb	r3, [r3, #0]
 800bd20:	e00b      	b.n	800bd3a <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bd22:	78fb      	ldrb	r3, [r7, #3]
 800bd24:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bd28:	68f9      	ldr	r1, [r7, #12]
 800bd2a:	4613      	mov	r3, r2
 800bd2c:	009b      	lsls	r3, r3, #2
 800bd2e:	4413      	add	r3, r2
 800bd30:	00db      	lsls	r3, r3, #3
 800bd32:	440b      	add	r3, r1
 800bd34:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800bd38:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	3714      	adds	r7, #20
 800bd3e:	46bd      	mov	sp, r7
 800bd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd44:	4770      	bx	lr

0800bd46 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bd46:	b580      	push	{r7, lr}
 800bd48:	b084      	sub	sp, #16
 800bd4a:	af00      	add	r7, sp, #0
 800bd4c:	6078      	str	r0, [r7, #4]
 800bd4e:	460b      	mov	r3, r1
 800bd50:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd52:	2300      	movs	r3, #0
 800bd54:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd56:	2300      	movs	r3, #0
 800bd58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd60:	78fa      	ldrb	r2, [r7, #3]
 800bd62:	4611      	mov	r1, r2
 800bd64:	4618      	mov	r0, r3
 800bd66:	f7f7 fcdf 	bl	8003728 <HAL_PCD_SetAddress>
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd6e:	7bfb      	ldrb	r3, [r7, #15]
 800bd70:	4618      	mov	r0, r3
 800bd72:	f000 f895 	bl	800bea0 <USBD_Get_USB_Status>
 800bd76:	4603      	mov	r3, r0
 800bd78:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd7a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	3710      	adds	r7, #16
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}

0800bd84 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b086      	sub	sp, #24
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	60f8      	str	r0, [r7, #12]
 800bd8c:	607a      	str	r2, [r7, #4]
 800bd8e:	461a      	mov	r2, r3
 800bd90:	460b      	mov	r3, r1
 800bd92:	72fb      	strb	r3, [r7, #11]
 800bd94:	4613      	mov	r3, r2
 800bd96:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd98:	2300      	movs	r3, #0
 800bd9a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bda6:	893b      	ldrh	r3, [r7, #8]
 800bda8:	7af9      	ldrb	r1, [r7, #11]
 800bdaa:	687a      	ldr	r2, [r7, #4]
 800bdac:	f7f7 fdcf 	bl	800394e <HAL_PCD_EP_Transmit>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdb4:	7dfb      	ldrb	r3, [r7, #23]
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f000 f872 	bl	800bea0 <USBD_Get_USB_Status>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bdc0:	7dbb      	ldrb	r3, [r7, #22]
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	3718      	adds	r7, #24
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}

0800bdca <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bdca:	b580      	push	{r7, lr}
 800bdcc:	b086      	sub	sp, #24
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	60f8      	str	r0, [r7, #12]
 800bdd2:	607a      	str	r2, [r7, #4]
 800bdd4:	461a      	mov	r2, r3
 800bdd6:	460b      	mov	r3, r1
 800bdd8:	72fb      	strb	r3, [r7, #11]
 800bdda:	4613      	mov	r3, r2
 800bddc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdde:	2300      	movs	r3, #0
 800bde0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bde2:	2300      	movs	r3, #0
 800bde4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bdec:	893b      	ldrh	r3, [r7, #8]
 800bdee:	7af9      	ldrb	r1, [r7, #11]
 800bdf0:	687a      	ldr	r2, [r7, #4]
 800bdf2:	f7f7 fd63 	bl	80038bc <HAL_PCD_EP_Receive>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdfa:	7dfb      	ldrb	r3, [r7, #23]
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f000 f84f 	bl	800bea0 <USBD_Get_USB_Status>
 800be02:	4603      	mov	r3, r0
 800be04:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800be06:	7dbb      	ldrb	r3, [r7, #22]
}
 800be08:	4618      	mov	r0, r3
 800be0a:	3718      	adds	r7, #24
 800be0c:	46bd      	mov	sp, r7
 800be0e:	bd80      	pop	{r7, pc}

0800be10 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b082      	sub	sp, #8
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
 800be18:	460b      	mov	r3, r1
 800be1a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be22:	78fa      	ldrb	r2, [r7, #3]
 800be24:	4611      	mov	r1, r2
 800be26:	4618      	mov	r0, r3
 800be28:	f7f7 fd79 	bl	800391e <HAL_PCD_EP_GetRxCount>
 800be2c:	4603      	mov	r3, r0
}
 800be2e:	4618      	mov	r0, r3
 800be30:	3708      	adds	r7, #8
 800be32:	46bd      	mov	sp, r7
 800be34:	bd80      	pop	{r7, pc}
	...

0800be38 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800be38:	b480      	push	{r7}
 800be3a:	b083      	sub	sp, #12
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800be40:	4b03      	ldr	r3, [pc, #12]	; (800be50 <USBD_static_malloc+0x18>)
}
 800be42:	4618      	mov	r0, r3
 800be44:	370c      	adds	r7, #12
 800be46:	46bd      	mov	sp, r7
 800be48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4c:	4770      	bx	lr
 800be4e:	bf00      	nop
 800be50:	20001414 	.word	0x20001414

0800be54 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800be54:	b480      	push	{r7}
 800be56:	b083      	sub	sp, #12
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]

}
 800be5c:	bf00      	nop
 800be5e:	370c      	adds	r7, #12
 800be60:	46bd      	mov	sp, r7
 800be62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be66:	4770      	bx	lr

0800be68 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be68:	b580      	push	{r7, lr}
 800be6a:	b082      	sub	sp, #8
 800be6c:	af00      	add	r7, sp, #0
 800be6e:	6078      	str	r0, [r7, #4]
 800be70:	460b      	mov	r3, r1
 800be72:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN 6 */
  if (state == 1)
 800be74:	78fb      	ldrb	r3, [r7, #3]
 800be76:	2b01      	cmp	r3, #1
 800be78:	d107      	bne.n	800be8a <HAL_PCDEx_SetConnectionState+0x22>
  {
    /* Configure Low connection state. */
	  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_SET);
 800be7a:	2201      	movs	r2, #1
 800be7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800be80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800be84:	f7f7 fa54 	bl	8003330 <HAL_GPIO_WritePin>
    /* Configure High connection state. */
	  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_RESET);

  }
  /* USER CODE END 6 */
}
 800be88:	e006      	b.n	800be98 <HAL_PCDEx_SetConnectionState+0x30>
	  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_RESET);
 800be8a:	2200      	movs	r2, #0
 800be8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800be90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800be94:	f7f7 fa4c 	bl	8003330 <HAL_GPIO_WritePin>
}
 800be98:	bf00      	nop
 800be9a:	3708      	adds	r7, #8
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}

0800bea0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bea0:	b480      	push	{r7}
 800bea2:	b085      	sub	sp, #20
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	4603      	mov	r3, r0
 800bea8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800beaa:	2300      	movs	r3, #0
 800beac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800beae:	79fb      	ldrb	r3, [r7, #7]
 800beb0:	2b03      	cmp	r3, #3
 800beb2:	d817      	bhi.n	800bee4 <USBD_Get_USB_Status+0x44>
 800beb4:	a201      	add	r2, pc, #4	; (adr r2, 800bebc <USBD_Get_USB_Status+0x1c>)
 800beb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beba:	bf00      	nop
 800bebc:	0800becd 	.word	0x0800becd
 800bec0:	0800bed3 	.word	0x0800bed3
 800bec4:	0800bed9 	.word	0x0800bed9
 800bec8:	0800bedf 	.word	0x0800bedf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800becc:	2300      	movs	r3, #0
 800bece:	73fb      	strb	r3, [r7, #15]
    break;
 800bed0:	e00b      	b.n	800beea <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bed2:	2302      	movs	r3, #2
 800bed4:	73fb      	strb	r3, [r7, #15]
    break;
 800bed6:	e008      	b.n	800beea <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bed8:	2301      	movs	r3, #1
 800beda:	73fb      	strb	r3, [r7, #15]
    break;
 800bedc:	e005      	b.n	800beea <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bede:	2302      	movs	r3, #2
 800bee0:	73fb      	strb	r3, [r7, #15]
    break;
 800bee2:	e002      	b.n	800beea <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bee4:	2302      	movs	r3, #2
 800bee6:	73fb      	strb	r3, [r7, #15]
    break;
 800bee8:	bf00      	nop
  }
  return usb_status;
 800beea:	7bfb      	ldrb	r3, [r7, #15]
}
 800beec:	4618      	mov	r0, r3
 800beee:	3714      	adds	r7, #20
 800bef0:	46bd      	mov	sp, r7
 800bef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef6:	4770      	bx	lr

0800bef8 <memset>:
 800bef8:	4402      	add	r2, r0
 800befa:	4603      	mov	r3, r0
 800befc:	4293      	cmp	r3, r2
 800befe:	d100      	bne.n	800bf02 <memset+0xa>
 800bf00:	4770      	bx	lr
 800bf02:	f803 1b01 	strb.w	r1, [r3], #1
 800bf06:	e7f9      	b.n	800befc <memset+0x4>

0800bf08 <__libc_init_array>:
 800bf08:	b570      	push	{r4, r5, r6, lr}
 800bf0a:	4d0d      	ldr	r5, [pc, #52]	; (800bf40 <__libc_init_array+0x38>)
 800bf0c:	4c0d      	ldr	r4, [pc, #52]	; (800bf44 <__libc_init_array+0x3c>)
 800bf0e:	1b64      	subs	r4, r4, r5
 800bf10:	10a4      	asrs	r4, r4, #2
 800bf12:	2600      	movs	r6, #0
 800bf14:	42a6      	cmp	r6, r4
 800bf16:	d109      	bne.n	800bf2c <__libc_init_array+0x24>
 800bf18:	4d0b      	ldr	r5, [pc, #44]	; (800bf48 <__libc_init_array+0x40>)
 800bf1a:	4c0c      	ldr	r4, [pc, #48]	; (800bf4c <__libc_init_array+0x44>)
 800bf1c:	f000 f818 	bl	800bf50 <_init>
 800bf20:	1b64      	subs	r4, r4, r5
 800bf22:	10a4      	asrs	r4, r4, #2
 800bf24:	2600      	movs	r6, #0
 800bf26:	42a6      	cmp	r6, r4
 800bf28:	d105      	bne.n	800bf36 <__libc_init_array+0x2e>
 800bf2a:	bd70      	pop	{r4, r5, r6, pc}
 800bf2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf30:	4798      	blx	r3
 800bf32:	3601      	adds	r6, #1
 800bf34:	e7ee      	b.n	800bf14 <__libc_init_array+0xc>
 800bf36:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf3a:	4798      	blx	r3
 800bf3c:	3601      	adds	r6, #1
 800bf3e:	e7f2      	b.n	800bf26 <__libc_init_array+0x1e>
 800bf40:	0800c020 	.word	0x0800c020
 800bf44:	0800c020 	.word	0x0800c020
 800bf48:	0800c020 	.word	0x0800c020
 800bf4c:	0800c028 	.word	0x0800c028

0800bf50 <_init>:
 800bf50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf52:	bf00      	nop
 800bf54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf56:	bc08      	pop	{r3}
 800bf58:	469e      	mov	lr, r3
 800bf5a:	4770      	bx	lr

0800bf5c <_fini>:
 800bf5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf5e:	bf00      	nop
 800bf60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf62:	bc08      	pop	{r3}
 800bf64:	469e      	mov	lr, r3
 800bf66:	4770      	bx	lr
