#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 17 15:36:38 2020
# Process ID: 20940
# Current directory: D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/FFT/xsim_script.tcl}
# Log file: D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/xsim.log
# Journal file: D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/FFT/xsim_script.tcl
# xsim {FFT} -autoloadwcfg -tclbatch {FFT.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source FFT.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set data_OUT_group [add_wave_group data_OUT(axis) -into $coutputgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_OUT_TREADY -into $data_OUT_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_OUT_TVALID -into $data_OUT_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_OUT_TDATA -into $data_OUT_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set data_IN_group [add_wave_group data_IN(axis) -into $cinputgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_IN_TREADY -into $data_IN_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_IN_TVALID -into $data_IN_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/AESL_inst_FFT/data_IN_TDATA -into $data_IN_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_start -into $blocksiggroup
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_done -into $blocksiggroup
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_idle -into $blocksiggroup
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_FFT_top/AESL_inst_FFT/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_FFT_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_FFT_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_FFT_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_FFT_top/LENGTH_data_IN -into $tb_portdepth_group -radix hex
## add_wave /apatb_FFT_top/LENGTH_data_OUT -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_data_OUT_group [add_wave_group data_OUT(axis) -into $tbcoutputgroup]
## add_wave /apatb_FFT_top/data_OUT_TREADY -into $tb_data_OUT_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/data_OUT_TVALID -into $tb_data_OUT_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/data_OUT_TDATA -into $tb_data_OUT_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_data_IN_group [add_wave_group data_IN(axis) -into $tbcinputgroup]
## add_wave /apatb_FFT_top/data_IN_TREADY -into $tb_data_IN_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/data_IN_TVALID -into $tb_data_IN_group -color #ffff00 -radix hex
## add_wave /apatb_FFT_top/data_IN_TDATA -into $tb_data_IN_group -radix hex
## save_wave_config FFT.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [100.00%] @ "6875000"
// RTL Simulation : 2 / 2 [100.00%] @ "13615000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 13655 ns : File "D:/1_EE5332/assignment_2/fft32/solution1/sim/verilog/FFT.autotb.v" Line 252
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 17 15:37:13 2020...
