static int F_1 ( struct V_1 * V_2 , int V_3 , T_1 * V_4 , void * V_5 )\r\n{\r\nint V_6 ;\r\nint V_7 ;\r\nV_7 = F_2 ( V_2 , V_3 , V_4 , V_5 ) ;\r\nif ( ! F_3 ( V_2 ) )\r\nreturn V_7 ;\r\nfor ( V_6 = 0 ; V_6 < V_8 ; V_6 ++ ) {\r\nif ( V_2 -> V_9 [ V_6 ] . V_10 & V_11 )\r\n* V_4 |= V_12 ;\r\nif ( V_2 -> V_9 [ V_6 ] . V_10 & V_13 )\r\n* V_4 |= V_14 ;\r\n}\r\nreturn V_7 ;\r\n}\r\nstatic int F_4 ( struct V_1 * V_2 , int V_3 , T_1 V_4 , void * V_5 )\r\n{\r\nstruct V_15 * V_16 ;\r\nint V_17 ;\r\nV_16 = F_5 ( V_2 ) ;\r\nif ( ! F_3 ( V_2 ) && F_6 ( V_4 ) ) {\r\nif ( F_7 ( V_18 ) )\r\nF_8 (KERN_DEBUG DRV_NAME L_1 ,\r\npci_name(dev)) ;\r\nV_17 = F_9 ( V_2 ) ;\r\nif ( V_17 )\r\nreturn V_17 ;\r\nif ( V_16 )\r\nV_16 -> V_19 = 1 ;\r\n} else if ( F_3 ( V_2 ) && ! F_6 ( V_4 ) ) {\r\nif ( F_7 ( V_18 ) )\r\nF_8 (KERN_DEBUG DRV_NAME L_2 ,\r\npci_name(dev)) ;\r\nF_10 ( V_2 ) ;\r\nif ( V_16 )\r\nV_16 -> V_19 = 0 ;\r\n}\r\nif ( ! V_2 -> V_20 && F_11 ( V_4 ) ) {\r\nif ( F_7 ( V_18 ) )\r\nF_8 (KERN_DEBUG DRV_NAME L_3 ,\r\npci_name(dev)) ;\r\nF_12 ( V_2 ) ;\r\n}\r\nif ( V_4 & V_21 ) {\r\nif ( F_7 ( V_18 ) )\r\nF_8 (KERN_DEBUG\r\nDRV_NAME L_4 ,\r\npci_name(dev)) ;\r\nV_17 = F_13 ( V_2 ) ;\r\nif ( V_17 ) {\r\nF_8 (KERN_WARNING\r\nDRV_NAME L_5\r\nL_6 ,\r\npci_name(dev), err) ;\r\nV_4 &= ~ V_21 ;\r\n}\r\n}\r\nreturn F_14 ( V_2 , V_3 , V_4 ) ;\r\n}\r\nstatic int F_15 ( struct V_1 * V_2 , int V_3 , T_2 V_4 , void * V_5 )\r\n{\r\nstruct V_22 * V_23 = V_5 ;\r\nif ( F_7 ( ! V_23 ) ) {\r\nF_8 (KERN_WARNING DRV_NAME L_7 ,\r\npci_name(dev)) ;\r\nreturn V_24 ;\r\n}\r\nif ( V_4 == ~ V_25 )\r\nV_23 -> V_26 = 1 ;\r\nelse {\r\nT_2 V_27 ;\r\nF_16 ( V_2 , V_3 , & V_27 ) ;\r\nif ( V_27 != V_23 -> V_28 && V_4 == V_23 -> V_28 ) {\r\nF_17 ( V_2 , V_3 , V_23 -> V_28 ) ;\r\n}\r\nV_23 -> V_26 = 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( struct V_1 * V_2 , int V_3 , T_2 V_4 , void * V_5 )\r\n{\r\nstruct V_22 * V_23 = V_5 ;\r\nif ( F_7 ( ! V_23 ) ) {\r\nF_8 (KERN_WARNING DRV_NAME L_7 ,\r\npci_name(dev)) ;\r\nreturn V_24 ;\r\n}\r\nif ( V_4 == ~ 0 )\r\nV_23 -> V_26 = 1 ;\r\nelse {\r\nT_2 V_27 ;\r\nF_16 ( V_2 , V_3 , & V_27 ) ;\r\nif ( V_27 != V_23 -> V_28 && V_4 == V_23 -> V_28 ) {\r\nF_17 ( V_2 , V_3 , V_23 -> V_28 ) ;\r\n}\r\nV_23 -> V_26 = 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( struct V_1 * V_2 , int V_3 , T_2 * V_4 , void * V_5 )\r\n{\r\nstruct V_22 * V_23 = V_5 ;\r\nif ( F_7 ( ! V_23 ) ) {\r\nF_8 (KERN_WARNING DRV_NAME L_7 ,\r\npci_name(dev)) ;\r\nreturn V_24 ;\r\n}\r\n* V_4 = V_23 -> V_26 ? V_23 -> V_29 : V_23 -> V_28 ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_20 ( struct V_1 * V_2 ,\r\nstruct V_22 * V_30 , int V_3 ,\r\nT_2 V_31 )\r\n{\r\nint V_32 ;\r\nstruct V_9 * V_33 = V_2 -> V_9 ;\r\nif ( V_3 == V_34 || V_3 == V_35 )\r\nV_32 = V_8 ;\r\nelse {\r\nV_32 = ( V_3 - V_36 ) / 4 ;\r\nif ( V_32 && ( ( V_33 [ V_32 - 1 ] . V_10 & ( V_37 |\r\nV_38 ) ) ==\r\n( V_39 |\r\nV_40 ) ) ) {\r\nV_30 -> V_28 = V_33 [ V_32 - 1 ] . V_41 >> 32 ;\r\nV_30 -> V_29 = V_33 [ V_32 - 1 ] . V_42 >> 32 ;\r\nreturn;\r\n}\r\n}\r\nV_30 -> V_28 = V_33 [ V_32 ] . V_41 |\r\n( V_33 [ V_32 ] . V_10 & V_43 ) ;\r\nV_30 -> V_29 = F_21 ( & V_33 [ V_32 ] ) ;\r\n}\r\nstatic void * F_22 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nstruct V_22 * V_23 = F_23 ( sizeof( * V_23 ) , V_44 ) ;\r\nif ( ! V_23 )\r\nreturn F_24 ( - V_45 ) ;\r\nF_20 ( V_2 , V_23 , V_3 , ~ 0 ) ;\r\nV_23 -> V_26 = 0 ;\r\nreturn V_23 ;\r\n}\r\nstatic void * F_25 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nstruct V_22 * V_23 = F_23 ( sizeof( * V_23 ) , V_44 ) ;\r\nif ( ! V_23 )\r\nreturn F_24 ( - V_45 ) ;\r\nF_20 ( V_2 , V_23 , V_3 , ~ V_25 ) ;\r\nV_23 -> V_26 = 0 ;\r\nreturn V_23 ;\r\n}\r\nstatic void F_26 ( struct V_1 * V_2 , int V_3 , void * V_5 )\r\n{\r\nstruct V_22 * V_23 = V_5 ;\r\nV_23 -> V_26 = 0 ;\r\n}\r\nstatic void F_27 ( struct V_1 * V_2 , int V_3 , void * V_5 )\r\n{\r\nF_28 ( V_5 ) ;\r\n}\r\nstatic int F_29 ( struct V_1 * V_2 , int V_3 ,\r\nT_1 * V_4 , void * V_5 )\r\n{\r\n* V_4 = V_2 -> V_46 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_30 ( struct V_1 * V_2 , int V_3 ,\r\nT_1 * V_4 , void * V_5 )\r\n{\r\n* V_4 = V_2 -> V_47 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_31 ( struct V_1 * V_2 , int V_3 , T_3 * V_4 ,\r\nvoid * V_5 )\r\n{\r\n* V_4 = ( T_3 ) V_2 -> V_48 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_32 ( struct V_1 * V_2 , int V_3 , T_3 V_4 , void * V_5 )\r\n{\r\nT_3 V_49 ;\r\nint V_17 ;\r\nV_17 = F_33 ( V_2 , V_3 , & V_49 ) ;\r\nif ( V_17 )\r\ngoto V_50;\r\nif ( ( V_49 & ~ V_51 ) == ( V_4 & ~ V_51 )\r\n|| V_4 == V_51 )\r\nV_17 = F_34 ( V_2 , V_3 , V_4 ) ;\r\nV_50:\r\nreturn V_17 ;\r\n}\r\nint F_35 ( struct V_1 * V_2 )\r\n{\r\nint V_17 ;\r\nV_17 = F_36 ( V_2 , V_52 ) ;\r\nif ( V_17 )\r\ngoto V_50;\r\nswitch ( V_2 -> V_53 ) {\r\ncase V_54 :\r\nV_17 = F_36 ( V_2 , V_55 ) ;\r\nbreak;\r\ncase V_56 :\r\nV_17 = F_36 ( V_2 , V_57 ) ;\r\nbreak;\r\ndefault:\r\nV_17 = - V_58 ;\r\nF_8 (KERN_ERR DRV_NAME L_8 ,\r\npci_name(dev), dev->hdr_type) ;\r\nbreak;\r\n}\r\nV_50:\r\nreturn V_17 ;\r\n}
