
SPI_Flash_Read.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003290  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  0800339c  0800339c  0000439c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035cc  080035cc  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  080035cc  080035cc  000045cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080035d4  080035d4  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035d4  080035d4  000045d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035d8  080035d8  000045d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080035dc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c8  2000005c  08003638  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000724  08003638  00005724  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008af0  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001847  00000000  00000000  0000db75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000850  00000000  00000000  0000f3c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000065b  00000000  00000000  0000fc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017256  00000000  00000000  0001026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a410  00000000  00000000  000274c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083bb0  00000000  00000000  000318d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5481  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002620  00000000  00000000  000b54c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000b7ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003384 	.word	0x08003384

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003384 	.word	0x08003384

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b08c      	sub	sp, #48	@ 0x30
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char str[30];
	unsigned int addr = 0;
 8000162:	2300      	movs	r3, #0
 8000164:	627b      	str	r3, [r7, #36]	@ 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000166:	f000 fdb1 	bl	8000ccc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800016a:	f000 f8d5 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016e:	f000 f979 	bl	8000464 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000172:	f000 f917 	bl	80003a4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000176:	f000 f94b 	bl	8000410 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  w25_Init();
 800017a:	f000 fbc9 	bl	8000910 <w25_Init>

  for(uint16_t k=0; k<4; k++) //читаем первые 4 страницы
 800017e:	2300      	movs	r3, #0
 8000180:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000182:	e0b1      	b.n	80002e8 <main+0x18c>
    {
	  //w25_Read_Data(k*256, rx_buf, 256);
	  w25_Read_Page(rx_buf, k, 0, 256);
 8000184:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8000186:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800018a:	2200      	movs	r2, #0
 800018c:	4859      	ldr	r0, [pc, #356]	@ (80002f4 <main+0x198>)
 800018e:	f000 fb21 	bl	80007d4 <w25_Read_Page>
      for(uint8_t i=0; i<16; i++)
 8000192:	2300      	movs	r3, #0
 8000194:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000198:	e097      	b.n	80002ca <main+0x16e>
      {
        addr = k*256 + i*16;
 800019a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800019c:	011a      	lsls	r2, r3, #4
 800019e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80001a2:	4413      	add	r3, r2
 80001a4:	011b      	lsls	r3, r3, #4
 80001a6:	627b      	str	r3, [r7, #36]	@ 0x24
        sprintf(str,"%08X: ", addr);
 80001a8:	1d3b      	adds	r3, r7, #4
 80001aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80001ac:	4952      	ldr	r1, [pc, #328]	@ (80002f8 <main+0x19c>)
 80001ae:	4618      	mov	r0, r3
 80001b0:	f002 fc38 	bl	8002a24 <siprintf>
        HAL_UART_Transmit(&huart1,(uint8_t*)str,10,0x1000);
 80001b4:	1d39      	adds	r1, r7, #4
 80001b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80001ba:	220a      	movs	r2, #10
 80001bc:	484f      	ldr	r0, [pc, #316]	@ (80002fc <main+0x1a0>)
 80001be:	f002 fa5c 	bl	800267a <HAL_UART_Transmit>
        for(uint8_t j=0; j<16; j++)
 80001c2:	2300      	movs	r3, #0
 80001c4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80001c8:	e02c      	b.n	8000224 <main+0xc8>
        {
          sprintf(str,"%02X", rx_buf[(uint16_t)i*16 + (uint16_t)j]);
 80001ca:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80001ce:	011a      	lsls	r2, r3, #4
 80001d0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80001d4:	4413      	add	r3, r2
 80001d6:	4a47      	ldr	r2, [pc, #284]	@ (80002f4 <main+0x198>)
 80001d8:	5cd3      	ldrb	r3, [r2, r3]
 80001da:	461a      	mov	r2, r3
 80001dc:	1d3b      	adds	r3, r7, #4
 80001de:	4948      	ldr	r1, [pc, #288]	@ (8000300 <main+0x1a4>)
 80001e0:	4618      	mov	r0, r3
 80001e2:	f002 fc1f 	bl	8002a24 <siprintf>
          HAL_UART_Transmit(&huart1,(uint8_t*)str,2,0x1000);
 80001e6:	1d39      	adds	r1, r7, #4
 80001e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80001ec:	2202      	movs	r2, #2
 80001ee:	4843      	ldr	r0, [pc, #268]	@ (80002fc <main+0x1a0>)
 80001f0:	f002 fa43 	bl	800267a <HAL_UART_Transmit>
          if(j==7) HAL_UART_Transmit(&huart1,(uint8_t*)"|",1,0x1000);
 80001f4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80001f8:	2b07      	cmp	r3, #7
 80001fa:	d107      	bne.n	800020c <main+0xb0>
 80001fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000200:	2201      	movs	r2, #1
 8000202:	4940      	ldr	r1, [pc, #256]	@ (8000304 <main+0x1a8>)
 8000204:	483d      	ldr	r0, [pc, #244]	@ (80002fc <main+0x1a0>)
 8000206:	f002 fa38 	bl	800267a <HAL_UART_Transmit>
 800020a:	e006      	b.n	800021a <main+0xbe>
          else HAL_UART_Transmit(&huart1,(uint8_t*)" ",1,0x1000);
 800020c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000210:	2201      	movs	r2, #1
 8000212:	493d      	ldr	r1, [pc, #244]	@ (8000308 <main+0x1ac>)
 8000214:	4839      	ldr	r0, [pc, #228]	@ (80002fc <main+0x1a0>)
 8000216:	f002 fa30 	bl	800267a <HAL_UART_Transmit>
        for(uint8_t j=0; j<16; j++)
 800021a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800021e:	3301      	adds	r3, #1
 8000220:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000224:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000228:	2b0f      	cmp	r3, #15
 800022a:	d9ce      	bls.n	80001ca <main+0x6e>
        }
        HAL_UART_Transmit(&huart1,(uint8_t*)"| ",1,0x1000);
 800022c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000230:	2201      	movs	r2, #1
 8000232:	4936      	ldr	r1, [pc, #216]	@ (800030c <main+0x1b0>)
 8000234:	4831      	ldr	r0, [pc, #196]	@ (80002fc <main+0x1a0>)
 8000236:	f002 fa20 	bl	800267a <HAL_UART_Transmit>
        for(uint8_t j=0; j<16; j++)
 800023a:	2300      	movs	r3, #0
 800023c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000240:	e033      	b.n	80002aa <main+0x14e>
        {
          if ((rx_buf[(uint16_t)i*16 + (uint16_t)j] == 0x0A) ||
 8000242:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000246:	011a      	lsls	r2, r3, #4
 8000248:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800024c:	4413      	add	r3, r2
 800024e:	4a29      	ldr	r2, [pc, #164]	@ (80002f4 <main+0x198>)
 8000250:	5cd3      	ldrb	r3, [r2, r3]
 8000252:	2b0a      	cmp	r3, #10
 8000254:	d009      	beq.n	800026a <main+0x10e>
              (rx_buf[(uint16_t)i*16 + (uint16_t)j] == 0x0D)) sprintf(str," ");
 8000256:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800025a:	011a      	lsls	r2, r3, #4
 800025c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000260:	4413      	add	r3, r2
 8000262:	4a24      	ldr	r2, [pc, #144]	@ (80002f4 <main+0x198>)
 8000264:	5cd3      	ldrb	r3, [r2, r3]
          if ((rx_buf[(uint16_t)i*16 + (uint16_t)j] == 0x0A) ||
 8000266:	2b0d      	cmp	r3, #13
 8000268:	d105      	bne.n	8000276 <main+0x11a>
              (rx_buf[(uint16_t)i*16 + (uint16_t)j] == 0x0D)) sprintf(str," ");
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	4926      	ldr	r1, [pc, #152]	@ (8000308 <main+0x1ac>)
 800026e:	4618      	mov	r0, r3
 8000270:	f002 fbd8 	bl	8002a24 <siprintf>
 8000274:	e00d      	b.n	8000292 <main+0x136>
          else sprintf(str,"%c", (char) rx_buf[(uint16_t)i*16 + (uint16_t)j]);
 8000276:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800027a:	011a      	lsls	r2, r3, #4
 800027c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000280:	4413      	add	r3, r2
 8000282:	4a1c      	ldr	r2, [pc, #112]	@ (80002f4 <main+0x198>)
 8000284:	5cd3      	ldrb	r3, [r2, r3]
 8000286:	461a      	mov	r2, r3
 8000288:	1d3b      	adds	r3, r7, #4
 800028a:	4921      	ldr	r1, [pc, #132]	@ (8000310 <main+0x1b4>)
 800028c:	4618      	mov	r0, r3
 800028e:	f002 fbc9 	bl	8002a24 <siprintf>
          HAL_UART_Transmit(&huart1,(uint8_t*)str,1,0x1000);
 8000292:	1d39      	adds	r1, r7, #4
 8000294:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000298:	2201      	movs	r2, #1
 800029a:	4818      	ldr	r0, [pc, #96]	@ (80002fc <main+0x1a0>)
 800029c:	f002 f9ed 	bl	800267a <HAL_UART_Transmit>
        for(uint8_t j=0; j<16; j++)
 80002a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80002a4:	3301      	adds	r3, #1
 80002a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80002aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80002ae:	2b0f      	cmp	r3, #15
 80002b0:	d9c7      	bls.n	8000242 <main+0xe6>
        }
        HAL_UART_Transmit(&huart1,(uint8_t*)"\r\n",2,0x1000);
 80002b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80002b6:	2202      	movs	r2, #2
 80002b8:	4916      	ldr	r1, [pc, #88]	@ (8000314 <main+0x1b8>)
 80002ba:	4810      	ldr	r0, [pc, #64]	@ (80002fc <main+0x1a0>)
 80002bc:	f002 f9dd 	bl	800267a <HAL_UART_Transmit>
      for(uint8_t i=0; i<16; i++)
 80002c0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80002c4:	3301      	adds	r3, #1
 80002c6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80002ca:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80002ce:	2b0f      	cmp	r3, #15
 80002d0:	f67f af63 	bls.w	800019a <main+0x3e>
      }
      HAL_UART_Transmit(&huart1,(uint8_t*)"\r\n",2,0x1000);
 80002d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80002d8:	2202      	movs	r2, #2
 80002da:	490e      	ldr	r1, [pc, #56]	@ (8000314 <main+0x1b8>)
 80002dc:	4807      	ldr	r0, [pc, #28]	@ (80002fc <main+0x1a0>)
 80002de:	f002 f9cc 	bl	800267a <HAL_UART_Transmit>
  for(uint16_t k=0; k<4; k++) //читаем первые 4 страницы
 80002e2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80002e4:	3301      	adds	r3, #1
 80002e6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80002e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80002ea:	2b03      	cmp	r3, #3
 80002ec:	f67f af4a 	bls.w	8000184 <main+0x28>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002f0:	bf00      	nop
 80002f2:	e7fd      	b.n	80002f0 <main+0x194>
 80002f4:	20000118 	.word	0x20000118
 80002f8:	0800339c 	.word	0x0800339c
 80002fc:	200000d0 	.word	0x200000d0
 8000300:	080033a4 	.word	0x080033a4
 8000304:	080033ac 	.word	0x080033ac
 8000308:	080033b0 	.word	0x080033b0
 800030c:	080033b4 	.word	0x080033b4
 8000310:	080033b8 	.word	0x080033b8
 8000314:	080033bc 	.word	0x080033bc

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	b090      	sub	sp, #64	@ 0x40
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	f107 0318 	add.w	r3, r7, #24
 8000322:	2228      	movs	r2, #40	@ 0x28
 8000324:	2100      	movs	r1, #0
 8000326:	4618      	mov	r0, r3
 8000328:	f002 fb9c 	bl	8002a64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032c:	1d3b      	adds	r3, r7, #4
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
 8000332:	605a      	str	r2, [r3, #4]
 8000334:	609a      	str	r2, [r3, #8]
 8000336:	60da      	str	r2, [r3, #12]
 8000338:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800033a:	2301      	movs	r3, #1
 800033c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800033e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000342:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000344:	2300      	movs	r3, #0
 8000346:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000348:	2301      	movs	r3, #1
 800034a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800034c:	2302      	movs	r3, #2
 800034e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000350:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000354:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000356:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800035a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800035c:	f107 0318 	add.w	r3, r7, #24
 8000360:	4618      	mov	r0, r3
 8000362:	f000 ff95 	bl	8001290 <HAL_RCC_OscConfig>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800036c:	f000 f8b8 	bl	80004e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000370:	230f      	movs	r3, #15
 8000372:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000374:	2302      	movs	r3, #2
 8000376:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000378:	2300      	movs	r3, #0
 800037a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800037c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000380:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000382:	2300      	movs	r3, #0
 8000384:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000386:	1d3b      	adds	r3, r7, #4
 8000388:	2102      	movs	r1, #2
 800038a:	4618      	mov	r0, r3
 800038c:	f001 fa02 	bl	8001794 <HAL_RCC_ClockConfig>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000396:	f000 f8a3 	bl	80004e0 <Error_Handler>
  }
}
 800039a:	bf00      	nop
 800039c:	3740      	adds	r7, #64	@ 0x40
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
	...

080003a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80003a8:	4b17      	ldr	r3, [pc, #92]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003aa:	4a18      	ldr	r2, [pc, #96]	@ (800040c <MX_SPI1_Init+0x68>)
 80003ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003ae:	4b16      	ldr	r3, [pc, #88]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80003b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80003b6:	4b14      	ldr	r3, [pc, #80]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80003bc:	4b12      	ldr	r3, [pc, #72]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003be:	2200      	movs	r2, #0
 80003c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003c2:	4b11      	ldr	r3, [pc, #68]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80003d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80003d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003d8:	2220      	movs	r2, #32
 80003da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003de:	2200      	movs	r2, #0
 80003e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003e2:	4b09      	ldr	r3, [pc, #36]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003e8:	4b07      	ldr	r3, [pc, #28]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80003ee:	4b06      	ldr	r3, [pc, #24]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003f0:	220a      	movs	r2, #10
 80003f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003f4:	4804      	ldr	r0, [pc, #16]	@ (8000408 <MX_SPI1_Init+0x64>)
 80003f6:	f001 fb5b 	bl	8001ab0 <HAL_SPI_Init>
 80003fa:	4603      	mov	r3, r0
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d001      	beq.n	8000404 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000400:	f000 f86e 	bl	80004e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000404:	bf00      	nop
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000078 	.word	0x20000078
 800040c:	40013000 	.word	0x40013000

08000410 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000414:	4b11      	ldr	r3, [pc, #68]	@ (800045c <MX_USART1_UART_Init+0x4c>)
 8000416:	4a12      	ldr	r2, [pc, #72]	@ (8000460 <MX_USART1_UART_Init+0x50>)
 8000418:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800041a:	4b10      	ldr	r3, [pc, #64]	@ (800045c <MX_USART1_UART_Init+0x4c>)
 800041c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000420:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000422:	4b0e      	ldr	r3, [pc, #56]	@ (800045c <MX_USART1_UART_Init+0x4c>)
 8000424:	2200      	movs	r2, #0
 8000426:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000428:	4b0c      	ldr	r3, [pc, #48]	@ (800045c <MX_USART1_UART_Init+0x4c>)
 800042a:	2200      	movs	r2, #0
 800042c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800042e:	4b0b      	ldr	r3, [pc, #44]	@ (800045c <MX_USART1_UART_Init+0x4c>)
 8000430:	2200      	movs	r2, #0
 8000432:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000434:	4b09      	ldr	r3, [pc, #36]	@ (800045c <MX_USART1_UART_Init+0x4c>)
 8000436:	220c      	movs	r2, #12
 8000438:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800043a:	4b08      	ldr	r3, [pc, #32]	@ (800045c <MX_USART1_UART_Init+0x4c>)
 800043c:	2200      	movs	r2, #0
 800043e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000440:	4b06      	ldr	r3, [pc, #24]	@ (800045c <MX_USART1_UART_Init+0x4c>)
 8000442:	2200      	movs	r2, #0
 8000444:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000446:	4805      	ldr	r0, [pc, #20]	@ (800045c <MX_USART1_UART_Init+0x4c>)
 8000448:	f002 f8c7 	bl	80025da <HAL_UART_Init>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000452:	f000 f845 	bl	80004e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000456:	bf00      	nop
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	200000d0 	.word	0x200000d0
 8000460:	40013800 	.word	0x40013800

08000464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b086      	sub	sp, #24
 8000468:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800046a:	f107 0308 	add.w	r3, r7, #8
 800046e:	2200      	movs	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
 8000472:	605a      	str	r2, [r3, #4]
 8000474:	609a      	str	r2, [r3, #8]
 8000476:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000478:	4b17      	ldr	r3, [pc, #92]	@ (80004d8 <MX_GPIO_Init+0x74>)
 800047a:	699b      	ldr	r3, [r3, #24]
 800047c:	4a16      	ldr	r2, [pc, #88]	@ (80004d8 <MX_GPIO_Init+0x74>)
 800047e:	f043 0320 	orr.w	r3, r3, #32
 8000482:	6193      	str	r3, [r2, #24]
 8000484:	4b14      	ldr	r3, [pc, #80]	@ (80004d8 <MX_GPIO_Init+0x74>)
 8000486:	699b      	ldr	r3, [r3, #24]
 8000488:	f003 0320 	and.w	r3, r3, #32
 800048c:	607b      	str	r3, [r7, #4]
 800048e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000490:	4b11      	ldr	r3, [pc, #68]	@ (80004d8 <MX_GPIO_Init+0x74>)
 8000492:	699b      	ldr	r3, [r3, #24]
 8000494:	4a10      	ldr	r2, [pc, #64]	@ (80004d8 <MX_GPIO_Init+0x74>)
 8000496:	f043 0304 	orr.w	r3, r3, #4
 800049a:	6193      	str	r3, [r2, #24]
 800049c:	4b0e      	ldr	r3, [pc, #56]	@ (80004d8 <MX_GPIO_Init+0x74>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	f003 0304 	and.w	r3, r3, #4
 80004a4:	603b      	str	r3, [r7, #0]
 80004a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2110      	movs	r1, #16
 80004ac:	480b      	ldr	r0, [pc, #44]	@ (80004dc <MX_GPIO_Init+0x78>)
 80004ae:	f000 fed7 	bl	8001260 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80004b2:	2310      	movs	r3, #16
 80004b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b6:	2301      	movs	r3, #1
 80004b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ba:	2300      	movs	r3, #0
 80004bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004be:	2303      	movs	r3, #3
 80004c0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c2:	f107 0308 	add.w	r3, r7, #8
 80004c6:	4619      	mov	r1, r3
 80004c8:	4804      	ldr	r0, [pc, #16]	@ (80004dc <MX_GPIO_Init+0x78>)
 80004ca:	f000 fd45 	bl	8000f58 <HAL_GPIO_Init>

}
 80004ce:	bf00      	nop
 80004d0:	3718      	adds	r7, #24
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	40021000 	.word	0x40021000
 80004dc:	40010800 	.word	0x40010800

080004e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004e4:	b672      	cpsid	i
}
 80004e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004e8:	bf00      	nop
 80004ea:	e7fd      	b.n	80004e8 <Error_Handler+0x8>

080004ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b085      	sub	sp, #20
 80004f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004f2:	4b15      	ldr	r3, [pc, #84]	@ (8000548 <HAL_MspInit+0x5c>)
 80004f4:	699b      	ldr	r3, [r3, #24]
 80004f6:	4a14      	ldr	r2, [pc, #80]	@ (8000548 <HAL_MspInit+0x5c>)
 80004f8:	f043 0301 	orr.w	r3, r3, #1
 80004fc:	6193      	str	r3, [r2, #24]
 80004fe:	4b12      	ldr	r3, [pc, #72]	@ (8000548 <HAL_MspInit+0x5c>)
 8000500:	699b      	ldr	r3, [r3, #24]
 8000502:	f003 0301 	and.w	r3, r3, #1
 8000506:	60bb      	str	r3, [r7, #8]
 8000508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800050a:	4b0f      	ldr	r3, [pc, #60]	@ (8000548 <HAL_MspInit+0x5c>)
 800050c:	69db      	ldr	r3, [r3, #28]
 800050e:	4a0e      	ldr	r2, [pc, #56]	@ (8000548 <HAL_MspInit+0x5c>)
 8000510:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000514:	61d3      	str	r3, [r2, #28]
 8000516:	4b0c      	ldr	r3, [pc, #48]	@ (8000548 <HAL_MspInit+0x5c>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800051e:	607b      	str	r3, [r7, #4]
 8000520:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000522:	4b0a      	ldr	r3, [pc, #40]	@ (800054c <HAL_MspInit+0x60>)
 8000524:	685b      	ldr	r3, [r3, #4]
 8000526:	60fb      	str	r3, [r7, #12]
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000536:	60fb      	str	r3, [r7, #12]
 8000538:	4a04      	ldr	r2, [pc, #16]	@ (800054c <HAL_MspInit+0x60>)
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800053e:	bf00      	nop
 8000540:	3714      	adds	r7, #20
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr
 8000548:	40021000 	.word	0x40021000
 800054c:	40010000 	.word	0x40010000

08000550 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b088      	sub	sp, #32
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000558:	f107 0310 	add.w	r3, r7, #16
 800055c:	2200      	movs	r2, #0
 800055e:	601a      	str	r2, [r3, #0]
 8000560:	605a      	str	r2, [r3, #4]
 8000562:	609a      	str	r2, [r3, #8]
 8000564:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4a1b      	ldr	r2, [pc, #108]	@ (80005d8 <HAL_SPI_MspInit+0x88>)
 800056c:	4293      	cmp	r3, r2
 800056e:	d12f      	bne.n	80005d0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000570:	4b1a      	ldr	r3, [pc, #104]	@ (80005dc <HAL_SPI_MspInit+0x8c>)
 8000572:	699b      	ldr	r3, [r3, #24]
 8000574:	4a19      	ldr	r2, [pc, #100]	@ (80005dc <HAL_SPI_MspInit+0x8c>)
 8000576:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800057a:	6193      	str	r3, [r2, #24]
 800057c:	4b17      	ldr	r3, [pc, #92]	@ (80005dc <HAL_SPI_MspInit+0x8c>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000588:	4b14      	ldr	r3, [pc, #80]	@ (80005dc <HAL_SPI_MspInit+0x8c>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	4a13      	ldr	r2, [pc, #76]	@ (80005dc <HAL_SPI_MspInit+0x8c>)
 800058e:	f043 0304 	orr.w	r3, r3, #4
 8000592:	6193      	str	r3, [r2, #24]
 8000594:	4b11      	ldr	r3, [pc, #68]	@ (80005dc <HAL_SPI_MspInit+0x8c>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	f003 0304 	and.w	r3, r3, #4
 800059c:	60bb      	str	r3, [r7, #8]
 800059e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80005a0:	23a0      	movs	r3, #160	@ 0xa0
 80005a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005a4:	2302      	movs	r3, #2
 80005a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005a8:	2303      	movs	r3, #3
 80005aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ac:	f107 0310 	add.w	r3, r7, #16
 80005b0:	4619      	mov	r1, r3
 80005b2:	480b      	ldr	r0, [pc, #44]	@ (80005e0 <HAL_SPI_MspInit+0x90>)
 80005b4:	f000 fcd0 	bl	8000f58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80005b8:	2340      	movs	r3, #64	@ 0x40
 80005ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005bc:	2300      	movs	r3, #0
 80005be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c0:	2300      	movs	r3, #0
 80005c2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c4:	f107 0310 	add.w	r3, r7, #16
 80005c8:	4619      	mov	r1, r3
 80005ca:	4805      	ldr	r0, [pc, #20]	@ (80005e0 <HAL_SPI_MspInit+0x90>)
 80005cc:	f000 fcc4 	bl	8000f58 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80005d0:	bf00      	nop
 80005d2:	3720      	adds	r7, #32
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40013000 	.word	0x40013000
 80005dc:	40021000 	.word	0x40021000
 80005e0:	40010800 	.word	0x40010800

080005e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b088      	sub	sp, #32
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ec:	f107 0310 	add.w	r3, r7, #16
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a1c      	ldr	r2, [pc, #112]	@ (8000670 <HAL_UART_MspInit+0x8c>)
 8000600:	4293      	cmp	r3, r2
 8000602:	d131      	bne.n	8000668 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000604:	4b1b      	ldr	r3, [pc, #108]	@ (8000674 <HAL_UART_MspInit+0x90>)
 8000606:	699b      	ldr	r3, [r3, #24]
 8000608:	4a1a      	ldr	r2, [pc, #104]	@ (8000674 <HAL_UART_MspInit+0x90>)
 800060a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800060e:	6193      	str	r3, [r2, #24]
 8000610:	4b18      	ldr	r3, [pc, #96]	@ (8000674 <HAL_UART_MspInit+0x90>)
 8000612:	699b      	ldr	r3, [r3, #24]
 8000614:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000618:	60fb      	str	r3, [r7, #12]
 800061a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <HAL_UART_MspInit+0x90>)
 800061e:	699b      	ldr	r3, [r3, #24]
 8000620:	4a14      	ldr	r2, [pc, #80]	@ (8000674 <HAL_UART_MspInit+0x90>)
 8000622:	f043 0304 	orr.w	r3, r3, #4
 8000626:	6193      	str	r3, [r2, #24]
 8000628:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <HAL_UART_MspInit+0x90>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	f003 0304 	and.w	r3, r3, #4
 8000630:	60bb      	str	r3, [r7, #8]
 8000632:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000634:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000638:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800063a:	2302      	movs	r3, #2
 800063c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800063e:	2303      	movs	r3, #3
 8000640:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000642:	f107 0310 	add.w	r3, r7, #16
 8000646:	4619      	mov	r1, r3
 8000648:	480b      	ldr	r0, [pc, #44]	@ (8000678 <HAL_UART_MspInit+0x94>)
 800064a:	f000 fc85 	bl	8000f58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800064e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000652:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000654:	2300      	movs	r3, #0
 8000656:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800065c:	f107 0310 	add.w	r3, r7, #16
 8000660:	4619      	mov	r1, r3
 8000662:	4805      	ldr	r0, [pc, #20]	@ (8000678 <HAL_UART_MspInit+0x94>)
 8000664:	f000 fc78 	bl	8000f58 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000668:	bf00      	nop
 800066a:	3720      	adds	r7, #32
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40013800 	.word	0x40013800
 8000674:	40021000 	.word	0x40021000
 8000678:	40010800 	.word	0x40010800

0800067c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000680:	bf00      	nop
 8000682:	e7fd      	b.n	8000680 <NMI_Handler+0x4>

08000684 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000688:	bf00      	nop
 800068a:	e7fd      	b.n	8000688 <HardFault_Handler+0x4>

0800068c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000690:	bf00      	nop
 8000692:	e7fd      	b.n	8000690 <MemManage_Handler+0x4>

08000694 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000698:	bf00      	nop
 800069a:	e7fd      	b.n	8000698 <BusFault_Handler+0x4>

0800069c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006a0:	bf00      	nop
 80006a2:	e7fd      	b.n	80006a0 <UsageFault_Handler+0x4>

080006a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bc80      	pop	{r7}
 80006ae:	4770      	bx	lr

080006b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006b4:	bf00      	nop
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr

080006bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006c0:	bf00      	nop
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr

080006c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006cc:	f000 fb44 	bl	8000d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b086      	sub	sp, #24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006dc:	4a14      	ldr	r2, [pc, #80]	@ (8000730 <_sbrk+0x5c>)
 80006de:	4b15      	ldr	r3, [pc, #84]	@ (8000734 <_sbrk+0x60>)
 80006e0:	1ad3      	subs	r3, r2, r3
 80006e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006e8:	4b13      	ldr	r3, [pc, #76]	@ (8000738 <_sbrk+0x64>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d102      	bne.n	80006f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006f0:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <_sbrk+0x64>)
 80006f2:	4a12      	ldr	r2, [pc, #72]	@ (800073c <_sbrk+0x68>)
 80006f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006f6:	4b10      	ldr	r3, [pc, #64]	@ (8000738 <_sbrk+0x64>)
 80006f8:	681a      	ldr	r2, [r3, #0]
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4413      	add	r3, r2
 80006fe:	693a      	ldr	r2, [r7, #16]
 8000700:	429a      	cmp	r2, r3
 8000702:	d207      	bcs.n	8000714 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000704:	f002 f9b6 	bl	8002a74 <__errno>
 8000708:	4603      	mov	r3, r0
 800070a:	220c      	movs	r2, #12
 800070c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800070e:	f04f 33ff 	mov.w	r3, #4294967295
 8000712:	e009      	b.n	8000728 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <_sbrk+0x64>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800071a:	4b07      	ldr	r3, [pc, #28]	@ (8000738 <_sbrk+0x64>)
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	4413      	add	r3, r2
 8000722:	4a05      	ldr	r2, [pc, #20]	@ (8000738 <_sbrk+0x64>)
 8000724:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000726:	68fb      	ldr	r3, [r7, #12]
}
 8000728:	4618      	mov	r0, r3
 800072a:	3718      	adds	r7, #24
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20005000 	.word	0x20005000
 8000734:	00000400 	.word	0x00000400
 8000738:	2000051c 	.word	0x2000051c
 800073c:	20000728 	.word	0x20000728

08000740 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	bc80      	pop	{r7}
 800074a:	4770      	bx	lr

0800074c <SPI1_Send>:
uint32_t time = 0; //delay ms
uint8_t timeFlag = 0;
char str[130];
uint8_t buf[10];

void SPI1_Send(uint8_t *dt, uint16_t cnt){
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	460b      	mov	r3, r1
 8000756:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi1, dt, cnt, 5000);
 8000758:	887a      	ldrh	r2, [r7, #2]
 800075a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800075e:	6879      	ldr	r1, [r7, #4]
 8000760:	4803      	ldr	r0, [pc, #12]	@ (8000770 <SPI1_Send+0x24>)
 8000762:	f001 fa29 	bl	8001bb8 <HAL_SPI_Transmit>
}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000078 	.word	0x20000078

08000774 <SPI1_Recv>:
void SPI1_Recv(uint8_t *dt, uint16_t cnt){
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	460b      	mov	r3, r1
 800077e:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&hspi1, dt, cnt, 5000);
 8000780:	887a      	ldrh	r2, [r7, #2]
 8000782:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000786:	6879      	ldr	r1, [r7, #4]
 8000788:	4803      	ldr	r0, [pc, #12]	@ (8000798 <SPI1_Recv+0x24>)
 800078a:	f001 fb59 	bl	8001e40 <HAL_SPI_Receive>
}
 800078e:	bf00      	nop
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20000078 	.word	0x20000078

0800079c <w25_Reset>:
void w25_Reset(void){
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
	cs_set();
 80007a0:	2200      	movs	r2, #0
 80007a2:	2110      	movs	r1, #16
 80007a4:	4809      	ldr	r0, [pc, #36]	@ (80007cc <w25_Reset+0x30>)
 80007a6:	f000 fd5b 	bl	8001260 <HAL_GPIO_WritePin>
	buf[0] = w25_ENABLE_RESET;
 80007aa:	4b09      	ldr	r3, [pc, #36]	@ (80007d0 <w25_Reset+0x34>)
 80007ac:	2266      	movs	r2, #102	@ 0x66
 80007ae:	701a      	strb	r2, [r3, #0]
	buf[1] = w25_RESET;
 80007b0:	4b07      	ldr	r3, [pc, #28]	@ (80007d0 <w25_Reset+0x34>)
 80007b2:	2299      	movs	r2, #153	@ 0x99
 80007b4:	705a      	strb	r2, [r3, #1]
	SPI1_Send(buf, 2);
 80007b6:	2102      	movs	r1, #2
 80007b8:	4805      	ldr	r0, [pc, #20]	@ (80007d0 <w25_Reset+0x34>)
 80007ba:	f7ff ffc7 	bl	800074c <SPI1_Send>
	cs_reset();
 80007be:	2201      	movs	r2, #1
 80007c0:	2110      	movs	r1, #16
 80007c2:	4802      	ldr	r0, [pc, #8]	@ (80007cc <w25_Reset+0x30>)
 80007c4:	f000 fd4c 	bl	8001260 <HAL_GPIO_WritePin>
}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40010800 	.word	0x40010800
 80007d0:	200005cc 	.word	0x200005cc

080007d4 <w25_Read_Page>:
	SPI1_Send(buf, 4);
	SPI1_Recv(data, size);
	cs_reset();
}
// func для чтения всей страницы
void w25_Read_Page(uint8_t* data, uint32_t page_addr, uint32_t offset, uint32_t size){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	60f8      	str	r0, [r7, #12]
 80007dc:	60b9      	str	r1, [r7, #8]
 80007de:	607a      	str	r2, [r7, #4]
 80007e0:	603b      	str	r3, [r7, #0]
	if(size > w25_info.PageSize) // защита, смотрим чтобы размер не превышал страницу
 80007e2:	4b34      	ldr	r3, [pc, #208]	@ (80008b4 <w25_Read_Page+0xe0>)
 80007e4:	881b      	ldrh	r3, [r3, #0]
 80007e6:	461a      	mov	r2, r3
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d902      	bls.n	80007f4 <w25_Read_Page+0x20>
		size = w25_info.PageSize;
 80007ee:	4b31      	ldr	r3, [pc, #196]	@ (80008b4 <w25_Read_Page+0xe0>)
 80007f0:	881b      	ldrh	r3, [r3, #0]
 80007f2:	603b      	str	r3, [r7, #0]
	if((offset + size) > w25_info.PageSize) //второй уровень защиты, не превышает ли смещение максимальный addr
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	4413      	add	r3, r2
 80007fa:	4a2e      	ldr	r2, [pc, #184]	@ (80008b4 <w25_Read_Page+0xe0>)
 80007fc:	8812      	ldrh	r2, [r2, #0]
 80007fe:	4293      	cmp	r3, r2
 8000800:	d905      	bls.n	800080e <w25_Read_Page+0x3a>
		size = w25_info.PageSize - offset;
 8000802:	4b2c      	ldr	r3, [pc, #176]	@ (80008b4 <w25_Read_Page+0xe0>)
 8000804:	881b      	ldrh	r3, [r3, #0]
 8000806:	461a      	mov	r2, r3
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	1ad3      	subs	r3, r2, r3
 800080c:	603b      	str	r3, [r7, #0]
	page_addr = page_addr * w25_info.PageSize + offset; //в байтах
 800080e:	4b29      	ldr	r3, [pc, #164]	@ (80008b4 <w25_Read_Page+0xe0>)
 8000810:	881b      	ldrh	r3, [r3, #0]
 8000812:	461a      	mov	r2, r3
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	fb02 f303 	mul.w	r3, r2, r3
 800081a:	687a      	ldr	r2, [r7, #4]
 800081c:	4413      	add	r3, r2
 800081e:	60bb      	str	r3, [r7, #8]
	//fast read
	buf[0] = w25_FAST_READ;
 8000820:	4b25      	ldr	r3, [pc, #148]	@ (80008b8 <w25_Read_Page+0xe4>)
 8000822:	220b      	movs	r2, #11
 8000824:	701a      	strb	r2, [r3, #0]
	if(w25_info.high_cap){
 8000826:	4b23      	ldr	r3, [pc, #140]	@ (80008b4 <w25_Read_Page+0xe0>)
 8000828:	7fdb      	ldrb	r3, [r3, #31]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d01c      	beq.n	8000868 <w25_Read_Page+0x94>
		buf[1] = (page_addr >> 24) & 0xFF;
 800082e:	68bb      	ldr	r3, [r7, #8]
 8000830:	0e1b      	lsrs	r3, r3, #24
 8000832:	b2da      	uxtb	r2, r3
 8000834:	4b20      	ldr	r3, [pc, #128]	@ (80008b8 <w25_Read_Page+0xe4>)
 8000836:	705a      	strb	r2, [r3, #1]
		buf[2] = (page_addr >> 16) & 0xFF;
 8000838:	68bb      	ldr	r3, [r7, #8]
 800083a:	0c1b      	lsrs	r3, r3, #16
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4b1e      	ldr	r3, [pc, #120]	@ (80008b8 <w25_Read_Page+0xe4>)
 8000840:	709a      	strb	r2, [r3, #2]
		buf[3] = (page_addr >> 8) & 0xFF;
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	0a1b      	lsrs	r3, r3, #8
 8000846:	b2da      	uxtb	r2, r3
 8000848:	4b1b      	ldr	r3, [pc, #108]	@ (80008b8 <w25_Read_Page+0xe4>)
 800084a:	70da      	strb	r2, [r3, #3]
		buf[4] = page_addr & 0xFF;
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	b2da      	uxtb	r2, r3
 8000850:	4b19      	ldr	r3, [pc, #100]	@ (80008b8 <w25_Read_Page+0xe4>)
 8000852:	711a      	strb	r2, [r3, #4]
		cs_set();
 8000854:	2200      	movs	r2, #0
 8000856:	2110      	movs	r1, #16
 8000858:	4818      	ldr	r0, [pc, #96]	@ (80008bc <w25_Read_Page+0xe8>)
 800085a:	f000 fd01 	bl	8001260 <HAL_GPIO_WritePin>
		SPI1_Send(buf, 5);
 800085e:	2105      	movs	r1, #5
 8000860:	4815      	ldr	r0, [pc, #84]	@ (80008b8 <w25_Read_Page+0xe4>)
 8000862:	f7ff ff73 	bl	800074c <SPI1_Send>
 8000866:	e016      	b.n	8000896 <w25_Read_Page+0xc2>
	}
	else{
		buf[1] = (page_addr >> 16) & 0xFF;
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	0c1b      	lsrs	r3, r3, #16
 800086c:	b2da      	uxtb	r2, r3
 800086e:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <w25_Read_Page+0xe4>)
 8000870:	705a      	strb	r2, [r3, #1]
		buf[2] = (page_addr >> 8) & 0xFF;
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	0a1b      	lsrs	r3, r3, #8
 8000876:	b2da      	uxtb	r2, r3
 8000878:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <w25_Read_Page+0xe4>)
 800087a:	709a      	strb	r2, [r3, #2]
		buf[3] = page_addr & 0xFF;
 800087c:	68bb      	ldr	r3, [r7, #8]
 800087e:	b2da      	uxtb	r2, r3
 8000880:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <w25_Read_Page+0xe4>)
 8000882:	70da      	strb	r2, [r3, #3]
		cs_set();
 8000884:	2200      	movs	r2, #0
 8000886:	2110      	movs	r1, #16
 8000888:	480c      	ldr	r0, [pc, #48]	@ (80008bc <w25_Read_Page+0xe8>)
 800088a:	f000 fce9 	bl	8001260 <HAL_GPIO_WritePin>
		SPI1_Send(buf, 4);
 800088e:	2104      	movs	r1, #4
 8000890:	4809      	ldr	r0, [pc, #36]	@ (80008b8 <w25_Read_Page+0xe4>)
 8000892:	f7ff ff5b 	bl	800074c <SPI1_Send>
	}
	SPI1_Recv(data, size);
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	b29b      	uxth	r3, r3
 800089a:	4619      	mov	r1, r3
 800089c:	68f8      	ldr	r0, [r7, #12]
 800089e:	f7ff ff69 	bl	8000774 <SPI1_Recv>
	cs_reset();
 80008a2:	2201      	movs	r2, #1
 80008a4:	2110      	movs	r1, #16
 80008a6:	4805      	ldr	r0, [pc, #20]	@ (80008bc <w25_Read_Page+0xe8>)
 80008a8:	f000 fcda 	bl	8001260 <HAL_GPIO_WritePin>
}
 80008ac:	bf00      	nop
 80008ae:	3710      	adds	r7, #16
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20000520 	.word	0x20000520
 80008b8:	200005cc 	.word	0x200005cc
 80008bc:	40010800 	.word	0x40010800

080008c0 <w25_Read_ID>:
uint32_t w25_Read_ID(void){
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b082      	sub	sp, #8
 80008c4:	af00      	add	r7, sp, #0
	uint8_t dt[3];
	buf[0] = w25_GET_JDEC_ID;
 80008c6:	4b10      	ldr	r3, [pc, #64]	@ (8000908 <w25_Read_ID+0x48>)
 80008c8:	229f      	movs	r2, #159	@ 0x9f
 80008ca:	701a      	strb	r2, [r3, #0]
	cs_set();
 80008cc:	2200      	movs	r2, #0
 80008ce:	2110      	movs	r1, #16
 80008d0:	480e      	ldr	r0, [pc, #56]	@ (800090c <w25_Read_ID+0x4c>)
 80008d2:	f000 fcc5 	bl	8001260 <HAL_GPIO_WritePin>
	SPI1_Send(buf, 1);
 80008d6:	2101      	movs	r1, #1
 80008d8:	480b      	ldr	r0, [pc, #44]	@ (8000908 <w25_Read_ID+0x48>)
 80008da:	f7ff ff37 	bl	800074c <SPI1_Send>
	SPI1_Recv(dt, 3);
 80008de:	1d3b      	adds	r3, r7, #4
 80008e0:	2103      	movs	r1, #3
 80008e2:	4618      	mov	r0, r3
 80008e4:	f7ff ff46 	bl	8000774 <SPI1_Recv>
	cs_reset();
 80008e8:	2201      	movs	r2, #1
 80008ea:	2110      	movs	r1, #16
 80008ec:	4807      	ldr	r0, [pc, #28]	@ (800090c <w25_Read_ID+0x4c>)
 80008ee:	f000 fcb7 	bl	8001260 <HAL_GPIO_WritePin>
	return (dt[0] << 16 | dt[1] << 8) | dt[2];
 80008f2:	793b      	ldrb	r3, [r7, #4]
 80008f4:	041a      	lsls	r2, r3, #16
 80008f6:	797b      	ldrb	r3, [r7, #5]
 80008f8:	021b      	lsls	r3, r3, #8
 80008fa:	4313      	orrs	r3, r2
 80008fc:	79ba      	ldrb	r2, [r7, #6]
 80008fe:	4313      	orrs	r3, r2
}
 8000900:	4618      	mov	r0, r3
 8000902:	3708      	adds	r7, #8
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	200005cc 	.word	0x200005cc
 800090c:	40010800 	.word	0x40010800

08000910 <w25_Init>:
void w25_Init(void){
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
	delay_ms(100);
 8000916:	2064      	movs	r0, #100	@ 0x64
 8000918:	f000 f98c 	bl	8000c34 <delay_ms>
	w25_Reset();
 800091c:	f7ff ff3e 	bl	800079c <w25_Reset>
	delay_ms(100);
 8000920:	2064      	movs	r0, #100	@ 0x64
 8000922:	f000 f987 	bl	8000c34 <delay_ms>
	unsigned int ID = w25_Read_ID();
 8000926:	f7ff ffcb 	bl	80008c0 <w25_Read_ID>
 800092a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)"\r\n",2,0x1000);
 800092c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000930:	2202      	movs	r2, #2
 8000932:	49a9      	ldr	r1, [pc, #676]	@ (8000bd8 <w25_Init+0x2c8>)
 8000934:	48a9      	ldr	r0, [pc, #676]	@ (8000bdc <w25_Init+0x2cc>)
 8000936:	f001 fea0 	bl	800267a <HAL_UART_Transmit>
	 sprintf(str,"ID:0x%X\r\n", ID);
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	49a8      	ldr	r1, [pc, #672]	@ (8000be0 <w25_Init+0x2d0>)
 800093e:	48a9      	ldr	r0, [pc, #676]	@ (8000be4 <w25_Init+0x2d4>)
 8000940:	f002 f870 	bl	8002a24 <siprintf>
	 HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000944:	48a7      	ldr	r0, [pc, #668]	@ (8000be4 <w25_Init+0x2d4>)
 8000946:	f7ff fc01 	bl	800014c <strlen>
 800094a:	4603      	mov	r3, r0
 800094c:	b29a      	uxth	r2, r3
 800094e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000952:	49a4      	ldr	r1, [pc, #656]	@ (8000be4 <w25_Init+0x2d4>)
 8000954:	48a1      	ldr	r0, [pc, #644]	@ (8000bdc <w25_Init+0x2cc>)
 8000956:	f001 fe90 	bl	800267a <HAL_UART_Transmit>
	 ID &= 0x0000ffff; //маска отсечения manuf ID
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	b29b      	uxth	r3, r3
 800095e:	607b      	str	r3, [r7, #4]
	 w25_info.high_cap = 0;
 8000960:	4ba1      	ldr	r3, [pc, #644]	@ (8000be8 <w25_Init+0x2d8>)
 8000962:	2200      	movs	r2, #0
 8000964:	77da      	strb	r2, [r3, #31]
	 switch(ID)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800096c:	3b11      	subs	r3, #17
 800096e:	2b09      	cmp	r3, #9
 8000970:	d86f      	bhi.n	8000a52 <w25_Init+0x142>
 8000972:	a201      	add	r2, pc, #4	@ (adr r2, 8000978 <w25_Init+0x68>)
 8000974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000978:	08000a43 	.word	0x08000a43
 800097c:	08000a33 	.word	0x08000a33
 8000980:	08000a23 	.word	0x08000a23
 8000984:	08000a13 	.word	0x08000a13
 8000988:	08000a03 	.word	0x08000a03
 800098c:	080009f3 	.word	0x080009f3
 8000990:	080009e3 	.word	0x080009e3
 8000994:	080009d1 	.word	0x080009d1
 8000998:	080009b9 	.word	0x080009b9
 800099c:	080009a1 	.word	0x080009a1
	  {
	    case 0x401A:
	      w25_info.high_cap = 1;
 80009a0:	4b91      	ldr	r3, [pc, #580]	@ (8000be8 <w25_Init+0x2d8>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	77da      	strb	r2, [r3, #31]
	      w25_info.BlockCount=1024;
 80009a6:	4b90      	ldr	r3, [pc, #576]	@ (8000be8 <w25_Init+0x2d8>)
 80009a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009ac:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q512\r\n");
 80009ae:	498f      	ldr	r1, [pc, #572]	@ (8000bec <w25_Init+0x2dc>)
 80009b0:	488c      	ldr	r0, [pc, #560]	@ (8000be4 <w25_Init+0x2d4>)
 80009b2:	f002 f837 	bl	8002a24 <siprintf>
	      break;
 80009b6:	e05c      	b.n	8000a72 <w25_Init+0x162>
	    case 0x4019:
	      w25_info.high_cap = 1;
 80009b8:	4b8b      	ldr	r3, [pc, #556]	@ (8000be8 <w25_Init+0x2d8>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	77da      	strb	r2, [r3, #31]
	      w25_info.BlockCount=512;
 80009be:	4b8a      	ldr	r3, [pc, #552]	@ (8000be8 <w25_Init+0x2d8>)
 80009c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009c4:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q256\r\n");
 80009c6:	498a      	ldr	r1, [pc, #552]	@ (8000bf0 <w25_Init+0x2e0>)
 80009c8:	4886      	ldr	r0, [pc, #536]	@ (8000be4 <w25_Init+0x2d4>)
 80009ca:	f002 f82b 	bl	8002a24 <siprintf>
	      break;
 80009ce:	e050      	b.n	8000a72 <w25_Init+0x162>
	    case 0x4018:
	      w25_info.BlockCount=256;
 80009d0:	4b85      	ldr	r3, [pc, #532]	@ (8000be8 <w25_Init+0x2d8>)
 80009d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009d6:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q128\r\n");
 80009d8:	4986      	ldr	r1, [pc, #536]	@ (8000bf4 <w25_Init+0x2e4>)
 80009da:	4882      	ldr	r0, [pc, #520]	@ (8000be4 <w25_Init+0x2d4>)
 80009dc:	f002 f822 	bl	8002a24 <siprintf>
	      break;
 80009e0:	e047      	b.n	8000a72 <w25_Init+0x162>
	    case 0x4017:
	      w25_info.BlockCount=128;
 80009e2:	4b81      	ldr	r3, [pc, #516]	@ (8000be8 <w25_Init+0x2d8>)
 80009e4:	2280      	movs	r2, #128	@ 0x80
 80009e6:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q64\r\n");
 80009e8:	4983      	ldr	r1, [pc, #524]	@ (8000bf8 <w25_Init+0x2e8>)
 80009ea:	487e      	ldr	r0, [pc, #504]	@ (8000be4 <w25_Init+0x2d4>)
 80009ec:	f002 f81a 	bl	8002a24 <siprintf>
	      break;
 80009f0:	e03f      	b.n	8000a72 <w25_Init+0x162>
	    case 0x4016:
	      w25_info.BlockCount=64;
 80009f2:	4b7d      	ldr	r3, [pc, #500]	@ (8000be8 <w25_Init+0x2d8>)
 80009f4:	2240      	movs	r2, #64	@ 0x40
 80009f6:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q32\r\n");
 80009f8:	4980      	ldr	r1, [pc, #512]	@ (8000bfc <w25_Init+0x2ec>)
 80009fa:	487a      	ldr	r0, [pc, #488]	@ (8000be4 <w25_Init+0x2d4>)
 80009fc:	f002 f812 	bl	8002a24 <siprintf>
	      break;
 8000a00:	e037      	b.n	8000a72 <w25_Init+0x162>
	    case 0x4015:
	      w25_info.BlockCount=32;
 8000a02:	4b79      	ldr	r3, [pc, #484]	@ (8000be8 <w25_Init+0x2d8>)
 8000a04:	2220      	movs	r2, #32
 8000a06:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q16\r\n");
 8000a08:	497d      	ldr	r1, [pc, #500]	@ (8000c00 <w25_Init+0x2f0>)
 8000a0a:	4876      	ldr	r0, [pc, #472]	@ (8000be4 <w25_Init+0x2d4>)
 8000a0c:	f002 f80a 	bl	8002a24 <siprintf>
	      break;
 8000a10:	e02f      	b.n	8000a72 <w25_Init+0x162>
	    case 0x4014:
	      w25_info.BlockCount=16;
 8000a12:	4b75      	ldr	r3, [pc, #468]	@ (8000be8 <w25_Init+0x2d8>)
 8000a14:	2210      	movs	r2, #16
 8000a16:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q80\r\n");
 8000a18:	497a      	ldr	r1, [pc, #488]	@ (8000c04 <w25_Init+0x2f4>)
 8000a1a:	4872      	ldr	r0, [pc, #456]	@ (8000be4 <w25_Init+0x2d4>)
 8000a1c:	f002 f802 	bl	8002a24 <siprintf>
	      break;
 8000a20:	e027      	b.n	8000a72 <w25_Init+0x162>
	    case 0x4013:
	      w25_info.BlockCount=8;
 8000a22:	4b71      	ldr	r3, [pc, #452]	@ (8000be8 <w25_Init+0x2d8>)
 8000a24:	2208      	movs	r2, #8
 8000a26:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q40\r\n");
 8000a28:	4977      	ldr	r1, [pc, #476]	@ (8000c08 <w25_Init+0x2f8>)
 8000a2a:	486e      	ldr	r0, [pc, #440]	@ (8000be4 <w25_Init+0x2d4>)
 8000a2c:	f001 fffa 	bl	8002a24 <siprintf>
	      break;
 8000a30:	e01f      	b.n	8000a72 <w25_Init+0x162>
	    case 0x4012:
	      w25_info.BlockCount=4;
 8000a32:	4b6d      	ldr	r3, [pc, #436]	@ (8000be8 <w25_Init+0x2d8>)
 8000a34:	2204      	movs	r2, #4
 8000a36:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q20\r\n");
 8000a38:	4974      	ldr	r1, [pc, #464]	@ (8000c0c <w25_Init+0x2fc>)
 8000a3a:	486a      	ldr	r0, [pc, #424]	@ (8000be4 <w25_Init+0x2d4>)
 8000a3c:	f001 fff2 	bl	8002a24 <siprintf>
	      break;
 8000a40:	e017      	b.n	8000a72 <w25_Init+0x162>
	    case 0x4011:
	      w25_info.BlockCount=2;
 8000a42:	4b69      	ldr	r3, [pc, #420]	@ (8000be8 <w25_Init+0x2d8>)
 8000a44:	2202      	movs	r2, #2
 8000a46:	615a      	str	r2, [r3, #20]
	      sprintf(str,"w25qxx Chip: w25q10\r\n");
 8000a48:	4971      	ldr	r1, [pc, #452]	@ (8000c10 <w25_Init+0x300>)
 8000a4a:	4866      	ldr	r0, [pc, #408]	@ (8000be4 <w25_Init+0x2d4>)
 8000a4c:	f001 ffea 	bl	8002a24 <siprintf>
	      break;
 8000a50:	e00f      	b.n	8000a72 <w25_Init+0x162>
	    default:
	      sprintf(str,"w25qxx Unknown ID\r\n");
 8000a52:	4970      	ldr	r1, [pc, #448]	@ (8000c14 <w25_Init+0x304>)
 8000a54:	4863      	ldr	r0, [pc, #396]	@ (8000be4 <w25_Init+0x2d4>)
 8000a56:	f001 ffe5 	bl	8002a24 <siprintf>
	      HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000a5a:	4862      	ldr	r0, [pc, #392]	@ (8000be4 <w25_Init+0x2d4>)
 8000a5c:	f7ff fb76 	bl	800014c <strlen>
 8000a60:	4603      	mov	r3, r0
 8000a62:	b29a      	uxth	r2, r3
 8000a64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a68:	495e      	ldr	r1, [pc, #376]	@ (8000be4 <w25_Init+0x2d4>)
 8000a6a:	485c      	ldr	r0, [pc, #368]	@ (8000bdc <w25_Init+0x2cc>)
 8000a6c:	f001 fe05 	bl	800267a <HAL_UART_Transmit>
	      return;
 8000a70:	e0af      	b.n	8000bd2 <w25_Init+0x2c2>
	  }
	  HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000a72:	485c      	ldr	r0, [pc, #368]	@ (8000be4 <w25_Init+0x2d4>)
 8000a74:	f7ff fb6a 	bl	800014c <strlen>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	b29a      	uxth	r2, r3
 8000a7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a80:	4958      	ldr	r1, [pc, #352]	@ (8000be4 <w25_Init+0x2d4>)
 8000a82:	4856      	ldr	r0, [pc, #344]	@ (8000bdc <w25_Init+0x2cc>)
 8000a84:	f001 fdf9 	bl	800267a <HAL_UART_Transmit>
	   w25_info.PageSize=256;
 8000a88:	4b57      	ldr	r3, [pc, #348]	@ (8000be8 <w25_Init+0x2d8>)
 8000a8a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a8e:	801a      	strh	r2, [r3, #0]
	   w25_info.SectorSize=0x1000;
 8000a90:	4b55      	ldr	r3, [pc, #340]	@ (8000be8 <w25_Init+0x2d8>)
 8000a92:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a96:	609a      	str	r2, [r3, #8]
	   w25_info.SectorCount=w25_info.BlockCount*16;
 8000a98:	4b53      	ldr	r3, [pc, #332]	@ (8000be8 <w25_Init+0x2d8>)
 8000a9a:	695b      	ldr	r3, [r3, #20]
 8000a9c:	011b      	lsls	r3, r3, #4
 8000a9e:	4a52      	ldr	r2, [pc, #328]	@ (8000be8 <w25_Init+0x2d8>)
 8000aa0:	60d3      	str	r3, [r2, #12]
	   w25_info.PageCount=(w25_info.SectorCount*w25_info.SectorSize)/w25_info.PageSize;
 8000aa2:	4b51      	ldr	r3, [pc, #324]	@ (8000be8 <w25_Init+0x2d8>)
 8000aa4:	68db      	ldr	r3, [r3, #12]
 8000aa6:	4a50      	ldr	r2, [pc, #320]	@ (8000be8 <w25_Init+0x2d8>)
 8000aa8:	6892      	ldr	r2, [r2, #8]
 8000aaa:	fb02 f303 	mul.w	r3, r2, r3
 8000aae:	4a4e      	ldr	r2, [pc, #312]	@ (8000be8 <w25_Init+0x2d8>)
 8000ab0:	8812      	ldrh	r2, [r2, #0]
 8000ab2:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ab6:	4a4c      	ldr	r2, [pc, #304]	@ (8000be8 <w25_Init+0x2d8>)
 8000ab8:	6053      	str	r3, [r2, #4]
	   w25_info.BlockSize=w25_info.SectorSize*16;
 8000aba:	4b4b      	ldr	r3, [pc, #300]	@ (8000be8 <w25_Init+0x2d8>)
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	011b      	lsls	r3, r3, #4
 8000ac0:	4a49      	ldr	r2, [pc, #292]	@ (8000be8 <w25_Init+0x2d8>)
 8000ac2:	6113      	str	r3, [r2, #16]
	   w25_info.NumKB=(w25_info.SectorCount*w25_info.SectorSize)/1024;
 8000ac4:	4b48      	ldr	r3, [pc, #288]	@ (8000be8 <w25_Init+0x2d8>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	4a47      	ldr	r2, [pc, #284]	@ (8000be8 <w25_Init+0x2d8>)
 8000aca:	6892      	ldr	r2, [r2, #8]
 8000acc:	fb02 f303 	mul.w	r3, r2, r3
 8000ad0:	0a9b      	lsrs	r3, r3, #10
 8000ad2:	4a45      	ldr	r2, [pc, #276]	@ (8000be8 <w25_Init+0x2d8>)
 8000ad4:	6193      	str	r3, [r2, #24]
	   sprintf(str,"Page Size: %d Bytes\r\n",(unsigned int)w25_info.PageSize);
 8000ad6:	4b44      	ldr	r3, [pc, #272]	@ (8000be8 <w25_Init+0x2d8>)
 8000ad8:	881b      	ldrh	r3, [r3, #0]
 8000ada:	461a      	mov	r2, r3
 8000adc:	494e      	ldr	r1, [pc, #312]	@ (8000c18 <w25_Init+0x308>)
 8000ade:	4841      	ldr	r0, [pc, #260]	@ (8000be4 <w25_Init+0x2d4>)
 8000ae0:	f001 ffa0 	bl	8002a24 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000ae4:	483f      	ldr	r0, [pc, #252]	@ (8000be4 <w25_Init+0x2d4>)
 8000ae6:	f7ff fb31 	bl	800014c <strlen>
 8000aea:	4603      	mov	r3, r0
 8000aec:	b29a      	uxth	r2, r3
 8000aee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000af2:	493c      	ldr	r1, [pc, #240]	@ (8000be4 <w25_Init+0x2d4>)
 8000af4:	4839      	ldr	r0, [pc, #228]	@ (8000bdc <w25_Init+0x2cc>)
 8000af6:	f001 fdc0 	bl	800267a <HAL_UART_Transmit>
	   sprintf(str,"Page Count: %u\r\n",(unsigned int)w25_info.PageCount);
 8000afa:	4b3b      	ldr	r3, [pc, #236]	@ (8000be8 <w25_Init+0x2d8>)
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	461a      	mov	r2, r3
 8000b00:	4946      	ldr	r1, [pc, #280]	@ (8000c1c <w25_Init+0x30c>)
 8000b02:	4838      	ldr	r0, [pc, #224]	@ (8000be4 <w25_Init+0x2d4>)
 8000b04:	f001 ff8e 	bl	8002a24 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000b08:	4836      	ldr	r0, [pc, #216]	@ (8000be4 <w25_Init+0x2d4>)
 8000b0a:	f7ff fb1f 	bl	800014c <strlen>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	b29a      	uxth	r2, r3
 8000b12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b16:	4933      	ldr	r1, [pc, #204]	@ (8000be4 <w25_Init+0x2d4>)
 8000b18:	4830      	ldr	r0, [pc, #192]	@ (8000bdc <w25_Init+0x2cc>)
 8000b1a:	f001 fdae 	bl	800267a <HAL_UART_Transmit>
	   sprintf(str,"Sector Size: %u Bytes\r\n",(unsigned int)w25_info.SectorSize);
 8000b1e:	4b32      	ldr	r3, [pc, #200]	@ (8000be8 <w25_Init+0x2d8>)
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	461a      	mov	r2, r3
 8000b24:	493e      	ldr	r1, [pc, #248]	@ (8000c20 <w25_Init+0x310>)
 8000b26:	482f      	ldr	r0, [pc, #188]	@ (8000be4 <w25_Init+0x2d4>)
 8000b28:	f001 ff7c 	bl	8002a24 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000b2c:	482d      	ldr	r0, [pc, #180]	@ (8000be4 <w25_Init+0x2d4>)
 8000b2e:	f7ff fb0d 	bl	800014c <strlen>
 8000b32:	4603      	mov	r3, r0
 8000b34:	b29a      	uxth	r2, r3
 8000b36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b3a:	492a      	ldr	r1, [pc, #168]	@ (8000be4 <w25_Init+0x2d4>)
 8000b3c:	4827      	ldr	r0, [pc, #156]	@ (8000bdc <w25_Init+0x2cc>)
 8000b3e:	f001 fd9c 	bl	800267a <HAL_UART_Transmit>
	   sprintf(str,"Sector Count: %u\r\n",(unsigned int)w25_info.SectorCount);
 8000b42:	4b29      	ldr	r3, [pc, #164]	@ (8000be8 <w25_Init+0x2d8>)
 8000b44:	68db      	ldr	r3, [r3, #12]
 8000b46:	461a      	mov	r2, r3
 8000b48:	4936      	ldr	r1, [pc, #216]	@ (8000c24 <w25_Init+0x314>)
 8000b4a:	4826      	ldr	r0, [pc, #152]	@ (8000be4 <w25_Init+0x2d4>)
 8000b4c:	f001 ff6a 	bl	8002a24 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000b50:	4824      	ldr	r0, [pc, #144]	@ (8000be4 <w25_Init+0x2d4>)
 8000b52:	f7ff fafb 	bl	800014c <strlen>
 8000b56:	4603      	mov	r3, r0
 8000b58:	b29a      	uxth	r2, r3
 8000b5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b5e:	4921      	ldr	r1, [pc, #132]	@ (8000be4 <w25_Init+0x2d4>)
 8000b60:	481e      	ldr	r0, [pc, #120]	@ (8000bdc <w25_Init+0x2cc>)
 8000b62:	f001 fd8a 	bl	800267a <HAL_UART_Transmit>
	   sprintf(str,"Block Size: %u Bytes\r\n",(unsigned int)w25_info.BlockSize);
 8000b66:	4b20      	ldr	r3, [pc, #128]	@ (8000be8 <w25_Init+0x2d8>)
 8000b68:	691b      	ldr	r3, [r3, #16]
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	492e      	ldr	r1, [pc, #184]	@ (8000c28 <w25_Init+0x318>)
 8000b6e:	481d      	ldr	r0, [pc, #116]	@ (8000be4 <w25_Init+0x2d4>)
 8000b70:	f001 ff58 	bl	8002a24 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000b74:	481b      	ldr	r0, [pc, #108]	@ (8000be4 <w25_Init+0x2d4>)
 8000b76:	f7ff fae9 	bl	800014c <strlen>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b82:	4918      	ldr	r1, [pc, #96]	@ (8000be4 <w25_Init+0x2d4>)
 8000b84:	4815      	ldr	r0, [pc, #84]	@ (8000bdc <w25_Init+0x2cc>)
 8000b86:	f001 fd78 	bl	800267a <HAL_UART_Transmit>
	   sprintf(str,"Block Count: %u\r\n",(unsigned int)w25_info.BlockCount);
 8000b8a:	4b17      	ldr	r3, [pc, #92]	@ (8000be8 <w25_Init+0x2d8>)
 8000b8c:	695b      	ldr	r3, [r3, #20]
 8000b8e:	461a      	mov	r2, r3
 8000b90:	4926      	ldr	r1, [pc, #152]	@ (8000c2c <w25_Init+0x31c>)
 8000b92:	4814      	ldr	r0, [pc, #80]	@ (8000be4 <w25_Init+0x2d4>)
 8000b94:	f001 ff46 	bl	8002a24 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000b98:	4812      	ldr	r0, [pc, #72]	@ (8000be4 <w25_Init+0x2d4>)
 8000b9a:	f7ff fad7 	bl	800014c <strlen>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	b29a      	uxth	r2, r3
 8000ba2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ba6:	490f      	ldr	r1, [pc, #60]	@ (8000be4 <w25_Init+0x2d4>)
 8000ba8:	480c      	ldr	r0, [pc, #48]	@ (8000bdc <w25_Init+0x2cc>)
 8000baa:	f001 fd66 	bl	800267a <HAL_UART_Transmit>
	   sprintf(str,"Capacity: %u KB\r\n",(unsigned int)w25_info.NumKB);
 8000bae:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <w25_Init+0x2d8>)
 8000bb0:	699b      	ldr	r3, [r3, #24]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	491e      	ldr	r1, [pc, #120]	@ (8000c30 <w25_Init+0x320>)
 8000bb6:	480b      	ldr	r0, [pc, #44]	@ (8000be4 <w25_Init+0x2d4>)
 8000bb8:	f001 ff34 	bl	8002a24 <siprintf>
	   HAL_UART_Transmit(&huart1,(uint8_t*)str,strlen(str),0x1000);
 8000bbc:	4809      	ldr	r0, [pc, #36]	@ (8000be4 <w25_Init+0x2d4>)
 8000bbe:	f7ff fac5 	bl	800014c <strlen>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	b29a      	uxth	r2, r3
 8000bc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bca:	4906      	ldr	r1, [pc, #24]	@ (8000be4 <w25_Init+0x2d4>)
 8000bcc:	4803      	ldr	r0, [pc, #12]	@ (8000bdc <w25_Init+0x2cc>)
 8000bce:	f001 fd54 	bl	800267a <HAL_UART_Transmit>

}
 8000bd2:	3708      	adds	r7, #8
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	080033c0 	.word	0x080033c0
 8000bdc:	200000d0 	.word	0x200000d0
 8000be0:	080033c4 	.word	0x080033c4
 8000be4:	20000548 	.word	0x20000548
 8000be8:	20000520 	.word	0x20000520
 8000bec:	080033d0 	.word	0x080033d0
 8000bf0:	080033e8 	.word	0x080033e8
 8000bf4:	08003400 	.word	0x08003400
 8000bf8:	08003418 	.word	0x08003418
 8000bfc:	08003430 	.word	0x08003430
 8000c00:	08003448 	.word	0x08003448
 8000c04:	08003460 	.word	0x08003460
 8000c08:	08003478 	.word	0x08003478
 8000c0c:	08003490 	.word	0x08003490
 8000c10:	080034a8 	.word	0x080034a8
 8000c14:	080034c0 	.word	0x080034c0
 8000c18:	080034d4 	.word	0x080034d4
 8000c1c:	080034ec 	.word	0x080034ec
 8000c20:	08003500 	.word	0x08003500
 8000c24:	08003518 	.word	0x08003518
 8000c28:	0800352c 	.word	0x0800352c
 8000c2c:	08003544 	.word	0x08003544
 8000c30:	08003558 	.word	0x08003558

08000c34 <delay_ms>:


static void delay_ms(uint16_t delay){
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	80fb      	strh	r3, [r7, #6]
	time = HAL_GetTick();
 8000c3e:	f000 f89d 	bl	8000d7c <HAL_GetTick>
 8000c42:	4603      	mov	r3, r0
 8000c44:	4a0c      	ldr	r2, [pc, #48]	@ (8000c78 <delay_ms+0x44>)
 8000c46:	6013      	str	r3, [r2, #0]
		while(timeFlag == 0){
 8000c48:	e00b      	b.n	8000c62 <delay_ms+0x2e>
			if((HAL_GetTick() - time) > delay){
 8000c4a:	f000 f897 	bl	8000d7c <HAL_GetTick>
 8000c4e:	4602      	mov	r2, r0
 8000c50:	4b09      	ldr	r3, [pc, #36]	@ (8000c78 <delay_ms+0x44>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	1ad2      	subs	r2, r2, r3
 8000c56:	88fb      	ldrh	r3, [r7, #6]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d902      	bls.n	8000c62 <delay_ms+0x2e>
				timeFlag = 1;
 8000c5c:	4b07      	ldr	r3, [pc, #28]	@ (8000c7c <delay_ms+0x48>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
		while(timeFlag == 0){
 8000c62:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <delay_ms+0x48>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d0ef      	beq.n	8000c4a <delay_ms+0x16>
			}
		}
		timeFlag = 0;
 8000c6a:	4b04      	ldr	r3, [pc, #16]	@ (8000c7c <delay_ms+0x48>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	701a      	strb	r2, [r3, #0]
}
 8000c70:	bf00      	nop
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000540 	.word	0x20000540
 8000c7c:	20000544 	.word	0x20000544

08000c80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c80:	f7ff fd5e 	bl	8000740 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c84:	480b      	ldr	r0, [pc, #44]	@ (8000cb4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c86:	490c      	ldr	r1, [pc, #48]	@ (8000cb8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c88:	4a0c      	ldr	r2, [pc, #48]	@ (8000cbc <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c8c:	e002      	b.n	8000c94 <LoopCopyDataInit>

08000c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c92:	3304      	adds	r3, #4

08000c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c98:	d3f9      	bcc.n	8000c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c9a:	4a09      	ldr	r2, [pc, #36]	@ (8000cc0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000c9c:	4c09      	ldr	r4, [pc, #36]	@ (8000cc4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca0:	e001      	b.n	8000ca6 <LoopFillZerobss>

08000ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ca4:	3204      	adds	r2, #4

08000ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca8:	d3fb      	bcc.n	8000ca2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000caa:	f001 fee9 	bl	8002a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cae:	f7ff fa55 	bl	800015c <main>
  bx lr
 8000cb2:	4770      	bx	lr
  ldr r0, =_sdata
 8000cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000cbc:	080035dc 	.word	0x080035dc
  ldr r2, =_sbss
 8000cc0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000cc4:	20000724 	.word	0x20000724

08000cc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cc8:	e7fe      	b.n	8000cc8 <ADC1_2_IRQHandler>
	...

08000ccc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd0:	4b08      	ldr	r3, [pc, #32]	@ (8000cf4 <HAL_Init+0x28>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a07      	ldr	r2, [pc, #28]	@ (8000cf4 <HAL_Init+0x28>)
 8000cd6:	f043 0310 	orr.w	r3, r3, #16
 8000cda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cdc:	2003      	movs	r0, #3
 8000cde:	f000 f907 	bl	8000ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ce2:	200f      	movs	r0, #15
 8000ce4:	f000 f808 	bl	8000cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ce8:	f7ff fc00 	bl	80004ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cec:	2300      	movs	r3, #0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40022000 	.word	0x40022000

08000cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d00:	4b12      	ldr	r3, [pc, #72]	@ (8000d4c <HAL_InitTick+0x54>)
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	4b12      	ldr	r3, [pc, #72]	@ (8000d50 <HAL_InitTick+0x58>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	4619      	mov	r1, r3
 8000d0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 f911 	bl	8000f3e <HAL_SYSTICK_Config>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	e00e      	b.n	8000d44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	2b0f      	cmp	r3, #15
 8000d2a:	d80a      	bhi.n	8000d42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	6879      	ldr	r1, [r7, #4]
 8000d30:	f04f 30ff 	mov.w	r0, #4294967295
 8000d34:	f000 f8e7 	bl	8000f06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d38:	4a06      	ldr	r2, [pc, #24]	@ (8000d54 <HAL_InitTick+0x5c>)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e000      	b.n	8000d44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000000 	.word	0x20000000
 8000d50:	20000008 	.word	0x20000008
 8000d54:	20000004 	.word	0x20000004

08000d58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d5c:	4b05      	ldr	r3, [pc, #20]	@ (8000d74 <HAL_IncTick+0x1c>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	461a      	mov	r2, r3
 8000d62:	4b05      	ldr	r3, [pc, #20]	@ (8000d78 <HAL_IncTick+0x20>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4413      	add	r3, r2
 8000d68:	4a03      	ldr	r2, [pc, #12]	@ (8000d78 <HAL_IncTick+0x20>)
 8000d6a:	6013      	str	r3, [r2, #0]
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr
 8000d74:	20000008 	.word	0x20000008
 8000d78:	200005d8 	.word	0x200005d8

08000d7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d80:	4b02      	ldr	r3, [pc, #8]	@ (8000d8c <HAL_GetTick+0x10>)
 8000d82:	681b      	ldr	r3, [r3, #0]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr
 8000d8c:	200005d8 	.word	0x200005d8

08000d90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b085      	sub	sp, #20
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	f003 0307 	and.w	r3, r3, #7
 8000d9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da0:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dac:	4013      	ands	r3, r2
 8000dae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000db8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dc2:	4a04      	ldr	r2, [pc, #16]	@ (8000dd4 <__NVIC_SetPriorityGrouping+0x44>)
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	60d3      	str	r3, [r2, #12]
}
 8000dc8:	bf00      	nop
 8000dca:	3714      	adds	r7, #20
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bc80      	pop	{r7}
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ddc:	4b04      	ldr	r3, [pc, #16]	@ (8000df0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	0a1b      	lsrs	r3, r3, #8
 8000de2:	f003 0307 	and.w	r3, r3, #7
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bc80      	pop	{r7}
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	6039      	str	r1, [r7, #0]
 8000dfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	db0a      	blt.n	8000e1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	490c      	ldr	r1, [pc, #48]	@ (8000e40 <__NVIC_SetPriority+0x4c>)
 8000e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e12:	0112      	lsls	r2, r2, #4
 8000e14:	b2d2      	uxtb	r2, r2
 8000e16:	440b      	add	r3, r1
 8000e18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e1c:	e00a      	b.n	8000e34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	4908      	ldr	r1, [pc, #32]	@ (8000e44 <__NVIC_SetPriority+0x50>)
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	f003 030f 	and.w	r3, r3, #15
 8000e2a:	3b04      	subs	r3, #4
 8000e2c:	0112      	lsls	r2, r2, #4
 8000e2e:	b2d2      	uxtb	r2, r2
 8000e30:	440b      	add	r3, r1
 8000e32:	761a      	strb	r2, [r3, #24]
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	e000e100 	.word	0xe000e100
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b089      	sub	sp, #36	@ 0x24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	f003 0307 	and.w	r3, r3, #7
 8000e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	f1c3 0307 	rsb	r3, r3, #7
 8000e62:	2b04      	cmp	r3, #4
 8000e64:	bf28      	it	cs
 8000e66:	2304      	movcs	r3, #4
 8000e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	2b06      	cmp	r3, #6
 8000e70:	d902      	bls.n	8000e78 <NVIC_EncodePriority+0x30>
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3b03      	subs	r3, #3
 8000e76:	e000      	b.n	8000e7a <NVIC_EncodePriority+0x32>
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	43da      	mvns	r2, r3
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	401a      	ands	r2, r3
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e90:	f04f 31ff 	mov.w	r1, #4294967295
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9a:	43d9      	mvns	r1, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea0:	4313      	orrs	r3, r2
         );
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3724      	adds	r7, #36	@ 0x24
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr

08000eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ebc:	d301      	bcc.n	8000ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e00f      	b.n	8000ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8000eec <SysTick_Config+0x40>)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eca:	210f      	movs	r1, #15
 8000ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed0:	f7ff ff90 	bl	8000df4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed4:	4b05      	ldr	r3, [pc, #20]	@ (8000eec <SysTick_Config+0x40>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eda:	4b04      	ldr	r3, [pc, #16]	@ (8000eec <SysTick_Config+0x40>)
 8000edc:	2207      	movs	r2, #7
 8000ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	e000e010 	.word	0xe000e010

08000ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff ff49 	bl	8000d90 <__NVIC_SetPriorityGrouping>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b086      	sub	sp, #24
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
 8000f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f18:	f7ff ff5e 	bl	8000dd8 <__NVIC_GetPriorityGrouping>
 8000f1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	68b9      	ldr	r1, [r7, #8]
 8000f22:	6978      	ldr	r0, [r7, #20]
 8000f24:	f7ff ff90 	bl	8000e48 <NVIC_EncodePriority>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2e:	4611      	mov	r1, r2
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff ff5f 	bl	8000df4 <__NVIC_SetPriority>
}
 8000f36:	bf00      	nop
 8000f38:	3718      	adds	r7, #24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff ffb0 	bl	8000eac <SysTick_Config>
 8000f4c:	4603      	mov	r3, r0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b08b      	sub	sp, #44	@ 0x2c
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f62:	2300      	movs	r3, #0
 8000f64:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f66:	2300      	movs	r3, #0
 8000f68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f6a:	e169      	b.n	8001240 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	69fa      	ldr	r2, [r7, #28]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	f040 8158 	bne.w	800123a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	4a9a      	ldr	r2, [pc, #616]	@ (80011f8 <HAL_GPIO_Init+0x2a0>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d05e      	beq.n	8001052 <HAL_GPIO_Init+0xfa>
 8000f94:	4a98      	ldr	r2, [pc, #608]	@ (80011f8 <HAL_GPIO_Init+0x2a0>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d875      	bhi.n	8001086 <HAL_GPIO_Init+0x12e>
 8000f9a:	4a98      	ldr	r2, [pc, #608]	@ (80011fc <HAL_GPIO_Init+0x2a4>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d058      	beq.n	8001052 <HAL_GPIO_Init+0xfa>
 8000fa0:	4a96      	ldr	r2, [pc, #600]	@ (80011fc <HAL_GPIO_Init+0x2a4>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d86f      	bhi.n	8001086 <HAL_GPIO_Init+0x12e>
 8000fa6:	4a96      	ldr	r2, [pc, #600]	@ (8001200 <HAL_GPIO_Init+0x2a8>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d052      	beq.n	8001052 <HAL_GPIO_Init+0xfa>
 8000fac:	4a94      	ldr	r2, [pc, #592]	@ (8001200 <HAL_GPIO_Init+0x2a8>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d869      	bhi.n	8001086 <HAL_GPIO_Init+0x12e>
 8000fb2:	4a94      	ldr	r2, [pc, #592]	@ (8001204 <HAL_GPIO_Init+0x2ac>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d04c      	beq.n	8001052 <HAL_GPIO_Init+0xfa>
 8000fb8:	4a92      	ldr	r2, [pc, #584]	@ (8001204 <HAL_GPIO_Init+0x2ac>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d863      	bhi.n	8001086 <HAL_GPIO_Init+0x12e>
 8000fbe:	4a92      	ldr	r2, [pc, #584]	@ (8001208 <HAL_GPIO_Init+0x2b0>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d046      	beq.n	8001052 <HAL_GPIO_Init+0xfa>
 8000fc4:	4a90      	ldr	r2, [pc, #576]	@ (8001208 <HAL_GPIO_Init+0x2b0>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d85d      	bhi.n	8001086 <HAL_GPIO_Init+0x12e>
 8000fca:	2b12      	cmp	r3, #18
 8000fcc:	d82a      	bhi.n	8001024 <HAL_GPIO_Init+0xcc>
 8000fce:	2b12      	cmp	r3, #18
 8000fd0:	d859      	bhi.n	8001086 <HAL_GPIO_Init+0x12e>
 8000fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8000fd8 <HAL_GPIO_Init+0x80>)
 8000fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fd8:	08001053 	.word	0x08001053
 8000fdc:	0800102d 	.word	0x0800102d
 8000fe0:	0800103f 	.word	0x0800103f
 8000fe4:	08001081 	.word	0x08001081
 8000fe8:	08001087 	.word	0x08001087
 8000fec:	08001087 	.word	0x08001087
 8000ff0:	08001087 	.word	0x08001087
 8000ff4:	08001087 	.word	0x08001087
 8000ff8:	08001087 	.word	0x08001087
 8000ffc:	08001087 	.word	0x08001087
 8001000:	08001087 	.word	0x08001087
 8001004:	08001087 	.word	0x08001087
 8001008:	08001087 	.word	0x08001087
 800100c:	08001087 	.word	0x08001087
 8001010:	08001087 	.word	0x08001087
 8001014:	08001087 	.word	0x08001087
 8001018:	08001087 	.word	0x08001087
 800101c:	08001035 	.word	0x08001035
 8001020:	08001049 	.word	0x08001049
 8001024:	4a79      	ldr	r2, [pc, #484]	@ (800120c <HAL_GPIO_Init+0x2b4>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d013      	beq.n	8001052 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800102a:	e02c      	b.n	8001086 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	623b      	str	r3, [r7, #32]
          break;
 8001032:	e029      	b.n	8001088 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	3304      	adds	r3, #4
 800103a:	623b      	str	r3, [r7, #32]
          break;
 800103c:	e024      	b.n	8001088 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	3308      	adds	r3, #8
 8001044:	623b      	str	r3, [r7, #32]
          break;
 8001046:	e01f      	b.n	8001088 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	330c      	adds	r3, #12
 800104e:	623b      	str	r3, [r7, #32]
          break;
 8001050:	e01a      	b.n	8001088 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d102      	bne.n	8001060 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800105a:	2304      	movs	r3, #4
 800105c:	623b      	str	r3, [r7, #32]
          break;
 800105e:	e013      	b.n	8001088 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d105      	bne.n	8001074 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001068:	2308      	movs	r3, #8
 800106a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	69fa      	ldr	r2, [r7, #28]
 8001070:	611a      	str	r2, [r3, #16]
          break;
 8001072:	e009      	b.n	8001088 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001074:	2308      	movs	r3, #8
 8001076:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	69fa      	ldr	r2, [r7, #28]
 800107c:	615a      	str	r2, [r3, #20]
          break;
 800107e:	e003      	b.n	8001088 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001080:	2300      	movs	r3, #0
 8001082:	623b      	str	r3, [r7, #32]
          break;
 8001084:	e000      	b.n	8001088 <HAL_GPIO_Init+0x130>
          break;
 8001086:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	2bff      	cmp	r3, #255	@ 0xff
 800108c:	d801      	bhi.n	8001092 <HAL_GPIO_Init+0x13a>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	e001      	b.n	8001096 <HAL_GPIO_Init+0x13e>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3304      	adds	r3, #4
 8001096:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	2bff      	cmp	r3, #255	@ 0xff
 800109c:	d802      	bhi.n	80010a4 <HAL_GPIO_Init+0x14c>
 800109e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	e002      	b.n	80010aa <HAL_GPIO_Init+0x152>
 80010a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a6:	3b08      	subs	r3, #8
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	210f      	movs	r1, #15
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	fa01 f303 	lsl.w	r3, r1, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	401a      	ands	r2, r3
 80010bc:	6a39      	ldr	r1, [r7, #32]
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	fa01 f303 	lsl.w	r3, r1, r3
 80010c4:	431a      	orrs	r2, r3
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	f000 80b1 	beq.w	800123a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001210 <HAL_GPIO_Init+0x2b8>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	4a4c      	ldr	r2, [pc, #304]	@ (8001210 <HAL_GPIO_Init+0x2b8>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	6193      	str	r3, [r2, #24]
 80010e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001210 <HAL_GPIO_Init+0x2b8>)
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	f003 0301 	and.w	r3, r3, #1
 80010ec:	60bb      	str	r3, [r7, #8]
 80010ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010f0:	4a48      	ldr	r2, [pc, #288]	@ (8001214 <HAL_GPIO_Init+0x2bc>)
 80010f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f4:	089b      	lsrs	r3, r3, #2
 80010f6:	3302      	adds	r3, #2
 80010f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001100:	f003 0303 	and.w	r3, r3, #3
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	220f      	movs	r2, #15
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	4013      	ands	r3, r2
 8001112:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4a40      	ldr	r2, [pc, #256]	@ (8001218 <HAL_GPIO_Init+0x2c0>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d013      	beq.n	8001144 <HAL_GPIO_Init+0x1ec>
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a3f      	ldr	r2, [pc, #252]	@ (800121c <HAL_GPIO_Init+0x2c4>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d00d      	beq.n	8001140 <HAL_GPIO_Init+0x1e8>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a3e      	ldr	r2, [pc, #248]	@ (8001220 <HAL_GPIO_Init+0x2c8>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d007      	beq.n	800113c <HAL_GPIO_Init+0x1e4>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a3d      	ldr	r2, [pc, #244]	@ (8001224 <HAL_GPIO_Init+0x2cc>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d101      	bne.n	8001138 <HAL_GPIO_Init+0x1e0>
 8001134:	2303      	movs	r3, #3
 8001136:	e006      	b.n	8001146 <HAL_GPIO_Init+0x1ee>
 8001138:	2304      	movs	r3, #4
 800113a:	e004      	b.n	8001146 <HAL_GPIO_Init+0x1ee>
 800113c:	2302      	movs	r3, #2
 800113e:	e002      	b.n	8001146 <HAL_GPIO_Init+0x1ee>
 8001140:	2301      	movs	r3, #1
 8001142:	e000      	b.n	8001146 <HAL_GPIO_Init+0x1ee>
 8001144:	2300      	movs	r3, #0
 8001146:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001148:	f002 0203 	and.w	r2, r2, #3
 800114c:	0092      	lsls	r2, r2, #2
 800114e:	4093      	lsls	r3, r2
 8001150:	68fa      	ldr	r2, [r7, #12]
 8001152:	4313      	orrs	r3, r2
 8001154:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001156:	492f      	ldr	r1, [pc, #188]	@ (8001214 <HAL_GPIO_Init+0x2bc>)
 8001158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115a:	089b      	lsrs	r3, r3, #2
 800115c:	3302      	adds	r3, #2
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800116c:	2b00      	cmp	r3, #0
 800116e:	d006      	beq.n	800117e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001170:	4b2d      	ldr	r3, [pc, #180]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 8001172:	689a      	ldr	r2, [r3, #8]
 8001174:	492c      	ldr	r1, [pc, #176]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	4313      	orrs	r3, r2
 800117a:	608b      	str	r3, [r1, #8]
 800117c:	e006      	b.n	800118c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800117e:	4b2a      	ldr	r3, [pc, #168]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	43db      	mvns	r3, r3
 8001186:	4928      	ldr	r1, [pc, #160]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 8001188:	4013      	ands	r3, r2
 800118a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d006      	beq.n	80011a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001198:	4b23      	ldr	r3, [pc, #140]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 800119a:	68da      	ldr	r2, [r3, #12]
 800119c:	4922      	ldr	r1, [pc, #136]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	60cb      	str	r3, [r1, #12]
 80011a4:	e006      	b.n	80011b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80011a6:	4b20      	ldr	r3, [pc, #128]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 80011a8:	68da      	ldr	r2, [r3, #12]
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	43db      	mvns	r3, r3
 80011ae:	491e      	ldr	r1, [pc, #120]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 80011b0:	4013      	ands	r3, r2
 80011b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d006      	beq.n	80011ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80011c0:	4b19      	ldr	r3, [pc, #100]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	4918      	ldr	r1, [pc, #96]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	604b      	str	r3, [r1, #4]
 80011cc:	e006      	b.n	80011dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011ce:	4b16      	ldr	r3, [pc, #88]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	43db      	mvns	r3, r3
 80011d6:	4914      	ldr	r1, [pc, #80]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 80011d8:	4013      	ands	r3, r2
 80011da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d021      	beq.n	800122c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	490e      	ldr	r1, [pc, #56]	@ (8001228 <HAL_GPIO_Init+0x2d0>)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	600b      	str	r3, [r1, #0]
 80011f4:	e021      	b.n	800123a <HAL_GPIO_Init+0x2e2>
 80011f6:	bf00      	nop
 80011f8:	10320000 	.word	0x10320000
 80011fc:	10310000 	.word	0x10310000
 8001200:	10220000 	.word	0x10220000
 8001204:	10210000 	.word	0x10210000
 8001208:	10120000 	.word	0x10120000
 800120c:	10110000 	.word	0x10110000
 8001210:	40021000 	.word	0x40021000
 8001214:	40010000 	.word	0x40010000
 8001218:	40010800 	.word	0x40010800
 800121c:	40010c00 	.word	0x40010c00
 8001220:	40011000 	.word	0x40011000
 8001224:	40011400 	.word	0x40011400
 8001228:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800122c:	4b0b      	ldr	r3, [pc, #44]	@ (800125c <HAL_GPIO_Init+0x304>)
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	43db      	mvns	r3, r3
 8001234:	4909      	ldr	r1, [pc, #36]	@ (800125c <HAL_GPIO_Init+0x304>)
 8001236:	4013      	ands	r3, r2
 8001238:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800123a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123c:	3301      	adds	r3, #1
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001246:	fa22 f303 	lsr.w	r3, r2, r3
 800124a:	2b00      	cmp	r3, #0
 800124c:	f47f ae8e 	bne.w	8000f6c <HAL_GPIO_Init+0x14>
  }
}
 8001250:	bf00      	nop
 8001252:	bf00      	nop
 8001254:	372c      	adds	r7, #44	@ 0x2c
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr
 800125c:	40010400 	.word	0x40010400

08001260 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	807b      	strh	r3, [r7, #2]
 800126c:	4613      	mov	r3, r2
 800126e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001270:	787b      	ldrb	r3, [r7, #1]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d003      	beq.n	800127e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001276:	887a      	ldrh	r2, [r7, #2]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800127c:	e003      	b.n	8001286 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800127e:	887b      	ldrh	r3, [r7, #2]
 8001280:	041a      	lsls	r2, r3, #16
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	611a      	str	r2, [r3, #16]
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d101      	bne.n	80012a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e272      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f000 8087 	beq.w	80013be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012b0:	4b92      	ldr	r3, [pc, #584]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 030c 	and.w	r3, r3, #12
 80012b8:	2b04      	cmp	r3, #4
 80012ba:	d00c      	beq.n	80012d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012bc:	4b8f      	ldr	r3, [pc, #572]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f003 030c 	and.w	r3, r3, #12
 80012c4:	2b08      	cmp	r3, #8
 80012c6:	d112      	bne.n	80012ee <HAL_RCC_OscConfig+0x5e>
 80012c8:	4b8c      	ldr	r3, [pc, #560]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012d4:	d10b      	bne.n	80012ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d6:	4b89      	ldr	r3, [pc, #548]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d06c      	beq.n	80013bc <HAL_RCC_OscConfig+0x12c>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d168      	bne.n	80013bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e24c      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012f6:	d106      	bne.n	8001306 <HAL_RCC_OscConfig+0x76>
 80012f8:	4b80      	ldr	r3, [pc, #512]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a7f      	ldr	r2, [pc, #508]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80012fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001302:	6013      	str	r3, [r2, #0]
 8001304:	e02e      	b.n	8001364 <HAL_RCC_OscConfig+0xd4>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d10c      	bne.n	8001328 <HAL_RCC_OscConfig+0x98>
 800130e:	4b7b      	ldr	r3, [pc, #492]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a7a      	ldr	r2, [pc, #488]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001314:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001318:	6013      	str	r3, [r2, #0]
 800131a:	4b78      	ldr	r3, [pc, #480]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a77      	ldr	r2, [pc, #476]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001320:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	e01d      	b.n	8001364 <HAL_RCC_OscConfig+0xd4>
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001330:	d10c      	bne.n	800134c <HAL_RCC_OscConfig+0xbc>
 8001332:	4b72      	ldr	r3, [pc, #456]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a71      	ldr	r2, [pc, #452]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001338:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800133c:	6013      	str	r3, [r2, #0]
 800133e:	4b6f      	ldr	r3, [pc, #444]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a6e      	ldr	r2, [pc, #440]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001344:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001348:	6013      	str	r3, [r2, #0]
 800134a:	e00b      	b.n	8001364 <HAL_RCC_OscConfig+0xd4>
 800134c:	4b6b      	ldr	r3, [pc, #428]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a6a      	ldr	r2, [pc, #424]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001352:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001356:	6013      	str	r3, [r2, #0]
 8001358:	4b68      	ldr	r3, [pc, #416]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a67      	ldr	r2, [pc, #412]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 800135e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001362:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d013      	beq.n	8001394 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136c:	f7ff fd06 	bl	8000d7c <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001374:	f7ff fd02 	bl	8000d7c <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b64      	cmp	r3, #100	@ 0x64
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e200      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001386:	4b5d      	ldr	r3, [pc, #372]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d0f0      	beq.n	8001374 <HAL_RCC_OscConfig+0xe4>
 8001392:	e014      	b.n	80013be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001394:	f7ff fcf2 	bl	8000d7c <HAL_GetTick>
 8001398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800139a:	e008      	b.n	80013ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800139c:	f7ff fcee 	bl	8000d7c <HAL_GetTick>
 80013a0:	4602      	mov	r2, r0
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	2b64      	cmp	r3, #100	@ 0x64
 80013a8:	d901      	bls.n	80013ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80013aa:	2303      	movs	r3, #3
 80013ac:	e1ec      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ae:	4b53      	ldr	r3, [pc, #332]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d1f0      	bne.n	800139c <HAL_RCC_OscConfig+0x10c>
 80013ba:	e000      	b.n	80013be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d063      	beq.n	8001492 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013ca:	4b4c      	ldr	r3, [pc, #304]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f003 030c 	and.w	r3, r3, #12
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d00b      	beq.n	80013ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013d6:	4b49      	ldr	r3, [pc, #292]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f003 030c 	and.w	r3, r3, #12
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d11c      	bne.n	800141c <HAL_RCC_OscConfig+0x18c>
 80013e2:	4b46      	ldr	r3, [pc, #280]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d116      	bne.n	800141c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ee:	4b43      	ldr	r3, [pc, #268]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d005      	beq.n	8001406 <HAL_RCC_OscConfig+0x176>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	691b      	ldr	r3, [r3, #16]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d001      	beq.n	8001406 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e1c0      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001406:	4b3d      	ldr	r3, [pc, #244]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	4939      	ldr	r1, [pc, #228]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001416:	4313      	orrs	r3, r2
 8001418:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800141a:	e03a      	b.n	8001492 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	691b      	ldr	r3, [r3, #16]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d020      	beq.n	8001466 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001424:	4b36      	ldr	r3, [pc, #216]	@ (8001500 <HAL_RCC_OscConfig+0x270>)
 8001426:	2201      	movs	r2, #1
 8001428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142a:	f7ff fca7 	bl	8000d7c <HAL_GetTick>
 800142e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001430:	e008      	b.n	8001444 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001432:	f7ff fca3 	bl	8000d7c <HAL_GetTick>
 8001436:	4602      	mov	r2, r0
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	1ad3      	subs	r3, r2, r3
 800143c:	2b02      	cmp	r3, #2
 800143e:	d901      	bls.n	8001444 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001440:	2303      	movs	r3, #3
 8001442:	e1a1      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001444:	4b2d      	ldr	r3, [pc, #180]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	2b00      	cmp	r3, #0
 800144e:	d0f0      	beq.n	8001432 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001450:	4b2a      	ldr	r3, [pc, #168]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	695b      	ldr	r3, [r3, #20]
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	4927      	ldr	r1, [pc, #156]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001460:	4313      	orrs	r3, r2
 8001462:	600b      	str	r3, [r1, #0]
 8001464:	e015      	b.n	8001492 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001466:	4b26      	ldr	r3, [pc, #152]	@ (8001500 <HAL_RCC_OscConfig+0x270>)
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146c:	f7ff fc86 	bl	8000d7c <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001474:	f7ff fc82 	bl	8000d7c <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b02      	cmp	r3, #2
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e180      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001486:	4b1d      	ldr	r3, [pc, #116]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	2b00      	cmp	r3, #0
 8001490:	d1f0      	bne.n	8001474 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0308 	and.w	r3, r3, #8
 800149a:	2b00      	cmp	r3, #0
 800149c:	d03a      	beq.n	8001514 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	699b      	ldr	r3, [r3, #24]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d019      	beq.n	80014da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014a6:	4b17      	ldr	r3, [pc, #92]	@ (8001504 <HAL_RCC_OscConfig+0x274>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ac:	f7ff fc66 	bl	8000d7c <HAL_GetTick>
 80014b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014b2:	e008      	b.n	80014c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014b4:	f7ff fc62 	bl	8000d7c <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e160      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014c6:	4b0d      	ldr	r3, [pc, #52]	@ (80014fc <HAL_RCC_OscConfig+0x26c>)
 80014c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d0f0      	beq.n	80014b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014d2:	2001      	movs	r0, #1
 80014d4:	f000 face 	bl	8001a74 <RCC_Delay>
 80014d8:	e01c      	b.n	8001514 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014da:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <HAL_RCC_OscConfig+0x274>)
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e0:	f7ff fc4c 	bl	8000d7c <HAL_GetTick>
 80014e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e6:	e00f      	b.n	8001508 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014e8:	f7ff fc48 	bl	8000d7c <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d908      	bls.n	8001508 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e146      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
 80014fa:	bf00      	nop
 80014fc:	40021000 	.word	0x40021000
 8001500:	42420000 	.word	0x42420000
 8001504:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001508:	4b92      	ldr	r3, [pc, #584]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 800150a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d1e9      	bne.n	80014e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0304 	and.w	r3, r3, #4
 800151c:	2b00      	cmp	r3, #0
 800151e:	f000 80a6 	beq.w	800166e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001522:	2300      	movs	r3, #0
 8001524:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001526:	4b8b      	ldr	r3, [pc, #556]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d10d      	bne.n	800154e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	4b88      	ldr	r3, [pc, #544]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	4a87      	ldr	r2, [pc, #540]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 8001538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800153c:	61d3      	str	r3, [r2, #28]
 800153e:	4b85      	ldr	r3, [pc, #532]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001546:	60bb      	str	r3, [r7, #8]
 8001548:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800154a:	2301      	movs	r3, #1
 800154c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800154e:	4b82      	ldr	r3, [pc, #520]	@ (8001758 <HAL_RCC_OscConfig+0x4c8>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001556:	2b00      	cmp	r3, #0
 8001558:	d118      	bne.n	800158c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800155a:	4b7f      	ldr	r3, [pc, #508]	@ (8001758 <HAL_RCC_OscConfig+0x4c8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a7e      	ldr	r2, [pc, #504]	@ (8001758 <HAL_RCC_OscConfig+0x4c8>)
 8001560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001564:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001566:	f7ff fc09 	bl	8000d7c <HAL_GetTick>
 800156a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800156c:	e008      	b.n	8001580 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800156e:	f7ff fc05 	bl	8000d7c <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b64      	cmp	r3, #100	@ 0x64
 800157a:	d901      	bls.n	8001580 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800157c:	2303      	movs	r3, #3
 800157e:	e103      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001580:	4b75      	ldr	r3, [pc, #468]	@ (8001758 <HAL_RCC_OscConfig+0x4c8>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001588:	2b00      	cmp	r3, #0
 800158a:	d0f0      	beq.n	800156e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	68db      	ldr	r3, [r3, #12]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d106      	bne.n	80015a2 <HAL_RCC_OscConfig+0x312>
 8001594:	4b6f      	ldr	r3, [pc, #444]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 8001596:	6a1b      	ldr	r3, [r3, #32]
 8001598:	4a6e      	ldr	r2, [pc, #440]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 800159a:	f043 0301 	orr.w	r3, r3, #1
 800159e:	6213      	str	r3, [r2, #32]
 80015a0:	e02d      	b.n	80015fe <HAL_RCC_OscConfig+0x36e>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d10c      	bne.n	80015c4 <HAL_RCC_OscConfig+0x334>
 80015aa:	4b6a      	ldr	r3, [pc, #424]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015ac:	6a1b      	ldr	r3, [r3, #32]
 80015ae:	4a69      	ldr	r2, [pc, #420]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015b0:	f023 0301 	bic.w	r3, r3, #1
 80015b4:	6213      	str	r3, [r2, #32]
 80015b6:	4b67      	ldr	r3, [pc, #412]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	4a66      	ldr	r2, [pc, #408]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015bc:	f023 0304 	bic.w	r3, r3, #4
 80015c0:	6213      	str	r3, [r2, #32]
 80015c2:	e01c      	b.n	80015fe <HAL_RCC_OscConfig+0x36e>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	2b05      	cmp	r3, #5
 80015ca:	d10c      	bne.n	80015e6 <HAL_RCC_OscConfig+0x356>
 80015cc:	4b61      	ldr	r3, [pc, #388]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015ce:	6a1b      	ldr	r3, [r3, #32]
 80015d0:	4a60      	ldr	r2, [pc, #384]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015d2:	f043 0304 	orr.w	r3, r3, #4
 80015d6:	6213      	str	r3, [r2, #32]
 80015d8:	4b5e      	ldr	r3, [pc, #376]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	4a5d      	ldr	r2, [pc, #372]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015de:	f043 0301 	orr.w	r3, r3, #1
 80015e2:	6213      	str	r3, [r2, #32]
 80015e4:	e00b      	b.n	80015fe <HAL_RCC_OscConfig+0x36e>
 80015e6:	4b5b      	ldr	r3, [pc, #364]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015e8:	6a1b      	ldr	r3, [r3, #32]
 80015ea:	4a5a      	ldr	r2, [pc, #360]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015ec:	f023 0301 	bic.w	r3, r3, #1
 80015f0:	6213      	str	r3, [r2, #32]
 80015f2:	4b58      	ldr	r3, [pc, #352]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015f4:	6a1b      	ldr	r3, [r3, #32]
 80015f6:	4a57      	ldr	r2, [pc, #348]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80015f8:	f023 0304 	bic.w	r3, r3, #4
 80015fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d015      	beq.n	8001632 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001606:	f7ff fbb9 	bl	8000d7c <HAL_GetTick>
 800160a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800160c:	e00a      	b.n	8001624 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800160e:	f7ff fbb5 	bl	8000d7c <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800161c:	4293      	cmp	r3, r2
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e0b1      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001624:	4b4b      	ldr	r3, [pc, #300]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 8001626:	6a1b      	ldr	r3, [r3, #32]
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0ee      	beq.n	800160e <HAL_RCC_OscConfig+0x37e>
 8001630:	e014      	b.n	800165c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001632:	f7ff fba3 	bl	8000d7c <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001638:	e00a      	b.n	8001650 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800163a:	f7ff fb9f 	bl	8000d7c <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001648:	4293      	cmp	r3, r2
 800164a:	d901      	bls.n	8001650 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800164c:	2303      	movs	r3, #3
 800164e:	e09b      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001650:	4b40      	ldr	r3, [pc, #256]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	f003 0302 	and.w	r3, r3, #2
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1ee      	bne.n	800163a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800165c:	7dfb      	ldrb	r3, [r7, #23]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d105      	bne.n	800166e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001662:	4b3c      	ldr	r3, [pc, #240]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 8001664:	69db      	ldr	r3, [r3, #28]
 8001666:	4a3b      	ldr	r2, [pc, #236]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 8001668:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800166c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	69db      	ldr	r3, [r3, #28]
 8001672:	2b00      	cmp	r3, #0
 8001674:	f000 8087 	beq.w	8001786 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001678:	4b36      	ldr	r3, [pc, #216]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 030c 	and.w	r3, r3, #12
 8001680:	2b08      	cmp	r3, #8
 8001682:	d061      	beq.n	8001748 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	69db      	ldr	r3, [r3, #28]
 8001688:	2b02      	cmp	r3, #2
 800168a:	d146      	bne.n	800171a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168c:	4b33      	ldr	r3, [pc, #204]	@ (800175c <HAL_RCC_OscConfig+0x4cc>)
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001692:	f7ff fb73 	bl	8000d7c <HAL_GetTick>
 8001696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800169a:	f7ff fb6f 	bl	8000d7c <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e06d      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ac:	4b29      	ldr	r3, [pc, #164]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d1f0      	bne.n	800169a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016c0:	d108      	bne.n	80016d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016c2:	4b24      	ldr	r3, [pc, #144]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	4921      	ldr	r1, [pc, #132]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80016d0:	4313      	orrs	r3, r2
 80016d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a19      	ldr	r1, [r3, #32]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016e4:	430b      	orrs	r3, r1
 80016e6:	491b      	ldr	r1, [pc, #108]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 80016e8:	4313      	orrs	r3, r2
 80016ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016ec:	4b1b      	ldr	r3, [pc, #108]	@ (800175c <HAL_RCC_OscConfig+0x4cc>)
 80016ee:	2201      	movs	r2, #1
 80016f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f2:	f7ff fb43 	bl	8000d7c <HAL_GetTick>
 80016f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016f8:	e008      	b.n	800170c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016fa:	f7ff fb3f 	bl	8000d7c <HAL_GetTick>
 80016fe:	4602      	mov	r2, r0
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e03d      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800170c:	4b11      	ldr	r3, [pc, #68]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0f0      	beq.n	80016fa <HAL_RCC_OscConfig+0x46a>
 8001718:	e035      	b.n	8001786 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800171a:	4b10      	ldr	r3, [pc, #64]	@ (800175c <HAL_RCC_OscConfig+0x4cc>)
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff fb2c 	bl	8000d7c <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001728:	f7ff fb28 	bl	8000d7c <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b02      	cmp	r3, #2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e026      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800173a:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <HAL_RCC_OscConfig+0x4c4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1f0      	bne.n	8001728 <HAL_RCC_OscConfig+0x498>
 8001746:	e01e      	b.n	8001786 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	69db      	ldr	r3, [r3, #28]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d107      	bne.n	8001760 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e019      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
 8001754:	40021000 	.word	0x40021000
 8001758:	40007000 	.word	0x40007000
 800175c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001760:	4b0b      	ldr	r3, [pc, #44]	@ (8001790 <HAL_RCC_OscConfig+0x500>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	429a      	cmp	r2, r3
 8001772:	d106      	bne.n	8001782 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800177e:	429a      	cmp	r2, r3
 8001780:	d001      	beq.n	8001786 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e000      	b.n	8001788 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40021000 	.word	0x40021000

08001794 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d101      	bne.n	80017a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e0d0      	b.n	800194a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001954 <HAL_RCC_ClockConfig+0x1c0>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0307 	and.w	r3, r3, #7
 80017b0:	683a      	ldr	r2, [r7, #0]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d910      	bls.n	80017d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b6:	4b67      	ldr	r3, [pc, #412]	@ (8001954 <HAL_RCC_ClockConfig+0x1c0>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f023 0207 	bic.w	r2, r3, #7
 80017be:	4965      	ldr	r1, [pc, #404]	@ (8001954 <HAL_RCC_ClockConfig+0x1c0>)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c6:	4b63      	ldr	r3, [pc, #396]	@ (8001954 <HAL_RCC_ClockConfig+0x1c0>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d001      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e0b8      	b.n	800194a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0302 	and.w	r3, r3, #2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d020      	beq.n	8001826 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0304 	and.w	r3, r3, #4
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d005      	beq.n	80017fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017f0:	4b59      	ldr	r3, [pc, #356]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	4a58      	ldr	r2, [pc, #352]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 80017f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80017fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f003 0308 	and.w	r3, r3, #8
 8001804:	2b00      	cmp	r3, #0
 8001806:	d005      	beq.n	8001814 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001808:	4b53      	ldr	r3, [pc, #332]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	4a52      	ldr	r2, [pc, #328]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 800180e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001812:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001814:	4b50      	ldr	r3, [pc, #320]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	494d      	ldr	r1, [pc, #308]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 8001822:	4313      	orrs	r3, r2
 8001824:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	2b00      	cmp	r3, #0
 8001830:	d040      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d107      	bne.n	800184a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183a:	4b47      	ldr	r3, [pc, #284]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d115      	bne.n	8001872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e07f      	b.n	800194a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	2b02      	cmp	r3, #2
 8001850:	d107      	bne.n	8001862 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001852:	4b41      	ldr	r3, [pc, #260]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d109      	bne.n	8001872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e073      	b.n	800194a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001862:	4b3d      	ldr	r3, [pc, #244]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d101      	bne.n	8001872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e06b      	b.n	800194a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001872:	4b39      	ldr	r3, [pc, #228]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f023 0203 	bic.w	r2, r3, #3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	4936      	ldr	r1, [pc, #216]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 8001880:	4313      	orrs	r3, r2
 8001882:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001884:	f7ff fa7a 	bl	8000d7c <HAL_GetTick>
 8001888:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800188a:	e00a      	b.n	80018a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800188c:	f7ff fa76 	bl	8000d7c <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	f241 3288 	movw	r2, #5000	@ 0x1388
 800189a:	4293      	cmp	r3, r2
 800189c:	d901      	bls.n	80018a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e053      	b.n	800194a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f003 020c 	and.w	r2, r3, #12
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d1eb      	bne.n	800188c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018b4:	4b27      	ldr	r3, [pc, #156]	@ (8001954 <HAL_RCC_ClockConfig+0x1c0>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0307 	and.w	r3, r3, #7
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d210      	bcs.n	80018e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c2:	4b24      	ldr	r3, [pc, #144]	@ (8001954 <HAL_RCC_ClockConfig+0x1c0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f023 0207 	bic.w	r2, r3, #7
 80018ca:	4922      	ldr	r1, [pc, #136]	@ (8001954 <HAL_RCC_ClockConfig+0x1c0>)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018d2:	4b20      	ldr	r3, [pc, #128]	@ (8001954 <HAL_RCC_ClockConfig+0x1c0>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	683a      	ldr	r2, [r7, #0]
 80018dc:	429a      	cmp	r2, r3
 80018de:	d001      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e032      	b.n	800194a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0304 	and.w	r3, r3, #4
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d008      	beq.n	8001902 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018f0:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	4916      	ldr	r1, [pc, #88]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0308 	and.w	r3, r3, #8
 800190a:	2b00      	cmp	r3, #0
 800190c:	d009      	beq.n	8001922 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800190e:	4b12      	ldr	r3, [pc, #72]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	691b      	ldr	r3, [r3, #16]
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	490e      	ldr	r1, [pc, #56]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 800191e:	4313      	orrs	r3, r2
 8001920:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001922:	f000 f821 	bl	8001968 <HAL_RCC_GetSysClockFreq>
 8001926:	4602      	mov	r2, r0
 8001928:	4b0b      	ldr	r3, [pc, #44]	@ (8001958 <HAL_RCC_ClockConfig+0x1c4>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	091b      	lsrs	r3, r3, #4
 800192e:	f003 030f 	and.w	r3, r3, #15
 8001932:	490a      	ldr	r1, [pc, #40]	@ (800195c <HAL_RCC_ClockConfig+0x1c8>)
 8001934:	5ccb      	ldrb	r3, [r1, r3]
 8001936:	fa22 f303 	lsr.w	r3, r2, r3
 800193a:	4a09      	ldr	r2, [pc, #36]	@ (8001960 <HAL_RCC_ClockConfig+0x1cc>)
 800193c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800193e:	4b09      	ldr	r3, [pc, #36]	@ (8001964 <HAL_RCC_ClockConfig+0x1d0>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff f9d8 	bl	8000cf8 <HAL_InitTick>

  return HAL_OK;
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40022000 	.word	0x40022000
 8001958:	40021000 	.word	0x40021000
 800195c:	0800356c 	.word	0x0800356c
 8001960:	20000000 	.word	0x20000000
 8001964:	20000004 	.word	0x20000004

08001968 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001968:	b480      	push	{r7}
 800196a:	b087      	sub	sp, #28
 800196c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	2300      	movs	r3, #0
 8001974:	60bb      	str	r3, [r7, #8]
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
 800197a:	2300      	movs	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800197e:	2300      	movs	r3, #0
 8001980:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001982:	4b1e      	ldr	r3, [pc, #120]	@ (80019fc <HAL_RCC_GetSysClockFreq+0x94>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f003 030c 	and.w	r3, r3, #12
 800198e:	2b04      	cmp	r3, #4
 8001990:	d002      	beq.n	8001998 <HAL_RCC_GetSysClockFreq+0x30>
 8001992:	2b08      	cmp	r3, #8
 8001994:	d003      	beq.n	800199e <HAL_RCC_GetSysClockFreq+0x36>
 8001996:	e027      	b.n	80019e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001998:	4b19      	ldr	r3, [pc, #100]	@ (8001a00 <HAL_RCC_GetSysClockFreq+0x98>)
 800199a:	613b      	str	r3, [r7, #16]
      break;
 800199c:	e027      	b.n	80019ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	0c9b      	lsrs	r3, r3, #18
 80019a2:	f003 030f 	and.w	r3, r3, #15
 80019a6:	4a17      	ldr	r2, [pc, #92]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x9c>)
 80019a8:	5cd3      	ldrb	r3, [r2, r3]
 80019aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d010      	beq.n	80019d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019b6:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <HAL_RCC_GetSysClockFreq+0x94>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	0c5b      	lsrs	r3, r3, #17
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	4a11      	ldr	r2, [pc, #68]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0xa0>)
 80019c2:	5cd3      	ldrb	r3, [r2, r3]
 80019c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001a00 <HAL_RCC_GetSysClockFreq+0x98>)
 80019ca:	fb03 f202 	mul.w	r2, r3, r2
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	e004      	b.n	80019e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	4a0c      	ldr	r2, [pc, #48]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0xa4>)
 80019dc:	fb02 f303 	mul.w	r3, r2, r3
 80019e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	613b      	str	r3, [r7, #16]
      break;
 80019e6:	e002      	b.n	80019ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019e8:	4b05      	ldr	r3, [pc, #20]	@ (8001a00 <HAL_RCC_GetSysClockFreq+0x98>)
 80019ea:	613b      	str	r3, [r7, #16]
      break;
 80019ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019ee:	693b      	ldr	r3, [r7, #16]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	371c      	adds	r7, #28
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	40021000 	.word	0x40021000
 8001a00:	007a1200 	.word	0x007a1200
 8001a04:	08003584 	.word	0x08003584
 8001a08:	08003594 	.word	0x08003594
 8001a0c:	003d0900 	.word	0x003d0900

08001a10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a14:	4b02      	ldr	r3, [pc, #8]	@ (8001a20 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a16:	681b      	ldr	r3, [r3, #0]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr
 8001a20:	20000000 	.word	0x20000000

08001a24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a28:	f7ff fff2 	bl	8001a10 <HAL_RCC_GetHCLKFreq>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	4b05      	ldr	r3, [pc, #20]	@ (8001a44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	0a1b      	lsrs	r3, r3, #8
 8001a34:	f003 0307 	and.w	r3, r3, #7
 8001a38:	4903      	ldr	r1, [pc, #12]	@ (8001a48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a3a:	5ccb      	ldrb	r3, [r1, r3]
 8001a3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40021000 	.word	0x40021000
 8001a48:	0800357c 	.word	0x0800357c

08001a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a50:	f7ff ffde 	bl	8001a10 <HAL_RCC_GetHCLKFreq>
 8001a54:	4602      	mov	r2, r0
 8001a56:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	0adb      	lsrs	r3, r3, #11
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	4903      	ldr	r1, [pc, #12]	@ (8001a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a62:	5ccb      	ldrb	r3, [r1, r3]
 8001a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	0800357c 	.word	0x0800357c

08001a74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa8 <RCC_Delay+0x34>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <RCC_Delay+0x38>)
 8001a82:	fba2 2303 	umull	r2, r3, r2, r3
 8001a86:	0a5b      	lsrs	r3, r3, #9
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	fb02 f303 	mul.w	r3, r2, r3
 8001a8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a90:	bf00      	nop
  }
  while (Delay --);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	1e5a      	subs	r2, r3, #1
 8001a96:	60fa      	str	r2, [r7, #12]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d1f9      	bne.n	8001a90 <RCC_Delay+0x1c>
}
 8001a9c:	bf00      	nop
 8001a9e:	bf00      	nop
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	10624dd3 	.word	0x10624dd3

08001ab0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e076      	b.n	8001bb0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d108      	bne.n	8001adc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001ad2:	d009      	beq.n	8001ae8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	61da      	str	r2, [r3, #28]
 8001ada:	e005      	b.n	8001ae8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d106      	bne.n	8001b08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7fe fd24 	bl	8000550 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2202      	movs	r2, #2
 8001b0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001b30:	431a      	orrs	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	431a      	orrs	r2, r3
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	431a      	orrs	r2, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b58:	431a      	orrs	r2, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b62:	431a      	orrs	r2, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b6c:	ea42 0103 	orr.w	r1, r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b74:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	0c1a      	lsrs	r2, r3, #16
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f002 0204 	and.w	r2, r2, #4
 8001b8e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	69da      	ldr	r2, [r3, #28]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2201      	movs	r2, #1
 8001baa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b088      	sub	sp, #32
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	603b      	str	r3, [r7, #0]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001bc8:	f7ff f8d8 	bl	8000d7c <HAL_GetTick>
 8001bcc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d001      	beq.n	8001be2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001bde:	2302      	movs	r3, #2
 8001be0:	e12a      	b.n	8001e38 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d002      	beq.n	8001bee <HAL_SPI_Transmit+0x36>
 8001be8:	88fb      	ldrh	r3, [r7, #6]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d101      	bne.n	8001bf2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e122      	b.n	8001e38 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d101      	bne.n	8001c00 <HAL_SPI_Transmit+0x48>
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	e11b      	b.n	8001e38 <HAL_SPI_Transmit+0x280>
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2200      	movs	r2, #0
 8001c14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	68ba      	ldr	r2, [r7, #8]
 8001c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	88fa      	ldrh	r2, [r7, #6]
 8001c20:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	88fa      	ldrh	r2, [r7, #6]
 8001c26:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2200      	movs	r2, #0
 8001c32:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2200      	movs	r2, #0
 8001c38:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2200      	movs	r2, #0
 8001c44:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c4e:	d10f      	bne.n	8001c70 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c5e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c6e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c7a:	2b40      	cmp	r3, #64	@ 0x40
 8001c7c:	d007      	beq.n	8001c8e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001c96:	d152      	bne.n	8001d3e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d002      	beq.n	8001ca6 <HAL_SPI_Transmit+0xee>
 8001ca0:	8b7b      	ldrh	r3, [r7, #26]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d145      	bne.n	8001d32 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	881a      	ldrh	r2, [r3, #0]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	1c9a      	adds	r2, r3, #2
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001cca:	e032      	b.n	8001d32 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d112      	bne.n	8001d00 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	881a      	ldrh	r2, [r3, #0]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	1c9a      	adds	r2, r3, #2
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	3b01      	subs	r3, #1
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001cfe:	e018      	b.n	8001d32 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d00:	f7ff f83c 	bl	8000d7c <HAL_GetTick>
 8001d04:	4602      	mov	r2, r0
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	683a      	ldr	r2, [r7, #0]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d803      	bhi.n	8001d18 <HAL_SPI_Transmit+0x160>
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d16:	d102      	bne.n	8001d1e <HAL_SPI_Transmit+0x166>
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d109      	bne.n	8001d32 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e082      	b.n	8001e38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d1c7      	bne.n	8001ccc <HAL_SPI_Transmit+0x114>
 8001d3c:	e053      	b.n	8001de6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d002      	beq.n	8001d4c <HAL_SPI_Transmit+0x194>
 8001d46:	8b7b      	ldrh	r3, [r7, #26]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d147      	bne.n	8001ddc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	330c      	adds	r3, #12
 8001d56:	7812      	ldrb	r2, [r2, #0]
 8001d58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	1c5a      	adds	r2, r3, #1
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001d72:	e033      	b.n	8001ddc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d113      	bne.n	8001daa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	330c      	adds	r3, #12
 8001d8c:	7812      	ldrb	r2, [r2, #0]
 8001d8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d94:	1c5a      	adds	r2, r3, #1
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	3b01      	subs	r3, #1
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001da8:	e018      	b.n	8001ddc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001daa:	f7fe ffe7 	bl	8000d7c <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	683a      	ldr	r2, [r7, #0]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d803      	bhi.n	8001dc2 <HAL_SPI_Transmit+0x20a>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc0:	d102      	bne.n	8001dc8 <HAL_SPI_Transmit+0x210>
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d109      	bne.n	8001ddc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e02d      	b.n	8001e38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1c6      	bne.n	8001d74 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001de6:	69fa      	ldr	r2, [r7, #28]
 8001de8:	6839      	ldr	r1, [r7, #0]
 8001dea:	68f8      	ldr	r0, [r7, #12]
 8001dec:	f000 fbc4 	bl	8002578 <SPI_EndRxTxTransaction>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d002      	beq.n	8001dfc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2220      	movs	r2, #32
 8001dfa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d10a      	bne.n	8001e1a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e04:	2300      	movs	r3, #0
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8001e36:	2300      	movs	r3, #0
  }
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3720      	adds	r7, #32
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af02      	add	r7, sp, #8
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	603b      	str	r3, [r7, #0]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d001      	beq.n	8001e60 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e104      	b.n	800206a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001e68:	d112      	bne.n	8001e90 <HAL_SPI_Receive+0x50>
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d10e      	bne.n	8001e90 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2204      	movs	r2, #4
 8001e76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001e7a:	88fa      	ldrh	r2, [r7, #6]
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	4613      	mov	r3, r2
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	68b9      	ldr	r1, [r7, #8]
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f000 f8f3 	bl	8002072 <HAL_SPI_TransmitReceive>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	e0ec      	b.n	800206a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e90:	f7fe ff74 	bl	8000d7c <HAL_GetTick>
 8001e94:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d002      	beq.n	8001ea2 <HAL_SPI_Receive+0x62>
 8001e9c:	88fb      	ldrh	r3, [r7, #6]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e0e1      	b.n	800206a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d101      	bne.n	8001eb4 <HAL_SPI_Receive+0x74>
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	e0da      	b.n	800206a <HAL_SPI_Receive+0x22a>
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2204      	movs	r2, #4
 8001ec0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	68ba      	ldr	r2, [r7, #8]
 8001ece:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	88fa      	ldrh	r2, [r7, #6]
 8001ed4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	88fa      	ldrh	r2, [r7, #6]
 8001eda:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001f02:	d10f      	bne.n	8001f24 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001f22:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f2e:	2b40      	cmp	r3, #64	@ 0x40
 8001f30:	d007      	beq.n	8001f42 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001f40:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d170      	bne.n	800202c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001f4a:	e035      	b.n	8001fb8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d115      	bne.n	8001f86 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f103 020c 	add.w	r2, r3, #12
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f66:	7812      	ldrb	r2, [r2, #0]
 8001f68:	b2d2      	uxtb	r2, r2
 8001f6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f70:	1c5a      	adds	r2, r3, #1
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001f84:	e018      	b.n	8001fb8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f86:	f7fe fef9 	bl	8000d7c <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d803      	bhi.n	8001f9e <HAL_SPI_Receive+0x15e>
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9c:	d102      	bne.n	8001fa4 <HAL_SPI_Receive+0x164>
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d109      	bne.n	8001fb8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e058      	b.n	800206a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1c4      	bne.n	8001f4c <HAL_SPI_Receive+0x10c>
 8001fc2:	e038      	b.n	8002036 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d113      	bne.n	8001ffa <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	68da      	ldr	r2, [r3, #12]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fdc:	b292      	uxth	r2, r2
 8001fde:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fe4:	1c9a      	adds	r2, r3, #2
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001ff8:	e018      	b.n	800202c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ffa:	f7fe febf 	bl	8000d7c <HAL_GetTick>
 8001ffe:	4602      	mov	r2, r0
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d803      	bhi.n	8002012 <HAL_SPI_Receive+0x1d2>
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002010:	d102      	bne.n	8002018 <HAL_SPI_Receive+0x1d8>
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d109      	bne.n	800202c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2201      	movs	r2, #1
 800201c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2200      	movs	r2, #0
 8002024:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	e01e      	b.n	800206a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002030:	b29b      	uxth	r3, r3
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1c6      	bne.n	8001fc4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002036:	697a      	ldr	r2, [r7, #20]
 8002038:	6839      	ldr	r1, [r7, #0]
 800203a:	68f8      	ldr	r0, [r7, #12]
 800203c:	f000 fa4a 	bl	80024d4 <SPI_EndRxTransaction>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d002      	beq.n	800204c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2220      	movs	r2, #32
 800204a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2200      	movs	r2, #0
 8002058:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e000      	b.n	800206a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002068:	2300      	movs	r3, #0
  }
}
 800206a:	4618      	mov	r0, r3
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b08a      	sub	sp, #40	@ 0x28
 8002076:	af00      	add	r7, sp, #0
 8002078:	60f8      	str	r0, [r7, #12]
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	607a      	str	r2, [r7, #4]
 800207e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002080:	2301      	movs	r3, #1
 8002082:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002084:	f7fe fe7a 	bl	8000d7c <HAL_GetTick>
 8002088:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002090:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002098:	887b      	ldrh	r3, [r7, #2]
 800209a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800209c:	7ffb      	ldrb	r3, [r7, #31]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d00c      	beq.n	80020bc <HAL_SPI_TransmitReceive+0x4a>
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80020a8:	d106      	bne.n	80020b8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d102      	bne.n	80020b8 <HAL_SPI_TransmitReceive+0x46>
 80020b2:	7ffb      	ldrb	r3, [r7, #31]
 80020b4:	2b04      	cmp	r3, #4
 80020b6:	d001      	beq.n	80020bc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80020b8:	2302      	movs	r3, #2
 80020ba:	e17f      	b.n	80023bc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d005      	beq.n	80020ce <HAL_SPI_TransmitReceive+0x5c>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d002      	beq.n	80020ce <HAL_SPI_TransmitReceive+0x5c>
 80020c8:	887b      	ldrh	r3, [r7, #2]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e174      	b.n	80023bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d101      	bne.n	80020e0 <HAL_SPI_TransmitReceive+0x6e>
 80020dc:	2302      	movs	r3, #2
 80020de:	e16d      	b.n	80023bc <HAL_SPI_TransmitReceive+0x34a>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b04      	cmp	r3, #4
 80020f2:	d003      	beq.n	80020fc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2205      	movs	r2, #5
 80020f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	2200      	movs	r2, #0
 8002100:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	887a      	ldrh	r2, [r7, #2]
 800210c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	887a      	ldrh	r2, [r7, #2]
 8002112:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	68ba      	ldr	r2, [r7, #8]
 8002118:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	887a      	ldrh	r2, [r7, #2]
 800211e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	887a      	ldrh	r2, [r7, #2]
 8002124:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2200      	movs	r2, #0
 8002130:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800213c:	2b40      	cmp	r3, #64	@ 0x40
 800213e:	d007      	beq.n	8002150 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800214e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002158:	d17e      	bne.n	8002258 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d002      	beq.n	8002168 <HAL_SPI_TransmitReceive+0xf6>
 8002162:	8afb      	ldrh	r3, [r7, #22]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d16c      	bne.n	8002242 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216c:	881a      	ldrh	r2, [r3, #0]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002178:	1c9a      	adds	r2, r3, #2
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002182:	b29b      	uxth	r3, r3
 8002184:	3b01      	subs	r3, #1
 8002186:	b29a      	uxth	r2, r3
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800218c:	e059      	b.n	8002242 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b02      	cmp	r3, #2
 800219a:	d11b      	bne.n	80021d4 <HAL_SPI_TransmitReceive+0x162>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d016      	beq.n	80021d4 <HAL_SPI_TransmitReceive+0x162>
 80021a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d113      	bne.n	80021d4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b0:	881a      	ldrh	r2, [r3, #0]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021bc:	1c9a      	adds	r2, r3, #2
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	3b01      	subs	r3, #1
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d119      	bne.n	8002216 <HAL_SPI_TransmitReceive+0x1a4>
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d014      	beq.n	8002216 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021f6:	b292      	uxth	r2, r2
 80021f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021fe:	1c9a      	adds	r2, r3, #2
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002208:	b29b      	uxth	r3, r3
 800220a:	3b01      	subs	r3, #1
 800220c:	b29a      	uxth	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002212:	2301      	movs	r3, #1
 8002214:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002216:	f7fe fdb1 	bl	8000d7c <HAL_GetTick>
 800221a:	4602      	mov	r2, r0
 800221c:	6a3b      	ldr	r3, [r7, #32]
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002222:	429a      	cmp	r2, r3
 8002224:	d80d      	bhi.n	8002242 <HAL_SPI_TransmitReceive+0x1d0>
 8002226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800222c:	d009      	beq.n	8002242 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2201      	movs	r2, #1
 8002232:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e0bc      	b.n	80023bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002246:	b29b      	uxth	r3, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1a0      	bne.n	800218e <HAL_SPI_TransmitReceive+0x11c>
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002250:	b29b      	uxth	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d19b      	bne.n	800218e <HAL_SPI_TransmitReceive+0x11c>
 8002256:	e082      	b.n	800235e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <HAL_SPI_TransmitReceive+0x1f4>
 8002260:	8afb      	ldrh	r3, [r7, #22]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d171      	bne.n	800234a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	330c      	adds	r3, #12
 8002270:	7812      	ldrb	r2, [r2, #0]
 8002272:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002278:	1c5a      	adds	r2, r3, #1
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002282:	b29b      	uxth	r3, r3
 8002284:	3b01      	subs	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800228c:	e05d      	b.n	800234a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 0302 	and.w	r3, r3, #2
 8002298:	2b02      	cmp	r3, #2
 800229a:	d11c      	bne.n	80022d6 <HAL_SPI_TransmitReceive+0x264>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d017      	beq.n	80022d6 <HAL_SPI_TransmitReceive+0x264>
 80022a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d114      	bne.n	80022d6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	330c      	adds	r3, #12
 80022b6:	7812      	ldrb	r2, [r2, #0]
 80022b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022be:	1c5a      	adds	r2, r3, #1
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	3b01      	subs	r3, #1
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80022d2:	2300      	movs	r3, #0
 80022d4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d119      	bne.n	8002318 <HAL_SPI_TransmitReceive+0x2a6>
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d014      	beq.n	8002318 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68da      	ldr	r2, [r3, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022f8:	b2d2      	uxtb	r2, r2
 80022fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002300:	1c5a      	adds	r2, r3, #1
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800230a:	b29b      	uxth	r3, r3
 800230c:	3b01      	subs	r3, #1
 800230e:	b29a      	uxth	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002314:	2301      	movs	r3, #1
 8002316:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002318:	f7fe fd30 	bl	8000d7c <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	6a3b      	ldr	r3, [r7, #32]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002324:	429a      	cmp	r2, r3
 8002326:	d803      	bhi.n	8002330 <HAL_SPI_TransmitReceive+0x2be>
 8002328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800232a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800232e:	d102      	bne.n	8002336 <HAL_SPI_TransmitReceive+0x2c4>
 8002330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002332:	2b00      	cmp	r3, #0
 8002334:	d109      	bne.n	800234a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e038      	b.n	80023bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800234e:	b29b      	uxth	r3, r3
 8002350:	2b00      	cmp	r3, #0
 8002352:	d19c      	bne.n	800228e <HAL_SPI_TransmitReceive+0x21c>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002358:	b29b      	uxth	r3, r3
 800235a:	2b00      	cmp	r3, #0
 800235c:	d197      	bne.n	800228e <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800235e:	6a3a      	ldr	r2, [r7, #32]
 8002360:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f000 f908 	bl	8002578 <SPI_EndRxTxTransaction>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d008      	beq.n	8002380 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2220      	movs	r2, #32
 8002372:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2200      	movs	r2, #0
 8002378:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e01d      	b.n	80023bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d10a      	bne.n	800239e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002388:	2300      	movs	r3, #0
 800238a:	613b      	str	r3, [r7, #16]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	613b      	str	r3, [r7, #16]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	613b      	str	r3, [r7, #16]
 800239c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80023ba:	2300      	movs	r3, #0
  }
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3728      	adds	r7, #40	@ 0x28
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b088      	sub	sp, #32
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	603b      	str	r3, [r7, #0]
 80023d0:	4613      	mov	r3, r2
 80023d2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80023d4:	f7fe fcd2 	bl	8000d7c <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023dc:	1a9b      	subs	r3, r3, r2
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	4413      	add	r3, r2
 80023e2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80023e4:	f7fe fcca 	bl	8000d7c <HAL_GetTick>
 80023e8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80023ea:	4b39      	ldr	r3, [pc, #228]	@ (80024d0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	015b      	lsls	r3, r3, #5
 80023f0:	0d1b      	lsrs	r3, r3, #20
 80023f2:	69fa      	ldr	r2, [r7, #28]
 80023f4:	fb02 f303 	mul.w	r3, r2, r3
 80023f8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023fa:	e054      	b.n	80024a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002402:	d050      	beq.n	80024a6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002404:	f7fe fcba 	bl	8000d7c <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	429a      	cmp	r2, r3
 8002412:	d902      	bls.n	800241a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d13d      	bne.n	8002496 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002428:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002432:	d111      	bne.n	8002458 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800243c:	d004      	beq.n	8002448 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002446:	d107      	bne.n	8002458 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002456:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002460:	d10f      	bne.n	8002482 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002480:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e017      	b.n	80024c6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d101      	bne.n	80024a0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800249c:	2300      	movs	r3, #0
 800249e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689a      	ldr	r2, [r3, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	4013      	ands	r3, r2
 80024b0:	68ba      	ldr	r2, [r7, #8]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	bf0c      	ite	eq
 80024b6:	2301      	moveq	r3, #1
 80024b8:	2300      	movne	r3, #0
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	461a      	mov	r2, r3
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d19b      	bne.n	80023fc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3720      	adds	r7, #32
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000000 	.word	0x20000000

080024d4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af02      	add	r7, sp, #8
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80024e8:	d111      	bne.n	800250e <SPI_EndRxTransaction+0x3a>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024f2:	d004      	beq.n	80024fe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024fc:	d107      	bne.n	800250e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800250c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002516:	d117      	bne.n	8002548 <SPI_EndRxTransaction+0x74>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002520:	d112      	bne.n	8002548 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	2200      	movs	r2, #0
 800252a:	2101      	movs	r1, #1
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f7ff ff49 	bl	80023c4 <SPI_WaitFlagStateUntilTimeout>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d01a      	beq.n	800256e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253c:	f043 0220 	orr.w	r2, r3, #32
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e013      	b.n	8002570 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	2200      	movs	r2, #0
 8002550:	2180      	movs	r1, #128	@ 0x80
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f7ff ff36 	bl	80023c4 <SPI_WaitFlagStateUntilTimeout>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d007      	beq.n	800256e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002562:	f043 0220 	orr.w	r2, r3, #32
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e000      	b.n	8002570 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800256e:	2300      	movs	r3, #0
}
 8002570:	4618      	mov	r0, r3
 8002572:	3710      	adds	r7, #16
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af02      	add	r7, sp, #8
 800257e:	60f8      	str	r0, [r7, #12]
 8002580:	60b9      	str	r1, [r7, #8]
 8002582:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	2201      	movs	r2, #1
 800258c:	2102      	movs	r1, #2
 800258e:	68f8      	ldr	r0, [r7, #12]
 8002590:	f7ff ff18 	bl	80023c4 <SPI_WaitFlagStateUntilTimeout>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d007      	beq.n	80025aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800259e:	f043 0220 	orr.w	r2, r3, #32
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e013      	b.n	80025d2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	2200      	movs	r2, #0
 80025b2:	2180      	movs	r1, #128	@ 0x80
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f7ff ff05 	bl	80023c4 <SPI_WaitFlagStateUntilTimeout>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d007      	beq.n	80025d0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025c4:	f043 0220 	orr.w	r2, r3, #32
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e000      	b.n	80025d2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b082      	sub	sp, #8
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d101      	bne.n	80025ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e042      	b.n	8002672 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d106      	bne.n	8002606 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f7fd ffef 	bl	80005e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2224      	movs	r2, #36	@ 0x24
 800260a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68da      	ldr	r2, [r3, #12]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800261c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f000 f972 	bl	8002908 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	691a      	ldr	r2, [r3, #16]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002632:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	695a      	ldr	r2, [r3, #20]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002642:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002652:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2220      	movs	r2, #32
 800265e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2220      	movs	r2, #32
 8002666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b08a      	sub	sp, #40	@ 0x28
 800267e:	af02      	add	r7, sp, #8
 8002680:	60f8      	str	r0, [r7, #12]
 8002682:	60b9      	str	r1, [r7, #8]
 8002684:	603b      	str	r3, [r7, #0]
 8002686:	4613      	mov	r3, r2
 8002688:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b20      	cmp	r3, #32
 8002698:	d175      	bne.n	8002786 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d002      	beq.n	80026a6 <HAL_UART_Transmit+0x2c>
 80026a0:	88fb      	ldrh	r3, [r7, #6]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e06e      	b.n	8002788 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2221      	movs	r2, #33	@ 0x21
 80026b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026b8:	f7fe fb60 	bl	8000d7c <HAL_GetTick>
 80026bc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	88fa      	ldrh	r2, [r7, #6]
 80026c2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	88fa      	ldrh	r2, [r7, #6]
 80026c8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026d2:	d108      	bne.n	80026e6 <HAL_UART_Transmit+0x6c>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d104      	bne.n	80026e6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	61bb      	str	r3, [r7, #24]
 80026e4:	e003      	b.n	80026ee <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80026ee:	e02e      	b.n	800274e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2200      	movs	r2, #0
 80026f8:	2180      	movs	r1, #128	@ 0x80
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f000 f848 	bl	8002790 <UART_WaitOnFlagUntilTimeout>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d005      	beq.n	8002712 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2220      	movs	r2, #32
 800270a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e03a      	b.n	8002788 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d10b      	bne.n	8002730 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	881b      	ldrh	r3, [r3, #0]
 800271c:	461a      	mov	r2, r3
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002726:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002728:	69bb      	ldr	r3, [r7, #24]
 800272a:	3302      	adds	r3, #2
 800272c:	61bb      	str	r3, [r7, #24]
 800272e:	e007      	b.n	8002740 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	781a      	ldrb	r2, [r3, #0]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3301      	adds	r3, #1
 800273e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002744:	b29b      	uxth	r3, r3
 8002746:	3b01      	subs	r3, #1
 8002748:	b29a      	uxth	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002752:	b29b      	uxth	r3, r3
 8002754:	2b00      	cmp	r3, #0
 8002756:	d1cb      	bne.n	80026f0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	2200      	movs	r2, #0
 8002760:	2140      	movs	r1, #64	@ 0x40
 8002762:	68f8      	ldr	r0, [r7, #12]
 8002764:	f000 f814 	bl	8002790 <UART_WaitOnFlagUntilTimeout>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d005      	beq.n	800277a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2220      	movs	r2, #32
 8002772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e006      	b.n	8002788 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2220      	movs	r2, #32
 800277e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	e000      	b.n	8002788 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002786:	2302      	movs	r3, #2
  }
}
 8002788:	4618      	mov	r0, r3
 800278a:	3720      	adds	r7, #32
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	603b      	str	r3, [r7, #0]
 800279c:	4613      	mov	r3, r2
 800279e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027a0:	e03b      	b.n	800281a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027a2:	6a3b      	ldr	r3, [r7, #32]
 80027a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a8:	d037      	beq.n	800281a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027aa:	f7fe fae7 	bl	8000d7c <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	6a3a      	ldr	r2, [r7, #32]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d302      	bcc.n	80027c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80027ba:	6a3b      	ldr	r3, [r7, #32]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e03a      	b.n	800283a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	f003 0304 	and.w	r3, r3, #4
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d023      	beq.n	800281a <UART_WaitOnFlagUntilTimeout+0x8a>
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	2b80      	cmp	r3, #128	@ 0x80
 80027d6:	d020      	beq.n	800281a <UART_WaitOnFlagUntilTimeout+0x8a>
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	2b40      	cmp	r3, #64	@ 0x40
 80027dc:	d01d      	beq.n	800281a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0308 	and.w	r3, r3, #8
 80027e8:	2b08      	cmp	r3, #8
 80027ea:	d116      	bne.n	800281a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002802:	68f8      	ldr	r0, [r7, #12]
 8002804:	f000 f81d 	bl	8002842 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2208      	movs	r2, #8
 800280c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e00f      	b.n	800283a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	4013      	ands	r3, r2
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	429a      	cmp	r2, r3
 8002828:	bf0c      	ite	eq
 800282a:	2301      	moveq	r3, #1
 800282c:	2300      	movne	r3, #0
 800282e:	b2db      	uxtb	r3, r3
 8002830:	461a      	mov	r2, r3
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	429a      	cmp	r2, r3
 8002836:	d0b4      	beq.n	80027a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3718      	adds	r7, #24
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002842:	b480      	push	{r7}
 8002844:	b095      	sub	sp, #84	@ 0x54
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	330c      	adds	r3, #12
 8002850:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002854:	e853 3f00 	ldrex	r3, [r3]
 8002858:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800285a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800285c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002860:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	330c      	adds	r3, #12
 8002868:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800286a:	643a      	str	r2, [r7, #64]	@ 0x40
 800286c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800286e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002870:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002872:	e841 2300 	strex	r3, r2, [r1]
 8002876:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1e5      	bne.n	800284a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	3314      	adds	r3, #20
 8002884:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002886:	6a3b      	ldr	r3, [r7, #32]
 8002888:	e853 3f00 	ldrex	r3, [r3]
 800288c:	61fb      	str	r3, [r7, #28]
   return(result);
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	f023 0301 	bic.w	r3, r3, #1
 8002894:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	3314      	adds	r3, #20
 800289c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800289e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028a6:	e841 2300 	strex	r3, r2, [r1]
 80028aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80028ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1e5      	bne.n	800287e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d119      	bne.n	80028ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	330c      	adds	r3, #12
 80028c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	e853 3f00 	ldrex	r3, [r3]
 80028c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	f023 0310 	bic.w	r3, r3, #16
 80028d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	330c      	adds	r3, #12
 80028d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028da:	61ba      	str	r2, [r7, #24]
 80028dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028de:	6979      	ldr	r1, [r7, #20]
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	e841 2300 	strex	r3, r2, [r1]
 80028e6:	613b      	str	r3, [r7, #16]
   return(result);
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1e5      	bne.n	80028ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2220      	movs	r2, #32
 80028f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80028fc:	bf00      	nop
 80028fe:	3754      	adds	r7, #84	@ 0x54
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr
	...

08002908 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68da      	ldr	r2, [r3, #12]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	689a      	ldr	r2, [r3, #8]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	4313      	orrs	r3, r2
 8002936:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002942:	f023 030c 	bic.w	r3, r3, #12
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	6812      	ldr	r2, [r2, #0]
 800294a:	68b9      	ldr	r1, [r7, #8]
 800294c:	430b      	orrs	r3, r1
 800294e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	699a      	ldr	r2, [r3, #24]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	430a      	orrs	r2, r1
 8002964:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a2c      	ldr	r2, [pc, #176]	@ (8002a1c <UART_SetConfig+0x114>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d103      	bne.n	8002978 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002970:	f7ff f86c 	bl	8001a4c <HAL_RCC_GetPCLK2Freq>
 8002974:	60f8      	str	r0, [r7, #12]
 8002976:	e002      	b.n	800297e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002978:	f7ff f854 	bl	8001a24 <HAL_RCC_GetPCLK1Freq>
 800297c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	4613      	mov	r3, r2
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4413      	add	r3, r2
 8002986:	009a      	lsls	r2, r3, #2
 8002988:	441a      	add	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	fbb2 f3f3 	udiv	r3, r2, r3
 8002994:	4a22      	ldr	r2, [pc, #136]	@ (8002a20 <UART_SetConfig+0x118>)
 8002996:	fba2 2303 	umull	r2, r3, r2, r3
 800299a:	095b      	lsrs	r3, r3, #5
 800299c:	0119      	lsls	r1, r3, #4
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	4613      	mov	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	4413      	add	r3, r2
 80029a6:	009a      	lsls	r2, r3, #2
 80029a8:	441a      	add	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80029b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002a20 <UART_SetConfig+0x118>)
 80029b6:	fba3 0302 	umull	r0, r3, r3, r2
 80029ba:	095b      	lsrs	r3, r3, #5
 80029bc:	2064      	movs	r0, #100	@ 0x64
 80029be:	fb00 f303 	mul.w	r3, r0, r3
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	011b      	lsls	r3, r3, #4
 80029c6:	3332      	adds	r3, #50	@ 0x32
 80029c8:	4a15      	ldr	r2, [pc, #84]	@ (8002a20 <UART_SetConfig+0x118>)
 80029ca:	fba2 2303 	umull	r2, r3, r2, r3
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029d4:	4419      	add	r1, r3
 80029d6:	68fa      	ldr	r2, [r7, #12]
 80029d8:	4613      	mov	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4413      	add	r3, r2
 80029de:	009a      	lsls	r2, r3, #2
 80029e0:	441a      	add	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80029ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002a20 <UART_SetConfig+0x118>)
 80029ee:	fba3 0302 	umull	r0, r3, r3, r2
 80029f2:	095b      	lsrs	r3, r3, #5
 80029f4:	2064      	movs	r0, #100	@ 0x64
 80029f6:	fb00 f303 	mul.w	r3, r0, r3
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	3332      	adds	r3, #50	@ 0x32
 8002a00:	4a07      	ldr	r2, [pc, #28]	@ (8002a20 <UART_SetConfig+0x118>)
 8002a02:	fba2 2303 	umull	r2, r3, r2, r3
 8002a06:	095b      	lsrs	r3, r3, #5
 8002a08:	f003 020f 	and.w	r2, r3, #15
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	440a      	add	r2, r1
 8002a12:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002a14:	bf00      	nop
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40013800 	.word	0x40013800
 8002a20:	51eb851f 	.word	0x51eb851f

08002a24 <siprintf>:
 8002a24:	b40e      	push	{r1, r2, r3}
 8002a26:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002a2a:	b500      	push	{lr}
 8002a2c:	b09c      	sub	sp, #112	@ 0x70
 8002a2e:	ab1d      	add	r3, sp, #116	@ 0x74
 8002a30:	9002      	str	r0, [sp, #8]
 8002a32:	9006      	str	r0, [sp, #24]
 8002a34:	9107      	str	r1, [sp, #28]
 8002a36:	9104      	str	r1, [sp, #16]
 8002a38:	4808      	ldr	r0, [pc, #32]	@ (8002a5c <siprintf+0x38>)
 8002a3a:	4909      	ldr	r1, [pc, #36]	@ (8002a60 <siprintf+0x3c>)
 8002a3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002a40:	9105      	str	r1, [sp, #20]
 8002a42:	6800      	ldr	r0, [r0, #0]
 8002a44:	a902      	add	r1, sp, #8
 8002a46:	9301      	str	r3, [sp, #4]
 8002a48:	f000 f992 	bl	8002d70 <_svfiprintf_r>
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	9b02      	ldr	r3, [sp, #8]
 8002a50:	701a      	strb	r2, [r3, #0]
 8002a52:	b01c      	add	sp, #112	@ 0x70
 8002a54:	f85d eb04 	ldr.w	lr, [sp], #4
 8002a58:	b003      	add	sp, #12
 8002a5a:	4770      	bx	lr
 8002a5c:	2000000c 	.word	0x2000000c
 8002a60:	ffff0208 	.word	0xffff0208

08002a64 <memset>:
 8002a64:	4603      	mov	r3, r0
 8002a66:	4402      	add	r2, r0
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d100      	bne.n	8002a6e <memset+0xa>
 8002a6c:	4770      	bx	lr
 8002a6e:	f803 1b01 	strb.w	r1, [r3], #1
 8002a72:	e7f9      	b.n	8002a68 <memset+0x4>

08002a74 <__errno>:
 8002a74:	4b01      	ldr	r3, [pc, #4]	@ (8002a7c <__errno+0x8>)
 8002a76:	6818      	ldr	r0, [r3, #0]
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	2000000c 	.word	0x2000000c

08002a80 <__libc_init_array>:
 8002a80:	b570      	push	{r4, r5, r6, lr}
 8002a82:	2600      	movs	r6, #0
 8002a84:	4d0c      	ldr	r5, [pc, #48]	@ (8002ab8 <__libc_init_array+0x38>)
 8002a86:	4c0d      	ldr	r4, [pc, #52]	@ (8002abc <__libc_init_array+0x3c>)
 8002a88:	1b64      	subs	r4, r4, r5
 8002a8a:	10a4      	asrs	r4, r4, #2
 8002a8c:	42a6      	cmp	r6, r4
 8002a8e:	d109      	bne.n	8002aa4 <__libc_init_array+0x24>
 8002a90:	f000 fc78 	bl	8003384 <_init>
 8002a94:	2600      	movs	r6, #0
 8002a96:	4d0a      	ldr	r5, [pc, #40]	@ (8002ac0 <__libc_init_array+0x40>)
 8002a98:	4c0a      	ldr	r4, [pc, #40]	@ (8002ac4 <__libc_init_array+0x44>)
 8002a9a:	1b64      	subs	r4, r4, r5
 8002a9c:	10a4      	asrs	r4, r4, #2
 8002a9e:	42a6      	cmp	r6, r4
 8002aa0:	d105      	bne.n	8002aae <__libc_init_array+0x2e>
 8002aa2:	bd70      	pop	{r4, r5, r6, pc}
 8002aa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002aa8:	4798      	blx	r3
 8002aaa:	3601      	adds	r6, #1
 8002aac:	e7ee      	b.n	8002a8c <__libc_init_array+0xc>
 8002aae:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ab2:	4798      	blx	r3
 8002ab4:	3601      	adds	r6, #1
 8002ab6:	e7f2      	b.n	8002a9e <__libc_init_array+0x1e>
 8002ab8:	080035d4 	.word	0x080035d4
 8002abc:	080035d4 	.word	0x080035d4
 8002ac0:	080035d4 	.word	0x080035d4
 8002ac4:	080035d8 	.word	0x080035d8

08002ac8 <__retarget_lock_acquire_recursive>:
 8002ac8:	4770      	bx	lr

08002aca <__retarget_lock_release_recursive>:
 8002aca:	4770      	bx	lr

08002acc <_free_r>:
 8002acc:	b538      	push	{r3, r4, r5, lr}
 8002ace:	4605      	mov	r5, r0
 8002ad0:	2900      	cmp	r1, #0
 8002ad2:	d040      	beq.n	8002b56 <_free_r+0x8a>
 8002ad4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ad8:	1f0c      	subs	r4, r1, #4
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	bfb8      	it	lt
 8002ade:	18e4      	addlt	r4, r4, r3
 8002ae0:	f000 f8de 	bl	8002ca0 <__malloc_lock>
 8002ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8002b58 <_free_r+0x8c>)
 8002ae6:	6813      	ldr	r3, [r2, #0]
 8002ae8:	b933      	cbnz	r3, 8002af8 <_free_r+0x2c>
 8002aea:	6063      	str	r3, [r4, #4]
 8002aec:	6014      	str	r4, [r2, #0]
 8002aee:	4628      	mov	r0, r5
 8002af0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002af4:	f000 b8da 	b.w	8002cac <__malloc_unlock>
 8002af8:	42a3      	cmp	r3, r4
 8002afa:	d908      	bls.n	8002b0e <_free_r+0x42>
 8002afc:	6820      	ldr	r0, [r4, #0]
 8002afe:	1821      	adds	r1, r4, r0
 8002b00:	428b      	cmp	r3, r1
 8002b02:	bf01      	itttt	eq
 8002b04:	6819      	ldreq	r1, [r3, #0]
 8002b06:	685b      	ldreq	r3, [r3, #4]
 8002b08:	1809      	addeq	r1, r1, r0
 8002b0a:	6021      	streq	r1, [r4, #0]
 8002b0c:	e7ed      	b.n	8002aea <_free_r+0x1e>
 8002b0e:	461a      	mov	r2, r3
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	b10b      	cbz	r3, 8002b18 <_free_r+0x4c>
 8002b14:	42a3      	cmp	r3, r4
 8002b16:	d9fa      	bls.n	8002b0e <_free_r+0x42>
 8002b18:	6811      	ldr	r1, [r2, #0]
 8002b1a:	1850      	adds	r0, r2, r1
 8002b1c:	42a0      	cmp	r0, r4
 8002b1e:	d10b      	bne.n	8002b38 <_free_r+0x6c>
 8002b20:	6820      	ldr	r0, [r4, #0]
 8002b22:	4401      	add	r1, r0
 8002b24:	1850      	adds	r0, r2, r1
 8002b26:	4283      	cmp	r3, r0
 8002b28:	6011      	str	r1, [r2, #0]
 8002b2a:	d1e0      	bne.n	8002aee <_free_r+0x22>
 8002b2c:	6818      	ldr	r0, [r3, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	4408      	add	r0, r1
 8002b32:	6010      	str	r0, [r2, #0]
 8002b34:	6053      	str	r3, [r2, #4]
 8002b36:	e7da      	b.n	8002aee <_free_r+0x22>
 8002b38:	d902      	bls.n	8002b40 <_free_r+0x74>
 8002b3a:	230c      	movs	r3, #12
 8002b3c:	602b      	str	r3, [r5, #0]
 8002b3e:	e7d6      	b.n	8002aee <_free_r+0x22>
 8002b40:	6820      	ldr	r0, [r4, #0]
 8002b42:	1821      	adds	r1, r4, r0
 8002b44:	428b      	cmp	r3, r1
 8002b46:	bf01      	itttt	eq
 8002b48:	6819      	ldreq	r1, [r3, #0]
 8002b4a:	685b      	ldreq	r3, [r3, #4]
 8002b4c:	1809      	addeq	r1, r1, r0
 8002b4e:	6021      	streq	r1, [r4, #0]
 8002b50:	6063      	str	r3, [r4, #4]
 8002b52:	6054      	str	r4, [r2, #4]
 8002b54:	e7cb      	b.n	8002aee <_free_r+0x22>
 8002b56:	bd38      	pop	{r3, r4, r5, pc}
 8002b58:	20000720 	.word	0x20000720

08002b5c <sbrk_aligned>:
 8002b5c:	b570      	push	{r4, r5, r6, lr}
 8002b5e:	4e0f      	ldr	r6, [pc, #60]	@ (8002b9c <sbrk_aligned+0x40>)
 8002b60:	460c      	mov	r4, r1
 8002b62:	6831      	ldr	r1, [r6, #0]
 8002b64:	4605      	mov	r5, r0
 8002b66:	b911      	cbnz	r1, 8002b6e <sbrk_aligned+0x12>
 8002b68:	f000 fbaa 	bl	80032c0 <_sbrk_r>
 8002b6c:	6030      	str	r0, [r6, #0]
 8002b6e:	4621      	mov	r1, r4
 8002b70:	4628      	mov	r0, r5
 8002b72:	f000 fba5 	bl	80032c0 <_sbrk_r>
 8002b76:	1c43      	adds	r3, r0, #1
 8002b78:	d103      	bne.n	8002b82 <sbrk_aligned+0x26>
 8002b7a:	f04f 34ff 	mov.w	r4, #4294967295
 8002b7e:	4620      	mov	r0, r4
 8002b80:	bd70      	pop	{r4, r5, r6, pc}
 8002b82:	1cc4      	adds	r4, r0, #3
 8002b84:	f024 0403 	bic.w	r4, r4, #3
 8002b88:	42a0      	cmp	r0, r4
 8002b8a:	d0f8      	beq.n	8002b7e <sbrk_aligned+0x22>
 8002b8c:	1a21      	subs	r1, r4, r0
 8002b8e:	4628      	mov	r0, r5
 8002b90:	f000 fb96 	bl	80032c0 <_sbrk_r>
 8002b94:	3001      	adds	r0, #1
 8002b96:	d1f2      	bne.n	8002b7e <sbrk_aligned+0x22>
 8002b98:	e7ef      	b.n	8002b7a <sbrk_aligned+0x1e>
 8002b9a:	bf00      	nop
 8002b9c:	2000071c 	.word	0x2000071c

08002ba0 <_malloc_r>:
 8002ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ba4:	1ccd      	adds	r5, r1, #3
 8002ba6:	f025 0503 	bic.w	r5, r5, #3
 8002baa:	3508      	adds	r5, #8
 8002bac:	2d0c      	cmp	r5, #12
 8002bae:	bf38      	it	cc
 8002bb0:	250c      	movcc	r5, #12
 8002bb2:	2d00      	cmp	r5, #0
 8002bb4:	4606      	mov	r6, r0
 8002bb6:	db01      	blt.n	8002bbc <_malloc_r+0x1c>
 8002bb8:	42a9      	cmp	r1, r5
 8002bba:	d904      	bls.n	8002bc6 <_malloc_r+0x26>
 8002bbc:	230c      	movs	r3, #12
 8002bbe:	6033      	str	r3, [r6, #0]
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002bc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002c9c <_malloc_r+0xfc>
 8002bca:	f000 f869 	bl	8002ca0 <__malloc_lock>
 8002bce:	f8d8 3000 	ldr.w	r3, [r8]
 8002bd2:	461c      	mov	r4, r3
 8002bd4:	bb44      	cbnz	r4, 8002c28 <_malloc_r+0x88>
 8002bd6:	4629      	mov	r1, r5
 8002bd8:	4630      	mov	r0, r6
 8002bda:	f7ff ffbf 	bl	8002b5c <sbrk_aligned>
 8002bde:	1c43      	adds	r3, r0, #1
 8002be0:	4604      	mov	r4, r0
 8002be2:	d158      	bne.n	8002c96 <_malloc_r+0xf6>
 8002be4:	f8d8 4000 	ldr.w	r4, [r8]
 8002be8:	4627      	mov	r7, r4
 8002bea:	2f00      	cmp	r7, #0
 8002bec:	d143      	bne.n	8002c76 <_malloc_r+0xd6>
 8002bee:	2c00      	cmp	r4, #0
 8002bf0:	d04b      	beq.n	8002c8a <_malloc_r+0xea>
 8002bf2:	6823      	ldr	r3, [r4, #0]
 8002bf4:	4639      	mov	r1, r7
 8002bf6:	4630      	mov	r0, r6
 8002bf8:	eb04 0903 	add.w	r9, r4, r3
 8002bfc:	f000 fb60 	bl	80032c0 <_sbrk_r>
 8002c00:	4581      	cmp	r9, r0
 8002c02:	d142      	bne.n	8002c8a <_malloc_r+0xea>
 8002c04:	6821      	ldr	r1, [r4, #0]
 8002c06:	4630      	mov	r0, r6
 8002c08:	1a6d      	subs	r5, r5, r1
 8002c0a:	4629      	mov	r1, r5
 8002c0c:	f7ff ffa6 	bl	8002b5c <sbrk_aligned>
 8002c10:	3001      	adds	r0, #1
 8002c12:	d03a      	beq.n	8002c8a <_malloc_r+0xea>
 8002c14:	6823      	ldr	r3, [r4, #0]
 8002c16:	442b      	add	r3, r5
 8002c18:	6023      	str	r3, [r4, #0]
 8002c1a:	f8d8 3000 	ldr.w	r3, [r8]
 8002c1e:	685a      	ldr	r2, [r3, #4]
 8002c20:	bb62      	cbnz	r2, 8002c7c <_malloc_r+0xdc>
 8002c22:	f8c8 7000 	str.w	r7, [r8]
 8002c26:	e00f      	b.n	8002c48 <_malloc_r+0xa8>
 8002c28:	6822      	ldr	r2, [r4, #0]
 8002c2a:	1b52      	subs	r2, r2, r5
 8002c2c:	d420      	bmi.n	8002c70 <_malloc_r+0xd0>
 8002c2e:	2a0b      	cmp	r2, #11
 8002c30:	d917      	bls.n	8002c62 <_malloc_r+0xc2>
 8002c32:	1961      	adds	r1, r4, r5
 8002c34:	42a3      	cmp	r3, r4
 8002c36:	6025      	str	r5, [r4, #0]
 8002c38:	bf18      	it	ne
 8002c3a:	6059      	strne	r1, [r3, #4]
 8002c3c:	6863      	ldr	r3, [r4, #4]
 8002c3e:	bf08      	it	eq
 8002c40:	f8c8 1000 	streq.w	r1, [r8]
 8002c44:	5162      	str	r2, [r4, r5]
 8002c46:	604b      	str	r3, [r1, #4]
 8002c48:	4630      	mov	r0, r6
 8002c4a:	f000 f82f 	bl	8002cac <__malloc_unlock>
 8002c4e:	f104 000b 	add.w	r0, r4, #11
 8002c52:	1d23      	adds	r3, r4, #4
 8002c54:	f020 0007 	bic.w	r0, r0, #7
 8002c58:	1ac2      	subs	r2, r0, r3
 8002c5a:	bf1c      	itt	ne
 8002c5c:	1a1b      	subne	r3, r3, r0
 8002c5e:	50a3      	strne	r3, [r4, r2]
 8002c60:	e7af      	b.n	8002bc2 <_malloc_r+0x22>
 8002c62:	6862      	ldr	r2, [r4, #4]
 8002c64:	42a3      	cmp	r3, r4
 8002c66:	bf0c      	ite	eq
 8002c68:	f8c8 2000 	streq.w	r2, [r8]
 8002c6c:	605a      	strne	r2, [r3, #4]
 8002c6e:	e7eb      	b.n	8002c48 <_malloc_r+0xa8>
 8002c70:	4623      	mov	r3, r4
 8002c72:	6864      	ldr	r4, [r4, #4]
 8002c74:	e7ae      	b.n	8002bd4 <_malloc_r+0x34>
 8002c76:	463c      	mov	r4, r7
 8002c78:	687f      	ldr	r7, [r7, #4]
 8002c7a:	e7b6      	b.n	8002bea <_malloc_r+0x4a>
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	42a3      	cmp	r3, r4
 8002c82:	d1fb      	bne.n	8002c7c <_malloc_r+0xdc>
 8002c84:	2300      	movs	r3, #0
 8002c86:	6053      	str	r3, [r2, #4]
 8002c88:	e7de      	b.n	8002c48 <_malloc_r+0xa8>
 8002c8a:	230c      	movs	r3, #12
 8002c8c:	4630      	mov	r0, r6
 8002c8e:	6033      	str	r3, [r6, #0]
 8002c90:	f000 f80c 	bl	8002cac <__malloc_unlock>
 8002c94:	e794      	b.n	8002bc0 <_malloc_r+0x20>
 8002c96:	6005      	str	r5, [r0, #0]
 8002c98:	e7d6      	b.n	8002c48 <_malloc_r+0xa8>
 8002c9a:	bf00      	nop
 8002c9c:	20000720 	.word	0x20000720

08002ca0 <__malloc_lock>:
 8002ca0:	4801      	ldr	r0, [pc, #4]	@ (8002ca8 <__malloc_lock+0x8>)
 8002ca2:	f7ff bf11 	b.w	8002ac8 <__retarget_lock_acquire_recursive>
 8002ca6:	bf00      	nop
 8002ca8:	20000718 	.word	0x20000718

08002cac <__malloc_unlock>:
 8002cac:	4801      	ldr	r0, [pc, #4]	@ (8002cb4 <__malloc_unlock+0x8>)
 8002cae:	f7ff bf0c 	b.w	8002aca <__retarget_lock_release_recursive>
 8002cb2:	bf00      	nop
 8002cb4:	20000718 	.word	0x20000718

08002cb8 <__ssputs_r>:
 8002cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cbc:	461f      	mov	r7, r3
 8002cbe:	688e      	ldr	r6, [r1, #8]
 8002cc0:	4682      	mov	sl, r0
 8002cc2:	42be      	cmp	r6, r7
 8002cc4:	460c      	mov	r4, r1
 8002cc6:	4690      	mov	r8, r2
 8002cc8:	680b      	ldr	r3, [r1, #0]
 8002cca:	d82d      	bhi.n	8002d28 <__ssputs_r+0x70>
 8002ccc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002cd0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002cd4:	d026      	beq.n	8002d24 <__ssputs_r+0x6c>
 8002cd6:	6965      	ldr	r5, [r4, #20]
 8002cd8:	6909      	ldr	r1, [r1, #16]
 8002cda:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002cde:	eba3 0901 	sub.w	r9, r3, r1
 8002ce2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002ce6:	1c7b      	adds	r3, r7, #1
 8002ce8:	444b      	add	r3, r9
 8002cea:	106d      	asrs	r5, r5, #1
 8002cec:	429d      	cmp	r5, r3
 8002cee:	bf38      	it	cc
 8002cf0:	461d      	movcc	r5, r3
 8002cf2:	0553      	lsls	r3, r2, #21
 8002cf4:	d527      	bpl.n	8002d46 <__ssputs_r+0x8e>
 8002cf6:	4629      	mov	r1, r5
 8002cf8:	f7ff ff52 	bl	8002ba0 <_malloc_r>
 8002cfc:	4606      	mov	r6, r0
 8002cfe:	b360      	cbz	r0, 8002d5a <__ssputs_r+0xa2>
 8002d00:	464a      	mov	r2, r9
 8002d02:	6921      	ldr	r1, [r4, #16]
 8002d04:	f000 fafa 	bl	80032fc <memcpy>
 8002d08:	89a3      	ldrh	r3, [r4, #12]
 8002d0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002d0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d12:	81a3      	strh	r3, [r4, #12]
 8002d14:	6126      	str	r6, [r4, #16]
 8002d16:	444e      	add	r6, r9
 8002d18:	6026      	str	r6, [r4, #0]
 8002d1a:	463e      	mov	r6, r7
 8002d1c:	6165      	str	r5, [r4, #20]
 8002d1e:	eba5 0509 	sub.w	r5, r5, r9
 8002d22:	60a5      	str	r5, [r4, #8]
 8002d24:	42be      	cmp	r6, r7
 8002d26:	d900      	bls.n	8002d2a <__ssputs_r+0x72>
 8002d28:	463e      	mov	r6, r7
 8002d2a:	4632      	mov	r2, r6
 8002d2c:	4641      	mov	r1, r8
 8002d2e:	6820      	ldr	r0, [r4, #0]
 8002d30:	f000 faac 	bl	800328c <memmove>
 8002d34:	2000      	movs	r0, #0
 8002d36:	68a3      	ldr	r3, [r4, #8]
 8002d38:	1b9b      	subs	r3, r3, r6
 8002d3a:	60a3      	str	r3, [r4, #8]
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	4433      	add	r3, r6
 8002d40:	6023      	str	r3, [r4, #0]
 8002d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d46:	462a      	mov	r2, r5
 8002d48:	f000 fae6 	bl	8003318 <_realloc_r>
 8002d4c:	4606      	mov	r6, r0
 8002d4e:	2800      	cmp	r0, #0
 8002d50:	d1e0      	bne.n	8002d14 <__ssputs_r+0x5c>
 8002d52:	4650      	mov	r0, sl
 8002d54:	6921      	ldr	r1, [r4, #16]
 8002d56:	f7ff feb9 	bl	8002acc <_free_r>
 8002d5a:	230c      	movs	r3, #12
 8002d5c:	f8ca 3000 	str.w	r3, [sl]
 8002d60:	89a3      	ldrh	r3, [r4, #12]
 8002d62:	f04f 30ff 	mov.w	r0, #4294967295
 8002d66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d6a:	81a3      	strh	r3, [r4, #12]
 8002d6c:	e7e9      	b.n	8002d42 <__ssputs_r+0x8a>
	...

08002d70 <_svfiprintf_r>:
 8002d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d74:	4698      	mov	r8, r3
 8002d76:	898b      	ldrh	r3, [r1, #12]
 8002d78:	4607      	mov	r7, r0
 8002d7a:	061b      	lsls	r3, r3, #24
 8002d7c:	460d      	mov	r5, r1
 8002d7e:	4614      	mov	r4, r2
 8002d80:	b09d      	sub	sp, #116	@ 0x74
 8002d82:	d510      	bpl.n	8002da6 <_svfiprintf_r+0x36>
 8002d84:	690b      	ldr	r3, [r1, #16]
 8002d86:	b973      	cbnz	r3, 8002da6 <_svfiprintf_r+0x36>
 8002d88:	2140      	movs	r1, #64	@ 0x40
 8002d8a:	f7ff ff09 	bl	8002ba0 <_malloc_r>
 8002d8e:	6028      	str	r0, [r5, #0]
 8002d90:	6128      	str	r0, [r5, #16]
 8002d92:	b930      	cbnz	r0, 8002da2 <_svfiprintf_r+0x32>
 8002d94:	230c      	movs	r3, #12
 8002d96:	603b      	str	r3, [r7, #0]
 8002d98:	f04f 30ff 	mov.w	r0, #4294967295
 8002d9c:	b01d      	add	sp, #116	@ 0x74
 8002d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002da2:	2340      	movs	r3, #64	@ 0x40
 8002da4:	616b      	str	r3, [r5, #20]
 8002da6:	2300      	movs	r3, #0
 8002da8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002daa:	2320      	movs	r3, #32
 8002dac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002db0:	2330      	movs	r3, #48	@ 0x30
 8002db2:	f04f 0901 	mov.w	r9, #1
 8002db6:	f8cd 800c 	str.w	r8, [sp, #12]
 8002dba:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002f54 <_svfiprintf_r+0x1e4>
 8002dbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002dc2:	4623      	mov	r3, r4
 8002dc4:	469a      	mov	sl, r3
 8002dc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002dca:	b10a      	cbz	r2, 8002dd0 <_svfiprintf_r+0x60>
 8002dcc:	2a25      	cmp	r2, #37	@ 0x25
 8002dce:	d1f9      	bne.n	8002dc4 <_svfiprintf_r+0x54>
 8002dd0:	ebba 0b04 	subs.w	fp, sl, r4
 8002dd4:	d00b      	beq.n	8002dee <_svfiprintf_r+0x7e>
 8002dd6:	465b      	mov	r3, fp
 8002dd8:	4622      	mov	r2, r4
 8002dda:	4629      	mov	r1, r5
 8002ddc:	4638      	mov	r0, r7
 8002dde:	f7ff ff6b 	bl	8002cb8 <__ssputs_r>
 8002de2:	3001      	adds	r0, #1
 8002de4:	f000 80a7 	beq.w	8002f36 <_svfiprintf_r+0x1c6>
 8002de8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002dea:	445a      	add	r2, fp
 8002dec:	9209      	str	r2, [sp, #36]	@ 0x24
 8002dee:	f89a 3000 	ldrb.w	r3, [sl]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f000 809f 	beq.w	8002f36 <_svfiprintf_r+0x1c6>
 8002df8:	2300      	movs	r3, #0
 8002dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8002dfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e02:	f10a 0a01 	add.w	sl, sl, #1
 8002e06:	9304      	str	r3, [sp, #16]
 8002e08:	9307      	str	r3, [sp, #28]
 8002e0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002e0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8002e10:	4654      	mov	r4, sl
 8002e12:	2205      	movs	r2, #5
 8002e14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e18:	484e      	ldr	r0, [pc, #312]	@ (8002f54 <_svfiprintf_r+0x1e4>)
 8002e1a:	f000 fa61 	bl	80032e0 <memchr>
 8002e1e:	9a04      	ldr	r2, [sp, #16]
 8002e20:	b9d8      	cbnz	r0, 8002e5a <_svfiprintf_r+0xea>
 8002e22:	06d0      	lsls	r0, r2, #27
 8002e24:	bf44      	itt	mi
 8002e26:	2320      	movmi	r3, #32
 8002e28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e2c:	0711      	lsls	r1, r2, #28
 8002e2e:	bf44      	itt	mi
 8002e30:	232b      	movmi	r3, #43	@ 0x2b
 8002e32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e36:	f89a 3000 	ldrb.w	r3, [sl]
 8002e3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e3c:	d015      	beq.n	8002e6a <_svfiprintf_r+0xfa>
 8002e3e:	4654      	mov	r4, sl
 8002e40:	2000      	movs	r0, #0
 8002e42:	f04f 0c0a 	mov.w	ip, #10
 8002e46:	9a07      	ldr	r2, [sp, #28]
 8002e48:	4621      	mov	r1, r4
 8002e4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e4e:	3b30      	subs	r3, #48	@ 0x30
 8002e50:	2b09      	cmp	r3, #9
 8002e52:	d94b      	bls.n	8002eec <_svfiprintf_r+0x17c>
 8002e54:	b1b0      	cbz	r0, 8002e84 <_svfiprintf_r+0x114>
 8002e56:	9207      	str	r2, [sp, #28]
 8002e58:	e014      	b.n	8002e84 <_svfiprintf_r+0x114>
 8002e5a:	eba0 0308 	sub.w	r3, r0, r8
 8002e5e:	fa09 f303 	lsl.w	r3, r9, r3
 8002e62:	4313      	orrs	r3, r2
 8002e64:	46a2      	mov	sl, r4
 8002e66:	9304      	str	r3, [sp, #16]
 8002e68:	e7d2      	b.n	8002e10 <_svfiprintf_r+0xa0>
 8002e6a:	9b03      	ldr	r3, [sp, #12]
 8002e6c:	1d19      	adds	r1, r3, #4
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	9103      	str	r1, [sp, #12]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	bfbb      	ittet	lt
 8002e76:	425b      	neglt	r3, r3
 8002e78:	f042 0202 	orrlt.w	r2, r2, #2
 8002e7c:	9307      	strge	r3, [sp, #28]
 8002e7e:	9307      	strlt	r3, [sp, #28]
 8002e80:	bfb8      	it	lt
 8002e82:	9204      	strlt	r2, [sp, #16]
 8002e84:	7823      	ldrb	r3, [r4, #0]
 8002e86:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e88:	d10a      	bne.n	8002ea0 <_svfiprintf_r+0x130>
 8002e8a:	7863      	ldrb	r3, [r4, #1]
 8002e8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e8e:	d132      	bne.n	8002ef6 <_svfiprintf_r+0x186>
 8002e90:	9b03      	ldr	r3, [sp, #12]
 8002e92:	3402      	adds	r4, #2
 8002e94:	1d1a      	adds	r2, r3, #4
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	9203      	str	r2, [sp, #12]
 8002e9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002e9e:	9305      	str	r3, [sp, #20]
 8002ea0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002f58 <_svfiprintf_r+0x1e8>
 8002ea4:	2203      	movs	r2, #3
 8002ea6:	4650      	mov	r0, sl
 8002ea8:	7821      	ldrb	r1, [r4, #0]
 8002eaa:	f000 fa19 	bl	80032e0 <memchr>
 8002eae:	b138      	cbz	r0, 8002ec0 <_svfiprintf_r+0x150>
 8002eb0:	2240      	movs	r2, #64	@ 0x40
 8002eb2:	9b04      	ldr	r3, [sp, #16]
 8002eb4:	eba0 000a 	sub.w	r0, r0, sl
 8002eb8:	4082      	lsls	r2, r0
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	3401      	adds	r4, #1
 8002ebe:	9304      	str	r3, [sp, #16]
 8002ec0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ec4:	2206      	movs	r2, #6
 8002ec6:	4825      	ldr	r0, [pc, #148]	@ (8002f5c <_svfiprintf_r+0x1ec>)
 8002ec8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002ecc:	f000 fa08 	bl	80032e0 <memchr>
 8002ed0:	2800      	cmp	r0, #0
 8002ed2:	d036      	beq.n	8002f42 <_svfiprintf_r+0x1d2>
 8002ed4:	4b22      	ldr	r3, [pc, #136]	@ (8002f60 <_svfiprintf_r+0x1f0>)
 8002ed6:	bb1b      	cbnz	r3, 8002f20 <_svfiprintf_r+0x1b0>
 8002ed8:	9b03      	ldr	r3, [sp, #12]
 8002eda:	3307      	adds	r3, #7
 8002edc:	f023 0307 	bic.w	r3, r3, #7
 8002ee0:	3308      	adds	r3, #8
 8002ee2:	9303      	str	r3, [sp, #12]
 8002ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ee6:	4433      	add	r3, r6
 8002ee8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002eea:	e76a      	b.n	8002dc2 <_svfiprintf_r+0x52>
 8002eec:	460c      	mov	r4, r1
 8002eee:	2001      	movs	r0, #1
 8002ef0:	fb0c 3202 	mla	r2, ip, r2, r3
 8002ef4:	e7a8      	b.n	8002e48 <_svfiprintf_r+0xd8>
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	f04f 0c0a 	mov.w	ip, #10
 8002efc:	4619      	mov	r1, r3
 8002efe:	3401      	adds	r4, #1
 8002f00:	9305      	str	r3, [sp, #20]
 8002f02:	4620      	mov	r0, r4
 8002f04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f08:	3a30      	subs	r2, #48	@ 0x30
 8002f0a:	2a09      	cmp	r2, #9
 8002f0c:	d903      	bls.n	8002f16 <_svfiprintf_r+0x1a6>
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0c6      	beq.n	8002ea0 <_svfiprintf_r+0x130>
 8002f12:	9105      	str	r1, [sp, #20]
 8002f14:	e7c4      	b.n	8002ea0 <_svfiprintf_r+0x130>
 8002f16:	4604      	mov	r4, r0
 8002f18:	2301      	movs	r3, #1
 8002f1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f1e:	e7f0      	b.n	8002f02 <_svfiprintf_r+0x192>
 8002f20:	ab03      	add	r3, sp, #12
 8002f22:	9300      	str	r3, [sp, #0]
 8002f24:	462a      	mov	r2, r5
 8002f26:	4638      	mov	r0, r7
 8002f28:	4b0e      	ldr	r3, [pc, #56]	@ (8002f64 <_svfiprintf_r+0x1f4>)
 8002f2a:	a904      	add	r1, sp, #16
 8002f2c:	f3af 8000 	nop.w
 8002f30:	1c42      	adds	r2, r0, #1
 8002f32:	4606      	mov	r6, r0
 8002f34:	d1d6      	bne.n	8002ee4 <_svfiprintf_r+0x174>
 8002f36:	89ab      	ldrh	r3, [r5, #12]
 8002f38:	065b      	lsls	r3, r3, #25
 8002f3a:	f53f af2d 	bmi.w	8002d98 <_svfiprintf_r+0x28>
 8002f3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002f40:	e72c      	b.n	8002d9c <_svfiprintf_r+0x2c>
 8002f42:	ab03      	add	r3, sp, #12
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	462a      	mov	r2, r5
 8002f48:	4638      	mov	r0, r7
 8002f4a:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <_svfiprintf_r+0x1f4>)
 8002f4c:	a904      	add	r1, sp, #16
 8002f4e:	f000 f87d 	bl	800304c <_printf_i>
 8002f52:	e7ed      	b.n	8002f30 <_svfiprintf_r+0x1c0>
 8002f54:	08003596 	.word	0x08003596
 8002f58:	0800359c 	.word	0x0800359c
 8002f5c:	080035a0 	.word	0x080035a0
 8002f60:	00000000 	.word	0x00000000
 8002f64:	08002cb9 	.word	0x08002cb9

08002f68 <_printf_common>:
 8002f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f6c:	4616      	mov	r6, r2
 8002f6e:	4698      	mov	r8, r3
 8002f70:	688a      	ldr	r2, [r1, #8]
 8002f72:	690b      	ldr	r3, [r1, #16]
 8002f74:	4607      	mov	r7, r0
 8002f76:	4293      	cmp	r3, r2
 8002f78:	bfb8      	it	lt
 8002f7a:	4613      	movlt	r3, r2
 8002f7c:	6033      	str	r3, [r6, #0]
 8002f7e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002f82:	460c      	mov	r4, r1
 8002f84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002f88:	b10a      	cbz	r2, 8002f8e <_printf_common+0x26>
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	6033      	str	r3, [r6, #0]
 8002f8e:	6823      	ldr	r3, [r4, #0]
 8002f90:	0699      	lsls	r1, r3, #26
 8002f92:	bf42      	ittt	mi
 8002f94:	6833      	ldrmi	r3, [r6, #0]
 8002f96:	3302      	addmi	r3, #2
 8002f98:	6033      	strmi	r3, [r6, #0]
 8002f9a:	6825      	ldr	r5, [r4, #0]
 8002f9c:	f015 0506 	ands.w	r5, r5, #6
 8002fa0:	d106      	bne.n	8002fb0 <_printf_common+0x48>
 8002fa2:	f104 0a19 	add.w	sl, r4, #25
 8002fa6:	68e3      	ldr	r3, [r4, #12]
 8002fa8:	6832      	ldr	r2, [r6, #0]
 8002faa:	1a9b      	subs	r3, r3, r2
 8002fac:	42ab      	cmp	r3, r5
 8002fae:	dc2b      	bgt.n	8003008 <_printf_common+0xa0>
 8002fb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002fb4:	6822      	ldr	r2, [r4, #0]
 8002fb6:	3b00      	subs	r3, #0
 8002fb8:	bf18      	it	ne
 8002fba:	2301      	movne	r3, #1
 8002fbc:	0692      	lsls	r2, r2, #26
 8002fbe:	d430      	bmi.n	8003022 <_printf_common+0xba>
 8002fc0:	4641      	mov	r1, r8
 8002fc2:	4638      	mov	r0, r7
 8002fc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002fc8:	47c8      	blx	r9
 8002fca:	3001      	adds	r0, #1
 8002fcc:	d023      	beq.n	8003016 <_printf_common+0xae>
 8002fce:	6823      	ldr	r3, [r4, #0]
 8002fd0:	6922      	ldr	r2, [r4, #16]
 8002fd2:	f003 0306 	and.w	r3, r3, #6
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	bf14      	ite	ne
 8002fda:	2500      	movne	r5, #0
 8002fdc:	6833      	ldreq	r3, [r6, #0]
 8002fde:	f04f 0600 	mov.w	r6, #0
 8002fe2:	bf08      	it	eq
 8002fe4:	68e5      	ldreq	r5, [r4, #12]
 8002fe6:	f104 041a 	add.w	r4, r4, #26
 8002fea:	bf08      	it	eq
 8002fec:	1aed      	subeq	r5, r5, r3
 8002fee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002ff2:	bf08      	it	eq
 8002ff4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	bfc4      	itt	gt
 8002ffc:	1a9b      	subgt	r3, r3, r2
 8002ffe:	18ed      	addgt	r5, r5, r3
 8003000:	42b5      	cmp	r5, r6
 8003002:	d11a      	bne.n	800303a <_printf_common+0xd2>
 8003004:	2000      	movs	r0, #0
 8003006:	e008      	b.n	800301a <_printf_common+0xb2>
 8003008:	2301      	movs	r3, #1
 800300a:	4652      	mov	r2, sl
 800300c:	4641      	mov	r1, r8
 800300e:	4638      	mov	r0, r7
 8003010:	47c8      	blx	r9
 8003012:	3001      	adds	r0, #1
 8003014:	d103      	bne.n	800301e <_printf_common+0xb6>
 8003016:	f04f 30ff 	mov.w	r0, #4294967295
 800301a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800301e:	3501      	adds	r5, #1
 8003020:	e7c1      	b.n	8002fa6 <_printf_common+0x3e>
 8003022:	2030      	movs	r0, #48	@ 0x30
 8003024:	18e1      	adds	r1, r4, r3
 8003026:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800302a:	1c5a      	adds	r2, r3, #1
 800302c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003030:	4422      	add	r2, r4
 8003032:	3302      	adds	r3, #2
 8003034:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003038:	e7c2      	b.n	8002fc0 <_printf_common+0x58>
 800303a:	2301      	movs	r3, #1
 800303c:	4622      	mov	r2, r4
 800303e:	4641      	mov	r1, r8
 8003040:	4638      	mov	r0, r7
 8003042:	47c8      	blx	r9
 8003044:	3001      	adds	r0, #1
 8003046:	d0e6      	beq.n	8003016 <_printf_common+0xae>
 8003048:	3601      	adds	r6, #1
 800304a:	e7d9      	b.n	8003000 <_printf_common+0x98>

0800304c <_printf_i>:
 800304c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003050:	7e0f      	ldrb	r7, [r1, #24]
 8003052:	4691      	mov	r9, r2
 8003054:	2f78      	cmp	r7, #120	@ 0x78
 8003056:	4680      	mov	r8, r0
 8003058:	460c      	mov	r4, r1
 800305a:	469a      	mov	sl, r3
 800305c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800305e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003062:	d807      	bhi.n	8003074 <_printf_i+0x28>
 8003064:	2f62      	cmp	r7, #98	@ 0x62
 8003066:	d80a      	bhi.n	800307e <_printf_i+0x32>
 8003068:	2f00      	cmp	r7, #0
 800306a:	f000 80d3 	beq.w	8003214 <_printf_i+0x1c8>
 800306e:	2f58      	cmp	r7, #88	@ 0x58
 8003070:	f000 80ba 	beq.w	80031e8 <_printf_i+0x19c>
 8003074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003078:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800307c:	e03a      	b.n	80030f4 <_printf_i+0xa8>
 800307e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003082:	2b15      	cmp	r3, #21
 8003084:	d8f6      	bhi.n	8003074 <_printf_i+0x28>
 8003086:	a101      	add	r1, pc, #4	@ (adr r1, 800308c <_printf_i+0x40>)
 8003088:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800308c:	080030e5 	.word	0x080030e5
 8003090:	080030f9 	.word	0x080030f9
 8003094:	08003075 	.word	0x08003075
 8003098:	08003075 	.word	0x08003075
 800309c:	08003075 	.word	0x08003075
 80030a0:	08003075 	.word	0x08003075
 80030a4:	080030f9 	.word	0x080030f9
 80030a8:	08003075 	.word	0x08003075
 80030ac:	08003075 	.word	0x08003075
 80030b0:	08003075 	.word	0x08003075
 80030b4:	08003075 	.word	0x08003075
 80030b8:	080031fb 	.word	0x080031fb
 80030bc:	08003123 	.word	0x08003123
 80030c0:	080031b5 	.word	0x080031b5
 80030c4:	08003075 	.word	0x08003075
 80030c8:	08003075 	.word	0x08003075
 80030cc:	0800321d 	.word	0x0800321d
 80030d0:	08003075 	.word	0x08003075
 80030d4:	08003123 	.word	0x08003123
 80030d8:	08003075 	.word	0x08003075
 80030dc:	08003075 	.word	0x08003075
 80030e0:	080031bd 	.word	0x080031bd
 80030e4:	6833      	ldr	r3, [r6, #0]
 80030e6:	1d1a      	adds	r2, r3, #4
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6032      	str	r2, [r6, #0]
 80030ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80030f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80030f4:	2301      	movs	r3, #1
 80030f6:	e09e      	b.n	8003236 <_printf_i+0x1ea>
 80030f8:	6833      	ldr	r3, [r6, #0]
 80030fa:	6820      	ldr	r0, [r4, #0]
 80030fc:	1d19      	adds	r1, r3, #4
 80030fe:	6031      	str	r1, [r6, #0]
 8003100:	0606      	lsls	r6, r0, #24
 8003102:	d501      	bpl.n	8003108 <_printf_i+0xbc>
 8003104:	681d      	ldr	r5, [r3, #0]
 8003106:	e003      	b.n	8003110 <_printf_i+0xc4>
 8003108:	0645      	lsls	r5, r0, #25
 800310a:	d5fb      	bpl.n	8003104 <_printf_i+0xb8>
 800310c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003110:	2d00      	cmp	r5, #0
 8003112:	da03      	bge.n	800311c <_printf_i+0xd0>
 8003114:	232d      	movs	r3, #45	@ 0x2d
 8003116:	426d      	negs	r5, r5
 8003118:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800311c:	230a      	movs	r3, #10
 800311e:	4859      	ldr	r0, [pc, #356]	@ (8003284 <_printf_i+0x238>)
 8003120:	e011      	b.n	8003146 <_printf_i+0xfa>
 8003122:	6821      	ldr	r1, [r4, #0]
 8003124:	6833      	ldr	r3, [r6, #0]
 8003126:	0608      	lsls	r0, r1, #24
 8003128:	f853 5b04 	ldr.w	r5, [r3], #4
 800312c:	d402      	bmi.n	8003134 <_printf_i+0xe8>
 800312e:	0649      	lsls	r1, r1, #25
 8003130:	bf48      	it	mi
 8003132:	b2ad      	uxthmi	r5, r5
 8003134:	2f6f      	cmp	r7, #111	@ 0x6f
 8003136:	6033      	str	r3, [r6, #0]
 8003138:	bf14      	ite	ne
 800313a:	230a      	movne	r3, #10
 800313c:	2308      	moveq	r3, #8
 800313e:	4851      	ldr	r0, [pc, #324]	@ (8003284 <_printf_i+0x238>)
 8003140:	2100      	movs	r1, #0
 8003142:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003146:	6866      	ldr	r6, [r4, #4]
 8003148:	2e00      	cmp	r6, #0
 800314a:	bfa8      	it	ge
 800314c:	6821      	ldrge	r1, [r4, #0]
 800314e:	60a6      	str	r6, [r4, #8]
 8003150:	bfa4      	itt	ge
 8003152:	f021 0104 	bicge.w	r1, r1, #4
 8003156:	6021      	strge	r1, [r4, #0]
 8003158:	b90d      	cbnz	r5, 800315e <_printf_i+0x112>
 800315a:	2e00      	cmp	r6, #0
 800315c:	d04b      	beq.n	80031f6 <_printf_i+0x1aa>
 800315e:	4616      	mov	r6, r2
 8003160:	fbb5 f1f3 	udiv	r1, r5, r3
 8003164:	fb03 5711 	mls	r7, r3, r1, r5
 8003168:	5dc7      	ldrb	r7, [r0, r7]
 800316a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800316e:	462f      	mov	r7, r5
 8003170:	42bb      	cmp	r3, r7
 8003172:	460d      	mov	r5, r1
 8003174:	d9f4      	bls.n	8003160 <_printf_i+0x114>
 8003176:	2b08      	cmp	r3, #8
 8003178:	d10b      	bne.n	8003192 <_printf_i+0x146>
 800317a:	6823      	ldr	r3, [r4, #0]
 800317c:	07df      	lsls	r7, r3, #31
 800317e:	d508      	bpl.n	8003192 <_printf_i+0x146>
 8003180:	6923      	ldr	r3, [r4, #16]
 8003182:	6861      	ldr	r1, [r4, #4]
 8003184:	4299      	cmp	r1, r3
 8003186:	bfde      	ittt	le
 8003188:	2330      	movle	r3, #48	@ 0x30
 800318a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800318e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003192:	1b92      	subs	r2, r2, r6
 8003194:	6122      	str	r2, [r4, #16]
 8003196:	464b      	mov	r3, r9
 8003198:	4621      	mov	r1, r4
 800319a:	4640      	mov	r0, r8
 800319c:	f8cd a000 	str.w	sl, [sp]
 80031a0:	aa03      	add	r2, sp, #12
 80031a2:	f7ff fee1 	bl	8002f68 <_printf_common>
 80031a6:	3001      	adds	r0, #1
 80031a8:	d14a      	bne.n	8003240 <_printf_i+0x1f4>
 80031aa:	f04f 30ff 	mov.w	r0, #4294967295
 80031ae:	b004      	add	sp, #16
 80031b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031b4:	6823      	ldr	r3, [r4, #0]
 80031b6:	f043 0320 	orr.w	r3, r3, #32
 80031ba:	6023      	str	r3, [r4, #0]
 80031bc:	2778      	movs	r7, #120	@ 0x78
 80031be:	4832      	ldr	r0, [pc, #200]	@ (8003288 <_printf_i+0x23c>)
 80031c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80031c4:	6823      	ldr	r3, [r4, #0]
 80031c6:	6831      	ldr	r1, [r6, #0]
 80031c8:	061f      	lsls	r7, r3, #24
 80031ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80031ce:	d402      	bmi.n	80031d6 <_printf_i+0x18a>
 80031d0:	065f      	lsls	r7, r3, #25
 80031d2:	bf48      	it	mi
 80031d4:	b2ad      	uxthmi	r5, r5
 80031d6:	6031      	str	r1, [r6, #0]
 80031d8:	07d9      	lsls	r1, r3, #31
 80031da:	bf44      	itt	mi
 80031dc:	f043 0320 	orrmi.w	r3, r3, #32
 80031e0:	6023      	strmi	r3, [r4, #0]
 80031e2:	b11d      	cbz	r5, 80031ec <_printf_i+0x1a0>
 80031e4:	2310      	movs	r3, #16
 80031e6:	e7ab      	b.n	8003140 <_printf_i+0xf4>
 80031e8:	4826      	ldr	r0, [pc, #152]	@ (8003284 <_printf_i+0x238>)
 80031ea:	e7e9      	b.n	80031c0 <_printf_i+0x174>
 80031ec:	6823      	ldr	r3, [r4, #0]
 80031ee:	f023 0320 	bic.w	r3, r3, #32
 80031f2:	6023      	str	r3, [r4, #0]
 80031f4:	e7f6      	b.n	80031e4 <_printf_i+0x198>
 80031f6:	4616      	mov	r6, r2
 80031f8:	e7bd      	b.n	8003176 <_printf_i+0x12a>
 80031fa:	6833      	ldr	r3, [r6, #0]
 80031fc:	6825      	ldr	r5, [r4, #0]
 80031fe:	1d18      	adds	r0, r3, #4
 8003200:	6961      	ldr	r1, [r4, #20]
 8003202:	6030      	str	r0, [r6, #0]
 8003204:	062e      	lsls	r6, r5, #24
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	d501      	bpl.n	800320e <_printf_i+0x1c2>
 800320a:	6019      	str	r1, [r3, #0]
 800320c:	e002      	b.n	8003214 <_printf_i+0x1c8>
 800320e:	0668      	lsls	r0, r5, #25
 8003210:	d5fb      	bpl.n	800320a <_printf_i+0x1be>
 8003212:	8019      	strh	r1, [r3, #0]
 8003214:	2300      	movs	r3, #0
 8003216:	4616      	mov	r6, r2
 8003218:	6123      	str	r3, [r4, #16]
 800321a:	e7bc      	b.n	8003196 <_printf_i+0x14a>
 800321c:	6833      	ldr	r3, [r6, #0]
 800321e:	2100      	movs	r1, #0
 8003220:	1d1a      	adds	r2, r3, #4
 8003222:	6032      	str	r2, [r6, #0]
 8003224:	681e      	ldr	r6, [r3, #0]
 8003226:	6862      	ldr	r2, [r4, #4]
 8003228:	4630      	mov	r0, r6
 800322a:	f000 f859 	bl	80032e0 <memchr>
 800322e:	b108      	cbz	r0, 8003234 <_printf_i+0x1e8>
 8003230:	1b80      	subs	r0, r0, r6
 8003232:	6060      	str	r0, [r4, #4]
 8003234:	6863      	ldr	r3, [r4, #4]
 8003236:	6123      	str	r3, [r4, #16]
 8003238:	2300      	movs	r3, #0
 800323a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800323e:	e7aa      	b.n	8003196 <_printf_i+0x14a>
 8003240:	4632      	mov	r2, r6
 8003242:	4649      	mov	r1, r9
 8003244:	4640      	mov	r0, r8
 8003246:	6923      	ldr	r3, [r4, #16]
 8003248:	47d0      	blx	sl
 800324a:	3001      	adds	r0, #1
 800324c:	d0ad      	beq.n	80031aa <_printf_i+0x15e>
 800324e:	6823      	ldr	r3, [r4, #0]
 8003250:	079b      	lsls	r3, r3, #30
 8003252:	d413      	bmi.n	800327c <_printf_i+0x230>
 8003254:	68e0      	ldr	r0, [r4, #12]
 8003256:	9b03      	ldr	r3, [sp, #12]
 8003258:	4298      	cmp	r0, r3
 800325a:	bfb8      	it	lt
 800325c:	4618      	movlt	r0, r3
 800325e:	e7a6      	b.n	80031ae <_printf_i+0x162>
 8003260:	2301      	movs	r3, #1
 8003262:	4632      	mov	r2, r6
 8003264:	4649      	mov	r1, r9
 8003266:	4640      	mov	r0, r8
 8003268:	47d0      	blx	sl
 800326a:	3001      	adds	r0, #1
 800326c:	d09d      	beq.n	80031aa <_printf_i+0x15e>
 800326e:	3501      	adds	r5, #1
 8003270:	68e3      	ldr	r3, [r4, #12]
 8003272:	9903      	ldr	r1, [sp, #12]
 8003274:	1a5b      	subs	r3, r3, r1
 8003276:	42ab      	cmp	r3, r5
 8003278:	dcf2      	bgt.n	8003260 <_printf_i+0x214>
 800327a:	e7eb      	b.n	8003254 <_printf_i+0x208>
 800327c:	2500      	movs	r5, #0
 800327e:	f104 0619 	add.w	r6, r4, #25
 8003282:	e7f5      	b.n	8003270 <_printf_i+0x224>
 8003284:	080035a7 	.word	0x080035a7
 8003288:	080035b8 	.word	0x080035b8

0800328c <memmove>:
 800328c:	4288      	cmp	r0, r1
 800328e:	b510      	push	{r4, lr}
 8003290:	eb01 0402 	add.w	r4, r1, r2
 8003294:	d902      	bls.n	800329c <memmove+0x10>
 8003296:	4284      	cmp	r4, r0
 8003298:	4623      	mov	r3, r4
 800329a:	d807      	bhi.n	80032ac <memmove+0x20>
 800329c:	1e43      	subs	r3, r0, #1
 800329e:	42a1      	cmp	r1, r4
 80032a0:	d008      	beq.n	80032b4 <memmove+0x28>
 80032a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80032a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80032aa:	e7f8      	b.n	800329e <memmove+0x12>
 80032ac:	4601      	mov	r1, r0
 80032ae:	4402      	add	r2, r0
 80032b0:	428a      	cmp	r2, r1
 80032b2:	d100      	bne.n	80032b6 <memmove+0x2a>
 80032b4:	bd10      	pop	{r4, pc}
 80032b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80032ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80032be:	e7f7      	b.n	80032b0 <memmove+0x24>

080032c0 <_sbrk_r>:
 80032c0:	b538      	push	{r3, r4, r5, lr}
 80032c2:	2300      	movs	r3, #0
 80032c4:	4d05      	ldr	r5, [pc, #20]	@ (80032dc <_sbrk_r+0x1c>)
 80032c6:	4604      	mov	r4, r0
 80032c8:	4608      	mov	r0, r1
 80032ca:	602b      	str	r3, [r5, #0]
 80032cc:	f7fd fa02 	bl	80006d4 <_sbrk>
 80032d0:	1c43      	adds	r3, r0, #1
 80032d2:	d102      	bne.n	80032da <_sbrk_r+0x1a>
 80032d4:	682b      	ldr	r3, [r5, #0]
 80032d6:	b103      	cbz	r3, 80032da <_sbrk_r+0x1a>
 80032d8:	6023      	str	r3, [r4, #0]
 80032da:	bd38      	pop	{r3, r4, r5, pc}
 80032dc:	20000714 	.word	0x20000714

080032e0 <memchr>:
 80032e0:	4603      	mov	r3, r0
 80032e2:	b510      	push	{r4, lr}
 80032e4:	b2c9      	uxtb	r1, r1
 80032e6:	4402      	add	r2, r0
 80032e8:	4293      	cmp	r3, r2
 80032ea:	4618      	mov	r0, r3
 80032ec:	d101      	bne.n	80032f2 <memchr+0x12>
 80032ee:	2000      	movs	r0, #0
 80032f0:	e003      	b.n	80032fa <memchr+0x1a>
 80032f2:	7804      	ldrb	r4, [r0, #0]
 80032f4:	3301      	adds	r3, #1
 80032f6:	428c      	cmp	r4, r1
 80032f8:	d1f6      	bne.n	80032e8 <memchr+0x8>
 80032fa:	bd10      	pop	{r4, pc}

080032fc <memcpy>:
 80032fc:	440a      	add	r2, r1
 80032fe:	4291      	cmp	r1, r2
 8003300:	f100 33ff 	add.w	r3, r0, #4294967295
 8003304:	d100      	bne.n	8003308 <memcpy+0xc>
 8003306:	4770      	bx	lr
 8003308:	b510      	push	{r4, lr}
 800330a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800330e:	4291      	cmp	r1, r2
 8003310:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003314:	d1f9      	bne.n	800330a <memcpy+0xe>
 8003316:	bd10      	pop	{r4, pc}

08003318 <_realloc_r>:
 8003318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800331c:	4680      	mov	r8, r0
 800331e:	4615      	mov	r5, r2
 8003320:	460c      	mov	r4, r1
 8003322:	b921      	cbnz	r1, 800332e <_realloc_r+0x16>
 8003324:	4611      	mov	r1, r2
 8003326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800332a:	f7ff bc39 	b.w	8002ba0 <_malloc_r>
 800332e:	b92a      	cbnz	r2, 800333c <_realloc_r+0x24>
 8003330:	f7ff fbcc 	bl	8002acc <_free_r>
 8003334:	2400      	movs	r4, #0
 8003336:	4620      	mov	r0, r4
 8003338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800333c:	f000 f81a 	bl	8003374 <_malloc_usable_size_r>
 8003340:	4285      	cmp	r5, r0
 8003342:	4606      	mov	r6, r0
 8003344:	d802      	bhi.n	800334c <_realloc_r+0x34>
 8003346:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800334a:	d8f4      	bhi.n	8003336 <_realloc_r+0x1e>
 800334c:	4629      	mov	r1, r5
 800334e:	4640      	mov	r0, r8
 8003350:	f7ff fc26 	bl	8002ba0 <_malloc_r>
 8003354:	4607      	mov	r7, r0
 8003356:	2800      	cmp	r0, #0
 8003358:	d0ec      	beq.n	8003334 <_realloc_r+0x1c>
 800335a:	42b5      	cmp	r5, r6
 800335c:	462a      	mov	r2, r5
 800335e:	4621      	mov	r1, r4
 8003360:	bf28      	it	cs
 8003362:	4632      	movcs	r2, r6
 8003364:	f7ff ffca 	bl	80032fc <memcpy>
 8003368:	4621      	mov	r1, r4
 800336a:	4640      	mov	r0, r8
 800336c:	f7ff fbae 	bl	8002acc <_free_r>
 8003370:	463c      	mov	r4, r7
 8003372:	e7e0      	b.n	8003336 <_realloc_r+0x1e>

08003374 <_malloc_usable_size_r>:
 8003374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003378:	1f18      	subs	r0, r3, #4
 800337a:	2b00      	cmp	r3, #0
 800337c:	bfbc      	itt	lt
 800337e:	580b      	ldrlt	r3, [r1, r0]
 8003380:	18c0      	addlt	r0, r0, r3
 8003382:	4770      	bx	lr

08003384 <_init>:
 8003384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003386:	bf00      	nop
 8003388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800338a:	bc08      	pop	{r3}
 800338c:	469e      	mov	lr, r3
 800338e:	4770      	bx	lr

08003390 <_fini>:
 8003390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003392:	bf00      	nop
 8003394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003396:	bc08      	pop	{r3}
 8003398:	469e      	mov	lr, r3
 800339a:	4770      	bx	lr
