# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 15
attribute \src "dut.sv:1.1-9.10"
attribute \top 1
module \dffsr
  attribute \src "dut.sv:1.21-1.24"
  wire input 1 \clk
  attribute \src "dut.sv:1.26-1.27"
  wire input 2 \d
  attribute \src "dut.sv:1.29-1.32"
  wire input 3 \clr
  attribute \src "dut.sv:1.34-1.37"
  wire input 4 \set
  attribute \src "dut.sv:1.50-1.51"
  wire output 5 \q
  wire $auto$rtlil.cc:3474:Mux$13
  wire $auto$rtlil.cc:3474:Mux$3
  wire $auto$rtlil.cc:3474:Mux$9
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \set
    connect \Y $auto$rtlil.cc:3474:Mux$3
  end
  cell $mux $auto$proc_dff.cc:78:gen_dffsr_complex$12
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clr
    connect \Y $auto$rtlil.cc:3474:Mux$13
  end
  attribute \src "dut.sv:2.2-8.11"
  cell $dffsr $procdff$14
    parameter \CLK_POLARITY 1
    parameter \SET_POLARITY 1
    parameter \CLR_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \SET $auto$rtlil.cc:3474:Mux$9
    connect \CLR $auto$rtlil.cc:3474:Mux$13
    connect \D \d
    connect \Q \q
  end
  cell $mux $auto$proc_dff.cc:74:gen_dffsr_complex$8
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3474:Mux$3
    connect \B 1'0
    connect \S \clr
    connect \Y $auto$rtlil.cc:3474:Mux$9
  end
end
