// Seed: 156310087
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  wand id_2,
    output tri0 id_3
    , id_6,
    input  wire id_4
);
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  logic id_1,
    input  wor   id_2,
    output tri1  id_3,
    output logic id_4
);
  assign id_3 = id_1 <-> 1;
  always_latch begin
    id_4 <= id_1.id_1;
    id_4 <= 1;
  end
  wire id_6;
  assign id_3 = id_0;
  assign id_3 = 1;
  module_0(
      id_3, id_0, id_2, id_3, id_0
  );
endmodule
