<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/include/asm/mce.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/include/asm</a> - mce.h<span style="font-size: 80%;"> (source / <a href="mce.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryLo">66.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-07 12:34:12</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* SPDX-License-Identifier: GPL-2.0 */</a>
<a name="2"><span class="lineNum">       2 </span>            : #ifndef _ASM_X86_MCE_H</a>
<a name="3"><span class="lineNum">       3 </span>            : #define _ASM_X86_MCE_H</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;uapi/asm/mce.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : </a>
<a name="7"><span class="lineNum">       7 </span>            : /*</a>
<a name="8"><span class="lineNum">       8 </span>            :  * Machine Check support for x86</a>
<a name="9"><span class="lineNum">       9 </span>            :  */</a>
<a name="10"><span class="lineNum">      10 </span>            : </a>
<a name="11"><span class="lineNum">      11 </span>            : /* MCG_CAP register defines */</a>
<a name="12"><span class="lineNum">      12 </span>            : #define MCG_BANKCNT_MASK        0xff         /* Number of Banks */</a>
<a name="13"><span class="lineNum">      13 </span>            : #define MCG_CTL_P               BIT_ULL(8)   /* MCG_CTL register available */</a>
<a name="14"><span class="lineNum">      14 </span>            : #define MCG_EXT_P               BIT_ULL(9)   /* Extended registers available */</a>
<a name="15"><span class="lineNum">      15 </span>            : #define MCG_CMCI_P              BIT_ULL(10)  /* CMCI supported */</a>
<a name="16"><span class="lineNum">      16 </span>            : #define MCG_EXT_CNT_MASK        0xff0000     /* Number of Extended registers */</a>
<a name="17"><span class="lineNum">      17 </span>            : #define MCG_EXT_CNT_SHIFT       16</a>
<a name="18"><span class="lineNum">      18 </span>            : #define MCG_EXT_CNT(c)          (((c) &amp; MCG_EXT_CNT_MASK) &gt;&gt; MCG_EXT_CNT_SHIFT)</a>
<a name="19"><span class="lineNum">      19 </span>            : #define MCG_SER_P               BIT_ULL(24)  /* MCA recovery/new status bits */</a>
<a name="20"><span class="lineNum">      20 </span>            : #define MCG_ELOG_P              BIT_ULL(26)  /* Extended error log supported */</a>
<a name="21"><span class="lineNum">      21 </span>            : #define MCG_LMCE_P              BIT_ULL(27)  /* Local machine check supported */</a>
<a name="22"><span class="lineNum">      22 </span>            : </a>
<a name="23"><span class="lineNum">      23 </span>            : /* MCG_STATUS register defines */</a>
<a name="24"><span class="lineNum">      24 </span>            : #define MCG_STATUS_RIPV         BIT_ULL(0)   /* restart ip valid */</a>
<a name="25"><span class="lineNum">      25 </span>            : #define MCG_STATUS_EIPV         BIT_ULL(1)   /* ip points to correct instruction */</a>
<a name="26"><span class="lineNum">      26 </span>            : #define MCG_STATUS_MCIP         BIT_ULL(2)   /* machine check in progress */</a>
<a name="27"><span class="lineNum">      27 </span>            : #define MCG_STATUS_LMCES        BIT_ULL(3)   /* LMCE signaled */</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : /* MCG_EXT_CTL register defines */</a>
<a name="30"><span class="lineNum">      30 </span>            : #define MCG_EXT_CTL_LMCE_EN     BIT_ULL(0) /* Enable LMCE */</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : /* MCi_STATUS register defines */</a>
<a name="33"><span class="lineNum">      33 </span>            : #define MCI_STATUS_VAL          BIT_ULL(63)  /* valid error */</a>
<a name="34"><span class="lineNum">      34 </span>            : #define MCI_STATUS_OVER         BIT_ULL(62)  /* previous errors lost */</a>
<a name="35"><span class="lineNum">      35 </span>            : #define MCI_STATUS_UC           BIT_ULL(61)  /* uncorrected error */</a>
<a name="36"><span class="lineNum">      36 </span>            : #define MCI_STATUS_EN           BIT_ULL(60)  /* error enabled */</a>
<a name="37"><span class="lineNum">      37 </span>            : #define MCI_STATUS_MISCV        BIT_ULL(59)  /* misc error reg. valid */</a>
<a name="38"><span class="lineNum">      38 </span>            : #define MCI_STATUS_ADDRV        BIT_ULL(58)  /* addr reg. valid */</a>
<a name="39"><span class="lineNum">      39 </span>            : #define MCI_STATUS_PCC          BIT_ULL(57)  /* processor context corrupt */</a>
<a name="40"><span class="lineNum">      40 </span>            : #define MCI_STATUS_S            BIT_ULL(56)  /* Signaled machine check */</a>
<a name="41"><span class="lineNum">      41 </span>            : #define MCI_STATUS_AR           BIT_ULL(55)  /* Action required */</a>
<a name="42"><span class="lineNum">      42 </span>            : #define MCI_STATUS_CEC_SHIFT    38           /* Corrected Error Count */</a>
<a name="43"><span class="lineNum">      43 </span>            : #define MCI_STATUS_CEC_MASK     GENMASK_ULL(52,38)</a>
<a name="44"><span class="lineNum">      44 </span>            : #define MCI_STATUS_CEC(c)       (((c) &amp; MCI_STATUS_CEC_MASK) &gt;&gt; MCI_STATUS_CEC_SHIFT)</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : /* AMD-specific bits */</a>
<a name="47"><span class="lineNum">      47 </span>            : #define MCI_STATUS_TCC          BIT_ULL(55)  /* Task context corrupt */</a>
<a name="48"><span class="lineNum">      48 </span>            : #define MCI_STATUS_SYNDV        BIT_ULL(53)  /* synd reg. valid */</a>
<a name="49"><span class="lineNum">      49 </span>            : #define MCI_STATUS_DEFERRED     BIT_ULL(44)  /* uncorrected error, deferred exception */</a>
<a name="50"><span class="lineNum">      50 </span>            : #define MCI_STATUS_POISON       BIT_ULL(43)  /* access poisonous data */</a>
<a name="51"><span class="lineNum">      51 </span>            : #define MCI_STATUS_SCRUB        BIT_ULL(40)  /* Error detected during scrub operation */</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            : /*</a>
<a name="54"><span class="lineNum">      54 </span>            :  * McaX field if set indicates a given bank supports MCA extensions:</a>
<a name="55"><span class="lineNum">      55 </span>            :  *  - Deferred error interrupt type is specifiable by bank.</a>
<a name="56"><span class="lineNum">      56 </span>            :  *  - MCx_MISC0[BlkPtr] field indicates presence of extended MISC registers,</a>
<a name="57"><span class="lineNum">      57 </span>            :  *    But should not be used to determine MSR numbers.</a>
<a name="58"><span class="lineNum">      58 </span>            :  *  - TCC bit is present in MCx_STATUS.</a>
<a name="59"><span class="lineNum">      59 </span>            :  */</a>
<a name="60"><span class="lineNum">      60 </span>            : #define MCI_CONFIG_MCAX         0x1</a>
<a name="61"><span class="lineNum">      61 </span>            : #define MCI_IPID_MCATYPE        0xFFFF0000</a>
<a name="62"><span class="lineNum">      62 </span>            : #define MCI_IPID_HWID           0xFFF</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            : /*</a>
<a name="65"><span class="lineNum">      65 </span>            :  * Note that the full MCACOD field of IA32_MCi_STATUS MSR is</a>
<a name="66"><span class="lineNum">      66 </span>            :  * bits 15:0.  But bit 12 is the 'F' bit, defined for corrected</a>
<a name="67"><span class="lineNum">      67 </span>            :  * errors to indicate that errors are being filtered by hardware.</a>
<a name="68"><span class="lineNum">      68 </span>            :  * We should mask out bit 12 when looking for specific signatures</a>
<a name="69"><span class="lineNum">      69 </span>            :  * of uncorrected errors - so the F bit is deliberately skipped</a>
<a name="70"><span class="lineNum">      70 </span>            :  * in this #define.</a>
<a name="71"><span class="lineNum">      71 </span>            :  */</a>
<a name="72"><span class="lineNum">      72 </span>            : #define MCACOD            0xefff     /* MCA Error Code */</a>
<a name="73"><span class="lineNum">      73 </span>            : </a>
<a name="74"><span class="lineNum">      74 </span>            : /* Architecturally defined codes from SDM Vol. 3B Chapter 15 */</a>
<a name="75"><span class="lineNum">      75 </span>            : #define MCACOD_SCRUB    0x00C0  /* 0xC0-0xCF Memory Scrubbing */</a>
<a name="76"><span class="lineNum">      76 </span>            : #define MCACOD_SCRUBMSK 0xeff0  /* Skip bit 12 ('F' bit) */</a>
<a name="77"><span class="lineNum">      77 </span>            : #define MCACOD_L3WB     0x017A  /* L3 Explicit Writeback */</a>
<a name="78"><span class="lineNum">      78 </span>            : #define MCACOD_DATA     0x0134  /* Data Load */</a>
<a name="79"><span class="lineNum">      79 </span>            : #define MCACOD_INSTR    0x0150  /* Instruction Fetch */</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : /* MCi_MISC register defines */</a>
<a name="82"><span class="lineNum">      82 </span>            : #define MCI_MISC_ADDR_LSB(m)    ((m) &amp; 0x3f)</a>
<a name="83"><span class="lineNum">      83 </span>            : #define MCI_MISC_ADDR_MODE(m)   (((m) &gt;&gt; 6) &amp; 7)</a>
<a name="84"><span class="lineNum">      84 </span>            : #define  MCI_MISC_ADDR_SEGOFF   0       /* segment offset */</a>
<a name="85"><span class="lineNum">      85 </span>            : #define  MCI_MISC_ADDR_LINEAR   1       /* linear address */</a>
<a name="86"><span class="lineNum">      86 </span>            : #define  MCI_MISC_ADDR_PHYS     2       /* physical address */</a>
<a name="87"><span class="lineNum">      87 </span>            : #define  MCI_MISC_ADDR_MEM      3       /* memory address */</a>
<a name="88"><span class="lineNum">      88 </span>            : #define  MCI_MISC_ADDR_GENERIC  7       /* generic */</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span>            : /* CTL2 register defines */</a>
<a name="91"><span class="lineNum">      91 </span>            : #define MCI_CTL2_CMCI_EN                BIT_ULL(30)</a>
<a name="92"><span class="lineNum">      92 </span>            : #define MCI_CTL2_CMCI_THRESHOLD_MASK    0x7fffULL</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            : #define MCJ_CTX_MASK            3</a>
<a name="95"><span class="lineNum">      95 </span>            : #define MCJ_CTX(flags)          ((flags) &amp; MCJ_CTX_MASK)</a>
<a name="96"><span class="lineNum">      96 </span>            : #define MCJ_CTX_RANDOM          0    /* inject context: random */</a>
<a name="97"><span class="lineNum">      97 </span>            : #define MCJ_CTX_PROCESS         0x1  /* inject context: process */</a>
<a name="98"><span class="lineNum">      98 </span>            : #define MCJ_CTX_IRQ             0x2  /* inject context: IRQ */</a>
<a name="99"><span class="lineNum">      99 </span>            : #define MCJ_NMI_BROADCAST       0x4  /* do NMI broadcasting */</a>
<a name="100"><span class="lineNum">     100 </span>            : #define MCJ_EXCEPTION           0x8  /* raise as exception */</a>
<a name="101"><span class="lineNum">     101 </span>            : #define MCJ_IRQ_BROADCAST       0x10 /* do IRQ broadcasting */</a>
<a name="102"><span class="lineNum">     102 </span>            : </a>
<a name="103"><span class="lineNum">     103 </span>            : #define MCE_OVERFLOW 0          /* bit 0 in flags means overflow */</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            : #define MCE_LOG_MIN_LEN 32U</a>
<a name="106"><span class="lineNum">     106 </span>            : #define MCE_LOG_SIGNATURE       &quot;MACHINECHECK&quot;</a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            : /* AMD Scalable MCA */</a>
<a name="109"><span class="lineNum">     109 </span>            : #define MSR_AMD64_SMCA_MC0_CTL          0xc0002000</a>
<a name="110"><span class="lineNum">     110 </span>            : #define MSR_AMD64_SMCA_MC0_STATUS       0xc0002001</a>
<a name="111"><span class="lineNum">     111 </span>            : #define MSR_AMD64_SMCA_MC0_ADDR         0xc0002002</a>
<a name="112"><span class="lineNum">     112 </span>            : #define MSR_AMD64_SMCA_MC0_MISC0        0xc0002003</a>
<a name="113"><span class="lineNum">     113 </span>            : #define MSR_AMD64_SMCA_MC0_CONFIG       0xc0002004</a>
<a name="114"><span class="lineNum">     114 </span>            : #define MSR_AMD64_SMCA_MC0_IPID         0xc0002005</a>
<a name="115"><span class="lineNum">     115 </span>            : #define MSR_AMD64_SMCA_MC0_SYND         0xc0002006</a>
<a name="116"><span class="lineNum">     116 </span>            : #define MSR_AMD64_SMCA_MC0_DESTAT       0xc0002008</a>
<a name="117"><span class="lineNum">     117 </span>            : #define MSR_AMD64_SMCA_MC0_DEADDR       0xc0002009</a>
<a name="118"><span class="lineNum">     118 </span>            : #define MSR_AMD64_SMCA_MC0_MISC1        0xc000200a</a>
<a name="119"><span class="lineNum">     119 </span>            : #define MSR_AMD64_SMCA_MCx_CTL(x)       (MSR_AMD64_SMCA_MC0_CTL + 0x10*(x))</a>
<a name="120"><span class="lineNum">     120 </span>            : #define MSR_AMD64_SMCA_MCx_STATUS(x)    (MSR_AMD64_SMCA_MC0_STATUS + 0x10*(x))</a>
<a name="121"><span class="lineNum">     121 </span>            : #define MSR_AMD64_SMCA_MCx_ADDR(x)      (MSR_AMD64_SMCA_MC0_ADDR + 0x10*(x))</a>
<a name="122"><span class="lineNum">     122 </span>            : #define MSR_AMD64_SMCA_MCx_MISC(x)      (MSR_AMD64_SMCA_MC0_MISC0 + 0x10*(x))</a>
<a name="123"><span class="lineNum">     123 </span>            : #define MSR_AMD64_SMCA_MCx_CONFIG(x)    (MSR_AMD64_SMCA_MC0_CONFIG + 0x10*(x))</a>
<a name="124"><span class="lineNum">     124 </span>            : #define MSR_AMD64_SMCA_MCx_IPID(x)      (MSR_AMD64_SMCA_MC0_IPID + 0x10*(x))</a>
<a name="125"><span class="lineNum">     125 </span>            : #define MSR_AMD64_SMCA_MCx_SYND(x)      (MSR_AMD64_SMCA_MC0_SYND + 0x10*(x))</a>
<a name="126"><span class="lineNum">     126 </span>            : #define MSR_AMD64_SMCA_MCx_DESTAT(x)    (MSR_AMD64_SMCA_MC0_DESTAT + 0x10*(x))</a>
<a name="127"><span class="lineNum">     127 </span>            : #define MSR_AMD64_SMCA_MCx_DEADDR(x)    (MSR_AMD64_SMCA_MC0_DEADDR + 0x10*(x))</a>
<a name="128"><span class="lineNum">     128 </span>            : #define MSR_AMD64_SMCA_MCx_MISCy(x, y)  ((MSR_AMD64_SMCA_MC0_MISC1 + y) + (0x10*(x)))</a>
<a name="129"><span class="lineNum">     129 </span>            : </a>
<a name="130"><span class="lineNum">     130 </span>            : #define XEC(x, mask)                    (((x) &gt;&gt; 16) &amp; mask)</a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            : /* mce.kflags flag bits for logging etc. */</a>
<a name="133"><span class="lineNum">     133 </span>            : #define MCE_HANDLED_CEC         BIT_ULL(0)</a>
<a name="134"><span class="lineNum">     134 </span>            : #define MCE_HANDLED_UC          BIT_ULL(1)</a>
<a name="135"><span class="lineNum">     135 </span>            : #define MCE_HANDLED_EXTLOG      BIT_ULL(2)</a>
<a name="136"><span class="lineNum">     136 </span>            : #define MCE_HANDLED_NFIT        BIT_ULL(3)</a>
<a name="137"><span class="lineNum">     137 </span>            : #define MCE_HANDLED_EDAC        BIT_ULL(4)</a>
<a name="138"><span class="lineNum">     138 </span>            : #define MCE_HANDLED_MCELOG      BIT_ULL(5)</a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span>            : /*</a>
<a name="141"><span class="lineNum">     141 </span>            :  * Indicates an MCE which has happened in kernel space but from</a>
<a name="142"><span class="lineNum">     142 </span>            :  * which the kernel can recover simply by executing fixup_exception()</a>
<a name="143"><span class="lineNum">     143 </span>            :  * so that an error is returned to the caller of the function that</a>
<a name="144"><span class="lineNum">     144 </span>            :  * hit the machine check.</a>
<a name="145"><span class="lineNum">     145 </span>            :  */</a>
<a name="146"><span class="lineNum">     146 </span>            : #define MCE_IN_KERNEL_RECOV     BIT_ULL(6)</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            : /*</a>
<a name="149"><span class="lineNum">     149 </span>            :  * Indicates an MCE that happened in kernel space while copying data</a>
<a name="150"><span class="lineNum">     150 </span>            :  * from user. In this case fixup_exception() gets the kernel to the</a>
<a name="151"><span class="lineNum">     151 </span>            :  * error exit for the copy function. Machine check handler can then</a>
<a name="152"><span class="lineNum">     152 </span>            :  * treat it like a fault taken in user mode.</a>
<a name="153"><span class="lineNum">     153 </span>            :  */</a>
<a name="154"><span class="lineNum">     154 </span>            : #define MCE_IN_KERNEL_COPYIN    BIT_ULL(7)</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            : /*</a>
<a name="157"><span class="lineNum">     157 </span>            :  * This structure contains all data related to the MCE log.  Also</a>
<a name="158"><span class="lineNum">     158 </span>            :  * carries a signature to make it easier to find from external</a>
<a name="159"><span class="lineNum">     159 </span>            :  * debugging tools.  Each entry is only valid when its finished flag</a>
<a name="160"><span class="lineNum">     160 </span>            :  * is set.</a>
<a name="161"><span class="lineNum">     161 </span>            :  */</a>
<a name="162"><span class="lineNum">     162 </span>            : struct mce_log_buffer {</a>
<a name="163"><span class="lineNum">     163 </span>            :         char signature[12]; /* &quot;MACHINECHECK&quot; */</a>
<a name="164"><span class="lineNum">     164 </span>            :         unsigned len;       /* = elements in .mce_entry[] */</a>
<a name="165"><span class="lineNum">     165 </span>            :         unsigned next;</a>
<a name="166"><span class="lineNum">     166 </span>            :         unsigned flags;</a>
<a name="167"><span class="lineNum">     167 </span>            :         unsigned recordlen;     /* length of struct mce */</a>
<a name="168"><span class="lineNum">     168 </span>            :         struct mce entry[];</a>
<a name="169"><span class="lineNum">     169 </span>            : };</a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span>            : /* Highest last */</a>
<a name="172"><span class="lineNum">     172 </span>            : enum mce_notifier_prios {</a>
<a name="173"><span class="lineNum">     173 </span>            :         MCE_PRIO_LOWEST,</a>
<a name="174"><span class="lineNum">     174 </span>            :         MCE_PRIO_MCELOG,</a>
<a name="175"><span class="lineNum">     175 </span>            :         MCE_PRIO_EDAC,</a>
<a name="176"><span class="lineNum">     176 </span>            :         MCE_PRIO_NFIT,</a>
<a name="177"><span class="lineNum">     177 </span>            :         MCE_PRIO_EXTLOG,</a>
<a name="178"><span class="lineNum">     178 </span>            :         MCE_PRIO_UC,</a>
<a name="179"><span class="lineNum">     179 </span>            :         MCE_PRIO_EARLY,</a>
<a name="180"><span class="lineNum">     180 </span>            :         MCE_PRIO_CEC,</a>
<a name="181"><span class="lineNum">     181 </span>            :         MCE_PRIO_HIGHEST = MCE_PRIO_CEC</a>
<a name="182"><span class="lineNum">     182 </span>            : };</a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span>            : struct notifier_block;</a>
<a name="185"><span class="lineNum">     185 </span>            : extern void mce_register_decode_chain(struct notifier_block *nb);</a>
<a name="186"><span class="lineNum">     186 </span>            : extern void mce_unregister_decode_chain(struct notifier_block *nb);</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            : #include &lt;linux/percpu.h&gt;</a>
<a name="189"><span class="lineNum">     189 </span>            : #include &lt;linux/atomic.h&gt;</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            : extern int mce_p5_enabled;</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            : #ifdef CONFIG_ARCH_HAS_COPY_MC</a>
<a name="194"><span class="lineNum">     194 </span>            : extern void enable_copy_mc_fragile(void);</a>
<a name="195"><span class="lineNum">     195 </span>            : unsigned long __must_check copy_mc_fragile(void *dst, const void *src, unsigned cnt);</a>
<a name="196"><span class="lineNum">     196 </span>            : #else</a>
<a name="197"><span class="lineNum">     197 </span>            : static inline void enable_copy_mc_fragile(void)</a>
<a name="198"><span class="lineNum">     198 </span>            : {</a>
<a name="199"><span class="lineNum">     199 </span>            : }</a>
<a name="200"><span class="lineNum">     200 </span>            : #endif</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : struct cper_ia_proc_ctx;</a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span>            : #ifdef CONFIG_X86_MCE</a>
<a name="205"><span class="lineNum">     205 </span>            : int mcheck_init(void);</a>
<a name="206"><span class="lineNum">     206 </span>            : void mcheck_cpu_init(struct cpuinfo_x86 *c);</a>
<a name="207"><span class="lineNum">     207 </span>            : void mcheck_cpu_clear(struct cpuinfo_x86 *c);</a>
<a name="208"><span class="lineNum">     208 </span>            : void mcheck_vendor_init_severity(void);</a>
<a name="209"><span class="lineNum">     209 </span>            : int apei_smca_report_x86_error(struct cper_ia_proc_ctx *ctx_info,</a>
<a name="210"><span class="lineNum">     210 </span>            :                                u64 lapic_id);</a>
<a name="211"><span class="lineNum">     211 </span>            : #else</a>
<a name="212"><span class="lineNum">     212 </span><span class="lineCov">          1 : static inline int mcheck_init(void) { return 0; }</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineCov">          4 : static inline void mcheck_cpu_init(struct cpuinfo_x86 *c) {}</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 : static inline void mcheck_cpu_clear(struct cpuinfo_x86 *c) {}</span></a>
<a name="215"><span class="lineNum">     215 </span>            : static inline void mcheck_vendor_init_severity(void) {}</a>
<a name="216"><span class="lineNum">     216 </span>            : static inline int apei_smca_report_x86_error(struct cper_ia_proc_ctx *ctx_info,</a>
<a name="217"><span class="lineNum">     217 </span>            :                                              u64 lapic_id) { return -EINVAL; }</a>
<a name="218"><span class="lineNum">     218 </span>            : #endif</a>
<a name="219"><span class="lineNum">     219 </span>            : </a>
<a name="220"><span class="lineNum">     220 </span>            : #ifdef CONFIG_X86_ANCIENT_MCE</a>
<a name="221"><span class="lineNum">     221 </span>            : void intel_p5_mcheck_init(struct cpuinfo_x86 *c);</a>
<a name="222"><span class="lineNum">     222 </span>            : void winchip_mcheck_init(struct cpuinfo_x86 *c);</a>
<a name="223"><span class="lineNum">     223 </span>            : static inline void enable_p5_mce(void) { mce_p5_enabled = 1; }</a>
<a name="224"><span class="lineNum">     224 </span>            : #else</a>
<a name="225"><span class="lineNum">     225 </span>            : static inline void intel_p5_mcheck_init(struct cpuinfo_x86 *c) {}</a>
<a name="226"><span class="lineNum">     226 </span>            : static inline void winchip_mcheck_init(struct cpuinfo_x86 *c) {}</a>
<a name="227"><span class="lineNum">     227 </span>            : static inline void enable_p5_mce(void) {}</a>
<a name="228"><span class="lineNum">     228 </span>            : #endif</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            : void mce_setup(struct mce *m);</a>
<a name="231"><span class="lineNum">     231 </span>            : void mce_log(struct mce *m);</a>
<a name="232"><span class="lineNum">     232 </span>            : DECLARE_PER_CPU(struct device *, mce_device);</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            : /* Maximum number of MCA banks per CPU. */</a>
<a name="235"><span class="lineNum">     235 </span>            : #define MAX_NR_BANKS 64</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            : #ifdef CONFIG_X86_MCE_INTEL</a>
<a name="238"><span class="lineNum">     238 </span>            : void mce_intel_feature_init(struct cpuinfo_x86 *c);</a>
<a name="239"><span class="lineNum">     239 </span>            : void mce_intel_feature_clear(struct cpuinfo_x86 *c);</a>
<a name="240"><span class="lineNum">     240 </span>            : void cmci_clear(void);</a>
<a name="241"><span class="lineNum">     241 </span>            : void cmci_reenable(void);</a>
<a name="242"><span class="lineNum">     242 </span>            : void cmci_rediscover(void);</a>
<a name="243"><span class="lineNum">     243 </span>            : void cmci_recheck(void);</a>
<a name="244"><span class="lineNum">     244 </span>            : #else</a>
<a name="245"><span class="lineNum">     245 </span>            : static inline void mce_intel_feature_init(struct cpuinfo_x86 *c) { }</a>
<a name="246"><span class="lineNum">     246 </span>            : static inline void mce_intel_feature_clear(struct cpuinfo_x86 *c) { }</a>
<a name="247"><span class="lineNum">     247 </span>            : static inline void cmci_clear(void) {}</a>
<a name="248"><span class="lineNum">     248 </span>            : static inline void cmci_reenable(void) {}</a>
<a name="249"><span class="lineNum">     249 </span>            : static inline void cmci_rediscover(void) {}</a>
<a name="250"><span class="lineNum">     250 </span>            : static inline void cmci_recheck(void) {}</a>
<a name="251"><span class="lineNum">     251 </span>            : #endif</a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            : int mce_available(struct cpuinfo_x86 *c);</a>
<a name="254"><span class="lineNum">     254 </span>            : bool mce_is_memory_error(struct mce *m);</a>
<a name="255"><span class="lineNum">     255 </span>            : bool mce_is_correctable(struct mce *m);</a>
<a name="256"><span class="lineNum">     256 </span>            : int mce_usable_address(struct mce *m);</a>
<a name="257"><span class="lineNum">     257 </span>            : </a>
<a name="258"><span class="lineNum">     258 </span>            : DECLARE_PER_CPU(unsigned, mce_exception_count);</a>
<a name="259"><span class="lineNum">     259 </span>            : DECLARE_PER_CPU(unsigned, mce_poll_count);</a>
<a name="260"><span class="lineNum">     260 </span>            : </a>
<a name="261"><span class="lineNum">     261 </span>            : typedef DECLARE_BITMAP(mce_banks_t, MAX_NR_BANKS);</a>
<a name="262"><span class="lineNum">     262 </span>            : DECLARE_PER_CPU(mce_banks_t, mce_poll_banks);</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            : enum mcp_flags {</a>
<a name="265"><span class="lineNum">     265 </span>            :         MCP_TIMESTAMP   = BIT(0),       /* log time stamp */</a>
<a name="266"><span class="lineNum">     266 </span>            :         MCP_UC          = BIT(1),       /* log uncorrected errors */</a>
<a name="267"><span class="lineNum">     267 </span>            :         MCP_DONTLOG     = BIT(2),       /* only clear, don't log */</a>
<a name="268"><span class="lineNum">     268 </span>            : };</a>
<a name="269"><span class="lineNum">     269 </span>            : bool machine_check_poll(enum mcp_flags flags, mce_banks_t *b);</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            : int mce_notify_irq(void);</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            : DECLARE_PER_CPU(struct mce, injectm);</a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span>            : /* Disable CMCI/polling for MCA bank claimed by firmware */</a>
<a name="276"><span class="lineNum">     276 </span>            : extern void mce_disable_bank(int bank);</a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            : /*</a>
<a name="279"><span class="lineNum">     279 </span>            :  * Exception handler</a>
<a name="280"><span class="lineNum">     280 </span>            :  */</a>
<a name="281"><span class="lineNum">     281 </span>            : void do_machine_check(struct pt_regs *pt_regs);</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            : /*</a>
<a name="284"><span class="lineNum">     284 </span>            :  * Threshold handler</a>
<a name="285"><span class="lineNum">     285 </span>            :  */</a>
<a name="286"><span class="lineNum">     286 </span>            : extern void (*mce_threshold_vector)(void);</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            : /* Deferred error interrupt handler */</a>
<a name="289"><span class="lineNum">     289 </span>            : extern void (*deferred_error_int_vector)(void);</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            : /*</a>
<a name="292"><span class="lineNum">     292 </span>            :  * Used by APEI to report memory error via /dev/mcelog</a>
<a name="293"><span class="lineNum">     293 </span>            :  */</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            : struct cper_sec_mem_err;</a>
<a name="296"><span class="lineNum">     296 </span>            : extern void apei_mce_report_mem_error(int corrected,</a>
<a name="297"><span class="lineNum">     297 </span>            :                                       struct cper_sec_mem_err *mem_err);</a>
<a name="298"><span class="lineNum">     298 </span>            : </a>
<a name="299"><span class="lineNum">     299 </span>            : /*</a>
<a name="300"><span class="lineNum">     300 </span>            :  * Enumerate new IP types and HWID values in AMD processors which support</a>
<a name="301"><span class="lineNum">     301 </span>            :  * Scalable MCA.</a>
<a name="302"><span class="lineNum">     302 </span>            :  */</a>
<a name="303"><span class="lineNum">     303 </span>            : #ifdef CONFIG_X86_MCE_AMD</a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span>            : /* These may be used by multiple smca_hwid_mcatypes */</a>
<a name="306"><span class="lineNum">     306 </span>            : enum smca_bank_types {</a>
<a name="307"><span class="lineNum">     307 </span>            :         SMCA_LS = 0,    /* Load Store */</a>
<a name="308"><span class="lineNum">     308 </span>            :         SMCA_LS_V2,     /* Load Store */</a>
<a name="309"><span class="lineNum">     309 </span>            :         SMCA_IF,        /* Instruction Fetch */</a>
<a name="310"><span class="lineNum">     310 </span>            :         SMCA_L2_CACHE,  /* L2 Cache */</a>
<a name="311"><span class="lineNum">     311 </span>            :         SMCA_DE,        /* Decoder Unit */</a>
<a name="312"><span class="lineNum">     312 </span>            :         SMCA_RESERVED,  /* Reserved */</a>
<a name="313"><span class="lineNum">     313 </span>            :         SMCA_EX,        /* Execution Unit */</a>
<a name="314"><span class="lineNum">     314 </span>            :         SMCA_FP,        /* Floating Point */</a>
<a name="315"><span class="lineNum">     315 </span>            :         SMCA_L3_CACHE,  /* L3 Cache */</a>
<a name="316"><span class="lineNum">     316 </span>            :         SMCA_CS,        /* Coherent Slave */</a>
<a name="317"><span class="lineNum">     317 </span>            :         SMCA_CS_V2,     /* Coherent Slave */</a>
<a name="318"><span class="lineNum">     318 </span>            :         SMCA_PIE,       /* Power, Interrupts, etc. */</a>
<a name="319"><span class="lineNum">     319 </span>            :         SMCA_UMC,       /* Unified Memory Controller */</a>
<a name="320"><span class="lineNum">     320 </span>            :         SMCA_PB,        /* Parameter Block */</a>
<a name="321"><span class="lineNum">     321 </span>            :         SMCA_PSP,       /* Platform Security Processor */</a>
<a name="322"><span class="lineNum">     322 </span>            :         SMCA_PSP_V2,    /* Platform Security Processor */</a>
<a name="323"><span class="lineNum">     323 </span>            :         SMCA_SMU,       /* System Management Unit */</a>
<a name="324"><span class="lineNum">     324 </span>            :         SMCA_SMU_V2,    /* System Management Unit */</a>
<a name="325"><span class="lineNum">     325 </span>            :         SMCA_MP5,       /* Microprocessor 5 Unit */</a>
<a name="326"><span class="lineNum">     326 </span>            :         SMCA_NBIO,      /* Northbridge IO Unit */</a>
<a name="327"><span class="lineNum">     327 </span>            :         SMCA_PCIE,      /* PCI Express Unit */</a>
<a name="328"><span class="lineNum">     328 </span>            :         N_SMCA_BANK_TYPES</a>
<a name="329"><span class="lineNum">     329 </span>            : };</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span>            : #define HWID_MCATYPE(hwid, mcatype) (((hwid) &lt;&lt; 16) | (mcatype))</a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span>            : struct smca_hwid {</a>
<a name="334"><span class="lineNum">     334 </span>            :         unsigned int bank_type; /* Use with smca_bank_types for easy indexing. */</a>
<a name="335"><span class="lineNum">     335 </span>            :         u32 hwid_mcatype;       /* (hwid,mcatype) tuple */</a>
<a name="336"><span class="lineNum">     336 </span>            :         u8 count;               /* Number of instances. */</a>
<a name="337"><span class="lineNum">     337 </span>            : };</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            : struct smca_bank {</a>
<a name="340"><span class="lineNum">     340 </span>            :         struct smca_hwid *hwid;</a>
<a name="341"><span class="lineNum">     341 </span>            :         u32 id;                 /* Value of MCA_IPID[InstanceId]. */</a>
<a name="342"><span class="lineNum">     342 </span>            :         u8 sysfs_id;            /* Value used for sysfs name. */</a>
<a name="343"><span class="lineNum">     343 </span>            : };</a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span>            : extern struct smca_bank smca_banks[MAX_NR_BANKS];</a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span>            : extern const char *smca_get_long_name(enum smca_bank_types t);</a>
<a name="348"><span class="lineNum">     348 </span>            : extern bool amd_mce_is_memory_error(struct mce *m);</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            : extern int mce_threshold_create_device(unsigned int cpu);</a>
<a name="351"><span class="lineNum">     351 </span>            : extern int mce_threshold_remove_device(unsigned int cpu);</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            : void mce_amd_feature_init(struct cpuinfo_x86 *c);</a>
<a name="354"><span class="lineNum">     354 </span>            : int umc_normaddr_to_sysaddr(u64 norm_addr, u16 nid, u8 umc, u64 *sys_addr);</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : #else</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            : static inline int mce_threshold_create_device(unsigned int cpu)         { return 0; };</a>
<a name="359"><span class="lineNum">     359 </span>            : static inline int mce_threshold_remove_device(unsigned int cpu)         { return 0; };</a>
<a name="360"><span class="lineNum">     360 </span>            : static inline bool amd_mce_is_memory_error(struct mce *m)               { return false; };</a>
<a name="361"><span class="lineNum">     361 </span>            : static inline void mce_amd_feature_init(struct cpuinfo_x86 *c)          { }</a>
<a name="362"><span class="lineNum">     362 </span>            : static inline int</a>
<a name="363"><span class="lineNum">     363 </span>            : umc_normaddr_to_sysaddr(u64 norm_addr, u16 nid, u8 umc, u64 *sys_addr)  { return -EINVAL; };</a>
<a name="364"><span class="lineNum">     364 </span>            : #endif</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span>            : static inline void mce_hygon_feature_init(struct cpuinfo_x86 *c)        { return mce_amd_feature_init(c); }</a>
<a name="367"><span class="lineNum">     367 </span>            : #endif /* _ASM_X86_MCE_H */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
