#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14c6a73f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14c69a170 .scope module, "tb_random_simple" "tb_random_simple" 3 2;
 .timescale -9 -12;
P_0x14c6a6ff0 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x14c6a7030 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x14c6a7070 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x14c6a70b0 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x14c6a70f0 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x600003396c70_0 .net "axi_araddr", 39 0, L_0x600002ac9570;  1 drivers
v0x600003396d00_0 .net "axi_arlen", 7 0, L_0x600002ac95e0;  1 drivers
v0x600003396d90_0 .var "axi_arready", 0 0;
v0x600003396e20_0 .net "axi_arvalid", 0 0, L_0x600002ac96c0;  1 drivers
v0x600003396eb0_0 .net "axi_awaddr", 39 0, L_0x600002ac92d0;  1 drivers
v0x600003396f40_0 .net "axi_awlen", 7 0, L_0x600002ac9340;  1 drivers
v0x600003396fd0_0 .var "axi_awready", 0 0;
v0x600003397060_0 .net "axi_awvalid", 0 0, L_0x600002ac93b0;  1 drivers
L_0x15009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000033970f0_0 .net "axi_bready", 0 0, L_0x15009a968;  1 drivers
v0x600003397180_0 .var "axi_bresp", 1 0;
v0x600003397210_0 .var "axi_bvalid", 0 0;
v0x6000033972a0_0 .var "axi_rdata", 255 0;
v0x600003397330_0 .var "axi_rlast", 0 0;
v0x6000033973c0_0 .net "axi_rready", 0 0, L_0x600002ac9730;  1 drivers
v0x600003397450_0 .var "axi_rvalid", 0 0;
v0x6000033974e0_0 .net "axi_wdata", 255 0, L_0x600002ac9420;  1 drivers
v0x600003397570_0 .net "axi_wlast", 0 0, L_0x600002ac9490;  1 drivers
v0x600003397600_0 .var "axi_wready", 0 0;
v0x600003397690_0 .net "axi_wvalid", 0 0, L_0x600002ac9500;  1 drivers
v0x600003397720_0 .var "clk", 0 0;
v0x6000033977b0_0 .var/i "errors", 31 0;
v0x600003397840_0 .var "global_sync_in", 0 0;
v0x6000033978d0_0 .var "noc_rx_addr", 19 0;
v0x600003397960_0 .var "noc_rx_data", 255 0;
v0x6000033979f0_0 .var "noc_rx_is_instr", 0 0;
v0x600003397a80_0 .net "noc_rx_ready", 0 0, L_0x6000030deda0;  1 drivers
v0x600003397b10_0 .var "noc_rx_valid", 0 0;
L_0x15009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003397ba0_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  1 drivers
L_0x15009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003397c30_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  1 drivers
v0x600003397cc0_0 .var "noc_tx_ready", 0 0;
L_0x15009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003397d50_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  1 drivers
v0x600003397de0_0 .var "row0", 255 0;
v0x600003397e70_0 .var "row1", 255 0;
v0x600003397f00_0 .var "row2", 255 0;
v0x600003398000_0 .var "row3", 255 0;
v0x600003398090_0 .var "rst_n", 0 0;
v0x600003398120_0 .var "sync_grant", 0 0;
v0x6000033981b0_0 .net "sync_request", 0 0, L_0x600002ac5340;  1 drivers
v0x600003398240_0 .net "tpc_busy", 0 0, L_0x600002ac5500;  1 drivers
v0x6000033982d0_0 .net "tpc_done", 0 0, L_0x600002ac53b0;  1 drivers
v0x600003398360_0 .net "tpc_error", 0 0, L_0x600002ac52d0;  1 drivers
v0x6000033983f0_0 .var "tpc_start", 0 0;
v0x600003398480_0 .var "tpc_start_pc", 19 0;
S_0x14c66b120 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x14c69a170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14c810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x14c810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x14c810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x14c810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x14c810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x14c810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x14c810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x14c810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x14c810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x14c810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x14c810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x14c810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x14c810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x14c810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x14c810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x14c810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x14c811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600002ac6290 .functor BUFZ 1, v0x6000033943f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac8bd0 .functor OR 1, L_0x6000030dbc00, L_0x6000030dbde0, C4<0>, C4<0>;
L_0x600002ac8c40 .functor AND 1, L_0x600002ac8b60, L_0x600002ac8bd0, C4<1>, C4<1>;
L_0x600002ac8cb0 .functor BUFZ 1, v0x600003395440_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac8d20 .functor BUFZ 1, v0x600003394f30_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac98f0 .functor AND 1, v0x600003397b10_0, L_0x6000030deda0, C4<1>, C4<1>;
L_0x600002ac9960 .functor AND 1, L_0x600002ac98f0, L_0x6000030dee40, C4<1>, C4<1>;
v0x600003392370_0 .net *"_ivl_24", 19 0, L_0x6000030db520;  1 drivers
L_0x15009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003392400_0 .net *"_ivl_27", 3 0, L_0x15009a530;  1 drivers
v0x600003392490_0 .net *"_ivl_28", 19 0, L_0x6000030db5c0;  1 drivers
L_0x15009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003392520_0 .net *"_ivl_31", 14 0, L_0x15009a578;  1 drivers
L_0x15009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033925b0_0 .net/2u *"_ivl_34", 2 0, L_0x15009a5c0;  1 drivers
v0x600003392640_0 .net *"_ivl_38", 19 0, L_0x6000030db7a0;  1 drivers
L_0x15009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033926d0_0 .net *"_ivl_41", 3 0, L_0x15009a608;  1 drivers
v0x600003392760_0 .net *"_ivl_42", 19 0, L_0x6000030db840;  1 drivers
L_0x15009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033927f0_0 .net *"_ivl_45", 3 0, L_0x15009a650;  1 drivers
L_0x15009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003392880_0 .net/2u *"_ivl_48", 2 0, L_0x15009a698;  1 drivers
v0x600003392910_0 .net *"_ivl_52", 19 0, L_0x6000030dba20;  1 drivers
L_0x15009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033929a0_0 .net *"_ivl_55", 3 0, L_0x15009a6e0;  1 drivers
v0x600003392a30_0 .net *"_ivl_56", 19 0, L_0x6000030dbac0;  1 drivers
L_0x15009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003392ac0_0 .net *"_ivl_59", 3 0, L_0x15009a728;  1 drivers
L_0x15009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003392b50_0 .net *"_ivl_63", 127 0, L_0x15009a770;  1 drivers
v0x600003392be0_0 .net *"_ivl_65", 127 0, L_0x6000030dbca0;  1 drivers
L_0x15009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003392c70_0 .net/2u *"_ivl_68", 2 0, L_0x15009a7b8;  1 drivers
v0x600003392d00_0 .net *"_ivl_70", 0 0, L_0x6000030dbc00;  1 drivers
L_0x15009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003392d90_0 .net/2u *"_ivl_72", 2 0, L_0x15009a800;  1 drivers
v0x600003392e20_0 .net *"_ivl_74", 0 0, L_0x6000030dbde0;  1 drivers
v0x600003392eb0_0 .net *"_ivl_77", 0 0, L_0x600002ac8bd0;  1 drivers
v0x600003392f40_0 .net *"_ivl_87", 0 0, L_0x600002ac98f0;  1 drivers
v0x600003392fd0_0 .net *"_ivl_89", 0 0, L_0x6000030dee40;  1 drivers
v0x600003393060_0 .var "act_data_d", 31 0;
v0x6000033930f0_0 .var "act_valid_d", 0 0;
v0x600003393180_0 .var "act_valid_d2", 0 0;
v0x600003393210_0 .net "axi_araddr", 39 0, L_0x600002ac9570;  alias, 1 drivers
v0x6000033932a0_0 .net "axi_arlen", 7 0, L_0x600002ac95e0;  alias, 1 drivers
v0x600003393330_0 .net "axi_arready", 0 0, v0x600003396d90_0;  1 drivers
v0x6000033933c0_0 .net "axi_arvalid", 0 0, L_0x600002ac96c0;  alias, 1 drivers
v0x600003393450_0 .net "axi_awaddr", 39 0, L_0x600002ac92d0;  alias, 1 drivers
v0x6000033934e0_0 .net "axi_awlen", 7 0, L_0x600002ac9340;  alias, 1 drivers
v0x600003393570_0 .net "axi_awready", 0 0, v0x600003396fd0_0;  1 drivers
v0x600003393600_0 .net "axi_awvalid", 0 0, L_0x600002ac93b0;  alias, 1 drivers
v0x600003393690_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x600003393720_0 .net "axi_bresp", 1 0, v0x600003397180_0;  1 drivers
v0x6000033937b0_0 .net "axi_bvalid", 0 0, v0x600003397210_0;  1 drivers
v0x600003393840_0 .net "axi_rdata", 255 0, v0x6000033972a0_0;  1 drivers
v0x6000033938d0_0 .net "axi_rlast", 0 0, v0x600003397330_0;  1 drivers
v0x600003393960_0 .net "axi_rready", 0 0, L_0x600002ac9730;  alias, 1 drivers
v0x6000033939f0_0 .net "axi_rvalid", 0 0, v0x600003397450_0;  1 drivers
v0x600003393a80_0 .net "axi_wdata", 255 0, L_0x600002ac9420;  alias, 1 drivers
v0x600003393b10_0 .net "axi_wlast", 0 0, L_0x600002ac9490;  alias, 1 drivers
v0x600003393ba0_0 .net "axi_wready", 0 0, v0x600003397600_0;  1 drivers
v0x600003393c30_0 .net "axi_wvalid", 0 0, L_0x600002ac9500;  alias, 1 drivers
v0x600003393cc0_0 .net "clk", 0 0, v0x600003397720_0;  1 drivers
v0x600003393d50_0 .net "dma_lcp_done", 0 0, L_0x600002ac90a0;  1 drivers
v0x600003393de0_0 .net "dma_lcp_ready", 0 0, L_0x6000030ddea0;  1 drivers
v0x600003393e70_0 .net "dma_sram_addr", 19 0, v0x6000033f0e10_0;  1 drivers
v0x600003393f00_0 .net "dma_sram_rdata", 255 0, L_0x600002ac9880;  1 drivers
v0x600003394000_0 .net "dma_sram_re", 0 0, L_0x600002ac9260;  1 drivers
v0x600003394090_0 .net "dma_sram_ready", 0 0, L_0x6000030ded00;  1 drivers
v0x600003394120_0 .net "dma_sram_wdata", 255 0, L_0x600002ac9180;  1 drivers
v0x6000033941b0_0 .net "dma_sram_we", 0 0, L_0x600002ac91f0;  1 drivers
v0x600003394240_0 .net "global_sync_in", 0 0, v0x600003397840_0;  1 drivers
v0x6000033942d0 .array "instr_mem", 4095 0, 127 0;
v0x600003394360_0 .var "instr_rdata_reg", 127 0;
v0x6000033943f0_0 .var "instr_valid_reg", 0 0;
v0x600003394480_0 .net "lcp_dma_cmd", 127 0, v0x6000033f2910_0;  1 drivers
v0x600003394510_0 .net "lcp_dma_valid", 0 0, L_0x600002ac55e0;  1 drivers
v0x6000033945a0_0 .net "lcp_imem_addr", 19 0, L_0x600002ac5810;  1 drivers
v0x600003394630_0 .net "lcp_imem_data", 127 0, v0x600003394360_0;  1 drivers
v0x6000033946c0_0 .net "lcp_imem_re", 0 0, L_0x600002ac5880;  1 drivers
v0x600003394750_0 .net "lcp_imem_valid", 0 0, L_0x600002ac6290;  1 drivers
v0x6000033947e0_0 .net "lcp_mxu_cmd", 127 0, v0x6000033f3600_0;  1 drivers
v0x600003394870_0 .net "lcp_mxu_valid", 0 0, L_0x600002ac57a0;  1 drivers
v0x600003394900_0 .net "lcp_vpu_cmd", 127 0, v0x6000033f4240_0;  1 drivers
v0x600003394990_0 .net "lcp_vpu_valid", 0 0, L_0x600002ac56c0;  1 drivers
v0x600003394a20_0 .net "mxu_a_addr", 19 0, L_0x6000030db8e0;  1 drivers
v0x600003394ab0_0 .net "mxu_a_rdata", 255 0, L_0x600002ac97a0;  1 drivers
v0x600003394b40_0 .net "mxu_a_re", 0 0, L_0x6000030db980;  1 drivers
v0x600003394bd0_0 .net "mxu_a_ready", 0 0, L_0x6000030debc0;  1 drivers
v0x600003394c60_0 .net "mxu_cfg_k", 15 0, L_0x6000030d5860;  1 drivers
v0x600003394cf0_0 .net "mxu_cfg_m", 15 0, L_0x6000030d5720;  1 drivers
v0x600003394d80_0 .net "mxu_cfg_n", 15 0, L_0x6000030d57c0;  1 drivers
v0x600003394e10_0 .var "mxu_col_cnt", 4 0;
v0x600003394ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600003394f30_0 .var "mxu_done_reg", 0 0;
v0x600003394fc0_0 .net "mxu_dst_addr", 15 0, L_0x6000030d5540;  1 drivers
v0x600003395050_0 .net "mxu_lcp_done", 0 0, L_0x600002ac8d20;  1 drivers
v0x6000033950e0_0 .net "mxu_lcp_ready", 0 0, L_0x600002ac8cb0;  1 drivers
v0x600003395170_0 .net "mxu_o_addr", 19 0, L_0x6000030dbb60;  1 drivers
v0x600003395200_0 .net "mxu_o_ready", 0 0, L_0x6000030dec60;  1 drivers
v0x600003395290_0 .net "mxu_o_wdata", 255 0, L_0x6000030dbd40;  1 drivers
v0x600003395320_0 .net "mxu_o_we", 0 0, L_0x600002ac8c40;  1 drivers
v0x6000033953b0_0 .var "mxu_out_cnt", 15 0;
v0x600003395440_0 .var "mxu_ready_reg", 0 0;
v0x6000033954d0_0 .net "mxu_src0_addr", 15 0, L_0x6000030d55e0;  1 drivers
v0x600003395560_0 .net "mxu_src1_addr", 15 0, L_0x6000030d5680;  1 drivers
v0x6000033955f0_0 .var "mxu_start_array", 0 0;
v0x600003395680_0 .var "mxu_start_array_d", 0 0;
v0x600003395710_0 .var "mxu_state", 2 0;
v0x6000033957a0_0 .net "mxu_subop", 7 0, L_0x6000030d54a0;  1 drivers
v0x600003395830_0 .net "mxu_w_addr", 19 0, L_0x6000030db660;  1 drivers
v0x6000033958c0_0 .net "mxu_w_rdata", 255 0, v0x6000033ef8d0_0;  1 drivers
v0x600003395950_0 .net "mxu_w_re", 0 0, L_0x6000030db700;  1 drivers
v0x6000033959e0_0 .net "mxu_w_ready", 0 0, L_0x6000030dea80;  1 drivers
v0x600003395a70_0 .net "noc_data_write", 0 0, L_0x600002ac9960;  1 drivers
v0x600003395b00_0 .net "noc_rx_addr", 19 0, v0x6000033978d0_0;  1 drivers
v0x600003395b90_0 .net "noc_rx_data", 255 0, v0x600003397960_0;  1 drivers
v0x600003395c20_0 .net "noc_rx_is_instr", 0 0, v0x6000033979f0_0;  1 drivers
v0x600003395cb0_0 .net "noc_rx_ready", 0 0, L_0x6000030deda0;  alias, 1 drivers
v0x600003395d40_0 .net "noc_rx_valid", 0 0, v0x600003397b10_0;  1 drivers
v0x600003395dd0_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  alias, 1 drivers
v0x600003395e60_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  alias, 1 drivers
v0x600003395ef0_0 .net "noc_tx_ready", 0 0, v0x600003397cc0_0;  1 drivers
v0x600003395f80_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  alias, 1 drivers
v0x600003396010_0 .net "rst_n", 0 0, v0x600003398090_0;  1 drivers
v0x6000033960a0_0 .net "sync_grant", 0 0, v0x600003398120_0;  1 drivers
v0x600003396130_0 .net "sync_request", 0 0, L_0x600002ac5340;  alias, 1 drivers
v0x6000033961c0_0 .net "systolic_busy", 0 0, L_0x600002ac8a80;  1 drivers
v0x600003396250_0 .net "systolic_done", 0 0, L_0x6000030db020;  1 drivers
v0x6000033962e0_0 .net "systolic_result", 127 0, L_0x6000030dabc0;  1 drivers
v0x600003396370_0 .net "systolic_result_valid", 0 0, L_0x600002ac8b60;  1 drivers
v0x600003396400_0 .net "tpc_busy", 0 0, L_0x600002ac5500;  alias, 1 drivers
v0x600003396490_0 .net "tpc_done", 0 0, L_0x600002ac53b0;  alias, 1 drivers
v0x600003396520_0 .net "tpc_error", 0 0, L_0x600002ac52d0;  alias, 1 drivers
v0x6000033965b0_0 .net "tpc_start", 0 0, v0x6000033983f0_0;  1 drivers
v0x600003396640_0 .net "tpc_start_pc", 19 0, v0x600003398480_0;  1 drivers
v0x6000033966d0_0 .net "vpu_lcp_done", 0 0, L_0x600002ac8e70;  1 drivers
v0x600003396760_0 .net "vpu_lcp_ready", 0 0, L_0x6000030dd9a0;  1 drivers
v0x6000033967f0_0 .net "vpu_sram_addr", 19 0, v0x600003391710_0;  1 drivers
v0x600003396880_0 .net "vpu_sram_rdata", 255 0, L_0x600002ac9810;  1 drivers
v0x600003396910_0 .net "vpu_sram_re", 0 0, L_0x600002ac9030;  1 drivers
v0x6000033969a0_0 .net "vpu_sram_ready", 0 0, L_0x6000030deb20;  1 drivers
v0x600003396a30_0 .net "vpu_sram_wdata", 255 0, L_0x600002ac8f50;  1 drivers
v0x600003396ac0_0 .net "vpu_sram_we", 0 0, L_0x600002ac8fc0;  1 drivers
v0x600003396b50_0 .var "weight_load_col_d", 1 0;
v0x600003396be0_0 .var "weight_load_en_d", 0 0;
L_0x6000030d54a0 .part v0x6000033f3600_0, 112, 8;
L_0x6000030d5540 .part v0x6000033f3600_0, 96, 16;
L_0x6000030d55e0 .part v0x6000033f3600_0, 80, 16;
L_0x6000030d5680 .part v0x6000033f3600_0, 64, 16;
L_0x6000030d5720 .part v0x6000033f3600_0, 48, 16;
L_0x6000030d57c0 .part v0x6000033f3600_0, 32, 16;
L_0x6000030d5860 .part v0x6000033f3600_0, 16, 16;
L_0x6000030db480 .part v0x6000033ef8d0_0, 0, 32;
L_0x6000030db520 .concat [ 16 4 0 0], L_0x6000030d5680, L_0x15009a530;
L_0x6000030db5c0 .concat [ 5 15 0 0], v0x600003394e10_0, L_0x15009a578;
L_0x6000030db660 .arith/sum 20, L_0x6000030db520, L_0x6000030db5c0;
L_0x6000030db700 .cmp/eq 3, v0x600003395710_0, L_0x15009a5c0;
L_0x6000030db7a0 .concat [ 16 4 0 0], L_0x6000030d55e0, L_0x15009a608;
L_0x6000030db840 .concat [ 16 4 0 0], v0x600003394ea0_0, L_0x15009a650;
L_0x6000030db8e0 .arith/sum 20, L_0x6000030db7a0, L_0x6000030db840;
L_0x6000030db980 .cmp/eq 3, v0x600003395710_0, L_0x15009a698;
L_0x6000030dba20 .concat [ 16 4 0 0], L_0x6000030d5540, L_0x15009a6e0;
L_0x6000030dbac0 .concat [ 16 4 0 0], v0x6000033953b0_0, L_0x15009a728;
L_0x6000030dbb60 .arith/sum 20, L_0x6000030dba20, L_0x6000030dbac0;
L_0x6000030dbca0 .part L_0x6000030dabc0, 0, 128;
L_0x6000030dbd40 .concat [ 128 128 0 0], L_0x6000030dbca0, L_0x15009a770;
L_0x6000030dbc00 .cmp/eq 3, v0x600003395710_0, L_0x15009a7b8;
L_0x6000030dbde0 .cmp/eq 3, v0x600003395710_0, L_0x15009a800;
L_0x6000030deda0 .reduce/nor L_0x600002ac5500;
L_0x6000030dee40 .reduce/nor v0x6000033979f0_0;
S_0x14c694f80 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x14c66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14c81b400 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14c81b440 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14c81b480 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14c81b4c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14c81b500 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14c81b540 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14c81b580 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14c81b5c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14c81b600 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14c81b640 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14c81b680 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14c81b6c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14c81b700 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14c81b740 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14c81b780 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14c81b7c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14c81b800 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14c81b840 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14c81b880 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14c81b8c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14c81b900 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002ac90a0 .functor BUFZ 1, v0x6000033f0510_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac9180 .functor BUFZ 256, v0x6000033f1170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002ac91f0 .functor BUFZ 1, v0x6000033f1290_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac9260 .functor BUFZ 1, v0x6000033f0fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac92d0 .functor BUFZ 40, v0x6000033cf450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002ac9340 .functor BUFZ 8, v0x6000033cf570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002ac93b0 .functor BUFZ 1, v0x6000033cf720_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac9420 .functor BUFZ 256, v0x6000033cfcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002ac9490 .functor BUFZ 1, v0x6000033cfde0_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac9500 .functor BUFZ 1, v0x6000033c86c0_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac9570 .functor BUFZ 40, v0x6000033cf060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002ac95e0 .functor BUFZ 8, v0x6000033cf180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002ac96c0 .functor BUFZ 1, v0x6000033cf330_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac9730 .functor BUFZ 1, v0x6000033cfb10_0, C4<0>, C4<0>, C4<0>;
L_0x15009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033cef40_0 .net/2u *"_ivl_14", 3 0, L_0x15009a920;  1 drivers
v0x6000033cefd0_0 .net "axi_araddr", 39 0, L_0x600002ac9570;  alias, 1 drivers
v0x6000033cf060_0 .var "axi_araddr_reg", 39 0;
v0x6000033cf0f0_0 .net "axi_arlen", 7 0, L_0x600002ac95e0;  alias, 1 drivers
v0x6000033cf180_0 .var "axi_arlen_reg", 7 0;
v0x6000033cf210_0 .net "axi_arready", 0 0, v0x600003396d90_0;  alias, 1 drivers
v0x6000033cf2a0_0 .net "axi_arvalid", 0 0, L_0x600002ac96c0;  alias, 1 drivers
v0x6000033cf330_0 .var "axi_arvalid_reg", 0 0;
v0x6000033cf3c0_0 .net "axi_awaddr", 39 0, L_0x600002ac92d0;  alias, 1 drivers
v0x6000033cf450_0 .var "axi_awaddr_reg", 39 0;
v0x6000033cf4e0_0 .net "axi_awlen", 7 0, L_0x600002ac9340;  alias, 1 drivers
v0x6000033cf570_0 .var "axi_awlen_reg", 7 0;
v0x6000033cf600_0 .net "axi_awready", 0 0, v0x600003396fd0_0;  alias, 1 drivers
v0x6000033cf690_0 .net "axi_awvalid", 0 0, L_0x600002ac93b0;  alias, 1 drivers
v0x6000033cf720_0 .var "axi_awvalid_reg", 0 0;
v0x6000033cf7b0_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x6000033cf840_0 .net "axi_bresp", 1 0, v0x600003397180_0;  alias, 1 drivers
v0x6000033cf8d0_0 .net "axi_bvalid", 0 0, v0x600003397210_0;  alias, 1 drivers
v0x6000033cf960_0 .net "axi_rdata", 255 0, v0x6000033972a0_0;  alias, 1 drivers
v0x6000033cf9f0_0 .net "axi_rlast", 0 0, v0x600003397330_0;  alias, 1 drivers
v0x6000033cfa80_0 .net "axi_rready", 0 0, L_0x600002ac9730;  alias, 1 drivers
v0x6000033cfb10_0 .var "axi_rready_reg", 0 0;
v0x6000033cfba0_0 .net "axi_rvalid", 0 0, v0x600003397450_0;  alias, 1 drivers
v0x6000033cfc30_0 .net "axi_wdata", 255 0, L_0x600002ac9420;  alias, 1 drivers
v0x6000033cfcc0_0 .var "axi_wdata_reg", 255 0;
v0x6000033cfd50_0 .net "axi_wlast", 0 0, L_0x600002ac9490;  alias, 1 drivers
v0x6000033cfde0_0 .var "axi_wlast_reg", 0 0;
v0x6000033cfe70_0 .net "axi_wready", 0 0, v0x600003397600_0;  alias, 1 drivers
v0x6000033cff00_0 .net "axi_wvalid", 0 0, L_0x600002ac9500;  alias, 1 drivers
v0x6000033c86c0_0 .var "axi_wvalid_reg", 0 0;
v0x6000033c8630_0 .net "cfg_cols", 11 0, L_0x6000030ddcc0;  1 drivers
v0x6000033f0000_0 .net "cfg_rows", 11 0, L_0x6000030ddc20;  1 drivers
v0x6000033f0090_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033f0120_0 .net "cmd", 127 0, v0x6000033f2910_0;  alias, 1 drivers
v0x6000033f01b0_0 .net "cmd_done", 0 0, L_0x600002ac90a0;  alias, 1 drivers
v0x6000033f0240_0 .net "cmd_ready", 0 0, L_0x6000030ddea0;  alias, 1 drivers
v0x6000033f02d0_0 .net "cmd_valid", 0 0, L_0x600002ac55e0;  alias, 1 drivers
v0x6000033f0360_0 .var "col_count", 11 0;
v0x6000033f03f0_0 .var "cols_cfg", 11 0;
v0x6000033f0480_0 .var "data_buf", 255 0;
v0x6000033f0510_0 .var "done_reg", 0 0;
v0x6000033f05a0_0 .net "ext_addr", 39 0, L_0x6000030ddae0;  1 drivers
v0x6000033f0630_0 .var "ext_base", 39 0;
v0x6000033f06c0_0 .var "ext_ptr", 39 0;
v0x6000033f0750_0 .net "ext_stride", 11 0, L_0x6000030ddd60;  1 drivers
v0x6000033f07e0_0 .var "ext_stride_cfg", 11 0;
v0x6000033f0870_0 .net "int_addr", 19 0, L_0x6000030ddb80;  1 drivers
v0x6000033f0900_0 .var "int_base", 19 0;
v0x6000033f0990_0 .var "int_ptr", 19 0;
v0x6000033f0a20_0 .net "int_stride", 11 0, L_0x6000030dde00;  1 drivers
v0x6000033f0ab0_0 .var "int_stride_cfg", 11 0;
v0x6000033f0b40_0 .var "op_type", 7 0;
v0x6000033f0bd0_0 .var "row_count", 11 0;
v0x6000033f0c60_0 .var "rows_cfg", 11 0;
v0x6000033f0cf0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033f0d80_0 .net "sram_addr", 19 0, v0x6000033f0e10_0;  alias, 1 drivers
v0x6000033f0e10_0 .var "sram_addr_reg", 19 0;
v0x6000033f0ea0_0 .net "sram_rdata", 255 0, L_0x600002ac9880;  alias, 1 drivers
v0x6000033f0f30_0 .net "sram_re", 0 0, L_0x600002ac9260;  alias, 1 drivers
v0x6000033f0fc0_0 .var "sram_re_reg", 0 0;
v0x6000033f1050_0 .net "sram_ready", 0 0, L_0x6000030ded00;  alias, 1 drivers
v0x6000033f10e0_0 .net "sram_wdata", 255 0, L_0x600002ac9180;  alias, 1 drivers
v0x6000033f1170_0 .var "sram_wdata_reg", 255 0;
v0x6000033f1200_0 .net "sram_we", 0 0, L_0x600002ac91f0;  alias, 1 drivers
v0x6000033f1290_0 .var "sram_we_reg", 0 0;
v0x6000033f1320_0 .var "state", 3 0;
v0x6000033f13b0_0 .net "subop", 7 0, L_0x6000030dda40;  1 drivers
E_0x6000014898c0/0 .event negedge, v0x6000033f0cf0_0;
E_0x6000014898c0/1 .event posedge, v0x6000033f0090_0;
E_0x6000014898c0 .event/or E_0x6000014898c0/0, E_0x6000014898c0/1;
L_0x6000030dda40 .part v0x6000033f2910_0, 112, 8;
L_0x6000030ddae0 .part v0x6000033f2910_0, 72, 40;
L_0x6000030ddb80 .part v0x6000033f2910_0, 52, 20;
L_0x6000030ddc20 .part v0x6000033f2910_0, 40, 12;
L_0x6000030ddcc0 .part v0x6000033f2910_0, 28, 12;
L_0x6000030ddd60 .part v0x6000033f2910_0, 16, 12;
L_0x6000030dde00 .part v0x6000033f2910_0, 4, 12;
L_0x6000030ddea0 .cmp/eq 4, v0x6000033f1320_0, L_0x15009a920;
S_0x14c66ace0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x14c66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14c80f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14c80f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14c80f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14c80f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14c80f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14c80f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14c80f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14c80f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14c80f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14c80f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14c80f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14c80f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14c80f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14c80f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14c80f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14c80f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14c80f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14c80f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14c80f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14c80f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14c80f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14c80f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14c80f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14c80f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14c80fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14c80fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14c80fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600002ac6300 .functor AND 1, L_0x6000030d4820, L_0x6000030d45a0, C4<1>, C4<1>;
L_0x600002ac5a40 .functor AND 1, L_0x600002ac6300, L_0x6000030d4dc0, C4<1>, C4<1>;
L_0x600002ac5810 .functor BUFZ 20, v0x6000033f2f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002ac5880 .functor BUFZ 1, v0x6000033f30f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac57a0 .functor BUFZ 1, v0x6000033f3840_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac56c0 .functor BUFZ 1, v0x6000033f4480_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac55e0 .functor BUFZ 1, v0x6000033f2b50_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac5490 .functor AND 1, L_0x6000030d5220, L_0x6000030d52c0, C4<1>, C4<1>;
L_0x600002ac5500 .functor AND 1, L_0x600002ac5490, L_0x6000030d5360, C4<1>, C4<1>;
L_0x600002ac53b0 .functor BUFZ 1, v0x6000033f2c70_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac52d0 .functor BUFZ 1, v0x6000033f2d90_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac5340 .functor BUFZ 1, v0x6000033f4090_0, C4<0>, C4<0>, C4<0>;
L_0x150098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f14d0_0 .net *"_ivl_11", 23 0, L_0x150098010;  1 drivers
L_0x150098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f1560_0 .net/2u *"_ivl_12", 31 0, L_0x150098058;  1 drivers
v0x6000033f15f0_0 .net *"_ivl_14", 0 0, L_0x6000030d4820;  1 drivers
v0x6000033f1680_0 .net *"_ivl_16", 31 0, L_0x6000030d4640;  1 drivers
L_0x1500980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f1710_0 .net *"_ivl_19", 23 0, L_0x1500980a0;  1 drivers
L_0x1500980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f17a0_0 .net/2u *"_ivl_20", 31 0, L_0x1500980e8;  1 drivers
v0x6000033f1830_0 .net *"_ivl_22", 0 0, L_0x6000030d45a0;  1 drivers
v0x6000033f18c0_0 .net *"_ivl_25", 0 0, L_0x600002ac6300;  1 drivers
v0x6000033f1950_0 .net *"_ivl_26", 31 0, L_0x6000030d4500;  1 drivers
L_0x150098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f19e0_0 .net *"_ivl_29", 23 0, L_0x150098130;  1 drivers
L_0x150098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f1a70_0 .net/2u *"_ivl_30", 31 0, L_0x150098178;  1 drivers
v0x6000033f1b00_0 .net *"_ivl_32", 0 0, L_0x6000030d4dc0;  1 drivers
v0x6000033f1b90_0 .net *"_ivl_36", 31 0, L_0x6000030d4e60;  1 drivers
L_0x1500981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f1c20_0 .net *"_ivl_39", 23 0, L_0x1500981c0;  1 drivers
L_0x150098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f1cb0_0 .net/2u *"_ivl_40", 31 0, L_0x150098208;  1 drivers
v0x6000033f1d40_0 .net *"_ivl_44", 31 0, L_0x6000030d4fa0;  1 drivers
L_0x150098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f1dd0_0 .net *"_ivl_47", 23 0, L_0x150098250;  1 drivers
L_0x150098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f1e60_0 .net/2u *"_ivl_48", 31 0, L_0x150098298;  1 drivers
v0x6000033f1ef0_0 .net *"_ivl_52", 31 0, L_0x6000030d50e0;  1 drivers
L_0x1500982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f1f80_0 .net *"_ivl_55", 23 0, L_0x1500982e0;  1 drivers
L_0x150098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f2010_0 .net/2u *"_ivl_56", 31 0, L_0x150098328;  1 drivers
L_0x150098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033f20a0_0 .net/2u *"_ivl_76", 3 0, L_0x150098370;  1 drivers
v0x6000033f2130_0 .net *"_ivl_78", 0 0, L_0x6000030d5220;  1 drivers
v0x6000033f21c0_0 .net *"_ivl_8", 31 0, L_0x6000030d4d20;  1 drivers
L_0x1500983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000033f2250_0 .net/2u *"_ivl_80", 3 0, L_0x1500983b8;  1 drivers
v0x6000033f22e0_0 .net *"_ivl_82", 0 0, L_0x6000030d52c0;  1 drivers
v0x6000033f2370_0 .net *"_ivl_85", 0 0, L_0x600002ac5490;  1 drivers
L_0x150098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000033f2400_0 .net/2u *"_ivl_86", 3 0, L_0x150098400;  1 drivers
v0x6000033f2490_0 .net *"_ivl_88", 0 0, L_0x6000030d5360;  1 drivers
v0x6000033f2520_0 .net "all_done", 0 0, L_0x600002ac5a40;  1 drivers
v0x6000033f25b0_0 .net "busy", 0 0, L_0x600002ac5500;  alias, 1 drivers
v0x6000033f2640_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033f26d0_0 .var "decoded_opcode", 7 0;
v0x6000033f2760_0 .var "decoded_subop", 7 0;
v0x6000033f27f0_0 .net "dma_clear", 0 0, L_0x6000030d5180;  1 drivers
v0x6000033f2880_0 .net "dma_cmd", 127 0, v0x6000033f2910_0;  alias, 1 drivers
v0x6000033f2910_0 .var "dma_cmd_reg", 127 0;
v0x6000033f29a0_0 .net "dma_done", 0 0, L_0x600002ac90a0;  alias, 1 drivers
v0x6000033f2a30_0 .net "dma_ready", 0 0, L_0x6000030ddea0;  alias, 1 drivers
v0x6000033f2ac0_0 .net "dma_valid", 0 0, L_0x600002ac55e0;  alias, 1 drivers
v0x6000033f2b50_0 .var "dma_valid_reg", 0 0;
v0x6000033f2be0_0 .net "done", 0 0, L_0x600002ac53b0;  alias, 1 drivers
v0x6000033f2c70_0 .var "done_reg", 0 0;
v0x6000033f2d00_0 .net "error", 0 0, L_0x600002ac52d0;  alias, 1 drivers
v0x6000033f2d90_0 .var "error_reg", 0 0;
v0x6000033f2e20_0 .net "global_sync_in", 0 0, v0x600003397840_0;  alias, 1 drivers
v0x6000033f2eb0_0 .net "imem_addr", 19 0, L_0x600002ac5810;  alias, 1 drivers
v0x6000033f2f40_0 .var "imem_addr_reg", 19 0;
v0x6000033f2fd0_0 .net "imem_data", 127 0, v0x600003394360_0;  alias, 1 drivers
v0x6000033f3060_0 .net "imem_re", 0 0, L_0x600002ac5880;  alias, 1 drivers
v0x6000033f30f0_0 .var "imem_re_reg", 0 0;
v0x6000033f3180_0 .net "imem_valid", 0 0, L_0x600002ac6290;  alias, 1 drivers
v0x6000033f3210_0 .var "instr_reg", 127 0;
v0x6000033f32a0_0 .net "loop_count", 15 0, L_0x6000030d4be0;  1 drivers
v0x6000033f3330 .array "loop_counter", 3 0, 15 0;
v0x6000033f33c0_0 .var "loop_sp", 1 0;
v0x6000033f3450 .array "loop_start_addr", 3 0, 19 0;
v0x6000033f34e0_0 .net "mxu_clear", 0 0, L_0x6000030d4f00;  1 drivers
v0x6000033f3570_0 .net "mxu_cmd", 127 0, v0x6000033f3600_0;  alias, 1 drivers
v0x6000033f3600_0 .var "mxu_cmd_reg", 127 0;
v0x6000033f3690_0 .net "mxu_done", 0 0, L_0x600002ac8d20;  alias, 1 drivers
v0x6000033f3720_0 .net "mxu_ready", 0 0, L_0x600002ac8cb0;  alias, 1 drivers
v0x6000033f37b0_0 .net "mxu_valid", 0 0, L_0x600002ac57a0;  alias, 1 drivers
v0x6000033f3840_0 .var "mxu_valid_reg", 0 0;
v0x6000033f38d0_0 .net "opcode", 7 0, L_0x6000030d4aa0;  1 drivers
v0x6000033f3960_0 .var "pc", 19 0;
v0x6000033f39f0_0 .var "pending_dma", 7 0;
v0x6000033f3a80_0 .var "pending_mxu", 7 0;
v0x6000033f3b10_0 .var "pending_vpu", 7 0;
v0x6000033f3ba0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033f3c30_0 .net "start", 0 0, v0x6000033983f0_0;  alias, 1 drivers
v0x6000033f3cc0_0 .net "start_pc", 19 0, v0x600003398480_0;  alias, 1 drivers
v0x6000033f3d50_0 .var "state", 3 0;
v0x6000033f3de0_0 .net "subop", 7 0, L_0x6000030d4b40;  1 drivers
v0x6000033f3e70_0 .net "sync_grant", 0 0, v0x600003398120_0;  alias, 1 drivers
v0x6000033f3f00_0 .net "sync_mask", 7 0, L_0x6000030d4c80;  1 drivers
v0x6000033f4000_0 .net "sync_request", 0 0, L_0x600002ac5340;  alias, 1 drivers
v0x6000033f4090_0 .var "sync_request_reg", 0 0;
v0x6000033f4120_0 .net "vpu_clear", 0 0, L_0x6000030d5040;  1 drivers
v0x6000033f41b0_0 .net "vpu_cmd", 127 0, v0x6000033f4240_0;  alias, 1 drivers
v0x6000033f4240_0 .var "vpu_cmd_reg", 127 0;
v0x6000033f42d0_0 .net "vpu_done", 0 0, L_0x600002ac8e70;  alias, 1 drivers
v0x6000033f4360_0 .net "vpu_ready", 0 0, L_0x6000030dd9a0;  alias, 1 drivers
v0x6000033f43f0_0 .net "vpu_valid", 0 0, L_0x600002ac56c0;  alias, 1 drivers
v0x6000033f4480_0 .var "vpu_valid_reg", 0 0;
L_0x6000030d4aa0 .part v0x600003394360_0, 120, 8;
L_0x6000030d4b40 .part v0x600003394360_0, 112, 8;
L_0x6000030d4be0 .part v0x600003394360_0, 32, 16;
L_0x6000030d4c80 .part v0x600003394360_0, 104, 8;
L_0x6000030d4d20 .concat [ 8 24 0 0], v0x6000033f3a80_0, L_0x150098010;
L_0x6000030d4820 .cmp/eq 32, L_0x6000030d4d20, L_0x150098058;
L_0x6000030d4640 .concat [ 8 24 0 0], v0x6000033f3b10_0, L_0x1500980a0;
L_0x6000030d45a0 .cmp/eq 32, L_0x6000030d4640, L_0x1500980e8;
L_0x6000030d4500 .concat [ 8 24 0 0], v0x6000033f39f0_0, L_0x150098130;
L_0x6000030d4dc0 .cmp/eq 32, L_0x6000030d4500, L_0x150098178;
L_0x6000030d4e60 .concat [ 8 24 0 0], v0x6000033f3a80_0, L_0x1500981c0;
L_0x6000030d4f00 .cmp/eq 32, L_0x6000030d4e60, L_0x150098208;
L_0x6000030d4fa0 .concat [ 8 24 0 0], v0x6000033f3b10_0, L_0x150098250;
L_0x6000030d5040 .cmp/eq 32, L_0x6000030d4fa0, L_0x150098298;
L_0x6000030d50e0 .concat [ 8 24 0 0], v0x6000033f39f0_0, L_0x1500982e0;
L_0x6000030d5180 .cmp/eq 32, L_0x6000030d50e0, L_0x150098328;
L_0x6000030d5220 .cmp/ne 4, v0x6000033f3d50_0, L_0x150098370;
L_0x6000030d52c0 .cmp/ne 4, v0x6000033f3d50_0, L_0x1500983b8;
L_0x6000030d5360 .cmp/ne 4, v0x6000033f3d50_0, L_0x150098400;
S_0x14c66a8a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14c66ace0;
 .timescale 0 0;
v0x6000033f1440_0 .var/i "i", 31 0;
S_0x14c690730 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x14c66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14c68e0e0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14c68e120 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14c68e160 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14c68e1a0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14c68e1e0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14c68e220 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14c68e260 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14c68e2a0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002ac8850 .functor OR 1, L_0x6000030dac60, L_0x6000030dad00, C4<0>, C4<0>;
L_0x600002ac88c0 .functor AND 1, L_0x6000030dada0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac8930 .functor AND 1, L_0x600002ac88c0, L_0x6000030dae40, C4<1>, C4<1>;
L_0x600002ac89a0 .functor OR 1, L_0x600002ac8850, L_0x600002ac8930, C4<0>, C4<0>;
L_0x600002ac8a10 .functor BUFZ 1, L_0x600002ac89a0, C4<0>, C4<0>, C4<0>;
L_0x600002ac8a80 .functor AND 1, L_0x6000030daee0, L_0x6000030daf80, C4<1>, C4<1>;
L_0x600002ac8af0 .functor AND 1, L_0x6000030db160, L_0x6000030db200, C4<1>, C4<1>;
L_0x600002ac8b60 .functor AND 1, L_0x600002ac8af0, L_0x6000030db3e0, C4<1>, C4<1>;
v0x6000033ead00_0 .net *"_ivl_101", 0 0, L_0x6000030db3e0;  1 drivers
L_0x15009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033ead90_0 .net/2u *"_ivl_37", 2 0, L_0x15009a188;  1 drivers
v0x6000033eae20_0 .net *"_ivl_39", 0 0, L_0x6000030dac60;  1 drivers
L_0x15009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000033eaeb0_0 .net/2u *"_ivl_41", 2 0, L_0x15009a1d0;  1 drivers
v0x6000033eaf40_0 .net *"_ivl_43", 0 0, L_0x6000030dad00;  1 drivers
v0x6000033eafd0_0 .net *"_ivl_46", 0 0, L_0x600002ac8850;  1 drivers
L_0x15009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033eb060_0 .net/2u *"_ivl_47", 2 0, L_0x15009a218;  1 drivers
v0x6000033eb0f0_0 .net *"_ivl_49", 0 0, L_0x6000030dada0;  1 drivers
v0x6000033eb180_0 .net *"_ivl_52", 0 0, L_0x600002ac88c0;  1 drivers
v0x6000033eb210_0 .net *"_ivl_54", 0 0, L_0x6000030dae40;  1 drivers
v0x6000033eb2a0_0 .net *"_ivl_56", 0 0, L_0x600002ac8930;  1 drivers
L_0x15009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033eb330_0 .net/2u *"_ivl_61", 2 0, L_0x15009a260;  1 drivers
v0x6000033eb3c0_0 .net *"_ivl_63", 0 0, L_0x6000030daee0;  1 drivers
L_0x15009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000033eb450_0 .net/2u *"_ivl_65", 2 0, L_0x15009a2a8;  1 drivers
v0x6000033eb4e0_0 .net *"_ivl_67", 0 0, L_0x6000030daf80;  1 drivers
L_0x15009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000033eb570_0 .net/2u *"_ivl_71", 2 0, L_0x15009a2f0;  1 drivers
L_0x15009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033eb600_0 .net/2u *"_ivl_75", 2 0, L_0x15009a338;  1 drivers
L_0x15009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000033eb690_0 .net/2u *"_ivl_81", 2 0, L_0x15009a3c8;  1 drivers
v0x6000033eb720_0 .net *"_ivl_83", 0 0, L_0x6000030db160;  1 drivers
v0x6000033eb7b0_0 .net *"_ivl_85", 0 0, L_0x6000030db200;  1 drivers
v0x6000033eb840_0 .net *"_ivl_88", 0 0, L_0x600002ac8af0;  1 drivers
v0x6000033eb8d0_0 .net *"_ivl_89", 31 0, L_0x6000030db2a0;  1 drivers
L_0x15009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033eb960_0 .net *"_ivl_92", 15 0, L_0x15009a410;  1 drivers
L_0x15009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000033eb9f0_0 .net *"_ivl_93", 31 0, L_0x15009aa88;  1 drivers
L_0x15009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000033eba80_0 .net/2u *"_ivl_97", 31 0, L_0x15009a458;  1 drivers
v0x6000033ebb10_0 .net *"_ivl_99", 31 0, L_0x6000030db340;  1 drivers
v0x6000033ebba0_0 .net "act_data", 31 0, v0x600003393060_0;  1 drivers
v0x6000033ebc30 .array "act_h", 19 0;
v0x6000033ebc30_0 .net v0x6000033ebc30 0, 7 0, L_0x600002ac5180; 1 drivers
v0x6000033ebc30_1 .net v0x6000033ebc30 1, 7 0, v0x6000033f55f0_0; 1 drivers
v0x6000033ebc30_2 .net v0x6000033ebc30 2, 7 0, v0x6000033f6b50_0; 1 drivers
v0x6000033ebc30_3 .net v0x6000033ebc30 3, 7 0, v0x6000033f8120_0; 1 drivers
v0x6000033ebc30_4 .net v0x6000033ebc30 4, 7 0, v0x6000033f9680_0; 1 drivers
v0x6000033ebc30_5 .net v0x6000033ebc30 5, 7 0, L_0x600002ac5030; 1 drivers
v0x6000033ebc30_6 .net v0x6000033ebc30 6, 7 0, v0x6000033fabe0_0; 1 drivers
v0x6000033ebc30_7 .net v0x6000033ebc30 7, 7 0, v0x6000033fc1b0_0; 1 drivers
v0x6000033ebc30_8 .net v0x6000033ebc30 8, 7 0, v0x6000033fd710_0; 1 drivers
v0x6000033ebc30_9 .net v0x6000033ebc30 9, 7 0, v0x6000033fec70_0; 1 drivers
v0x6000033ebc30_10 .net v0x6000033ebc30 10, 7 0, L_0x600002ac50a0; 1 drivers
v0x6000033ebc30_11 .net v0x6000033ebc30 11, 7 0, v0x6000033e0240_0; 1 drivers
v0x6000033ebc30_12 .net v0x6000033ebc30 12, 7 0, v0x6000033e17a0_0; 1 drivers
v0x6000033ebc30_13 .net v0x6000033ebc30 13, 7 0, v0x6000033e2d00_0; 1 drivers
v0x6000033ebc30_14 .net v0x6000033ebc30 14, 7 0, v0x6000033e42d0_0; 1 drivers
v0x6000033ebc30_15 .net v0x6000033ebc30 15, 7 0, L_0x600002ac4f50; 1 drivers
v0x6000033ebc30_16 .net v0x6000033ebc30 16, 7 0, v0x6000033e5830_0; 1 drivers
v0x6000033ebc30_17 .net v0x6000033ebc30 17, 7 0, v0x6000033e6d90_0; 1 drivers
v0x6000033ebc30_18 .net v0x6000033ebc30 18, 7 0, v0x6000033e8360_0; 1 drivers
v0x6000033ebc30_19 .net v0x6000033ebc30 19, 7 0, v0x6000033e98c0_0; 1 drivers
v0x6000033ebcc0_0 .net "act_ready", 0 0, L_0x6000030db0c0;  1 drivers
v0x6000033ebd50_0 .net "act_valid", 0 0, v0x600003393180_0;  1 drivers
v0x6000033ebde0_0 .net "busy", 0 0, L_0x600002ac8a80;  alias, 1 drivers
v0x6000033ebe70_0 .net "cfg_k_tiles", 15 0, L_0x6000030d5860;  alias, 1 drivers
L_0x15009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000033ebf00_0 .net "clear_acc", 0 0, L_0x15009a4a0;  1 drivers
v0x6000033ec000_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033ec090_0 .var "cycle_count", 15 0;
v0x6000033ec120_0 .var "cycle_count_next", 15 0;
v0x6000033f4510_5 .array/port v0x6000033f4510, 5;
v0x6000033ec1b0 .array "deskew_output", 3 0;
v0x6000033ec1b0_0 .net v0x6000033ec1b0 0, 31 0, v0x6000033f4510_5; 1 drivers
v0x6000033f4630_3 .array/port v0x6000033f4630, 3;
v0x6000033ec1b0_1 .net v0x6000033ec1b0 1, 31 0, v0x6000033f4630_3; 1 drivers
v0x6000033f4750_1 .array/port v0x6000033f4750, 1;
v0x6000033ec1b0_2 .net v0x6000033ec1b0 2, 31 0, v0x6000033f4750_1; 1 drivers
v0x6000033ec1b0_3 .net v0x6000033ec1b0 3, 31 0, L_0x600002ac8620; 1 drivers
v0x6000033ec240_0 .net "done", 0 0, L_0x6000030db020;  alias, 1 drivers
L_0x15009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000033ec2d0_0 .net "drain_delay", 15 0, L_0x15009a380;  1 drivers
v0x6000033ec360_0 .net "pe_enable", 0 0, L_0x600002ac89a0;  1 drivers
v0x6000033ec3f0 .array "psum_bottom", 3 0;
v0x6000033ec3f0_0 .net v0x6000033ec3f0 0, 31 0, L_0x600002ac8310; 1 drivers
v0x6000033ec3f0_1 .net v0x6000033ec3f0 1, 31 0, L_0x600002ac83f0; 1 drivers
v0x6000033ec3f0_2 .net v0x6000033ec3f0 2, 31 0, L_0x600002ac84d0; 1 drivers
v0x6000033ec3f0_3 .net v0x6000033ec3f0 3, 31 0, L_0x600002ac85b0; 1 drivers
L_0x150098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ec480 .array "psum_v", 19 0;
v0x6000033ec480_0 .net v0x6000033ec480 0, 31 0, L_0x150098568; 1 drivers
L_0x1500985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ec480_1 .net v0x6000033ec480 1, 31 0, L_0x1500985b0; 1 drivers
L_0x1500985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ec480_2 .net v0x6000033ec480 2, 31 0, L_0x1500985f8; 1 drivers
L_0x150098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ec480_3 .net v0x6000033ec480 3, 31 0, L_0x150098640; 1 drivers
v0x6000033ec480_4 .net v0x6000033ec480 4, 31 0, v0x6000033f5b00_0; 1 drivers
v0x6000033ec480_5 .net v0x6000033ec480 5, 31 0, v0x6000033f7060_0; 1 drivers
v0x6000033ec480_6 .net v0x6000033ec480 6, 31 0, v0x6000033f8630_0; 1 drivers
v0x6000033ec480_7 .net v0x6000033ec480 7, 31 0, v0x6000033f9b90_0; 1 drivers
v0x6000033ec480_8 .net v0x6000033ec480 8, 31 0, v0x6000033fb0f0_0; 1 drivers
v0x6000033ec480_9 .net v0x6000033ec480 9, 31 0, v0x6000033fc6c0_0; 1 drivers
v0x6000033ec480_10 .net v0x6000033ec480 10, 31 0, v0x6000033fdc20_0; 1 drivers
v0x6000033ec480_11 .net v0x6000033ec480 11, 31 0, v0x6000033ff180_0; 1 drivers
v0x6000033ec480_12 .net v0x6000033ec480 12, 31 0, v0x6000033e0750_0; 1 drivers
v0x6000033ec480_13 .net v0x6000033ec480 13, 31 0, v0x6000033e1cb0_0; 1 drivers
v0x6000033ec480_14 .net v0x6000033ec480 14, 31 0, v0x6000033e3210_0; 1 drivers
v0x6000033ec480_15 .net v0x6000033ec480 15, 31 0, v0x6000033e47e0_0; 1 drivers
v0x6000033ec480_16 .net v0x6000033ec480 16, 31 0, v0x6000033e5d40_0; 1 drivers
v0x6000033ec480_17 .net v0x6000033ec480 17, 31 0, v0x6000033e72a0_0; 1 drivers
v0x6000033ec480_18 .net v0x6000033ec480 18, 31 0, v0x6000033e8870_0; 1 drivers
v0x6000033ec480_19 .net v0x6000033ec480 19, 31 0, v0x6000033e9dd0_0; 1 drivers
v0x6000033ec510_0 .net "result_data", 127 0, L_0x6000030dabc0;  alias, 1 drivers
L_0x15009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000033ec5a0_0 .net "result_ready", 0 0, L_0x15009a4e8;  1 drivers
v0x6000033ec630_0 .net "result_valid", 0 0, L_0x600002ac8b60;  alias, 1 drivers
v0x6000033ec6c0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033ec750_0 .net "skew_enable", 0 0, L_0x600002ac8a10;  1 drivers
v0x6000033ec7e0 .array "skew_input", 3 0;
v0x6000033ec7e0_0 .net v0x6000033ec7e0 0, 7 0, L_0x6000030d59a0; 1 drivers
v0x6000033ec7e0_1 .net v0x6000033ec7e0 1, 7 0, L_0x6000030d5ae0; 1 drivers
v0x6000033ec7e0_2 .net v0x6000033ec7e0 2, 7 0, L_0x6000030d5c20; 1 drivers
v0x6000033ec7e0_3 .net v0x6000033ec7e0 3, 7 0, L_0x6000030d5d60; 1 drivers
v0x6000033ec870 .array "skew_output", 3 0;
v0x6000033ec870_0 .net v0x6000033ec870 0, 7 0, v0x6000033f4870_0; 1 drivers
v0x6000033ec870_1 .net v0x6000033ec870 1, 7 0, v0x6000033f4b40_0; 1 drivers
v0x6000033ec870_2 .net v0x6000033ec870 2, 7 0, v0x6000033f4e10_0; 1 drivers
v0x6000033ec870_3 .net v0x6000033ec870 3, 7 0, v0x6000033f50e0_0; 1 drivers
v0x6000033ec900_0 .net "start", 0 0, v0x600003395680_0;  1 drivers
v0x6000033ec990_0 .var "state", 2 0;
v0x6000033eca20_0 .var "state_next", 2 0;
v0x6000033ecab0_0 .net "weight_load_col", 1 0, v0x600003396b50_0;  1 drivers
v0x6000033ecb40_0 .net "weight_load_data", 31 0, L_0x6000030db480;  1 drivers
v0x6000033ecbd0_0 .net "weight_load_en", 0 0, v0x600003396be0_0;  1 drivers
E_0x60000148a1c0/0 .event anyedge, v0x6000033ec990_0, v0x6000033ec090_0, v0x6000033ec900_0, v0x6000033ecbd0_0;
E_0x60000148a1c0/1 .event anyedge, v0x6000033ebe70_0, v0x6000033ec2d0_0;
E_0x60000148a1c0 .event/or E_0x60000148a1c0/0, E_0x60000148a1c0/1;
L_0x6000030d5900 .part v0x600003393060_0, 0, 8;
L_0x150098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000030d59a0 .functor MUXZ 8, L_0x150098448, L_0x6000030d5900, v0x600003393180_0, C4<>;
L_0x6000030d5a40 .part v0x600003393060_0, 8, 8;
L_0x150098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000030d5ae0 .functor MUXZ 8, L_0x150098490, L_0x6000030d5a40, v0x600003393180_0, C4<>;
L_0x6000030d5b80 .part v0x600003393060_0, 16, 8;
L_0x1500984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000030d5c20 .functor MUXZ 8, L_0x1500984d8, L_0x6000030d5b80, v0x600003393180_0, C4<>;
L_0x6000030d5cc0 .part v0x600003393060_0, 24, 8;
L_0x150098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000030d5d60 .functor MUXZ 8, L_0x150098520, L_0x6000030d5cc0, v0x600003393180_0, C4<>;
L_0x6000030d5f40 .part L_0x6000030db480, 0, 8;
L_0x6000030d6760 .part L_0x6000030db480, 0, 8;
L_0x6000030d6f80 .part L_0x6000030db480, 0, 8;
L_0x6000030d77a0 .part L_0x6000030db480, 0, 8;
L_0x6000030d3b60 .part L_0x6000030db480, 8, 8;
L_0x6000030d3840 .part L_0x6000030db480, 8, 8;
L_0x6000030d2bc0 .part L_0x6000030db480, 8, 8;
L_0x6000030d1f40 .part L_0x6000030db480, 8, 8;
L_0x6000030d15e0 .part L_0x6000030db480, 16, 8;
L_0x6000030d0f00 .part L_0x6000030db480, 16, 8;
L_0x6000030d2260 .part L_0x6000030db480, 16, 8;
L_0x6000030d8460 .part L_0x6000030db480, 16, 8;
L_0x6000030d8c80 .part L_0x6000030db480, 24, 8;
L_0x6000030d94a0 .part L_0x6000030db480, 24, 8;
L_0x6000030d9cc0 .part L_0x6000030db480, 24, 8;
L_0x6000030da4e0 .part L_0x6000030db480, 24, 8;
L_0x6000030dabc0 .concat8 [ 32 32 32 32], L_0x600002ac8690, L_0x600002ac8700, L_0x600002ac8770, L_0x600002ac87e0;
L_0x6000030dac60 .cmp/eq 3, v0x6000033ec990_0, L_0x15009a188;
L_0x6000030dad00 .cmp/eq 3, v0x6000033ec990_0, L_0x15009a1d0;
L_0x6000030dada0 .cmp/eq 3, v0x6000033ec990_0, L_0x15009a218;
L_0x6000030dae40 .reduce/nor v0x600003396be0_0;
L_0x6000030daee0 .cmp/ne 3, v0x6000033ec990_0, L_0x15009a260;
L_0x6000030daf80 .cmp/ne 3, v0x6000033ec990_0, L_0x15009a2a8;
L_0x6000030db020 .cmp/eq 3, v0x6000033ec990_0, L_0x15009a2f0;
L_0x6000030db0c0 .cmp/eq 3, v0x6000033ec990_0, L_0x15009a338;
L_0x6000030db160 .cmp/eq 3, v0x6000033ec990_0, L_0x15009a3c8;
L_0x6000030db200 .cmp/ge 16, v0x6000033ec090_0, L_0x15009a380;
L_0x6000030db2a0 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x15009a410;
L_0x6000030db340 .arith/sum 32, L_0x15009aa88, L_0x15009a458;
L_0x6000030db3e0 .cmp/gt 32, L_0x6000030db340, L_0x6000030db2a0;
S_0x14c689440 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14c690730;
 .timescale 0 0;
P_0x600002fc9900 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002fc9940 .param/l "col" 1 7 248, +C4<00>;
L_0x600002ac8310 .functor BUFZ 32, v0x6000033e5d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14c686df0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14c689440;
 .timescale 0 0;
v0x6000033f4510 .array "delay_stages", 5 0, 31 0;
v0x6000033f45a0_0 .var/i "i", 31 0;
S_0x14c6847a0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14c690730;
 .timescale 0 0;
P_0x600002fc9980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002fc99c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600002ac83f0 .functor BUFZ 32, v0x6000033e72a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14c682150 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14c6847a0;
 .timescale 0 0;
v0x6000033f4630 .array "delay_stages", 3 0, 31 0;
v0x6000033f46c0_0 .var/i "i", 31 0;
S_0x14c67fb00 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14c690730;
 .timescale 0 0;
P_0x600002fc9a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002fc9a40 .param/l "col" 1 7 248, +C4<010>;
L_0x600002ac84d0 .functor BUFZ 32, v0x6000033e8870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14c67d4b0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14c67fb00;
 .timescale 0 0;
v0x6000033f4750 .array "delay_stages", 1 0, 31 0;
v0x6000033f47e0_0 .var/i "i", 31 0;
S_0x14c67ae60 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14c690730;
 .timescale 0 0;
P_0x600002fc9a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002fc9ac0 .param/l "col" 1 7 248, +C4<011>;
L_0x600002ac85b0 .functor BUFZ 32, v0x6000033e9dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14c678810 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14c67ae60;
 .timescale 0 0;
L_0x600002ac8620 .functor BUFZ 32, L_0x600002ac85b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14c6761c0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148a440 .param/l "row" 1 7 142, +C4<00>;
v0x6000033f4900_0 .net *"_ivl_1", 7 0, L_0x6000030d5900;  1 drivers
v0x6000033f4990_0 .net/2u *"_ivl_2", 7 0, L_0x150098448;  1 drivers
S_0x14c673b70 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14c6761c0;
 .timescale 0 0;
v0x6000033f4870_0 .var "out_reg", 7 0;
S_0x14c671520 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148a4c0 .param/l "row" 1 7 142, +C4<01>;
v0x6000033f4bd0_0 .net *"_ivl_1", 7 0, L_0x6000030d5a40;  1 drivers
v0x6000033f4c60_0 .net/2u *"_ivl_2", 7 0, L_0x150098490;  1 drivers
S_0x14c66eed0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14c671520;
 .timescale 0 0;
v0x6000033f4a20 .array "delay_stages", 0 0, 7 0;
v0x6000033f4ab0_0 .var/i "i", 31 0;
v0x6000033f4b40_0 .var "out_reg", 7 0;
S_0x14c66c880 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148a540 .param/l "row" 1 7 142, +C4<010>;
v0x6000033f4ea0_0 .net *"_ivl_1", 7 0, L_0x6000030d5b80;  1 drivers
v0x6000033f4f30_0 .net/2u *"_ivl_2", 7 0, L_0x1500984d8;  1 drivers
S_0x14c620760 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14c66c880;
 .timescale 0 0;
v0x6000033f4cf0 .array "delay_stages", 1 0, 7 0;
v0x6000033f4d80_0 .var/i "i", 31 0;
v0x6000033f4e10_0 .var "out_reg", 7 0;
S_0x14c6208d0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148a5c0 .param/l "row" 1 7 142, +C4<011>;
v0x6000033f5170_0 .net *"_ivl_1", 7 0, L_0x6000030d5cc0;  1 drivers
v0x6000033f5200_0 .net/2u *"_ivl_2", 7 0, L_0x150098520;  1 drivers
S_0x14c60baa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14c6208d0;
 .timescale 0 0;
v0x6000033f4fc0 .array "delay_stages", 2 0, 7 0;
v0x6000033f5050_0 .var/i "i", 31 0;
v0x6000033f50e0_0 .var "out_reg", 7 0;
S_0x14c60bc10 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148a400 .param/l "row" 1 7 213, +C4<00>;
S_0x14c619c40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14c60bc10;
 .timescale 0 0;
P_0x60000148a680 .param/l "col" 1 7 214, +C4<00>;
L_0x600002ac4fc0 .functor AND 1, v0x600003396be0_0, L_0x6000030d5ea0, C4<1>, C4<1>;
L_0x600002ac4e70 .functor AND 1, L_0x6000030d6080, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac4ee0 .functor OR 1, L_0x6000030d5fe0, L_0x600002ac4e70, C4<0>, C4<0>;
L_0x600002ac4d90 .functor AND 1, L_0x15009a4a0, L_0x600002ac4ee0, C4<1>, C4<1>;
L_0x600002ac4e00 .functor AND 1, L_0x600002ac4d90, L_0x6000030d61c0, C4<1>, C4<1>;
v0x6000033f5dd0_0 .net *"_ivl_0", 2 0, L_0x6000030d5e00;  1 drivers
L_0x150098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033f5e60_0 .net/2u *"_ivl_11", 2 0, L_0x150098718;  1 drivers
v0x6000033f5ef0_0 .net *"_ivl_13", 0 0, L_0x6000030d5fe0;  1 drivers
L_0x150098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033f5f80_0 .net/2u *"_ivl_15", 2 0, L_0x150098760;  1 drivers
v0x6000033f6010_0 .net *"_ivl_17", 0 0, L_0x6000030d6080;  1 drivers
v0x6000033f60a0_0 .net *"_ivl_20", 0 0, L_0x600002ac4e70;  1 drivers
v0x6000033f6130_0 .net *"_ivl_22", 0 0, L_0x600002ac4ee0;  1 drivers
v0x6000033f61c0_0 .net *"_ivl_24", 0 0, L_0x600002ac4d90;  1 drivers
v0x6000033f6250_0 .net *"_ivl_25", 31 0, L_0x6000030d6120;  1 drivers
L_0x1500987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f62e0_0 .net *"_ivl_28", 15 0, L_0x1500987a8;  1 drivers
L_0x1500987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f6370_0 .net/2u *"_ivl_29", 31 0, L_0x1500987f0;  1 drivers
L_0x150098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033f6400_0 .net *"_ivl_3", 0 0, L_0x150098688;  1 drivers
v0x6000033f6490_0 .net *"_ivl_31", 0 0, L_0x6000030d61c0;  1 drivers
L_0x1500986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033f6520_0 .net/2u *"_ivl_4", 2 0, L_0x1500986d0;  1 drivers
v0x6000033f65b0_0 .net *"_ivl_6", 0 0, L_0x6000030d5ea0;  1 drivers
v0x6000033f6640_0 .net "do_clear", 0 0, L_0x600002ac4e00;  1 drivers
v0x6000033f66d0_0 .net "load_weight", 0 0, L_0x600002ac4fc0;  1 drivers
v0x6000033f6760_0 .net "weight_in", 7 0, L_0x6000030d5f40;  1 drivers
L_0x6000030d5e00 .concat [ 2 1 0 0], v0x600003396b50_0, L_0x150098688;
L_0x6000030d5ea0 .cmp/eq 3, L_0x6000030d5e00, L_0x1500986d0;
L_0x6000030d5fe0 .cmp/eq 3, v0x6000033ec990_0, L_0x150098718;
L_0x6000030d6080 .cmp/eq 3, v0x6000033ec990_0, L_0x150098760;
L_0x6000030d6120 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x1500987a8;
L_0x6000030d61c0 .cmp/eq 32, L_0x6000030d6120, L_0x1500987f0;
S_0x14c619db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c619c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc9b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc9bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033f5290_0 .net *"_ivl_11", 0 0, L_0x6000030d6440;  1 drivers
v0x6000033f5320_0 .net *"_ivl_12", 15 0, L_0x6000030d64e0;  1 drivers
v0x6000033f53b0_0 .net/s *"_ivl_4", 15 0, L_0x6000030d6260;  1 drivers
v0x6000033f5440_0 .net/s *"_ivl_6", 15 0, L_0x6000030d6300;  1 drivers
v0x6000033f54d0_0 .net/s "a_signed", 7 0, v0x6000033f5680_0;  1 drivers
v0x6000033f5560_0 .net "act_in", 7 0, L_0x600002ac5180;  alias, 1 drivers
v0x6000033f55f0_0 .var "act_out", 7 0;
v0x6000033f5680_0 .var "act_reg", 7 0;
v0x6000033f5710_0 .net "clear_acc", 0 0, L_0x600002ac4e00;  alias, 1 drivers
v0x6000033f57a0_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033f5830_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033f58c0_0 .net "load_weight", 0 0, L_0x600002ac4fc0;  alias, 1 drivers
v0x6000033f5950_0 .net/s "product", 15 0, L_0x6000030d63a0;  1 drivers
v0x6000033f59e0_0 .net/s "product_ext", 31 0, L_0x6000030d6580;  1 drivers
v0x6000033f5a70_0 .net "psum_in", 31 0, L_0x150098568;  alias, 1 drivers
v0x6000033f5b00_0 .var "psum_out", 31 0;
v0x6000033f5b90_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033f5c20_0 .net/s "w_signed", 7 0, v0x6000033f5d40_0;  1 drivers
v0x6000033f5cb0_0 .net "weight_in", 7 0, L_0x6000030d5f40;  alias, 1 drivers
v0x6000033f5d40_0 .var "weight_reg", 7 0;
L_0x6000030d6260 .extend/s 16, v0x6000033f5680_0;
L_0x6000030d6300 .extend/s 16, v0x6000033f5d40_0;
L_0x6000030d63a0 .arith/mult 16, L_0x6000030d6260, L_0x6000030d6300;
L_0x6000030d6440 .part L_0x6000030d63a0, 15, 1;
LS_0x6000030d64e0_0_0 .concat [ 1 1 1 1], L_0x6000030d6440, L_0x6000030d6440, L_0x6000030d6440, L_0x6000030d6440;
LS_0x6000030d64e0_0_4 .concat [ 1 1 1 1], L_0x6000030d6440, L_0x6000030d6440, L_0x6000030d6440, L_0x6000030d6440;
LS_0x6000030d64e0_0_8 .concat [ 1 1 1 1], L_0x6000030d6440, L_0x6000030d6440, L_0x6000030d6440, L_0x6000030d6440;
LS_0x6000030d64e0_0_12 .concat [ 1 1 1 1], L_0x6000030d6440, L_0x6000030d6440, L_0x6000030d6440, L_0x6000030d6440;
L_0x6000030d64e0 .concat [ 4 4 4 4], LS_0x6000030d64e0_0_0, LS_0x6000030d64e0_0_4, LS_0x6000030d64e0_0_8, LS_0x6000030d64e0_0_12;
L_0x6000030d6580 .concat [ 16 16 0 0], L_0x6000030d63a0, L_0x6000030d64e0;
S_0x14c61c0a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14c60bc10;
 .timescale 0 0;
P_0x60000148a800 .param/l "col" 1 7 214, +C4<01>;
L_0x600002ac4bd0 .functor AND 1, v0x600003396be0_0, L_0x6000030d66c0, C4<1>, C4<1>;
L_0x600002ac4c40 .functor AND 1, L_0x6000030d68a0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac5ff0 .functor OR 1, L_0x6000030d6800, L_0x600002ac4c40, C4<0>, C4<0>;
L_0x600002ac5c70 .functor AND 1, L_0x15009a4a0, L_0x600002ac5ff0, C4<1>, C4<1>;
L_0x600002ac5c00 .functor AND 1, L_0x600002ac5c70, L_0x6000030d69e0, C4<1>, C4<1>;
v0x6000033f7330_0 .net *"_ivl_0", 2 0, L_0x6000030d6620;  1 drivers
L_0x1500988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033f73c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500988c8;  1 drivers
v0x6000033f7450_0 .net *"_ivl_13", 0 0, L_0x6000030d6800;  1 drivers
L_0x150098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033f74e0_0 .net/2u *"_ivl_15", 2 0, L_0x150098910;  1 drivers
v0x6000033f7570_0 .net *"_ivl_17", 0 0, L_0x6000030d68a0;  1 drivers
v0x6000033f7600_0 .net *"_ivl_20", 0 0, L_0x600002ac4c40;  1 drivers
v0x6000033f7690_0 .net *"_ivl_22", 0 0, L_0x600002ac5ff0;  1 drivers
v0x6000033f7720_0 .net *"_ivl_24", 0 0, L_0x600002ac5c70;  1 drivers
v0x6000033f77b0_0 .net *"_ivl_25", 31 0, L_0x6000030d6940;  1 drivers
L_0x150098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f7840_0 .net *"_ivl_28", 15 0, L_0x150098958;  1 drivers
L_0x1500989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f78d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500989a0;  1 drivers
L_0x150098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033f7960_0 .net *"_ivl_3", 0 0, L_0x150098838;  1 drivers
v0x6000033f79f0_0 .net *"_ivl_31", 0 0, L_0x6000030d69e0;  1 drivers
L_0x150098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033f7a80_0 .net/2u *"_ivl_4", 2 0, L_0x150098880;  1 drivers
v0x6000033f7b10_0 .net *"_ivl_6", 0 0, L_0x6000030d66c0;  1 drivers
v0x6000033f7ba0_0 .net "do_clear", 0 0, L_0x600002ac5c00;  1 drivers
v0x6000033f7c30_0 .net "load_weight", 0 0, L_0x600002ac4bd0;  1 drivers
v0x6000033f7cc0_0 .net "weight_in", 7 0, L_0x6000030d6760;  1 drivers
L_0x6000030d6620 .concat [ 2 1 0 0], v0x600003396b50_0, L_0x150098838;
L_0x6000030d66c0 .cmp/eq 3, L_0x6000030d6620, L_0x150098880;
L_0x6000030d6800 .cmp/eq 3, v0x6000033ec990_0, L_0x1500988c8;
L_0x6000030d68a0 .cmp/eq 3, v0x6000033ec990_0, L_0x150098910;
L_0x6000030d6940 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150098958;
L_0x6000030d69e0 .cmp/eq 32, L_0x6000030d6940, L_0x1500989a0;
S_0x14c61c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c61c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc9c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc9c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033f67f0_0 .net *"_ivl_11", 0 0, L_0x6000030d6c60;  1 drivers
v0x6000033f6880_0 .net *"_ivl_12", 15 0, L_0x6000030d6d00;  1 drivers
v0x6000033f6910_0 .net/s *"_ivl_4", 15 0, L_0x6000030d6a80;  1 drivers
v0x6000033f69a0_0 .net/s *"_ivl_6", 15 0, L_0x6000030d6b20;  1 drivers
v0x6000033f6a30_0 .net/s "a_signed", 7 0, v0x6000033f6be0_0;  1 drivers
v0x6000033f6ac0_0 .net "act_in", 7 0, v0x6000033f55f0_0;  alias, 1 drivers
v0x6000033f6b50_0 .var "act_out", 7 0;
v0x6000033f6be0_0 .var "act_reg", 7 0;
v0x6000033f6c70_0 .net "clear_acc", 0 0, L_0x600002ac5c00;  alias, 1 drivers
v0x6000033f6d00_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033f6d90_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033f6e20_0 .net "load_weight", 0 0, L_0x600002ac4bd0;  alias, 1 drivers
v0x6000033f6eb0_0 .net/s "product", 15 0, L_0x6000030d6bc0;  1 drivers
v0x6000033f6f40_0 .net/s "product_ext", 31 0, L_0x6000030d6da0;  1 drivers
v0x6000033f6fd0_0 .net "psum_in", 31 0, L_0x1500985b0;  alias, 1 drivers
v0x6000033f7060_0 .var "psum_out", 31 0;
v0x6000033f70f0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033f7180_0 .net/s "w_signed", 7 0, v0x6000033f72a0_0;  1 drivers
v0x6000033f7210_0 .net "weight_in", 7 0, L_0x6000030d6760;  alias, 1 drivers
v0x6000033f72a0_0 .var "weight_reg", 7 0;
L_0x6000030d6a80 .extend/s 16, v0x6000033f6be0_0;
L_0x6000030d6b20 .extend/s 16, v0x6000033f72a0_0;
L_0x6000030d6bc0 .arith/mult 16, L_0x6000030d6a80, L_0x6000030d6b20;
L_0x6000030d6c60 .part L_0x6000030d6bc0, 15, 1;
LS_0x6000030d6d00_0_0 .concat [ 1 1 1 1], L_0x6000030d6c60, L_0x6000030d6c60, L_0x6000030d6c60, L_0x6000030d6c60;
LS_0x6000030d6d00_0_4 .concat [ 1 1 1 1], L_0x6000030d6c60, L_0x6000030d6c60, L_0x6000030d6c60, L_0x6000030d6c60;
LS_0x6000030d6d00_0_8 .concat [ 1 1 1 1], L_0x6000030d6c60, L_0x6000030d6c60, L_0x6000030d6c60, L_0x6000030d6c60;
LS_0x6000030d6d00_0_12 .concat [ 1 1 1 1], L_0x6000030d6c60, L_0x6000030d6c60, L_0x6000030d6c60, L_0x6000030d6c60;
L_0x6000030d6d00 .concat [ 4 4 4 4], LS_0x6000030d6d00_0_0, LS_0x6000030d6d00_0_4, LS_0x6000030d6d00_0_8, LS_0x6000030d6d00_0_12;
L_0x6000030d6da0 .concat [ 16 16 0 0], L_0x6000030d6bc0, L_0x6000030d6d00;
S_0x14c60ff40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14c60bc10;
 .timescale 0 0;
P_0x60000148a900 .param/l "col" 1 7 214, +C4<010>;
L_0x600002ac4070 .functor AND 1, v0x600003396be0_0, L_0x6000030d6ee0, C4<1>, C4<1>;
L_0x600002ac41c0 .functor AND 1, L_0x6000030d70c0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac4150 .functor OR 1, L_0x6000030d7020, L_0x600002ac41c0, C4<0>, C4<0>;
L_0x600002ac40e0 .functor AND 1, L_0x15009a4a0, L_0x600002ac4150, C4<1>, C4<1>;
L_0x600002ac4540 .functor AND 1, L_0x600002ac40e0, L_0x6000030d7200, C4<1>, C4<1>;
v0x6000033f8900_0 .net *"_ivl_0", 3 0, L_0x6000030d6e40;  1 drivers
L_0x150098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033f8990_0 .net/2u *"_ivl_11", 2 0, L_0x150098a78;  1 drivers
v0x6000033f8a20_0 .net *"_ivl_13", 0 0, L_0x6000030d7020;  1 drivers
L_0x150098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033f8ab0_0 .net/2u *"_ivl_15", 2 0, L_0x150098ac0;  1 drivers
v0x6000033f8b40_0 .net *"_ivl_17", 0 0, L_0x6000030d70c0;  1 drivers
v0x6000033f8bd0_0 .net *"_ivl_20", 0 0, L_0x600002ac41c0;  1 drivers
v0x6000033f8c60_0 .net *"_ivl_22", 0 0, L_0x600002ac4150;  1 drivers
v0x6000033f8cf0_0 .net *"_ivl_24", 0 0, L_0x600002ac40e0;  1 drivers
v0x6000033f8d80_0 .net *"_ivl_25", 31 0, L_0x6000030d7160;  1 drivers
L_0x150098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f8e10_0 .net *"_ivl_28", 15 0, L_0x150098b08;  1 drivers
L_0x150098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033f8ea0_0 .net/2u *"_ivl_29", 31 0, L_0x150098b50;  1 drivers
L_0x1500989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033f8f30_0 .net *"_ivl_3", 1 0, L_0x1500989e8;  1 drivers
v0x6000033f8fc0_0 .net *"_ivl_31", 0 0, L_0x6000030d7200;  1 drivers
L_0x150098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000033f9050_0 .net/2u *"_ivl_4", 3 0, L_0x150098a30;  1 drivers
v0x6000033f90e0_0 .net *"_ivl_6", 0 0, L_0x6000030d6ee0;  1 drivers
v0x6000033f9170_0 .net "do_clear", 0 0, L_0x600002ac4540;  1 drivers
v0x6000033f9200_0 .net "load_weight", 0 0, L_0x600002ac4070;  1 drivers
v0x6000033f9290_0 .net "weight_in", 7 0, L_0x6000030d6f80;  1 drivers
L_0x6000030d6e40 .concat [ 2 2 0 0], v0x600003396b50_0, L_0x1500989e8;
L_0x6000030d6ee0 .cmp/eq 4, L_0x6000030d6e40, L_0x150098a30;
L_0x6000030d7020 .cmp/eq 3, v0x6000033ec990_0, L_0x150098a78;
L_0x6000030d70c0 .cmp/eq 3, v0x6000033ec990_0, L_0x150098ac0;
L_0x6000030d7160 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150098b08;
L_0x6000030d7200 .cmp/eq 32, L_0x6000030d7160, L_0x150098b50;
S_0x14c6100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c60ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc9c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc9cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033f7d50_0 .net *"_ivl_11", 0 0, L_0x6000030d7480;  1 drivers
v0x6000033f7de0_0 .net *"_ivl_12", 15 0, L_0x6000030d7520;  1 drivers
v0x6000033f7e70_0 .net/s *"_ivl_4", 15 0, L_0x6000030d72a0;  1 drivers
v0x6000033f7f00_0 .net/s *"_ivl_6", 15 0, L_0x6000030d7340;  1 drivers
v0x6000033f8000_0 .net/s "a_signed", 7 0, v0x6000033f81b0_0;  1 drivers
v0x6000033f8090_0 .net "act_in", 7 0, v0x6000033f6b50_0;  alias, 1 drivers
v0x6000033f8120_0 .var "act_out", 7 0;
v0x6000033f81b0_0 .var "act_reg", 7 0;
v0x6000033f8240_0 .net "clear_acc", 0 0, L_0x600002ac4540;  alias, 1 drivers
v0x6000033f82d0_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033f8360_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033f83f0_0 .net "load_weight", 0 0, L_0x600002ac4070;  alias, 1 drivers
v0x6000033f8480_0 .net/s "product", 15 0, L_0x6000030d73e0;  1 drivers
v0x6000033f8510_0 .net/s "product_ext", 31 0, L_0x6000030d75c0;  1 drivers
v0x6000033f85a0_0 .net "psum_in", 31 0, L_0x1500985f8;  alias, 1 drivers
v0x6000033f8630_0 .var "psum_out", 31 0;
v0x6000033f86c0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033f8750_0 .net/s "w_signed", 7 0, v0x6000033f8870_0;  1 drivers
v0x6000033f87e0_0 .net "weight_in", 7 0, L_0x6000030d6f80;  alias, 1 drivers
v0x6000033f8870_0 .var "weight_reg", 7 0;
L_0x6000030d72a0 .extend/s 16, v0x6000033f81b0_0;
L_0x6000030d7340 .extend/s 16, v0x6000033f8870_0;
L_0x6000030d73e0 .arith/mult 16, L_0x6000030d72a0, L_0x6000030d7340;
L_0x6000030d7480 .part L_0x6000030d73e0, 15, 1;
LS_0x6000030d7520_0_0 .concat [ 1 1 1 1], L_0x6000030d7480, L_0x6000030d7480, L_0x6000030d7480, L_0x6000030d7480;
LS_0x6000030d7520_0_4 .concat [ 1 1 1 1], L_0x6000030d7480, L_0x6000030d7480, L_0x6000030d7480, L_0x6000030d7480;
LS_0x6000030d7520_0_8 .concat [ 1 1 1 1], L_0x6000030d7480, L_0x6000030d7480, L_0x6000030d7480, L_0x6000030d7480;
LS_0x6000030d7520_0_12 .concat [ 1 1 1 1], L_0x6000030d7480, L_0x6000030d7480, L_0x6000030d7480, L_0x6000030d7480;
L_0x6000030d7520 .concat [ 4 4 4 4], LS_0x6000030d7520_0_0, LS_0x6000030d7520_0_4, LS_0x6000030d7520_0_8, LS_0x6000030d7520_0_12;
L_0x6000030d75c0 .concat [ 16 16 0 0], L_0x6000030d73e0, L_0x6000030d7520;
S_0x14c604b10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14c60bc10;
 .timescale 0 0;
P_0x60000148a7c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002ac6450 .functor AND 1, v0x600003396be0_0, L_0x6000030d7700, C4<1>, C4<1>;
L_0x600002ac64c0 .functor AND 1, L_0x6000030d78e0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac6530 .functor OR 1, L_0x6000030d7840, L_0x600002ac64c0, C4<0>, C4<0>;
L_0x600002ac65a0 .functor AND 1, L_0x15009a4a0, L_0x600002ac6530, C4<1>, C4<1>;
L_0x600002ac6610 .functor AND 1, L_0x600002ac65a0, L_0x6000030d7a20, C4<1>, C4<1>;
v0x6000033f9e60_0 .net *"_ivl_0", 3 0, L_0x6000030d7660;  1 drivers
L_0x150098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033f9ef0_0 .net/2u *"_ivl_11", 2 0, L_0x150098c28;  1 drivers
v0x6000033f9f80_0 .net *"_ivl_13", 0 0, L_0x6000030d7840;  1 drivers
L_0x150098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033fa010_0 .net/2u *"_ivl_15", 2 0, L_0x150098c70;  1 drivers
v0x6000033fa0a0_0 .net *"_ivl_17", 0 0, L_0x6000030d78e0;  1 drivers
v0x6000033fa130_0 .net *"_ivl_20", 0 0, L_0x600002ac64c0;  1 drivers
v0x6000033fa1c0_0 .net *"_ivl_22", 0 0, L_0x600002ac6530;  1 drivers
v0x6000033fa250_0 .net *"_ivl_24", 0 0, L_0x600002ac65a0;  1 drivers
v0x6000033fa2e0_0 .net *"_ivl_25", 31 0, L_0x6000030d7980;  1 drivers
L_0x150098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033fa370_0 .net *"_ivl_28", 15 0, L_0x150098cb8;  1 drivers
L_0x150098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033fa400_0 .net/2u *"_ivl_29", 31 0, L_0x150098d00;  1 drivers
L_0x150098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033fa490_0 .net *"_ivl_3", 1 0, L_0x150098b98;  1 drivers
v0x6000033fa520_0 .net *"_ivl_31", 0 0, L_0x6000030d7a20;  1 drivers
L_0x150098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033fa5b0_0 .net/2u *"_ivl_4", 3 0, L_0x150098be0;  1 drivers
v0x6000033fa640_0 .net *"_ivl_6", 0 0, L_0x6000030d7700;  1 drivers
v0x6000033fa6d0_0 .net "do_clear", 0 0, L_0x600002ac6610;  1 drivers
v0x6000033fa760_0 .net "load_weight", 0 0, L_0x600002ac6450;  1 drivers
v0x6000033fa7f0_0 .net "weight_in", 7 0, L_0x6000030d77a0;  1 drivers
L_0x6000030d7660 .concat [ 2 2 0 0], v0x600003396b50_0, L_0x150098b98;
L_0x6000030d7700 .cmp/eq 4, L_0x6000030d7660, L_0x150098be0;
L_0x6000030d7840 .cmp/eq 3, v0x6000033ec990_0, L_0x150098c28;
L_0x6000030d78e0 .cmp/eq 3, v0x6000033ec990_0, L_0x150098c70;
L_0x6000030d7980 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150098cb8;
L_0x6000030d7a20 .cmp/eq 32, L_0x6000030d7980, L_0x150098d00;
S_0x14c604c80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c604b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc9e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc9e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033f9320_0 .net *"_ivl_11", 0 0, L_0x6000030d7ca0;  1 drivers
v0x6000033f93b0_0 .net *"_ivl_12", 15 0, L_0x6000030d7d40;  1 drivers
v0x6000033f9440_0 .net/s *"_ivl_4", 15 0, L_0x6000030d7ac0;  1 drivers
v0x6000033f94d0_0 .net/s *"_ivl_6", 15 0, L_0x6000030d7b60;  1 drivers
v0x6000033f9560_0 .net/s "a_signed", 7 0, v0x6000033f9710_0;  1 drivers
v0x6000033f95f0_0 .net "act_in", 7 0, v0x6000033f8120_0;  alias, 1 drivers
v0x6000033f9680_0 .var "act_out", 7 0;
v0x6000033f9710_0 .var "act_reg", 7 0;
v0x6000033f97a0_0 .net "clear_acc", 0 0, L_0x600002ac6610;  alias, 1 drivers
v0x6000033f9830_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033f98c0_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033f9950_0 .net "load_weight", 0 0, L_0x600002ac6450;  alias, 1 drivers
v0x6000033f99e0_0 .net/s "product", 15 0, L_0x6000030d7c00;  1 drivers
v0x6000033f9a70_0 .net/s "product_ext", 31 0, L_0x6000030d7de0;  1 drivers
v0x6000033f9b00_0 .net "psum_in", 31 0, L_0x150098640;  alias, 1 drivers
v0x6000033f9b90_0 .var "psum_out", 31 0;
v0x6000033f9c20_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033f9cb0_0 .net/s "w_signed", 7 0, v0x6000033f9dd0_0;  1 drivers
v0x6000033f9d40_0 .net "weight_in", 7 0, L_0x6000030d77a0;  alias, 1 drivers
v0x6000033f9dd0_0 .var "weight_reg", 7 0;
L_0x6000030d7ac0 .extend/s 16, v0x6000033f9710_0;
L_0x6000030d7b60 .extend/s 16, v0x6000033f9dd0_0;
L_0x6000030d7c00 .arith/mult 16, L_0x6000030d7ac0, L_0x6000030d7b60;
L_0x6000030d7ca0 .part L_0x6000030d7c00, 15, 1;
LS_0x6000030d7d40_0_0 .concat [ 1 1 1 1], L_0x6000030d7ca0, L_0x6000030d7ca0, L_0x6000030d7ca0, L_0x6000030d7ca0;
LS_0x6000030d7d40_0_4 .concat [ 1 1 1 1], L_0x6000030d7ca0, L_0x6000030d7ca0, L_0x6000030d7ca0, L_0x6000030d7ca0;
LS_0x6000030d7d40_0_8 .concat [ 1 1 1 1], L_0x6000030d7ca0, L_0x6000030d7ca0, L_0x6000030d7ca0, L_0x6000030d7ca0;
LS_0x6000030d7d40_0_12 .concat [ 1 1 1 1], L_0x6000030d7ca0, L_0x6000030d7ca0, L_0x6000030d7ca0, L_0x6000030d7ca0;
L_0x6000030d7d40 .concat [ 4 4 4 4], LS_0x6000030d7d40_0_0, LS_0x6000030d7d40_0_4, LS_0x6000030d7d40_0_8, LS_0x6000030d7d40_0_12;
L_0x6000030d7de0 .concat [ 16 16 0 0], L_0x6000030d7c00, L_0x6000030d7d40;
S_0x14c616100 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148aac0 .param/l "row" 1 7 213, +C4<01>;
S_0x14c616270 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14c616100;
 .timescale 0 0;
P_0x60000148ab40 .param/l "col" 1 7 214, +C4<00>;
L_0x600002ac6760 .functor AND 1, v0x600003396be0_0, L_0x6000030d7f20, C4<1>, C4<1>;
L_0x600002ac6840 .functor AND 1, L_0x6000030d37a0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac68b0 .functor OR 1, L_0x6000030d3a20, L_0x600002ac6840, C4<0>, C4<0>;
L_0x600002ac6920 .functor AND 1, L_0x15009a4a0, L_0x600002ac68b0, C4<1>, C4<1>;
L_0x600002ac6990 .functor AND 1, L_0x600002ac6920, L_0x6000030d3660, C4<1>, C4<1>;
v0x6000033fb3c0_0 .net *"_ivl_0", 2 0, L_0x6000030d7e80;  1 drivers
L_0x150098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033fb450_0 .net/2u *"_ivl_11", 2 0, L_0x150098dd8;  1 drivers
v0x6000033fb4e0_0 .net *"_ivl_13", 0 0, L_0x6000030d3a20;  1 drivers
L_0x150098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033fb570_0 .net/2u *"_ivl_15", 2 0, L_0x150098e20;  1 drivers
v0x6000033fb600_0 .net *"_ivl_17", 0 0, L_0x6000030d37a0;  1 drivers
v0x6000033fb690_0 .net *"_ivl_20", 0 0, L_0x600002ac6840;  1 drivers
v0x6000033fb720_0 .net *"_ivl_22", 0 0, L_0x600002ac68b0;  1 drivers
v0x6000033fb7b0_0 .net *"_ivl_24", 0 0, L_0x600002ac6920;  1 drivers
v0x6000033fb840_0 .net *"_ivl_25", 31 0, L_0x6000030d3e80;  1 drivers
L_0x150098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033fb8d0_0 .net *"_ivl_28", 15 0, L_0x150098e68;  1 drivers
L_0x150098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033fb960_0 .net/2u *"_ivl_29", 31 0, L_0x150098eb0;  1 drivers
L_0x150098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033fb9f0_0 .net *"_ivl_3", 0 0, L_0x150098d48;  1 drivers
v0x6000033fba80_0 .net *"_ivl_31", 0 0, L_0x6000030d3660;  1 drivers
L_0x150098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033fbb10_0 .net/2u *"_ivl_4", 2 0, L_0x150098d90;  1 drivers
v0x6000033fbba0_0 .net *"_ivl_6", 0 0, L_0x6000030d7f20;  1 drivers
v0x6000033fbc30_0 .net "do_clear", 0 0, L_0x600002ac6990;  1 drivers
v0x6000033fbcc0_0 .net "load_weight", 0 0, L_0x600002ac6760;  1 drivers
v0x6000033fbd50_0 .net "weight_in", 7 0, L_0x6000030d3b60;  1 drivers
L_0x6000030d7e80 .concat [ 2 1 0 0], v0x600003396b50_0, L_0x150098d48;
L_0x6000030d7f20 .cmp/eq 3, L_0x6000030d7e80, L_0x150098d90;
L_0x6000030d3a20 .cmp/eq 3, v0x6000033ec990_0, L_0x150098dd8;
L_0x6000030d37a0 .cmp/eq 3, v0x6000033ec990_0, L_0x150098e20;
L_0x6000030d3e80 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150098e68;
L_0x6000030d3660 .cmp/eq 32, L_0x6000030d3e80, L_0x150098eb0;
S_0x14c6971f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c616270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc9e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc9ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033fa880_0 .net *"_ivl_11", 0 0, L_0x6000030d3200;  1 drivers
v0x6000033fa910_0 .net *"_ivl_12", 15 0, L_0x6000030d3ac0;  1 drivers
v0x6000033fa9a0_0 .net/s *"_ivl_4", 15 0, L_0x6000030d3d40;  1 drivers
v0x6000033faa30_0 .net/s *"_ivl_6", 15 0, L_0x6000030d3520;  1 drivers
v0x6000033faac0_0 .net/s "a_signed", 7 0, v0x6000033fac70_0;  1 drivers
v0x6000033fab50_0 .net "act_in", 7 0, L_0x600002ac5030;  alias, 1 drivers
v0x6000033fabe0_0 .var "act_out", 7 0;
v0x6000033fac70_0 .var "act_reg", 7 0;
v0x6000033fad00_0 .net "clear_acc", 0 0, L_0x600002ac6990;  alias, 1 drivers
v0x6000033fad90_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033fae20_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033faeb0_0 .net "load_weight", 0 0, L_0x600002ac6760;  alias, 1 drivers
v0x6000033faf40_0 .net/s "product", 15 0, L_0x6000030d3c00;  1 drivers
v0x6000033fafd0_0 .net/s "product_ext", 31 0, L_0x6000030d32a0;  1 drivers
v0x6000033fb060_0 .net "psum_in", 31 0, v0x6000033f5b00_0;  alias, 1 drivers
v0x6000033fb0f0_0 .var "psum_out", 31 0;
v0x6000033fb180_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033fb210_0 .net/s "w_signed", 7 0, v0x6000033fb330_0;  1 drivers
v0x6000033fb2a0_0 .net "weight_in", 7 0, L_0x6000030d3b60;  alias, 1 drivers
v0x6000033fb330_0 .var "weight_reg", 7 0;
L_0x6000030d3d40 .extend/s 16, v0x6000033fac70_0;
L_0x6000030d3520 .extend/s 16, v0x6000033fb330_0;
L_0x6000030d3c00 .arith/mult 16, L_0x6000030d3d40, L_0x6000030d3520;
L_0x6000030d3200 .part L_0x6000030d3c00, 15, 1;
LS_0x6000030d3ac0_0_0 .concat [ 1 1 1 1], L_0x6000030d3200, L_0x6000030d3200, L_0x6000030d3200, L_0x6000030d3200;
LS_0x6000030d3ac0_0_4 .concat [ 1 1 1 1], L_0x6000030d3200, L_0x6000030d3200, L_0x6000030d3200, L_0x6000030d3200;
LS_0x6000030d3ac0_0_8 .concat [ 1 1 1 1], L_0x6000030d3200, L_0x6000030d3200, L_0x6000030d3200, L_0x6000030d3200;
LS_0x6000030d3ac0_0_12 .concat [ 1 1 1 1], L_0x6000030d3200, L_0x6000030d3200, L_0x6000030d3200, L_0x6000030d3200;
L_0x6000030d3ac0 .concat [ 4 4 4 4], LS_0x6000030d3ac0_0_0, LS_0x6000030d3ac0_0_4, LS_0x6000030d3ac0_0_8, LS_0x6000030d3ac0_0_12;
L_0x6000030d32a0 .concat [ 16 16 0 0], L_0x6000030d3c00, L_0x6000030d3ac0;
S_0x14c697360 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14c616100;
 .timescale 0 0;
P_0x60000148a780 .param/l "col" 1 7 214, +C4<01>;
L_0x600002ac6ae0 .functor AND 1, v0x600003396be0_0, L_0x6000030d3340, C4<1>, C4<1>;
L_0x600002ac6b50 .functor AND 1, L_0x6000030d3700, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac6bc0 .functor OR 1, L_0x6000030d33e0, L_0x600002ac6b50, C4<0>, C4<0>;
L_0x600002ac6c30 .functor AND 1, L_0x15009a4a0, L_0x600002ac6bc0, C4<1>, C4<1>;
L_0x600002ac6ca0 .functor AND 1, L_0x600002ac6c30, L_0x6000030d35c0, C4<1>, C4<1>;
v0x6000033fc990_0 .net *"_ivl_0", 2 0, L_0x6000030d3980;  1 drivers
L_0x150098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033fca20_0 .net/2u *"_ivl_11", 2 0, L_0x150098f88;  1 drivers
v0x6000033fcab0_0 .net *"_ivl_13", 0 0, L_0x6000030d33e0;  1 drivers
L_0x150098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033fcb40_0 .net/2u *"_ivl_15", 2 0, L_0x150098fd0;  1 drivers
v0x6000033fcbd0_0 .net *"_ivl_17", 0 0, L_0x6000030d3700;  1 drivers
v0x6000033fcc60_0 .net *"_ivl_20", 0 0, L_0x600002ac6b50;  1 drivers
v0x6000033fccf0_0 .net *"_ivl_22", 0 0, L_0x600002ac6bc0;  1 drivers
v0x6000033fcd80_0 .net *"_ivl_24", 0 0, L_0x600002ac6c30;  1 drivers
v0x6000033fce10_0 .net *"_ivl_25", 31 0, L_0x6000030d3480;  1 drivers
L_0x150099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033fcea0_0 .net *"_ivl_28", 15 0, L_0x150099018;  1 drivers
L_0x150099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033fcf30_0 .net/2u *"_ivl_29", 31 0, L_0x150099060;  1 drivers
L_0x150098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033fcfc0_0 .net *"_ivl_3", 0 0, L_0x150098ef8;  1 drivers
v0x6000033fd050_0 .net *"_ivl_31", 0 0, L_0x6000030d35c0;  1 drivers
L_0x150098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033fd0e0_0 .net/2u *"_ivl_4", 2 0, L_0x150098f40;  1 drivers
v0x6000033fd170_0 .net *"_ivl_6", 0 0, L_0x6000030d3340;  1 drivers
v0x6000033fd200_0 .net "do_clear", 0 0, L_0x600002ac6ca0;  1 drivers
v0x6000033fd290_0 .net "load_weight", 0 0, L_0x600002ac6ae0;  1 drivers
v0x6000033fd320_0 .net "weight_in", 7 0, L_0x6000030d3840;  1 drivers
L_0x6000030d3980 .concat [ 2 1 0 0], v0x600003396b50_0, L_0x150098ef8;
L_0x6000030d3340 .cmp/eq 3, L_0x6000030d3980, L_0x150098f40;
L_0x6000030d33e0 .cmp/eq 3, v0x6000033ec990_0, L_0x150098f88;
L_0x6000030d3700 .cmp/eq 3, v0x6000033ec990_0, L_0x150098fd0;
L_0x6000030d3480 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150099018;
L_0x6000030d35c0 .cmp/eq 32, L_0x6000030d3480, L_0x150099060;
S_0x14c691830 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c697360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc9f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc9f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033fbde0_0 .net *"_ivl_11", 0 0, L_0x6000030d3020;  1 drivers
v0x6000033fbe70_0 .net *"_ivl_12", 15 0, L_0x6000030d2e40;  1 drivers
v0x6000033fbf00_0 .net/s *"_ivl_4", 15 0, L_0x6000030d30c0;  1 drivers
v0x6000033fc000_0 .net/s *"_ivl_6", 15 0, L_0x6000030d3160;  1 drivers
v0x6000033fc090_0 .net/s "a_signed", 7 0, v0x6000033fc240_0;  1 drivers
v0x6000033fc120_0 .net "act_in", 7 0, v0x6000033fabe0_0;  alias, 1 drivers
v0x6000033fc1b0_0 .var "act_out", 7 0;
v0x6000033fc240_0 .var "act_reg", 7 0;
v0x6000033fc2d0_0 .net "clear_acc", 0 0, L_0x600002ac6ca0;  alias, 1 drivers
v0x6000033fc360_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033fc3f0_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033fc480_0 .net "load_weight", 0 0, L_0x600002ac6ae0;  alias, 1 drivers
v0x6000033fc510_0 .net/s "product", 15 0, L_0x6000030d2f80;  1 drivers
v0x6000033fc5a0_0 .net/s "product_ext", 31 0, L_0x6000030d2ee0;  1 drivers
v0x6000033fc630_0 .net "psum_in", 31 0, v0x6000033f7060_0;  alias, 1 drivers
v0x6000033fc6c0_0 .var "psum_out", 31 0;
v0x6000033fc750_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033fc7e0_0 .net/s "w_signed", 7 0, v0x6000033fc900_0;  1 drivers
v0x6000033fc870_0 .net "weight_in", 7 0, L_0x6000030d3840;  alias, 1 drivers
v0x6000033fc900_0 .var "weight_reg", 7 0;
L_0x6000030d30c0 .extend/s 16, v0x6000033fc240_0;
L_0x6000030d3160 .extend/s 16, v0x6000033fc900_0;
L_0x6000030d2f80 .arith/mult 16, L_0x6000030d30c0, L_0x6000030d3160;
L_0x6000030d3020 .part L_0x6000030d2f80, 15, 1;
LS_0x6000030d2e40_0_0 .concat [ 1 1 1 1], L_0x6000030d3020, L_0x6000030d3020, L_0x6000030d3020, L_0x6000030d3020;
LS_0x6000030d2e40_0_4 .concat [ 1 1 1 1], L_0x6000030d3020, L_0x6000030d3020, L_0x6000030d3020, L_0x6000030d3020;
LS_0x6000030d2e40_0_8 .concat [ 1 1 1 1], L_0x6000030d3020, L_0x6000030d3020, L_0x6000030d3020, L_0x6000030d3020;
LS_0x6000030d2e40_0_12 .concat [ 1 1 1 1], L_0x6000030d3020, L_0x6000030d3020, L_0x6000030d3020, L_0x6000030d3020;
L_0x6000030d2e40 .concat [ 4 4 4 4], LS_0x6000030d2e40_0_0, LS_0x6000030d2e40_0_4, LS_0x6000030d2e40_0_8, LS_0x6000030d2e40_0_12;
L_0x6000030d2ee0 .concat [ 16 16 0 0], L_0x6000030d2f80, L_0x6000030d2e40;
S_0x14c6919a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14c616100;
 .timescale 0 0;
P_0x60000148ad00 .param/l "col" 1 7 214, +C4<010>;
L_0x600002ac6df0 .functor AND 1, v0x600003396be0_0, L_0x6000030d2da0, C4<1>, C4<1>;
L_0x600002ac67d0 .functor AND 1, L_0x6000030d2a80, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac6e60 .functor OR 1, L_0x6000030d2c60, L_0x600002ac67d0, C4<0>, C4<0>;
L_0x600002ac6ed0 .functor AND 1, L_0x15009a4a0, L_0x600002ac6e60, C4<1>, C4<1>;
L_0x600002ac6f40 .functor AND 1, L_0x600002ac6ed0, L_0x6000030d2940, C4<1>, C4<1>;
v0x6000033fdef0_0 .net *"_ivl_0", 3 0, L_0x6000030d2d00;  1 drivers
L_0x150099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033fdf80_0 .net/2u *"_ivl_11", 2 0, L_0x150099138;  1 drivers
v0x6000033fe010_0 .net *"_ivl_13", 0 0, L_0x6000030d2c60;  1 drivers
L_0x150099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033fe0a0_0 .net/2u *"_ivl_15", 2 0, L_0x150099180;  1 drivers
v0x6000033fe130_0 .net *"_ivl_17", 0 0, L_0x6000030d2a80;  1 drivers
v0x6000033fe1c0_0 .net *"_ivl_20", 0 0, L_0x600002ac67d0;  1 drivers
v0x6000033fe250_0 .net *"_ivl_22", 0 0, L_0x600002ac6e60;  1 drivers
v0x6000033fe2e0_0 .net *"_ivl_24", 0 0, L_0x600002ac6ed0;  1 drivers
v0x6000033fe370_0 .net *"_ivl_25", 31 0, L_0x6000030d2b20;  1 drivers
L_0x1500991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033fe400_0 .net *"_ivl_28", 15 0, L_0x1500991c8;  1 drivers
L_0x150099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033fe490_0 .net/2u *"_ivl_29", 31 0, L_0x150099210;  1 drivers
L_0x1500990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033fe520_0 .net *"_ivl_3", 1 0, L_0x1500990a8;  1 drivers
v0x6000033fe5b0_0 .net *"_ivl_31", 0 0, L_0x6000030d2940;  1 drivers
L_0x1500990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000033fe640_0 .net/2u *"_ivl_4", 3 0, L_0x1500990f0;  1 drivers
v0x6000033fe6d0_0 .net *"_ivl_6", 0 0, L_0x6000030d2da0;  1 drivers
v0x6000033fe760_0 .net "do_clear", 0 0, L_0x600002ac6f40;  1 drivers
v0x6000033fe7f0_0 .net "load_weight", 0 0, L_0x600002ac6df0;  1 drivers
v0x6000033fe880_0 .net "weight_in", 7 0, L_0x6000030d2bc0;  1 drivers
L_0x6000030d2d00 .concat [ 2 2 0 0], v0x600003396b50_0, L_0x1500990a8;
L_0x6000030d2da0 .cmp/eq 4, L_0x6000030d2d00, L_0x1500990f0;
L_0x6000030d2c60 .cmp/eq 3, v0x6000033ec990_0, L_0x150099138;
L_0x6000030d2a80 .cmp/eq 3, v0x6000033ec990_0, L_0x150099180;
L_0x6000030d2b20 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x1500991c8;
L_0x6000030d2940 .cmp/eq 32, L_0x6000030d2b20, L_0x150099210;
S_0x14c68f1e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c6919a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fca000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fca040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033fd3b0_0 .net *"_ivl_11", 0 0, L_0x6000030d2120;  1 drivers
v0x6000033fd440_0 .net *"_ivl_12", 15 0, L_0x6000030d21c0;  1 drivers
v0x6000033fd4d0_0 .net/s *"_ivl_4", 15 0, L_0x6000030d29e0;  1 drivers
v0x6000033fd560_0 .net/s *"_ivl_6", 15 0, L_0x6000030d2620;  1 drivers
v0x6000033fd5f0_0 .net/s "a_signed", 7 0, v0x6000033fd7a0_0;  1 drivers
v0x6000033fd680_0 .net "act_in", 7 0, v0x6000033fc1b0_0;  alias, 1 drivers
v0x6000033fd710_0 .var "act_out", 7 0;
v0x6000033fd7a0_0 .var "act_reg", 7 0;
v0x6000033fd830_0 .net "clear_acc", 0 0, L_0x600002ac6f40;  alias, 1 drivers
v0x6000033fd8c0_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033fd950_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033fd9e0_0 .net "load_weight", 0 0, L_0x600002ac6df0;  alias, 1 drivers
v0x6000033fda70_0 .net/s "product", 15 0, L_0x6000030d26c0;  1 drivers
v0x6000033fdb00_0 .net/s "product_ext", 31 0, L_0x6000030d1fe0;  1 drivers
v0x6000033fdb90_0 .net "psum_in", 31 0, v0x6000033f8630_0;  alias, 1 drivers
v0x6000033fdc20_0 .var "psum_out", 31 0;
v0x6000033fdcb0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033fdd40_0 .net/s "w_signed", 7 0, v0x6000033fde60_0;  1 drivers
v0x6000033fddd0_0 .net "weight_in", 7 0, L_0x6000030d2bc0;  alias, 1 drivers
v0x6000033fde60_0 .var "weight_reg", 7 0;
L_0x6000030d29e0 .extend/s 16, v0x6000033fd7a0_0;
L_0x6000030d2620 .extend/s 16, v0x6000033fde60_0;
L_0x6000030d26c0 .arith/mult 16, L_0x6000030d29e0, L_0x6000030d2620;
L_0x6000030d2120 .part L_0x6000030d26c0, 15, 1;
LS_0x6000030d21c0_0_0 .concat [ 1 1 1 1], L_0x6000030d2120, L_0x6000030d2120, L_0x6000030d2120, L_0x6000030d2120;
LS_0x6000030d21c0_0_4 .concat [ 1 1 1 1], L_0x6000030d2120, L_0x6000030d2120, L_0x6000030d2120, L_0x6000030d2120;
LS_0x6000030d21c0_0_8 .concat [ 1 1 1 1], L_0x6000030d2120, L_0x6000030d2120, L_0x6000030d2120, L_0x6000030d2120;
LS_0x6000030d21c0_0_12 .concat [ 1 1 1 1], L_0x6000030d2120, L_0x6000030d2120, L_0x6000030d2120, L_0x6000030d2120;
L_0x6000030d21c0 .concat [ 4 4 4 4], LS_0x6000030d21c0_0_0, LS_0x6000030d21c0_0_4, LS_0x6000030d21c0_0_8, LS_0x6000030d21c0_0_12;
L_0x6000030d1fe0 .concat [ 16 16 0 0], L_0x6000030d26c0, L_0x6000030d21c0;
S_0x14c68f350 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14c616100;
 .timescale 0 0;
P_0x60000148ae00 .param/l "col" 1 7 214, +C4<011>;
L_0x600002ac7090 .functor AND 1, v0x600003396be0_0, L_0x6000030d1ea0, C4<1>, C4<1>;
L_0x600002ac7100 .functor AND 1, L_0x6000030d1e00, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac7170 .functor OR 1, L_0x6000030d1d60, L_0x600002ac7100, C4<0>, C4<0>;
L_0x600002ac71e0 .functor AND 1, L_0x15009a4a0, L_0x600002ac7170, C4<1>, C4<1>;
L_0x600002ac7250 .functor AND 1, L_0x600002ac71e0, L_0x6000030d1cc0, C4<1>, C4<1>;
v0x6000033ff450_0 .net *"_ivl_0", 3 0, L_0x6000030d2080;  1 drivers
L_0x1500992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033ff4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500992e8;  1 drivers
v0x6000033ff570_0 .net *"_ivl_13", 0 0, L_0x6000030d1d60;  1 drivers
L_0x150099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033ff600_0 .net/2u *"_ivl_15", 2 0, L_0x150099330;  1 drivers
v0x6000033ff690_0 .net *"_ivl_17", 0 0, L_0x6000030d1e00;  1 drivers
v0x6000033ff720_0 .net *"_ivl_20", 0 0, L_0x600002ac7100;  1 drivers
v0x6000033ff7b0_0 .net *"_ivl_22", 0 0, L_0x600002ac7170;  1 drivers
v0x6000033ff840_0 .net *"_ivl_24", 0 0, L_0x600002ac71e0;  1 drivers
v0x6000033ff8d0_0 .net *"_ivl_25", 31 0, L_0x6000030d1c20;  1 drivers
L_0x150099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ff960_0 .net *"_ivl_28", 15 0, L_0x150099378;  1 drivers
L_0x1500993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ff9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500993c0;  1 drivers
L_0x150099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033ffa80_0 .net *"_ivl_3", 1 0, L_0x150099258;  1 drivers
v0x6000033ffb10_0 .net *"_ivl_31", 0 0, L_0x6000030d1cc0;  1 drivers
L_0x1500992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033ffba0_0 .net/2u *"_ivl_4", 3 0, L_0x1500992a0;  1 drivers
v0x6000033ffc30_0 .net *"_ivl_6", 0 0, L_0x6000030d1ea0;  1 drivers
v0x6000033ffcc0_0 .net "do_clear", 0 0, L_0x600002ac7250;  1 drivers
v0x6000033ffd50_0 .net "load_weight", 0 0, L_0x600002ac7090;  1 drivers
v0x6000033ffde0_0 .net "weight_in", 7 0, L_0x6000030d1f40;  1 drivers
L_0x6000030d2080 .concat [ 2 2 0 0], v0x600003396b50_0, L_0x150099258;
L_0x6000030d1ea0 .cmp/eq 4, L_0x6000030d2080, L_0x1500992a0;
L_0x6000030d1d60 .cmp/eq 3, v0x6000033ec990_0, L_0x1500992e8;
L_0x6000030d1e00 .cmp/eq 3, v0x6000033ec990_0, L_0x150099330;
L_0x6000030d1c20 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150099378;
L_0x6000030d1cc0 .cmp/eq 32, L_0x6000030d1c20, L_0x1500993c0;
S_0x14c68cb90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c68f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc9d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc9d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033fe910_0 .net *"_ivl_11", 0 0, L_0x6000030d1a40;  1 drivers
v0x6000033fe9a0_0 .net *"_ivl_12", 15 0, L_0x6000030d1860;  1 drivers
v0x6000033fea30_0 .net/s *"_ivl_4", 15 0, L_0x6000030d1ae0;  1 drivers
v0x6000033feac0_0 .net/s *"_ivl_6", 15 0, L_0x6000030d1b80;  1 drivers
v0x6000033feb50_0 .net/s "a_signed", 7 0, v0x6000033fed00_0;  1 drivers
v0x6000033febe0_0 .net "act_in", 7 0, v0x6000033fd710_0;  alias, 1 drivers
v0x6000033fec70_0 .var "act_out", 7 0;
v0x6000033fed00_0 .var "act_reg", 7 0;
v0x6000033fed90_0 .net "clear_acc", 0 0, L_0x600002ac7250;  alias, 1 drivers
v0x6000033fee20_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033feeb0_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033fef40_0 .net "load_weight", 0 0, L_0x600002ac7090;  alias, 1 drivers
v0x6000033fefd0_0 .net/s "product", 15 0, L_0x6000030d19a0;  1 drivers
v0x6000033ff060_0 .net/s "product_ext", 31 0, L_0x6000030d1900;  1 drivers
v0x6000033ff0f0_0 .net "psum_in", 31 0, v0x6000033f9b90_0;  alias, 1 drivers
v0x6000033ff180_0 .var "psum_out", 31 0;
v0x6000033ff210_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033ff2a0_0 .net/s "w_signed", 7 0, v0x6000033ff3c0_0;  1 drivers
v0x6000033ff330_0 .net "weight_in", 7 0, L_0x6000030d1f40;  alias, 1 drivers
v0x6000033ff3c0_0 .var "weight_reg", 7 0;
L_0x6000030d1ae0 .extend/s 16, v0x6000033fed00_0;
L_0x6000030d1b80 .extend/s 16, v0x6000033ff3c0_0;
L_0x6000030d19a0 .arith/mult 16, L_0x6000030d1ae0, L_0x6000030d1b80;
L_0x6000030d1a40 .part L_0x6000030d19a0, 15, 1;
LS_0x6000030d1860_0_0 .concat [ 1 1 1 1], L_0x6000030d1a40, L_0x6000030d1a40, L_0x6000030d1a40, L_0x6000030d1a40;
LS_0x6000030d1860_0_4 .concat [ 1 1 1 1], L_0x6000030d1a40, L_0x6000030d1a40, L_0x6000030d1a40, L_0x6000030d1a40;
LS_0x6000030d1860_0_8 .concat [ 1 1 1 1], L_0x6000030d1a40, L_0x6000030d1a40, L_0x6000030d1a40, L_0x6000030d1a40;
LS_0x6000030d1860_0_12 .concat [ 1 1 1 1], L_0x6000030d1a40, L_0x6000030d1a40, L_0x6000030d1a40, L_0x6000030d1a40;
L_0x6000030d1860 .concat [ 4 4 4 4], LS_0x6000030d1860_0_0, LS_0x6000030d1860_0_4, LS_0x6000030d1860_0_8, LS_0x6000030d1860_0_12;
L_0x6000030d1900 .concat [ 16 16 0 0], L_0x6000030d19a0, L_0x6000030d1860;
S_0x14c68cd00 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148af00 .param/l "row" 1 7 213, +C4<010>;
S_0x14c68a540 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14c68cd00;
 .timescale 0 0;
P_0x60000148af80 .param/l "col" 1 7 214, +C4<00>;
L_0x600002ac73a0 .functor AND 1, v0x600003396be0_0, L_0x6000030d17c0, C4<1>, C4<1>;
L_0x600002ac7410 .functor AND 1, L_0x6000030d14a0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac7480 .functor OR 1, L_0x6000030d1680, L_0x600002ac7410, C4<0>, C4<0>;
L_0x600002ac74f0 .functor AND 1, L_0x15009a4a0, L_0x600002ac7480, C4<1>, C4<1>;
L_0x600002ac7560 .functor AND 1, L_0x600002ac74f0, L_0x6000030d1360, C4<1>, C4<1>;
v0x6000033e0a20_0 .net *"_ivl_0", 2 0, L_0x6000030d1720;  1 drivers
L_0x150099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033e0ab0_0 .net/2u *"_ivl_11", 2 0, L_0x150099498;  1 drivers
v0x6000033e0b40_0 .net *"_ivl_13", 0 0, L_0x6000030d1680;  1 drivers
L_0x1500994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033e0bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500994e0;  1 drivers
v0x6000033e0c60_0 .net *"_ivl_17", 0 0, L_0x6000030d14a0;  1 drivers
v0x6000033e0cf0_0 .net *"_ivl_20", 0 0, L_0x600002ac7410;  1 drivers
v0x6000033e0d80_0 .net *"_ivl_22", 0 0, L_0x600002ac7480;  1 drivers
v0x6000033e0e10_0 .net *"_ivl_24", 0 0, L_0x600002ac74f0;  1 drivers
v0x6000033e0ea0_0 .net *"_ivl_25", 31 0, L_0x6000030d1540;  1 drivers
L_0x150099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e0f30_0 .net *"_ivl_28", 15 0, L_0x150099528;  1 drivers
L_0x150099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e0fc0_0 .net/2u *"_ivl_29", 31 0, L_0x150099570;  1 drivers
L_0x150099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033e1050_0 .net *"_ivl_3", 0 0, L_0x150099408;  1 drivers
v0x6000033e10e0_0 .net *"_ivl_31", 0 0, L_0x6000030d1360;  1 drivers
L_0x150099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033e1170_0 .net/2u *"_ivl_4", 2 0, L_0x150099450;  1 drivers
v0x6000033e1200_0 .net *"_ivl_6", 0 0, L_0x6000030d17c0;  1 drivers
v0x6000033e1290_0 .net "do_clear", 0 0, L_0x600002ac7560;  1 drivers
v0x6000033e1320_0 .net "load_weight", 0 0, L_0x600002ac73a0;  1 drivers
v0x6000033e13b0_0 .net "weight_in", 7 0, L_0x6000030d15e0;  1 drivers
L_0x6000030d1720 .concat [ 2 1 0 0], v0x600003396b50_0, L_0x150099408;
L_0x6000030d17c0 .cmp/eq 3, L_0x6000030d1720, L_0x150099450;
L_0x6000030d1680 .cmp/eq 3, v0x6000033ec990_0, L_0x150099498;
L_0x6000030d14a0 .cmp/eq 3, v0x6000033ec990_0, L_0x1500994e0;
L_0x6000030d1540 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150099528;
L_0x6000030d1360 .cmp/eq 32, L_0x6000030d1540, L_0x150099570;
S_0x14c68a6b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c68a540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fca080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fca0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033ffe70_0 .net *"_ivl_11", 0 0, L_0x6000030d10e0;  1 drivers
v0x6000033fff00_0 .net *"_ivl_12", 15 0, L_0x6000030d1180;  1 drivers
v0x6000033e0000_0 .net/s *"_ivl_4", 15 0, L_0x6000030d1400;  1 drivers
v0x6000033e0090_0 .net/s *"_ivl_6", 15 0, L_0x6000030d1220;  1 drivers
v0x6000033e0120_0 .net/s "a_signed", 7 0, v0x6000033e02d0_0;  1 drivers
v0x6000033e01b0_0 .net "act_in", 7 0, L_0x600002ac50a0;  alias, 1 drivers
v0x6000033e0240_0 .var "act_out", 7 0;
v0x6000033e02d0_0 .var "act_reg", 7 0;
v0x6000033e0360_0 .net "clear_acc", 0 0, L_0x600002ac7560;  alias, 1 drivers
v0x6000033e03f0_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033e0480_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033e0510_0 .net "load_weight", 0 0, L_0x600002ac73a0;  alias, 1 drivers
v0x6000033e05a0_0 .net/s "product", 15 0, L_0x6000030d12c0;  1 drivers
v0x6000033e0630_0 .net/s "product_ext", 31 0, L_0x6000030d0fa0;  1 drivers
v0x6000033e06c0_0 .net "psum_in", 31 0, v0x6000033fb0f0_0;  alias, 1 drivers
v0x6000033e0750_0 .var "psum_out", 31 0;
v0x6000033e07e0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033e0870_0 .net/s "w_signed", 7 0, v0x6000033e0990_0;  1 drivers
v0x6000033e0900_0 .net "weight_in", 7 0, L_0x6000030d15e0;  alias, 1 drivers
v0x6000033e0990_0 .var "weight_reg", 7 0;
L_0x6000030d1400 .extend/s 16, v0x6000033e02d0_0;
L_0x6000030d1220 .extend/s 16, v0x6000033e0990_0;
L_0x6000030d12c0 .arith/mult 16, L_0x6000030d1400, L_0x6000030d1220;
L_0x6000030d10e0 .part L_0x6000030d12c0, 15, 1;
LS_0x6000030d1180_0_0 .concat [ 1 1 1 1], L_0x6000030d10e0, L_0x6000030d10e0, L_0x6000030d10e0, L_0x6000030d10e0;
LS_0x6000030d1180_0_4 .concat [ 1 1 1 1], L_0x6000030d10e0, L_0x6000030d10e0, L_0x6000030d10e0, L_0x6000030d10e0;
LS_0x6000030d1180_0_8 .concat [ 1 1 1 1], L_0x6000030d10e0, L_0x6000030d10e0, L_0x6000030d10e0, L_0x6000030d10e0;
LS_0x6000030d1180_0_12 .concat [ 1 1 1 1], L_0x6000030d10e0, L_0x6000030d10e0, L_0x6000030d10e0, L_0x6000030d10e0;
L_0x6000030d1180 .concat [ 4 4 4 4], LS_0x6000030d1180_0_0, LS_0x6000030d1180_0_4, LS_0x6000030d1180_0_8, LS_0x6000030d1180_0_12;
L_0x6000030d0fa0 .concat [ 16 16 0 0], L_0x6000030d12c0, L_0x6000030d1180;
S_0x14c687ef0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14c68cd00;
 .timescale 0 0;
P_0x60000148b080 .param/l "col" 1 7 214, +C4<01>;
L_0x600002ac76b0 .functor AND 1, v0x600003396be0_0, L_0x6000030d0e60, C4<1>, C4<1>;
L_0x600002ac7720 .functor AND 1, L_0x6000030d0dc0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac7790 .functor OR 1, L_0x6000030d0d20, L_0x600002ac7720, C4<0>, C4<0>;
L_0x600002ac7800 .functor AND 1, L_0x15009a4a0, L_0x600002ac7790, C4<1>, C4<1>;
L_0x600002ac7870 .functor AND 1, L_0x600002ac7800, L_0x6000030d0c80, C4<1>, C4<1>;
v0x6000033e1f80_0 .net *"_ivl_0", 2 0, L_0x6000030d1040;  1 drivers
L_0x150099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033e2010_0 .net/2u *"_ivl_11", 2 0, L_0x150099648;  1 drivers
v0x6000033e20a0_0 .net *"_ivl_13", 0 0, L_0x6000030d0d20;  1 drivers
L_0x150099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033e2130_0 .net/2u *"_ivl_15", 2 0, L_0x150099690;  1 drivers
v0x6000033e21c0_0 .net *"_ivl_17", 0 0, L_0x6000030d0dc0;  1 drivers
v0x6000033e2250_0 .net *"_ivl_20", 0 0, L_0x600002ac7720;  1 drivers
v0x6000033e22e0_0 .net *"_ivl_22", 0 0, L_0x600002ac7790;  1 drivers
v0x6000033e2370_0 .net *"_ivl_24", 0 0, L_0x600002ac7800;  1 drivers
v0x6000033e2400_0 .net *"_ivl_25", 31 0, L_0x6000030d0be0;  1 drivers
L_0x1500996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e2490_0 .net *"_ivl_28", 15 0, L_0x1500996d8;  1 drivers
L_0x150099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e2520_0 .net/2u *"_ivl_29", 31 0, L_0x150099720;  1 drivers
L_0x1500995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033e25b0_0 .net *"_ivl_3", 0 0, L_0x1500995b8;  1 drivers
v0x6000033e2640_0 .net *"_ivl_31", 0 0, L_0x6000030d0c80;  1 drivers
L_0x150099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033e26d0_0 .net/2u *"_ivl_4", 2 0, L_0x150099600;  1 drivers
v0x6000033e2760_0 .net *"_ivl_6", 0 0, L_0x6000030d0e60;  1 drivers
v0x6000033e27f0_0 .net "do_clear", 0 0, L_0x600002ac7870;  1 drivers
v0x6000033e2880_0 .net "load_weight", 0 0, L_0x600002ac76b0;  1 drivers
v0x6000033e2910_0 .net "weight_in", 7 0, L_0x6000030d0f00;  1 drivers
L_0x6000030d1040 .concat [ 2 1 0 0], v0x600003396b50_0, L_0x1500995b8;
L_0x6000030d0e60 .cmp/eq 3, L_0x6000030d1040, L_0x150099600;
L_0x6000030d0d20 .cmp/eq 3, v0x6000033ec990_0, L_0x150099648;
L_0x6000030d0dc0 .cmp/eq 3, v0x6000033ec990_0, L_0x150099690;
L_0x6000030d0be0 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x1500996d8;
L_0x6000030d0c80 .cmp/eq 32, L_0x6000030d0be0, L_0x150099720;
S_0x14c688060 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c687ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc9d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc9dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033e1440_0 .net *"_ivl_11", 0 0, L_0x6000030d0a00;  1 drivers
v0x6000033e14d0_0 .net *"_ivl_12", 15 0, L_0x6000030d24e0;  1 drivers
v0x6000033e1560_0 .net/s *"_ivl_4", 15 0, L_0x6000030d0aa0;  1 drivers
v0x6000033e15f0_0 .net/s *"_ivl_6", 15 0, L_0x6000030d0b40;  1 drivers
v0x6000033e1680_0 .net/s "a_signed", 7 0, v0x6000033e1830_0;  1 drivers
v0x6000033e1710_0 .net "act_in", 7 0, v0x6000033e0240_0;  alias, 1 drivers
v0x6000033e17a0_0 .var "act_out", 7 0;
v0x6000033e1830_0 .var "act_reg", 7 0;
v0x6000033e18c0_0 .net "clear_acc", 0 0, L_0x600002ac7870;  alias, 1 drivers
v0x6000033e1950_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033e19e0_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033e1a70_0 .net "load_weight", 0 0, L_0x600002ac76b0;  alias, 1 drivers
v0x6000033e1b00_0 .net/s "product", 15 0, L_0x6000030d0960;  1 drivers
v0x6000033e1b90_0 .net/s "product_ext", 31 0, L_0x6000030d2580;  1 drivers
v0x6000033e1c20_0 .net "psum_in", 31 0, v0x6000033fc6c0_0;  alias, 1 drivers
v0x6000033e1cb0_0 .var "psum_out", 31 0;
v0x6000033e1d40_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033e1dd0_0 .net/s "w_signed", 7 0, v0x6000033e1ef0_0;  1 drivers
v0x6000033e1e60_0 .net "weight_in", 7 0, L_0x6000030d0f00;  alias, 1 drivers
v0x6000033e1ef0_0 .var "weight_reg", 7 0;
L_0x6000030d0aa0 .extend/s 16, v0x6000033e1830_0;
L_0x6000030d0b40 .extend/s 16, v0x6000033e1ef0_0;
L_0x6000030d0960 .arith/mult 16, L_0x6000030d0aa0, L_0x6000030d0b40;
L_0x6000030d0a00 .part L_0x6000030d0960, 15, 1;
LS_0x6000030d24e0_0_0 .concat [ 1 1 1 1], L_0x6000030d0a00, L_0x6000030d0a00, L_0x6000030d0a00, L_0x6000030d0a00;
LS_0x6000030d24e0_0_4 .concat [ 1 1 1 1], L_0x6000030d0a00, L_0x6000030d0a00, L_0x6000030d0a00, L_0x6000030d0a00;
LS_0x6000030d24e0_0_8 .concat [ 1 1 1 1], L_0x6000030d0a00, L_0x6000030d0a00, L_0x6000030d0a00, L_0x6000030d0a00;
LS_0x6000030d24e0_0_12 .concat [ 1 1 1 1], L_0x6000030d0a00, L_0x6000030d0a00, L_0x6000030d0a00, L_0x6000030d0a00;
L_0x6000030d24e0 .concat [ 4 4 4 4], LS_0x6000030d24e0_0_0, LS_0x6000030d24e0_0_4, LS_0x6000030d24e0_0_8, LS_0x6000030d24e0_0_12;
L_0x6000030d2580 .concat [ 16 16 0 0], L_0x6000030d0960, L_0x6000030d24e0;
S_0x14c6858a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14c68cd00;
 .timescale 0 0;
P_0x60000148b180 .param/l "col" 1 7 214, +C4<010>;
L_0x600002ac79c0 .functor AND 1, v0x600003396be0_0, L_0x6000030d2440, C4<1>, C4<1>;
L_0x600002ac7a30 .functor AND 1, L_0x6000030d06e0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac7aa0 .functor OR 1, L_0x6000030d0640, L_0x600002ac7a30, C4<0>, C4<0>;
L_0x600002ac7b10 .functor AND 1, L_0x15009a4a0, L_0x600002ac7aa0, C4<1>, C4<1>;
L_0x600002ac7b80 .functor AND 1, L_0x600002ac7b10, L_0x6000030d08c0, C4<1>, C4<1>;
v0x6000033e34e0_0 .net *"_ivl_0", 3 0, L_0x6000030d23a0;  1 drivers
L_0x1500997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033e3570_0 .net/2u *"_ivl_11", 2 0, L_0x1500997f8;  1 drivers
v0x6000033e3600_0 .net *"_ivl_13", 0 0, L_0x6000030d0640;  1 drivers
L_0x150099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033e3690_0 .net/2u *"_ivl_15", 2 0, L_0x150099840;  1 drivers
v0x6000033e3720_0 .net *"_ivl_17", 0 0, L_0x6000030d06e0;  1 drivers
v0x6000033e37b0_0 .net *"_ivl_20", 0 0, L_0x600002ac7a30;  1 drivers
v0x6000033e3840_0 .net *"_ivl_22", 0 0, L_0x600002ac7aa0;  1 drivers
v0x6000033e38d0_0 .net *"_ivl_24", 0 0, L_0x600002ac7b10;  1 drivers
v0x6000033e3960_0 .net *"_ivl_25", 31 0, L_0x6000030d0820;  1 drivers
L_0x150099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e39f0_0 .net *"_ivl_28", 15 0, L_0x150099888;  1 drivers
L_0x1500998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e3a80_0 .net/2u *"_ivl_29", 31 0, L_0x1500998d0;  1 drivers
L_0x150099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033e3b10_0 .net *"_ivl_3", 1 0, L_0x150099768;  1 drivers
v0x6000033e3ba0_0 .net *"_ivl_31", 0 0, L_0x6000030d08c0;  1 drivers
L_0x1500997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000033e3c30_0 .net/2u *"_ivl_4", 3 0, L_0x1500997b0;  1 drivers
v0x6000033e3cc0_0 .net *"_ivl_6", 0 0, L_0x6000030d2440;  1 drivers
v0x6000033e3d50_0 .net "do_clear", 0 0, L_0x600002ac7b80;  1 drivers
v0x6000033e3de0_0 .net "load_weight", 0 0, L_0x600002ac79c0;  1 drivers
v0x6000033e3e70_0 .net "weight_in", 7 0, L_0x6000030d2260;  1 drivers
L_0x6000030d23a0 .concat [ 2 2 0 0], v0x600003396b50_0, L_0x150099768;
L_0x6000030d2440 .cmp/eq 4, L_0x6000030d23a0, L_0x1500997b0;
L_0x6000030d0640 .cmp/eq 3, v0x6000033ec990_0, L_0x1500997f8;
L_0x6000030d06e0 .cmp/eq 3, v0x6000033ec990_0, L_0x150099840;
L_0x6000030d0820 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150099888;
L_0x6000030d08c0 .cmp/eq 32, L_0x6000030d0820, L_0x1500998d0;
S_0x14c685a10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c6858a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc9f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc9fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033e29a0_0 .net *"_ivl_11", 0 0, L_0x6000030d8140;  1 drivers
v0x6000033e2a30_0 .net *"_ivl_12", 15 0, L_0x6000030d81e0;  1 drivers
v0x6000033e2ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000030d38e0;  1 drivers
v0x6000033e2b50_0 .net/s *"_ivl_6", 15 0, L_0x6000030d8000;  1 drivers
v0x6000033e2be0_0 .net/s "a_signed", 7 0, v0x6000033e2d90_0;  1 drivers
v0x6000033e2c70_0 .net "act_in", 7 0, v0x6000033e17a0_0;  alias, 1 drivers
v0x6000033e2d00_0 .var "act_out", 7 0;
v0x6000033e2d90_0 .var "act_reg", 7 0;
v0x6000033e2e20_0 .net "clear_acc", 0 0, L_0x600002ac7b80;  alias, 1 drivers
v0x6000033e2eb0_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033e2f40_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033e2fd0_0 .net "load_weight", 0 0, L_0x600002ac79c0;  alias, 1 drivers
v0x6000033e3060_0 .net/s "product", 15 0, L_0x6000030d80a0;  1 drivers
v0x6000033e30f0_0 .net/s "product_ext", 31 0, L_0x6000030d8280;  1 drivers
v0x6000033e3180_0 .net "psum_in", 31 0, v0x6000033fdc20_0;  alias, 1 drivers
v0x6000033e3210_0 .var "psum_out", 31 0;
v0x6000033e32a0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033e3330_0 .net/s "w_signed", 7 0, v0x6000033e3450_0;  1 drivers
v0x6000033e33c0_0 .net "weight_in", 7 0, L_0x6000030d2260;  alias, 1 drivers
v0x6000033e3450_0 .var "weight_reg", 7 0;
L_0x6000030d38e0 .extend/s 16, v0x6000033e2d90_0;
L_0x6000030d8000 .extend/s 16, v0x6000033e3450_0;
L_0x6000030d80a0 .arith/mult 16, L_0x6000030d38e0, L_0x6000030d8000;
L_0x6000030d8140 .part L_0x6000030d80a0, 15, 1;
LS_0x6000030d81e0_0_0 .concat [ 1 1 1 1], L_0x6000030d8140, L_0x6000030d8140, L_0x6000030d8140, L_0x6000030d8140;
LS_0x6000030d81e0_0_4 .concat [ 1 1 1 1], L_0x6000030d8140, L_0x6000030d8140, L_0x6000030d8140, L_0x6000030d8140;
LS_0x6000030d81e0_0_8 .concat [ 1 1 1 1], L_0x6000030d8140, L_0x6000030d8140, L_0x6000030d8140, L_0x6000030d8140;
LS_0x6000030d81e0_0_12 .concat [ 1 1 1 1], L_0x6000030d8140, L_0x6000030d8140, L_0x6000030d8140, L_0x6000030d8140;
L_0x6000030d81e0 .concat [ 4 4 4 4], LS_0x6000030d81e0_0_0, LS_0x6000030d81e0_0_4, LS_0x6000030d81e0_0_8, LS_0x6000030d81e0_0_12;
L_0x6000030d8280 .concat [ 16 16 0 0], L_0x6000030d80a0, L_0x6000030d81e0;
S_0x14c683250 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14c68cd00;
 .timescale 0 0;
P_0x60000148b280 .param/l "col" 1 7 214, +C4<011>;
L_0x600002ac7cd0 .functor AND 1, v0x600003396be0_0, L_0x6000030d83c0, C4<1>, C4<1>;
L_0x600002ac7d40 .functor AND 1, L_0x6000030d85a0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac7db0 .functor OR 1, L_0x6000030d8500, L_0x600002ac7d40, C4<0>, C4<0>;
L_0x600002ac7e20 .functor AND 1, L_0x15009a4a0, L_0x600002ac7db0, C4<1>, C4<1>;
L_0x600002ac7e90 .functor AND 1, L_0x600002ac7e20, L_0x6000030d86e0, C4<1>, C4<1>;
v0x6000033e4ab0_0 .net *"_ivl_0", 3 0, L_0x6000030d8320;  1 drivers
L_0x1500999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033e4b40_0 .net/2u *"_ivl_11", 2 0, L_0x1500999a8;  1 drivers
v0x6000033e4bd0_0 .net *"_ivl_13", 0 0, L_0x6000030d8500;  1 drivers
L_0x1500999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033e4c60_0 .net/2u *"_ivl_15", 2 0, L_0x1500999f0;  1 drivers
v0x6000033e4cf0_0 .net *"_ivl_17", 0 0, L_0x6000030d85a0;  1 drivers
v0x6000033e4d80_0 .net *"_ivl_20", 0 0, L_0x600002ac7d40;  1 drivers
v0x6000033e4e10_0 .net *"_ivl_22", 0 0, L_0x600002ac7db0;  1 drivers
v0x6000033e4ea0_0 .net *"_ivl_24", 0 0, L_0x600002ac7e20;  1 drivers
v0x6000033e4f30_0 .net *"_ivl_25", 31 0, L_0x6000030d8640;  1 drivers
L_0x150099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e4fc0_0 .net *"_ivl_28", 15 0, L_0x150099a38;  1 drivers
L_0x150099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e5050_0 .net/2u *"_ivl_29", 31 0, L_0x150099a80;  1 drivers
L_0x150099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033e50e0_0 .net *"_ivl_3", 1 0, L_0x150099918;  1 drivers
v0x6000033e5170_0 .net *"_ivl_31", 0 0, L_0x6000030d86e0;  1 drivers
L_0x150099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033e5200_0 .net/2u *"_ivl_4", 3 0, L_0x150099960;  1 drivers
v0x6000033e5290_0 .net *"_ivl_6", 0 0, L_0x6000030d83c0;  1 drivers
v0x6000033e5320_0 .net "do_clear", 0 0, L_0x600002ac7e90;  1 drivers
v0x6000033e53b0_0 .net "load_weight", 0 0, L_0x600002ac7cd0;  1 drivers
v0x6000033e5440_0 .net "weight_in", 7 0, L_0x6000030d8460;  1 drivers
L_0x6000030d8320 .concat [ 2 2 0 0], v0x600003396b50_0, L_0x150099918;
L_0x6000030d83c0 .cmp/eq 4, L_0x6000030d8320, L_0x150099960;
L_0x6000030d8500 .cmp/eq 3, v0x6000033ec990_0, L_0x1500999a8;
L_0x6000030d85a0 .cmp/eq 3, v0x6000033ec990_0, L_0x1500999f0;
L_0x6000030d8640 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150099a38;
L_0x6000030d86e0 .cmp/eq 32, L_0x6000030d8640, L_0x150099a80;
S_0x14c6833c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c683250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fca100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fca140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033e3f00_0 .net *"_ivl_11", 0 0, L_0x6000030d8960;  1 drivers
v0x6000033e4000_0 .net *"_ivl_12", 15 0, L_0x6000030d8a00;  1 drivers
v0x6000033e4090_0 .net/s *"_ivl_4", 15 0, L_0x6000030d8780;  1 drivers
v0x6000033e4120_0 .net/s *"_ivl_6", 15 0, L_0x6000030d8820;  1 drivers
v0x6000033e41b0_0 .net/s "a_signed", 7 0, v0x6000033e4360_0;  1 drivers
v0x6000033e4240_0 .net "act_in", 7 0, v0x6000033e2d00_0;  alias, 1 drivers
v0x6000033e42d0_0 .var "act_out", 7 0;
v0x6000033e4360_0 .var "act_reg", 7 0;
v0x6000033e43f0_0 .net "clear_acc", 0 0, L_0x600002ac7e90;  alias, 1 drivers
v0x6000033e4480_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033e4510_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033e45a0_0 .net "load_weight", 0 0, L_0x600002ac7cd0;  alias, 1 drivers
v0x6000033e4630_0 .net/s "product", 15 0, L_0x6000030d88c0;  1 drivers
v0x6000033e46c0_0 .net/s "product_ext", 31 0, L_0x6000030d8aa0;  1 drivers
v0x6000033e4750_0 .net "psum_in", 31 0, v0x6000033ff180_0;  alias, 1 drivers
v0x6000033e47e0_0 .var "psum_out", 31 0;
v0x6000033e4870_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033e4900_0 .net/s "w_signed", 7 0, v0x6000033e4a20_0;  1 drivers
v0x6000033e4990_0 .net "weight_in", 7 0, L_0x6000030d8460;  alias, 1 drivers
v0x6000033e4a20_0 .var "weight_reg", 7 0;
L_0x6000030d8780 .extend/s 16, v0x6000033e4360_0;
L_0x6000030d8820 .extend/s 16, v0x6000033e4a20_0;
L_0x6000030d88c0 .arith/mult 16, L_0x6000030d8780, L_0x6000030d8820;
L_0x6000030d8960 .part L_0x6000030d88c0, 15, 1;
LS_0x6000030d8a00_0_0 .concat [ 1 1 1 1], L_0x6000030d8960, L_0x6000030d8960, L_0x6000030d8960, L_0x6000030d8960;
LS_0x6000030d8a00_0_4 .concat [ 1 1 1 1], L_0x6000030d8960, L_0x6000030d8960, L_0x6000030d8960, L_0x6000030d8960;
LS_0x6000030d8a00_0_8 .concat [ 1 1 1 1], L_0x6000030d8960, L_0x6000030d8960, L_0x6000030d8960, L_0x6000030d8960;
LS_0x6000030d8a00_0_12 .concat [ 1 1 1 1], L_0x6000030d8960, L_0x6000030d8960, L_0x6000030d8960, L_0x6000030d8960;
L_0x6000030d8a00 .concat [ 4 4 4 4], LS_0x6000030d8a00_0_0, LS_0x6000030d8a00_0_4, LS_0x6000030d8a00_0_8, LS_0x6000030d8a00_0_12;
L_0x6000030d8aa0 .concat [ 16 16 0 0], L_0x6000030d88c0, L_0x6000030d8a00;
S_0x14c680c00 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148b380 .param/l "row" 1 7 213, +C4<011>;
S_0x14c680d70 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14c680c00;
 .timescale 0 0;
P_0x60000148b400 .param/l "col" 1 7 214, +C4<00>;
L_0x600002ac3bf0 .functor AND 1, v0x600003396be0_0, L_0x6000030d8be0, C4<1>, C4<1>;
L_0x600002ac3790 .functor AND 1, L_0x6000030d8dc0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac3330 .functor OR 1, L_0x6000030d8d20, L_0x600002ac3790, C4<0>, C4<0>;
L_0x600002ac2ed0 .functor AND 1, L_0x15009a4a0, L_0x600002ac3330, C4<1>, C4<1>;
L_0x600002ac2a70 .functor AND 1, L_0x600002ac2ed0, L_0x6000030d8f00, C4<1>, C4<1>;
v0x6000033e6010_0 .net *"_ivl_0", 2 0, L_0x6000030d8b40;  1 drivers
L_0x150099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033e60a0_0 .net/2u *"_ivl_11", 2 0, L_0x150099b58;  1 drivers
v0x6000033e6130_0 .net *"_ivl_13", 0 0, L_0x6000030d8d20;  1 drivers
L_0x150099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033e61c0_0 .net/2u *"_ivl_15", 2 0, L_0x150099ba0;  1 drivers
v0x6000033e6250_0 .net *"_ivl_17", 0 0, L_0x6000030d8dc0;  1 drivers
v0x6000033e62e0_0 .net *"_ivl_20", 0 0, L_0x600002ac3790;  1 drivers
v0x6000033e6370_0 .net *"_ivl_22", 0 0, L_0x600002ac3330;  1 drivers
v0x6000033e6400_0 .net *"_ivl_24", 0 0, L_0x600002ac2ed0;  1 drivers
v0x6000033e6490_0 .net *"_ivl_25", 31 0, L_0x6000030d8e60;  1 drivers
L_0x150099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e6520_0 .net *"_ivl_28", 15 0, L_0x150099be8;  1 drivers
L_0x150099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e65b0_0 .net/2u *"_ivl_29", 31 0, L_0x150099c30;  1 drivers
L_0x150099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033e6640_0 .net *"_ivl_3", 0 0, L_0x150099ac8;  1 drivers
v0x6000033e66d0_0 .net *"_ivl_31", 0 0, L_0x6000030d8f00;  1 drivers
L_0x150099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033e6760_0 .net/2u *"_ivl_4", 2 0, L_0x150099b10;  1 drivers
v0x6000033e67f0_0 .net *"_ivl_6", 0 0, L_0x6000030d8be0;  1 drivers
v0x6000033e6880_0 .net "do_clear", 0 0, L_0x600002ac2a70;  1 drivers
v0x6000033e6910_0 .net "load_weight", 0 0, L_0x600002ac3bf0;  1 drivers
v0x6000033e69a0_0 .net "weight_in", 7 0, L_0x6000030d8c80;  1 drivers
L_0x6000030d8b40 .concat [ 2 1 0 0], v0x600003396b50_0, L_0x150099ac8;
L_0x6000030d8be0 .cmp/eq 3, L_0x6000030d8b40, L_0x150099b10;
L_0x6000030d8d20 .cmp/eq 3, v0x6000033ec990_0, L_0x150099b58;
L_0x6000030d8dc0 .cmp/eq 3, v0x6000033ec990_0, L_0x150099ba0;
L_0x6000030d8e60 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150099be8;
L_0x6000030d8f00 .cmp/eq 32, L_0x6000030d8e60, L_0x150099c30;
S_0x14c67e5b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c680d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fca180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fca1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033e54d0_0 .net *"_ivl_11", 0 0, L_0x6000030d9180;  1 drivers
v0x6000033e5560_0 .net *"_ivl_12", 15 0, L_0x6000030d9220;  1 drivers
v0x6000033e55f0_0 .net/s *"_ivl_4", 15 0, L_0x6000030d8fa0;  1 drivers
v0x6000033e5680_0 .net/s *"_ivl_6", 15 0, L_0x6000030d9040;  1 drivers
v0x6000033e5710_0 .net/s "a_signed", 7 0, v0x6000033e58c0_0;  1 drivers
v0x6000033e57a0_0 .net "act_in", 7 0, L_0x600002ac4f50;  alias, 1 drivers
v0x6000033e5830_0 .var "act_out", 7 0;
v0x6000033e58c0_0 .var "act_reg", 7 0;
v0x6000033e5950_0 .net "clear_acc", 0 0, L_0x600002ac2a70;  alias, 1 drivers
v0x6000033e59e0_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033e5a70_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033e5b00_0 .net "load_weight", 0 0, L_0x600002ac3bf0;  alias, 1 drivers
v0x6000033e5b90_0 .net/s "product", 15 0, L_0x6000030d90e0;  1 drivers
v0x6000033e5c20_0 .net/s "product_ext", 31 0, L_0x6000030d92c0;  1 drivers
v0x6000033e5cb0_0 .net "psum_in", 31 0, v0x6000033e0750_0;  alias, 1 drivers
v0x6000033e5d40_0 .var "psum_out", 31 0;
v0x6000033e5dd0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033e5e60_0 .net/s "w_signed", 7 0, v0x6000033e5f80_0;  1 drivers
v0x6000033e5ef0_0 .net "weight_in", 7 0, L_0x6000030d8c80;  alias, 1 drivers
v0x6000033e5f80_0 .var "weight_reg", 7 0;
L_0x6000030d8fa0 .extend/s 16, v0x6000033e58c0_0;
L_0x6000030d9040 .extend/s 16, v0x6000033e5f80_0;
L_0x6000030d90e0 .arith/mult 16, L_0x6000030d8fa0, L_0x6000030d9040;
L_0x6000030d9180 .part L_0x6000030d90e0, 15, 1;
LS_0x6000030d9220_0_0 .concat [ 1 1 1 1], L_0x6000030d9180, L_0x6000030d9180, L_0x6000030d9180, L_0x6000030d9180;
LS_0x6000030d9220_0_4 .concat [ 1 1 1 1], L_0x6000030d9180, L_0x6000030d9180, L_0x6000030d9180, L_0x6000030d9180;
LS_0x6000030d9220_0_8 .concat [ 1 1 1 1], L_0x6000030d9180, L_0x6000030d9180, L_0x6000030d9180, L_0x6000030d9180;
LS_0x6000030d9220_0_12 .concat [ 1 1 1 1], L_0x6000030d9180, L_0x6000030d9180, L_0x6000030d9180, L_0x6000030d9180;
L_0x6000030d9220 .concat [ 4 4 4 4], LS_0x6000030d9220_0_0, LS_0x6000030d9220_0_4, LS_0x6000030d9220_0_8, LS_0x6000030d9220_0_12;
L_0x6000030d92c0 .concat [ 16 16 0 0], L_0x6000030d90e0, L_0x6000030d9220;
S_0x14c67e720 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14c680c00;
 .timescale 0 0;
P_0x60000148b500 .param/l "col" 1 7 214, +C4<01>;
L_0x600002ac1d50 .functor AND 1, v0x600003396be0_0, L_0x6000030d9400, C4<1>, C4<1>;
L_0x600002ac18f0 .functor AND 1, L_0x6000030d95e0, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac1490 .functor OR 1, L_0x6000030d9540, L_0x600002ac18f0, C4<0>, C4<0>;
L_0x600002ac1030 .functor AND 1, L_0x15009a4a0, L_0x600002ac1490, C4<1>, C4<1>;
L_0x600002ac0bd0 .functor AND 1, L_0x600002ac1030, L_0x6000030d9720, C4<1>, C4<1>;
v0x6000033e7570_0 .net *"_ivl_0", 2 0, L_0x6000030d9360;  1 drivers
L_0x150099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033e7600_0 .net/2u *"_ivl_11", 2 0, L_0x150099d08;  1 drivers
v0x6000033e7690_0 .net *"_ivl_13", 0 0, L_0x6000030d9540;  1 drivers
L_0x150099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033e7720_0 .net/2u *"_ivl_15", 2 0, L_0x150099d50;  1 drivers
v0x6000033e77b0_0 .net *"_ivl_17", 0 0, L_0x6000030d95e0;  1 drivers
v0x6000033e7840_0 .net *"_ivl_20", 0 0, L_0x600002ac18f0;  1 drivers
v0x6000033e78d0_0 .net *"_ivl_22", 0 0, L_0x600002ac1490;  1 drivers
v0x6000033e7960_0 .net *"_ivl_24", 0 0, L_0x600002ac1030;  1 drivers
v0x6000033e79f0_0 .net *"_ivl_25", 31 0, L_0x6000030d9680;  1 drivers
L_0x150099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e7a80_0 .net *"_ivl_28", 15 0, L_0x150099d98;  1 drivers
L_0x150099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e7b10_0 .net/2u *"_ivl_29", 31 0, L_0x150099de0;  1 drivers
L_0x150099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033e7ba0_0 .net *"_ivl_3", 0 0, L_0x150099c78;  1 drivers
v0x6000033e7c30_0 .net *"_ivl_31", 0 0, L_0x6000030d9720;  1 drivers
L_0x150099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033e7cc0_0 .net/2u *"_ivl_4", 2 0, L_0x150099cc0;  1 drivers
v0x6000033e7d50_0 .net *"_ivl_6", 0 0, L_0x6000030d9400;  1 drivers
v0x6000033e7de0_0 .net "do_clear", 0 0, L_0x600002ac0bd0;  1 drivers
v0x6000033e7e70_0 .net "load_weight", 0 0, L_0x600002ac1d50;  1 drivers
v0x6000033e7f00_0 .net "weight_in", 7 0, L_0x6000030d94a0;  1 drivers
L_0x6000030d9360 .concat [ 2 1 0 0], v0x600003396b50_0, L_0x150099c78;
L_0x6000030d9400 .cmp/eq 3, L_0x6000030d9360, L_0x150099cc0;
L_0x6000030d9540 .cmp/eq 3, v0x6000033ec990_0, L_0x150099d08;
L_0x6000030d95e0 .cmp/eq 3, v0x6000033ec990_0, L_0x150099d50;
L_0x6000030d9680 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150099d98;
L_0x6000030d9720 .cmp/eq 32, L_0x6000030d9680, L_0x150099de0;
S_0x14c67bf60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c67e720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fca200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fca240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033e6a30_0 .net *"_ivl_11", 0 0, L_0x6000030d99a0;  1 drivers
v0x6000033e6ac0_0 .net *"_ivl_12", 15 0, L_0x6000030d9a40;  1 drivers
v0x6000033e6b50_0 .net/s *"_ivl_4", 15 0, L_0x6000030d97c0;  1 drivers
v0x6000033e6be0_0 .net/s *"_ivl_6", 15 0, L_0x6000030d9860;  1 drivers
v0x6000033e6c70_0 .net/s "a_signed", 7 0, v0x6000033e6e20_0;  1 drivers
v0x6000033e6d00_0 .net "act_in", 7 0, v0x6000033e5830_0;  alias, 1 drivers
v0x6000033e6d90_0 .var "act_out", 7 0;
v0x6000033e6e20_0 .var "act_reg", 7 0;
v0x6000033e6eb0_0 .net "clear_acc", 0 0, L_0x600002ac0bd0;  alias, 1 drivers
v0x6000033e6f40_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033e6fd0_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033e7060_0 .net "load_weight", 0 0, L_0x600002ac1d50;  alias, 1 drivers
v0x6000033e70f0_0 .net/s "product", 15 0, L_0x6000030d9900;  1 drivers
v0x6000033e7180_0 .net/s "product_ext", 31 0, L_0x6000030d9ae0;  1 drivers
v0x6000033e7210_0 .net "psum_in", 31 0, v0x6000033e1cb0_0;  alias, 1 drivers
v0x6000033e72a0_0 .var "psum_out", 31 0;
v0x6000033e7330_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033e73c0_0 .net/s "w_signed", 7 0, v0x6000033e74e0_0;  1 drivers
v0x6000033e7450_0 .net "weight_in", 7 0, L_0x6000030d94a0;  alias, 1 drivers
v0x6000033e74e0_0 .var "weight_reg", 7 0;
L_0x6000030d97c0 .extend/s 16, v0x6000033e6e20_0;
L_0x6000030d9860 .extend/s 16, v0x6000033e74e0_0;
L_0x6000030d9900 .arith/mult 16, L_0x6000030d97c0, L_0x6000030d9860;
L_0x6000030d99a0 .part L_0x6000030d9900, 15, 1;
LS_0x6000030d9a40_0_0 .concat [ 1 1 1 1], L_0x6000030d99a0, L_0x6000030d99a0, L_0x6000030d99a0, L_0x6000030d99a0;
LS_0x6000030d9a40_0_4 .concat [ 1 1 1 1], L_0x6000030d99a0, L_0x6000030d99a0, L_0x6000030d99a0, L_0x6000030d99a0;
LS_0x6000030d9a40_0_8 .concat [ 1 1 1 1], L_0x6000030d99a0, L_0x6000030d99a0, L_0x6000030d99a0, L_0x6000030d99a0;
LS_0x6000030d9a40_0_12 .concat [ 1 1 1 1], L_0x6000030d99a0, L_0x6000030d99a0, L_0x6000030d99a0, L_0x6000030d99a0;
L_0x6000030d9a40 .concat [ 4 4 4 4], LS_0x6000030d9a40_0_0, LS_0x6000030d9a40_0_4, LS_0x6000030d9a40_0_8, LS_0x6000030d9a40_0_12;
L_0x6000030d9ae0 .concat [ 16 16 0 0], L_0x6000030d9900, L_0x6000030d9a40;
S_0x14c67c0d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14c680c00;
 .timescale 0 0;
P_0x60000148b600 .param/l "col" 1 7 214, +C4<010>;
L_0x600002adfe90 .functor AND 1, v0x600003396be0_0, L_0x6000030d9c20, C4<1>, C4<1>;
L_0x600002adfa30 .functor AND 1, L_0x6000030d9e00, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002adf9c0 .functor OR 1, L_0x6000030d9d60, L_0x600002adfa30, C4<0>, C4<0>;
L_0x600002adf950 .functor AND 1, L_0x15009a4a0, L_0x600002adf9c0, C4<1>, C4<1>;
L_0x600002adf8e0 .functor AND 1, L_0x600002adf950, L_0x6000030d9f40, C4<1>, C4<1>;
v0x6000033e8b40_0 .net *"_ivl_0", 3 0, L_0x6000030d9b80;  1 drivers
L_0x150099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033e8bd0_0 .net/2u *"_ivl_11", 2 0, L_0x150099eb8;  1 drivers
v0x6000033e8c60_0 .net *"_ivl_13", 0 0, L_0x6000030d9d60;  1 drivers
L_0x150099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033e8cf0_0 .net/2u *"_ivl_15", 2 0, L_0x150099f00;  1 drivers
v0x6000033e8d80_0 .net *"_ivl_17", 0 0, L_0x6000030d9e00;  1 drivers
v0x6000033e8e10_0 .net *"_ivl_20", 0 0, L_0x600002adfa30;  1 drivers
v0x6000033e8ea0_0 .net *"_ivl_22", 0 0, L_0x600002adf9c0;  1 drivers
v0x6000033e8f30_0 .net *"_ivl_24", 0 0, L_0x600002adf950;  1 drivers
v0x6000033e8fc0_0 .net *"_ivl_25", 31 0, L_0x6000030d9ea0;  1 drivers
L_0x150099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e9050_0 .net *"_ivl_28", 15 0, L_0x150099f48;  1 drivers
L_0x150099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033e90e0_0 .net/2u *"_ivl_29", 31 0, L_0x150099f90;  1 drivers
L_0x150099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033e9170_0 .net *"_ivl_3", 1 0, L_0x150099e28;  1 drivers
v0x6000033e9200_0 .net *"_ivl_31", 0 0, L_0x6000030d9f40;  1 drivers
L_0x150099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000033e9290_0 .net/2u *"_ivl_4", 3 0, L_0x150099e70;  1 drivers
v0x6000033e9320_0 .net *"_ivl_6", 0 0, L_0x6000030d9c20;  1 drivers
v0x6000033e93b0_0 .net "do_clear", 0 0, L_0x600002adf8e0;  1 drivers
v0x6000033e9440_0 .net "load_weight", 0 0, L_0x600002adfe90;  1 drivers
v0x6000033e94d0_0 .net "weight_in", 7 0, L_0x6000030d9cc0;  1 drivers
L_0x6000030d9b80 .concat [ 2 2 0 0], v0x600003396b50_0, L_0x150099e28;
L_0x6000030d9c20 .cmp/eq 4, L_0x6000030d9b80, L_0x150099e70;
L_0x6000030d9d60 .cmp/eq 3, v0x6000033ec990_0, L_0x150099eb8;
L_0x6000030d9e00 .cmp/eq 3, v0x6000033ec990_0, L_0x150099f00;
L_0x6000030d9ea0 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x150099f48;
L_0x6000030d9f40 .cmp/eq 32, L_0x6000030d9ea0, L_0x150099f90;
S_0x14c679910 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c67c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fca280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fca2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033e8000_0 .net *"_ivl_11", 0 0, L_0x6000030da1c0;  1 drivers
v0x6000033e8090_0 .net *"_ivl_12", 15 0, L_0x6000030da260;  1 drivers
v0x6000033e8120_0 .net/s *"_ivl_4", 15 0, L_0x6000030d9fe0;  1 drivers
v0x6000033e81b0_0 .net/s *"_ivl_6", 15 0, L_0x6000030da080;  1 drivers
v0x6000033e8240_0 .net/s "a_signed", 7 0, v0x6000033e83f0_0;  1 drivers
v0x6000033e82d0_0 .net "act_in", 7 0, v0x6000033e6d90_0;  alias, 1 drivers
v0x6000033e8360_0 .var "act_out", 7 0;
v0x6000033e83f0_0 .var "act_reg", 7 0;
v0x6000033e8480_0 .net "clear_acc", 0 0, L_0x600002adf8e0;  alias, 1 drivers
v0x6000033e8510_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033e85a0_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033e8630_0 .net "load_weight", 0 0, L_0x600002adfe90;  alias, 1 drivers
v0x6000033e86c0_0 .net/s "product", 15 0, L_0x6000030da120;  1 drivers
v0x6000033e8750_0 .net/s "product_ext", 31 0, L_0x6000030da300;  1 drivers
v0x6000033e87e0_0 .net "psum_in", 31 0, v0x6000033e3210_0;  alias, 1 drivers
v0x6000033e8870_0 .var "psum_out", 31 0;
v0x6000033e8900_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033e8990_0 .net/s "w_signed", 7 0, v0x6000033e8ab0_0;  1 drivers
v0x6000033e8a20_0 .net "weight_in", 7 0, L_0x6000030d9cc0;  alias, 1 drivers
v0x6000033e8ab0_0 .var "weight_reg", 7 0;
L_0x6000030d9fe0 .extend/s 16, v0x6000033e83f0_0;
L_0x6000030da080 .extend/s 16, v0x6000033e8ab0_0;
L_0x6000030da120 .arith/mult 16, L_0x6000030d9fe0, L_0x6000030da080;
L_0x6000030da1c0 .part L_0x6000030da120, 15, 1;
LS_0x6000030da260_0_0 .concat [ 1 1 1 1], L_0x6000030da1c0, L_0x6000030da1c0, L_0x6000030da1c0, L_0x6000030da1c0;
LS_0x6000030da260_0_4 .concat [ 1 1 1 1], L_0x6000030da1c0, L_0x6000030da1c0, L_0x6000030da1c0, L_0x6000030da1c0;
LS_0x6000030da260_0_8 .concat [ 1 1 1 1], L_0x6000030da1c0, L_0x6000030da1c0, L_0x6000030da1c0, L_0x6000030da1c0;
LS_0x6000030da260_0_12 .concat [ 1 1 1 1], L_0x6000030da1c0, L_0x6000030da1c0, L_0x6000030da1c0, L_0x6000030da1c0;
L_0x6000030da260 .concat [ 4 4 4 4], LS_0x6000030da260_0_0, LS_0x6000030da260_0_4, LS_0x6000030da260_0_8, LS_0x6000030da260_0_12;
L_0x6000030da300 .concat [ 16 16 0 0], L_0x6000030da120, L_0x6000030da260;
S_0x14c679a80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14c680c00;
 .timescale 0 0;
P_0x60000148b700 .param/l "col" 1 7 214, +C4<011>;
L_0x600002ac8000 .functor AND 1, v0x600003396be0_0, L_0x6000030da440, C4<1>, C4<1>;
L_0x600002ac8070 .functor AND 1, L_0x6000030da620, v0x600003395680_0, C4<1>, C4<1>;
L_0x600002ac80e0 .functor OR 1, L_0x6000030da580, L_0x600002ac8070, C4<0>, C4<0>;
L_0x600002ac8150 .functor AND 1, L_0x15009a4a0, L_0x600002ac80e0, C4<1>, C4<1>;
L_0x600002ac81c0 .functor AND 1, L_0x600002ac8150, L_0x6000030da760, C4<1>, C4<1>;
v0x6000033ea0a0_0 .net *"_ivl_0", 3 0, L_0x6000030da3a0;  1 drivers
L_0x15009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033ea130_0 .net/2u *"_ivl_11", 2 0, L_0x15009a068;  1 drivers
v0x6000033ea1c0_0 .net *"_ivl_13", 0 0, L_0x6000030da580;  1 drivers
L_0x15009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033ea250_0 .net/2u *"_ivl_15", 2 0, L_0x15009a0b0;  1 drivers
v0x6000033ea2e0_0 .net *"_ivl_17", 0 0, L_0x6000030da620;  1 drivers
v0x6000033ea370_0 .net *"_ivl_20", 0 0, L_0x600002ac8070;  1 drivers
v0x6000033ea400_0 .net *"_ivl_22", 0 0, L_0x600002ac80e0;  1 drivers
v0x6000033ea490_0 .net *"_ivl_24", 0 0, L_0x600002ac8150;  1 drivers
v0x6000033ea520_0 .net *"_ivl_25", 31 0, L_0x6000030da6c0;  1 drivers
L_0x15009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ea5b0_0 .net *"_ivl_28", 15 0, L_0x15009a0f8;  1 drivers
L_0x15009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ea640_0 .net/2u *"_ivl_29", 31 0, L_0x15009a140;  1 drivers
L_0x150099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033ea6d0_0 .net *"_ivl_3", 1 0, L_0x150099fd8;  1 drivers
v0x6000033ea760_0 .net *"_ivl_31", 0 0, L_0x6000030da760;  1 drivers
L_0x15009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033ea7f0_0 .net/2u *"_ivl_4", 3 0, L_0x15009a020;  1 drivers
v0x6000033ea880_0 .net *"_ivl_6", 0 0, L_0x6000030da440;  1 drivers
v0x6000033ea910_0 .net "do_clear", 0 0, L_0x600002ac81c0;  1 drivers
v0x6000033ea9a0_0 .net "load_weight", 0 0, L_0x600002ac8000;  1 drivers
v0x6000033eaa30_0 .net "weight_in", 7 0, L_0x6000030da4e0;  1 drivers
L_0x6000030da3a0 .concat [ 2 2 0 0], v0x600003396b50_0, L_0x150099fd8;
L_0x6000030da440 .cmp/eq 4, L_0x6000030da3a0, L_0x15009a020;
L_0x6000030da580 .cmp/eq 3, v0x6000033ec990_0, L_0x15009a068;
L_0x6000030da620 .cmp/eq 3, v0x6000033ec990_0, L_0x15009a0b0;
L_0x6000030da6c0 .concat [ 16 16 0 0], v0x6000033ec090_0, L_0x15009a0f8;
L_0x6000030da760 .cmp/eq 32, L_0x6000030da6c0, L_0x15009a140;
S_0x14c672620 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14c679a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fca300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fca340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033e9560_0 .net *"_ivl_11", 0 0, L_0x6000030da9e0;  1 drivers
v0x6000033e95f0_0 .net *"_ivl_12", 15 0, L_0x6000030daa80;  1 drivers
v0x6000033e9680_0 .net/s *"_ivl_4", 15 0, L_0x6000030da800;  1 drivers
v0x6000033e9710_0 .net/s *"_ivl_6", 15 0, L_0x6000030da8a0;  1 drivers
v0x6000033e97a0_0 .net/s "a_signed", 7 0, v0x6000033e9950_0;  1 drivers
v0x6000033e9830_0 .net "act_in", 7 0, v0x6000033e8360_0;  alias, 1 drivers
v0x6000033e98c0_0 .var "act_out", 7 0;
v0x6000033e9950_0 .var "act_reg", 7 0;
v0x6000033e99e0_0 .net "clear_acc", 0 0, L_0x600002ac81c0;  alias, 1 drivers
v0x6000033e9a70_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033e9b00_0 .net "enable", 0 0, L_0x600002ac89a0;  alias, 1 drivers
v0x6000033e9b90_0 .net "load_weight", 0 0, L_0x600002ac8000;  alias, 1 drivers
v0x6000033e9c20_0 .net/s "product", 15 0, L_0x6000030da940;  1 drivers
v0x6000033e9cb0_0 .net/s "product_ext", 31 0, L_0x6000030dab20;  1 drivers
v0x6000033e9d40_0 .net "psum_in", 31 0, v0x6000033e47e0_0;  alias, 1 drivers
v0x6000033e9dd0_0 .var "psum_out", 31 0;
v0x6000033e9e60_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033e9ef0_0 .net/s "w_signed", 7 0, v0x6000033ea010_0;  1 drivers
v0x6000033e9f80_0 .net "weight_in", 7 0, L_0x6000030da4e0;  alias, 1 drivers
v0x6000033ea010_0 .var "weight_reg", 7 0;
L_0x6000030da800 .extend/s 16, v0x6000033e9950_0;
L_0x6000030da8a0 .extend/s 16, v0x6000033ea010_0;
L_0x6000030da940 .arith/mult 16, L_0x6000030da800, L_0x6000030da8a0;
L_0x6000030da9e0 .part L_0x6000030da940, 15, 1;
LS_0x6000030daa80_0_0 .concat [ 1 1 1 1], L_0x6000030da9e0, L_0x6000030da9e0, L_0x6000030da9e0, L_0x6000030da9e0;
LS_0x6000030daa80_0_4 .concat [ 1 1 1 1], L_0x6000030da9e0, L_0x6000030da9e0, L_0x6000030da9e0, L_0x6000030da9e0;
LS_0x6000030daa80_0_8 .concat [ 1 1 1 1], L_0x6000030da9e0, L_0x6000030da9e0, L_0x6000030da9e0, L_0x6000030da9e0;
LS_0x6000030daa80_0_12 .concat [ 1 1 1 1], L_0x6000030da9e0, L_0x6000030da9e0, L_0x6000030da9e0, L_0x6000030da9e0;
L_0x6000030daa80 .concat [ 4 4 4 4], LS_0x6000030daa80_0_0, LS_0x6000030daa80_0_4, LS_0x6000030daa80_0_8, LS_0x6000030daa80_0_12;
L_0x6000030dab20 .concat [ 16 16 0 0], L_0x6000030da940, L_0x6000030daa80;
S_0x14c672790 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148b800 .param/l "row" 1 7 198, +C4<00>;
L_0x600002ac5180 .functor BUFZ 8, v0x6000033f4870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14c66ffd0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148b880 .param/l "row" 1 7 198, +C4<01>;
L_0x600002ac5030 .functor BUFZ 8, v0x6000033f4b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14c670140 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148b900 .param/l "row" 1 7 198, +C4<010>;
L_0x600002ac50a0 .functor BUFZ 8, v0x6000033f4e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14c66d980 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148b980 .param/l "row" 1 7 198, +C4<011>;
L_0x600002ac4f50 .functor BUFZ 8, v0x6000033f50e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14c66daf0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148ba00 .param/l "col" 1 7 279, +C4<00>;
L_0x600002ac8690 .functor BUFZ 32, v0x6000033f4510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000033eaac0_0 .net *"_ivl_2", 31 0, L_0x600002ac8690;  1 drivers
S_0x14c6a6420 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148ba80 .param/l "col" 1 7 279, +C4<01>;
L_0x600002ac8700 .functor BUFZ 32, v0x6000033f4630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000033eab50_0 .net *"_ivl_2", 31 0, L_0x600002ac8700;  1 drivers
S_0x14c6a6590 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148bb00 .param/l "col" 1 7 279, +C4<010>;
L_0x600002ac8770 .functor BUFZ 32, v0x6000033f4750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000033eabe0_0 .net *"_ivl_2", 31 0, L_0x600002ac8770;  1 drivers
S_0x14c699900 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148bb80 .param/l "col" 1 7 279, +C4<011>;
L_0x600002ac87e0 .functor BUFZ 32, L_0x600002ac8620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000033eac70_0 .net *"_ivl_2", 31 0, L_0x600002ac87e0;  1 drivers
S_0x14c699a70 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148bc00 .param/l "col" 1 7 206, +C4<00>;
S_0x14c699be0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148bc80 .param/l "col" 1 7 206, +C4<01>;
S_0x14c699d50 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148bd00 .param/l "col" 1 7 206, +C4<010>;
S_0x14c668e60 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14c690730;
 .timescale 0 0;
P_0x60000148bd80 .param/l "col" 1 7 206, +C4<011>;
S_0x14c669f10 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x14c66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14c66a080 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14c66a0c0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14c66a100 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14c66a140 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14c66a180 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14c66a1c0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002ac97a0 .functor BUFZ 256, v0x6000033ef3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002ac9810 .functor BUFZ 256, v0x6000033eff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002ac9880 .functor BUFZ 256, v0x6000033eed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000033ee2e0_0 .var/i "b", 31 0;
v0x6000033ee370 .array "bank_addr", 3 0, 7 0;
v0x6000033ee400_0 .net "bank_dma", 1 0, L_0x6000030de6c0;  1 drivers
v0x6000033ee490_0 .var "bank_dma_d", 1 0;
v0x6000033ee520_0 .net "bank_mxu_a", 1 0, L_0x6000030de4e0;  1 drivers
v0x6000033ee5b0_0 .var "bank_mxu_a_d", 1 0;
v0x6000033ee640_0 .net "bank_mxu_o", 1 0, L_0x6000030de580;  1 drivers
v0x6000033ee6d0_0 .net "bank_mxu_w", 1 0, L_0x6000030de440;  1 drivers
v0x6000033ee760_0 .var "bank_mxu_w_d", 1 0;
v0x6000033ee7f0 .array "bank_rdata", 3 0;
v0x6000033ee7f0_0 .net v0x6000033ee7f0 0, 255 0, v0x6000033ecf30_0; 1 drivers
v0x6000033ee7f0_1 .net v0x6000033ee7f0 1, 255 0, v0x6000033ed440_0; 1 drivers
v0x6000033ee7f0_2 .net v0x6000033ee7f0 2, 255 0, v0x6000033ed950_0; 1 drivers
v0x6000033ee7f0_3 .net v0x6000033ee7f0 3, 255 0, v0x6000033ede60_0; 1 drivers
v0x6000033ee880_0 .var "bank_re", 3 0;
v0x6000033ee910_0 .net "bank_vpu", 1 0, L_0x6000030de620;  1 drivers
v0x6000033ee9a0_0 .var "bank_vpu_d", 1 0;
v0x6000033eea30 .array "bank_wdata", 3 0, 255 0;
v0x6000033eeac0_0 .var "bank_we", 3 0;
v0x6000033eeb50_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033eebe0_0 .net "dma_addr", 19 0, v0x6000033f0e10_0;  alias, 1 drivers
v0x6000033eec70_0 .net "dma_rdata", 255 0, L_0x600002ac9880;  alias, 1 drivers
v0x6000033eed00_0 .var "dma_rdata_reg", 255 0;
v0x6000033eed90_0 .net "dma_re", 0 0, L_0x600002ac9260;  alias, 1 drivers
v0x6000033eee20_0 .net "dma_ready", 0 0, L_0x6000030ded00;  alias, 1 drivers
v0x6000033eeeb0_0 .net "dma_wdata", 255 0, L_0x600002ac9180;  alias, 1 drivers
v0x6000033eef40_0 .net "dma_we", 0 0, L_0x600002ac91f0;  alias, 1 drivers
v0x6000033eefd0_0 .var "grant_dma", 3 0;
v0x6000033ef060_0 .var "grant_mxu_a", 3 0;
v0x6000033ef0f0_0 .var "grant_mxu_o", 3 0;
v0x6000033ef180_0 .var "grant_mxu_w", 3 0;
v0x6000033ef210_0 .var "grant_vpu", 3 0;
v0x6000033ef2a0_0 .net "mxu_a_addr", 19 0, L_0x6000030db8e0;  alias, 1 drivers
v0x6000033ef330_0 .net "mxu_a_rdata", 255 0, L_0x600002ac97a0;  alias, 1 drivers
v0x6000033ef3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000033ef450_0 .net "mxu_a_re", 0 0, L_0x6000030db980;  alias, 1 drivers
v0x6000033ef4e0_0 .net "mxu_a_ready", 0 0, L_0x6000030debc0;  alias, 1 drivers
v0x6000033ef570_0 .net "mxu_o_addr", 19 0, L_0x6000030dbb60;  alias, 1 drivers
v0x6000033ef600_0 .net "mxu_o_ready", 0 0, L_0x6000030dec60;  alias, 1 drivers
v0x6000033ef690_0 .net "mxu_o_wdata", 255 0, L_0x6000030dbd40;  alias, 1 drivers
v0x6000033ef720_0 .net "mxu_o_we", 0 0, L_0x600002ac8c40;  alias, 1 drivers
v0x6000033ef7b0_0 .net "mxu_w_addr", 19 0, L_0x6000030db660;  alias, 1 drivers
v0x6000033ef840_0 .net "mxu_w_rdata", 255 0, v0x6000033ef8d0_0;  alias, 1 drivers
v0x6000033ef8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000033ef960_0 .net "mxu_w_re", 0 0, L_0x6000030db700;  alias, 1 drivers
v0x6000033ef9f0_0 .net "mxu_w_ready", 0 0, L_0x6000030dea80;  alias, 1 drivers
v0x6000033efa80_0 .var "req_dma", 3 0;
v0x6000033efb10_0 .var "req_mxu_a", 3 0;
v0x6000033efba0_0 .var "req_mxu_o", 3 0;
v0x6000033efc30_0 .var "req_mxu_w", 3 0;
v0x6000033efcc0_0 .var "req_vpu", 3 0;
v0x6000033efd50_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x6000033efde0_0 .net "vpu_addr", 19 0, v0x600003391710_0;  alias, 1 drivers
v0x6000033efe70_0 .net "vpu_rdata", 255 0, L_0x600002ac9810;  alias, 1 drivers
v0x6000033eff00_0 .var "vpu_rdata_reg", 255 0;
v0x600003390000_0 .net "vpu_re", 0 0, L_0x600002ac9030;  alias, 1 drivers
v0x600003390090_0 .net "vpu_ready", 0 0, L_0x6000030deb20;  alias, 1 drivers
v0x600003390120_0 .net "vpu_wdata", 255 0, L_0x600002ac8f50;  alias, 1 drivers
v0x6000033901b0_0 .net "vpu_we", 0 0, L_0x600002ac8fc0;  alias, 1 drivers
v0x600003390240_0 .net "word_dma", 7 0, L_0x6000030de9e0;  1 drivers
v0x6000033902d0_0 .net "word_mxu_a", 7 0, L_0x6000030de800;  1 drivers
v0x600003390360_0 .net "word_mxu_o", 7 0, L_0x6000030de8a0;  1 drivers
v0x6000033903f0_0 .net "word_mxu_w", 7 0, L_0x6000030de760;  1 drivers
v0x600003390480_0 .net "word_vpu", 7 0, L_0x6000030de940;  1 drivers
E_0x60000148c540/0 .event anyedge, v0x6000033ee760_0, v0x6000033ecf30_0, v0x6000033ed440_0, v0x6000033ed950_0;
E_0x60000148c540/1 .event anyedge, v0x6000033ede60_0, v0x6000033ee5b0_0, v0x6000033ee9a0_0, v0x6000033ee490_0;
E_0x60000148c540 .event/or E_0x60000148c540/0, E_0x60000148c540/1;
E_0x60000148c5c0/0 .event anyedge, v0x6000033efc30_0, v0x6000033efb10_0, v0x6000033efba0_0, v0x6000033efcc0_0;
E_0x60000148c5c0/1 .event anyedge, v0x6000033efa80_0, v0x6000033ef180_0, v0x6000033903f0_0, v0x6000033ef060_0;
E_0x60000148c5c0/2 .event anyedge, v0x6000033902d0_0, v0x6000033ef0f0_0, v0x600003390360_0, v0x6000033ef690_0;
E_0x60000148c5c0/3 .event anyedge, v0x6000033ef210_0, v0x600003390480_0, v0x600003390120_0, v0x6000033901b0_0;
E_0x60000148c5c0/4 .event anyedge, v0x600003390000_0, v0x6000033eefd0_0, v0x600003390240_0, v0x6000033f10e0_0;
E_0x60000148c5c0/5 .event anyedge, v0x6000033f1200_0, v0x6000033f0f30_0;
E_0x60000148c5c0 .event/or E_0x60000148c5c0/0, E_0x60000148c5c0/1, E_0x60000148c5c0/2, E_0x60000148c5c0/3, E_0x60000148c5c0/4, E_0x60000148c5c0/5;
E_0x60000148c600/0 .event anyedge, v0x6000033ef960_0, v0x6000033ee6d0_0, v0x6000033ef450_0, v0x6000033ee520_0;
E_0x60000148c600/1 .event anyedge, v0x6000033ef720_0, v0x6000033ee640_0, v0x6000033901b0_0, v0x600003390000_0;
E_0x60000148c600/2 .event anyedge, v0x6000033ee910_0, v0x6000033f1200_0, v0x6000033f0f30_0, v0x6000033ee400_0;
E_0x60000148c600 .event/or E_0x60000148c600/0, E_0x60000148c600/1, E_0x60000148c600/2;
L_0x6000030ddf40 .part v0x6000033eeac0_0, 0, 1;
L_0x6000030ddfe0 .part v0x6000033ee880_0, 0, 1;
L_0x6000030de080 .part v0x6000033eeac0_0, 1, 1;
L_0x6000030de120 .part v0x6000033ee880_0, 1, 1;
L_0x6000030de1c0 .part v0x6000033eeac0_0, 2, 1;
L_0x6000030de260 .part v0x6000033ee880_0, 2, 1;
L_0x6000030de300 .part v0x6000033eeac0_0, 3, 1;
L_0x6000030de3a0 .part v0x6000033ee880_0, 3, 1;
L_0x6000030de440 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x6000030db660 (v0x6000033ee0a0_0) S_0x14c69aca0;
L_0x6000030de4e0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x6000030db8e0 (v0x6000033ee0a0_0) S_0x14c69aca0;
L_0x6000030de580 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x6000030dbb60 (v0x6000033ee0a0_0) S_0x14c69aca0;
L_0x6000030de620 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x600003391710_0 (v0x6000033ee0a0_0) S_0x14c69aca0;
L_0x6000030de6c0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x6000033f0e10_0 (v0x6000033ee0a0_0) S_0x14c69aca0;
L_0x6000030de760 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x6000030db660 (v0x6000033ee1c0_0) S_0x14c69ae10;
L_0x6000030de800 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x6000030db8e0 (v0x6000033ee1c0_0) S_0x14c69ae10;
L_0x6000030de8a0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x6000030dbb60 (v0x6000033ee1c0_0) S_0x14c69ae10;
L_0x6000030de940 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x600003391710_0 (v0x6000033ee1c0_0) S_0x14c69ae10;
L_0x6000030de9e0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x6000033f0e10_0 (v0x6000033ee1c0_0) S_0x14c69ae10;
L_0x6000030dea80 .part/v v0x6000033ef180_0, L_0x6000030de440, 1;
L_0x6000030debc0 .part/v v0x6000033ef060_0, L_0x6000030de4e0, 1;
L_0x6000030dec60 .part/v v0x6000033ef0f0_0, L_0x6000030de580, 1;
L_0x6000030deb20 .part/v v0x6000033ef210_0, L_0x6000030de620, 1;
L_0x6000030ded00 .part/v v0x6000033eefd0_0, L_0x6000030de6c0, 1;
S_0x14c6a0370 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14c669f10;
 .timescale 0 0;
P_0x60000148c640 .param/l "i" 1 9 184, +C4<00>;
S_0x14c6a04e0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14c6a0370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002fc9880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002fc98c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000033ee370_0 .array/port v0x6000033ee370, 0;
v0x6000033eccf0_0 .net "addr", 7 0, v0x6000033ee370_0;  1 drivers
v0x6000033ecd80_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033ece10_0 .var/i "i", 31 0;
v0x6000033ecea0 .array "mem", 255 0, 255 0;
v0x6000033ecf30_0 .var "rdata", 255 0;
v0x6000033ecfc0_0 .net "re", 0 0, L_0x6000030ddfe0;  1 drivers
v0x6000033eea30_0 .array/port v0x6000033eea30, 0;
v0x6000033ed050_0 .net "wdata", 255 0, v0x6000033eea30_0;  1 drivers
v0x6000033ed0e0_0 .net "we", 0 0, L_0x6000030ddf40;  1 drivers
E_0x60000148c740 .event posedge, v0x6000033f0090_0;
S_0x14c6a0650 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14c669f10;
 .timescale 0 0;
P_0x60000148c7c0 .param/l "i" 1 9 184, +C4<01>;
S_0x14c69a570 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14c6a0650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002fca380 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002fca3c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000033ee370_1 .array/port v0x6000033ee370, 1;
v0x6000033ed200_0 .net "addr", 7 0, v0x6000033ee370_1;  1 drivers
v0x6000033ed290_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033ed320_0 .var/i "i", 31 0;
v0x6000033ed3b0 .array "mem", 255 0, 255 0;
v0x6000033ed440_0 .var "rdata", 255 0;
v0x6000033ed4d0_0 .net "re", 0 0, L_0x6000030de120;  1 drivers
v0x6000033eea30_1 .array/port v0x6000033eea30, 1;
v0x6000033ed560_0 .net "wdata", 255 0, v0x6000033eea30_1;  1 drivers
v0x6000033ed5f0_0 .net "we", 0 0, L_0x6000030de080;  1 drivers
S_0x14c69a6e0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14c669f10;
 .timescale 0 0;
P_0x60000148c900 .param/l "i" 1 9 184, +C4<010>;
S_0x14c69a850 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14c69a6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002fca400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002fca440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000033ee370_2 .array/port v0x6000033ee370, 2;
v0x6000033ed710_0 .net "addr", 7 0, v0x6000033ee370_2;  1 drivers
v0x6000033ed7a0_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033ed830_0 .var/i "i", 31 0;
v0x6000033ed8c0 .array "mem", 255 0, 255 0;
v0x6000033ed950_0 .var "rdata", 255 0;
v0x6000033ed9e0_0 .net "re", 0 0, L_0x6000030de260;  1 drivers
v0x6000033eea30_2 .array/port v0x6000033eea30, 2;
v0x6000033eda70_0 .net "wdata", 255 0, v0x6000033eea30_2;  1 drivers
v0x6000033edb00_0 .net "we", 0 0, L_0x6000030de1c0;  1 drivers
S_0x14c69a9c0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14c669f10;
 .timescale 0 0;
P_0x60000148ca40 .param/l "i" 1 9 184, +C4<011>;
S_0x14c69ab30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14c69a9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002fca480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002fca4c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000033ee370_3 .array/port v0x6000033ee370, 3;
v0x6000033edc20_0 .net "addr", 7 0, v0x6000033ee370_3;  1 drivers
v0x6000033edcb0_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x6000033edd40_0 .var/i "i", 31 0;
v0x6000033eddd0 .array "mem", 255 0, 255 0;
v0x6000033ede60_0 .var "rdata", 255 0;
v0x6000033edef0_0 .net "re", 0 0, L_0x6000030de3a0;  1 drivers
v0x6000033eea30_3 .array/port v0x6000033eea30, 3;
v0x6000033edf80_0 .net "wdata", 255 0, v0x6000033eea30_3;  1 drivers
v0x6000033ee010_0 .net "we", 0 0, L_0x6000030de300;  1 drivers
S_0x14c69aca0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14c669f10;
 .timescale 0 0;
v0x6000033ee0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14c69aca0
TD_tb_random_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000033ee0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000033ee0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14c69ae10 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14c669f10;
 .timescale 0 0;
v0x6000033ee1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14c69ae10
TD_tb_random_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x6000033ee1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14c69b180 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x14c66b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14c810000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x14c810040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x14c810080 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x14c8100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x14c810100 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x14c810140 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x14c810180 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x14c8101c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x14c810200 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x14c810240 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x14c810280 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x14c8102c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x14c810300 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x14c810340 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x14c810380 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x14c8103c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x14c810400 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x14c810440 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x14c810480 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x14c8104c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x14c810500 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x14c810540 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x14c810580 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x14c8105c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x14c810600 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x14c810640 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x14c810680 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x14c8106c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x14c810700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002ac8d90 .functor BUFZ 256, L_0x6000030dd720, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002ac8e00 .functor BUFZ 256, L_0x6000030dd860, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002ac8e70 .functor BUFZ 1, v0x600003390ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac8f50 .functor BUFZ 256, v0x600003391a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002ac8fc0 .functor BUFZ 1, v0x600003391b90_0, C4<0>, C4<0>, C4<0>;
L_0x600002ac9030 .functor BUFZ 1, v0x6000033918c0_0, C4<0>, C4<0>, C4<0>;
v0x600003390510_0 .net *"_ivl_48", 255 0, L_0x6000030dd720;  1 drivers
v0x6000033905a0_0 .net *"_ivl_50", 6 0, L_0x6000030dd7c0;  1 drivers
L_0x15009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003390630_0 .net *"_ivl_53", 1 0, L_0x15009a848;  1 drivers
v0x6000033906c0_0 .net *"_ivl_56", 255 0, L_0x6000030dd860;  1 drivers
v0x600003390750_0 .net *"_ivl_58", 6 0, L_0x6000030dd900;  1 drivers
L_0x15009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033907e0_0 .net *"_ivl_61", 1 0, L_0x15009a890;  1 drivers
L_0x15009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003390870_0 .net/2u *"_ivl_64", 2 0, L_0x15009a8d8;  1 drivers
v0x600003390900_0 .var "addr_reg", 19 0;
v0x600003390990_0 .var "alu_result", 255 0;
v0x600003390a20_0 .net "clk", 0 0, v0x600003397720_0;  alias, 1 drivers
v0x600003390ab0_0 .net "cmd", 127 0, v0x6000033f4240_0;  alias, 1 drivers
v0x600003390b40_0 .net "cmd_done", 0 0, L_0x600002ac8e70;  alias, 1 drivers
v0x600003390bd0_0 .net "cmd_ready", 0 0, L_0x6000030dd9a0;  alias, 1 drivers
v0x600003390c60_0 .var "cmd_reg", 127 0;
v0x600003390cf0_0 .net "cmd_valid", 0 0, L_0x600002ac56c0;  alias, 1 drivers
v0x600003390d80_0 .net "count", 15 0, L_0x6000030dd680;  1 drivers
v0x600003390e10_0 .var "count_reg", 15 0;
v0x600003390ea0_0 .var "done_reg", 0 0;
v0x600003390f30_0 .var "elem_count", 15 0;
v0x600003390fc0_0 .net "imm", 15 0, L_0x6000030dd540;  1 drivers
v0x600003391050_0 .var "imm_reg", 15 0;
v0x6000033910e0_0 .var/i "lane", 31 0;
v0x600003391170 .array "lane_a", 15 0;
v0x600003391170_0 .net v0x600003391170 0, 15 0, L_0x6000030dbe80; 1 drivers
v0x600003391170_1 .net v0x600003391170 1, 15 0, L_0x6000030d2300; 1 drivers
v0x600003391170_2 .net v0x600003391170 2, 15 0, L_0x6000030dc0a0; 1 drivers
v0x600003391170_3 .net v0x600003391170 3, 15 0, L_0x6000030dc1e0; 1 drivers
v0x600003391170_4 .net v0x600003391170 4, 15 0, L_0x6000030dc320; 1 drivers
v0x600003391170_5 .net v0x600003391170 5, 15 0, L_0x6000030dc460; 1 drivers
v0x600003391170_6 .net v0x600003391170 6, 15 0, L_0x6000030dc5a0; 1 drivers
v0x600003391170_7 .net v0x600003391170 7, 15 0, L_0x6000030dc6e0; 1 drivers
v0x600003391170_8 .net v0x600003391170 8, 15 0, L_0x6000030dc820; 1 drivers
v0x600003391170_9 .net v0x600003391170 9, 15 0, L_0x6000030dc960; 1 drivers
v0x600003391170_10 .net v0x600003391170 10, 15 0, L_0x6000030dcb40; 1 drivers
v0x600003391170_11 .net v0x600003391170 11, 15 0, L_0x6000030dcbe0; 1 drivers
v0x600003391170_12 .net v0x600003391170 12, 15 0, L_0x6000030dcd20; 1 drivers
v0x600003391170_13 .net v0x600003391170 13, 15 0, L_0x6000030dce60; 1 drivers
v0x600003391170_14 .net v0x600003391170 14, 15 0, L_0x6000030dcfa0; 1 drivers
v0x600003391170_15 .net v0x600003391170 15, 15 0, L_0x6000030dd0e0; 1 drivers
v0x600003391200 .array "lane_b", 15 0;
v0x600003391200_0 .net v0x600003391200 0, 15 0, L_0x6000030dbf20; 1 drivers
v0x600003391200_1 .net v0x600003391200 1, 15 0, L_0x6000030dc000; 1 drivers
v0x600003391200_2 .net v0x600003391200 2, 15 0, L_0x6000030dc140; 1 drivers
v0x600003391200_3 .net v0x600003391200 3, 15 0, L_0x6000030dc280; 1 drivers
v0x600003391200_4 .net v0x600003391200 4, 15 0, L_0x6000030dc3c0; 1 drivers
v0x600003391200_5 .net v0x600003391200 5, 15 0, L_0x6000030dc500; 1 drivers
v0x600003391200_6 .net v0x600003391200 6, 15 0, L_0x6000030dc640; 1 drivers
v0x600003391200_7 .net v0x600003391200 7, 15 0, L_0x6000030dc780; 1 drivers
v0x600003391200_8 .net v0x600003391200 8, 15 0, L_0x6000030dc8c0; 1 drivers
v0x600003391200_9 .net v0x600003391200 9, 15 0, L_0x6000030dcaa0; 1 drivers
v0x600003391200_10 .net v0x600003391200 10, 15 0, L_0x6000030dca00; 1 drivers
v0x600003391200_11 .net v0x600003391200 11, 15 0, L_0x6000030dcc80; 1 drivers
v0x600003391200_12 .net v0x600003391200 12, 15 0, L_0x6000030dcdc0; 1 drivers
v0x600003391200_13 .net v0x600003391200 13, 15 0, L_0x6000030dcf00; 1 drivers
v0x600003391200_14 .net v0x600003391200 14, 15 0, L_0x6000030dd040; 1 drivers
v0x600003391200_15 .net v0x600003391200 15, 15 0, L_0x6000030dd180; 1 drivers
v0x600003391290 .array "lane_result", 15 0, 15 0;
v0x600003391320_0 .net "mem_addr", 19 0, L_0x6000030dd5e0;  1 drivers
v0x6000033913b0_0 .var "mem_addr_reg", 19 0;
v0x600003391440_0 .net "opcode", 7 0, L_0x6000030dd220;  1 drivers
v0x6000033914d0_0 .var "reduce_result", 15 0;
v0x600003391560 .array "reduce_tree", 79 0, 15 0;
v0x6000033915f0_0 .net "rst_n", 0 0, v0x600003398090_0;  alias, 1 drivers
v0x600003391680_0 .net "sram_addr", 19 0, v0x600003391710_0;  alias, 1 drivers
v0x600003391710_0 .var "sram_addr_reg", 19 0;
v0x6000033917a0_0 .net "sram_rdata", 255 0, L_0x600002ac9810;  alias, 1 drivers
v0x600003391830_0 .net "sram_re", 0 0, L_0x600002ac9030;  alias, 1 drivers
v0x6000033918c0_0 .var "sram_re_reg", 0 0;
v0x600003391950_0 .net "sram_ready", 0 0, L_0x6000030deb20;  alias, 1 drivers
v0x6000033919e0_0 .net "sram_wdata", 255 0, L_0x600002ac8f50;  alias, 1 drivers
v0x600003391a70_0 .var "sram_wdata_reg", 255 0;
v0x600003391b00_0 .net "sram_we", 0 0, L_0x600002ac8fc0;  alias, 1 drivers
v0x600003391b90_0 .var "sram_we_reg", 0 0;
v0x600003391c20_0 .var/i "stage", 31 0;
v0x600003391cb0_0 .var "state", 2 0;
v0x600003391d40_0 .net "subop", 7 0, L_0x6000030dd2c0;  1 drivers
v0x600003391dd0_0 .var "subop_reg", 7 0;
v0x600003391e60_0 .net "vd", 4 0, L_0x6000030dd360;  1 drivers
v0x600003391ef0_0 .var "vd_reg", 4 0;
v0x600003391f80 .array "vrf", 31 0, 255 0;
v0x600003392010_0 .net "vs1", 4 0, L_0x6000030dd400;  1 drivers
v0x6000033920a0_0 .net "vs1_data", 255 0, L_0x600002ac8d90;  1 drivers
v0x600003392130_0 .var "vs1_reg", 4 0;
v0x6000033921c0_0 .net "vs2", 4 0, L_0x6000030dd4a0;  1 drivers
v0x600003392250_0 .net "vs2_data", 255 0, L_0x600002ac8e00;  1 drivers
v0x6000033922e0_0 .var "vs2_reg", 4 0;
E_0x60000148d340/0 .event anyedge, v0x600003391170_0, v0x600003391170_1, v0x600003391170_2, v0x600003391170_3;
E_0x60000148d340/1 .event anyedge, v0x600003391170_4, v0x600003391170_5, v0x600003391170_6, v0x600003391170_7;
E_0x60000148d340/2 .event anyedge, v0x600003391170_8, v0x600003391170_9, v0x600003391170_10, v0x600003391170_11;
E_0x60000148d340/3 .event anyedge, v0x600003391170_12, v0x600003391170_13, v0x600003391170_14, v0x600003391170_15;
v0x600003391560_0 .array/port v0x600003391560, 0;
v0x600003391560_1 .array/port v0x600003391560, 1;
v0x600003391560_2 .array/port v0x600003391560, 2;
E_0x60000148d340/4 .event anyedge, v0x600003391dd0_0, v0x600003391560_0, v0x600003391560_1, v0x600003391560_2;
v0x600003391560_3 .array/port v0x600003391560, 3;
v0x600003391560_4 .array/port v0x600003391560, 4;
v0x600003391560_5 .array/port v0x600003391560, 5;
v0x600003391560_6 .array/port v0x600003391560, 6;
E_0x60000148d340/5 .event anyedge, v0x600003391560_3, v0x600003391560_4, v0x600003391560_5, v0x600003391560_6;
v0x600003391560_7 .array/port v0x600003391560, 7;
v0x600003391560_8 .array/port v0x600003391560, 8;
v0x600003391560_9 .array/port v0x600003391560, 9;
v0x600003391560_10 .array/port v0x600003391560, 10;
E_0x60000148d340/6 .event anyedge, v0x600003391560_7, v0x600003391560_8, v0x600003391560_9, v0x600003391560_10;
v0x600003391560_11 .array/port v0x600003391560, 11;
v0x600003391560_12 .array/port v0x600003391560, 12;
v0x600003391560_13 .array/port v0x600003391560, 13;
v0x600003391560_14 .array/port v0x600003391560, 14;
E_0x60000148d340/7 .event anyedge, v0x600003391560_11, v0x600003391560_12, v0x600003391560_13, v0x600003391560_14;
v0x600003391560_15 .array/port v0x600003391560, 15;
v0x600003391560_16 .array/port v0x600003391560, 16;
v0x600003391560_17 .array/port v0x600003391560, 17;
v0x600003391560_18 .array/port v0x600003391560, 18;
E_0x60000148d340/8 .event anyedge, v0x600003391560_15, v0x600003391560_16, v0x600003391560_17, v0x600003391560_18;
v0x600003391560_19 .array/port v0x600003391560, 19;
v0x600003391560_20 .array/port v0x600003391560, 20;
v0x600003391560_21 .array/port v0x600003391560, 21;
v0x600003391560_22 .array/port v0x600003391560, 22;
E_0x60000148d340/9 .event anyedge, v0x600003391560_19, v0x600003391560_20, v0x600003391560_21, v0x600003391560_22;
v0x600003391560_23 .array/port v0x600003391560, 23;
v0x600003391560_24 .array/port v0x600003391560, 24;
v0x600003391560_25 .array/port v0x600003391560, 25;
v0x600003391560_26 .array/port v0x600003391560, 26;
E_0x60000148d340/10 .event anyedge, v0x600003391560_23, v0x600003391560_24, v0x600003391560_25, v0x600003391560_26;
v0x600003391560_27 .array/port v0x600003391560, 27;
v0x600003391560_28 .array/port v0x600003391560, 28;
v0x600003391560_29 .array/port v0x600003391560, 29;
v0x600003391560_30 .array/port v0x600003391560, 30;
E_0x60000148d340/11 .event anyedge, v0x600003391560_27, v0x600003391560_28, v0x600003391560_29, v0x600003391560_30;
v0x600003391560_31 .array/port v0x600003391560, 31;
v0x600003391560_32 .array/port v0x600003391560, 32;
v0x600003391560_33 .array/port v0x600003391560, 33;
v0x600003391560_34 .array/port v0x600003391560, 34;
E_0x60000148d340/12 .event anyedge, v0x600003391560_31, v0x600003391560_32, v0x600003391560_33, v0x600003391560_34;
v0x600003391560_35 .array/port v0x600003391560, 35;
v0x600003391560_36 .array/port v0x600003391560, 36;
v0x600003391560_37 .array/port v0x600003391560, 37;
v0x600003391560_38 .array/port v0x600003391560, 38;
E_0x60000148d340/13 .event anyedge, v0x600003391560_35, v0x600003391560_36, v0x600003391560_37, v0x600003391560_38;
v0x600003391560_39 .array/port v0x600003391560, 39;
v0x600003391560_40 .array/port v0x600003391560, 40;
v0x600003391560_41 .array/port v0x600003391560, 41;
v0x600003391560_42 .array/port v0x600003391560, 42;
E_0x60000148d340/14 .event anyedge, v0x600003391560_39, v0x600003391560_40, v0x600003391560_41, v0x600003391560_42;
v0x600003391560_43 .array/port v0x600003391560, 43;
v0x600003391560_44 .array/port v0x600003391560, 44;
v0x600003391560_45 .array/port v0x600003391560, 45;
v0x600003391560_46 .array/port v0x600003391560, 46;
E_0x60000148d340/15 .event anyedge, v0x600003391560_43, v0x600003391560_44, v0x600003391560_45, v0x600003391560_46;
v0x600003391560_47 .array/port v0x600003391560, 47;
v0x600003391560_48 .array/port v0x600003391560, 48;
v0x600003391560_49 .array/port v0x600003391560, 49;
v0x600003391560_50 .array/port v0x600003391560, 50;
E_0x60000148d340/16 .event anyedge, v0x600003391560_47, v0x600003391560_48, v0x600003391560_49, v0x600003391560_50;
v0x600003391560_51 .array/port v0x600003391560, 51;
v0x600003391560_52 .array/port v0x600003391560, 52;
v0x600003391560_53 .array/port v0x600003391560, 53;
v0x600003391560_54 .array/port v0x600003391560, 54;
E_0x60000148d340/17 .event anyedge, v0x600003391560_51, v0x600003391560_52, v0x600003391560_53, v0x600003391560_54;
v0x600003391560_55 .array/port v0x600003391560, 55;
v0x600003391560_56 .array/port v0x600003391560, 56;
v0x600003391560_57 .array/port v0x600003391560, 57;
v0x600003391560_58 .array/port v0x600003391560, 58;
E_0x60000148d340/18 .event anyedge, v0x600003391560_55, v0x600003391560_56, v0x600003391560_57, v0x600003391560_58;
v0x600003391560_59 .array/port v0x600003391560, 59;
v0x600003391560_60 .array/port v0x600003391560, 60;
v0x600003391560_61 .array/port v0x600003391560, 61;
v0x600003391560_62 .array/port v0x600003391560, 62;
E_0x60000148d340/19 .event anyedge, v0x600003391560_59, v0x600003391560_60, v0x600003391560_61, v0x600003391560_62;
v0x600003391560_63 .array/port v0x600003391560, 63;
v0x600003391560_64 .array/port v0x600003391560, 64;
v0x600003391560_65 .array/port v0x600003391560, 65;
v0x600003391560_66 .array/port v0x600003391560, 66;
E_0x60000148d340/20 .event anyedge, v0x600003391560_63, v0x600003391560_64, v0x600003391560_65, v0x600003391560_66;
v0x600003391560_67 .array/port v0x600003391560, 67;
v0x600003391560_68 .array/port v0x600003391560, 68;
v0x600003391560_69 .array/port v0x600003391560, 69;
v0x600003391560_70 .array/port v0x600003391560, 70;
E_0x60000148d340/21 .event anyedge, v0x600003391560_67, v0x600003391560_68, v0x600003391560_69, v0x600003391560_70;
v0x600003391560_71 .array/port v0x600003391560, 71;
v0x600003391560_72 .array/port v0x600003391560, 72;
v0x600003391560_73 .array/port v0x600003391560, 73;
v0x600003391560_74 .array/port v0x600003391560, 74;
E_0x60000148d340/22 .event anyedge, v0x600003391560_71, v0x600003391560_72, v0x600003391560_73, v0x600003391560_74;
v0x600003391560_75 .array/port v0x600003391560, 75;
v0x600003391560_76 .array/port v0x600003391560, 76;
v0x600003391560_77 .array/port v0x600003391560, 77;
v0x600003391560_78 .array/port v0x600003391560, 78;
E_0x60000148d340/23 .event anyedge, v0x600003391560_75, v0x600003391560_76, v0x600003391560_77, v0x600003391560_78;
v0x600003391560_79 .array/port v0x600003391560, 79;
E_0x60000148d340/24 .event anyedge, v0x600003391560_79;
E_0x60000148d340 .event/or E_0x60000148d340/0, E_0x60000148d340/1, E_0x60000148d340/2, E_0x60000148d340/3, E_0x60000148d340/4, E_0x60000148d340/5, E_0x60000148d340/6, E_0x60000148d340/7, E_0x60000148d340/8, E_0x60000148d340/9, E_0x60000148d340/10, E_0x60000148d340/11, E_0x60000148d340/12, E_0x60000148d340/13, E_0x60000148d340/14, E_0x60000148d340/15, E_0x60000148d340/16, E_0x60000148d340/17, E_0x60000148d340/18, E_0x60000148d340/19, E_0x60000148d340/20, E_0x60000148d340/21, E_0x60000148d340/22, E_0x60000148d340/23, E_0x60000148d340/24;
L_0x6000030dbe80 .part L_0x600002ac8d90, 0, 16;
L_0x6000030dbf20 .part L_0x600002ac8e00, 0, 16;
L_0x6000030d2300 .part L_0x600002ac8d90, 16, 16;
L_0x6000030dc000 .part L_0x600002ac8e00, 16, 16;
L_0x6000030dc0a0 .part L_0x600002ac8d90, 32, 16;
L_0x6000030dc140 .part L_0x600002ac8e00, 32, 16;
L_0x6000030dc1e0 .part L_0x600002ac8d90, 48, 16;
L_0x6000030dc280 .part L_0x600002ac8e00, 48, 16;
L_0x6000030dc320 .part L_0x600002ac8d90, 64, 16;
L_0x6000030dc3c0 .part L_0x600002ac8e00, 64, 16;
L_0x6000030dc460 .part L_0x600002ac8d90, 80, 16;
L_0x6000030dc500 .part L_0x600002ac8e00, 80, 16;
L_0x6000030dc5a0 .part L_0x600002ac8d90, 96, 16;
L_0x6000030dc640 .part L_0x600002ac8e00, 96, 16;
L_0x6000030dc6e0 .part L_0x600002ac8d90, 112, 16;
L_0x6000030dc780 .part L_0x600002ac8e00, 112, 16;
L_0x6000030dc820 .part L_0x600002ac8d90, 128, 16;
L_0x6000030dc8c0 .part L_0x600002ac8e00, 128, 16;
L_0x6000030dc960 .part L_0x600002ac8d90, 144, 16;
L_0x6000030dcaa0 .part L_0x600002ac8e00, 144, 16;
L_0x6000030dcb40 .part L_0x600002ac8d90, 160, 16;
L_0x6000030dca00 .part L_0x600002ac8e00, 160, 16;
L_0x6000030dcbe0 .part L_0x600002ac8d90, 176, 16;
L_0x6000030dcc80 .part L_0x600002ac8e00, 176, 16;
L_0x6000030dcd20 .part L_0x600002ac8d90, 192, 16;
L_0x6000030dcdc0 .part L_0x600002ac8e00, 192, 16;
L_0x6000030dce60 .part L_0x600002ac8d90, 208, 16;
L_0x6000030dcf00 .part L_0x600002ac8e00, 208, 16;
L_0x6000030dcfa0 .part L_0x600002ac8d90, 224, 16;
L_0x6000030dd040 .part L_0x600002ac8e00, 224, 16;
L_0x6000030dd0e0 .part L_0x600002ac8d90, 240, 16;
L_0x6000030dd180 .part L_0x600002ac8e00, 240, 16;
L_0x6000030dd220 .part v0x6000033f4240_0, 120, 8;
L_0x6000030dd2c0 .part v0x6000033f4240_0, 112, 8;
L_0x6000030dd360 .part v0x6000033f4240_0, 107, 5;
L_0x6000030dd400 .part v0x6000033f4240_0, 102, 5;
L_0x6000030dd4a0 .part v0x6000033f4240_0, 97, 5;
L_0x6000030dd540 .part v0x6000033f4240_0, 32, 16;
L_0x6000030dd5e0 .part v0x6000033f4240_0, 76, 20;
L_0x6000030dd680 .part v0x6000033f4240_0, 48, 16;
L_0x6000030dd720 .array/port v0x600003391f80, L_0x6000030dd7c0;
L_0x6000030dd7c0 .concat [ 5 2 0 0], v0x600003392130_0, L_0x15009a848;
L_0x6000030dd860 .array/port v0x600003391f80, L_0x6000030dd900;
L_0x6000030dd900 .concat [ 5 2 0 0], v0x6000033922e0_0, L_0x15009a890;
L_0x6000030dd9a0 .cmp/eq 3, v0x600003391cb0_0, L_0x15009a8d8;
S_0x14c69b600 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d380 .param/l "i" 1 10 137, +C4<00>;
v0x600003391290_0 .array/port v0x600003391290, 0;
v0x600003391290_1 .array/port v0x600003391290, 1;
v0x600003391290_2 .array/port v0x600003391290, 2;
v0x600003391290_3 .array/port v0x600003391290, 3;
E_0x60000148d400/0 .event anyedge, v0x600003391290_0, v0x600003391290_1, v0x600003391290_2, v0x600003391290_3;
v0x600003391290_4 .array/port v0x600003391290, 4;
v0x600003391290_5 .array/port v0x600003391290, 5;
v0x600003391290_6 .array/port v0x600003391290, 6;
v0x600003391290_7 .array/port v0x600003391290, 7;
E_0x60000148d400/1 .event anyedge, v0x600003391290_4, v0x600003391290_5, v0x600003391290_6, v0x600003391290_7;
v0x600003391290_8 .array/port v0x600003391290, 8;
v0x600003391290_9 .array/port v0x600003391290, 9;
v0x600003391290_10 .array/port v0x600003391290, 10;
v0x600003391290_11 .array/port v0x600003391290, 11;
E_0x60000148d400/2 .event anyedge, v0x600003391290_8, v0x600003391290_9, v0x600003391290_10, v0x600003391290_11;
v0x600003391290_12 .array/port v0x600003391290, 12;
v0x600003391290_13 .array/port v0x600003391290, 13;
v0x600003391290_14 .array/port v0x600003391290, 14;
v0x600003391290_15 .array/port v0x600003391290, 15;
E_0x60000148d400/3 .event anyedge, v0x600003391290_12, v0x600003391290_13, v0x600003391290_14, v0x600003391290_15;
E_0x60000148d400 .event/or E_0x60000148d400/0, E_0x60000148d400/1, E_0x60000148d400/2, E_0x60000148d400/3;
E_0x60000148d440/0 .event anyedge, v0x600003391dd0_0, v0x600003391170_0, v0x600003391170_1, v0x600003391170_2;
E_0x60000148d440/1 .event anyedge, v0x600003391170_3, v0x600003391170_4, v0x600003391170_5, v0x600003391170_6;
E_0x60000148d440/2 .event anyedge, v0x600003391170_7, v0x600003391170_8, v0x600003391170_9, v0x600003391170_10;
E_0x60000148d440/3 .event anyedge, v0x600003391170_11, v0x600003391170_12, v0x600003391170_13, v0x600003391170_14;
E_0x60000148d440/4 .event anyedge, v0x600003391170_15, v0x600003391200_0, v0x600003391200_1, v0x600003391200_2;
E_0x60000148d440/5 .event anyedge, v0x600003391200_3, v0x600003391200_4, v0x600003391200_5, v0x600003391200_6;
E_0x60000148d440/6 .event anyedge, v0x600003391200_7, v0x600003391200_8, v0x600003391200_9, v0x600003391200_10;
E_0x60000148d440/7 .event anyedge, v0x600003391200_11, v0x600003391200_12, v0x600003391200_13, v0x600003391200_14;
E_0x60000148d440/8 .event anyedge, v0x600003391200_15, v0x600003391050_0;
E_0x60000148d440 .event/or E_0x60000148d440/0, E_0x60000148d440/1, E_0x60000148d440/2, E_0x60000148d440/3, E_0x60000148d440/4, E_0x60000148d440/5, E_0x60000148d440/6, E_0x60000148d440/7, E_0x60000148d440/8;
S_0x14c69b770 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d480 .param/l "i" 1 10 137, +C4<01>;
S_0x14c69b8e0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d500 .param/l "i" 1 10 137, +C4<010>;
S_0x14c69ba50 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d580 .param/l "i" 1 10 137, +C4<011>;
S_0x14c69bbc0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d640 .param/l "i" 1 10 137, +C4<0100>;
S_0x14c69bd30 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d6c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x14c69bea0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d740 .param/l "i" 1 10 137, +C4<0110>;
S_0x14c69c010 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d7c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x14c69c180 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d600 .param/l "i" 1 10 137, +C4<01000>;
S_0x14c69c2f0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d880 .param/l "i" 1 10 137, +C4<01001>;
S_0x14c69c460 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d900 .param/l "i" 1 10 137, +C4<01010>;
S_0x14c69c5d0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148d980 .param/l "i" 1 10 137, +C4<01011>;
S_0x14c69c740 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148da00 .param/l "i" 1 10 137, +C4<01100>;
S_0x14c69c8b0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148da80 .param/l "i" 1 10 137, +C4<01101>;
S_0x14c69ca20 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148db00 .param/l "i" 1 10 137, +C4<01110>;
S_0x14c69cb90 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14c69b180;
 .timescale 0 0;
P_0x60000148db80 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x14c66ace0;
T_2 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033f3ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f3a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f3b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f39f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000033f3690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000033f3a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000033f3a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000033f3a80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000033f42d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000033f3b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000033f3b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000033f3b10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000033f29a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000033f39f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000033f39f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000033f39f0_0, 0;
T_2.8 ;
    %load/vec4 v0x6000033f3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000033f3720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000033f3a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000033f3a80_0, 0;
T_2.11 ;
    %load/vec4 v0x6000033f4480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000033f4360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000033f3b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000033f3b10_0, 0;
T_2.14 ;
    %load/vec4 v0x6000033f2b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000033f2a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000033f39f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000033f39f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14c66ace0;
T_3 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033f3ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033f3210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033f33c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033f2f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f30f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033f3600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f3840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033f4240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f4480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033f2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f2b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f2c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f4090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f26d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f2760_0, 0;
    %fork t_1, S_0x14c66a8a0;
    %jmp t_0;
    .scope S_0x14c66a8a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033f1440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000033f1440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000033f1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f3450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000033f1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f3330, 0, 4;
    %load/vec4 v0x6000033f1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f1440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14c66ace0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000033f3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000033f3720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f3840_0, 0;
T_3.4 ;
    %load/vec4 v0x6000033f4480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000033f4360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f4480_0, 0;
T_3.7 ;
    %load/vec4 v0x6000033f2b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000033f2a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f2b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f2c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f30f0_0, 0;
    %load/vec4 v0x6000033f3d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000033f3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000033f3cc0_0;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033f33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f2d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000033f3960_0;
    %assign/vec4 v0x6000033f2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f30f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000033f3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000033f2fd0_0;
    %assign/vec4 v0x6000033f3210_0, 0;
    %load/vec4 v0x6000033f2fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000033f26d0_0, 0;
    %load/vec4 v0x6000033f2fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000033f2760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000033f26d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f2d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000033f33c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000033f33c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f3450, 0, 4;
    %load/vec4 v0x6000033f3210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000033f33c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f3330, 0, 4;
    %load/vec4 v0x6000033f33c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000033f33c0_0, 0;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f2d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000033f33c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000033f33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000033f3330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000033f33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000033f3330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000033f33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f3330, 0, 4;
    %load/vec4 v0x6000033f33c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000033f3450, 4;
    %assign/vec4 v0x6000033f3960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000033f33c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000033f33c0_0, 0;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f2d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f4090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000033f2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f2c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000033f2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000033f26d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000033f3210_0;
    %assign/vec4 v0x6000033f3600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f3840_0, 0;
    %load/vec4 v0x6000033f3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000033f3210_0;
    %assign/vec4 v0x6000033f4240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f4480_0, 0;
    %load/vec4 v0x6000033f4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000033f3210_0;
    %assign/vec4 v0x6000033f2910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f2b50_0, 0;
    %load/vec4 v0x6000033f2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000033f2760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000033f34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000033f4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000033f27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000033f2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000033f3e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f4090_0, 0;
    %load/vec4 v0x6000033f3960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000033f3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000033f3cc0_0;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033f33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f2c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000033f3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f2d90_0, 0;
    %load/vec4 v0x6000033f3cc0_0;
    %assign/vec4 v0x6000033f3960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033f33c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f3d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14c673b70;
T_4 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033ec6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f4870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000033ec750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ec7e0, 4;
    %assign/vec4 v0x6000033f4870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14c66eed0;
T_5 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033ec6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033f4ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000033f4ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000033f4ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4a20, 0, 4;
    %load/vec4 v0x6000033f4ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f4ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f4b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000033ec750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ec7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033f4ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000033f4ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000033f4ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033f4a20, 4;
    %ix/getv/s 3, v0x6000033f4ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4a20, 0, 4;
    %load/vec4 v0x6000033f4ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f4ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033f4a20, 4;
    %assign/vec4 v0x6000033f4b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14c620760;
T_6 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033ec6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033f4d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000033f4d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000033f4d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4cf0, 0, 4;
    %load/vec4 v0x6000033f4d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f4d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f4e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000033ec750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ec7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033f4d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000033f4d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000033f4d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033f4cf0, 4;
    %ix/getv/s 3, v0x6000033f4d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4cf0, 0, 4;
    %load/vec4 v0x6000033f4d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f4d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033f4cf0, 4;
    %assign/vec4 v0x6000033f4e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14c60baa0;
T_7 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033ec6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033f5050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000033f5050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000033f5050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4fc0, 0, 4;
    %load/vec4 v0x6000033f5050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f5050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f50e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000033ec750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ec7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033f5050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000033f5050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000033f5050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033f4fc0, 4;
    %ix/getv/s 3, v0x6000033f5050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4fc0, 0, 4;
    %load/vec4 v0x6000033f5050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f5050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033f4fc0, 4;
    %assign/vec4 v0x6000033f50e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14c619db0;
T_8 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033f5b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f5d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f5680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f55f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033f5b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000033f58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000033f5cb0_0;
    %assign/vec4 v0x6000033f5d40_0, 0;
T_8.2 ;
    %load/vec4 v0x6000033f5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000033f5560_0;
    %assign/vec4 v0x6000033f5680_0, 0;
    %load/vec4 v0x6000033f5680_0;
    %assign/vec4 v0x6000033f55f0_0, 0;
    %load/vec4 v0x6000033f5710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000033f59e0_0;
    %assign/vec4 v0x6000033f5b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000033f5a70_0;
    %load/vec4 v0x6000033f59e0_0;
    %add;
    %assign/vec4 v0x6000033f5b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14c61c210;
T_9 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033f70f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f72a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f6be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f6b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033f7060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000033f6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000033f7210_0;
    %assign/vec4 v0x6000033f72a0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000033f6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000033f6ac0_0;
    %assign/vec4 v0x6000033f6be0_0, 0;
    %load/vec4 v0x6000033f6be0_0;
    %assign/vec4 v0x6000033f6b50_0, 0;
    %load/vec4 v0x6000033f6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000033f6f40_0;
    %assign/vec4 v0x6000033f7060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000033f6fd0_0;
    %load/vec4 v0x6000033f6f40_0;
    %add;
    %assign/vec4 v0x6000033f7060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14c6100b0;
T_10 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033f86c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f8870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f81b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f8120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033f8630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000033f83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000033f87e0_0;
    %assign/vec4 v0x6000033f8870_0, 0;
T_10.2 ;
    %load/vec4 v0x6000033f8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000033f8090_0;
    %assign/vec4 v0x6000033f81b0_0, 0;
    %load/vec4 v0x6000033f81b0_0;
    %assign/vec4 v0x6000033f8120_0, 0;
    %load/vec4 v0x6000033f8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000033f8510_0;
    %assign/vec4 v0x6000033f8630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000033f85a0_0;
    %load/vec4 v0x6000033f8510_0;
    %add;
    %assign/vec4 v0x6000033f8630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14c604c80;
T_11 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033f9c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f9dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f9710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f9680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033f9b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000033f9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000033f9d40_0;
    %assign/vec4 v0x6000033f9dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000033f98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000033f95f0_0;
    %assign/vec4 v0x6000033f9710_0, 0;
    %load/vec4 v0x6000033f9710_0;
    %assign/vec4 v0x6000033f9680_0, 0;
    %load/vec4 v0x6000033f97a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000033f9a70_0;
    %assign/vec4 v0x6000033f9b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000033f9b00_0;
    %load/vec4 v0x6000033f9a70_0;
    %add;
    %assign/vec4 v0x6000033f9b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14c6971f0;
T_12 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033fb180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fb330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fabe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033fb0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000033faeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000033fb2a0_0;
    %assign/vec4 v0x6000033fb330_0, 0;
T_12.2 ;
    %load/vec4 v0x6000033fae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000033fab50_0;
    %assign/vec4 v0x6000033fac70_0, 0;
    %load/vec4 v0x6000033fac70_0;
    %assign/vec4 v0x6000033fabe0_0, 0;
    %load/vec4 v0x6000033fad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000033fafd0_0;
    %assign/vec4 v0x6000033fb0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000033fb060_0;
    %load/vec4 v0x6000033fafd0_0;
    %add;
    %assign/vec4 v0x6000033fb0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14c691830;
T_13 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033fc750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fc900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fc240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fc1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033fc6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000033fc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000033fc870_0;
    %assign/vec4 v0x6000033fc900_0, 0;
T_13.2 ;
    %load/vec4 v0x6000033fc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000033fc120_0;
    %assign/vec4 v0x6000033fc240_0, 0;
    %load/vec4 v0x6000033fc240_0;
    %assign/vec4 v0x6000033fc1b0_0, 0;
    %load/vec4 v0x6000033fc2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000033fc5a0_0;
    %assign/vec4 v0x6000033fc6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000033fc630_0;
    %load/vec4 v0x6000033fc5a0_0;
    %add;
    %assign/vec4 v0x6000033fc6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14c68f1e0;
T_14 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033fdcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fde60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fd7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fd710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033fdc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000033fd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000033fddd0_0;
    %assign/vec4 v0x6000033fde60_0, 0;
T_14.2 ;
    %load/vec4 v0x6000033fd950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000033fd680_0;
    %assign/vec4 v0x6000033fd7a0_0, 0;
    %load/vec4 v0x6000033fd7a0_0;
    %assign/vec4 v0x6000033fd710_0, 0;
    %load/vec4 v0x6000033fd830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000033fdb00_0;
    %assign/vec4 v0x6000033fdc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000033fdb90_0;
    %load/vec4 v0x6000033fdb00_0;
    %add;
    %assign/vec4 v0x6000033fdc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14c68cb90;
T_15 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033ff210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033ff3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033ff180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000033fef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000033ff330_0;
    %assign/vec4 v0x6000033ff3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000033feeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000033febe0_0;
    %assign/vec4 v0x6000033fed00_0, 0;
    %load/vec4 v0x6000033fed00_0;
    %assign/vec4 v0x6000033fec70_0, 0;
    %load/vec4 v0x6000033fed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000033ff060_0;
    %assign/vec4 v0x6000033ff180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000033ff0f0_0;
    %load/vec4 v0x6000033ff060_0;
    %add;
    %assign/vec4 v0x6000033ff180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14c68a6b0;
T_16 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033e07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e0990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e02d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e0240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033e0750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000033e0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000033e0900_0;
    %assign/vec4 v0x6000033e0990_0, 0;
T_16.2 ;
    %load/vec4 v0x6000033e0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000033e01b0_0;
    %assign/vec4 v0x6000033e02d0_0, 0;
    %load/vec4 v0x6000033e02d0_0;
    %assign/vec4 v0x6000033e0240_0, 0;
    %load/vec4 v0x6000033e0360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000033e0630_0;
    %assign/vec4 v0x6000033e0750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000033e06c0_0;
    %load/vec4 v0x6000033e0630_0;
    %add;
    %assign/vec4 v0x6000033e0750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14c688060;
T_17 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033e1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e1ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e1830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e17a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033e1cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000033e1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000033e1e60_0;
    %assign/vec4 v0x6000033e1ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000033e19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000033e1710_0;
    %assign/vec4 v0x6000033e1830_0, 0;
    %load/vec4 v0x6000033e1830_0;
    %assign/vec4 v0x6000033e17a0_0, 0;
    %load/vec4 v0x6000033e18c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000033e1b90_0;
    %assign/vec4 v0x6000033e1cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000033e1c20_0;
    %load/vec4 v0x6000033e1b90_0;
    %add;
    %assign/vec4 v0x6000033e1cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14c685a10;
T_18 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033e32a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e3450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e2d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e2d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033e3210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000033e2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000033e33c0_0;
    %assign/vec4 v0x6000033e3450_0, 0;
T_18.2 ;
    %load/vec4 v0x6000033e2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000033e2c70_0;
    %assign/vec4 v0x6000033e2d90_0, 0;
    %load/vec4 v0x6000033e2d90_0;
    %assign/vec4 v0x6000033e2d00_0, 0;
    %load/vec4 v0x6000033e2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000033e30f0_0;
    %assign/vec4 v0x6000033e3210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000033e3180_0;
    %load/vec4 v0x6000033e30f0_0;
    %add;
    %assign/vec4 v0x6000033e3210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14c6833c0;
T_19 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033e4870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e4a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e42d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033e47e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000033e45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000033e4990_0;
    %assign/vec4 v0x6000033e4a20_0, 0;
T_19.2 ;
    %load/vec4 v0x6000033e4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000033e4240_0;
    %assign/vec4 v0x6000033e4360_0, 0;
    %load/vec4 v0x6000033e4360_0;
    %assign/vec4 v0x6000033e42d0_0, 0;
    %load/vec4 v0x6000033e43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000033e46c0_0;
    %assign/vec4 v0x6000033e47e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000033e4750_0;
    %load/vec4 v0x6000033e46c0_0;
    %add;
    %assign/vec4 v0x6000033e47e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14c67e5b0;
T_20 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033e5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e5f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e58c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e5830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033e5d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000033e5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000033e5ef0_0;
    %assign/vec4 v0x6000033e5f80_0, 0;
T_20.2 ;
    %load/vec4 v0x6000033e5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000033e57a0_0;
    %assign/vec4 v0x6000033e58c0_0, 0;
    %load/vec4 v0x6000033e58c0_0;
    %assign/vec4 v0x6000033e5830_0, 0;
    %load/vec4 v0x6000033e5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000033e5c20_0;
    %assign/vec4 v0x6000033e5d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000033e5cb0_0;
    %load/vec4 v0x6000033e5c20_0;
    %add;
    %assign/vec4 v0x6000033e5d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14c67bf60;
T_21 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033e7330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e74e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e6e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e6d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033e72a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000033e7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000033e7450_0;
    %assign/vec4 v0x6000033e74e0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000033e6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000033e6d00_0;
    %assign/vec4 v0x6000033e6e20_0, 0;
    %load/vec4 v0x6000033e6e20_0;
    %assign/vec4 v0x6000033e6d90_0, 0;
    %load/vec4 v0x6000033e6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000033e7180_0;
    %assign/vec4 v0x6000033e72a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000033e7210_0;
    %load/vec4 v0x6000033e7180_0;
    %add;
    %assign/vec4 v0x6000033e72a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14c679910;
T_22 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033e8900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e8ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e83f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e8360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033e8870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000033e8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000033e8a20_0;
    %assign/vec4 v0x6000033e8ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000033e85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000033e82d0_0;
    %assign/vec4 v0x6000033e83f0_0, 0;
    %load/vec4 v0x6000033e83f0_0;
    %assign/vec4 v0x6000033e8360_0, 0;
    %load/vec4 v0x6000033e8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000033e8750_0;
    %assign/vec4 v0x6000033e8870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000033e87e0_0;
    %load/vec4 v0x6000033e8750_0;
    %add;
    %assign/vec4 v0x6000033e8870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14c672620;
T_23 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033e9e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033ea010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e9950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033e98c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033e9dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000033e9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000033e9f80_0;
    %assign/vec4 v0x6000033ea010_0, 0;
T_23.2 ;
    %load/vec4 v0x6000033e9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000033e9830_0;
    %assign/vec4 v0x6000033e9950_0, 0;
    %load/vec4 v0x6000033e9950_0;
    %assign/vec4 v0x6000033e98c0_0, 0;
    %load/vec4 v0x6000033e99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000033e9cb0_0;
    %assign/vec4 v0x6000033e9dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000033e9d40_0;
    %load/vec4 v0x6000033e9cb0_0;
    %add;
    %assign/vec4 v0x6000033e9dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14c686df0;
T_24 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033ec6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033f45a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000033f45a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000033f45a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4510, 0, 4;
    %load/vec4 v0x6000033f45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f45a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000033ec360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ec3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033f45a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000033f45a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000033f45a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033f4510, 4;
    %ix/getv/s 3, v0x6000033f45a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4510, 0, 4;
    %load/vec4 v0x6000033f45a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f45a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14c682150;
T_25 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033ec6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033f46c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000033f46c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000033f46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4630, 0, 4;
    %load/vec4 v0x6000033f46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f46c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000033ec360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ec3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033f46c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000033f46c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000033f46c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033f4630, 4;
    %ix/getv/s 3, v0x6000033f46c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4630, 0, 4;
    %load/vec4 v0x6000033f46c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f46c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14c67d4b0;
T_26 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033ec6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033f47e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000033f47e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000033f47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4750, 0, 4;
    %load/vec4 v0x6000033f47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f47e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000033ec360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ec3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033f47e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000033f47e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000033f47e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033f4750, 4;
    %ix/getv/s 3, v0x6000033f47e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033f4750, 0, 4;
    %load/vec4 v0x6000033f47e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033f47e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14c690730;
T_27 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033ec6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000033ec990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033ec090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000033eca20_0;
    %assign/vec4 v0x6000033ec990_0, 0;
    %load/vec4 v0x6000033ec120_0;
    %assign/vec4 v0x6000033ec090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14c690730;
T_28 ;
    %wait E_0x60000148a1c0;
    %load/vec4 v0x6000033ec990_0;
    %store/vec4 v0x6000033eca20_0, 0, 3;
    %load/vec4 v0x6000033ec090_0;
    %store/vec4 v0x6000033ec120_0, 0, 16;
    %load/vec4 v0x6000033ec990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000033ec900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000033ecbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000033eca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000033ec120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000033ecbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000033eca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000033ec120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000033ec090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000033ec120_0, 0, 16;
    %load/vec4 v0x6000033ebe70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000033ec090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000033eca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000033ec120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000033ec090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000033ec120_0, 0, 16;
    %load/vec4 v0x6000033ec2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000033ec090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000033eca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000033ec120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000033eca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14c69b600;
T_29 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14c69b600;
T_30 ;
    %wait E_0x60000148d400;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14c69b770;
T_31 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14c69b770;
T_32 ;
    %wait E_0x60000148d400;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14c69b8e0;
T_33 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14c69b8e0;
T_34 ;
    %wait E_0x60000148d400;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14c69ba50;
T_35 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14c69ba50;
T_36 ;
    %wait E_0x60000148d400;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14c69bbc0;
T_37 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14c69bbc0;
T_38 ;
    %wait E_0x60000148d400;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14c69bd30;
T_39 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14c69bd30;
T_40 ;
    %wait E_0x60000148d400;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14c69bea0;
T_41 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14c69bea0;
T_42 ;
    %wait E_0x60000148d400;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14c69c010;
T_43 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14c69c010;
T_44 ;
    %wait E_0x60000148d400;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14c69c180;
T_45 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14c69c180;
T_46 ;
    %wait E_0x60000148d400;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14c69c2f0;
T_47 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14c69c2f0;
T_48 ;
    %wait E_0x60000148d400;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14c69c460;
T_49 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14c69c460;
T_50 ;
    %wait E_0x60000148d400;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14c69c5d0;
T_51 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14c69c5d0;
T_52 ;
    %wait E_0x60000148d400;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14c69c740;
T_53 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14c69c740;
T_54 ;
    %wait E_0x60000148d400;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14c69c8b0;
T_55 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14c69c8b0;
T_56 ;
    %wait E_0x60000148d400;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14c69ca20;
T_57 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14c69ca20;
T_58 ;
    %wait E_0x60000148d400;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14c69cb90;
T_59 ;
    %wait E_0x60000148d440;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003391050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003391290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14c69cb90;
T_60 ;
    %wait E_0x60000148d400;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003390990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14c69b180;
T_61 ;
    %wait E_0x60000148d340;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033910e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000033910e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000033910e0_0;
    %load/vec4a v0x600003391170, 4;
    %ix/getv/s 4, v0x6000033910e0_0;
    %store/vec4a v0x600003391560, 4, 0;
    %load/vec4 v0x6000033910e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033910e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003391c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600003391c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033910e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000033910e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003391c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %load/vec4 v0x600003391c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003391560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %add;
    %load/vec4 v0x600003391c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003391560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600003391c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003391560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600003391c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003391560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600003391c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033910e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003391560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000033910e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033910e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600003391c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003391c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003391560, 4;
    %store/vec4 v0x6000033914d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14c69b180;
T_62 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033915f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003390c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003390f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003390900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003391b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033918c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003390ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003391dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003391ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003392130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000033922e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003391050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033913b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003390e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003391b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033918c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003390ea0_0, 0;
    %load/vec4 v0x600003391cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600003390cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600003390ab0_0;
    %assign/vec4 v0x600003390c60_0, 0;
    %load/vec4 v0x600003391d40_0;
    %assign/vec4 v0x600003391dd0_0, 0;
    %load/vec4 v0x600003391e60_0;
    %assign/vec4 v0x600003391ef0_0, 0;
    %load/vec4 v0x600003392010_0;
    %assign/vec4 v0x600003392130_0, 0;
    %load/vec4 v0x6000033921c0_0;
    %assign/vec4 v0x6000033922e0_0, 0;
    %load/vec4 v0x600003390fc0_0;
    %assign/vec4 v0x600003391050_0, 0;
    %load/vec4 v0x600003391320_0;
    %assign/vec4 v0x6000033913b0_0, 0;
    %load/vec4 v0x600003390d80_0;
    %assign/vec4 v0x600003390e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600003390e10_0;
    %assign/vec4 v0x600003390f30_0, 0;
    %load/vec4 v0x6000033913b0_0;
    %assign/vec4 v0x600003390900_0, 0;
    %load/vec4 v0x600003391dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033918c0_0, 0;
    %load/vec4 v0x6000033913b0_0;
    %assign/vec4 v0x600003391710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003391b90_0, 0;
    %load/vec4 v0x6000033913b0_0;
    %assign/vec4 v0x600003391710_0, 0;
    %load/vec4 v0x6000033920a0_0;
    %assign/vec4 v0x600003391a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600003390990_0;
    %load/vec4 v0x600003391ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003391f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600003391950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600003391dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000033917a0_0;
    %load/vec4 v0x600003391ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003391f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000033914d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600003391ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003391f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003390ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003391cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14c694f80;
T_63 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x6000033f0cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033f0b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033f0bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033f0360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033f0c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033f03f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033f07e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033f0ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000033f0630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000033f06c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033f0900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033f0990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000033f0480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033f0e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000033f1170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f0fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000033cf450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000033cf060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cf570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cf180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033cf720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033cf330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000033cfcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033cfde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033cfb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f0510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f1290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f0fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033f0510_0, 0;
    %load/vec4 v0x6000033f1320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000033f02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000033f13b0_0;
    %assign/vec4 v0x6000033f0b40_0, 0;
    %load/vec4 v0x6000033f05a0_0;
    %assign/vec4 v0x6000033f0630_0, 0;
    %load/vec4 v0x6000033f0870_0;
    %assign/vec4 v0x6000033f0900_0, 0;
    %load/vec4 v0x6000033f0000_0;
    %assign/vec4 v0x6000033f0c60_0, 0;
    %load/vec4 v0x6000033c8630_0;
    %assign/vec4 v0x6000033f03f0_0, 0;
    %load/vec4 v0x6000033f0750_0;
    %assign/vec4 v0x6000033f07e0_0, 0;
    %load/vec4 v0x6000033f0a20_0;
    %assign/vec4 v0x6000033f0ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x6000033f0630_0;
    %assign/vec4 v0x6000033f06c0_0, 0;
    %load/vec4 v0x6000033f0900_0;
    %assign/vec4 v0x6000033f0990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033f0bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033f0360_0, 0;
    %load/vec4 v0x6000033f0b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000033f06c0_0;
    %assign/vec4 v0x6000033cf060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cf180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033cf330_0, 0;
    %load/vec4 v0x6000033cf210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x6000033cf330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033cf330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033cfb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x6000033cfba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x6000033cfb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x6000033cf960_0;
    %assign/vec4 v0x6000033f0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033cfb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x6000033f0990_0;
    %assign/vec4 v0x6000033f0e10_0, 0;
    %load/vec4 v0x6000033f0480_0;
    %assign/vec4 v0x6000033f1170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f1290_0, 0;
    %load/vec4 v0x6000033f1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x6000033f0990_0;
    %assign/vec4 v0x6000033f0e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f0fc0_0, 0;
    %load/vec4 v0x6000033f1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x6000033f0ea0_0;
    %assign/vec4 v0x6000033f0480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000033f06c0_0;
    %assign/vec4 v0x6000033cf450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cf570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033cf720_0, 0;
    %load/vec4 v0x6000033cf600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x6000033cf720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033cf720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x6000033f0480_0;
    %assign/vec4 v0x6000033cfcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033cfde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c86c0_0, 0;
    %load/vec4 v0x6000033cfe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000033c86c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033cfde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x6000033cf8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x6000033f0360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000033f0360_0, 0;
    %load/vec4 v0x6000033f06c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000033f06c0_0, 0;
    %load/vec4 v0x6000033f0990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000033f0990_0, 0;
    %load/vec4 v0x6000033f03f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000033f0360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x6000033f0b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x6000033f0bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000033f0bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033f0360_0, 0;
    %load/vec4 v0x6000033f0c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000033f0bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x6000033f0630_0;
    %load/vec4 v0x6000033f0bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000033f07e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000033f06c0_0, 0;
    %load/vec4 v0x6000033f0900_0;
    %load/vec4 v0x6000033f0bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000033f0ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000033f0990_0, 0;
    %load/vec4 v0x6000033f0b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033f0510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033f1320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14c6a04e0;
T_64 ;
    %wait E_0x60000148c740;
    %load/vec4 v0x6000033ed0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000033ed050_0;
    %load/vec4 v0x6000033eccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033ecea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000033ecfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000033eccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033ecea0, 4;
    %assign/vec4 v0x6000033ecf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14c6a04e0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033ece10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000033ece10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033ece10_0;
    %store/vec4a v0x6000033ecea0, 4, 0;
    %load/vec4 v0x6000033ece10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ece10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14c69a570;
T_66 ;
    %wait E_0x60000148c740;
    %load/vec4 v0x6000033ed5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000033ed560_0;
    %load/vec4 v0x6000033ed200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033ed3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000033ed4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000033ed200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033ed3b0, 4;
    %assign/vec4 v0x6000033ed440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14c69a570;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033ed320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000033ed320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033ed320_0;
    %store/vec4a v0x6000033ed3b0, 4, 0;
    %load/vec4 v0x6000033ed320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ed320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14c69a850;
T_68 ;
    %wait E_0x60000148c740;
    %load/vec4 v0x6000033edb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000033eda70_0;
    %load/vec4 v0x6000033ed710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033ed8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000033ed9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000033ed710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033ed8c0, 4;
    %assign/vec4 v0x6000033ed950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14c69a850;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033ed830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000033ed830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033ed830_0;
    %store/vec4a v0x6000033ed8c0, 4, 0;
    %load/vec4 v0x6000033ed830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ed830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14c69ab30;
T_70 ;
    %wait E_0x60000148c740;
    %load/vec4 v0x6000033ee010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000033edf80_0;
    %load/vec4 v0x6000033edc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033eddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000033edef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000033edc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033eddd0, 4;
    %assign/vec4 v0x6000033ede60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14c69ab30;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033edd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000033edd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033edd40_0;
    %store/vec4a v0x6000033eddd0, 4, 0;
    %load/vec4 v0x6000033edd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033edd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14c669f10;
T_72 ;
    %wait E_0x60000148c600;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033ee2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000033ee2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000033ef960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000033ee6d0_0;
    %pad/u 32;
    %load/vec4 v0x6000033ee2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033efc30_0, 4, 1;
    %load/vec4 v0x6000033ef450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000033ee520_0;
    %pad/u 32;
    %load/vec4 v0x6000033ee2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033efb10_0, 4, 1;
    %load/vec4 v0x6000033ef720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000033ee640_0;
    %pad/u 32;
    %load/vec4 v0x6000033ee2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033efba0_0, 4, 1;
    %load/vec4 v0x6000033901b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600003390000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000033ee910_0;
    %pad/u 32;
    %load/vec4 v0x6000033ee2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033efcc0_0, 4, 1;
    %load/vec4 v0x6000033eef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000033eed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000033ee400_0;
    %pad/u 32;
    %load/vec4 v0x6000033ee2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033efa80_0, 4, 1;
    %load/vec4 v0x6000033ee2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ee2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14c669f10;
T_73 ;
    %wait E_0x60000148c5c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033ee2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000033ee2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000033efc30_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ef180_0, 4, 1;
    %load/vec4 v0x6000033efb10_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000033efc30_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ef060_0, 4, 1;
    %load/vec4 v0x6000033efba0_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000033efc30_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000033efb10_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ef0f0_0, 4, 1;
    %load/vec4 v0x6000033efcc0_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000033efc30_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000033efb10_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000033efba0_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ef210_0, 4, 1;
    %load/vec4 v0x6000033efa80_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000033efc30_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000033efb10_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000033efba0_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000033efcc0_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033eefd0_0, 4, 1;
    %load/vec4 v0x6000033ef180_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000033903f0_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033ee370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033eea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033eeac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ee880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000033ef060_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000033902d0_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033ee370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033eea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033eeac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ee880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000033ef0f0_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600003390360_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033ee370, 4, 0;
    %load/vec4 v0x6000033ef690_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033eea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033eeac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ee880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000033ef210_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600003390480_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033ee370, 4, 0;
    %load/vec4 v0x600003390120_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033eea30, 4, 0;
    %load/vec4 v0x6000033901b0_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033eeac0_0, 4, 1;
    %load/vec4 v0x600003390000_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ee880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000033eefd0_0;
    %load/vec4 v0x6000033ee2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600003390240_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033ee370, 4, 0;
    %load/vec4 v0x6000033eeeb0_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033eea30, 4, 0;
    %load/vec4 v0x6000033eef40_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033eeac0_0, 4, 1;
    %load/vec4 v0x6000033eed90_0;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ee880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033ee370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4a v0x6000033eea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033eeac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033ee2e0_0;
    %store/vec4 v0x6000033ee880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000033ee2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ee2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14c669f10;
T_74 ;
    %wait E_0x60000148c740;
    %load/vec4 v0x6000033ee6d0_0;
    %assign/vec4 v0x6000033ee760_0, 0;
    %load/vec4 v0x6000033ee520_0;
    %assign/vec4 v0x6000033ee5b0_0, 0;
    %load/vec4 v0x6000033ee910_0;
    %assign/vec4 v0x6000033ee9a0_0, 0;
    %load/vec4 v0x6000033ee400_0;
    %assign/vec4 v0x6000033ee490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14c669f10;
T_75 ;
    %wait E_0x60000148c540;
    %load/vec4 v0x6000033ee760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033ee7f0, 4;
    %store/vec4 v0x6000033ef8d0_0, 0, 256;
    %load/vec4 v0x6000033ee5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033ee7f0, 4;
    %store/vec4 v0x6000033ef3c0_0, 0, 256;
    %load/vec4 v0x6000033ee9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033ee7f0, 4;
    %store/vec4 v0x6000033eff00_0, 0, 256;
    %load/vec4 v0x6000033ee490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033ee7f0, 4;
    %store/vec4 v0x6000033eed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14c66b120;
T_76 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x600003396010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003394360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033943f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000033946c0_0;
    %assign/vec4 v0x6000033943f0_0, 0;
    %load/vec4 v0x6000033946c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000033945a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000033942d0, 4;
    %assign/vec4 v0x600003394360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14c66b120;
T_77 ;
    %wait E_0x60000148c740;
    %load/vec4 v0x600003395d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600003395cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600003395c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600003395b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600003395b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033942d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14c66b120;
T_78 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x600003396010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003396be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003396b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033930f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003393180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003395680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003393060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003395710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600003396be0_0, 0;
    %load/vec4 v0x600003394e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600003396b50_0, 0;
    %load/vec4 v0x600003395710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000033930f0_0, 0;
    %load/vec4 v0x6000033930f0_0;
    %assign/vec4 v0x600003393180_0, 0;
    %load/vec4 v0x6000033955f0_0;
    %assign/vec4 v0x600003395680_0, 0;
    %load/vec4 v0x600003394ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600003393060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14c66b120;
T_79 ;
    %wait E_0x6000014898c0;
    %load/vec4 v0x600003396010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003395710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003394ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033953b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003394e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033955f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003395440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003394f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033955f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003394f30_0, 0;
    %load/vec4 v0x600003396370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600003395200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600003395710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600003395710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000033953b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000033953b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600003395710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003395440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033953b0_0, 0;
    %load/vec4 v0x600003394870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003395440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003394e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003395710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000033959e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600003394e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600003394e10_0, 0;
    %load/vec4 v0x600003394e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033955f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003394ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003395710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600003394bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600003394ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003394ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600003396250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003395710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000033953b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003395710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003394f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003395710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14c69a170;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003397720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003398090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033983f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600003398480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003397840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003398120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600003397960_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000033978d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003397b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033979f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003397cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003396fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003396d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003397600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003397210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003397450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003397330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600003397180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000033972a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14c69a170;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600003397720_0;
    %inv;
    %store/vec4 v0x600003397720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14c69a170;
T_82 ;
    %vpi_call/w 3 61 "$display", "Random Matrix Test (numpy-verified)" {0 0 0};
    %pushi/vec4 297688809, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033ecea0, 4, 0;
    %pushi/vec4 2704335171, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033ed3b0, 4, 0;
    %pushi/vec4 560334793, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033ed8c0, 4, 0;
    %pushi/vec4 1034409042, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033eddd0, 4, 0;
    %pushi/vec4 2634477875, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033ecea0, 4, 0;
    %pushi/vec4 768301503, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033ed3b0, 4, 0;
    %pushi/vec4 2131996191, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033ed8c0, 4, 0;
    %pushi/vec4 4100240346, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033eddd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033942d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033942d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003398090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003398090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000033983f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033983f0_0, 0, 1;
    %delay 5000000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ecea0, 4;
    %store/vec4 v0x600003397de0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ed3b0, 4;
    %store/vec4 v0x600003397e70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033ed8c0, 4;
    %store/vec4 v0x600003397f00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033eddd0, 4;
    %store/vec4 v0x600003398000_0, 0, 256;
    %vpi_call/w 3 94 "$display", "Results:" {0 0 0};
    %load/vec4 v0x600003397de0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003397de0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003397de0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003397de0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 95 "$display", "  C[0]: [%0d, %0d, %0d, %0d] expect [-4662, 13575, -5565, -1731]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003397e70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003397e70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003397e70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003397e70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 97 "$display", "  C[1]: [%0d, %0d, %0d, %0d] expect [14124, -13933, 277, -1784]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003397f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003397f00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003397f00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003397f00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 99 "$display", "  C[2]: [%0d, %0d, %0d, %0d] expect [-7516, -6534, 3850, 12206]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600003398000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600003398000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600003398000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600003398000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 101 "$display", "  C[3]: [%0d, %0d, %0d, %0d] expect [-13168, 5781, 11355, -9360]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033977b0_0, 0, 32;
    %load/vec4 v0x600003397de0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4294962634, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0x6000033977b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033977b0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600003397de0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13575, 0, 32;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0x6000033977b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033977b0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600003397de0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4294961731, 0, 32;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x6000033977b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033977b0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600003397de0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294965565, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %load/vec4 v0x6000033977b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033977b0_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x600003397e70_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 14124, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %load/vec4 v0x6000033977b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033977b0_0, 0, 32;
T_82.8 ;
    %load/vec4 v0x600003397e70_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4294953363, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %load/vec4 v0x6000033977b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033977b0_0, 0, 32;
T_82.10 ;
    %load/vec4 v0x600003398000_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294957936, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %load/vec4 v0x6000033977b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033977b0_0, 0, 32;
T_82.12 ;
    %load/vec4 v0x6000033977b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 113 "$display", ">>> RANDOM MATRIX TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 114 "$display", ">>> RANDOM MATRIX TEST FAILED (%0d errors) <<<", v0x6000033977b0_0 {0 0 0};
T_82.15 ;
    %vpi_call/w 3 115 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x14c69a170;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 118 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_random_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
