

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_107_2'
================================================================
* Date:           Wed May 15 15:49:41 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.976 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_107_2  |        5|        5|         2|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      46|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       9|      82|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln107_1_fu_99_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln107_2_fu_109_p2  |         +|   0|  0|  12|           4|           4|
    |add_ln107_fu_119_p2    |         +|   0|  0|  12|           5|           5|
    |icmp_ln107_fu_93_p2    |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  46|          16|          15|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    3|          6|
    |j_fu_38                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_2_reg_146              |  3|   0|    3|          0|
    |j_fu_38                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|zext_ln80         |   in|    3|     ap_none|                        zext_ln80|        scalar|
|p_shl             |   in|    5|     ap_none|                            p_shl|        scalar|
|input_r_address0  |  out|    7|   ap_memory|                          input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|                          input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|                          input_r|         array|
|vec_i_address0    |  out|    8|   ap_memory|                            vec_i|         array|
|vec_i_ce0         |  out|    1|   ap_memory|                            vec_i|         array|
|vec_i_we0         |  out|    1|   ap_memory|                            vec_i|         array|
|vec_i_d0          |  out|   32|   ap_memory|                            vec_i|         array|
+------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_shl_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %p_shl"   --->   Operation 6 'read' 'p_shl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln80_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln80"   --->   Operation 7 'read' 'zext_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln80_cast = zext i3 %zext_ln80_read"   --->   Operation 8 'zext' 'zext_ln80_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_2 = load i3 %j" [lstm_hls/rnn.cpp:107]   --->   Operation 11 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.74ns)   --->   "%icmp_ln107 = icmp_eq  i3 %j_2, i3 5" [lstm_hls/rnn.cpp:107]   --->   Operation 13 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.74ns)   --->   "%add_ln107_1 = add i3 %j_2, i3 1" [lstm_hls/rnn.cpp:107]   --->   Operation 14 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc.split, void %for.inc17.preheader.exitStub" [lstm_hls/rnn.cpp:107]   --->   Operation 15 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %j_2" [lstm_hls/rnn.cpp:107]   --->   Operation 16 'zext' 'j_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%add_ln107_2 = add i4 %zext_ln80_cast, i4 %j_cast" [lstm_hls/rnn.cpp:107]   --->   Operation 17 'add' 'add_ln107_2' <Predicate = (!icmp_ln107)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i4 %add_ln107_2" [lstm_hls/rnn.cpp:107]   --->   Operation 18 'zext' 'zext_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.87ns)   --->   "%add_ln107 = add i5 %zext_ln107, i5 %p_shl_read" [lstm_hls/rnn.cpp:107]   --->   Operation 19 'add' 'add_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i5 %add_ln107" [lstm_hls/rnn.cpp:107]   --->   Operation 20 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln107_1" [lstm_hls/rnn.cpp:107]   --->   Operation 21 'getelementptr' 'input_addr' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.35ns)   --->   "%input_load = load i7 %input_addr" [lstm_hls/rnn.cpp:107]   --->   Operation 22 'load' 'input_load' <Predicate = (!icmp_ln107)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln107 = store i3 %add_ln107_1, i3 %j" [lstm_hls/rnn.cpp:107]   --->   Operation 23 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_cast8 = zext i3 %j_2" [lstm_hls/rnn.cpp:107]   --->   Operation 24 'zext' 'j_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [lstm_hls/rnn.cpp:107]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [lstm_hls/rnn.cpp:107]   --->   Operation 26 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.35ns)   --->   "%input_load = load i7 %input_addr" [lstm_hls/rnn.cpp:107]   --->   Operation 27 'load' 'input_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %j_cast8" [lstm_hls/rnn.cpp:107]   --->   Operation 28 'getelementptr' 'vec_i_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "%store_ln107 = store i32 %input_load, i8 %vec_i_addr" [lstm_hls/rnn.cpp:107]   --->   Operation 29 'store' 'store_ln107' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 133> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.inc" [lstm_hls/rnn.cpp:107]   --->   Operation 30 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_shl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ vec_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 010]
p_shl_read              (read             ) [ 000]
zext_ln80_read          (read             ) [ 000]
zext_ln80_cast          (zext             ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
j_2                     (load             ) [ 011]
specpipeline_ln0        (specpipeline     ) [ 000]
icmp_ln107              (icmp             ) [ 010]
add_ln107_1             (add              ) [ 000]
br_ln107                (br               ) [ 000]
j_cast                  (zext             ) [ 000]
add_ln107_2             (add              ) [ 000]
zext_ln107              (zext             ) [ 000]
add_ln107               (add              ) [ 000]
zext_ln107_1            (zext             ) [ 000]
input_addr              (getelementptr    ) [ 011]
store_ln107             (store            ) [ 000]
j_cast8                 (zext             ) [ 000]
speclooptripcount_ln107 (speclooptripcount) [ 000]
specloopname_ln107      (specloopname     ) [ 000]
input_load              (load             ) [ 000]
vec_i_addr              (getelementptr    ) [ 000]
store_ln107             (store            ) [ 000]
br_ln107                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln80">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_shl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_shl"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vec_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_shl_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="5" slack="0"/>
<pin id="44" dir="0" index="1" bw="5" slack="0"/>
<pin id="45" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_shl_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln80_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="3" slack="0"/>
<pin id="50" dir="0" index="1" bw="3" slack="0"/>
<pin id="51" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln80_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="input_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="5" slack="0"/>
<pin id="58" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="7" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="vec_i_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="3" slack="0"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_i_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln107_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln80_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="3" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_2_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln107_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln107_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="j_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln107_2_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_2/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln107_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln107_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="0"/>
<pin id="122" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln107_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln107_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_cast8_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast8/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="j_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="146" class="1005" name="j_2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="1"/>
<pin id="148" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="input_addr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="1"/>
<pin id="156" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="61" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="48" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="81" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="105" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="42" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="134"><net_src comp="99" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="135" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="142"><net_src comp="38" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="149"><net_src comp="90" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="157"><net_src comp="54" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: vec_i | {2 }
 - Input state : 
	Port: infer_Pipeline_VITIS_LOOP_107_2 : zext_ln80 | {1 }
	Port: infer_Pipeline_VITIS_LOOP_107_2 : p_shl | {1 }
	Port: infer_Pipeline_VITIS_LOOP_107_2 : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln107 : 2
		add_ln107_1 : 2
		br_ln107 : 3
		j_cast : 2
		add_ln107_2 : 3
		zext_ln107 : 4
		add_ln107 : 5
		zext_ln107_1 : 6
		input_addr : 7
		input_load : 8
		store_ln107 : 3
	State 2
		vec_i_addr : 1
		store_ln107 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln107_1_fu_99     |    0    |    10   |
|    add   |     add_ln107_2_fu_109    |    0    |    10   |
|          |      add_ln107_fu_119     |    0    |    12   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln107_fu_93     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   |   p_shl_read_read_fu_42   |    0    |    0    |
|          | zext_ln80_read_read_fu_48 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    zext_ln80_cast_fu_81   |    0    |    0    |
|          |       j_cast_fu_105       |    0    |    0    |
|   zext   |     zext_ln107_fu_115     |    0    |    0    |
|          |    zext_ln107_1_fu_125    |    0    |    0    |
|          |       j_cast8_fu_135      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    42   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|input_addr_reg_154|    7   |
|    j_2_reg_146   |    3   |
|     j_reg_139    |    3   |
+------------------+--------+
|       Total      |   13   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  0.489  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   13   |   51   |
+-----------+--------+--------+--------+
