$date
	Sun Oct 23 04:40:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#794825
b1000 !
1"
#794826
b1000 &
b1000 %
1$
#794827
0"
#794830
b100 &
b100 %
#794834
b10 &
b10 %
#794838
b1 &
1#
b1 %
#794842
b0 &
b0 %
0#
0$
#1821227
b11101 !
1"
#1821230
b11101 &
b11101 %
1$
#1821231
0"
#1821234
b1011000 &
b1011000 %
#1821238
b101100 &
b101100 %
#1821242
b10110 &
b10110 %
#1821246
b1011 &
b1011 %
#1821250
b100010 &
b100010 %
#1821254
b10001 &
b10001 %
#1821258
b110100 &
b110100 %
#1821262
b11010 &
b11010 %
#1821266
b1101 &
b1101 %
#1821270
b101000 &
b101000 %
#1821274
b10100 &
b10100 %
#1821278
b1010 &
b1010 %
#1821282
b101 &
b101 %
#1821286
b10000 &
b10000 %
#1821290
b1000 &
b1000 %
#1821294
b100 &
b100 %
#1821298
b10 &
b10 %
#1821302
b1 &
1#
b1 %
#1821306
b0 &
b0 %
0#
0$
#2816452
b100 !
1"
#2816454
b100 &
b100 %
1$
#2816455
0"
#2816458
b10 &
b10 %
#2816462
b1 &
1#
b1 %
#2816466
b0 &
b0 %
0#
0$
#4500012
