Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,2040
design__instance__area,35408.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,9
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0035123536363244057
power__switching__total,0.0017683143960312009
power__leakage__total,1.8306593574379804E-7
power__total,0.005280850920826197
clock__skew__worst_hold__corner:nom_tt_025C_3v30,5.304339784210385
clock__skew__worst_setup__corner:nom_tt_025C_3v30,5.804339839721538
timing__hold__ws__corner:nom_tt_025C_3v30,1.0500018929303105
timing__setup__ws__corner:nom_tt_025C_3v30,2.985792142485139
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.050002
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,9.512181
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,19
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,9
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,6.927709268996943
clock__skew__worst_setup__corner:nom_ss_125C_3v00,7.427709324508096
timing__hold__ws__corner:nom_ss_125C_3v00,2.3800695421517832
timing__setup__ws__corner:nom_ss_125C_3v00,-1.6487025544789229
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-16.643042970406228
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-1.6487025544789229
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.380069
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,19
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-1.648703
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,17
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,9
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,4.617680146735961
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,5.117680202247113
timing__hold__ws__corner:nom_ff_n40C_3v60,0.48574567965024423
timing__setup__ws__corner:nom_ff_n40C_3v60,4.095605748246486
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.485746
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,22
design__max_fanout_violation__count,9
design__max_cap_violation__count,1
clock__skew__worst_hold,6.985789033860582
clock__skew__worst_setup,5.102577615971402
timing__hold__ws,0.4813428680769682
timing__setup__ws,-2.062723383817766
timing__hold__tns,0.0
timing__setup__tns,-24.78790398657785
timing__hold__wns,0
timing__setup__wns,-2.062723383817766
timing__hold_vio__count,0
timing__hold_r2r__ws,0.481343
timing__hold_r2r_vio__count,0
timing__setup_vio__count,57
timing__setup_r2r__ws,-2.062723
timing__setup_r2r_vio__count,52
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,2040
design__instance__area__stdcell,35408.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.328066
design__instance__utilization__stdcell,0.328066
design__instance__count__class:tie_cell,16
design__instance__count__class:buffer,8
design__instance__count__class:inverter,97
design__instance__count__class:sequential_cell,171
design__instance__count__class:multi_input_combinational_cell,767
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,32858.1
design__violations,0
design__instance__count__class:timing_repair_buffer,82
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,20
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1177
route__net__special,2
route__drc_errors__iter:1,189
route__wirelength__iter:1,36482
route__drc_errors__iter:2,24
route__wirelength__iter:2,35993
route__drc_errors__iter:3,26
route__wirelength__iter:3,35927
route__drc_errors__iter:4,0
route__wirelength__iter:4,35910
route__drc_errors,0
route__wirelength,35910
route__vias,7281
route__vias__singlecut,7281
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,458.02
design__instance__count__class:fill_cell,2231
timing__unannotated_net__count__corner:nom_tt_025C_3v30,30
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,30
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,30
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,9
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,5.279182129760873
clock__skew__worst_setup__corner:min_tt_025C_3v30,5.779182185272025
timing__hold__ws__corner:min_tt_025C_3v30,1.0429086778253707
timing__setup__ws__corner:min_tt_025C_3v30,3.022332691883459
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.042909
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,9.672233
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,30
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,14
design__max_fanout_violation__count__corner:min_ss_125C_3v00,9
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,6.880828546144034
clock__skew__worst_setup__corner:min_ss_125C_3v00,7.380828601655187
timing__hold__ws__corner:min_ss_125C_3v00,2.366040763615859
timing__setup__ws__corner:min_ss_125C_3v00,-1.3054269146268447
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-10.751106975653586
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-1.3054269146268447
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.366041
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,17
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-1.305427
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,16
timing__unannotated_net__count__corner:min_ss_125C_3v00,30
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,9
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,4.60257756046025
clock__skew__worst_setup__corner:min_ff_n40C_3v60,5.102577615971402
timing__hold__ws__corner:min_ff_n40C_3v60,0.4813428680769682
timing__setup__ws__corner:min_ff_n40C_3v60,4.117112989287791
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.481343
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,30
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,9
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,5.334810522116809
clock__skew__worst_setup__corner:max_tt_025C_3v30,5.8348105776279615
timing__hold__ws__corner:max_tt_025C_3v30,1.058565265406038
timing__setup__ws__corner:max_tt_025C_3v30,2.9419081337050508
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.058565
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,9.318374
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,30
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,22
design__max_fanout_violation__count__corner:max_ss_125C_3v00,9
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,6.985789033860582
clock__skew__worst_setup__corner:max_ss_125C_3v00,7.4857890893717345
timing__hold__ws__corner:max_ss_125C_3v00,2.3968046004090726
timing__setup__ws__corner:max_ss_125C_3v00,-2.062723383817766
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-24.78790398657785
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-2.062723383817766
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.396805
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,21
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-2.062723
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,19
timing__unannotated_net__count__corner:max_ss_125C_3v00,30
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,9
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,4.6360623319191685
clock__skew__worst_setup__corner:max_ff_n40C_3v60,5.136062387430321
timing__hold__ws__corner:max_ff_n40C_3v60,0.4909964795937117
timing__setup__ws__corner:max_ff_n40C_3v60,4.0698050526029235
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.490996
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,30
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.2999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000101704
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000995373
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000147778
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000995373
design_powergrid__voltage__worst,0.0000995373
design_powergrid__voltage__worst__net:VPWR,3.2999
design_powergrid__drop__worst,0.000101704
design_powergrid__drop__worst__net:VPWR,0.000101704
design_powergrid__voltage__worst__net:VGND,0.0000995373
design_powergrid__drop__worst__net:VGND,0.0000995373
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000015000000000000000380012861456169304119612206704914569854736328125
ir__drop__worst,0.000101999999999999999195955668884749911740073002874851226806640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
