
Timer_EXTI_lib_test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000150e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000038  00800100  00800100  00001582  2**0
                  ALLOC
  2 .stab         000006cc  00000000  00000000  00001584  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000085  00000000  00000000  00001c50  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000060  00000000  00000000  00001cd5  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000327  00000000  00000000  00001d35  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f50  00000000  00000000  0000205c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000004bf  00000000  00000000  00002fac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f2a  00000000  00000000  0000346b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002d0  00000000  00000000  00004398  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000059c  00000000  00000000  00004668  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000058e  00000000  00000000  00004c04  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubtypes 00000119  00000000  00000000  00005192  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000048  00000000  00000000  000052ab  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 06 03 	jmp	0x60c	; 0x60c <__vector_1>
       8:	0c 94 31 03 	jmp	0x662	; 0x662 <__vector_2>
       c:	0c 94 5c 03 	jmp	0x6b8	; 0x6b8 <__vector_3>
      10:	0c 94 87 03 	jmp	0x70e	; 0x70e <__vector_4>
      14:	0c 94 b2 03 	jmp	0x764	; 0x764 <__vector_5>
      18:	0c 94 dd 03 	jmp	0x7ba	; 0x7ba <__vector_6>
      1c:	0c 94 08 04 	jmp	0x810	; 0x810 <__vector_7>
      20:	0c 94 33 04 	jmp	0x866	; 0x866 <__vector_8>
      24:	0c 94 83 09 	jmp	0x1306	; 0x1306 <__vector_9>
      28:	0c 94 58 09 	jmp	0x12b0	; 0x12b0 <__vector_10>
      2c:	0c 94 2d 09 	jmp	0x125a	; 0x125a <__vector_11>
      30:	0c 94 ac 08 	jmp	0x1158	; 0x1158 <__vector_12>
      34:	0c 94 d7 08 	jmp	0x11ae	; 0x11ae <__vector_13>
      38:	0c 94 81 08 	jmp	0x1102	; 0x1102 <__vector_14>
      3c:	0c 94 56 08 	jmp	0x10ac	; 0x10ac <__vector_15>
      40:	0c 94 2b 08 	jmp	0x1056	; 0x1056 <__vector_16>
      44:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      48:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      4c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      50:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      54:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      58:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      5c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      60:	0c 94 02 09 	jmp	0x1204	; 0x1204 <__vector_24>
      64:	0c 94 5a 0a 	jmp	0x14b4	; 0x14b4 <__vector_25>
      68:	0c 94 d9 09 	jmp	0x13b2	; 0x13b2 <__vector_26>
      6c:	0c 94 04 0a 	jmp	0x1408	; 0x1408 <__vector_27>
      70:	0c 94 2f 0a 	jmp	0x145e	; 0x145e <__vector_28>
      74:	0c 94 ae 09 	jmp	0x135c	; 0x135c <__vector_29>
      78:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      7c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      80:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      84:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
      88:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_clear_bss>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	01 c0       	rjmp	.+2      	; 0xa2 <.do_clear_bss_start>

000000a0 <.do_clear_bss_loop>:
      a0:	1d 92       	st	X+, r1

000000a2 <.do_clear_bss_start>:
      a2:	a8 33       	cpi	r26, 0x38	; 56
      a4:	b1 07       	cpc	r27, r17
      a6:	e1 f7       	brne	.-8      	; 0xa0 <.do_clear_bss_loop>
      a8:	0e 94 65 01 	call	0x2ca	; 0x2ca <main>
      ac:	0c 94 85 0a 	jmp	0x150a	; 0x150a <_exit>

000000b0 <__bad_interrupt>:
      b0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b4 <count_ms>:
unsigned int delay_time=0;
#define DELAY	2500//ms

void count_ms(void)
{
	delay_time++;
      b4:	80 91 02 01 	lds	r24, 0x0102
      b8:	90 91 03 01 	lds	r25, 0x0103
      bc:	01 96       	adiw	r24, 0x01	; 1
      be:	90 93 03 01 	sts	0x0103, r25
      c2:	80 93 02 01 	sts	0x0102, r24
}
      c6:	08 95       	ret

000000c8 <ovf_fnc>:

void ovf_fnc(void)
{
	LED_PORT = 0xff;
      c8:	8f ef       	ldi	r24, 0xFF	; 255
      ca:	8b bb       	out	0x1b, r24	; 27
}
      cc:	08 95       	ret

000000ce <comp_fnc>:

void comp_fnc(void)
{	
	LED_PORT = 0x00;
      ce:	1b ba       	out	0x1b, r1	; 27
}
      d0:	08 95       	ret

000000d2 <button1>:

int count=0;

void button1(void)
{	
	count++;
      d2:	80 91 06 01 	lds	r24, 0x0106
      d6:	90 91 07 01 	lds	r25, 0x0107
      da:	01 96       	adiw	r24, 0x01	; 1
      dc:	90 93 07 01 	sts	0x0107, r25
      e0:	80 93 06 01 	sts	0x0106, r24
}
      e4:	08 95       	ret

000000e6 <button2>:

void button2(void)
{
	count--;
      e6:	80 91 06 01 	lds	r24, 0x0106
      ea:	90 91 07 01 	lds	r25, 0x0107
      ee:	01 97       	sbiw	r24, 0x01	; 1
      f0:	90 93 07 01 	sts	0x0107, r25
      f4:	80 93 06 01 	sts	0x0106, r24
}
      f8:	08 95       	ret

000000fa <onClick>:

void removePress(void);

void onClick(void)
{
	changeTimerSet(0,PRESCALE,4);	//start
      fa:	00 d0       	rcall	.+0      	; 0xfc <onClick+0x2>
      fc:	00 d0       	rcall	.+0      	; 0xfe <onClick+0x4>
      fe:	ed b7       	in	r30, 0x3d	; 61
     100:	fe b7       	in	r31, 0x3e	; 62
     102:	31 96       	adiw	r30, 0x01	; 1
     104:	ad b7       	in	r26, 0x3d	; 61
     106:	be b7       	in	r27, 0x3e	; 62
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	1c 92       	st	X, r1
     10c:	83 e0       	ldi	r24, 0x03	; 3
     10e:	81 83       	std	Z+1, r24	; 0x01
     110:	84 e0       	ldi	r24, 0x04	; 4
     112:	90 e0       	ldi	r25, 0x00	; 0
     114:	93 83       	std	Z+3, r25	; 0x03
     116:	82 83       	std	Z+2, r24	; 0x02
     118:	0e 94 44 05 	call	0xa88	; 0xa88 <changeTimerSet>
	attatchInterrupt(INT0,removePress,FALLING);
     11c:	0f 90       	pop	r0
     11e:	0f 90       	pop	r0
     120:	0f 90       	pop	r0
     122:	0f 90       	pop	r0
     124:	80 e0       	ldi	r24, 0x00	; 0
     126:	69 e9       	ldi	r22, 0x99	; 153
     128:	70 e0       	ldi	r23, 0x00	; 0
     12a:	42 e0       	ldi	r20, 0x02	; 2
     12c:	0e 94 a4 02 	call	0x548	; 0x548 <attatchInterrupt>
}
     130:	08 95       	ret

00000132 <removePress>:

void removePress(void)
{
     132:	0f 93       	push	r16
     134:	1f 93       	push	r17
	changeTimerSet(0,PRESCALE,stop);
     136:	00 d0       	rcall	.+0      	; 0x138 <removePress+0x6>
     138:	00 d0       	rcall	.+0      	; 0x13a <removePress+0x8>
     13a:	ed b7       	in	r30, 0x3d	; 61
     13c:	fe b7       	in	r31, 0x3e	; 62
     13e:	31 96       	adiw	r30, 0x01	; 1
     140:	ad b7       	in	r26, 0x3d	; 61
     142:	be b7       	in	r27, 0x3e	; 62
     144:	11 96       	adiw	r26, 0x01	; 1
     146:	1c 92       	st	X, r1
     148:	83 e0       	ldi	r24, 0x03	; 3
     14a:	81 83       	std	Z+1, r24	; 0x01
     14c:	13 82       	std	Z+3, r1	; 0x03
     14e:	12 82       	std	Z+2, r1	; 0x02
     150:	0e 94 44 05 	call	0xa88	; 0xa88 <changeTimerSet>
	if(delay_time>DELAY)	// Potentiometer mode/Button mode change
     154:	0f 90       	pop	r0
     156:	0f 90       	pop	r0
     158:	0f 90       	pop	r0
     15a:	0f 90       	pop	r0
     15c:	80 91 02 01 	lds	r24, 0x0102
     160:	90 91 03 01 	lds	r25, 0x0103
     164:	b9 e0       	ldi	r27, 0x09	; 9
     166:	85 3c       	cpi	r24, 0xC5	; 197
     168:	9b 07       	cpc	r25, r27
     16a:	e0 f0       	brcs	.+56     	; 0x1a4 <removePress+0x72>
	{
		tbi(P_B_mode,0);
     16c:	80 91 05 01 	lds	r24, 0x0105
     170:	91 e0       	ldi	r25, 0x01	; 1
     172:	89 27       	eor	r24, r25
     174:	80 93 05 01 	sts	0x0105, r24
		if(P_B_mode)
     178:	88 23       	and	r24, r24
     17a:	39 f0       	breq	.+14     	; 0x18a <removePress+0x58>
		{
			detatchInterrupt(INT1);
     17c:	81 e0       	ldi	r24, 0x01	; 1
     17e:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <detatchInterrupt>
			detatchInterrupt(INT2);
     182:	82 e0       	ldi	r24, 0x02	; 2
     184:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <detatchInterrupt>
     188:	93 c0       	rjmp	.+294    	; 0x2b0 <removePress+0x17e>
		}
		else
		{
			attatchInterrupt(INT1,button1, RISING);
     18a:	81 e0       	ldi	r24, 0x01	; 1
     18c:	69 e6       	ldi	r22, 0x69	; 105
     18e:	70 e0       	ldi	r23, 0x00	; 0
     190:	43 e0       	ldi	r20, 0x03	; 3
     192:	0e 94 a4 02 	call	0x548	; 0x548 <attatchInterrupt>
			attatchInterrupt(INT2,button2, RISING);
     196:	82 e0       	ldi	r24, 0x02	; 2
     198:	63 e7       	ldi	r22, 0x73	; 115
     19a:	70 e0       	ldi	r23, 0x00	; 0
     19c:	43 e0       	ldi	r20, 0x03	; 3
     19e:	0e 94 a4 02 	call	0x548	; 0x548 <attatchInterrupt>
     1a2:	86 c0       	rjmp	.+268    	; 0x2b0 <removePress+0x17e>
		}
	}
	else	//Operation mode change
	{
		(operation_mode ==2)	?	operation_mode = 0 : operation_mode++;
     1a4:	80 91 04 01 	lds	r24, 0x0104
     1a8:	82 30       	cpi	r24, 0x02	; 2
     1aa:	19 f4       	brne	.+6      	; 0x1b2 <removePress+0x80>
     1ac:	10 92 04 01 	sts	0x0104, r1
     1b0:	03 c0       	rjmp	.+6      	; 0x1b8 <removePress+0x86>
     1b2:	8f 5f       	subi	r24, 0xFF	; 255
     1b4:	80 93 04 01 	sts	0x0104, r24
		switch(operation_mode)
     1b8:	10 91 04 01 	lds	r17, 0x0104
     1bc:	11 30       	cpi	r17, 0x01	; 1
     1be:	b9 f0       	breq	.+46     	; 0x1ee <removePress+0xbc>
     1c0:	11 30       	cpi	r17, 0x01	; 1
     1c2:	20 f0       	brcs	.+8      	; 0x1cc <removePress+0x9a>
     1c4:	12 30       	cpi	r17, 0x02	; 2
     1c6:	09 f0       	breq	.+2      	; 0x1ca <removePress+0x98>
     1c8:	73 c0       	rjmp	.+230    	; 0x2b0 <removePress+0x17e>
     1ca:	42 c0       	rjmp	.+132    	; 0x250 <removePress+0x11e>
		{
			case 0:
			changeTimerSet(1,PRESCALE,stop);
     1cc:	00 d0       	rcall	.+0      	; 0x1ce <removePress+0x9c>
     1ce:	00 d0       	rcall	.+0      	; 0x1d0 <removePress+0x9e>
     1d0:	ed b7       	in	r30, 0x3d	; 61
     1d2:	fe b7       	in	r31, 0x3e	; 62
     1d4:	31 96       	adiw	r30, 0x01	; 1
     1d6:	81 e0       	ldi	r24, 0x01	; 1
     1d8:	ad b7       	in	r26, 0x3d	; 61
     1da:	be b7       	in	r27, 0x3e	; 62
     1dc:	11 96       	adiw	r26, 0x01	; 1
     1de:	8c 93       	st	X, r24
     1e0:	83 e0       	ldi	r24, 0x03	; 3
     1e2:	81 83       	std	Z+1, r24	; 0x01
     1e4:	13 82       	std	Z+3, r1	; 0x03
     1e6:	12 82       	std	Z+2, r1	; 0x02
     1e8:	0e 94 44 05 	call	0xa88	; 0xa88 <changeTimerSet>
     1ec:	2c c0       	rjmp	.+88     	; 0x246 <removePress+0x114>
			break;
			case 1:
			setTimerInit(1,7,prescale_8);
     1ee:	00 d0       	rcall	.+0      	; 0x1f0 <removePress+0xbe>
     1f0:	0f 92       	push	r0
     1f2:	ed b7       	in	r30, 0x3d	; 61
     1f4:	fe b7       	in	r31, 0x3e	; 62
     1f6:	31 96       	adiw	r30, 0x01	; 1
     1f8:	ad b7       	in	r26, 0x3d	; 61
     1fa:	be b7       	in	r27, 0x3e	; 62
     1fc:	11 96       	adiw	r26, 0x01	; 1
     1fe:	1c 93       	st	X, r17
     200:	87 e0       	ldi	r24, 0x07	; 7
     202:	81 83       	std	Z+1, r24	; 0x01
     204:	02 e0       	ldi	r16, 0x02	; 2
     206:	02 83       	std	Z+2, r16	; 0x02
     208:	0e 94 5e 04 	call	0x8bc	; 0x8bc <setTimerInit>
			setTimerInterrupt(1,INT_COMPA,comp_fnc);
     20c:	0f 92       	push	r0
     20e:	ed b7       	in	r30, 0x3d	; 61
     210:	fe b7       	in	r31, 0x3e	; 62
     212:	31 96       	adiw	r30, 0x01	; 1
     214:	ad b7       	in	r26, 0x3d	; 61
     216:	be b7       	in	r27, 0x3e	; 62
     218:	11 96       	adiw	r26, 0x01	; 1
     21a:	1c 93       	st	X, r17
     21c:	01 83       	std	Z+1, r16	; 0x01
     21e:	87 e6       	ldi	r24, 0x67	; 103
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	93 83       	std	Z+3, r25	; 0x03
     224:	82 83       	std	Z+2, r24	; 0x02
     226:	0e 94 ef 05 	call	0xbde	; 0xbde <setTimerInterrupt>
			setTimerInterrupt(1,INT_OVF,ovf_fnc);
     22a:	ed b7       	in	r30, 0x3d	; 61
     22c:	fe b7       	in	r31, 0x3e	; 62
     22e:	31 96       	adiw	r30, 0x01	; 1
     230:	ad b7       	in	r26, 0x3d	; 61
     232:	be b7       	in	r27, 0x3e	; 62
     234:	11 96       	adiw	r26, 0x01	; 1
     236:	1c 93       	st	X, r17
     238:	11 82       	std	Z+1, r1	; 0x01
     23a:	84 e6       	ldi	r24, 0x64	; 100
     23c:	90 e0       	ldi	r25, 0x00	; 0
     23e:	93 83       	std	Z+3, r25	; 0x03
     240:	82 83       	std	Z+2, r24	; 0x02
     242:	0e 94 ef 05 	call	0xbde	; 0xbde <setTimerInterrupt>
			break;
     246:	0f 90       	pop	r0
     248:	0f 90       	pop	r0
     24a:	0f 90       	pop	r0
     24c:	0f 90       	pop	r0
     24e:	30 c0       	rjmp	.+96     	; 0x2b0 <removePress+0x17e>
			case 2:
			changeTimerSet(1,WGM,14);
     250:	00 d0       	rcall	.+0      	; 0x252 <removePress+0x120>
     252:	00 d0       	rcall	.+0      	; 0x254 <removePress+0x122>
     254:	ed b7       	in	r30, 0x3d	; 61
     256:	fe b7       	in	r31, 0x3e	; 62
     258:	31 96       	adiw	r30, 0x01	; 1
     25a:	01 e0       	ldi	r16, 0x01	; 1
     25c:	ad b7       	in	r26, 0x3d	; 61
     25e:	be b7       	in	r27, 0x3e	; 62
     260:	11 96       	adiw	r26, 0x01	; 1
     262:	0c 93       	st	X, r16
     264:	01 83       	std	Z+1, r16	; 0x01
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	93 83       	std	Z+3, r25	; 0x03
     26c:	82 83       	std	Z+2, r24	; 0x02
     26e:	0e 94 44 05 	call	0xa88	; 0xa88 <changeTimerSet>
			changeTimerSet(1,OCR_CHANNEL,OCR_A|OC_CLR);
     272:	ed b7       	in	r30, 0x3d	; 61
     274:	fe b7       	in	r31, 0x3e	; 62
     276:	31 96       	adiw	r30, 0x01	; 1
     278:	ad b7       	in	r26, 0x3d	; 61
     27a:	be b7       	in	r27, 0x3e	; 62
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	0c 93       	st	X, r16
     280:	11 83       	std	Z+1, r17	; 0x01
     282:	86 e0       	ldi	r24, 0x06	; 6
     284:	90 e0       	ldi	r25, 0x00	; 0
     286:	93 83       	std	Z+3, r25	; 0x03
     288:	82 83       	std	Z+2, r24	; 0x02
     28a:	0e 94 44 05 	call	0xa88	; 0xa88 <changeTimerSet>
			setTimerLimit(1,40000);
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	0f 90       	pop	r0
     296:	81 e0       	ldi	r24, 0x01	; 1
     298:	60 e4       	ldi	r22, 0x40	; 64
     29a:	7c e9       	ldi	r23, 0x9C	; 156
     29c:	0e 94 21 07 	call	0xe42	; 0xe42 <setTimerLimit>
			
			clearTimerInterrupt(1,INT_COMPA);
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	62 e0       	ldi	r22, 0x02	; 2
     2a4:	0e 94 a7 06 	call	0xd4e	; 0xd4e <clearTimerInterrupt>
			clearTimerInterrupt(1,INT_OVF);
     2a8:	81 e0       	ldi	r24, 0x01	; 1
     2aa:	60 e0       	ldi	r22, 0x00	; 0
     2ac:	0e 94 a7 06 	call	0xd4e	; 0xd4e <clearTimerInterrupt>
			break;
		}
	}
	delay_time=0;
     2b0:	10 92 03 01 	sts	0x0103, r1
     2b4:	10 92 02 01 	sts	0x0102, r1
	attatchInterrupt(INT0,onClick,RISING);
     2b8:	80 e0       	ldi	r24, 0x00	; 0
     2ba:	6d e7       	ldi	r22, 0x7D	; 125
     2bc:	70 e0       	ldi	r23, 0x00	; 0
     2be:	43 e0       	ldi	r20, 0x03	; 3
     2c0:	0e 94 a4 02 	call	0x548	; 0x548 <attatchInterrupt>
}
     2c4:	1f 91       	pop	r17
     2c6:	0f 91       	pop	r16
     2c8:	08 95       	ret

000002ca <main>:
		*degree = (count*3)-1400;
	}
}

int main(void)
{
     2ca:	0f 93       	push	r16
     2cc:	1f 93       	push	r17
     2ce:	df 93       	push	r29
     2d0:	cf 93       	push	r28
     2d2:	00 d0       	rcall	.+0      	; 0x2d4 <main+0xa>
     2d4:	00 d0       	rcall	.+0      	; 0x2d6 <main+0xc>
     2d6:	00 d0       	rcall	.+0      	; 0x2d8 <main+0xe>
     2d8:	cd b7       	in	r28, 0x3d	; 61
     2da:	de b7       	in	r29, 0x3e	; 62
	LED_DDR = 0xff;
     2dc:	8f ef       	ldi	r24, 0xFF	; 255
     2de:	8a bb       	out	0x1a, r24	; 26
	LED_PORT = 0x00;
     2e0:	1b ba       	out	0x1b, r1	; 27
	cbi(SREG,7);
     2e2:	8f b7       	in	r24, 0x3f	; 63
     2e4:	8f 77       	andi	r24, 0x7F	; 127
     2e6:	8f bf       	out	0x3f, r24	; 63
	/////////ADC_INIT////////////
	ADMUX = 0x00;
     2e8:	17 b8       	out	0x07, r1	; 7
	ADCSRA = 0x87;
     2ea:	87 e8       	ldi	r24, 0x87	; 135
     2ec:	86 b9       	out	0x06, r24	; 6
	cbi(DDRF, ADC_PIN);
     2ee:	80 91 61 00 	lds	r24, 0x0061
     2f2:	8f 77       	andi	r24, 0x7F	; 127
     2f4:	80 93 61 00 	sts	0x0061, r24
	//////////////////////////////

	attatchInterrupt(INT0,onClick,RISING);
     2f8:	80 e0       	ldi	r24, 0x00	; 0
     2fa:	6d e7       	ldi	r22, 0x7D	; 125
     2fc:	70 e0       	ldi	r23, 0x00	; 0
     2fe:	43 e0       	ldi	r20, 0x03	; 3
     300:	0e 94 a4 02 	call	0x548	; 0x548 <attatchInterrupt>
	attatchInterrupt(INT1,button1,RISING);
     304:	81 e0       	ldi	r24, 0x01	; 1
     306:	69 e6       	ldi	r22, 0x69	; 105
     308:	70 e0       	ldi	r23, 0x00	; 0
     30a:	43 e0       	ldi	r20, 0x03	; 3
     30c:	0e 94 a4 02 	call	0x548	; 0x548 <attatchInterrupt>
	attatchInterrupt(INT2,button2,RISING);
     310:	82 e0       	ldi	r24, 0x02	; 2
     312:	63 e7       	ldi	r22, 0x73	; 115
     314:	70 e0       	ldi	r23, 0x00	; 0
     316:	43 e0       	ldi	r20, 0x03	; 3
     318:	0e 94 a4 02 	call	0x548	; 0x548 <attatchInterrupt>
		Timer0
		WGM : 2, CTC
		Interrupt : Compare match interrupt
		prescaler : 64
	*/
	setTimerInit(0,CTC,0);
     31c:	00 d0       	rcall	.+0      	; 0x31e <main+0x54>
     31e:	0f 92       	push	r0
     320:	ed b7       	in	r30, 0x3d	; 61
     322:	fe b7       	in	r31, 0x3e	; 62
     324:	31 96       	adiw	r30, 0x01	; 1
     326:	ad b7       	in	r26, 0x3d	; 61
     328:	be b7       	in	r27, 0x3e	; 62
     32a:	11 96       	adiw	r26, 0x01	; 1
     32c:	1c 92       	st	X, r1
     32e:	12 e0       	ldi	r17, 0x02	; 2
     330:	11 83       	std	Z+1, r17	; 0x01
     332:	12 82       	std	Z+2, r1	; 0x02
     334:	0e 94 5e 04 	call	0x8bc	; 0x8bc <setTimerInit>
	setTimerInterrupt(0,INT_COMP,count_ms);
     338:	0f 92       	push	r0
     33a:	ed b7       	in	r30, 0x3d	; 61
     33c:	fe b7       	in	r31, 0x3e	; 62
     33e:	31 96       	adiw	r30, 0x01	; 1
     340:	ad b7       	in	r26, 0x3d	; 61
     342:	be b7       	in	r27, 0x3e	; 62
     344:	11 96       	adiw	r26, 0x01	; 1
     346:	1c 92       	st	X, r1
     348:	01 e0       	ldi	r16, 0x01	; 1
     34a:	01 83       	std	Z+1, r16	; 0x01
     34c:	8a e5       	ldi	r24, 0x5A	; 90
     34e:	90 e0       	ldi	r25, 0x00	; 0
     350:	93 83       	std	Z+3, r25	; 0x03
     352:	82 83       	std	Z+2, r24	; 0x02
     354:	0e 94 ef 05 	call	0xbde	; 0xbde <setTimerInterrupt>
	setTimerLimit(0,250);
     358:	0f 90       	pop	r0
     35a:	0f 90       	pop	r0
     35c:	0f 90       	pop	r0
     35e:	0f 90       	pop	r0
     360:	80 e0       	ldi	r24, 0x00	; 0
     362:	6a ef       	ldi	r22, 0xFA	; 250
     364:	70 e0       	ldi	r23, 0x00	; 0
     366:	0e 94 21 07 	call	0xe42	; 0xe42 <setTimerLimit>
		Interrupt : A match interrupt, Overflow interrupt enable
		Clear Match
		prescaler ; 8
	*/
	
	setTimerInit(1,14,stop,OCR_A|OC_CLR);
     36a:	00 d0       	rcall	.+0      	; 0x36c <main+0xa2>
     36c:	00 d0       	rcall	.+0      	; 0x36e <main+0xa4>
     36e:	0f 92       	push	r0
     370:	ed b7       	in	r30, 0x3d	; 61
     372:	fe b7       	in	r31, 0x3e	; 62
     374:	31 96       	adiw	r30, 0x01	; 1
     376:	ad b7       	in	r26, 0x3d	; 61
     378:	be b7       	in	r27, 0x3e	; 62
     37a:	11 96       	adiw	r26, 0x01	; 1
     37c:	0c 93       	st	X, r16
     37e:	8e e0       	ldi	r24, 0x0E	; 14
     380:	81 83       	std	Z+1, r24	; 0x01
     382:	12 82       	std	Z+2, r1	; 0x02
     384:	86 e0       	ldi	r24, 0x06	; 6
     386:	90 e0       	ldi	r25, 0x00	; 0
     388:	94 83       	std	Z+4, r25	; 0x04
     38a:	83 83       	std	Z+3, r24	; 0x03
     38c:	0e 94 5e 04 	call	0x8bc	; 0x8bc <setTimerInit>
	
	setTimerInterrupt(1,INT_COMPA,comp_fnc,&degree);
     390:	0f 92       	push	r0
     392:	ed b7       	in	r30, 0x3d	; 61
     394:	fe b7       	in	r31, 0x3e	; 62
     396:	31 96       	adiw	r30, 0x01	; 1
     398:	ad b7       	in	r26, 0x3d	; 61
     39a:	be b7       	in	r27, 0x3e	; 62
     39c:	11 96       	adiw	r26, 0x01	; 1
     39e:	0c 93       	st	X, r16
     3a0:	11 83       	std	Z+1, r17	; 0x01
     3a2:	87 e6       	ldi	r24, 0x67	; 103
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	93 83       	std	Z+3, r25	; 0x03
     3a8:	82 83       	std	Z+2, r24	; 0x02
     3aa:	84 e3       	ldi	r24, 0x34	; 52
     3ac:	91 e0       	ldi	r25, 0x01	; 1
     3ae:	95 83       	std	Z+5, r25	; 0x05
     3b0:	84 83       	std	Z+4, r24	; 0x04
     3b2:	0e 94 ef 05 	call	0xbde	; 0xbde <setTimerInterrupt>
	setTimerInterrupt(1,INT_OVF,ovf_fnc);
     3b6:	0f 90       	pop	r0
     3b8:	0f 90       	pop	r0
     3ba:	ed b7       	in	r30, 0x3d	; 61
     3bc:	fe b7       	in	r31, 0x3e	; 62
     3be:	31 96       	adiw	r30, 0x01	; 1
     3c0:	ad b7       	in	r26, 0x3d	; 61
     3c2:	be b7       	in	r27, 0x3e	; 62
     3c4:	11 96       	adiw	r26, 0x01	; 1
     3c6:	0c 93       	st	X, r16
     3c8:	11 82       	std	Z+1, r1	; 0x01
     3ca:	84 e6       	ldi	r24, 0x64	; 100
     3cc:	90 e0       	ldi	r25, 0x00	; 0
     3ce:	93 83       	std	Z+3, r25	; 0x03
     3d0:	82 83       	std	Z+2, r24	; 0x02
     3d2:	0e 94 ef 05 	call	0xbde	; 0xbde <setTimerInterrupt>
	setTimerLimit(1,40000);	//ICR1=40000;
     3d6:	0f 90       	pop	r0
     3d8:	0f 90       	pop	r0
     3da:	0f 90       	pop	r0
     3dc:	0f 90       	pop	r0
     3de:	81 e0       	ldi	r24, 0x01	; 1
     3e0:	60 e4       	ldi	r22, 0x40	; 64
     3e2:	7c e9       	ldi	r23, 0x9C	; 156
     3e4:	0e 94 21 07 	call	0xe42	; 0xe42 <setTimerLimit>

	struct{
		void (*fnc[3])(void);
	} _fnc;
	_fnc.fnc[0] = mode0;
     3e8:	8d e6       	ldi	r24, 0x6D	; 109
     3ea:	92 e0       	ldi	r25, 0x02	; 2
     3ec:	9a 83       	std	Y+2, r25	; 0x02
     3ee:	89 83       	std	Y+1, r24	; 0x01
	_fnc.fnc[1] = mode1;
     3f0:	82 e4       	ldi	r24, 0x42	; 66
     3f2:	92 e0       	ldi	r25, 0x02	; 2
     3f4:	9c 83       	std	Y+4, r25	; 0x04
     3f6:	8b 83       	std	Y+3, r24	; 0x03
	_fnc.fnc[2] = mode2;
     3f8:	8b e1       	ldi	r24, 0x1B	; 27
     3fa:	92 e0       	ldi	r25, 0x02	; 2
     3fc:	9e 83       	std	Y+6, r25	; 0x06
     3fe:	8d 83       	std	Y+5, r24	; 0x05
	sbi(SREG,7);
     400:	8f b7       	in	r24, 0x3f	; 63
     402:	80 68       	ori	r24, 0x80	; 128
     404:	8f bf       	out	0x3f, r24	; 63
	while(1)
	{
		_fnc.fnc[operation_mode]();
     406:	8e 01       	movw	r16, r28
     408:	0f 5f       	subi	r16, 0xFF	; 255
     40a:	1f 4f       	sbci	r17, 0xFF	; 255
     40c:	e0 91 04 01 	lds	r30, 0x0104
     410:	f0 e0       	ldi	r31, 0x00	; 0
     412:	ee 0f       	add	r30, r30
     414:	ff 1f       	adc	r31, r31
     416:	e0 0f       	add	r30, r16
     418:	f1 1f       	adc	r31, r17
     41a:	01 90       	ld	r0, Z+
     41c:	f0 81       	ld	r31, Z
     41e:	e0 2d       	mov	r30, r0
     420:	09 95       	icall
     422:	f4 cf       	rjmp	.-24     	; 0x40c <main+0x142>

00000424 <Read_ADC>:
}


unsigned int Read_ADC(unsigned char ADC_Input)
{
   ADMUX = 0x40|ADC_Input;
     424:	80 64       	ori	r24, 0x40	; 64
     426:	87 b9       	out	0x07, r24	; 7
   ADCSRA |=0x40;
     428:	36 9a       	sbi	0x06, 6	; 6
   while((ADCSRA & 0x10)==0);
     42a:	34 9b       	sbis	0x06, 4	; 6
     42c:	fe cf       	rjmp	.-4      	; 0x42a <Read_ADC+0x6>
   return ADC;
     42e:	24 b1       	in	r18, 0x04	; 4
     430:	35 b1       	in	r19, 0x05	; 5
}
     432:	c9 01       	movw	r24, r18
     434:	08 95       	ret

00000436 <mode2>:
		*degree = count;
	}
}

void mode2(void)
{
     436:	cf 93       	push	r28
     438:	df 93       	push	r29
	if(P_B_mode)
     43a:	80 91 05 01 	lds	r24, 0x0105
     43e:	c0 91 34 01 	lds	r28, 0x0134
     442:	d0 91 35 01 	lds	r29, 0x0135
     446:	88 23       	and	r24, r24
     448:	69 f0       	breq	.+26     	; 0x464 <mode2+0x2e>
	{
		*degree=1400+Read_ADC(ADC_PIN)*3;
     44a:	87 e0       	ldi	r24, 0x07	; 7
     44c:	0e 94 12 02 	call	0x424	; 0x424 <Read_ADC>
     450:	9c 01       	movw	r18, r24
     452:	22 0f       	add	r18, r18
     454:	33 1f       	adc	r19, r19
     456:	28 0f       	add	r18, r24
     458:	39 1f       	adc	r19, r25
     45a:	28 58       	subi	r18, 0x88	; 136
     45c:	3a 4f       	sbci	r19, 0xFA	; 250
     45e:	39 83       	std	Y+1, r19	; 0x01
     460:	28 83       	st	Y, r18
     462:	0d c0       	rjmp	.+26     	; 0x47e <mode2+0x48>
	}
	else
	{
		*degree = (count*3)-1400;
     464:	20 91 06 01 	lds	r18, 0x0106
     468:	30 91 07 01 	lds	r19, 0x0107
     46c:	c9 01       	movw	r24, r18
     46e:	88 0f       	add	r24, r24
     470:	99 1f       	adc	r25, r25
     472:	82 0f       	add	r24, r18
     474:	93 1f       	adc	r25, r19
     476:	88 57       	subi	r24, 0x78	; 120
     478:	95 40       	sbci	r25, 0x05	; 5
     47a:	99 83       	std	Y+1, r25	; 0x01
     47c:	88 83       	st	Y, r24
	}
}
     47e:	df 91       	pop	r29
     480:	cf 91       	pop	r28
     482:	08 95       	ret

00000484 <mode1>:
		LED_PORT = (1<<count);
	}
}

void mode1(void)
{
     484:	cf 93       	push	r28
     486:	df 93       	push	r29
	if(P_B_mode)
     488:	80 91 05 01 	lds	r24, 0x0105
     48c:	88 23       	and	r24, r24
     48e:	51 f0       	breq	.+20     	; 0x4a4 <mode1+0x20>
	{
		*degree = Read_ADC(ADC_PIN);
     490:	c0 91 34 01 	lds	r28, 0x0134
     494:	d0 91 35 01 	lds	r29, 0x0135
     498:	87 e0       	ldi	r24, 0x07	; 7
     49a:	0e 94 12 02 	call	0x424	; 0x424 <Read_ADC>
     49e:	99 83       	std	Y+1, r25	; 0x01
     4a0:	88 83       	st	Y, r24
     4a2:	18 c0       	rjmp	.+48     	; 0x4d4 <mode1+0x50>
	}
	else
	{
		if(count>1023)		count=1023;
     4a4:	80 91 06 01 	lds	r24, 0x0106
     4a8:	90 91 07 01 	lds	r25, 0x0107
     4ac:	24 e0       	ldi	r18, 0x04	; 4
     4ae:	80 30       	cpi	r24, 0x00	; 0
     4b0:	92 07       	cpc	r25, r18
     4b2:	34 f0       	brlt	.+12     	; 0x4c0 <mode1+0x3c>
     4b4:	8f ef       	ldi	r24, 0xFF	; 255
     4b6:	93 e0       	ldi	r25, 0x03	; 3
     4b8:	90 93 07 01 	sts	0x0107, r25
     4bc:	80 93 06 01 	sts	0x0106, r24
		*degree = count;
     4c0:	e0 91 34 01 	lds	r30, 0x0134
     4c4:	f0 91 35 01 	lds	r31, 0x0135
     4c8:	80 91 06 01 	lds	r24, 0x0106
     4cc:	90 91 07 01 	lds	r25, 0x0107
     4d0:	91 83       	std	Z+1, r25	; 0x01
     4d2:	80 83       	st	Z, r24
	}
}
     4d4:	df 91       	pop	r29
     4d6:	cf 91       	pop	r28
     4d8:	08 95       	ret

000004da <mode0>:
	attatchInterrupt(INT0,onClick,RISING);
}

void mode0(void)
{
	if(P_B_mode)
     4da:	80 91 05 01 	lds	r24, 0x0105
     4de:	88 23       	and	r24, r24
     4e0:	89 f0       	breq	.+34     	; 0x504 <mode0+0x2a>
	{
		LED_PORT = (1<<(Read_ADC(ADC_PIN)/128));
     4e2:	87 e0       	ldi	r24, 0x07	; 7
     4e4:	0e 94 12 02 	call	0x424	; 0x424 <Read_ADC>
     4e8:	9c 01       	movw	r18, r24
     4ea:	22 0f       	add	r18, r18
     4ec:	23 2f       	mov	r18, r19
     4ee:	22 1f       	adc	r18, r18
     4f0:	33 0b       	sbc	r19, r19
     4f2:	31 95       	neg	r19
     4f4:	81 e0       	ldi	r24, 0x01	; 1
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	02 c0       	rjmp	.+4      	; 0x4fe <mode0+0x24>
     4fa:	88 0f       	add	r24, r24
     4fc:	99 1f       	adc	r25, r25
     4fe:	2a 95       	dec	r18
     500:	e2 f7       	brpl	.-8      	; 0x4fa <mode0+0x20>
     502:	20 c0       	rjmp	.+64     	; 0x544 <mode0+0x6a>
	}
	else
	{
		if(count>7)		count=0;
     504:	80 91 06 01 	lds	r24, 0x0106
     508:	90 91 07 01 	lds	r25, 0x0107
     50c:	88 30       	cpi	r24, 0x08	; 8
     50e:	91 05       	cpc	r25, r1
     510:	24 f0       	brlt	.+8      	; 0x51a <mode0+0x40>
     512:	10 92 07 01 	sts	0x0107, r1
     516:	10 92 06 01 	sts	0x0106, r1
		if(count<0)		count = 7;
     51a:	80 91 06 01 	lds	r24, 0x0106
     51e:	90 91 07 01 	lds	r25, 0x0107
     522:	97 ff       	sbrs	r25, 7
     524:	06 c0       	rjmp	.+12     	; 0x532 <mode0+0x58>
     526:	87 e0       	ldi	r24, 0x07	; 7
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	90 93 07 01 	sts	0x0107, r25
     52e:	80 93 06 01 	sts	0x0106, r24
		LED_PORT = (1<<count);
     532:	81 e0       	ldi	r24, 0x01	; 1
     534:	90 e0       	ldi	r25, 0x00	; 0
     536:	00 90 06 01 	lds	r0, 0x0106
     53a:	02 c0       	rjmp	.+4      	; 0x540 <mode0+0x66>
     53c:	88 0f       	add	r24, r24
     53e:	99 1f       	adc	r25, r25
     540:	0a 94       	dec	r0
     542:	e2 f7       	brpl	.-8      	; 0x53c <mode0+0x62>
     544:	8b bb       	out	0x1b, r24	; 27
     546:	08 95       	ret

00000548 <attatchInterrupt>:
#endif

#define EXTI_MODE_BIT	2	//< 인터럽트 모드 비트 개수

void attatchInterrupt(unsigned char interrupt,void (*handler)(void), INT_MODE_t mode)
{
     548:	cf 93       	push	r28
     54a:	df 93       	push	r29
	unsigned char old_sreg = SREG;
     54c:	af b7       	in	r26, 0x3f	; 63
	cli();
     54e:	f8 94       	cli
	EIMSK |= (1<<interrupt);
     550:	99 b7       	in	r25, 0x39	; 57
     552:	e8 2f       	mov	r30, r24
     554:	f0 e0       	ldi	r31, 0x00	; 0
     556:	21 e0       	ldi	r18, 0x01	; 1
     558:	30 e0       	ldi	r19, 0x00	; 0
     55a:	08 2e       	mov	r0, r24
     55c:	02 c0       	rjmp	.+4      	; 0x562 <attatchInterrupt+0x1a>
     55e:	22 0f       	add	r18, r18
     560:	33 1f       	adc	r19, r19
     562:	0a 94       	dec	r0
     564:	e2 f7       	brpl	.-8      	; 0x55e <attatchInterrupt+0x16>
     566:	92 2b       	or	r25, r18
     568:	99 bf       	out	0x39, r25	; 57
     56a:	50 e0       	ldi	r21, 0x00	; 0
     56c:	20 95       	com	r18
	if(interrupt<4){
     56e:	84 30       	cpi	r24, 0x04	; 4
     570:	88 f4       	brcc	.+34     	; 0x594 <attatchInterrupt+0x4c>
		EICRA |= (mode)<<((interrupt)*EXTI_MODE_BIT);
     572:	30 91 6a 00 	lds	r19, 0x006A
     576:	cf 01       	movw	r24, r30
     578:	88 0f       	add	r24, r24
     57a:	99 1f       	adc	r25, r25
     57c:	02 c0       	rjmp	.+4      	; 0x582 <attatchInterrupt+0x3a>
     57e:	44 0f       	add	r20, r20
     580:	55 1f       	adc	r21, r21
     582:	8a 95       	dec	r24
     584:	e2 f7       	brpl	.-8      	; 0x57e <attatchInterrupt+0x36>
     586:	34 2b       	or	r19, r20
     588:	30 93 6a 00 	sts	0x006A, r19
		DDRD &= ~(1<<interrupt);
     58c:	91 b3       	in	r25, 0x11	; 17
     58e:	92 23       	and	r25, r18
     590:	91 bb       	out	0x11, r25	; 17
     592:	10 c0       	rjmp	.+32     	; 0x5b4 <attatchInterrupt+0x6c>
		//# error "error" : error 발생
		}
		*/
	}
	else{
		EICRB |= (mode)<<((interrupt-4)*EXTI_MODE_BIT);
     594:	3a b7       	in	r19, 0x3a	; 58
     596:	cf 01       	movw	r24, r30
     598:	04 97       	sbiw	r24, 0x04	; 4
     59a:	88 0f       	add	r24, r24
     59c:	99 1f       	adc	r25, r25
     59e:	ea 01       	movw	r28, r20
     5a0:	02 c0       	rjmp	.+4      	; 0x5a6 <attatchInterrupt+0x5e>
     5a2:	cc 0f       	add	r28, r28
     5a4:	dd 1f       	adc	r29, r29
     5a6:	8a 95       	dec	r24
     5a8:	e2 f7       	brpl	.-8      	; 0x5a2 <attatchInterrupt+0x5a>
     5aa:	3c 2b       	or	r19, r28
     5ac:	3a bf       	out	0x3a, r19	; 58
		DDRE &= ~(1<<interrupt);
     5ae:	92 b1       	in	r25, 0x02	; 2
     5b0:	92 23       	and	r25, r18
     5b2:	92 b9       	out	0x02, r25	; 2
	}
	_exti_handler_arr[interrupt] = handler;
     5b4:	ee 0f       	add	r30, r30
     5b6:	ff 1f       	adc	r31, r31
     5b8:	e8 5f       	subi	r30, 0xF8	; 248
     5ba:	fe 4f       	sbci	r31, 0xFE	; 254
     5bc:	71 83       	std	Z+1, r23	; 0x01
     5be:	60 83       	st	Z, r22
	//sei();
	SREG |= (old_sreg) & 0x80;
     5c0:	9f b7       	in	r25, 0x3f	; 63
     5c2:	8a 2f       	mov	r24, r26
     5c4:	80 78       	andi	r24, 0x80	; 128
     5c6:	89 2b       	or	r24, r25
     5c8:	8f bf       	out	0x3f, r24	; 63
}
     5ca:	df 91       	pop	r29
     5cc:	cf 91       	pop	r28
     5ce:	08 95       	ret

000005d0 <detatchInterrupt>:

void detatchInterrupt(unsigned char interrupt)
{
	unsigned char old_sreg = SREG;
     5d0:	4f b7       	in	r20, 0x3f	; 63
	cli();
     5d2:	f8 94       	cli
	EIMSK &= ~(1<<interrupt);
     5d4:	99 b7       	in	r25, 0x39	; 57
     5d6:	e8 2f       	mov	r30, r24
     5d8:	f0 e0       	ldi	r31, 0x00	; 0
     5da:	21 e0       	ldi	r18, 0x01	; 1
     5dc:	30 e0       	ldi	r19, 0x00	; 0
     5de:	02 c0       	rjmp	.+4      	; 0x5e4 <detatchInterrupt+0x14>
     5e0:	22 0f       	add	r18, r18
     5e2:	33 1f       	adc	r19, r19
     5e4:	8a 95       	dec	r24
     5e6:	e2 f7       	brpl	.-8      	; 0x5e0 <detatchInterrupt+0x10>
     5e8:	20 95       	com	r18
     5ea:	29 23       	and	r18, r25
     5ec:	29 bf       	out	0x39, r18	; 57
	_exti_handler_arr[interrupt] = NULL_FUNC;
     5ee:	ee 0f       	add	r30, r30
     5f0:	ff 1f       	adc	r31, r31
     5f2:	e8 5f       	subi	r30, 0xF8	; 248
     5f4:	fe 4f       	sbci	r31, 0xFE	; 254
     5f6:	80 91 36 01 	lds	r24, 0x0136
     5fa:	90 91 37 01 	lds	r25, 0x0137
     5fe:	91 83       	std	Z+1, r25	; 0x01
     600:	80 83       	st	Z, r24
	//sei();
	SREG |= (old_sreg) & 0x80;
     602:	8f b7       	in	r24, 0x3f	; 63
     604:	40 78       	andi	r20, 0x80	; 128
     606:	48 2b       	or	r20, r24
     608:	4f bf       	out	0x3f, r20	; 63
}
     60a:	08 95       	ret

0000060c <__vector_1>:


ISR(INT0_vect){	_exti_handler_arr[INT0]();}
     60c:	1f 92       	push	r1
     60e:	0f 92       	push	r0
     610:	0f b6       	in	r0, 0x3f	; 63
     612:	0f 92       	push	r0
     614:	0b b6       	in	r0, 0x3b	; 59
     616:	0f 92       	push	r0
     618:	11 24       	eor	r1, r1
     61a:	2f 93       	push	r18
     61c:	3f 93       	push	r19
     61e:	4f 93       	push	r20
     620:	5f 93       	push	r21
     622:	6f 93       	push	r22
     624:	7f 93       	push	r23
     626:	8f 93       	push	r24
     628:	9f 93       	push	r25
     62a:	af 93       	push	r26
     62c:	bf 93       	push	r27
     62e:	ef 93       	push	r30
     630:	ff 93       	push	r31
     632:	e0 91 08 01 	lds	r30, 0x0108
     636:	f0 91 09 01 	lds	r31, 0x0109
     63a:	09 95       	icall
     63c:	ff 91       	pop	r31
     63e:	ef 91       	pop	r30
     640:	bf 91       	pop	r27
     642:	af 91       	pop	r26
     644:	9f 91       	pop	r25
     646:	8f 91       	pop	r24
     648:	7f 91       	pop	r23
     64a:	6f 91       	pop	r22
     64c:	5f 91       	pop	r21
     64e:	4f 91       	pop	r20
     650:	3f 91       	pop	r19
     652:	2f 91       	pop	r18
     654:	0f 90       	pop	r0
     656:	0b be       	out	0x3b, r0	; 59
     658:	0f 90       	pop	r0
     65a:	0f be       	out	0x3f, r0	; 63
     65c:	0f 90       	pop	r0
     65e:	1f 90       	pop	r1
     660:	18 95       	reti

00000662 <__vector_2>:
ISR(INT1_vect){	_exti_handler_arr[INT1]();}
     662:	1f 92       	push	r1
     664:	0f 92       	push	r0
     666:	0f b6       	in	r0, 0x3f	; 63
     668:	0f 92       	push	r0
     66a:	0b b6       	in	r0, 0x3b	; 59
     66c:	0f 92       	push	r0
     66e:	11 24       	eor	r1, r1
     670:	2f 93       	push	r18
     672:	3f 93       	push	r19
     674:	4f 93       	push	r20
     676:	5f 93       	push	r21
     678:	6f 93       	push	r22
     67a:	7f 93       	push	r23
     67c:	8f 93       	push	r24
     67e:	9f 93       	push	r25
     680:	af 93       	push	r26
     682:	bf 93       	push	r27
     684:	ef 93       	push	r30
     686:	ff 93       	push	r31
     688:	e0 91 0a 01 	lds	r30, 0x010A
     68c:	f0 91 0b 01 	lds	r31, 0x010B
     690:	09 95       	icall
     692:	ff 91       	pop	r31
     694:	ef 91       	pop	r30
     696:	bf 91       	pop	r27
     698:	af 91       	pop	r26
     69a:	9f 91       	pop	r25
     69c:	8f 91       	pop	r24
     69e:	7f 91       	pop	r23
     6a0:	6f 91       	pop	r22
     6a2:	5f 91       	pop	r21
     6a4:	4f 91       	pop	r20
     6a6:	3f 91       	pop	r19
     6a8:	2f 91       	pop	r18
     6aa:	0f 90       	pop	r0
     6ac:	0b be       	out	0x3b, r0	; 59
     6ae:	0f 90       	pop	r0
     6b0:	0f be       	out	0x3f, r0	; 63
     6b2:	0f 90       	pop	r0
     6b4:	1f 90       	pop	r1
     6b6:	18 95       	reti

000006b8 <__vector_3>:
ISR(INT2_vect){	_exti_handler_arr[INT2]();}
     6b8:	1f 92       	push	r1
     6ba:	0f 92       	push	r0
     6bc:	0f b6       	in	r0, 0x3f	; 63
     6be:	0f 92       	push	r0
     6c0:	0b b6       	in	r0, 0x3b	; 59
     6c2:	0f 92       	push	r0
     6c4:	11 24       	eor	r1, r1
     6c6:	2f 93       	push	r18
     6c8:	3f 93       	push	r19
     6ca:	4f 93       	push	r20
     6cc:	5f 93       	push	r21
     6ce:	6f 93       	push	r22
     6d0:	7f 93       	push	r23
     6d2:	8f 93       	push	r24
     6d4:	9f 93       	push	r25
     6d6:	af 93       	push	r26
     6d8:	bf 93       	push	r27
     6da:	ef 93       	push	r30
     6dc:	ff 93       	push	r31
     6de:	e0 91 0c 01 	lds	r30, 0x010C
     6e2:	f0 91 0d 01 	lds	r31, 0x010D
     6e6:	09 95       	icall
     6e8:	ff 91       	pop	r31
     6ea:	ef 91       	pop	r30
     6ec:	bf 91       	pop	r27
     6ee:	af 91       	pop	r26
     6f0:	9f 91       	pop	r25
     6f2:	8f 91       	pop	r24
     6f4:	7f 91       	pop	r23
     6f6:	6f 91       	pop	r22
     6f8:	5f 91       	pop	r21
     6fa:	4f 91       	pop	r20
     6fc:	3f 91       	pop	r19
     6fe:	2f 91       	pop	r18
     700:	0f 90       	pop	r0
     702:	0b be       	out	0x3b, r0	; 59
     704:	0f 90       	pop	r0
     706:	0f be       	out	0x3f, r0	; 63
     708:	0f 90       	pop	r0
     70a:	1f 90       	pop	r1
     70c:	18 95       	reti

0000070e <__vector_4>:
ISR(INT3_vect){	_exti_handler_arr[INT3]();}
     70e:	1f 92       	push	r1
     710:	0f 92       	push	r0
     712:	0f b6       	in	r0, 0x3f	; 63
     714:	0f 92       	push	r0
     716:	0b b6       	in	r0, 0x3b	; 59
     718:	0f 92       	push	r0
     71a:	11 24       	eor	r1, r1
     71c:	2f 93       	push	r18
     71e:	3f 93       	push	r19
     720:	4f 93       	push	r20
     722:	5f 93       	push	r21
     724:	6f 93       	push	r22
     726:	7f 93       	push	r23
     728:	8f 93       	push	r24
     72a:	9f 93       	push	r25
     72c:	af 93       	push	r26
     72e:	bf 93       	push	r27
     730:	ef 93       	push	r30
     732:	ff 93       	push	r31
     734:	e0 91 0e 01 	lds	r30, 0x010E
     738:	f0 91 0f 01 	lds	r31, 0x010F
     73c:	09 95       	icall
     73e:	ff 91       	pop	r31
     740:	ef 91       	pop	r30
     742:	bf 91       	pop	r27
     744:	af 91       	pop	r26
     746:	9f 91       	pop	r25
     748:	8f 91       	pop	r24
     74a:	7f 91       	pop	r23
     74c:	6f 91       	pop	r22
     74e:	5f 91       	pop	r21
     750:	4f 91       	pop	r20
     752:	3f 91       	pop	r19
     754:	2f 91       	pop	r18
     756:	0f 90       	pop	r0
     758:	0b be       	out	0x3b, r0	; 59
     75a:	0f 90       	pop	r0
     75c:	0f be       	out	0x3f, r0	; 63
     75e:	0f 90       	pop	r0
     760:	1f 90       	pop	r1
     762:	18 95       	reti

00000764 <__vector_5>:
ISR(INT4_vect){	_exti_handler_arr[INT4]();}
     764:	1f 92       	push	r1
     766:	0f 92       	push	r0
     768:	0f b6       	in	r0, 0x3f	; 63
     76a:	0f 92       	push	r0
     76c:	0b b6       	in	r0, 0x3b	; 59
     76e:	0f 92       	push	r0
     770:	11 24       	eor	r1, r1
     772:	2f 93       	push	r18
     774:	3f 93       	push	r19
     776:	4f 93       	push	r20
     778:	5f 93       	push	r21
     77a:	6f 93       	push	r22
     77c:	7f 93       	push	r23
     77e:	8f 93       	push	r24
     780:	9f 93       	push	r25
     782:	af 93       	push	r26
     784:	bf 93       	push	r27
     786:	ef 93       	push	r30
     788:	ff 93       	push	r31
     78a:	e0 91 10 01 	lds	r30, 0x0110
     78e:	f0 91 11 01 	lds	r31, 0x0111
     792:	09 95       	icall
     794:	ff 91       	pop	r31
     796:	ef 91       	pop	r30
     798:	bf 91       	pop	r27
     79a:	af 91       	pop	r26
     79c:	9f 91       	pop	r25
     79e:	8f 91       	pop	r24
     7a0:	7f 91       	pop	r23
     7a2:	6f 91       	pop	r22
     7a4:	5f 91       	pop	r21
     7a6:	4f 91       	pop	r20
     7a8:	3f 91       	pop	r19
     7aa:	2f 91       	pop	r18
     7ac:	0f 90       	pop	r0
     7ae:	0b be       	out	0x3b, r0	; 59
     7b0:	0f 90       	pop	r0
     7b2:	0f be       	out	0x3f, r0	; 63
     7b4:	0f 90       	pop	r0
     7b6:	1f 90       	pop	r1
     7b8:	18 95       	reti

000007ba <__vector_6>:
ISR(INT5_vect){	_exti_handler_arr[INT5]();}
     7ba:	1f 92       	push	r1
     7bc:	0f 92       	push	r0
     7be:	0f b6       	in	r0, 0x3f	; 63
     7c0:	0f 92       	push	r0
     7c2:	0b b6       	in	r0, 0x3b	; 59
     7c4:	0f 92       	push	r0
     7c6:	11 24       	eor	r1, r1
     7c8:	2f 93       	push	r18
     7ca:	3f 93       	push	r19
     7cc:	4f 93       	push	r20
     7ce:	5f 93       	push	r21
     7d0:	6f 93       	push	r22
     7d2:	7f 93       	push	r23
     7d4:	8f 93       	push	r24
     7d6:	9f 93       	push	r25
     7d8:	af 93       	push	r26
     7da:	bf 93       	push	r27
     7dc:	ef 93       	push	r30
     7de:	ff 93       	push	r31
     7e0:	e0 91 12 01 	lds	r30, 0x0112
     7e4:	f0 91 13 01 	lds	r31, 0x0113
     7e8:	09 95       	icall
     7ea:	ff 91       	pop	r31
     7ec:	ef 91       	pop	r30
     7ee:	bf 91       	pop	r27
     7f0:	af 91       	pop	r26
     7f2:	9f 91       	pop	r25
     7f4:	8f 91       	pop	r24
     7f6:	7f 91       	pop	r23
     7f8:	6f 91       	pop	r22
     7fa:	5f 91       	pop	r21
     7fc:	4f 91       	pop	r20
     7fe:	3f 91       	pop	r19
     800:	2f 91       	pop	r18
     802:	0f 90       	pop	r0
     804:	0b be       	out	0x3b, r0	; 59
     806:	0f 90       	pop	r0
     808:	0f be       	out	0x3f, r0	; 63
     80a:	0f 90       	pop	r0
     80c:	1f 90       	pop	r1
     80e:	18 95       	reti

00000810 <__vector_7>:
ISR(INT6_vect){	_exti_handler_arr[INT6]();}
     810:	1f 92       	push	r1
     812:	0f 92       	push	r0
     814:	0f b6       	in	r0, 0x3f	; 63
     816:	0f 92       	push	r0
     818:	0b b6       	in	r0, 0x3b	; 59
     81a:	0f 92       	push	r0
     81c:	11 24       	eor	r1, r1
     81e:	2f 93       	push	r18
     820:	3f 93       	push	r19
     822:	4f 93       	push	r20
     824:	5f 93       	push	r21
     826:	6f 93       	push	r22
     828:	7f 93       	push	r23
     82a:	8f 93       	push	r24
     82c:	9f 93       	push	r25
     82e:	af 93       	push	r26
     830:	bf 93       	push	r27
     832:	ef 93       	push	r30
     834:	ff 93       	push	r31
     836:	e0 91 14 01 	lds	r30, 0x0114
     83a:	f0 91 15 01 	lds	r31, 0x0115
     83e:	09 95       	icall
     840:	ff 91       	pop	r31
     842:	ef 91       	pop	r30
     844:	bf 91       	pop	r27
     846:	af 91       	pop	r26
     848:	9f 91       	pop	r25
     84a:	8f 91       	pop	r24
     84c:	7f 91       	pop	r23
     84e:	6f 91       	pop	r22
     850:	5f 91       	pop	r21
     852:	4f 91       	pop	r20
     854:	3f 91       	pop	r19
     856:	2f 91       	pop	r18
     858:	0f 90       	pop	r0
     85a:	0b be       	out	0x3b, r0	; 59
     85c:	0f 90       	pop	r0
     85e:	0f be       	out	0x3f, r0	; 63
     860:	0f 90       	pop	r0
     862:	1f 90       	pop	r1
     864:	18 95       	reti

00000866 <__vector_8>:
ISR(INT7_vect){	_exti_handler_arr[INT7]();}
     866:	1f 92       	push	r1
     868:	0f 92       	push	r0
     86a:	0f b6       	in	r0, 0x3f	; 63
     86c:	0f 92       	push	r0
     86e:	0b b6       	in	r0, 0x3b	; 59
     870:	0f 92       	push	r0
     872:	11 24       	eor	r1, r1
     874:	2f 93       	push	r18
     876:	3f 93       	push	r19
     878:	4f 93       	push	r20
     87a:	5f 93       	push	r21
     87c:	6f 93       	push	r22
     87e:	7f 93       	push	r23
     880:	8f 93       	push	r24
     882:	9f 93       	push	r25
     884:	af 93       	push	r26
     886:	bf 93       	push	r27
     888:	ef 93       	push	r30
     88a:	ff 93       	push	r31
     88c:	e0 91 16 01 	lds	r30, 0x0116
     890:	f0 91 17 01 	lds	r31, 0x0117
     894:	09 95       	icall
     896:	ff 91       	pop	r31
     898:	ef 91       	pop	r30
     89a:	bf 91       	pop	r27
     89c:	af 91       	pop	r26
     89e:	9f 91       	pop	r25
     8a0:	8f 91       	pop	r24
     8a2:	7f 91       	pop	r23
     8a4:	6f 91       	pop	r22
     8a6:	5f 91       	pop	r21
     8a8:	4f 91       	pop	r20
     8aa:	3f 91       	pop	r19
     8ac:	2f 91       	pop	r18
     8ae:	0f 90       	pop	r0
     8b0:	0b be       	out	0x3b, r0	; 59
     8b2:	0f 90       	pop	r0
     8b4:	0f be       	out	0x3f, r0	; 63
     8b6:	0f 90       	pop	r0
     8b8:	1f 90       	pop	r1
     8ba:	18 95       	reti

000008bc <setTimerInit>:
@code
setInitTimer(1,14,2,OCR_A|OC_CLR, OCR_B|OC_SET);	//WGM : 14(FastPWM_ICR). Channel A : Clear mode. Channel B : Set mode
@endcode
*/
void setTimerInit(unsigned char timer, unsigned char wgm, unsigned char prescale,...)
{
     8bc:	cf 92       	push	r12
     8be:	df 92       	push	r13
     8c0:	ef 92       	push	r14
     8c2:	ff 92       	push	r15
     8c4:	0f 93       	push	r16
     8c6:	1f 93       	push	r17
     8c8:	df 93       	push	r29
     8ca:	cf 93       	push	r28
     8cc:	cd b7       	in	r28, 0x3d	; 61
     8ce:	de b7       	in	r29, 0x3e	; 62
     8d0:	6b 85       	ldd	r22, Y+11	; 0x0b
     8d2:	2c 85       	ldd	r18, Y+12	; 0x0c
     8d4:	4d 85       	ldd	r20, Y+13	; 0x0d
	unsigned char old_sreg = SREG;
     8d6:	ff b6       	in	r15, 0x3f	; 63
	cli();
     8d8:	f8 94       	cli
	va_list setBit;
	va_start(setBit,prescale);
     8da:	ce 01       	movw	r24, r28
     8dc:	0e 96       	adiw	r24, 0x0e	; 14
	switch(timer)
     8de:	61 30       	cpi	r22, 0x01	; 1
     8e0:	c9 f1       	breq	.+114    	; 0x954 <setTimerInit+0x98>
     8e2:	61 30       	cpi	r22, 0x01	; 1
     8e4:	30 f0       	brcs	.+12     	; 0x8f2 <setTimerInit+0x36>
     8e6:	62 30       	cpi	r22, 0x02	; 2
     8e8:	21 f0       	breq	.+8      	; 0x8f2 <setTimerInit+0x36>
     8ea:	63 30       	cpi	r22, 0x03	; 3
     8ec:	09 f0       	breq	.+2      	; 0x8f0 <setTimerInit+0x34>
     8ee:	be c0       	rjmp	.+380    	; 0xa6c <setTimerInit+0x1b0>
     8f0:	31 c0       	rjmp	.+98     	; 0x954 <setTimerInit+0x98>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     8f2:	61 30       	cpi	r22, 0x01	; 1
     8f4:	19 f0       	breq	.+6      	; 0x8fc <setTimerInit+0x40>
     8f6:	62 30       	cpi	r22, 0x02	; 2
     8f8:	29 f4       	brne	.+10     	; 0x904 <setTimerInit+0x48>
     8fa:	02 c0       	rjmp	.+4      	; 0x900 <setTimerInit+0x44>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     8fc:	ee e4       	ldi	r30, 0x4E	; 78
     8fe:	03 c0       	rjmp	.+6      	; 0x906 <setTimerInit+0x4a>
		case 2:
		return _TIMER2;
     900:	e5 e4       	ldi	r30, 0x45	; 69
     902:	01 c0       	rjmp	.+2      	; 0x906 <setTimerInit+0x4a>
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
	{
		case 0:
		return _TIMER0;
     904:	e3 e5       	ldi	r30, 0x53	; 83
	va_start(setBit,prescale);
	switch(timer)
	{
		case 0: case 2:
		{
			volatile _TCCR8_t *const timer8 = (void *)(_returnTimerAddress(timer));
     906:	f0 e0       	ldi	r31, 0x00	; 0
			//Error	a label can only be part of a statement and a declaration is not a statement
			//case문에 변수 선언할 때 일어나는 error. 해결방법은 case 문 사이에 중괄호 넣어줘야 함
			timer8->_WGML = wgm & 0b01;
     908:	21 70       	andi	r18, 0x01	; 1
     90a:	22 95       	swap	r18
     90c:	22 0f       	add	r18, r18
     90e:	22 0f       	add	r18, r18
     910:	20 7c       	andi	r18, 0xC0	; 192
     912:	30 81       	ld	r19, Z
     914:	3f 7b       	andi	r19, 0xBF	; 191
     916:	32 2b       	or	r19, r18
     918:	30 83       	st	Z, r19
			timer8->_WGMH = wgm & 0b10;
     91a:	20 81       	ld	r18, Z
     91c:	27 7f       	andi	r18, 0xF7	; 247
     91e:	20 83       	st	Z, r18
			timer8->_CS = prescale & 0b111;
     920:	47 70       	andi	r20, 0x07	; 7
     922:	20 81       	ld	r18, Z
     924:	28 7f       	andi	r18, 0xF8	; 248
     926:	24 2b       	or	r18, r20
     928:	20 83       	st	Z, r18
			if(setBit){
     92a:	00 97       	sbiw	r24, 0x00	; 0
     92c:	09 f4       	brne	.+2      	; 0x930 <setTimerInit+0x74>
     92e:	9e c0       	rjmp	.+316    	; 0xa6c <setTimerInit+0x1b0>
				timer8->_COM = va_arg(setBit, int) & 0b11;
     930:	dc 01       	movw	r26, r24
     932:	9c 91       	ld	r25, X
     934:	93 70       	andi	r25, 0x03	; 3
     936:	92 95       	swap	r25
     938:	90 7f       	andi	r25, 0xF0	; 240
     93a:	80 81       	ld	r24, Z
     93c:	8f 7c       	andi	r24, 0xCF	; 207
     93e:	89 2b       	or	r24, r25
     940:	80 83       	st	Z, r24
				PORTB |= _BV(	(timer)	?	7	:	4);
     942:	98 b3       	in	r25, 0x18	; 24
     944:	66 23       	and	r22, r22
     946:	11 f0       	breq	.+4      	; 0x94c <setTimerInit+0x90>
     948:	80 e8       	ldi	r24, 0x80	; 128
     94a:	01 c0       	rjmp	.+2      	; 0x94e <setTimerInit+0x92>
     94c:	80 e1       	ldi	r24, 0x10	; 16
     94e:	89 2b       	or	r24, r25
     950:	88 bb       	out	0x18, r24	; 24
     952:	8c c0       	rjmp	.+280    	; 0xa6c <setTimerInit+0x1b0>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     954:	62 30       	cpi	r22, 0x02	; 2
     956:	19 f0       	breq	.+6      	; 0x95e <setTimerInit+0xa2>
     958:	63 30       	cpi	r22, 0x03	; 3
     95a:	29 f4       	brne	.+10     	; 0x966 <setTimerInit+0xaa>
     95c:	02 c0       	rjmp	.+4      	; 0x962 <setTimerInit+0xa6>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
     95e:	e5 e4       	ldi	r30, 0x45	; 69
     960:	03 c0       	rjmp	.+6      	; 0x968 <setTimerInit+0xac>
		case 3:
		return _TIMER3;
     962:	ea e8       	ldi	r30, 0x8A	; 138
     964:	01 c0       	rjmp	.+2      	; 0x968 <setTimerInit+0xac>
	switch(timer)
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     966:	ee e4       	ldi	r30, 0x4E	; 78
				timer8->_COM = va_arg(setBit, int) & 0b11;
				PORTB |= _BV(	(timer)	?	7	:	4);
			}	
		}	break;
		case 1: case 3:	{
			volatile _TCCR16_t * const timer16 = (void *)_returnTimerAddress(timer);
     968:	f0 e0       	ldi	r31, 0x00	; 0
			timer16->a._WGML = wgm & 0b0011;
     96a:	52 2f       	mov	r21, r18
     96c:	53 70       	andi	r21, 0x03	; 3
     96e:	31 81       	ldd	r19, Z+1	; 0x01
     970:	3c 7f       	andi	r19, 0xFC	; 252
     972:	35 2b       	or	r19, r21
     974:	31 83       	std	Z+1, r19	; 0x01
			timer16->b._WGMH = (wgm & 0b1100)>>2;
     976:	30 e0       	ldi	r19, 0x00	; 0
     978:	2c 70       	andi	r18, 0x0C	; 12
     97a:	30 70       	andi	r19, 0x00	; 0
     97c:	35 95       	asr	r19
     97e:	27 95       	ror	r18
     980:	35 95       	asr	r19
     982:	27 95       	ror	r18
     984:	23 70       	andi	r18, 0x03	; 3
     986:	22 0f       	add	r18, r18
     988:	22 0f       	add	r18, r18
     98a:	22 0f       	add	r18, r18
     98c:	30 81       	ld	r19, Z
     98e:	37 7e       	andi	r19, 0xE7	; 231
     990:	32 2b       	or	r19, r18
     992:	30 83       	st	Z, r19
			timer16->b._CS = prescale & 0b111;
     994:	47 70       	andi	r20, 0x07	; 7
     996:	20 81       	ld	r18, Z
     998:	28 7f       	andi	r18, 0xF8	; 248
     99a:	24 2b       	or	r18, r20
     99c:	20 83       	st	Z, r18
			if(setBit){
     99e:	00 97       	sbiw	r24, 0x00	; 0
     9a0:	09 f4       	brne	.+2      	; 0x9a4 <setTimerInit+0xe8>
     9a2:	64 c0       	rjmp	.+200    	; 0xa6c <setTimerInit+0x1b0>
				unsigned char i;
				volatile uint8_t * const ddr = ((timer==1) ?	 0x37 : 0x22);	//&DDRB	:	&DDRE
     9a4:	61 30       	cpi	r22, 0x01	; 1
     9a6:	21 f4       	brne	.+8      	; 0x9b0 <setTimerInit+0xf4>
     9a8:	37 e3       	ldi	r19, 0x37	; 55
     9aa:	c3 2e       	mov	r12, r19
     9ac:	d1 2c       	mov	r13, r1
     9ae:	03 c0       	rjmp	.+6      	; 0x9b6 <setTimerInit+0xfa>
     9b0:	22 e2       	ldi	r18, 0x22	; 34
     9b2:	c2 2e       	mov	r12, r18
     9b4:	d1 2c       	mov	r13, r1
				{
					unsigned char temp = (unsigned char)va_arg(setBit, int);
					switch(temp & 0b1100){
						case OCR_A:
						timer16->a._COMA = (temp & 0b0011);
						*ddr |= _BV(6-timer);
     9b6:	70 e0       	ldi	r23, 0x00	; 0
     9b8:	26 e0       	ldi	r18, 0x06	; 6
     9ba:	30 e0       	ldi	r19, 0x00	; 0
     9bc:	26 1b       	sub	r18, r22
     9be:	37 0b       	sbc	r19, r23
     9c0:	41 e0       	ldi	r20, 0x01	; 1
     9c2:	50 e0       	ldi	r21, 0x00	; 0
     9c4:	8a 01       	movw	r16, r20
     9c6:	02 c0       	rjmp	.+4      	; 0x9cc <setTimerInit+0x110>
     9c8:	00 0f       	add	r16, r16
     9ca:	11 1f       	adc	r17, r17
     9cc:	2a 95       	dec	r18
     9ce:	e2 f7       	brpl	.-8      	; 0x9c8 <setTimerInit+0x10c>
     9d0:	e0 2e       	mov	r14, r16
						break;
						case OCR_B:
						timer16->a._COMB = (temp & 0b0011);
						*ddr |= _BV(7-timer);
     9d2:	27 e0       	ldi	r18, 0x07	; 7
     9d4:	30 e0       	ldi	r19, 0x00	; 0
     9d6:	26 1b       	sub	r18, r22
     9d8:	37 0b       	sbc	r19, r23
     9da:	8a 01       	movw	r16, r20
     9dc:	02 c0       	rjmp	.+4      	; 0x9e2 <setTimerInit+0x126>
     9de:	00 0f       	add	r16, r16
     9e0:	11 1f       	adc	r17, r17
     9e2:	2a 95       	dec	r18
     9e4:	e2 f7       	brpl	.-8      	; 0x9de <setTimerInit+0x122>
						break;
						case OCR_C:
						timer16->a._COMC = (temp & 0b0011);
						*ddr |= _BV(8-timer);
     9e6:	28 e0       	ldi	r18, 0x08	; 8
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	26 1b       	sub	r18, r22
     9ec:	37 0b       	sbc	r19, r23
     9ee:	02 c0       	rjmp	.+4      	; 0x9f4 <setTimerInit+0x138>
     9f0:	44 0f       	add	r20, r20
     9f2:	55 1f       	adc	r21, r21
     9f4:	2a 95       	dec	r18
     9f6:	e2 f7       	brpl	.-8      	; 0x9f0 <setTimerInit+0x134>
			timer16->b._WGMH = (wgm & 0b1100)>>2;
			timer16->b._CS = prescale & 0b111;
			if(setBit){
				unsigned char i;
				volatile uint8_t * const ddr = ((timer==1) ?	 0x37 : 0x22);	//&DDRB	:	&DDRE
				for(i=0; i<3 && setBit; i++)
     9f8:	10 e0       	ldi	r17, 0x00	; 0
     9fa:	35 c0       	rjmp	.+106    	; 0xa66 <setTimerInit+0x1aa>
				{
					unsigned char temp = (unsigned char)va_arg(setBit, int);
     9fc:	02 96       	adiw	r24, 0x02	; 2
     9fe:	db 01       	movw	r26, r22
     a00:	5c 91       	ld	r21, X
					switch(temp & 0b1100){
     a02:	25 2f       	mov	r18, r21
     a04:	30 e0       	ldi	r19, 0x00	; 0
     a06:	2c 70       	andi	r18, 0x0C	; 12
     a08:	30 70       	andi	r19, 0x00	; 0
     a0a:	28 30       	cpi	r18, 0x08	; 8
     a0c:	31 05       	cpc	r19, r1
     a0e:	91 f0       	breq	.+36     	; 0xa34 <setTimerInit+0x178>
     a10:	2c 30       	cpi	r18, 0x0C	; 12
     a12:	31 05       	cpc	r19, r1
     a14:	d1 f0       	breq	.+52     	; 0xa4a <setTimerInit+0x18e>
     a16:	24 30       	cpi	r18, 0x04	; 4
     a18:	31 05       	cpc	r19, r1
     a1a:	11 f5       	brne	.+68     	; 0xa60 <setTimerInit+0x1a4>
						case OCR_A:
						timer16->a._COMA = (temp & 0b0011);
     a1c:	52 95       	swap	r21
     a1e:	55 0f       	add	r21, r21
     a20:	55 0f       	add	r21, r21
     a22:	50 7c       	andi	r21, 0xC0	; 192
     a24:	31 81       	ldd	r19, Z+1	; 0x01
     a26:	3f 73       	andi	r19, 0x3F	; 63
     a28:	35 2b       	or	r19, r21
     a2a:	31 83       	std	Z+1, r19	; 0x01
						*ddr |= _BV(6-timer);
     a2c:	d6 01       	movw	r26, r12
     a2e:	3c 91       	ld	r19, X
     a30:	3e 29       	or	r19, r14
     a32:	15 c0       	rjmp	.+42     	; 0xa5e <setTimerInit+0x1a2>
						break;
						case OCR_B:
						timer16->a._COMB = (temp & 0b0011);
     a34:	53 70       	andi	r21, 0x03	; 3
     a36:	52 95       	swap	r21
     a38:	50 7f       	andi	r21, 0xF0	; 240
     a3a:	31 81       	ldd	r19, Z+1	; 0x01
     a3c:	3f 7c       	andi	r19, 0xCF	; 207
     a3e:	35 2b       	or	r19, r21
     a40:	31 83       	std	Z+1, r19	; 0x01
						*ddr |= _BV(7-timer);
     a42:	d6 01       	movw	r26, r12
     a44:	3c 91       	ld	r19, X
     a46:	30 2b       	or	r19, r16
     a48:	0a c0       	rjmp	.+20     	; 0xa5e <setTimerInit+0x1a2>
						break;
						case OCR_C:
						timer16->a._COMC = (temp & 0b0011);
     a4a:	53 70       	andi	r21, 0x03	; 3
     a4c:	55 0f       	add	r21, r21
     a4e:	55 0f       	add	r21, r21
     a50:	31 81       	ldd	r19, Z+1	; 0x01
     a52:	33 7f       	andi	r19, 0xF3	; 243
     a54:	35 2b       	or	r19, r21
     a56:	31 83       	std	Z+1, r19	; 0x01
						*ddr |= _BV(8-timer);
     a58:	d6 01       	movw	r26, r12
     a5a:	3c 91       	ld	r19, X
     a5c:	34 2b       	or	r19, r20
     a5e:	3c 93       	st	X, r19
			timer16->b._WGMH = (wgm & 0b1100)>>2;
			timer16->b._CS = prescale & 0b111;
			if(setBit){
				unsigned char i;
				volatile uint8_t * const ddr = ((timer==1) ?	 0x37 : 0x22);	//&DDRB	:	&DDRE
				for(i=0; i<3 && setBit; i++)
     a60:	1f 5f       	subi	r17, 0xFF	; 255
     a62:	13 30       	cpi	r17, 0x03	; 3
     a64:	19 f0       	breq	.+6      	; 0xa6c <setTimerInit+0x1b0>
     a66:	bc 01       	movw	r22, r24
     a68:	00 97       	sbiw	r24, 0x00	; 0
     a6a:	41 f6       	brne	.-112    	; 0x9fc <setTimerInit+0x140>
		/*# error "Choose timer 0 to 3. Atmega128 has only 4 timer/counter"*/
		break;
	}
	va_end(setBit);
	//sei();
	SREG |= (old_sreg) & 0x80;
     a6c:	9f b7       	in	r25, 0x3f	; 63
     a6e:	8f 2d       	mov	r24, r15
     a70:	80 78       	andi	r24, 0x80	; 128
     a72:	89 2b       	or	r24, r25
     a74:	8f bf       	out	0x3f, r24	; 63
}
     a76:	cf 91       	pop	r28
     a78:	df 91       	pop	r29
     a7a:	1f 91       	pop	r17
     a7c:	0f 91       	pop	r16
     a7e:	ff 90       	pop	r15
     a80:	ef 90       	pop	r14
     a82:	df 90       	pop	r13
     a84:	cf 90       	pop	r12
     a86:	08 95       	ret

00000a88 <changeTimerSet>:
-	WGM	변경할 mode 값 입력
-	OCR_CHANNEL	output channel | compare output mode식으로 입력. 16bit timer는 동시에 3개 변경 가능
-	PRESCALE	변경할 prescaler bit값 입력
*/
void changeTimerSet(unsigned char timer, unsigned char what,...)
{
     a88:	df 93       	push	r29
     a8a:	cf 93       	push	r28
     a8c:	cd b7       	in	r28, 0x3d	; 61
     a8e:	de b7       	in	r29, 0x3e	; 62
     a90:	8d 81       	ldd	r24, Y+5	; 0x05
     a92:	9e 81       	ldd	r25, Y+6	; 0x06
	unsigned char old_sreg = SREG;
     a94:	3f b7       	in	r19, 0x3f	; 63
	cli();
     a96:	f8 94       	cli
	va_list setBit;
	va_start(setBit,what);
     a98:	de 01       	movw	r26, r28
     a9a:	17 96       	adiw	r26, 0x07	; 7
	switch(timer){
     a9c:	81 30       	cpi	r24, 0x01	; 1
     a9e:	a1 f1       	breq	.+104    	; 0xb08 <changeTimerSet+0x80>
     aa0:	81 30       	cpi	r24, 0x01	; 1
     aa2:	30 f0       	brcs	.+12     	; 0xab0 <changeTimerSet+0x28>
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	21 f0       	breq	.+8      	; 0xab0 <changeTimerSet+0x28>
     aa8:	83 30       	cpi	r24, 0x03	; 3
     aaa:	09 f0       	breq	.+2      	; 0xaae <changeTimerSet+0x26>
     aac:	90 c0       	rjmp	.+288    	; 0xbce <changeTimerSet+0x146>
     aae:	2c c0       	rjmp	.+88     	; 0xb08 <changeTimerSet+0x80>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     ab0:	81 30       	cpi	r24, 0x01	; 1
     ab2:	19 f0       	breq	.+6      	; 0xaba <changeTimerSet+0x32>
     ab4:	82 30       	cpi	r24, 0x02	; 2
     ab6:	29 f4       	brne	.+10     	; 0xac2 <changeTimerSet+0x3a>
     ab8:	02 c0       	rjmp	.+4      	; 0xabe <changeTimerSet+0x36>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     aba:	ee e4       	ldi	r30, 0x4E	; 78
     abc:	03 c0       	rjmp	.+6      	; 0xac4 <changeTimerSet+0x3c>
		case 2:
		return _TIMER2;
     abe:	e5 e4       	ldi	r30, 0x45	; 69
     ac0:	01 c0       	rjmp	.+2      	; 0xac4 <changeTimerSet+0x3c>
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
	{
		case 0:
		return _TIMER0;
     ac2:	e3 e5       	ldi	r30, 0x53	; 83
	va_start(setBit,what);
	switch(timer){
		case 0:	case 2:{
			volatile _TCCR8_t *const timer8 = (void *)(_returnTimerAddress(timer));
			unsigned char temp=0;
			if(setBit){
     ac4:	10 97       	sbiw	r26, 0x00	; 0
     ac6:	09 f4       	brne	.+2      	; 0xaca <changeTimerSet+0x42>
     ac8:	82 c0       	rjmp	.+260    	; 0xbce <changeTimerSet+0x146>
	cli();
	va_list setBit;
	va_start(setBit,what);
	switch(timer){
		case 0:	case 2:{
			volatile _TCCR8_t *const timer8 = (void *)(_returnTimerAddress(timer));
     aca:	f0 e0       	ldi	r31, 0x00	; 0
			unsigned char temp=0;
			if(setBit){
				temp = va_arg(setBit,unsigned int);
     acc:	8c 91       	ld	r24, X
				switch(what)
     ace:	92 30       	cpi	r25, 0x02	; 2
     ad0:	91 f0       	breq	.+36     	; 0xaf6 <changeTimerSet+0x6e>
     ad2:	93 30       	cpi	r25, 0x03	; 3
     ad4:	b9 f0       	breq	.+46     	; 0xb04 <changeTimerSet+0x7c>
     ad6:	91 30       	cpi	r25, 0x01	; 1
     ad8:	09 f0       	breq	.+2      	; 0xadc <changeTimerSet+0x54>
     ada:	79 c0       	rjmp	.+242    	; 0xbce <changeTimerSet+0x146>
				{
					case WGM:
					timer8->_WGML = temp & 0b01;
     adc:	98 2f       	mov	r25, r24
     ade:	91 70       	andi	r25, 0x01	; 1
     ae0:	92 95       	swap	r25
     ae2:	99 0f       	add	r25, r25
     ae4:	99 0f       	add	r25, r25
     ae6:	90 7c       	andi	r25, 0xC0	; 192
     ae8:	80 81       	ld	r24, Z
     aea:	8f 7b       	andi	r24, 0xBF	; 191
     aec:	89 2b       	or	r24, r25
     aee:	80 83       	st	Z, r24
					timer8->_WGMH = temp & 0b10;
     af0:	80 81       	ld	r24, Z
     af2:	87 7f       	andi	r24, 0xF7	; 247
     af4:	6b c0       	rjmp	.+214    	; 0xbcc <changeTimerSet+0x144>
					break;
					case OCR_CHANNEL:
					timer8->_COM = temp & 0b11;
     af6:	98 2f       	mov	r25, r24
     af8:	93 70       	andi	r25, 0x03	; 3
     afa:	92 95       	swap	r25
     afc:	90 7f       	andi	r25, 0xF0	; 240
     afe:	80 81       	ld	r24, Z
     b00:	8f 7c       	andi	r24, 0xCF	; 207
     b02:	63 c0       	rjmp	.+198    	; 0xbca <changeTimerSet+0x142>
					break;
					case PRESCALE:
					timer8->_CS = temp & 0b111;
     b04:	98 2f       	mov	r25, r24
     b06:	5e c0       	rjmp	.+188    	; 0xbc4 <changeTimerSet+0x13c>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     b08:	82 30       	cpi	r24, 0x02	; 2
     b0a:	31 f0       	breq	.+12     	; 0xb18 <changeTimerSet+0x90>
     b0c:	83 30       	cpi	r24, 0x03	; 3
     b0e:	11 f0       	breq	.+4      	; 0xb14 <changeTimerSet+0x8c>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     b10:	ee e4       	ldi	r30, 0x4E	; 78
     b12:	03 c0       	rjmp	.+6      	; 0xb1a <changeTimerSet+0x92>
		case 2:
		return _TIMER2;
		case 3:
		return _TIMER3;
     b14:	ea e8       	ldi	r30, 0x8A	; 138
     b16:	01 c0       	rjmp	.+2      	; 0xb1a <changeTimerSet+0x92>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
     b18:	e5 e4       	ldi	r30, 0x45	; 69
					break;
				}
			}
		}	break;
		case 1:	case 3:{
			volatile _TCCR16_t * const timer16 = (void *)_returnTimerAddress(timer);
     b1a:	f0 e0       	ldi	r31, 0x00	; 0
			switch(what)
     b1c:	92 30       	cpi	r25, 0x02	; 2
     b1e:	01 f1       	breq	.+64     	; 0xb60 <changeTimerSet+0xd8>
     b20:	93 30       	cpi	r25, 0x03	; 3
     b22:	09 f4       	brne	.+2      	; 0xb26 <changeTimerSet+0x9e>
     b24:	4e c0       	rjmp	.+156    	; 0xbc2 <changeTimerSet+0x13a>
     b26:	91 30       	cpi	r25, 0x01	; 1
     b28:	09 f0       	breq	.+2      	; 0xb2c <changeTimerSet+0xa4>
     b2a:	51 c0       	rjmp	.+162    	; 0xbce <changeTimerSet+0x146>
			{
				case WGM:
				if(setBit)
     b2c:	10 97       	sbiw	r26, 0x00	; 0
     b2e:	09 f4       	brne	.+2      	; 0xb32 <changeTimerSet+0xaa>
     b30:	4e c0       	rjmp	.+156    	; 0xbce <changeTimerSet+0x146>
				{
					unsigned char wgm = (unsigned char)va_arg(setBit,unsigned int);
     b32:	8c 91       	ld	r24, X
					timer16->a._WGML = wgm & 0b0011;
     b34:	28 2f       	mov	r18, r24
     b36:	23 70       	andi	r18, 0x03	; 3
     b38:	91 81       	ldd	r25, Z+1	; 0x01
     b3a:	9c 7f       	andi	r25, 0xFC	; 252
     b3c:	92 2b       	or	r25, r18
     b3e:	91 83       	std	Z+1, r25	; 0x01
					timer16->b._WGMH = (wgm & 0b1100)>>2;
     b40:	90 e0       	ldi	r25, 0x00	; 0
     b42:	8c 70       	andi	r24, 0x0C	; 12
     b44:	90 70       	andi	r25, 0x00	; 0
     b46:	95 95       	asr	r25
     b48:	87 95       	ror	r24
     b4a:	95 95       	asr	r25
     b4c:	87 95       	ror	r24
     b4e:	83 70       	andi	r24, 0x03	; 3
     b50:	88 0f       	add	r24, r24
     b52:	88 0f       	add	r24, r24
     b54:	88 0f       	add	r24, r24
     b56:	90 81       	ld	r25, Z
     b58:	97 7e       	andi	r25, 0xE7	; 231
     b5a:	98 2b       	or	r25, r24
     b5c:	90 83       	st	Z, r25
     b5e:	37 c0       	rjmp	.+110    	; 0xbce <changeTimerSet+0x146>
				}
				break;
				case OCR_CHANNEL:
				if(setBit){
     b60:	10 97       	sbiw	r26, 0x00	; 0
     b62:	a9 f1       	breq	.+106    	; 0xbce <changeTimerSet+0x146>
     b64:	bd 01       	movw	r22, r26
     b66:	43 e0       	ldi	r20, 0x03	; 3
     b68:	27 c0       	rjmp	.+78     	; 0xbb8 <changeTimerSet+0x130>
@param	...		가변인자 : 어떤 값으로 변경할 것인지
-	WGM	변경할 mode 값 입력
-	OCR_CHANNEL	output channel | compare output mode식으로 입력. 16bit timer는 동시에 3개 변경 가능
-	PRESCALE	변경할 prescaler bit값 입력
*/
void changeTimerSet(unsigned char timer, unsigned char what,...)
     b6a:	6e 5f       	subi	r22, 0xFE	; 254
     b6c:	7f 4f       	sbci	r23, 0xFF	; 255
				case OCR_CHANNEL:
				if(setBit){
					unsigned char i;
					for(i=0; i<3 && setBit; i++)
					{
						unsigned char temp = (unsigned char)va_arg(setBit, int);
     b6e:	dc 01       	movw	r26, r24
     b70:	2c 91       	ld	r18, X
							switch(temp & 0b1100){
     b72:	82 2f       	mov	r24, r18
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	8c 70       	andi	r24, 0x0C	; 12
     b78:	90 70       	andi	r25, 0x00	; 0
     b7a:	88 30       	cpi	r24, 0x08	; 8
     b7c:	91 05       	cpc	r25, r1
     b7e:	69 f0       	breq	.+26     	; 0xb9a <changeTimerSet+0x112>
     b80:	8c 30       	cpi	r24, 0x0C	; 12
     b82:	91 05       	cpc	r25, r1
     b84:	81 f0       	breq	.+32     	; 0xba6 <changeTimerSet+0x11e>
     b86:	84 30       	cpi	r24, 0x04	; 4
     b88:	91 05       	cpc	r25, r1
     b8a:	a1 f4       	brne	.+40     	; 0xbb4 <changeTimerSet+0x12c>
								case OCR_A:
								timer16->a._COMA = (temp & 0b0011);
     b8c:	22 95       	swap	r18
     b8e:	22 0f       	add	r18, r18
     b90:	22 0f       	add	r18, r18
     b92:	20 7c       	andi	r18, 0xC0	; 192
     b94:	81 81       	ldd	r24, Z+1	; 0x01
     b96:	8f 73       	andi	r24, 0x3F	; 63
     b98:	0b c0       	rjmp	.+22     	; 0xbb0 <changeTimerSet+0x128>
								break;
								case OCR_B:
								timer16->a._COMB = (temp & 0b0011);
     b9a:	23 70       	andi	r18, 0x03	; 3
     b9c:	22 95       	swap	r18
     b9e:	20 7f       	andi	r18, 0xF0	; 240
     ba0:	81 81       	ldd	r24, Z+1	; 0x01
     ba2:	8f 7c       	andi	r24, 0xCF	; 207
     ba4:	05 c0       	rjmp	.+10     	; 0xbb0 <changeTimerSet+0x128>
								break;
								case OCR_C:
								timer16->a._COMC = (temp & 0b0011);
     ba6:	23 70       	andi	r18, 0x03	; 3
     ba8:	22 0f       	add	r18, r18
     baa:	22 0f       	add	r18, r18
     bac:	81 81       	ldd	r24, Z+1	; 0x01
     bae:	83 7f       	andi	r24, 0xF3	; 243
     bb0:	82 2b       	or	r24, r18
     bb2:	81 83       	std	Z+1, r24	; 0x01
								break;
     bb4:	41 50       	subi	r20, 0x01	; 1
				}
				break;
				case OCR_CHANNEL:
				if(setBit){
					unsigned char i;
					for(i=0; i<3 && setBit; i++)
     bb6:	59 f0       	breq	.+22     	; 0xbce <changeTimerSet+0x146>
     bb8:	cb 01       	movw	r24, r22
     bba:	61 15       	cp	r22, r1
     bbc:	71 05       	cpc	r23, r1
     bbe:	a9 f6       	brne	.-86     	; 0xb6a <changeTimerSet+0xe2>
     bc0:	06 c0       	rjmp	.+12     	; 0xbce <changeTimerSet+0x146>
						}
					}
				}
				break;
				case PRESCALE:
				timer16->b._CS = (unsigned char)va_arg(setBit,int);
     bc2:	9c 91       	ld	r25, X
     bc4:	97 70       	andi	r25, 0x07	; 7
     bc6:	80 81       	ld	r24, Z
     bc8:	88 7f       	andi	r24, 0xF8	; 248
     bca:	89 2b       	or	r24, r25
     bcc:	80 83       	st	Z, r24
			}
		}	break;
	}
	va_end(setBit);
	//sei();
	SREG |= (old_sreg) & 0x80;
     bce:	9f b7       	in	r25, 0x3f	; 63
     bd0:	83 2f       	mov	r24, r19
     bd2:	80 78       	andi	r24, 0x80	; 128
     bd4:	89 2b       	or	r24, r25
     bd6:	8f bf       	out	0x3f, r24	; 63
}
     bd8:	cf 91       	pop	r28
     bda:	df 91       	pop	r29
     bdc:	08 95       	ret

00000bde <setTimerInterrupt>:
setTimerInterrupt(3,INT_COMPB,comp_fnc, &pwm);		//Timer3의 compare match B의 비교값을 pwm으로 설정
@endcode
@todo	다시 확인 바람
*/
void setTimerInterrupt(unsigned char timer, unsigned char interrupt_type, void (* handler)(void),...)
{
     bde:	0f 93       	push	r16
     be0:	1f 93       	push	r17
     be2:	df 93       	push	r29
     be4:	cf 93       	push	r28
     be6:	cd b7       	in	r28, 0x3d	; 61
     be8:	de b7       	in	r29, 0x3e	; 62
     bea:	5f 81       	ldd	r21, Y+7	; 0x07
     bec:	18 85       	ldd	r17, Y+8	; 0x08
     bee:	89 85       	ldd	r24, Y+9	; 0x09
     bf0:	9a 85       	ldd	r25, Y+10	; 0x0a
	unsigned char old_sreg = SREG;
     bf2:	4f b7       	in	r20, 0x3f	; 63
	cli();
     bf4:	f8 94       	cli
	va_list setBit;
	va_start(setBit,handler);
     bf6:	de 01       	movw	r26, r28
     bf8:	1b 96       	adiw	r26, 0x0b	; 11
	switch(timer){
     bfa:	51 30       	cpi	r21, 0x01	; 1
     bfc:	e1 f1       	breq	.+120    	; 0xc76 <setTimerInterrupt+0x98>
     bfe:	51 30       	cpi	r21, 0x01	; 1
     c00:	30 f0       	brcs	.+12     	; 0xc0e <setTimerInterrupt+0x30>
     c02:	52 30       	cpi	r21, 0x02	; 2
     c04:	21 f0       	breq	.+8      	; 0xc0e <setTimerInterrupt+0x30>
     c06:	53 30       	cpi	r21, 0x03	; 3
     c08:	09 f0       	breq	.+2      	; 0xc0c <setTimerInterrupt+0x2e>
     c0a:	98 c0       	rjmp	.+304    	; 0xd3c <setTimerInterrupt+0x15e>
     c0c:	34 c0       	rjmp	.+104    	; 0xc76 <setTimerInterrupt+0x98>
		case 0:	case 2:{
		_timer_interrupt._timer8_interrupt[timer/2][interrupt_type] = handler;
     c0e:	61 2f       	mov	r22, r17
     c10:	70 e0       	ldi	r23, 0x00	; 0
     c12:	e5 2f       	mov	r30, r21
     c14:	e6 95       	lsr	r30
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	ee 0f       	add	r30, r30
     c1a:	ff 1f       	adc	r31, r31
     c1c:	e6 0f       	add	r30, r22
     c1e:	f7 1f       	adc	r31, r23
     c20:	ee 0f       	add	r30, r30
     c22:	ff 1f       	adc	r31, r31
     c24:	e8 5e       	subi	r30, 0xE8	; 232
     c26:	fe 4f       	sbci	r31, 0xFE	; 254
     c28:	91 83       	std	Z+1, r25	; 0x01
     c2a:	80 83       	st	Z, r24
		TIMSK |= _BV(timer*3 + interrupt_type);
     c2c:	e7 b7       	in	r30, 0x37	; 55
     c2e:	23 e0       	ldi	r18, 0x03	; 3
     c30:	52 9f       	mul	r21, r18
     c32:	90 01       	movw	r18, r0
     c34:	11 24       	eor	r1, r1
     c36:	26 0f       	add	r18, r22
     c38:	37 1f       	adc	r19, r23
     c3a:	81 e0       	ldi	r24, 0x01	; 1
     c3c:	90 e0       	ldi	r25, 0x00	; 0
     c3e:	02 c0       	rjmp	.+4      	; 0xc44 <setTimerInterrupt+0x66>
     c40:	88 0f       	add	r24, r24
     c42:	99 1f       	adc	r25, r25
     c44:	2a 95       	dec	r18
     c46:	e2 f7       	brpl	.-8      	; 0xc40 <setTimerInterrupt+0x62>
     c48:	e8 2b       	or	r30, r24
     c4a:	e7 bf       	out	0x37, r30	; 55
		if(setBit){
     c4c:	10 97       	sbiw	r26, 0x00	; 0
     c4e:	09 f4       	brne	.+2      	; 0xc52 <setTimerInterrupt+0x74>
     c50:	75 c0       	rjmp	.+234    	; 0xd3c <setTimerInterrupt+0x15e>
			unsigned char ** ptr = va_arg(setBit, unsigned int);
     c52:	ed 91       	ld	r30, X+
     c54:	fc 91       	ld	r31, X
     c56:	11 97       	sbiw	r26, 0x01	; 1
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     c58:	51 30       	cpi	r21, 0x01	; 1
     c5a:	19 f0       	breq	.+6      	; 0xc62 <setTimerInterrupt+0x84>
     c5c:	52 30       	cpi	r21, 0x02	; 2
     c5e:	29 f4       	brne	.+10     	; 0xc6a <setTimerInterrupt+0x8c>
     c60:	02 c0       	rjmp	.+4      	; 0xc66 <setTimerInterrupt+0x88>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     c62:	8e e4       	ldi	r24, 0x4E	; 78
     c64:	03 c0       	rjmp	.+6      	; 0xc6c <setTimerInterrupt+0x8e>
		case 2:
		return _TIMER2;
     c66:	85 e4       	ldi	r24, 0x45	; 69
     c68:	01 c0       	rjmp	.+2      	; 0xc6c <setTimerInterrupt+0x8e>
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
	{
		case 0:
		return _TIMER0;
     c6a:	83 e5       	ldi	r24, 0x53	; 83
		case 0:	case 2:{
		_timer_interrupt._timer8_interrupt[timer/2][interrupt_type] = handler;
		TIMSK |= _BV(timer*3 + interrupt_type);
		if(setBit){
			unsigned char ** ptr = va_arg(setBit, unsigned int);
			*ptr = _returnTimerAddress(timer)-2;//?
     c6c:	90 e0       	ldi	r25, 0x00	; 0
     c6e:	02 97       	sbiw	r24, 0x02	; 2
     c70:	91 83       	std	Z+1, r25	; 0x01
     c72:	80 83       	st	Z, r24
     c74:	63 c0       	rjmp	.+198    	; 0xd3c <setTimerInterrupt+0x15e>
			}
		} break;
		case 1:	case 3:
		_timer_interrupt._timer16_interrupt[timer/2][interrupt_type] = handler;
     c76:	05 2f       	mov	r16, r21
     c78:	06 95       	lsr	r16
     c7a:	60 2f       	mov	r22, r16
     c7c:	70 e0       	ldi	r23, 0x00	; 0
     c7e:	21 2f       	mov	r18, r17
     c80:	30 e0       	ldi	r19, 0x00	; 0
     c82:	fb 01       	movw	r30, r22
     c84:	ee 0f       	add	r30, r30
     c86:	ff 1f       	adc	r31, r31
     c88:	ee 0f       	add	r30, r30
     c8a:	ff 1f       	adc	r31, r31
     c8c:	e6 0f       	add	r30, r22
     c8e:	f7 1f       	adc	r31, r23
     c90:	e2 0f       	add	r30, r18
     c92:	f3 1f       	adc	r31, r19
     c94:	ee 0f       	add	r30, r30
     c96:	ff 1f       	adc	r31, r31
     c98:	e0 5e       	subi	r30, 0xE0	; 224
     c9a:	fe 4f       	sbci	r31, 0xFE	; 254
     c9c:	91 83       	std	Z+1, r25	; 0x01
     c9e:	80 83       	st	Z, r24
		if(interrupt_type==INT_COMPC){
     ca0:	14 30       	cpi	r17, 0x04	; 4
     ca2:	69 f4       	brne	.+26     	; 0xcbe <setTimerInterrupt+0xe0>
			ETIMSK |= _BV(timer/2);
     ca4:	20 91 7d 00 	lds	r18, 0x007D
     ca8:	81 e0       	ldi	r24, 0x01	; 1
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	02 c0       	rjmp	.+4      	; 0xcb2 <setTimerInterrupt+0xd4>
     cae:	88 0f       	add	r24, r24
     cb0:	99 1f       	adc	r25, r25
     cb2:	0a 95       	dec	r16
     cb4:	e2 f7       	brpl	.-8      	; 0xcae <setTimerInterrupt+0xd0>
     cb6:	28 2b       	or	r18, r24
     cb8:	20 93 7d 00 	sts	0x007D, r18
     cbc:	3f c0       	rjmp	.+126    	; 0xd3c <setTimerInterrupt+0x15e>
		}
		else{
			if(setBit)
     cbe:	10 97       	sbiw	r26, 0x00	; 0
     cc0:	11 f1       	breq	.+68     	; 0xd06 <setTimerInterrupt+0x128>
			{
				unsigned int ** ptr = va_arg(setBit, unsigned int);
     cc2:	ed 91       	ld	r30, X+
     cc4:	fc 91       	ld	r31, X
     cc6:	11 97       	sbiw	r26, 0x01	; 1
				switch(interrupt_type)
     cc8:	11 30       	cpi	r17, 0x01	; 1
     cca:	79 f0       	breq	.+30     	; 0xcea <setTimerInterrupt+0x10c>
     ccc:	12 30       	cpi	r17, 0x02	; 2
     cce:	d9 f4       	brne	.+54     	; 0xd06 <setTimerInterrupt+0x128>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     cd0:	52 30       	cpi	r21, 0x02	; 2
     cd2:	19 f0       	breq	.+6      	; 0xcda <setTimerInterrupt+0xfc>
     cd4:	53 30       	cpi	r21, 0x03	; 3
     cd6:	29 f4       	brne	.+10     	; 0xce2 <setTimerInterrupt+0x104>
     cd8:	02 c0       	rjmp	.+4      	; 0xcde <setTimerInterrupt+0x100>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
     cda:	85 e4       	ldi	r24, 0x45	; 69
     cdc:	03 c0       	rjmp	.+6      	; 0xce4 <setTimerInterrupt+0x106>
		case 3:
		return _TIMER3;
     cde:	8a e8       	ldi	r24, 0x8A	; 138
     ce0:	01 c0       	rjmp	.+2      	; 0xce4 <setTimerInterrupt+0x106>
	switch(timer)
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     ce2:	8e e4       	ldi	r24, 0x4E	; 78
			{
				unsigned int ** ptr = va_arg(setBit, unsigned int);
				switch(interrupt_type)
				{
					case INT_COMPA:
					*ptr = _returnTimerAddress(timer)-4;
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	04 97       	sbiw	r24, 0x04	; 4
     ce8:	0c c0       	rjmp	.+24     	; 0xd02 <setTimerInterrupt+0x124>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     cea:	52 30       	cpi	r21, 0x02	; 2
     cec:	19 f0       	breq	.+6      	; 0xcf4 <setTimerInterrupt+0x116>
     cee:	53 30       	cpi	r21, 0x03	; 3
     cf0:	29 f4       	brne	.+10     	; 0xcfc <setTimerInterrupt+0x11e>
     cf2:	02 c0       	rjmp	.+4      	; 0xcf8 <setTimerInterrupt+0x11a>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
     cf4:	85 e4       	ldi	r24, 0x45	; 69
     cf6:	03 c0       	rjmp	.+6      	; 0xcfe <setTimerInterrupt+0x120>
		case 3:
		return _TIMER3;
     cf8:	8a e8       	ldi	r24, 0x8A	; 138
     cfa:	01 c0       	rjmp	.+2      	; 0xcfe <setTimerInterrupt+0x120>
	switch(timer)
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     cfc:	8e e4       	ldi	r24, 0x4E	; 78
				{
					case INT_COMPA:
					*ptr = _returnTimerAddress(timer)-4;
					break;
					case INT_COMPB:
					*ptr = _returnTimerAddress(timer)-6;
     cfe:	90 e0       	ldi	r25, 0x00	; 0
     d00:	06 97       	sbiw	r24, 0x06	; 6
     d02:	91 83       	std	Z+1, r25	; 0x01
     d04:	80 83       	st	Z, r24
     d06:	2e 5f       	subi	r18, 0xFE	; 254
     d08:	3f 4f       	sbci	r19, 0xFF	; 255
					default:
					break;
				}
			}
			//(timer ==1)? TIMSK |= _BV(2+interrupt_type) : ETIMSK |= _BV(2+interrupt_type);	//안됨
			if(timer==1)
     d0a:	51 30       	cpi	r21, 0x01	; 1
     d0c:	59 f4       	brne	.+22     	; 0xd24 <setTimerInterrupt+0x146>
				TIMSK |= _BV(2+interrupt_type);
     d0e:	57 b7       	in	r21, 0x37	; 55
     d10:	81 e0       	ldi	r24, 0x01	; 1
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	02 c0       	rjmp	.+4      	; 0xd1a <setTimerInterrupt+0x13c>
     d16:	88 0f       	add	r24, r24
     d18:	99 1f       	adc	r25, r25
     d1a:	2a 95       	dec	r18
     d1c:	e2 f7       	brpl	.-8      	; 0xd16 <setTimerInterrupt+0x138>
     d1e:	58 2b       	or	r21, r24
     d20:	57 bf       	out	0x37, r21	; 55
     d22:	0c c0       	rjmp	.+24     	; 0xd3c <setTimerInterrupt+0x15e>
			else
				ETIMSK |= _BV(2+interrupt_type);
     d24:	50 91 7d 00 	lds	r21, 0x007D
     d28:	81 e0       	ldi	r24, 0x01	; 1
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	02 c0       	rjmp	.+4      	; 0xd32 <setTimerInterrupt+0x154>
     d2e:	88 0f       	add	r24, r24
     d30:	99 1f       	adc	r25, r25
     d32:	2a 95       	dec	r18
     d34:	e2 f7       	brpl	.-8      	; 0xd2e <setTimerInterrupt+0x150>
     d36:	58 2b       	or	r21, r24
     d38:	50 93 7d 00 	sts	0x007D, r21
		default:
		//# error "Choose timer 0 to 3. Atmega128 has only 4 timer/counter"
		break;
	}
	//sei();
	SREG |= (old_sreg) & 0x80;
     d3c:	8f b7       	in	r24, 0x3f	; 63
     d3e:	40 78       	andi	r20, 0x80	; 128
     d40:	48 2b       	or	r20, r24
     d42:	4f bf       	out	0x3f, r20	; 63
}
     d44:	cf 91       	pop	r28
     d46:	df 91       	pop	r29
     d48:	1f 91       	pop	r17
     d4a:	0f 91       	pop	r16
     d4c:	08 95       	ret

00000d4e <clearTimerInterrupt>:
@param	timer	타이머 종류
@param	interrupt_type	해제할 인터럽트 종류
*/
void clearTimerInterrupt(unsigned char timer, unsigned char interrupt_type)	//작동 확인 해야함
{
	unsigned char old_sreg = SREG;
     d4e:	af b7       	in	r26, 0x3f	; 63
	cli();
     d50:	f8 94       	cli
		switch(timer){
     d52:	81 30       	cpi	r24, 0x01	; 1
     d54:	61 f1       	breq	.+88     	; 0xdae <clearTimerInterrupt+0x60>
     d56:	81 30       	cpi	r24, 0x01	; 1
     d58:	30 f0       	brcs	.+12     	; 0xd66 <clearTimerInterrupt+0x18>
     d5a:	82 30       	cpi	r24, 0x02	; 2
     d5c:	21 f0       	breq	.+8      	; 0xd66 <clearTimerInterrupt+0x18>
     d5e:	83 30       	cpi	r24, 0x03	; 3
     d60:	09 f0       	breq	.+2      	; 0xd64 <clearTimerInterrupt+0x16>
     d62:	69 c0       	rjmp	.+210    	; 0xe36 <clearTimerInterrupt+0xe8>
     d64:	24 c0       	rjmp	.+72     	; 0xdae <clearTimerInterrupt+0x60>
			case 0:	case 2:{
				_timer_interrupt._timer8_interrupt[timer/2][interrupt_type] = NULL_FUNC;
     d66:	70 e0       	ldi	r23, 0x00	; 0
     d68:	e8 2f       	mov	r30, r24
     d6a:	e6 95       	lsr	r30
     d6c:	f0 e0       	ldi	r31, 0x00	; 0
     d6e:	ee 0f       	add	r30, r30
     d70:	ff 1f       	adc	r31, r31
     d72:	e6 0f       	add	r30, r22
     d74:	f7 1f       	adc	r31, r23
     d76:	ee 0f       	add	r30, r30
     d78:	ff 1f       	adc	r31, r31
     d7a:	e8 5e       	subi	r30, 0xE8	; 232
     d7c:	fe 4f       	sbci	r31, 0xFE	; 254
     d7e:	20 91 36 01 	lds	r18, 0x0136
     d82:	30 91 37 01 	lds	r19, 0x0137
     d86:	31 83       	std	Z+1, r19	; 0x01
     d88:	20 83       	st	Z, r18
				TIMSK &= ~_BV(timer*3 + interrupt_type);
     d8a:	47 b7       	in	r20, 0x37	; 55
     d8c:	93 e0       	ldi	r25, 0x03	; 3
     d8e:	89 9f       	mul	r24, r25
     d90:	c0 01       	movw	r24, r0
     d92:	11 24       	eor	r1, r1
     d94:	86 0f       	add	r24, r22
     d96:	97 1f       	adc	r25, r23
     d98:	21 e0       	ldi	r18, 0x01	; 1
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	02 c0       	rjmp	.+4      	; 0xda2 <clearTimerInterrupt+0x54>
     d9e:	22 0f       	add	r18, r18
     da0:	33 1f       	adc	r19, r19
     da2:	8a 95       	dec	r24
     da4:	e2 f7       	brpl	.-8      	; 0xd9e <clearTimerInterrupt+0x50>
     da6:	20 95       	com	r18
     da8:	24 23       	and	r18, r20
     daa:	27 bf       	out	0x37, r18	; 55
			} break;
     dac:	44 c0       	rjmp	.+136    	; 0xe36 <clearTimerInterrupt+0xe8>
			case 1:	case 3:
			_timer_interrupt._timer16_interrupt[timer/2][interrupt_type] = NULL_FUNC;
     dae:	78 2f       	mov	r23, r24
     db0:	76 95       	lsr	r23
     db2:	47 2f       	mov	r20, r23
     db4:	50 e0       	ldi	r21, 0x00	; 0
     db6:	26 2f       	mov	r18, r22
     db8:	30 e0       	ldi	r19, 0x00	; 0
     dba:	fa 01       	movw	r30, r20
     dbc:	ee 0f       	add	r30, r30
     dbe:	ff 1f       	adc	r31, r31
     dc0:	ee 0f       	add	r30, r30
     dc2:	ff 1f       	adc	r31, r31
     dc4:	e4 0f       	add	r30, r20
     dc6:	f5 1f       	adc	r31, r21
     dc8:	e2 0f       	add	r30, r18
     dca:	f3 1f       	adc	r31, r19
     dcc:	ee 0f       	add	r30, r30
     dce:	ff 1f       	adc	r31, r31
     dd0:	e0 5e       	subi	r30, 0xE0	; 224
     dd2:	fe 4f       	sbci	r31, 0xFE	; 254
     dd4:	40 91 36 01 	lds	r20, 0x0136
     dd8:	50 91 37 01 	lds	r21, 0x0137
     ddc:	51 83       	std	Z+1, r21	; 0x01
     dde:	40 83       	st	Z, r20
			if(interrupt_type == INT_COMPC)
     de0:	64 30       	cpi	r22, 0x04	; 4
     de2:	61 f4       	brne	.+24     	; 0xdfc <clearTimerInterrupt+0xae>
				ETIMSK &= ~_BV(timer/2);
     de4:	20 91 7d 00 	lds	r18, 0x007D
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	90 e0       	ldi	r25, 0x00	; 0
     dec:	02 c0       	rjmp	.+4      	; 0xdf2 <clearTimerInterrupt+0xa4>
     dee:	88 0f       	add	r24, r24
     df0:	99 1f       	adc	r25, r25
     df2:	7a 95       	dec	r23
     df4:	e2 f7       	brpl	.-8      	; 0xdee <clearTimerInterrupt+0xa0>
     df6:	80 95       	com	r24
     df8:	82 23       	and	r24, r18
     dfa:	1b c0       	rjmp	.+54     	; 0xe32 <clearTimerInterrupt+0xe4>
     dfc:	2e 5f       	subi	r18, 0xFE	; 254
     dfe:	3f 4f       	sbci	r19, 0xFF	; 255
			else{
			//	(timer ==1) ? TIMSK &= ~_BV(2+interrupt_type): ETIMSK &= ~_BV(2+interrupt_type);	//안됨
				if(timer==1)
     e00:	81 30       	cpi	r24, 0x01	; 1
     e02:	61 f4       	brne	.+24     	; 0xe1c <clearTimerInterrupt+0xce>
					TIMSK &= ~_BV(2+interrupt_type);
     e04:	47 b7       	in	r20, 0x37	; 55
     e06:	81 e0       	ldi	r24, 0x01	; 1
     e08:	90 e0       	ldi	r25, 0x00	; 0
     e0a:	02 c0       	rjmp	.+4      	; 0xe10 <clearTimerInterrupt+0xc2>
     e0c:	88 0f       	add	r24, r24
     e0e:	99 1f       	adc	r25, r25
     e10:	2a 95       	dec	r18
     e12:	e2 f7       	brpl	.-8      	; 0xe0c <clearTimerInterrupt+0xbe>
     e14:	80 95       	com	r24
     e16:	84 23       	and	r24, r20
     e18:	87 bf       	out	0x37, r24	; 55
     e1a:	0d c0       	rjmp	.+26     	; 0xe36 <clearTimerInterrupt+0xe8>
				else
					ETIMSK &= ~_BV(2+interrupt_type);
     e1c:	40 91 7d 00 	lds	r20, 0x007D
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	02 c0       	rjmp	.+4      	; 0xe2a <clearTimerInterrupt+0xdc>
     e26:	88 0f       	add	r24, r24
     e28:	99 1f       	adc	r25, r25
     e2a:	2a 95       	dec	r18
     e2c:	e2 f7       	brpl	.-8      	; 0xe26 <clearTimerInterrupt+0xd8>
     e2e:	80 95       	com	r24
     e30:	84 23       	and	r24, r20
     e32:	80 93 7d 00 	sts	0x007D, r24
			break;
			default:
			break;
		}
		//sei();
		SREG |= (old_sreg) & 0x80;
     e36:	9f b7       	in	r25, 0x3f	; 63
     e38:	8a 2f       	mov	r24, r26
     e3a:	80 78       	andi	r24, 0x80	; 128
     e3c:	89 2b       	or	r24, r25
     e3e:	8f bf       	out	0x3f, r24	; 63
}
     e40:	08 95       	ret

00000e42 <setTimerLimit>:
@return error 검출
@warning	반복문 안에 넣으면 성능저하 일어남
*/
char setTimerLimit(unsigned char timer, unsigned int val)
{
	switch(timer)
     e42:	81 30       	cpi	r24, 0x01	; 1
     e44:	69 f1       	breq	.+90     	; 0xea0 <setTimerLimit+0x5e>
     e46:	81 30       	cpi	r24, 0x01	; 1
     e48:	30 f0       	brcs	.+12     	; 0xe56 <setTimerLimit+0x14>
     e4a:	82 30       	cpi	r24, 0x02	; 2
     e4c:	21 f0       	breq	.+8      	; 0xe56 <setTimerLimit+0x14>
     e4e:	83 30       	cpi	r24, 0x03	; 3
     e50:	09 f0       	breq	.+2      	; 0xe54 <setTimerLimit+0x12>
     e52:	6c c0       	rjmp	.+216    	; 0xf2c <setTimerLimit+0xea>
     e54:	25 c0       	rjmp	.+74     	; 0xea0 <setTimerLimit+0x5e>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     e56:	81 30       	cpi	r24, 0x01	; 1
     e58:	19 f0       	breq	.+6      	; 0xe60 <setTimerLimit+0x1e>
     e5a:	82 30       	cpi	r24, 0x02	; 2
     e5c:	29 f4       	brne	.+10     	; 0xe68 <setTimerLimit+0x26>
     e5e:	02 c0       	rjmp	.+4      	; 0xe64 <setTimerLimit+0x22>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     e60:	ee e4       	ldi	r30, 0x4E	; 78
     e62:	03 c0       	rjmp	.+6      	; 0xe6a <setTimerLimit+0x28>
		case 2:
		return _TIMER2;
     e64:	e5 e4       	ldi	r30, 0x45	; 69
     e66:	01 c0       	rjmp	.+2      	; 0xe6a <setTimerLimit+0x28>
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
	{
		case 0:
		return _TIMER0;
     e68:	e3 e5       	ldi	r30, 0x53	; 83
{
	switch(timer)
	{
		case 0: case 2:
		{
			volatile _TCCR8_t *const timer8 = (void *)(_returnTimerAddress(timer));
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
			unsigned char temp = (timer8->_WGMH << 1) | (timer8->_WGML);
     e6c:	90 81       	ld	r25, Z
     e6e:	96 95       	lsr	r25
     e70:	96 95       	lsr	r25
     e72:	20 81       	ld	r18, Z
     e74:	22 95       	swap	r18
     e76:	26 95       	lsr	r18
     e78:	26 95       	lsr	r18
     e7a:	21 70       	andi	r18, 0x01	; 1
     e7c:	92 70       	andi	r25, 0x02	; 2
     e7e:	92 2b       	or	r25, r18
			if(temp !=0)
     e80:	09 f4       	brne	.+2      	; 0xe84 <setTimerLimit+0x42>
     e82:	54 c0       	rjmp	.+168    	; 0xf2c <setTimerLimit+0xea>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     e84:	81 30       	cpi	r24, 0x01	; 1
     e86:	19 f0       	breq	.+6      	; 0xe8e <setTimerLimit+0x4c>
     e88:	82 30       	cpi	r24, 0x02	; 2
     e8a:	29 f4       	brne	.+10     	; 0xe96 <setTimerLimit+0x54>
     e8c:	02 c0       	rjmp	.+4      	; 0xe92 <setTimerLimit+0x50>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     e8e:	ee e4       	ldi	r30, 0x4E	; 78
     e90:	03 c0       	rjmp	.+6      	; 0xe98 <setTimerLimit+0x56>
		case 2:
		return _TIMER2;
     e92:	e5 e4       	ldi	r30, 0x45	; 69
     e94:	01 c0       	rjmp	.+2      	; 0xe98 <setTimerLimit+0x56>
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
	{
		case 0:
		return _TIMER0;
     e96:	e3 e5       	ldi	r30, 0x53	; 83
		case 0: case 2:
		{
			volatile _TCCR8_t *const timer8 = (void *)(_returnTimerAddress(timer));
			unsigned char temp = (timer8->_WGMH << 1) | (timer8->_WGML);
			if(temp !=0)
				(*(volatile uint8_t *)(_returnTimerAddress(timer)-2)) = (unsigned char) val;
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	32 97       	sbiw	r30, 0x02	; 2
     e9c:	60 83       	st	Z, r22
     e9e:	46 c0       	rjmp	.+140    	; 0xf2c <setTimerLimit+0xea>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     ea0:	82 30       	cpi	r24, 0x02	; 2
     ea2:	19 f0       	breq	.+6      	; 0xeaa <setTimerLimit+0x68>
     ea4:	83 30       	cpi	r24, 0x03	; 3
     ea6:	29 f4       	brne	.+10     	; 0xeb2 <setTimerLimit+0x70>
     ea8:	02 c0       	rjmp	.+4      	; 0xeae <setTimerLimit+0x6c>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
     eaa:	e5 e4       	ldi	r30, 0x45	; 69
     eac:	03 c0       	rjmp	.+6      	; 0xeb4 <setTimerLimit+0x72>
		case 3:
		return _TIMER3;
     eae:	ea e8       	ldi	r30, 0x8A	; 138
     eb0:	01 c0       	rjmp	.+2      	; 0xeb4 <setTimerLimit+0x72>
	switch(timer)
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     eb2:	ee e4       	ldi	r30, 0x4E	; 78
			if(temp !=0)
				(*(volatile uint8_t *)(_returnTimerAddress(timer)-2)) = (unsigned char) val;
		}	break;
		case 1: case 3:
		{
			volatile _TCCR16_t * const timer16 = (void *)_returnTimerAddress(timer);
     eb4:	f0 e0       	ldi	r31, 0x00	; 0
			unsigned char temp = ((timer16->b._WGMH)<<2) | (timer16->a._WGML);
     eb6:	90 81       	ld	r25, Z
     eb8:	96 95       	lsr	r25
     eba:	21 81       	ldd	r18, Z+1	; 0x01
     ebc:	23 70       	andi	r18, 0x03	; 3
     ebe:	9c 70       	andi	r25, 0x0C	; 12
     ec0:	92 2b       	or	r25, r18
			switch(temp)
     ec2:	98 30       	cpi	r25, 0x08	; 8
     ec4:	09 f1       	breq	.+66     	; 0xf08 <setTimerLimit+0xc6>
     ec6:	99 30       	cpi	r25, 0x09	; 9
     ec8:	18 f4       	brcc	.+6      	; 0xed0 <setTimerLimit+0x8e>
     eca:	94 30       	cpi	r25, 0x04	; 4
     ecc:	79 f5       	brne	.+94     	; 0xf2c <setTimerLimit+0xea>
     ece:	10 c0       	rjmp	.+32     	; 0xef0 <setTimerLimit+0xae>
     ed0:	9b 30       	cpi	r25, 0x0B	; 11
     ed2:	71 f0       	breq	.+28     	; 0xef0 <setTimerLimit+0xae>
     ed4:	9c 30       	cpi	r25, 0x0C	; 12
     ed6:	28 f4       	brcc	.+10     	; 0xee2 <setTimerLimit+0xa0>
     ed8:	99 30       	cpi	r25, 0x09	; 9
     eda:	51 f0       	breq	.+20     	; 0xef0 <setTimerLimit+0xae>
     edc:	9a 30       	cpi	r25, 0x0A	; 10
     ede:	41 f5       	brne	.+80     	; 0xf30 <setTimerLimit+0xee>
     ee0:	13 c0       	rjmp	.+38     	; 0xf08 <setTimerLimit+0xc6>
     ee2:	9e 30       	cpi	r25, 0x0E	; 14
     ee4:	89 f0       	breq	.+34     	; 0xf08 <setTimerLimit+0xc6>
     ee6:	9f 30       	cpi	r25, 0x0F	; 15
     ee8:	19 f0       	breq	.+6      	; 0xef0 <setTimerLimit+0xae>
     eea:	9c 30       	cpi	r25, 0x0C	; 12
     eec:	09 f5       	brne	.+66     	; 0xf30 <setTimerLimit+0xee>
     eee:	0c c0       	rjmp	.+24     	; 0xf08 <setTimerLimit+0xc6>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     ef0:	82 30       	cpi	r24, 0x02	; 2
     ef2:	31 f0       	breq	.+12     	; 0xf00 <setTimerLimit+0xbe>
     ef4:	83 30       	cpi	r24, 0x03	; 3
     ef6:	11 f0       	breq	.+4      	; 0xefc <setTimerLimit+0xba>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     ef8:	ee e4       	ldi	r30, 0x4E	; 78
     efa:	03 c0       	rjmp	.+6      	; 0xf02 <setTimerLimit+0xc0>
		case 2:
		return _TIMER2;
		case 3:
		return _TIMER3;
     efc:	ea e8       	ldi	r30, 0x8A	; 138
     efe:	01 c0       	rjmp	.+2      	; 0xf02 <setTimerLimit+0xc0>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
     f00:	e5 e4       	ldi	r30, 0x45	; 69
				case PhaseCorrect_8:	case PhaseCorrect_9:	case PhaseCorrect_10:
				case FastPWM_8:	case FastPWM_9:	case FastPWM_10:
				break;
				case CTC_OCR:	case Phase_FrequencyCorrect_OCR:
				case PhaseCorrect_OCR: case FastPWM_OCR:
					_REG16((_returnTimerAddress(timer)-4))._val = val;
     f02:	f0 e0       	ldi	r31, 0x00	; 0
     f04:	34 97       	sbiw	r30, 0x04	; 4
     f06:	10 c0       	rjmp	.+32     	; 0xf28 <setTimerLimit+0xe6>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     f08:	82 30       	cpi	r24, 0x02	; 2
     f0a:	19 f0       	breq	.+6      	; 0xf12 <setTimerLimit+0xd0>
     f0c:	83 30       	cpi	r24, 0x03	; 3
     f0e:	29 f4       	brne	.+10     	; 0xf1a <setTimerLimit+0xd8>
     f10:	02 c0       	rjmp	.+4      	; 0xf16 <setTimerLimit+0xd4>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
     f12:	95 e4       	ldi	r25, 0x45	; 69
     f14:	03 c0       	rjmp	.+6      	; 0xf1c <setTimerLimit+0xda>
		case 3:
		return _TIMER3;
     f16:	9a e8       	ldi	r25, 0x8A	; 138
     f18:	01 c0       	rjmp	.+2      	; 0xf1c <setTimerLimit+0xda>
	switch(timer)
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     f1a:	9e e4       	ldi	r25, 0x4E	; 78
				case PhaseCorrect_OCR: case FastPWM_OCR:
					_REG16((_returnTimerAddress(timer)-4))._val = val;
				break;
				case CTC_ICR:	case Phase_FrequencyCorrect_ICR:
				case PhaseCorrect_ICR:	case FastPWM_ICR:
					_REG16(_returnTimerAddress(timer)-(7+timer))._val = val;
     f1c:	e9 ef       	ldi	r30, 0xF9	; 249
     f1e:	ff ef       	ldi	r31, 0xFF	; 255
     f20:	e8 1b       	sub	r30, r24
     f22:	f1 09       	sbc	r31, r1
     f24:	e9 0f       	add	r30, r25
     f26:	f1 1d       	adc	r31, r1
     f28:	71 83       	std	Z+1, r23	; 0x01
     f2a:	60 83       	st	Z, r22
				default:
				return -1;
			}
		}	break;
	}
	return 0;
     f2c:	80 e0       	ldi	r24, 0x00	; 0
     f2e:	08 95       	ret
				case CTC_ICR:	case Phase_FrequencyCorrect_ICR:
				case PhaseCorrect_ICR:	case FastPWM_ICR:
					_REG16(_returnTimerAddress(timer)-(7+timer))._val = val;
				break;
				default:
				return -1;
     f30:	8f ef       	ldi	r24, 0xFF	; 255
			}
		}	break;
	}
	return 0;
}
     f32:	08 95       	ret

00000f34 <getLimitInfo>:
@param	timer	timer 종류
@return	그 timer의 최댓값(TOP) 반환
*/
unsigned int getLimitInfo(unsigned char timer)
{
		switch(timer)
     f34:	81 30       	cpi	r24, 0x01	; 1
     f36:	71 f1       	breq	.+92     	; 0xf94 <getLimitInfo+0x60>
     f38:	81 30       	cpi	r24, 0x01	; 1
     f3a:	30 f0       	brcs	.+12     	; 0xf48 <getLimitInfo+0x14>
     f3c:	82 30       	cpi	r24, 0x02	; 2
     f3e:	21 f0       	breq	.+8      	; 0xf48 <getLimitInfo+0x14>
     f40:	83 30       	cpi	r24, 0x03	; 3
     f42:	09 f0       	breq	.+2      	; 0xf46 <getLimitInfo+0x12>
     f44:	81 c0       	rjmp	.+258    	; 0x1048 <getLimitInfo+0x114>
     f46:	26 c0       	rjmp	.+76     	; 0xf94 <getLimitInfo+0x60>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     f48:	81 30       	cpi	r24, 0x01	; 1
     f4a:	19 f0       	breq	.+6      	; 0xf52 <getLimitInfo+0x1e>
     f4c:	82 30       	cpi	r24, 0x02	; 2
     f4e:	29 f4       	brne	.+10     	; 0xf5a <getLimitInfo+0x26>
     f50:	02 c0       	rjmp	.+4      	; 0xf56 <getLimitInfo+0x22>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     f52:	ee e4       	ldi	r30, 0x4E	; 78
     f54:	03 c0       	rjmp	.+6      	; 0xf5c <getLimitInfo+0x28>
		case 2:
		return _TIMER2;
     f56:	e5 e4       	ldi	r30, 0x45	; 69
     f58:	01 c0       	rjmp	.+2      	; 0xf5c <getLimitInfo+0x28>
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
	{
		case 0:
		return _TIMER0;
     f5a:	e3 e5       	ldi	r30, 0x53	; 83
{
		switch(timer)
		{
			case 0: case 2:
			{
				volatile _TCCR8_t *const timer8 = (void *)(_returnTimerAddress(timer));
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
				unsigned char temp = (timer8->_WGMH << 1) | (timer8->_WGML);
     f5e:	90 81       	ld	r25, Z
     f60:	96 95       	lsr	r25
     f62:	96 95       	lsr	r25
     f64:	20 81       	ld	r18, Z
     f66:	22 95       	swap	r18
     f68:	26 95       	lsr	r18
     f6a:	26 95       	lsr	r18
     f6c:	21 70       	andi	r18, 0x01	; 1
     f6e:	92 70       	andi	r25, 0x02	; 2
     f70:	92 2b       	or	r25, r18
				if(temp !=0)
     f72:	09 f4       	brne	.+2      	; 0xf76 <getLimitInfo+0x42>
     f74:	6c c0       	rjmp	.+216    	; 0x104e <getLimitInfo+0x11a>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     f76:	81 30       	cpi	r24, 0x01	; 1
     f78:	19 f0       	breq	.+6      	; 0xf80 <getLimitInfo+0x4c>
     f7a:	82 30       	cpi	r24, 0x02	; 2
     f7c:	29 f4       	brne	.+10     	; 0xf88 <getLimitInfo+0x54>
     f7e:	02 c0       	rjmp	.+4      	; 0xf84 <getLimitInfo+0x50>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     f80:	ee e4       	ldi	r30, 0x4E	; 78
     f82:	03 c0       	rjmp	.+6      	; 0xf8a <getLimitInfo+0x56>
		case 2:
		return _TIMER2;
     f84:	e5 e4       	ldi	r30, 0x45	; 69
     f86:	01 c0       	rjmp	.+2      	; 0xf8a <getLimitInfo+0x56>
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
	{
		case 0:
		return _TIMER0;
     f88:	e3 e5       	ldi	r30, 0x53	; 83
			case 0: case 2:
			{
				volatile _TCCR8_t *const timer8 = (void *)(_returnTimerAddress(timer));
				unsigned char temp = (timer8->_WGMH << 1) | (timer8->_WGML);
				if(temp !=0)
					return (*(volatile uint8_t *)(_returnTimerAddress(timer)-2));
     f8a:	f0 e0       	ldi	r31, 0x00	; 0
     f8c:	32 97       	sbiw	r30, 0x02	; 2
     f8e:	20 81       	ld	r18, Z
     f90:	30 e0       	ldi	r19, 0x00	; 0
     f92:	5f c0       	rjmp	.+190    	; 0x1052 <getLimitInfo+0x11e>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
     f94:	82 30       	cpi	r24, 0x02	; 2
     f96:	19 f0       	breq	.+6      	; 0xf9e <getLimitInfo+0x6a>
     f98:	83 30       	cpi	r24, 0x03	; 3
     f9a:	29 f4       	brne	.+10     	; 0xfa6 <getLimitInfo+0x72>
     f9c:	02 c0       	rjmp	.+4      	; 0xfa2 <getLimitInfo+0x6e>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
     f9e:	e5 e4       	ldi	r30, 0x45	; 69
     fa0:	03 c0       	rjmp	.+6      	; 0xfa8 <getLimitInfo+0x74>
		case 3:
		return _TIMER3;
     fa2:	ea e8       	ldi	r30, 0x8A	; 138
     fa4:	01 c0       	rjmp	.+2      	; 0xfa8 <getLimitInfo+0x74>
	switch(timer)
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
     fa6:	ee e4       	ldi	r30, 0x4E	; 78
					//return _REG16(_returnTimerAddress(timer)-2)._val;
				return 0xff;
			}
			case 1: case 3:
			{
				volatile _TCCR16_t * const timer16 = (void *)_returnTimerAddress(timer);
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
				unsigned char temp = ((timer16->b._WGMH)<<2) | (timer16->a._WGML);
     faa:	90 81       	ld	r25, Z
     fac:	96 95       	lsr	r25
     fae:	21 81       	ldd	r18, Z+1	; 0x01
     fb0:	23 70       	andi	r18, 0x03	; 3
     fb2:	9c 70       	andi	r25, 0x0C	; 12
     fb4:	92 2b       	or	r25, r18
				switch(temp)
     fb6:	97 30       	cpi	r25, 0x07	; 7
     fb8:	29 f1       	breq	.+74     	; 0x1004 <getLimitInfo+0xd0>
     fba:	98 30       	cpi	r25, 0x08	; 8
     fbc:	78 f4       	brcc	.+30     	; 0xfdc <getLimitInfo+0xa8>
     fbe:	93 30       	cpi	r25, 0x03	; 3
     fc0:	09 f1       	breq	.+66     	; 0x1004 <getLimitInfo+0xd0>
     fc2:	94 30       	cpi	r25, 0x04	; 4
     fc4:	30 f4       	brcc	.+12     	; 0xfd2 <getLimitInfo+0x9e>
     fc6:	91 30       	cpi	r25, 0x01	; 1
     fc8:	09 f4       	brne	.+2      	; 0xfcc <getLimitInfo+0x98>
     fca:	41 c0       	rjmp	.+130    	; 0x104e <getLimitInfo+0x11a>
     fcc:	92 30       	cpi	r25, 0x02	; 2
     fce:	b8 f4       	brcc	.+46     	; 0xffe <getLimitInfo+0xca>
     fd0:	13 c0       	rjmp	.+38     	; 0xff8 <getLimitInfo+0xc4>
     fd2:	95 30       	cpi	r25, 0x05	; 5
     fd4:	e1 f1       	breq	.+120    	; 0x104e <getLimitInfo+0x11a>
     fd6:	96 30       	cpi	r25, 0x06	; 6
     fd8:	90 f4       	brcc	.+36     	; 0xffe <getLimitInfo+0xca>
     fda:	17 c0       	rjmp	.+46     	; 0x100a <getLimitInfo+0xd6>
     fdc:	9b 30       	cpi	r25, 0x0B	; 11
     fde:	a9 f0       	breq	.+42     	; 0x100a <getLimitInfo+0xd6>
     fe0:	9c 30       	cpi	r25, 0x0C	; 12
     fe2:	18 f4       	brcc	.+6      	; 0xfea <getLimitInfo+0xb6>
     fe4:	99 30       	cpi	r25, 0x09	; 9
     fe6:	e9 f4       	brne	.+58     	; 0x1022 <getLimitInfo+0xee>
     fe8:	10 c0       	rjmp	.+32     	; 0x100a <getLimitInfo+0xd6>
     fea:	9e 30       	cpi	r25, 0x0E	; 14
     fec:	d1 f0       	breq	.+52     	; 0x1022 <getLimitInfo+0xee>
     fee:	9f 30       	cpi	r25, 0x0F	; 15
     ff0:	61 f0       	breq	.+24     	; 0x100a <getLimitInfo+0xd6>
     ff2:	9c 30       	cpi	r25, 0x0C	; 12
     ff4:	49 f5       	brne	.+82     	; 0x1048 <getLimitInfo+0x114>
     ff6:	15 c0       	rjmp	.+42     	; 0x1022 <getLimitInfo+0xee>
				{
					case Normal:
					return 0xffff;
     ff8:	2f ef       	ldi	r18, 0xFF	; 255
     ffa:	3f ef       	ldi	r19, 0xFF	; 255
     ffc:	2a c0       	rjmp	.+84     	; 0x1052 <getLimitInfo+0x11e>
					case PhaseCorrect_8:	case FastPWM_8:
					return 0x00ff;
					case PhaseCorrect_9:	case FastPWM_9:	
					return 0x01ff;
     ffe:	2f ef       	ldi	r18, 0xFF	; 255
    1000:	31 e0       	ldi	r19, 0x01	; 1
    1002:	27 c0       	rjmp	.+78     	; 0x1052 <getLimitInfo+0x11e>
					case PhaseCorrect_10:		case FastPWM_10:
					return 0x03ff;
    1004:	2f ef       	ldi	r18, 0xFF	; 255
    1006:	33 e0       	ldi	r19, 0x03	; 3
    1008:	24 c0       	rjmp	.+72     	; 0x1052 <getLimitInfo+0x11e>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
    100a:	82 30       	cpi	r24, 0x02	; 2
    100c:	31 f0       	breq	.+12     	; 0x101a <getLimitInfo+0xe6>
    100e:	83 30       	cpi	r24, 0x03	; 3
    1010:	11 f0       	breq	.+4      	; 0x1016 <getLimitInfo+0xe2>
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
    1012:	ee e4       	ldi	r30, 0x4E	; 78
    1014:	03 c0       	rjmp	.+6      	; 0x101c <getLimitInfo+0xe8>
		case 2:
		return _TIMER2;
		case 3:
		return _TIMER3;
    1016:	ea e8       	ldi	r30, 0x8A	; 138
    1018:	01 c0       	rjmp	.+2      	; 0x101c <getLimitInfo+0xe8>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
    101a:	e5 e4       	ldi	r30, 0x45	; 69
					return 0x01ff;
					case PhaseCorrect_10:		case FastPWM_10:
					return 0x03ff;
					case CTC_OCR:	case Phase_FrequencyCorrect_OCR:
					case PhaseCorrect_OCR: case FastPWM_OCR:
					return _REG16(_returnTimerAddress(timer)-4)._val;	//OCRnA value return
    101c:	f0 e0       	ldi	r31, 0x00	; 0
    101e:	34 97       	sbiw	r30, 0x04	; 4
    1020:	10 c0       	rjmp	.+32     	; 0x1042 <getLimitInfo+0x10e>
 */ 

#include "timer_simple.h"
inline unsigned char _returnTimerAddress(unsigned char timer)
{
	switch(timer)
    1022:	82 30       	cpi	r24, 0x02	; 2
    1024:	19 f0       	breq	.+6      	; 0x102c <getLimitInfo+0xf8>
    1026:	83 30       	cpi	r24, 0x03	; 3
    1028:	29 f4       	brne	.+10     	; 0x1034 <getLimitInfo+0x100>
    102a:	02 c0       	rjmp	.+4      	; 0x1030 <getLimitInfo+0xfc>
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
		case 2:
		return _TIMER2;
    102c:	95 e4       	ldi	r25, 0x45	; 69
    102e:	03 c0       	rjmp	.+6      	; 0x1036 <getLimitInfo+0x102>
		case 3:
		return _TIMER3;
    1030:	9a e8       	ldi	r25, 0x8A	; 138
    1032:	01 c0       	rjmp	.+2      	; 0x1036 <getLimitInfo+0x102>
	switch(timer)
	{
		case 0:
		return _TIMER0;
		case 1:
		return _TIMER1;
    1034:	9e e4       	ldi	r25, 0x4E	; 78
					case PhaseCorrect_OCR: case FastPWM_OCR:
					return _REG16(_returnTimerAddress(timer)-4)._val;	//OCRnA value return
					break;
					case CTC_ICR:	case Phase_FrequencyCorrect_ICR:
					case PhaseCorrect_ICR:	case FastPWM_ICR:
					return _REG16(_returnTimerAddress(timer)-(7+timer))._val;	//ICRn value return
    1036:	e9 ef       	ldi	r30, 0xF9	; 249
    1038:	ff ef       	ldi	r31, 0xFF	; 255
    103a:	e8 1b       	sub	r30, r24
    103c:	f1 09       	sbc	r31, r1
    103e:	e9 0f       	add	r30, r25
    1040:	f1 1d       	adc	r31, r1
    1042:	20 81       	ld	r18, Z
    1044:	31 81       	ldd	r19, Z+1	; 0x01
    1046:	05 c0       	rjmp	.+10     	; 0x1052 <getLimitInfo+0x11e>
					default:
					return 0;
				}
			}	break;
		}
		return 0;
    1048:	20 e0       	ldi	r18, 0x00	; 0
    104a:	30 e0       	ldi	r19, 0x00	; 0
    104c:	02 c0       	rjmp	.+4      	; 0x1052 <getLimitInfo+0x11e>
				switch(temp)
				{
					case Normal:
					return 0xffff;
					case PhaseCorrect_8:	case FastPWM_8:
					return 0x00ff;
    104e:	2f ef       	ldi	r18, 0xFF	; 255
    1050:	30 e0       	ldi	r19, 0x00	; 0
					return 0;
				}
			}	break;
		}
		return 0;
}
    1052:	c9 01       	movw	r24, r18
    1054:	08 95       	ret

00001056 <__vector_16>:


ISR(TIMER0_OVF_vect){
    1056:	1f 92       	push	r1
    1058:	0f 92       	push	r0
    105a:	0f b6       	in	r0, 0x3f	; 63
    105c:	0f 92       	push	r0
    105e:	0b b6       	in	r0, 0x3b	; 59
    1060:	0f 92       	push	r0
    1062:	11 24       	eor	r1, r1
    1064:	2f 93       	push	r18
    1066:	3f 93       	push	r19
    1068:	4f 93       	push	r20
    106a:	5f 93       	push	r21
    106c:	6f 93       	push	r22
    106e:	7f 93       	push	r23
    1070:	8f 93       	push	r24
    1072:	9f 93       	push	r25
    1074:	af 93       	push	r26
    1076:	bf 93       	push	r27
    1078:	ef 93       	push	r30
    107a:	ff 93       	push	r31
	_timer_interrupt._timer8_interrupt[0][INT_OVF]();
    107c:	e0 91 18 01 	lds	r30, 0x0118
    1080:	f0 91 19 01 	lds	r31, 0x0119
    1084:	09 95       	icall
}
    1086:	ff 91       	pop	r31
    1088:	ef 91       	pop	r30
    108a:	bf 91       	pop	r27
    108c:	af 91       	pop	r26
    108e:	9f 91       	pop	r25
    1090:	8f 91       	pop	r24
    1092:	7f 91       	pop	r23
    1094:	6f 91       	pop	r22
    1096:	5f 91       	pop	r21
    1098:	4f 91       	pop	r20
    109a:	3f 91       	pop	r19
    109c:	2f 91       	pop	r18
    109e:	0f 90       	pop	r0
    10a0:	0b be       	out	0x3b, r0	; 59
    10a2:	0f 90       	pop	r0
    10a4:	0f be       	out	0x3f, r0	; 63
    10a6:	0f 90       	pop	r0
    10a8:	1f 90       	pop	r1
    10aa:	18 95       	reti

000010ac <__vector_15>:

ISR(TIMER0_COMP_vect){
    10ac:	1f 92       	push	r1
    10ae:	0f 92       	push	r0
    10b0:	0f b6       	in	r0, 0x3f	; 63
    10b2:	0f 92       	push	r0
    10b4:	0b b6       	in	r0, 0x3b	; 59
    10b6:	0f 92       	push	r0
    10b8:	11 24       	eor	r1, r1
    10ba:	2f 93       	push	r18
    10bc:	3f 93       	push	r19
    10be:	4f 93       	push	r20
    10c0:	5f 93       	push	r21
    10c2:	6f 93       	push	r22
    10c4:	7f 93       	push	r23
    10c6:	8f 93       	push	r24
    10c8:	9f 93       	push	r25
    10ca:	af 93       	push	r26
    10cc:	bf 93       	push	r27
    10ce:	ef 93       	push	r30
    10d0:	ff 93       	push	r31
	_timer_interrupt._timer8_interrupt[0][INT_COMP]();
    10d2:	e0 91 1a 01 	lds	r30, 0x011A
    10d6:	f0 91 1b 01 	lds	r31, 0x011B
    10da:	09 95       	icall
}
    10dc:	ff 91       	pop	r31
    10de:	ef 91       	pop	r30
    10e0:	bf 91       	pop	r27
    10e2:	af 91       	pop	r26
    10e4:	9f 91       	pop	r25
    10e6:	8f 91       	pop	r24
    10e8:	7f 91       	pop	r23
    10ea:	6f 91       	pop	r22
    10ec:	5f 91       	pop	r21
    10ee:	4f 91       	pop	r20
    10f0:	3f 91       	pop	r19
    10f2:	2f 91       	pop	r18
    10f4:	0f 90       	pop	r0
    10f6:	0b be       	out	0x3b, r0	; 59
    10f8:	0f 90       	pop	r0
    10fa:	0f be       	out	0x3f, r0	; 63
    10fc:	0f 90       	pop	r0
    10fe:	1f 90       	pop	r1
    1100:	18 95       	reti

00001102 <__vector_14>:

ISR(TIMER1_OVF_vect){
    1102:	1f 92       	push	r1
    1104:	0f 92       	push	r0
    1106:	0f b6       	in	r0, 0x3f	; 63
    1108:	0f 92       	push	r0
    110a:	0b b6       	in	r0, 0x3b	; 59
    110c:	0f 92       	push	r0
    110e:	11 24       	eor	r1, r1
    1110:	2f 93       	push	r18
    1112:	3f 93       	push	r19
    1114:	4f 93       	push	r20
    1116:	5f 93       	push	r21
    1118:	6f 93       	push	r22
    111a:	7f 93       	push	r23
    111c:	8f 93       	push	r24
    111e:	9f 93       	push	r25
    1120:	af 93       	push	r26
    1122:	bf 93       	push	r27
    1124:	ef 93       	push	r30
    1126:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[0][INT_OVF]();
    1128:	e0 91 20 01 	lds	r30, 0x0120
    112c:	f0 91 21 01 	lds	r31, 0x0121
    1130:	09 95       	icall
}
    1132:	ff 91       	pop	r31
    1134:	ef 91       	pop	r30
    1136:	bf 91       	pop	r27
    1138:	af 91       	pop	r26
    113a:	9f 91       	pop	r25
    113c:	8f 91       	pop	r24
    113e:	7f 91       	pop	r23
    1140:	6f 91       	pop	r22
    1142:	5f 91       	pop	r21
    1144:	4f 91       	pop	r20
    1146:	3f 91       	pop	r19
    1148:	2f 91       	pop	r18
    114a:	0f 90       	pop	r0
    114c:	0b be       	out	0x3b, r0	; 59
    114e:	0f 90       	pop	r0
    1150:	0f be       	out	0x3f, r0	; 63
    1152:	0f 90       	pop	r0
    1154:	1f 90       	pop	r1
    1156:	18 95       	reti

00001158 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    1158:	1f 92       	push	r1
    115a:	0f 92       	push	r0
    115c:	0f b6       	in	r0, 0x3f	; 63
    115e:	0f 92       	push	r0
    1160:	0b b6       	in	r0, 0x3b	; 59
    1162:	0f 92       	push	r0
    1164:	11 24       	eor	r1, r1
    1166:	2f 93       	push	r18
    1168:	3f 93       	push	r19
    116a:	4f 93       	push	r20
    116c:	5f 93       	push	r21
    116e:	6f 93       	push	r22
    1170:	7f 93       	push	r23
    1172:	8f 93       	push	r24
    1174:	9f 93       	push	r25
    1176:	af 93       	push	r26
    1178:	bf 93       	push	r27
    117a:	ef 93       	push	r30
    117c:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[0][INT_COMPA]();
    117e:	e0 91 24 01 	lds	r30, 0x0124
    1182:	f0 91 25 01 	lds	r31, 0x0125
    1186:	09 95       	icall
}
    1188:	ff 91       	pop	r31
    118a:	ef 91       	pop	r30
    118c:	bf 91       	pop	r27
    118e:	af 91       	pop	r26
    1190:	9f 91       	pop	r25
    1192:	8f 91       	pop	r24
    1194:	7f 91       	pop	r23
    1196:	6f 91       	pop	r22
    1198:	5f 91       	pop	r21
    119a:	4f 91       	pop	r20
    119c:	3f 91       	pop	r19
    119e:	2f 91       	pop	r18
    11a0:	0f 90       	pop	r0
    11a2:	0b be       	out	0x3b, r0	; 59
    11a4:	0f 90       	pop	r0
    11a6:	0f be       	out	0x3f, r0	; 63
    11a8:	0f 90       	pop	r0
    11aa:	1f 90       	pop	r1
    11ac:	18 95       	reti

000011ae <__vector_13>:

ISR(TIMER1_COMPB_vect){
    11ae:	1f 92       	push	r1
    11b0:	0f 92       	push	r0
    11b2:	0f b6       	in	r0, 0x3f	; 63
    11b4:	0f 92       	push	r0
    11b6:	0b b6       	in	r0, 0x3b	; 59
    11b8:	0f 92       	push	r0
    11ba:	11 24       	eor	r1, r1
    11bc:	2f 93       	push	r18
    11be:	3f 93       	push	r19
    11c0:	4f 93       	push	r20
    11c2:	5f 93       	push	r21
    11c4:	6f 93       	push	r22
    11c6:	7f 93       	push	r23
    11c8:	8f 93       	push	r24
    11ca:	9f 93       	push	r25
    11cc:	af 93       	push	r26
    11ce:	bf 93       	push	r27
    11d0:	ef 93       	push	r30
    11d2:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[0][INT_COMPB]();
    11d4:	e0 91 22 01 	lds	r30, 0x0122
    11d8:	f0 91 23 01 	lds	r31, 0x0123
    11dc:	09 95       	icall
}
    11de:	ff 91       	pop	r31
    11e0:	ef 91       	pop	r30
    11e2:	bf 91       	pop	r27
    11e4:	af 91       	pop	r26
    11e6:	9f 91       	pop	r25
    11e8:	8f 91       	pop	r24
    11ea:	7f 91       	pop	r23
    11ec:	6f 91       	pop	r22
    11ee:	5f 91       	pop	r21
    11f0:	4f 91       	pop	r20
    11f2:	3f 91       	pop	r19
    11f4:	2f 91       	pop	r18
    11f6:	0f 90       	pop	r0
    11f8:	0b be       	out	0x3b, r0	; 59
    11fa:	0f 90       	pop	r0
    11fc:	0f be       	out	0x3f, r0	; 63
    11fe:	0f 90       	pop	r0
    1200:	1f 90       	pop	r1
    1202:	18 95       	reti

00001204 <__vector_24>:

ISR(TIMER1_COMPC_vect){
    1204:	1f 92       	push	r1
    1206:	0f 92       	push	r0
    1208:	0f b6       	in	r0, 0x3f	; 63
    120a:	0f 92       	push	r0
    120c:	0b b6       	in	r0, 0x3b	; 59
    120e:	0f 92       	push	r0
    1210:	11 24       	eor	r1, r1
    1212:	2f 93       	push	r18
    1214:	3f 93       	push	r19
    1216:	4f 93       	push	r20
    1218:	5f 93       	push	r21
    121a:	6f 93       	push	r22
    121c:	7f 93       	push	r23
    121e:	8f 93       	push	r24
    1220:	9f 93       	push	r25
    1222:	af 93       	push	r26
    1224:	bf 93       	push	r27
    1226:	ef 93       	push	r30
    1228:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[0][INT_COMPC]();
    122a:	e0 91 28 01 	lds	r30, 0x0128
    122e:	f0 91 29 01 	lds	r31, 0x0129
    1232:	09 95       	icall
}
    1234:	ff 91       	pop	r31
    1236:	ef 91       	pop	r30
    1238:	bf 91       	pop	r27
    123a:	af 91       	pop	r26
    123c:	9f 91       	pop	r25
    123e:	8f 91       	pop	r24
    1240:	7f 91       	pop	r23
    1242:	6f 91       	pop	r22
    1244:	5f 91       	pop	r21
    1246:	4f 91       	pop	r20
    1248:	3f 91       	pop	r19
    124a:	2f 91       	pop	r18
    124c:	0f 90       	pop	r0
    124e:	0b be       	out	0x3b, r0	; 59
    1250:	0f 90       	pop	r0
    1252:	0f be       	out	0x3f, r0	; 63
    1254:	0f 90       	pop	r0
    1256:	1f 90       	pop	r1
    1258:	18 95       	reti

0000125a <__vector_11>:

ISR(TIMER1_CAPT_vect){
    125a:	1f 92       	push	r1
    125c:	0f 92       	push	r0
    125e:	0f b6       	in	r0, 0x3f	; 63
    1260:	0f 92       	push	r0
    1262:	0b b6       	in	r0, 0x3b	; 59
    1264:	0f 92       	push	r0
    1266:	11 24       	eor	r1, r1
    1268:	2f 93       	push	r18
    126a:	3f 93       	push	r19
    126c:	4f 93       	push	r20
    126e:	5f 93       	push	r21
    1270:	6f 93       	push	r22
    1272:	7f 93       	push	r23
    1274:	8f 93       	push	r24
    1276:	9f 93       	push	r25
    1278:	af 93       	push	r26
    127a:	bf 93       	push	r27
    127c:	ef 93       	push	r30
    127e:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[0][INT_CAPT]();
    1280:	e0 91 26 01 	lds	r30, 0x0126
    1284:	f0 91 27 01 	lds	r31, 0x0127
    1288:	09 95       	icall
}
    128a:	ff 91       	pop	r31
    128c:	ef 91       	pop	r30
    128e:	bf 91       	pop	r27
    1290:	af 91       	pop	r26
    1292:	9f 91       	pop	r25
    1294:	8f 91       	pop	r24
    1296:	7f 91       	pop	r23
    1298:	6f 91       	pop	r22
    129a:	5f 91       	pop	r21
    129c:	4f 91       	pop	r20
    129e:	3f 91       	pop	r19
    12a0:	2f 91       	pop	r18
    12a2:	0f 90       	pop	r0
    12a4:	0b be       	out	0x3b, r0	; 59
    12a6:	0f 90       	pop	r0
    12a8:	0f be       	out	0x3f, r0	; 63
    12aa:	0f 90       	pop	r0
    12ac:	1f 90       	pop	r1
    12ae:	18 95       	reti

000012b0 <__vector_10>:

ISR(TIMER2_OVF_vect){
    12b0:	1f 92       	push	r1
    12b2:	0f 92       	push	r0
    12b4:	0f b6       	in	r0, 0x3f	; 63
    12b6:	0f 92       	push	r0
    12b8:	0b b6       	in	r0, 0x3b	; 59
    12ba:	0f 92       	push	r0
    12bc:	11 24       	eor	r1, r1
    12be:	2f 93       	push	r18
    12c0:	3f 93       	push	r19
    12c2:	4f 93       	push	r20
    12c4:	5f 93       	push	r21
    12c6:	6f 93       	push	r22
    12c8:	7f 93       	push	r23
    12ca:	8f 93       	push	r24
    12cc:	9f 93       	push	r25
    12ce:	af 93       	push	r26
    12d0:	bf 93       	push	r27
    12d2:	ef 93       	push	r30
    12d4:	ff 93       	push	r31
	_timer_interrupt._timer8_interrupt[1][INT_OVF]();
    12d6:	e0 91 1c 01 	lds	r30, 0x011C
    12da:	f0 91 1d 01 	lds	r31, 0x011D
    12de:	09 95       	icall
}
    12e0:	ff 91       	pop	r31
    12e2:	ef 91       	pop	r30
    12e4:	bf 91       	pop	r27
    12e6:	af 91       	pop	r26
    12e8:	9f 91       	pop	r25
    12ea:	8f 91       	pop	r24
    12ec:	7f 91       	pop	r23
    12ee:	6f 91       	pop	r22
    12f0:	5f 91       	pop	r21
    12f2:	4f 91       	pop	r20
    12f4:	3f 91       	pop	r19
    12f6:	2f 91       	pop	r18
    12f8:	0f 90       	pop	r0
    12fa:	0b be       	out	0x3b, r0	; 59
    12fc:	0f 90       	pop	r0
    12fe:	0f be       	out	0x3f, r0	; 63
    1300:	0f 90       	pop	r0
    1302:	1f 90       	pop	r1
    1304:	18 95       	reti

00001306 <__vector_9>:

ISR(TIMER2_COMP_vect){
    1306:	1f 92       	push	r1
    1308:	0f 92       	push	r0
    130a:	0f b6       	in	r0, 0x3f	; 63
    130c:	0f 92       	push	r0
    130e:	0b b6       	in	r0, 0x3b	; 59
    1310:	0f 92       	push	r0
    1312:	11 24       	eor	r1, r1
    1314:	2f 93       	push	r18
    1316:	3f 93       	push	r19
    1318:	4f 93       	push	r20
    131a:	5f 93       	push	r21
    131c:	6f 93       	push	r22
    131e:	7f 93       	push	r23
    1320:	8f 93       	push	r24
    1322:	9f 93       	push	r25
    1324:	af 93       	push	r26
    1326:	bf 93       	push	r27
    1328:	ef 93       	push	r30
    132a:	ff 93       	push	r31
	_timer_interrupt._timer8_interrupt[1][INT_COMP]();
    132c:	e0 91 1e 01 	lds	r30, 0x011E
    1330:	f0 91 1f 01 	lds	r31, 0x011F
    1334:	09 95       	icall
}
    1336:	ff 91       	pop	r31
    1338:	ef 91       	pop	r30
    133a:	bf 91       	pop	r27
    133c:	af 91       	pop	r26
    133e:	9f 91       	pop	r25
    1340:	8f 91       	pop	r24
    1342:	7f 91       	pop	r23
    1344:	6f 91       	pop	r22
    1346:	5f 91       	pop	r21
    1348:	4f 91       	pop	r20
    134a:	3f 91       	pop	r19
    134c:	2f 91       	pop	r18
    134e:	0f 90       	pop	r0
    1350:	0b be       	out	0x3b, r0	; 59
    1352:	0f 90       	pop	r0
    1354:	0f be       	out	0x3f, r0	; 63
    1356:	0f 90       	pop	r0
    1358:	1f 90       	pop	r1
    135a:	18 95       	reti

0000135c <__vector_29>:

ISR(TIMER3_OVF_vect){
    135c:	1f 92       	push	r1
    135e:	0f 92       	push	r0
    1360:	0f b6       	in	r0, 0x3f	; 63
    1362:	0f 92       	push	r0
    1364:	0b b6       	in	r0, 0x3b	; 59
    1366:	0f 92       	push	r0
    1368:	11 24       	eor	r1, r1
    136a:	2f 93       	push	r18
    136c:	3f 93       	push	r19
    136e:	4f 93       	push	r20
    1370:	5f 93       	push	r21
    1372:	6f 93       	push	r22
    1374:	7f 93       	push	r23
    1376:	8f 93       	push	r24
    1378:	9f 93       	push	r25
    137a:	af 93       	push	r26
    137c:	bf 93       	push	r27
    137e:	ef 93       	push	r30
    1380:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[1][INT_OVF]();
    1382:	e0 91 2a 01 	lds	r30, 0x012A
    1386:	f0 91 2b 01 	lds	r31, 0x012B
    138a:	09 95       	icall
}
    138c:	ff 91       	pop	r31
    138e:	ef 91       	pop	r30
    1390:	bf 91       	pop	r27
    1392:	af 91       	pop	r26
    1394:	9f 91       	pop	r25
    1396:	8f 91       	pop	r24
    1398:	7f 91       	pop	r23
    139a:	6f 91       	pop	r22
    139c:	5f 91       	pop	r21
    139e:	4f 91       	pop	r20
    13a0:	3f 91       	pop	r19
    13a2:	2f 91       	pop	r18
    13a4:	0f 90       	pop	r0
    13a6:	0b be       	out	0x3b, r0	; 59
    13a8:	0f 90       	pop	r0
    13aa:	0f be       	out	0x3f, r0	; 63
    13ac:	0f 90       	pop	r0
    13ae:	1f 90       	pop	r1
    13b0:	18 95       	reti

000013b2 <__vector_26>:

ISR(TIMER3_COMPA_vect){
    13b2:	1f 92       	push	r1
    13b4:	0f 92       	push	r0
    13b6:	0f b6       	in	r0, 0x3f	; 63
    13b8:	0f 92       	push	r0
    13ba:	0b b6       	in	r0, 0x3b	; 59
    13bc:	0f 92       	push	r0
    13be:	11 24       	eor	r1, r1
    13c0:	2f 93       	push	r18
    13c2:	3f 93       	push	r19
    13c4:	4f 93       	push	r20
    13c6:	5f 93       	push	r21
    13c8:	6f 93       	push	r22
    13ca:	7f 93       	push	r23
    13cc:	8f 93       	push	r24
    13ce:	9f 93       	push	r25
    13d0:	af 93       	push	r26
    13d2:	bf 93       	push	r27
    13d4:	ef 93       	push	r30
    13d6:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[1][INT_COMPA]();
    13d8:	e0 91 2e 01 	lds	r30, 0x012E
    13dc:	f0 91 2f 01 	lds	r31, 0x012F
    13e0:	09 95       	icall
}
    13e2:	ff 91       	pop	r31
    13e4:	ef 91       	pop	r30
    13e6:	bf 91       	pop	r27
    13e8:	af 91       	pop	r26
    13ea:	9f 91       	pop	r25
    13ec:	8f 91       	pop	r24
    13ee:	7f 91       	pop	r23
    13f0:	6f 91       	pop	r22
    13f2:	5f 91       	pop	r21
    13f4:	4f 91       	pop	r20
    13f6:	3f 91       	pop	r19
    13f8:	2f 91       	pop	r18
    13fa:	0f 90       	pop	r0
    13fc:	0b be       	out	0x3b, r0	; 59
    13fe:	0f 90       	pop	r0
    1400:	0f be       	out	0x3f, r0	; 63
    1402:	0f 90       	pop	r0
    1404:	1f 90       	pop	r1
    1406:	18 95       	reti

00001408 <__vector_27>:

ISR(TIMER3_COMPB_vect){
    1408:	1f 92       	push	r1
    140a:	0f 92       	push	r0
    140c:	0f b6       	in	r0, 0x3f	; 63
    140e:	0f 92       	push	r0
    1410:	0b b6       	in	r0, 0x3b	; 59
    1412:	0f 92       	push	r0
    1414:	11 24       	eor	r1, r1
    1416:	2f 93       	push	r18
    1418:	3f 93       	push	r19
    141a:	4f 93       	push	r20
    141c:	5f 93       	push	r21
    141e:	6f 93       	push	r22
    1420:	7f 93       	push	r23
    1422:	8f 93       	push	r24
    1424:	9f 93       	push	r25
    1426:	af 93       	push	r26
    1428:	bf 93       	push	r27
    142a:	ef 93       	push	r30
    142c:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[1][INT_COMPB]();
    142e:	e0 91 2c 01 	lds	r30, 0x012C
    1432:	f0 91 2d 01 	lds	r31, 0x012D
    1436:	09 95       	icall
}
    1438:	ff 91       	pop	r31
    143a:	ef 91       	pop	r30
    143c:	bf 91       	pop	r27
    143e:	af 91       	pop	r26
    1440:	9f 91       	pop	r25
    1442:	8f 91       	pop	r24
    1444:	7f 91       	pop	r23
    1446:	6f 91       	pop	r22
    1448:	5f 91       	pop	r21
    144a:	4f 91       	pop	r20
    144c:	3f 91       	pop	r19
    144e:	2f 91       	pop	r18
    1450:	0f 90       	pop	r0
    1452:	0b be       	out	0x3b, r0	; 59
    1454:	0f 90       	pop	r0
    1456:	0f be       	out	0x3f, r0	; 63
    1458:	0f 90       	pop	r0
    145a:	1f 90       	pop	r1
    145c:	18 95       	reti

0000145e <__vector_28>:

ISR(TIMER3_COMPC_vect){
    145e:	1f 92       	push	r1
    1460:	0f 92       	push	r0
    1462:	0f b6       	in	r0, 0x3f	; 63
    1464:	0f 92       	push	r0
    1466:	0b b6       	in	r0, 0x3b	; 59
    1468:	0f 92       	push	r0
    146a:	11 24       	eor	r1, r1
    146c:	2f 93       	push	r18
    146e:	3f 93       	push	r19
    1470:	4f 93       	push	r20
    1472:	5f 93       	push	r21
    1474:	6f 93       	push	r22
    1476:	7f 93       	push	r23
    1478:	8f 93       	push	r24
    147a:	9f 93       	push	r25
    147c:	af 93       	push	r26
    147e:	bf 93       	push	r27
    1480:	ef 93       	push	r30
    1482:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[1][INT_COMPC]();
    1484:	e0 91 32 01 	lds	r30, 0x0132
    1488:	f0 91 33 01 	lds	r31, 0x0133
    148c:	09 95       	icall
}
    148e:	ff 91       	pop	r31
    1490:	ef 91       	pop	r30
    1492:	bf 91       	pop	r27
    1494:	af 91       	pop	r26
    1496:	9f 91       	pop	r25
    1498:	8f 91       	pop	r24
    149a:	7f 91       	pop	r23
    149c:	6f 91       	pop	r22
    149e:	5f 91       	pop	r21
    14a0:	4f 91       	pop	r20
    14a2:	3f 91       	pop	r19
    14a4:	2f 91       	pop	r18
    14a6:	0f 90       	pop	r0
    14a8:	0b be       	out	0x3b, r0	; 59
    14aa:	0f 90       	pop	r0
    14ac:	0f be       	out	0x3f, r0	; 63
    14ae:	0f 90       	pop	r0
    14b0:	1f 90       	pop	r1
    14b2:	18 95       	reti

000014b4 <__vector_25>:

ISR(TIMER3_CAPT_vect){
    14b4:	1f 92       	push	r1
    14b6:	0f 92       	push	r0
    14b8:	0f b6       	in	r0, 0x3f	; 63
    14ba:	0f 92       	push	r0
    14bc:	0b b6       	in	r0, 0x3b	; 59
    14be:	0f 92       	push	r0
    14c0:	11 24       	eor	r1, r1
    14c2:	2f 93       	push	r18
    14c4:	3f 93       	push	r19
    14c6:	4f 93       	push	r20
    14c8:	5f 93       	push	r21
    14ca:	6f 93       	push	r22
    14cc:	7f 93       	push	r23
    14ce:	8f 93       	push	r24
    14d0:	9f 93       	push	r25
    14d2:	af 93       	push	r26
    14d4:	bf 93       	push	r27
    14d6:	ef 93       	push	r30
    14d8:	ff 93       	push	r31
	_timer_interrupt._timer16_interrupt[1][INT_CAPT]();
    14da:	e0 91 30 01 	lds	r30, 0x0130
    14de:	f0 91 31 01 	lds	r31, 0x0131
    14e2:	09 95       	icall
}
    14e4:	ff 91       	pop	r31
    14e6:	ef 91       	pop	r30
    14e8:	bf 91       	pop	r27
    14ea:	af 91       	pop	r26
    14ec:	9f 91       	pop	r25
    14ee:	8f 91       	pop	r24
    14f0:	7f 91       	pop	r23
    14f2:	6f 91       	pop	r22
    14f4:	5f 91       	pop	r21
    14f6:	4f 91       	pop	r20
    14f8:	3f 91       	pop	r19
    14fa:	2f 91       	pop	r18
    14fc:	0f 90       	pop	r0
    14fe:	0b be       	out	0x3b, r0	; 59
    1500:	0f 90       	pop	r0
    1502:	0f be       	out	0x3f, r0	; 63
    1504:	0f 90       	pop	r0
    1506:	1f 90       	pop	r1
    1508:	18 95       	reti

0000150a <_exit>:
    150a:	f8 94       	cli

0000150c <__stop_program>:
    150c:	ff cf       	rjmp	.-2      	; 0x150c <__stop_program>
