<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: property with disable iff
rc: 10 (means success: 0)
should_fail: 0
tags: 16.15
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>
defines: 
time_elapsed: 1.896s
ram usage: 44536 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpzhyk5b3s/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-8" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:8</a>: No timescale set for &#34;clk_gen&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-27" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:27</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-8" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:8</a>: Compile module &#34;work@clk_gen&#34;.

[INF:CP0303] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-27" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:27</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html#l-27" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv:27</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:59
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:60, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:61
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:62
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:63
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:64
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@clk_gen, id:65, file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:8, parent:work@top
  |vpiDefName:work@clk_gen
  |vpiFullName:work@clk_gen
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:14
      |vpiFullName:work@clk_gen
      |vpiStmt:
      \_assignment: , id:4, line:15
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (out), id:2, line:15
          |vpiName:out
          |vpiFullName:work@clk_gen.out
        |vpiRhs:
        \_constant: , id:3, line:15
          |vpiConstType:7
          |vpiSize:32
          |INT:0
  |vpiProcess:
  \_always: , id:5, line:18
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:6, line:18
      |vpiCondition:
      \_operation: , id:9, line:18
        |vpiOpType:35
        |vpiOperand:
        \_operation: , id:7, line:18
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (clk), id:8, line:18
            |vpiName:clk
        |vpiOperand:
        \_operation: , id:10, line:18
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (rst), id:11, line:18
            |vpiName:rst
      |vpiStmt:
      \_begin: , id:12, line:18
        |vpiFullName:work@clk_gen
        |vpiStmt:
        \_if_else: , id:14, line:19
          |vpiCondition:
          \_ref_obj: (rst), id:13, line:19
            |vpiName:rst
            |vpiFullName:work@clk_gen.rst
          |vpiStmt:
          \_assignment: , id:17, line:20
            |vpiLhs:
            \_ref_obj: (out), id:15, line:20
              |vpiName:out
              |vpiFullName:work@clk_gen.out
            |vpiRhs:
            \_constant: , id:16, line:20
              |vpiConstType:7
              |vpiSize:32
              |INT:0
          |vpiElseStmt:
          \_assignment: , id:20, line:22
            |vpiLhs:
            \_ref_obj: (out), id:18, line:22
              |vpiName:out
              |vpiFullName:work@clk_gen.out
            |vpiRhs:
            \_constant: , id:19, line:22
              |vpiConstType:7
              |vpiSize:32
              |INT:1
  |vpiPort:
  \_port: (rst), id:66, line:9
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:70
      |vpiActual:
      \_logic_net: (rst), id:69, line:9
        |vpiName:rst
        |vpiFullName:work@clk_gen.rst
  |vpiPort:
  \_port: (clk), id:67, line:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:72
      |vpiActual:
      \_logic_net: (clk), id:71, line:10
        |vpiName:clk
        |vpiFullName:work@clk_gen.clk
  |vpiPort:
  \_port: (out), id:68, line:11
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:74
      |vpiActual:
      \_logic_net: (out), id:73, line:11
        |vpiName:out
        |vpiFullName:work@clk_gen.out
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (rst), id:69, line:9
  |vpiNet:
  \_logic_net: (clk), id:71, line:10
  |vpiNet:
  \_logic_net: (out), id:73, line:11
|uhdmallModules:
\_module: work@top, id:75, file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:27, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:21
    |vpiStmt:
    \_begin: , id:22, line:35
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:25, line:36
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), id:23, line:36
          |vpiName:clk
          |vpiFullName:work@top.clk
        |vpiRhs:
        \_constant: , id:24, line:36
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , id:28, line:37
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rst), id:26, line:37
          |vpiName:rst
          |vpiFullName:work@top.rst
        |vpiRhs:
        \_constant: , id:27, line:37
          |vpiConstType:7
          |vpiSize:32
          |INT:1
  |vpiProcess:
  \_initial: , id:29
    |vpiStmt:
    \_begin: , id:30, line:46
      |vpiFullName:work@top
      |vpiStmt:
      \_forever_stmt: , id:31, line:47
        |vpiStmt:
        \_begin: , id:32, line:47
          |vpiFullName:work@top
          |vpiStmt:
          \_delay_control: , id:33, line:48
            |vpiStmt:
            \_assignment: , id:37, line:48
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (clk), id:34, line:48
                |vpiName:clk
                |vpiFullName:work@top.clk
              |vpiRhs:
              \_operation: , id:35, line:48
                |vpiOpType:4
                |vpiOperand:
                \_ref_obj: (clk), id:36, line:48
                  |vpiName:clk
                  |vpiFullName:work@top.clk
  |vpiProcess:
  \_initial: , id:38
    |vpiStmt:
    \_delay_control: , id:39, line:52
      |#1000
      |vpiStmt:
      \_sys_func_call: ($finish), id:40, line:52
        |vpiName:$finish
  |vpiNet:
  \_logic_net: (rst), id:76, line:29
    |vpiName:rst
    |vpiFullName:work@top.rst
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (clk), id:77, line:30
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (out), id:78, line:31
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top), id:79, file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:27
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiModule:
  \_module: work@clk_gen (dut), id:80, file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:33, parent:work@top
    |vpiDefName:work@clk_gen
    |vpiName:dut
    |vpiFullName:work@top.dut
    |vpiPort:
    \_port: (rst), id:44, line:9, parent:dut
      |vpiName:rst
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (rst), id:54, line:33
        |vpiName:rst
        |vpiActual:
        \_logic_net: (rst), id:41, line:29, parent:work@top
          |vpiName:rst
          |vpiFullName:work@top.rst
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: , id:50
        |vpiActual:
        \_logic_net: (rst), id:47, line:9, parent:dut
          |vpiName:rst
          |vpiFullName:work@top.dut.rst
    |vpiPort:
    \_port: (clk), id:45, line:10, parent:dut
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), id:56, line:33
        |vpiName:clk
        |vpiActual:
        \_logic_net: (clk), id:42, line:30, parent:work@top
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: , id:51
        |vpiActual:
        \_logic_net: (clk), id:48, line:10, parent:dut
          |vpiName:clk
          |vpiFullName:work@top.dut.clk
    |vpiPort:
    \_port: (out), id:46, line:11, parent:dut
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (out), id:58, line:33
        |vpiName:out
        |vpiActual:
        \_logic_net: (out), id:43, line:31, parent:work@top
          |vpiName:out
          |vpiFullName:work@top.out
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: , id:52
        |vpiActual:
        \_logic_net: (out), id:49, line:11, parent:dut
          |vpiName:out
          |vpiFullName:work@top.dut.out
          |vpiNetType:48
    |vpiNet:
    \_logic_net: (rst), id:47, line:9, parent:dut
    |vpiNet:
    \_logic_net: (clk), id:48, line:10, parent:dut
    |vpiNet:
    \_logic_net: (out), id:49, line:11, parent:dut
    |vpiInstance:
    \_module: work@top (work@top), id:79, file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:27
    |vpiModule:
    \_module: work@top (work@top), id:79, file:<a href="../../../tests/chapter-16/16.15--property-disable-iff.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff.sv</a>, line:27
  |vpiNet:
  \_logic_net: (rst), id:41, line:29, parent:work@top
  |vpiNet:
  \_logic_net: (clk), id:42, line:30, parent:work@top
  |vpiNet:
  \_logic_net: (out), id:43, line:31, parent:work@top

Object: work_clk_gen of type 32 @ 8
Object:  of type 24 @ 0
Object: work_clk_gen of type 4 @ 14
Object:  of type 3 @ 15
Object:  of type 7 @ 15
Object: out of type 608 @ 15
Object:  of type 1 @ 18
Object:  of type 39 @ 18
Object:  of type 39 @ 18
Object: clk of type 608 @ 18
Object:  of type 39 @ 18
Object: rst of type 608 @ 18
Object: work_clk_gen of type 4 @ 18
Object:  of type 23 @ 19
Object: rst of type 608 @ 19
Object:  of type 3 @ 20
Object:  of type 7 @ 20
Object: out of type 608 @ 20
Object:  of type 3 @ 22
Object:  of type 7 @ 22
Object: out of type 608 @ 22
Object: work_top of type 32 @ 27
Object:  of type 24 @ 0
Object: work_top of type 4 @ 35
Object:  of type 3 @ 36
Object:  of type 7 @ 36
Object: clk of type 608 @ 36
Object:  of type 3 @ 37
Object:  of type 7 @ 37
Object: rst of type 608 @ 37
Object:  of type 24 @ 0
Object: work_top of type 4 @ 46
Object:  of type 17 @ 47
%Error: 	! Unhandled type: 17
Object:  of type 24 @ 0
Object:  of type 11 @ 52
%Error: 	! Unhandled type: 11
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 27
Object: dut of type 32 @ 33
Object: rst of type 44 @ 9
Object: clk of type 44 @ 10
Object: out of type 44 @ 11
Object: rst of type 36 @ 9
Object: clk of type 36 @ 10
Object: out of type 36 @ 11
Object: rst of type 608 @ 33
Object: clk of type 608 @ 33
Object: out of type 608 @ 33
Object: rst of type 36 @ 29
Object: clk of type 36 @ 30
Object: out of type 36 @ 31
%Error: Exiting due to 2 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>