

================================================================
== Vivado HLS Report for 'Reorder_fft'
================================================================
* Date:           Mon Nov  9 17:20:36 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        FFT_test_3
* Solution:       Array_p
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.466|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2703|  2703|  2703|  2703|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   779|   779|        15|          3|          1|   256|    yes   |
        |- Loop 2  |  1920|  1920|         5|          4|          1|   480|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15
  * Pipeline-1: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 3, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  Pipeline-1 : II = 4, D = 5, States = { 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 17 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 18 
18 --> 23 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 18 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Real_3), !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Real_2), !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Real_1), !map !19"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Real_0), !map !25"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Imag_3), !map !31"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Imag_2), !map !35"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Imag_1), !map !39"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %Imag_0), !map !43"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @Reorder_fft_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:9]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x float]* %Real_0, [256 x float]* %Real_1, [256 x float]* %Real_2, [256 x float]* %Real_3, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [FFT_test_3/Reorder_FFT.cpp:14]   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x float]* %Imag_0, [256 x float]* %Imag_1, [256 x float]* %Imag_2, [256 x float]* %Imag_3, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [FFT_test_3/Reorder_FFT.cpp:15]   --->   Operation 35 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ 0, %meminst35.preheader ], [ %c, %hls_label_0 ]"   --->   Operation 37 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0, i32 10)" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 38 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %hls_label_0" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%lshr_ln = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %c_0, i32 2, i32 10)" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 41 'partselect' 'lshr_ln' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i9 %lshr_ln to i64" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 42 'zext' 'zext_ln48' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%Real_0_addr = getelementptr [256 x float]* %Real_0, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 43 'getelementptr' 'Real_0_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 44 'load' 'RE_vec_128_a' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%Real_2_addr = getelementptr [256 x float]* %Real_2, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 45 'getelementptr' 'Real_2_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_2_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 46 'load' 'RE_vec_128_b' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%Real_1_addr = getelementptr [256 x float]* %Real_1, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 47 'getelementptr' 'Real_1_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%Real_1_load = load volatile float* %Real_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 48 'load' 'Real_1_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%Imag_1_addr = getelementptr [256 x float]* %Imag_1, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 49 'getelementptr' 'Imag_1_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%Imag_1_load = load volatile float* %Imag_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 50 'load' 'Imag_1_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%Real_3_addr = getelementptr [256 x float]* %Real_3, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 51 'getelementptr' 'Real_3_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%Real_3_load = load volatile float* %Real_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 52 'load' 'Real_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%Imag_3_addr = getelementptr [256 x float]* %Imag_3, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 53 'getelementptr' 'Imag_3_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%Imag_3_load = load volatile float* %Imag_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 54 'load' 'Imag_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%Imag_0_addr = getelementptr [256 x float]* %Imag_0, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 55 'getelementptr' 'Imag_0_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 56 'load' 'IM_vec_128_a' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%Imag_2_addr = getelementptr [256 x float]* %Imag_2, i64 0, i64 %zext_ln48" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 57 'getelementptr' 'Imag_2_addr' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_2_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 58 'load' 'IM_vec_128_b' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %c_0, i32 2, i32 9)" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 59 'partselect' 'lshr_ln1' <Predicate = (!tmp_8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%RE_vec_128_a = load volatile float* %Real_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:48]   --->   Operation 60 'load' 'RE_vec_128_a' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%RE_vec_128_b = load volatile float* %Real_2_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:49]   --->   Operation 61 'load' 'RE_vec_128_b' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%Real_1_load = load volatile float* %Real_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:50]   --->   Operation 62 'load' 'Real_1_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%Imag_1_load = load volatile float* %Imag_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:51]   --->   Operation 63 'load' 'Imag_1_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%Real_3_load = load volatile float* %Real_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:52]   --->   Operation 64 'load' 'Real_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%Imag_3_load = load volatile float* %Imag_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:53]   --->   Operation 65 'load' 'Imag_3_load' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%IM_vec_128_a = load volatile float* %Imag_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:57]   --->   Operation 66 'load' 'IM_vec_128_a' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 67 [1/2] (3.25ns)   --->   "%IM_vec_128_b = load volatile float* %Imag_2_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:58]   --->   Operation 67 'load' 'IM_vec_128_b' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%Imag_1_load_1 = load volatile float* %Imag_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 68 'load' 'Imag_1_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%Real_1_load_1 = load volatile float* %Real_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 69 'load' 'Real_1_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%Imag_3_load_1 = load volatile float* %Imag_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 70 'load' 'Imag_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%Real_3_load_1 = load volatile float* %Real_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 71 'load' 'Real_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 8.24>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%Imag_1_load_1 = load volatile float* %Imag_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:59]   --->   Operation 72 'load' 'Imag_1_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%Real_1_load_1 = load volatile float* %Real_1_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:60]   --->   Operation 73 'load' 'Real_1_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%Imag_3_load_1 = load volatile float* %Imag_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:61]   --->   Operation 74 'load' 'Imag_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%Real_3_load_1 = load volatile float* %Real_3_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:62]   --->   Operation 75 'load' 'Real_3_load_1' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 76 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 76 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 77 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [5/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 78 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast float %RE_vec_128_b to i32" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 79 'bitcast' 'bitcast_ln75' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.99ns)   --->   "%xor_ln75 = xor i32 %bitcast_ln75, -2147483648" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 80 'xor' 'xor_ln75' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %xor_ln75 to float" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 81 'bitcast' 'bitcast_ln75_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 82 [5/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 82 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast float %Imag_3_load to i32" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 83 'bitcast' 'bitcast_ln76' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.99ns)   --->   "%xor_ln76 = xor i32 %bitcast_ln76, -2147483648" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 84 'xor' 'xor_ln76' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %xor_ln76 to float" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 85 'bitcast' 'bitcast_ln76_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 86 [5/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 86 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast float %IM_vec_128_b to i32" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 87 'bitcast' 'bitcast_ln81' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.99ns)   --->   "%xor_ln81 = xor i32 %bitcast_ln81, -2147483648" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 88 'xor' 'xor_ln81' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %xor_ln81 to float" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 89 'bitcast' 'bitcast_ln81_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_4 : Operation 90 [5/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 90 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.63ns)   --->   "%c = add i11 %c_0, 4" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 91 'add' 'c' <Predicate = (!tmp_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.24>
ST_5 : Operation 92 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 92 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 93 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [4/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 94 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [5/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 95 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [4/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 96 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [4/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 97 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [4/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 98 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln82 = bitcast float %Real_3_load_1 to i32" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 99 'bitcast' 'bitcast_ln82' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.99ns)   --->   "%xor_ln82 = xor i32 %bitcast_ln82, -2147483648" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 100 'xor' 'xor_ln82' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln82_1 = bitcast i32 %xor_ln82 to float" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 101 'bitcast' 'bitcast_ln82_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_5 : Operation 102 [5/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 102 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 103 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 103 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 104 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [3/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 105 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [4/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 106 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [3/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 107 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [3/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 108 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [3/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 109 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [4/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 110 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 111 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 111 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 112 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [2/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 113 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [3/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 114 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [2/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 115 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [2/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 116 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [2/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 117 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [3/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 118 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 119 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %RE_vec_128_b, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 119 'fadd' 'tmp_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %Real_3_load, %Real_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 120 'fadd' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/5] (7.25ns)   --->   "%tmp_7 = fadd float %IM_vec_128_b, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 121 'fadd' 'tmp_7' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [2/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 122 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/5] (7.25ns)   --->   "%tmp_1_1 = fadd float %bitcast_ln75_1, %RE_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:75]   --->   Operation 123 'fadd' 'tmp_1_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/5] (7.25ns)   --->   "%tmp_3_1 = fadd float %bitcast_ln76_1, %Imag_1_load" [FFT_test_3/Reorder_FFT.cpp:76]   --->   Operation 124 'fadd' 'tmp_3_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/5] (7.25ns)   --->   "%tmp_7_1 = fadd float %bitcast_ln81_1, %IM_vec_128_a" [FFT_test_3/Reorder_FFT.cpp:81]   --->   Operation 125 'fadd' 'tmp_7_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [2/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 126 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.24>
ST_9 : Operation 127 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 127 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/5] (7.25ns)   --->   "%tmp_9 = fadd float %Imag_3_load_1, %Imag_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 128 'fadd' 'tmp_9' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [5/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 129 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/5] (7.25ns)   --->   "%tmp_9_1 = fadd float %bitcast_ln82_1, %Real_1_load_1" [FFT_test_3/Reorder_FFT.cpp:82]   --->   Operation 130 'fadd' 'tmp_9_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast float %tmp_3 to i32" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 131 'bitcast' 'bitcast_ln77' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.99ns)   --->   "%xor_ln77 = xor i32 %bitcast_ln77, -2147483648" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 132 'xor' 'xor_ln77' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln77_1 = bitcast i32 %xor_ln77 to float" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 133 'bitcast' 'bitcast_ln77_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_9 : Operation 134 [5/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 134 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln77_2 = bitcast float %tmp_3_1 to i32" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 135 'bitcast' 'bitcast_ln77_2' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.99ns)   --->   "%xor_ln77_1 = xor i32 %bitcast_ln77_2, -2147483648" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 136 'xor' 'xor_ln77_1' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln77_3 = bitcast i32 %xor_ln77_1 to float" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 137 'bitcast' 'bitcast_ln77_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_9 : Operation 138 [5/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 138 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 139 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 139 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [4/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 140 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [4/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 141 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [4/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 142 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.24>
ST_11 : Operation 143 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 143 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 144 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [3/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 145 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast float %tmp_9_1 to i32" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 146 'bitcast' 'bitcast_ln83' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.99ns)   --->   "%xor_ln83 = xor i32 %bitcast_ln83, -2147483648" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 147 'xor' 'xor_ln83' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln83_1 = bitcast i32 %xor_ln83 to float" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 148 'bitcast' 'bitcast_ln83_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 149 [5/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 149 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [3/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 150 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln83_2 = bitcast float %tmp_9 to i32" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 151 'bitcast' 'bitcast_ln83_2' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.99ns)   --->   "%xor_ln83_1 = xor i32 %bitcast_ln83_2, -2147483648" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 152 'xor' 'xor_ln83_1' <Predicate = (!tmp_8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln83_3 = bitcast i32 %xor_ln83_1 to float" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 153 'bitcast' 'bitcast_ln83_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_11 : Operation 154 [5/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 154 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [3/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 155 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [5/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 156 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 157 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 157 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 158 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [2/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 159 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [4/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 160 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [2/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 161 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [4/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 162 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [2/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 163 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [4/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 164 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 165 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_3, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 165 'fadd' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 166 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/5] (7.25ns)   --->   "%tmp_5_1 = fadd float %tmp_3_1, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 167 'fadd' 'tmp_5_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [3/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 168 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/5] (7.25ns)   --->   "%tmp_5_2 = fadd float %bitcast_ln77_1, %tmp_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 169 'fadd' 'tmp_5_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [3/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 170 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/5] (7.25ns)   --->   "%tmp_5_3 = fadd float %bitcast_ln77_3, %tmp_1_1" [FFT_test_3/Reorder_FFT.cpp:77]   --->   Operation 171 'fadd' 'tmp_5_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [3/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 172 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 173 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 173 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [2/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 174 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [2/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 175 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [2/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 176 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 177 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_9, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 177 'fadd' 'tmp_4' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (3.25ns)   --->   "store volatile float %tmp_5, float* %Real_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 178 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 179 [1/5] (7.25ns)   --->   "%tmp_10_1 = fadd float %bitcast_ln83_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 179 'fadd' 'tmp_10_1' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %lshr_ln1 to i64" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 180 'zext' 'zext_ln85' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_15 : Operation 181 [1/5] (7.25ns)   --->   "%tmp_10_2 = fadd float %bitcast_ln83_3, %tmp_7" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 181 'fadd' 'tmp_10_2' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%Real_2_addr_1 = getelementptr [256 x float]* %Real_2, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 182 'getelementptr' 'Real_2_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_2, float* %Real_2_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 183 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 184 [1/5] (7.25ns)   --->   "%tmp_10_3 = fadd float %tmp_9_1, %tmp_7_1" [FFT_test_3/Reorder_FFT.cpp:83]   --->   Operation 184 'fadd' 'tmp_10_3' <Predicate = (!tmp_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 185 'specregionbegin' 'tmp' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:43]   --->   Operation 186 'specpipeline' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (3.25ns)   --->   "store volatile float %tmp_4, float* %Imag_0_addr, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 187 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%Real_1_addr_1 = getelementptr [256 x float]* %Real_1, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 188 'getelementptr' 'Real_1_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_1, float* %Real_1_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 189 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%Imag_1_addr_1 = getelementptr [256 x float]* %Imag_1, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 190 'getelementptr' 'Imag_1_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_1, float* %Imag_1_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 191 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%Imag_2_addr_1 = getelementptr [256 x float]* %Imag_2, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 192 'getelementptr' 'Imag_2_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 193 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_2, float* %Imag_2_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 193 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 194 [1/1] (0.00ns)   --->   "%Real_3_addr_1 = getelementptr [256 x float]* %Real_3, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 194 'getelementptr' 'Real_3_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 195 [1/1] (3.25ns)   --->   "store volatile float %tmp_5_3, float* %Real_3_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:85]   --->   Operation 195 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%Imag_3_addr_1 = getelementptr [256 x float]* %Imag_3, i64 0, i64 %zext_ln85" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 196 'getelementptr' 'Imag_3_addr_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (3.25ns)   --->   "store volatile float %tmp_10_3, float* %Imag_3_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:86]   --->   Operation 197 'store' <Predicate = (!tmp_8)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp) nounwind" [FFT_test_3/Reorder_FFT.cpp:90]   --->   Operation 198 'specregionend' 'empty_12' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "br label %0" [FFT_test_3/Reorder_FFT.cpp:42]   --->   Operation 199 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 17 <SV = 2> <Delay = 1.76>
ST_17 : Operation 200 [1/1] (1.76ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 200 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 3> <Delay = 3.25>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %hls_label_2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 201 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (1.66ns)   --->   "%icmp_ln92 = icmp eq i9 %i_0, -32" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 202 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind"   --->   Operation 203 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 204 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %4, label %hls_label_2_begin" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i9 %i_0 to i64" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 206 'zext' 'zext_ln97' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%lut_reorder_I_addr = getelementptr [480 x i10]* @lut_reorder_I, i64 0, i64 %zext_ln97" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 207 'getelementptr' 'lut_reorder_I_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 208 [2/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 208 'load' 'indexI' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%lut_reorder_J_addr = getelementptr [480 x i10]* @lut_reorder_J, i64 0, i64 %zext_ln97" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 209 'getelementptr' 'lut_reorder_J_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_18 : Operation 210 [2/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 210 'load' 'indexJ' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>

State 19 <SV = 4> <Delay = 6.50>
ST_19 : Operation 211 [1/2] (3.25ns)   --->   "%indexI = load i10* %lut_reorder_I_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:97]   --->   Operation 211 'load' 'indexI' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_19 : Operation 212 [1/2] (3.25ns)   --->   "%indexJ = load i10* %lut_reorder_J_addr, align 2" [FFT_test_3/Reorder_FFT.cpp:98]   --->   Operation 212 'load' 'indexJ' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 480> <ROM>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i10 %indexI to i2" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 213 'trunc' 'trunc_ln100' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %indexI, i32 2, i32 9)" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 214 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i8 %lshr_ln2 to i64" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 215 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%Real_0_addr_1 = getelementptr [256 x float]* %Real_0, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 216 'getelementptr' 'Real_0_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%Real_1_addr_2 = getelementptr [256 x float]* %Real_1, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 217 'getelementptr' 'Real_1_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%Real_2_addr_2 = getelementptr [256 x float]* %Real_2, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 218 'getelementptr' 'Real_2_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%Real_3_addr_2 = getelementptr [256 x float]* %Real_3, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 219 'getelementptr' 'Real_3_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 220 [2/2] (3.25ns)   --->   "%Real_0_load = load float* %Real_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 220 'load' 'Real_0_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 221 [2/2] (3.25ns)   --->   "%Real_1_load_2 = load float* %Real_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 221 'load' 'Real_1_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 222 [2/2] (3.25ns)   --->   "%Real_2_load = load float* %Real_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 222 'load' 'Real_2_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 223 [2/2] (3.25ns)   --->   "%Real_3_load_2 = load float* %Real_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 223 'load' 'Real_3_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%Imag_0_addr_1 = getelementptr [256 x float]* %Imag_0, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 224 'getelementptr' 'Imag_0_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (0.00ns)   --->   "%Imag_1_addr_2 = getelementptr [256 x float]* %Imag_1, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 225 'getelementptr' 'Imag_1_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%Imag_2_addr_2 = getelementptr [256 x float]* %Imag_2, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 226 'getelementptr' 'Imag_2_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%Imag_3_addr_2 = getelementptr [256 x float]* %Imag_3, i64 0, i64 %zext_ln100_1" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 227 'getelementptr' 'Imag_3_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 228 [2/2] (3.25ns)   --->   "%Imag_0_load = load float* %Imag_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 228 'load' 'Imag_0_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 229 [2/2] (3.25ns)   --->   "%Imag_1_load_2 = load float* %Imag_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 229 'load' 'Imag_1_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 230 [2/2] (3.25ns)   --->   "%Imag_2_load = load float* %Imag_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 230 'load' 'Imag_2_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 231 [2/2] (3.25ns)   --->   "%Imag_3_load_2 = load float* %Imag_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 231 'load' 'Imag_3_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i10 %indexJ to i2" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 232 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %indexJ, i32 2, i32 9)" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 233 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln102, label %branch790 [
    i2 0, label %branch487
    i2 1, label %branch588
    i2 -2, label %branch689
  ]" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 234 'switch' <Predicate = (!icmp_ln92)> <Delay = 1.30>
ST_19 : Operation 235 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln102, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 235 'switch' <Predicate = (!icmp_ln92)> <Delay = 1.30>

State 20 <SV = 5> <Delay = 5.21>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %trunc_ln100 to i32" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 236 'zext' 'zext_ln100' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 237 [1/2] (3.25ns)   --->   "%Real_0_load = load float* %Real_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 237 'load' 'Real_0_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 238 [1/2] (3.25ns)   --->   "%Real_1_load_2 = load float* %Real_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 238 'load' 'Real_1_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 239 [1/2] (3.25ns)   --->   "%Real_2_load = load float* %Real_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 239 'load' 'Real_2_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 240 [1/2] (3.25ns)   --->   "%Real_3_load_2 = load float* %Real_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 240 'load' 'Real_3_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 241 [1/1] (1.95ns)   --->   "%tempr = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Real_0_load, float %Real_1_load_2, float %Real_2_load, float %Real_3_load_2, i32 %zext_ln100)" [FFT_test_3/Reorder_FFT.cpp:100]   --->   Operation 241 'mux' 'tempr' <Predicate = (!icmp_ln92)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [1/2] (3.25ns)   --->   "%Imag_0_load = load float* %Imag_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 242 'load' 'Imag_0_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 243 [1/2] (3.25ns)   --->   "%Imag_1_load_2 = load float* %Imag_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 243 'load' 'Imag_1_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 244 [1/2] (3.25ns)   --->   "%Imag_2_load = load float* %Imag_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 244 'load' 'Imag_2_load' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 245 [1/2] (3.25ns)   --->   "%Imag_3_load_2 = load float* %Imag_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 245 'load' 'Imag_3_load_2' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 246 [1/1] (1.95ns)   --->   "%tempi = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Imag_0_load, float %Imag_1_load_2, float %Imag_2_load, float %Imag_3_load_2, i32 %zext_ln100)" [FFT_test_3/Reorder_FFT.cpp:101]   --->   Operation 246 'mux' 'tempi' <Predicate = (!icmp_ln92)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i8 %lshr_ln3 to i64" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 247 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%Real_0_addr_2 = getelementptr [256 x float]* %Real_0, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 248 'getelementptr' 'Real_0_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%Real_1_addr_3 = getelementptr [256 x float]* %Real_1, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 249 'getelementptr' 'Real_1_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%Real_2_addr_3 = getelementptr [256 x float]* %Real_2, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 250 'getelementptr' 'Real_2_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%Real_3_addr_3 = getelementptr [256 x float]* %Real_3, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 251 'getelementptr' 'Real_3_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 252 [2/2] (3.25ns)   --->   "%Real_0_load_1 = load float* %Real_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 252 'load' 'Real_0_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 253 [2/2] (3.25ns)   --->   "%Real_1_load_3 = load float* %Real_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 253 'load' 'Real_1_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 254 [2/2] (3.25ns)   --->   "%Real_2_load_1 = load float* %Real_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 254 'load' 'Real_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 255 [2/2] (3.25ns)   --->   "%Real_3_load_3 = load float* %Real_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 255 'load' 'Real_3_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 256 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln100, label %branch378 [
    i2 0, label %branch075
    i2 1, label %branch176
    i2 -2, label %branch277
  ]" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 256 'switch' <Predicate = (!icmp_ln92)> <Delay = 1.30>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%Imag_0_addr_2 = getelementptr [256 x float]* %Imag_0, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 257 'getelementptr' 'Imag_0_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%Imag_1_addr_3 = getelementptr [256 x float]* %Imag_1, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 258 'getelementptr' 'Imag_1_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%Imag_2_addr_3 = getelementptr [256 x float]* %Imag_2, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 259 'getelementptr' 'Imag_2_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%Imag_3_addr_3 = getelementptr [256 x float]* %Imag_3, i64 0, i64 %zext_ln102_1" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 260 'getelementptr' 'Imag_3_addr_3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_20 : Operation 261 [2/2] (3.25ns)   --->   "%Imag_0_load_1 = load float* %Imag_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 261 'load' 'Imag_0_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 262 [2/2] (3.25ns)   --->   "%Imag_1_load_3 = load float* %Imag_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 262 'load' 'Imag_1_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 263 [2/2] (3.25ns)   --->   "%Imag_2_load_1 = load float* %Imag_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 263 'load' 'Imag_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 264 [2/2] (3.25ns)   --->   "%Imag_3_load_3 = load float* %Imag_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 264 'load' 'Imag_3_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 265 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln100, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 265 'switch' <Predicate = (!icmp_ln92)> <Delay = 1.30>

State 21 <SV = 6> <Delay = 8.46>
ST_21 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [FFT_test_3/Reorder_FFT.cpp:93]   --->   Operation 266 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FFT_test_3/Reorder_FFT.cpp:94]   --->   Operation 267 'specpipeline' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i2 %trunc_ln102 to i32" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 268 'zext' 'zext_ln102' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 269 [1/2] (3.25ns)   --->   "%Real_0_load_1 = load float* %Real_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 269 'load' 'Real_0_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 270 [1/2] (3.25ns)   --->   "%Real_1_load_3 = load float* %Real_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 270 'load' 'Real_1_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 271 [1/2] (3.25ns)   --->   "%Real_2_load_1 = load float* %Real_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 271 'load' 'Real_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 272 [1/2] (3.25ns)   --->   "%Real_3_load_3 = load float* %Real_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 272 'load' 'Real_3_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 273 [1/1] (1.95ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Real_0_load_1, float %Real_1_load_3, float %Real_2_load_1, float %Real_3_load_3, i32 %zext_ln102)" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 273 'mux' 'tmp_s' <Predicate = (!icmp_ln92)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 274 [1/1] (3.25ns)   --->   "store volatile float %tmp_s, float* %Real_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 274 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 275 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 2)> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (3.25ns)   --->   "store volatile float %tmp_s, float* %Real_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 276 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 277 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 1)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (3.25ns)   --->   "store volatile float %tmp_s, float* %Real_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 278 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 0)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 279 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 0)> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (3.25ns)   --->   "store volatile float %tmp_s, float* %Real_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 280 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "br label %1" [FFT_test_3/Reorder_FFT.cpp:102]   --->   Operation 281 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 3)> <Delay = 0.00>
ST_21 : Operation 282 [1/2] (3.25ns)   --->   "%Imag_0_load_1 = load float* %Imag_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 282 'load' 'Imag_0_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 283 [1/2] (3.25ns)   --->   "%Imag_1_load_3 = load float* %Imag_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 283 'load' 'Imag_1_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 284 [1/2] (3.25ns)   --->   "%Imag_2_load_1 = load float* %Imag_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 284 'load' 'Imag_2_load_1' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 285 [1/2] (3.25ns)   --->   "%Imag_3_load_3 = load float* %Imag_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 285 'load' 'Imag_3_load_3' <Predicate = (!icmp_ln92)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 286 [1/1] (1.95ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %Imag_0_load_1, float %Imag_1_load_3, float %Imag_2_load_1, float %Imag_3_load_3, i32 %zext_ln102)" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 286 'mux' 'tmp_6' <Predicate = (!icmp_ln92)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [1/1] (3.25ns)   --->   "store volatile float %tmp_6, float* %Imag_2_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 287 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 288 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 2)> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (3.25ns)   --->   "store volatile float %tmp_6, float* %Imag_1_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 289 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 290 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 1)> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (3.25ns)   --->   "store volatile float %tmp_6, float* %Imag_0_addr_1, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 291 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 0)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 292 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 0)> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (3.25ns)   --->   "store volatile float %tmp_6, float* %Imag_3_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 293 'store' <Predicate = (!icmp_ln92 & trunc_ln100 == 3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "br label %2" [FFT_test_3/Reorder_FFT.cpp:103]   --->   Operation 294 'br' <Predicate = (!icmp_ln92 & trunc_ln100 == 3)> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2) nounwind" [FFT_test_3/Reorder_FFT.cpp:106]   --->   Operation 295 'specregionend' 'empty_14' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "br label %.preheader" [FFT_test_3/Reorder_FFT.cpp:92]   --->   Operation 296 'br' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 22 <SV = 7> <Delay = 3.25>
ST_22 : Operation 297 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 297 'store' <Predicate = (trunc_ln102 == 2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 298 'br' <Predicate = (trunc_ln102 == 2)> <Delay = 0.00>
ST_22 : Operation 299 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 299 'store' <Predicate = (trunc_ln102 == 1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 300 'br' <Predicate = (trunc_ln102 == 1)> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 301 'store' <Predicate = (trunc_ln102 == 0)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 302 'br' <Predicate = (trunc_ln102 == 0)> <Delay = 0.00>
ST_22 : Operation 303 [1/1] (3.25ns)   --->   "store volatile float %tempr, float* %Real_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 303 'store' <Predicate = (trunc_ln102 == 3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "br label %3" [FFT_test_3/Reorder_FFT.cpp:104]   --->   Operation 304 'br' <Predicate = (trunc_ln102 == 3)> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_2_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 305 'store' <Predicate = (trunc_ln102 == 2)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 306 'br' <Predicate = (trunc_ln102 == 2)> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_1_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 307 'store' <Predicate = (trunc_ln102 == 1)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 308 'br' <Predicate = (trunc_ln102 == 1)> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_0_addr_2, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 309 'store' <Predicate = (trunc_ln102 == 0)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 310 'br' <Predicate = (trunc_ln102 == 0)> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (3.25ns)   --->   "store volatile float %tempi, float* %Imag_3_addr_3, align 4" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 311 'store' <Predicate = (trunc_ln102 == 3)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FFT_test_3/Reorder_FFT.cpp:105]   --->   Operation 312 'br' <Predicate = (trunc_ln102 == 3)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "ret void" [FFT_test_3/Reorder_FFT.cpp:108]   --->   Operation 313 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c') with incoming values : ('c', FFT_test_3/Reorder_FFT.cpp:42) [25]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', FFT_test_3/Reorder_FFT.cpp:42) [25]  (0 ns)
	'getelementptr' operation ('Real_0_addr', FFT_test_3/Reorder_FFT.cpp:48) [34]  (0 ns)
	'load' operation ('RE_vec_128_a', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_0' [35]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('RE_vec_128_a', FFT_test_3/Reorder_FFT.cpp:48) on array 'Real_0' [35]  (3.25 ns)

 <State 4>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln75', FFT_test_3/Reorder_FFT.cpp:75) [63]  (0.993 ns)
	'fadd' operation ('tmp_1_1', FFT_test_3/Reorder_FFT.cpp:75) [65]  (7.26 ns)

 <State 5>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln82', FFT_test_3/Reorder_FFT.cpp:82) [76]  (0.993 ns)
	'fadd' operation ('tmp_9_1', FFT_test_3/Reorder_FFT.cpp:82) [78]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FFT_test_3/Reorder_FFT.cpp:75) [54]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FFT_test_3/Reorder_FFT.cpp:75) [54]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', FFT_test_3/Reorder_FFT.cpp:75) [54]  (7.26 ns)

 <State 9>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln77', FFT_test_3/Reorder_FFT.cpp:77) [90]  (0.993 ns)
	'fadd' operation ('tmp_5_2', FFT_test_3/Reorder_FFT.cpp:77) [92]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:77) [56]  (7.26 ns)

 <State 11>: 8.25ns
The critical path consists of the following:
	'xor' operation ('xor_ln83', FFT_test_3/Reorder_FFT.cpp:83) [80]  (0.993 ns)
	'fadd' operation ('tmp_10_1', FFT_test_3/Reorder_FFT.cpp:83) [82]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:77) [56]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_5', FFT_test_3/Reorder_FFT.cpp:77) [56]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:83) [59]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4', FFT_test_3/Reorder_FFT.cpp:83) [59]  (7.26 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln86', FFT_test_3/Reorder_FFT.cpp:86) of variable 'tmp_4', FFT_test_3/Reorder_FFT.cpp:83 on array 'Imag_0' [61]  (3.25 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', FFT_test_3/Reorder_FFT.cpp:92) [116]  (1.77 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FFT_test_3/Reorder_FFT.cpp:92) [116]  (0 ns)
	'getelementptr' operation ('lut_reorder_I_addr', FFT_test_3/Reorder_FFT.cpp:97) [125]  (0 ns)
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:97) on array 'lut_reorder_I' [126]  (3.25 ns)

 <State 19>: 6.51ns
The critical path consists of the following:
	'load' operation ('indexI', FFT_test_3/Reorder_FFT.cpp:97) on array 'lut_reorder_I' [126]  (3.25 ns)
	'getelementptr' operation ('Real_0_addr_1', FFT_test_3/Reorder_FFT.cpp:100) [133]  (0 ns)
	'load' operation ('Real_0_load', FFT_test_3/Reorder_FFT.cpp:100) on array 'Real_0' [137]  (3.25 ns)

 <State 20>: 5.21ns
The critical path consists of the following:
	'load' operation ('Real_0_load', FFT_test_3/Reorder_FFT.cpp:100) on array 'Real_0' [137]  (3.25 ns)
	'mux' operation ('tempr', FFT_test_3/Reorder_FFT.cpp:100) [141]  (1.96 ns)

 <State 21>: 8.47ns
The critical path consists of the following:
	'load' operation ('Real_0_load_1', FFT_test_3/Reorder_FFT.cpp:102) on array 'Real_0' [159]  (3.25 ns)
	'mux' operation ('tmp_s', FFT_test_3/Reorder_FFT.cpp:102) [163]  (1.96 ns)
	'store' operation ('store_ln102', FFT_test_3/Reorder_FFT.cpp:102) of variable 'tmp_s', FFT_test_3/Reorder_FFT.cpp:102 on array 'Real_0' [172]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln104', FFT_test_3/Reorder_FFT.cpp:104) of variable 'tempr', FFT_test_3/Reorder_FFT.cpp:100 on array 'Real_2' [203]  (3.25 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
