#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 16 10:52:27 2019
# Process ID: 17148
# Current directory: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4344 B:\COLLEGE\19_20\Fall_19\Compe_475\ASS_6\Pipeline\Pipeline.xpr
# Log file: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline/vivado.log
# Journal file: B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx.1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 701.094 ; gain = 99.328
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_meme.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_memb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_memc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_memd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_mema.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/adder0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/comparator0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/concat0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sim_1/new/tesbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 56c2463c7d62457eb42344fa3270f891 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ALUsel' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/top_module.v:221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/top_module.v:239]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'd_ALU_sel' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/top_module.v:311]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'f_mux0sel' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/top_module.v:514]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'd_ALU_sel' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/top_module.v:567]
WARNING: [VRFC 10-3705] select index 1 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:49]
WARNING: [VRFC 10-3705] select index 2 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:50]
WARNING: [VRFC 10-3705] select index 3 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:51]
WARNING: [VRFC 10-3705] select index 4 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v" Line 58 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/instruction_memory.v" Line 44 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/testbench0_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 709.148 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_meme.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_memb.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_memc.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_memd.mem'
INFO: [SIM-utils-43] Exported 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/inst_mema.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/adder0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/and0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/comparator0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/concat0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concat0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/mux7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux7
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/or0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/pipeline3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sim_1/new/tesbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 56c2463c7d62457eb42344fa3270f891 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 1 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:49]
WARNING: [VRFC 10-3705] select index 2 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:50]
WARNING: [VRFC 10-3705] select index 3 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:51]
WARNING: [VRFC 10-3705] select index 4 into 'data_mem' is out of bounds [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v:52]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/data_memory.v" Line 58 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_6/Pipeline/Pipeline.srcs/sources_1/new/instruction_memory.v" Line 44 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/testbench0_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'B:/COLLEGE/19_20/Fall_19/CompE_475/ASS_6/Pipeline/Pipeline.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 733.703 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 16 11:06:39 2019...
