`line 2 "top.tlv" 0 //_\TLV_version 1d: tl-x.org, generated by SandPiper(TM) 1.9-2018/02/11-beta
`include "sp_default.vh" //_\SV

   // =========================================
   // Welcome!  Try the tutorials via the menu.
   // =========================================

   // Default Makerchip TL-Verilog Code Template
   
   // Macro providing required top-level module definition, random
   // stimulus support, and Verilator config.
   module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    /* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  /* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
`include "top_gen.sv" //_\TLV
   assign L0_reset_a0 = reset;
   
   //_|sdram
      //_@0
         localparam	NCA=9, NRA=13, AW=(NCA+NRA+2)-1, DW=32;
          
         //$need_refresh = *need_refresh;
         //$refresh_cmd = *refresh_cmd;
         
   
         
         /*$in_data[DW-1:0] = *in_data;
         //$out_data[DW-1:0] = *out_data;
         //$in_add[AW-1:0] = *in_add;
         //$bs[1:0] = *bs;
         //$dqm[1:0] = *dqm;
         //$cs = *cs;
         //$ras = *ras;
         //$cas = *cas;
         //$we = *we; */
 
         
         assign SDRAM_refresh_clk_a0[9:0] = reset ? 10'd25 : SDRAM_refresh_clk_a1[9:0] - 1;
         
         //_/wr
            
         //_/rd
         //_/refresh
            //!cs && we
            
            
      //_@1
         //?refresh_clk == 10'd25 : $refresh[9:0] = 10'd25;
         //$refresh_clk[9:0] == 10'b0 ? : $refresh_clk[9:0] = 10'd25;
         //?refresh_clk == 10'h3ff: $refresh_clk[9:0] = 10'd25;
      //_@5
         //*in_data = $in_data[DW-1:0];
         //*out_data = $out_data[DW-1:0];
         //*in_add = $in_add[AW-1];
         //*we = $we;
         //*bs[1:0] = $bs[1:0];
         //*cas = $cas;
         //*ras = $ras;
         //*dqm[1:0] = $dqm[1:0];
         //*cs = $cs;
         //*need_refresh = $need_refresh;
         //*refresh_cmd = $refresh_cmd;
         /* verilator lint_off IMPLICIT */
         assign refresh_clk = SDRAM_refresh_clk_a5[9:0];
         /* verilator lint_off IMPLICIT */
         
         
   //...

   // Assert these to end simulation (before Makerchip cycle limit).
   assign passed = cyc_cnt > 40;
   assign failed = 1'b0; endgenerate
//_\SV
   endmodule
