$date
	Mon Jun 22 12:21:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 2 ! Y [1:0] $end
$var reg 2 " A [1:0] $end
$scope module test $end
$var wire 2 # A [1:0] $end
$var reg 2 $ Y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 $
b0 #
b0 "
b11 !
$end
#3
b10 !
b10 $
b1 "
b1 #
#6
b1 !
b1 $
b10 "
b10 #
#9
b0 !
b0 $
b11 "
b11 #
#12
