(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2014.4 20150228
# Start time    : Thu Jul 28 06:10:39 PM CEST 2016
# Command line  : sds++ -sds-pf zed -sds-hw mmult_accel mmult_accel.cpp -sds-end -poll-mode 1 -O3 mmult.o mmult_accel.o -o mmult.elf
# Log file      : /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/reports/sds.log
# Journal file  : /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/reports/sds.jou
# Report file   : /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/reports/sds.rpt
#-----------------------------------------------------------

Libraries: 
Library Paths {}
INFO: [SDSoC 0-0] Analyzing object files
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.data/mmult.o.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult_accel.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.data/mmult_accel.o.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdpp=alloc --only-section=.xdpp /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult_accel.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.pp/mmult_accel.ii
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdfcnmap=alloc --only-section=.xdfcnmap /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult_accel.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.cdb/mmult_accel.fcnmap.xml
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdhlscore=alloc --only-section=.xdhlscore /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult_accel.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/xilinx_com_hls_mmult_accel_1_0.zip
unzip -u -o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/xilinx_com_hls_mmult_accel_1_0.zip -d /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0
Archive:  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/xilinx_com_hls_mmult_accel_1_0.zip
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/component.xml  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/ip/mmult_accel_ap_fmul_3_max_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/ip/mmult_accel_ap_fadd_7_full_dsp_32.vhd  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/constraints/mmult_accel_ooc.xdc  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/verilog/mmult_accel_fmul_32ns_32ns_32_5_max_dsp.v  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/verilog/mmult_accel.v  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/verilog/mmult_accel_fadd_32ns_32ns_32_9_full_dsp.v  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/verilog/mmult_accel_a_buf_0.v  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/vhdl/mmult_accel.vhd  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/vhdl/mmult_accel_fadd_32ns_32ns_32_9_full_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/vhdl/mmult_accel_a_buf_0.vhd  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/hdl/vhdl/mmult_accel_fmul_32ns_32ns_32_5_max_dsp.vhd  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/doc/ReleaseNotes.txt  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/misc/logo.png  
  inflating: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/xgui/mmult_accel_v1_0.tcl  
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdif=alloc --only-section=.xdif /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult_accel.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.cdb/mmult_accel_if.xml
build_xd_ip_db  -sdsoc  -sds-pf /opt/Xilinx/SDSoC/2014.4/platforms/zed/zed_hw.pfm  -clkid 1 -ip /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0  -o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.cdb/xd_ip_db.xml  
INFO: Using user-defined path for XILINX_XD environment variable /opt/Xilinx/SDSoC/2014.4
processing accelerators: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0
ip_dir: /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0
xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /opt/Xilinx/SDSoC/2014.4/scripts/xdcc/xpathValueOf.xsl /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo/xilinx_com_hls_mmult_accel_1_0/component.xml
ip_name: mmult_accel
INFO: [SDSoC 0-0] Generating data motion network
llvm-link -o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.llvm/sdi_all.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.llvm/mmult.s /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.llvm/mmult_accel.s
XidanePass  --platform zed  --dmclkid 1  --repo /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.cdb/xd_ip_db.xml  --dmdb /opt/Xilinx/SDSoC/2014.4/data/DM.db   -os linux 
INFO: [SDSoC 0-0] Analyzing hardware accelerators...
INFO: [SDSoC 0-0] Analyzing callers to hardware accelerators...
INFO: [SDSoC 0-0] Scheduling data transfer graph for partition 0
INFO: [SDSoC 0-0] Creating data motion network hardware for partition 0
INFO: [SDSoC 0-0] Creating software stub functions for partition 0
INFO: [SDSoC 0-0] Generating data motion network report for partition 0
INFO: [SDSoC 0-0] Rewriting caller code
INFO: [SDSoC 0-0] Rewrite /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult.cpp
INFO: [SDSoC 0-0] Create accelerator stub functions
stub_gen  -func mmult_accel  -stub /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.llvm/mmult_accel.cfrewrite  -o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/mmult_accel.cpp  /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult_accel.cpp  --  -c  -target arm-xilinx-linux-gnueabi -mcpu=cortex-a9 -O0 -g -w   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/arm-xilinx-linux-gnueabi  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include/c++/4.8.3/backward   -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/lib/gcc/arm-xilinx-linux-gnueabi/4.8.3/include-fixed  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/include  -I/opt/Xilinx/SDSoC/2014.4/SDK/2014.4/gnu/arm/lin/arm-xilinx-linux-gnueabi/libc/usr/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include  -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include    -I/home/trungnguyen/SDSoC/samples/mmult_pipelined  -Wall -O3 -D __SDSCC__
INFO: [SDSoC 0-0] Successfully performed stub generation on file: 
xsltproc  -o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/p0/ipi/apsys_acc_info.xml  --stringparam P_XD_IP_REPOS /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.cdb/xd_ip_db.xml  /opt/Xilinx/SDSoC/2014.4/scripts/xsd/genAdapterPackagedIpInfo.xsl 
         /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.llvm/apsys_0.xml
INFO: [SDSoC 0-0] Creating block diagram (BD), address map, port information and device registration for partition 0 (this may take a few minutes)
system_linker -cf-input /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.llvm/apsys_0.xml -cf-output-dir _sds/p0 -ip-db /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.cdb/xd_ip_db.xml -ip-repo /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo -sds-pf /opt/Xilinx/SDSoC/2014.4/platforms/zed:linux -software-only   -poll-mode 1 -sdsoc
system_linker started at Thu Jul 28 06:10:41 PM CEST 2016
INFO: [SDSoC 0-0] Creating hardware project files
INFO: [SDSoC 0-0] Creating Vivado block design
INFO: [SDSoC 0-0] Creating block diagram (BD) and address map
INFO: [SDSoC 0-0] Copying address map
INFO: [SDSoC 0-0] Creating port and device registration data
/opt/Xilinx/SDSoC/2014.4/bin/cf2sw -i apsys_0.xml -r /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.cdb/xd_ip_db.xml -a address_map.xml -pollMode 1    -n
system_linker completed at Thu Jul 28 06:11:30 PM CEST 2016
INFO: [SDSoC 0-0] Prepare hardware access API functions
INFO: [SDSoC 0-0] Compile hardware access API functions
INFO: [SDSoC 0-0] Compile accelerator stub functions
arm-xilinx-linux-gnueabi-gcc -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include    -c  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/devreg.c
arm-xilinx-linux-gnueabi-gcc -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include    -c  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/portinfo.c
arm-xilinx-linux-gnueabi-g++ -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include    -c  /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/cf_stub.c
arm-xilinx-linux-gnueabi-ar crs /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/libxlnk_stub.a /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/devreg.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/portinfo.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/cf_stub.o
arm-xilinx-linux-gnueabi-g++ -c mmult_accel.cpp -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include   -I/home/trungnguyen/SDSoC/samples/mmult_pipelined  -Wall -O3 -D __SDSCC__  -o mmult_accel.o
INFO: [SDSoC 0-0] Compile rewritten caller functions
arm-xilinx-linux-gnueabi-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.data/mmult.xml
arm-xilinx-linux-gnueabi-g++ -c /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/mmult.cpp -I/home/trungnguyen/SDSoC/samples/mmult_pipelined  -Wall -O3 -D __SDSCC__ -I /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/include  -I /opt/Xilinx/SDSoC/2014.4/Vivado_HLS/2014.4/include   -o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/mmult.o
arm-xilinx-linux-gnueabi-ar crs /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/libmmult.a /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/devreg.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/portinfo.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/cf_stub.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/mmult_accel.o
INFO: [SDSoC 0-0] Link application ELF file
arm-xilinx-linux-gnueabi-g++   /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/mmult.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/mmult_accel.o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/mmult_accel.o  -O3   -L /opt/Xilinx/SDSoC/2014.4/arm-xilinx-linux-gnueabi/lib -L/home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs -Wl,--start-group  -Wl,--end-group -Wl,--start-group    -lpthread -lsds_lib -lxlnk_stub  -Wl,--end-group -o /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/mmult.elf
arm-xilinx-linux-gnueabi-objcopy -R .xddata -R .xdfcnmap -R .xdhlscore -R .xdcore -R .xdbdtcl -R .xdsdata -R .xdpp /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/mmult.elf
INFO: [SDSoC 0-0] Enable generation of hardware programming files
INFO: [SDSoC 0-0] Enable generation of boot files
INFO: [SDSoC 0-0] Calling system_linker for partition 0
system_linker -cf-input /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.llvm/apsys_0.xml -cf-output-dir _sds/p0 -ip-db /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/.cdb/xd_ip_db.xml -ip-repo /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/iprepo/repo -sds-pf /opt/Xilinx/SDSoC/2014.4/platforms/zed:linux -bitstream -bit-name mmult.elf.bit -boot-files   -poll-mode 1 -mdev-no-swgen -mdev-no-xsd -sdsoc -sd-output-dir _sds/p0/sd_card -bit-binary -elf /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/swstubs/mmult.elf
system_linker started at Thu Jul 28 06:11:31 PM CEST 2016
INFO: [SDSoC 0-0] Generating bitstream for platform zed.
      This may take some time to complete
... [18:11:45] Starting synth_design
... [18:11:50] Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1058.051 ; gain = 224.559 ; free physical = 6833 ; free virtual = 22188
... [18:17:30] Start Loading Part and Timing Information
... [18:17:30] Start Applying 'set_property' XDC Constraints
... [18:17:50] Start RTL Component Statistics 
... [18:17:50] Start RTL Hierarchical Component Statistics 
... [18:17:50] Start Part Resource Summary
... [18:18:00] Start Cross Boundary Optimization
... [18:18:10] Start Area Optimization
... [18:18:25] Start Timing Optimization
... [18:18:35] Start Applying XDC Timing Constraints
... [18:18:50] Start Technology Mapping
... [18:19:40] Start IO Insertion
... [18:19:40] Start Flattening Before IO Insertion
... [18:19:40] Start Final Netlist Cleanup
... [18:19:45] Start Renaming Generated Instances
... [18:19:50] Start Rebuilding User Hierarchy
... [18:19:55] Start Writing Synthesis Report
... [18:20:38] Starting DRC Task
... [18:20:43] Starting Logic Optimization Task
... [18:20:53] Starting Power Optimization Task
... [18:21:03] Starting PowerOpt Patch Enables Task
... [18:21:13] Starting Placer Task
... [18:22:38] Starting Routing Task
INFO: [SDSoC 0-0] Creating boot files
system_linker completed at Thu Jul 28 06:24:18 PM CEST 2016
All user specified timing constraints are met.
sds++ log file saved as /home/trungnguyen/SDSoC/samples/mmult_pipelined/_sds/reports/sds.log
sds++ completed at Thu Jul 28 06:24:18 PM CEST 2016
