INFO: Reading User SDC file C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\constraint\top_derived_constraints.sdc.
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.

No errors or warnings found.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
I/O Register Combining   : ON
High-effort              : OFF
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON

INFO: Reading User PDC file C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\constraint\io\user.pdc. 0 error(s) and 0 warning(s)

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 73 fixed I/O macros, 1 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 1 seconds

Placer V5.0 - 12.900.20 
Design: top                             Started: Tue Sep  7 12:46:04 2021

Initializing Normal-Effort Timing-Driven Placement ...
Clustering ...
Placing ...
Improving placement ...
End of placement.

Placer Runtime Summary   :
Clustering (1 pass)      : 2 seconds
Placement                : 5 seconds
Improvement              : 13 seconds

Placer completed successfully.

Design: top                             
Finished: Tue Sep  7 12:46:49 2021
Total CPU Time:     00:00:45            Total Elapsed Time: 00:00:45
Total Memory Usage: 345.4 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\designer\top\topStarted: Tue Sep  7 12:46:57 2021


Router completed successfully.

Design: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\designer\top\top
Finished: Tue Sep  7 12:47:16 2021
Total CPU Time:     00:00:18            Total Elapsed Time: 00:00:19
Total Memory Usage: 918.2 Mbytes
                        o - o - o - o - o - o

Info: Iteration 1:
  Total violating paths eligible for improvement: 0
  Worst minimum delay slack: 
Resource Usage
+---------------+------+-------+------------+
| Type          | Used | Total | Percentage |
+---------------+------+-------+------------+
| 4LUT          | 3044 | 27696 | 10.99      |
| DFF           | 2800 | 27696 | 10.11      |
| I/O Register  | 0    | 615   | 0.00       |
| Logic Element | 3859 | 27696 | 13.93      |
+---------------+------+-------+------------+

I/O Placement
+--------+-------+------------+
| Type   | Count | Percentage |
+--------+-------+------------+
| Locked |  73   | 98.65%     |
| Placed |  1    | 1.35%      |
+--------+-------+------------+

