
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 78960292d, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `rvfi_testbench'. Setting top module to rvfi_testbench.

2.1. Analyzing design hierarchy..
Top module:  \rvfi_testbench

2.2. Analyzing design hierarchy..
Top module:  \rvfi_testbench
Removed 0 unused modules.
Module rvfi_testbench directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== rvfi_testbench ===

   Number of wires:              80599
   Number of wire bits:         645023
   Number of public wires:       59501
   Number of public wire bits:  506489
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              59913
     $add                          133
     $and                         4739
     $anyinit                     5830
     $anyseq                       200
     $assert                        69
     $assume                         5
     $eq                          4075
     $ff                             3
     $ge                            63
     $gt                             9
     $initstate                      1
     $le                            14
     $logic_and                      4
     $logic_not                    370
     $lt                           117
     $mem_v2                        71
     $mul                            2
     $mux                        38592
     $ne                            80
     $not                         1263
     $or                          2861
     $reduce_and                   434
     $reduce_bool                  351
     $reduce_or                    227
     $scopeinfo                    163
     $shl                          101
     $shr                           29
     $sshr                           2
     $sub                           22
     $xor                           83

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module rvfi_testbench.

End of script. Logfile hash: caec3ecd53, CPU: user 2.03s system 0.07s, MEM: 298.41 MB peak
Yosys 0.50+56 (git sha1 78960292d, clang++ 18.1.8 -fPIC -O3)
Time spent: 60% 2x write_smt2 (1 sec), 35% 2x read_rtlil (0 sec), ...
