<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/RegisterScavenging.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">RegisterScavenging.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file implements the machine register scavenger.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="RegisterScavenging_8h_source.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BitVector_8h_source.html">llvm/ADT/BitVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveRegUnits_8h_source.html">llvm/CodeGen/LiveRegUnits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetFrameLowering_8h_source.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="InitializePasses_8h_source.html">llvm/InitializePasses.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;limits&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
</div>
<p><a href="RegisterScavenging_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;reg-scavenging&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ad8172626adc822e9bd6d2e76d1e7147b" id="r_ad8172626adc822e9bd6d2e76d1e7147b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8172626adc822e9bd6d2e76d1e7147b">STATISTIC</a> (NumScavengedRegs, &quot;Number of frame index regs scavenged&quot;)</td></tr>
<tr class="separator:ad8172626adc822e9bd6d2e76d1e7147b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989e26280ba069ba20dd83144c3bd31a" id="r_a989e26280ba069ba20dd83144c3bd31a"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a989e26280ba069ba20dd83144c3bd31a">findSurvivorBackwards</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> To, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;LiveOut, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; <a class="el" href="classllvm_1_1AllocationOrder.html">AllocationOrder</a>, <a class="el" href="classbool.html">bool</a> RestoreAfter)</td></tr>
<tr class="memdesc:a989e26280ba069ba20dd83144c3bd31a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the bitvector <code>Available</code> of free register units at position <code>From</code>.  <br /></td></tr>
<tr class="separator:a989e26280ba069ba20dd83144c3bd31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48885a9191e6cca8b61015882db0fe9d" id="r_a48885a9191e6cca8b61015882db0fe9d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48885a9191e6cca8b61015882db0fe9d">getFrameIndexOperandNum</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a48885a9191e6cca8b61015882db0fe9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176bfede6f24b05b428c0f42f9d95390" id="r_a176bfede6f24b05b428c0f42f9d95390"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a176bfede6f24b05b428c0f42f9d95390">scavengeVReg</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classbool.html">bool</a> ReserveAfter)</td></tr>
<tr class="memdesc:a176bfede6f24b05b428c0f42f9d95390"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate a register for the virtual register <code>VReg</code>.  <br /></td></tr>
<tr class="separator:a176bfede6f24b05b428c0f42f9d95390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9029683bf2a81e8247c168501e85a8b4" id="r_a9029683bf2a81e8247c168501e85a8b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9029683bf2a81e8247c168501e85a8b4">scavengeFrameVirtualRegsInBlock</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a9029683bf2a81e8247c168501e85a8b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allocate (scavenge) vregs inside a single basic block.  <br /></td></tr>
<tr class="separator:a9029683bf2a81e8247c168501e85a8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the machine register scavenger. </p>
<p>It can provide information, such as unused registers, at any point in a machine basic block. It also provides a mechanism to make registers available by evicting them to spill slots. </p>

<p class="definition">Definition in file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;reg-scavenging&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00047">47</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a989e26280ba069ba20dd83144c3bd31a" name="a989e26280ba069ba20dd83144c3bd31a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989e26280ba069ba20dd83144c3bd31a">&#9670;&#160;</a></span>findSurvivorBackwards()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt; findSurvivorBackwards </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>From</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>To</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveRegUnits.html">LiveRegUnits</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LiveOut</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>AllocationOrder</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>RestoreAfter</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the bitvector <code>Available</code> of free register units at position <code>From</code>. </p>
<p>Search backwards to find a register that is part of <code>Candidates</code> and not used/clobbered until the point <code>To</code>. If there is multiple candidates continue searching and pick the one that is not used/ clobbered for the longest time. Returns the register and the earliest position we know it to be free or the position MBB.end() if no register is available. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00128">128</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LiveRegUnits_8h_source.html#l00116">llvm::LiveRegUnits::available()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00354">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00085">llvm::MachineInstr::FrameSetup</a>, <a class="el" href="BlockVerifier_8cpp_source.html#l00057">From</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DFAPacketizer_8cpp.html#a49346b1c8b35e7fcccd41b3356ae37e9">InstrLimit</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01927">Reg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00296">llvm::RegScavenger::scavengeRegisterBackwards()</a>.</p>

</div>
</div>
<a id="a48885a9191e6cca8b61015882db0fe9d" name="a48885a9191e6cca8b61015882db0fe9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48885a9191e6cca8b61015882db0fe9d">&#9670;&#160;</a></span>getFrameIndexOperandNum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getFrameIndexOperandNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00213">213</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>.</p>

</div>
</div>
<a id="a9029683bf2a81e8247c168501e85a8b4" name="a9029683bf2a81e8247c168501e85a8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9029683bf2a81e8247c168501e85a8b4">&#9670;&#160;</a></span>scavengeFrameVirtualRegsInBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> scavengeFrameVirtualRegsInBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allocate (scavenge) vregs inside a single basic block. </p>
<p>Returns true if the target spill callback created new vregs and a 2nd pass is necessary. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00392">392</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00082">llvm::RegScavenger::backward()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00354">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00356">llvm::MachineBasicBlock::end()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00076">llvm::RegScavenger::enterBasicBlockEnd()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00333">llvm::MachineBasicBlock::front()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineInstr_8h_source.html#l00685">llvm::MachineInstr::operands()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00339">scavengeVReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00051">llvm::RegScavenger::setRegUsed()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>, and <a class="el" href="Register_8h_source.html#l00077">llvm::Register::virtReg2Index()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00466">llvm::scavengeFrameVirtualRegs()</a>.</p>

</div>
</div>
<a id="a176bfede6f24b05b428c0f42f9d95390" name="a176bfede6f24b05b428c0f42f9d95390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176bfede6f24b05b428c0f42f9d95390">&#9670;&#160;</a></span>scavengeVReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> scavengeVReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>VReg</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ReserveAfter</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allocate a register for the virtual register <code>VReg</code>. </p>
<p>The last use of <code>VReg</code> is around the current position of the register scavenger <code>RS</code>. <code>ReserveAfter</code> controls whether the scavenged register needs to be reserved after the current instruction, otherwise it will only be reserved before the current instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterScavenging_8cpp_source.html#l00339">339</a> of file <a class="el" href="RegisterScavenging_8cpp_source.html">RegisterScavenging.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00111">DefMI</a>, <a class="el" href="STLExtras_8h_source.html#l01749">llvm::find_if()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00310">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="ARMSLSHardening_8cpp_source.html#l00071">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00296">llvm::RegScavenger::scavengeRegisterBackwards()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00392">scavengeFrameVirtualRegsInBlock()</a>.</p>

</div>
</div>
<a id="ad8172626adc822e9bd6d2e76d1e7147b" name="ad8172626adc822e9bd6d2e76d1e7147b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8172626adc822e9bd6d2e76d1e7147b">&#9670;&#160;</a></span>STATISTIC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumScavengedRegs</td>          <td class="paramname"><span class="paramname"><em></em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of frame index regs scavenged&quot;</td>          <td class="paramname"><span class="paramname"><em></em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:46:51 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
