/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SCC/4LC/Decoder/sim/..//rtl/SCC_4LC_decoder.sv
/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SCC/4LC/Decoder/sim/..//rtl/SCC_4LC_errorinfo_gen.sv
/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SCC/4LC/Decoder/sim/..//rtl/SCC_4LC_syndrome_gen.sv
/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SCC/4LC/Decoder/sim/..//sim/tb/TB_testbench.sv
