{"vcs1":{"timestamp_begin":1680371851.170204443, "rt":1.63, "ut":0.29, "st":0.21}}
{"vcselab":{"timestamp_begin":1680371852.879218173, "rt":1.42, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1680371854.365952042, "rt":0.70, "ut":0.11, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680371850.771389104}
{"VCS_COMP_START_TIME": 1680371850.771389104}
{"VCS_COMP_END_TIME": 1680371857.761694451}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338308}}
{"stitch_vcselab": {"peak_mem": 238976}}
