--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml regfile2.twx regfile2.ncd -o regfile2.twr regfile2.pcf
-ucf REGFILECONST.ucf

Design file:              regfile2.ncd
Physical constraint file: regfile2.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
IN0         |    1.327(R)|    0.030(R)|CLK_BUFGP         |   0.000|
IN1         |    0.167(R)|    0.958(R)|CLK_BUFGP         |   0.000|
IN2         |   -0.029(R)|    1.114(R)|CLK_BUFGP         |   0.000|
IN3         |    0.466(R)|    0.719(R)|CLK_BUFGP         |   0.000|
RE          |    3.018(R)|    0.112(R)|CLK_BUFGP         |   0.000|
S0          |    2.756(R)|    0.438(R)|CLK_BUFGP         |   0.000|
S1          |    2.836(R)|    0.137(R)|CLK_BUFGP         |   0.000|
WE          |    3.363(R)|   -0.263(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OUT0        |    7.988(R)|CLK_BUFGP         |   0.000|
OUT1        |    7.486(R)|CLK_BUFGP         |   0.000|
OUT2        |    7.411(R)|CLK_BUFGP         |   0.000|
OUT3        |    7.784(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.900|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
S0             |S0_OUT         |    6.382|
S1             |S1_OUT         |    6.744|
---------------+---------------+---------+


Analysis completed Fri Jul 17 15:15:47 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 147 MB



