FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"MTCA_MIMIC_TRIG2_MZ";
2"MTCA_MIMIC_TRIG1_MZ";
3"GND\G";
4"LE<0>";
5"CLK";
6"LE<2>";
7"MUX_ENABLE";
8"LE<1>";
9"VBAT";
10"JX1_SE_0";
11"SYNC24_MZ";
12"VCC\G";
13"EXT_TRIG<10>";
14"EXT_TRIG<9>";
15"EXT_TRIG<8>";
16"EXT_TRIG<11>";
17"EXT_TRIG<13>";
18"V3P3\G";
19"EXT_TRIG<12>";
20"EXT_TRIG<15>";
21"TELLIE_PRE_DELAY";
22"GND\G";
23"V3P3\G";
24"EXT_TRIG<7>";
25"DATA";
26"SMELLIE_DELAY";
27"V3P3\G";
28"JTAG_TMS";
29"JX1_SE_1";
30"JTAG_TCK";
31"SMELLIE_PRE_DELAY";
32"JX1_GUIDE_PIN2";
33"JTAG_TDI";
34"CARRIER_SRST#";
35"FPGA_DONE";
36"TELLIE_DELAY";
37"SMELLIE_PULSE";
38"SYNC24";
39"GT";
40"GND\G";
41"V3P3\G";
42"SYNC";
43"MTCA_MIMIC_TRIG1";
44"MTCA_MIMIC_TRIG2";
45"MTCA_MIMIC_DATA_RDY";
46"TELLIE_PULSE";
47"SPKR";
48"VCC\G";
49"VCC\G";
50"UN$1$LEDL$I102$A";
51"I2C_SCL";
52"GPIO0";
53"GPIO4";
54"GPIO2";
55"PWR_GOOD";
56"CAEN_DATA_RDY";
57"GENERIC_DELAY_OUT";
58"V3P3\G";
59"JX2_GUIDE_PIN2";
60"I2C_SDA";
61"VCC\G";
62"MZ_HAPPY";
63"SCALER<5>";
64"CNTRL_REG_CHK";
65"READ_CNTRL_REG_BIT";
66"CNTRL_RDY";
67"EXT_TRIG<6>";
68"EXT_TRIG<5>";
69"EXT_TRIG<3>";
70"JX2_GUIDE_PIN1";
71"EXT_TRIG<2>";
72"EXT_TRIG<0>";
73"EXT_TRIG<1>";
74"JX2_SE_1";
75"GPIO5";
76"INIT#";
77"TUBII_RT_OUT";
78"BCKP_CLK_IN_USE_MZ";
79"GPIO3";
80"GPIO1";
81"BCKP_CLK_IN_USE";
82"CLK100_IN";
83"RESET_CLK";
84"SCALER<6>";
85"GT_MZ";
86"VCCIO_EN_O";
87"JX2_SE_0";
88"V3P3";
89"GND\G";
90"CLK100_IN_MZ";
91"EXT_TRIG<4>";
92"SYNC_MZ";
93"JX1_GUIDE_PIN1";
94"VCC\G";
95"JTAG_TDO";
96"PWR_EN";
97"GENERIC_DELAY_IN";
98"SCALER<4>";
99"CLOCKS_DATA_RDY";
100"GENERIC_PULSE";
101"V3P3\G";
102"EXT_TRIG<14>";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"93;
"100"
$PN"100"0;
"96"
$PN"96"3;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"3;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"101;
"76"
$PN"76"0;
"78"
$PN"78"101;
"74"
$PN"74"0;
"72"
$PN"72"3;
"70"
$PN"70"0;
"66"
$PN"66"3;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"94;
"58"
$PN"58"94;
"56"
$PN"56"0;
"52"
$PN"52"3;
"50"
$PN"50"36;
"54"
$PN"54"26;
"48"
$PN"48"37;
"46"
$PN"46"3;
"42"
$PN"42"47;
"40"
$PN"40"3;
"44"
$PN"44"46;
"38"
$PN"38"5;
"36"
$PN"36"25;
"34"
$PN"34"3;
"32"
$PN"32"45;
"30"
$PN"30"2;
"28"
$PN"28"3;
"26"
$PN"26"1;
"24"
$PN"24"85;
"22"
$PN"22"3;
"20"
$PN"20"92;
"18"
$PN"18"11;
"16"
$PN"16"3;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"29;
"8"
$PN"8"35;
"6"
$PN"6"34;
"4"
$PN"4"33;
"2"
$PN"2"28;
"101"
$PN"101"32;
"99"
$PN"99"0;
"95"
$PN"95"3;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"3;
"87"
$PN"87"0;
"83"
$PN"83"20;
"81"
$PN"81"19;
"79"
$PN"79"18;
"75"
$PN"75"17;
"77"
$PN"77"3;
"73"
$PN"73"102;
"71"
$PN"71"3;
"69"
$PN"69"16;
"65"
$PN"65"3;
"67"
$PN"67"15;
"63"
$PN"63"14;
"61"
$PN"61"13;
"59"
$PN"59"12;
"57"
$PN"57"12;
"55"
$PN"55"7;
"51"
$PN"51"3;
"49"
$PN"49"8;
"53"
$PN"53"6;
"47"
$PN"47"4;
"45"
$PN"45"3;
"41"
$PN"41"0;
"39"
$PN"39"3;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"3;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"3;
"25"
$PN"25"0;
"23"
$PN"23"97;
"21"
$PN"21"3;
"19"
$PN"19"21;
"15"
$PN"15"3;
"17"
$PN"17"31;
"13"
$PN"13"0;
"9"
$PN"9"10;
"11"
$PN"11"0;
"5"
$PN"5"96;
"7"
$PN"7"9;
"3"
$PN"3"95;
"1"
$PN"1"30;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"63;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"66;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc"
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"50;
"B\NAC"
$PN"1"22;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"50;
"B<0>"
$PN"2"62;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"41;
"GND"
$PN"7"40;
"Y6"
$PN"12"0;
"Y5"
$PN"10"1;
"Y4"
$PN"8"2;
"Y3"
$PN"6"85;
"Y2"
$PN"4"92;
"Y1"
$PN"2"11;
"A6"
$PN"13"44;
"A5"
$PN"11"44;
"A4"
$PN"9"43;
"A3"
$PN"5"39;
"A2"
$PN"3"42;
"A1"
$PN"1"38;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"38;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"45;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"11;
"B<0>"
$PN"2"27;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"92;
"B<0>"
$PN"2"27;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"85;
"B<0>"
$PN"2"27;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"27;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"27;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"41;
"A<0>"
$PN"1"40;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"88;
"GND"
$PN"7"89;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"78;
"Y1"
$PN"2"90;
"A6"
$PN"13"0;
"A5"
$PN"11"0;
"A4"
$PN"9"0;
"A3"
$PN"5"0;
"A2"
$PN"3"82;
"A1"
$PN"1"81;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"82;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"47;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"89;
"A<0>"
$PN"1"88;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"97;
%"OUTPORT"
"1","(-650,2700)","0","standard","I122";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"4;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"70;
"100"
$PN"100"0;
"96"
$PN"96"22;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"22;
"88"
$PN"88"0;
"84"
$PN"84"72;
"82"
$PN"82"73;
"80"
$PN"80"23;
"76"
$PN"76"71;
"78"
$PN"78"23;
"74"
$PN"74"69;
"72"
$PN"72"22;
"70"
$PN"70"91;
"66"
$PN"66"22;
"68"
$PN"68"68;
"64"
$PN"64"67;
"62"
$PN"62"24;
"60"
$PN"60"49;
"58"
$PN"58"49;
"56"
$PN"56"0;
"52"
$PN"52"22;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"22;
"42"
$PN"42"0;
"40"
$PN"40"22;
"44"
$PN"44"0;
"38"
$PN"38"66;
"36"
$PN"36"65;
"34"
$PN"34"22;
"32"
$PN"32"64;
"30"
$PN"30"63;
"28"
$PN"28"22;
"26"
$PN"26"84;
"24"
$PN"24"98;
"22"
$PN"22"22;
"20"
$PN"20"77;
"18"
$PN"18"62;
"16"
$PN"16"22;
"14"
$PN"14"74;
"12"
$PN"12"61;
"10"
$PN"10"86;
"8"
$PN"8"75;
"6"
$PN"6"79;
"4"
$PN"4"80;
"2"
$PN"2"60;
"101"
$PN"101"59;
"99"
$PN"99"0;
"95"
$PN"95"22;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"22;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"58;
"75"
$PN"75"0;
"77"
$PN"77"22;
"73"
$PN"73"0;
"71"
$PN"71"22;
"69"
$PN"69"0;
"65"
$PN"65"22;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"48;
"57"
$PN"57"48;
"55"
$PN"55"0;
"51"
$PN"51"22;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"83;
"45"
$PN"45"22;
"41"
$PN"41"90;
"39"
$PN"39"22;
"43"
$PN"43"78;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"22;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"22;
"25"
$PN"25"99;
"23"
$PN"23"57;
"21"
$PN"21"22;
"19"
$PN"19"100;
"15"
$PN"15"22;
"17"
$PN"17"56;
"13"
$PN"13"87;
"9"
$PN"9"76;
"11"
$PN"11"55;
"5"
$PN"5"54;
"7"
$PN"7"53;
"3"
$PN"3"52;
"1"
$PN"1"51;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"102;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"77;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"67;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"68;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"91;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"69;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"71;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"73;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"72;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"56;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"100;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"57;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"99;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"6;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"83;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"98;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"84;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"37;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"46;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"64;
END.
