#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023b258ac450 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
v0000023b2590c040_0 .var "clk", 0 0;
v0000023b2590c4a0_0 .var "reset", 0 0;
S_0000023b2588f380 .scope module, "uut" "top" 2 10, 3 296 0, S_0000023b258ac450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000023b2590b140_0 .net "ALUOp", 1 0, v0000023b25900460_0;  1 drivers
v0000023b2590ccc0_0 .net "ALUResult", 31 0, v0000023b258ffd80_0;  1 drivers
v0000023b2590c180_0 .net "ALUSrc", 0 0, v0000023b25900500_0;  1 drivers
v0000023b2590b1e0_0 .net "Branch", 0 0, v0000023b259001e0_0;  1 drivers
v0000023b2590c2c0_0 .net "Control_out", 3 0, v0000023b258a12e0_0;  1 drivers
v0000023b2590bfa0_0 .net "DM_read", 31 0, v0000023b258fff60_0;  1 drivers
v0000023b2590c680_0 .net "ImmediateOut", 31 0, v0000023b258ffa60_0;  1 drivers
v0000023b2590b640_0 .net "InstructionOut", 31 0, v0000023b25900aa0_0;  1 drivers
v0000023b2590b820_0 .net "MemRead", 0 0, v0000023b258ff240_0;  1 drivers
v0000023b2590b320_0 .net "MemWrite", 0 0, v0000023b258ff880_0;  1 drivers
v0000023b2590cb80_0 .net "MemtoReg", 0 0, v0000023b25900960_0;  1 drivers
v0000023b2590c220_0 .net "Mux1Out", 31 0, L_0000023b2590ba00;  1 drivers
v0000023b2590c720_0 .net "Mux2Out", 31 0, L_0000023b25978910;  1 drivers
v0000023b2590b6e0_0 .net "Mux3Out", 31 0, L_0000023b25979950;  1 drivers
v0000023b2590be60_0 .net "PCPlus4", 31 0, L_0000023b2590c860;  1 drivers
v0000023b2590b460_0 .net "PC_out", 31 0, v0000023b258ff1a0_0;  1 drivers
v0000023b2590c400_0 .net "ReadData1Out", 31 0, L_0000023b25889da0;  1 drivers
v0000023b2590bc80_0 .net "ReadData2Out", 31 0, L_0000023b25889a90;  1 drivers
v0000023b2590c7c0_0 .net "RegWrite", 0 0, v0000023b258ffc40_0;  1 drivers
v0000023b2590bd20_0 .net "Select", 0 0, L_0000023b258898d0;  1 drivers
v0000023b2590bdc0_0 .net "SumOut", 31 0, L_0000023b2590c5e0;  1 drivers
v0000023b2590bf00_0 .net "clk", 0 0, v0000023b2590c040_0;  1 drivers
v0000023b2590b960_0 .net "reset", 0 0, v0000023b2590c4a0_0;  1 drivers
v0000023b2590b500_0 .net "zero", 0 0, v0000023b25900e60_0;  1 drivers
L_0000023b2590c900 .part v0000023b25900aa0_0, 0, 7;
L_0000023b259782d0 .part v0000023b25900aa0_0, 15, 5;
L_0000023b25978230 .part v0000023b25900aa0_0, 20, 5;
L_0000023b259793b0 .part v0000023b25900aa0_0, 7, 5;
L_0000023b25979590 .part v0000023b25900aa0_0, 30, 1;
L_0000023b25978cd0 .part v0000023b25900aa0_0, 12, 3;
L_0000023b25978d70 .part v0000023b258ffd80_0, 0, 5;
S_0000023b2588f510 .scope module, "AC" "ALU_Control" 3 314, 3 163 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "i_Func7";
    .port_info 3 /INPUT 3 "i_Func3";
    .port_info 4 /INPUT 2 "i_ALUOp";
    .port_info 5 /OUTPUT 4 "o_Operation";
v0000023b258a0a20_0 .net "clk", 0 0, v0000023b2590c040_0;  alias, 1 drivers
v0000023b258a0980_0 .net "i_ALUOp", 1 0, v0000023b25900460_0;  alias, 1 drivers
v0000023b258a07a0_0 .net "i_Func3", 2 0, L_0000023b25978cd0;  1 drivers
v0000023b258a0ac0_0 .net "i_Func7", 0 0, L_0000023b25979590;  1 drivers
v0000023b258a12e0_0 .var "o_Operation", 3 0;
o0000023b258ae0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023b258a0de0_0 .net "reset", 0 0, o0000023b258ae0c8;  0 drivers
E_0000023b258a74f0 .event anyedge, v0000023b258a0980_0, v0000023b258a0ac0_0, v0000023b258a07a0_0;
S_0000023b2588f6a0 .scope module, "ALU2" "ALU" 3 315, 3 200 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "i_Operation";
    .port_info 3 /OUTPUT 32 "o_ALU_Result";
    .port_info 4 /OUTPUT 1 "o_Zero";
v0000023b258a0f20_0 .net "A", 31 0, L_0000023b25889da0;  alias, 1 drivers
v0000023b258a0fc0_0 .net "B", 31 0, L_0000023b25978910;  alias, 1 drivers
v0000023b258ff060_0 .net "i_Operation", 3 0, v0000023b258a12e0_0;  alias, 1 drivers
v0000023b258ffd80_0 .var "o_ALU_Result", 31 0;
v0000023b25900e60_0 .var "o_Zero", 0 0;
E_0000023b258a7eb0 .event anyedge, v0000023b258a12e0_0, v0000023b258a0f20_0, v0000023b258a0fc0_0, v0000023b258ffd80_0;
S_0000023b25869000 .scope module, "AND" "AND_Gate" 3 307, 3 33 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "o_Y";
L_0000023b258898d0 .functor AND 1, v0000023b259001e0_0, v0000023b25900e60_0, C4<1>, C4<1>;
v0000023b258ff420_0 .net "A", 0 0, v0000023b259001e0_0;  alias, 1 drivers
v0000023b25900f00_0 .net "B", 0 0, v0000023b25900e60_0;  alias, 1 drivers
v0000023b25900820_0 .net "o_Y", 0 0, L_0000023b258898d0;  alias, 1 drivers
S_0000023b25869190 .scope module, "Add" "Adder" 3 306, 3 25 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /INPUT 32 "Imm_in";
    .port_info 2 /OUTPUT 32 "Sum";
v0000023b259003c0_0 .net "Imm_in", 31 0, v0000023b258ffa60_0;  alias, 1 drivers
v0000023b25900640_0 .net "PC_in", 31 0, v0000023b258ff1a0_0;  alias, 1 drivers
v0000023b25900140_0 .net "Sum", 31 0, L_0000023b2590c5e0;  alias, 1 drivers
L_0000023b2590c5e0 .arith/sum 32, v0000023b258ff1a0_0, v0000023b258ffa60_0;
S_0000023b25869320 .scope module, "Control" "Control" 3 310, 3 65 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "i_Instruction";
    .port_info 1 /OUTPUT 1 "o_Branch";
    .port_info 2 /OUTPUT 1 "o_MemRead";
    .port_info 3 /OUTPUT 1 "o_MemtoReg";
    .port_info 4 /OUTPUT 2 "o_ALUOp";
    .port_info 5 /OUTPUT 1 "o_MemWrite";
    .port_info 6 /OUTPUT 1 "o_ALUSrc";
    .port_info 7 /OUTPUT 1 "o_RegWrite";
v0000023b25900c80_0 .net "i_Instruction", 6 0, L_0000023b2590c900;  1 drivers
v0000023b25900460_0 .var "o_ALUOp", 1 0;
v0000023b25900500_0 .var "o_ALUSrc", 0 0;
v0000023b259001e0_0 .var "o_Branch", 0 0;
v0000023b258ff240_0 .var "o_MemRead", 0 0;
v0000023b258ff880_0 .var "o_MemWrite", 0 0;
v0000023b25900960_0 .var "o_MemtoReg", 0 0;
v0000023b258ffc40_0 .var "o_RegWrite", 0 0;
E_0000023b258a7530 .event anyedge, v0000023b25900c80_0;
S_0000023b2588d4d0 .scope module, "DM" "Data_Memory" 3 316, 3 232 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_MemWrite";
    .port_info 1 /INPUT 1 "i_MemRead";
    .port_info 2 /INPUT 5 "i_Address";
    .port_info 3 /INPUT 32 "i_WriteData";
    .port_info 4 /OUTPUT 32 "o_ReadData";
    .port_info 5 /INPUT 1 "clk";
v0000023b25900d20_0 .net "clk", 0 0, v0000023b2590c040_0;  alias, 1 drivers
v0000023b25900a00_0 .net "i_Address", 4 0, L_0000023b25978d70;  1 drivers
v0000023b25900280_0 .net "i_MemRead", 0 0, v0000023b258ff240_0;  alias, 1 drivers
v0000023b258ffce0_0 .net "i_MemWrite", 0 0, v0000023b258ff880_0;  alias, 1 drivers
v0000023b25900000_0 .net "i_WriteData", 31 0, L_0000023b25889a90;  alias, 1 drivers
v0000023b258ff920 .array "memory", 31 0, 31 0;
v0000023b258fff60_0 .var "o_ReadData", 31 0;
E_0000023b258a72b0 .event posedge, v0000023b258a0a20_0;
v0000023b258ff920_0 .array/port v0000023b258ff920, 0;
v0000023b258ff920_1 .array/port v0000023b258ff920, 1;
E_0000023b258a75b0/0 .event anyedge, v0000023b258ff240_0, v0000023b25900a00_0, v0000023b258ff920_0, v0000023b258ff920_1;
v0000023b258ff920_2 .array/port v0000023b258ff920, 2;
v0000023b258ff920_3 .array/port v0000023b258ff920, 3;
v0000023b258ff920_4 .array/port v0000023b258ff920, 4;
v0000023b258ff920_5 .array/port v0000023b258ff920, 5;
E_0000023b258a75b0/1 .event anyedge, v0000023b258ff920_2, v0000023b258ff920_3, v0000023b258ff920_4, v0000023b258ff920_5;
v0000023b258ff920_6 .array/port v0000023b258ff920, 6;
v0000023b258ff920_7 .array/port v0000023b258ff920, 7;
v0000023b258ff920_8 .array/port v0000023b258ff920, 8;
v0000023b258ff920_9 .array/port v0000023b258ff920, 9;
E_0000023b258a75b0/2 .event anyedge, v0000023b258ff920_6, v0000023b258ff920_7, v0000023b258ff920_8, v0000023b258ff920_9;
v0000023b258ff920_10 .array/port v0000023b258ff920, 10;
v0000023b258ff920_11 .array/port v0000023b258ff920, 11;
v0000023b258ff920_12 .array/port v0000023b258ff920, 12;
v0000023b258ff920_13 .array/port v0000023b258ff920, 13;
E_0000023b258a75b0/3 .event anyedge, v0000023b258ff920_10, v0000023b258ff920_11, v0000023b258ff920_12, v0000023b258ff920_13;
v0000023b258ff920_14 .array/port v0000023b258ff920, 14;
v0000023b258ff920_15 .array/port v0000023b258ff920, 15;
v0000023b258ff920_16 .array/port v0000023b258ff920, 16;
v0000023b258ff920_17 .array/port v0000023b258ff920, 17;
E_0000023b258a75b0/4 .event anyedge, v0000023b258ff920_14, v0000023b258ff920_15, v0000023b258ff920_16, v0000023b258ff920_17;
v0000023b258ff920_18 .array/port v0000023b258ff920, 18;
v0000023b258ff920_19 .array/port v0000023b258ff920, 19;
v0000023b258ff920_20 .array/port v0000023b258ff920, 20;
v0000023b258ff920_21 .array/port v0000023b258ff920, 21;
E_0000023b258a75b0/5 .event anyedge, v0000023b258ff920_18, v0000023b258ff920_19, v0000023b258ff920_20, v0000023b258ff920_21;
v0000023b258ff920_22 .array/port v0000023b258ff920, 22;
v0000023b258ff920_23 .array/port v0000023b258ff920, 23;
v0000023b258ff920_24 .array/port v0000023b258ff920, 24;
v0000023b258ff920_25 .array/port v0000023b258ff920, 25;
E_0000023b258a75b0/6 .event anyedge, v0000023b258ff920_22, v0000023b258ff920_23, v0000023b258ff920_24, v0000023b258ff920_25;
v0000023b258ff920_26 .array/port v0000023b258ff920, 26;
v0000023b258ff920_27 .array/port v0000023b258ff920, 27;
v0000023b258ff920_28 .array/port v0000023b258ff920, 28;
v0000023b258ff920_29 .array/port v0000023b258ff920, 29;
E_0000023b258a75b0/7 .event anyedge, v0000023b258ff920_26, v0000023b258ff920_27, v0000023b258ff920_28, v0000023b258ff920_29;
v0000023b258ff920_30 .array/port v0000023b258ff920, 30;
v0000023b258ff920_31 .array/port v0000023b258ff920, 31;
E_0000023b258a75b0/8 .event anyedge, v0000023b258ff920_30, v0000023b258ff920_31;
E_0000023b258a75b0 .event/or E_0000023b258a75b0/0, E_0000023b258a75b0/1, E_0000023b258a75b0/2, E_0000023b258a75b0/3, E_0000023b258a75b0/4, E_0000023b258a75b0/5, E_0000023b258a75b0/6, E_0000023b258a75b0/7, E_0000023b258a75b0/8;
S_0000023b2588d770 .scope module, "IM" "Instruction_Memory" 3 309, 3 48 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "Instruction_out";
v0000023b25900aa0_0 .var "Instruction_out", 31 0;
v0000023b258ffb00 .array "Memory", 0 31, 31 0;
v0000023b259006e0_0 .net "PC_in", 31 0, v0000023b258ff1a0_0;  alias, 1 drivers
v0000023b258ff560_0 .net "clk", 0 0, v0000023b2590c040_0;  alias, 1 drivers
v0000023b258ff600_0 .net "reset", 0 0, v0000023b2590c4a0_0;  alias, 1 drivers
E_0000023b258a7230 .event posedge, v0000023b258ff600_0, v0000023b258a0a20_0;
S_0000023b25866350 .scope module, "ImmGen" "ImmediateGenerator" 3 311, 3 144 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "i_Instruction";
    .port_info 2 /OUTPUT 32 "o_Immediate";
v0000023b258ff740_0 .net "clk", 0 0, v0000023b2590c040_0;  alias, 1 drivers
v0000023b258ff9c0_0 .net "i_Instruction", 31 0, v0000023b25900aa0_0;  alias, 1 drivers
v0000023b258ffa60_0 .var "o_Immediate", 31 0;
S_0000023b258664e0 .scope module, "Mux1" "mux" 3 308, 3 40 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v0000023b258ffba0_0 .net "A", 31 0, L_0000023b2590c860;  alias, 1 drivers
v0000023b259005a0_0 .net "B", 31 0, L_0000023b2590c5e0;  alias, 1 drivers
v0000023b25900320_0 .net "Y", 31 0, L_0000023b2590ba00;  alias, 1 drivers
v0000023b258ffec0_0 .net "sel", 0 0, L_0000023b258898d0;  alias, 1 drivers
L_0000023b2590ba00 .functor MUXZ 32, L_0000023b2590c860, L_0000023b2590c5e0, L_0000023b258898d0, C4<>;
S_0000023b25866670 .scope module, "Mux2" "mux" 3 313, 3 40 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v0000023b25900780_0 .net "A", 31 0, L_0000023b25889a90;  alias, 1 drivers
v0000023b258ff380_0 .net "B", 31 0, v0000023b258ffa60_0;  alias, 1 drivers
v0000023b258ff7e0_0 .net "Y", 31 0, L_0000023b25978910;  alias, 1 drivers
v0000023b258ff6a0_0 .net "sel", 0 0, v0000023b25900500_0;  alias, 1 drivers
L_0000023b25978910 .functor MUXZ 32, L_0000023b25889a90, v0000023b258ffa60_0, v0000023b25900500_0, C4<>;
S_0000023b2581e050 .scope module, "Mux3" "mux" 3 317, 3 40 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "Y";
v0000023b259008c0_0 .net "A", 31 0, v0000023b258ffd80_0;  alias, 1 drivers
v0000023b25900dc0_0 .net "B", 31 0, v0000023b258fff60_0;  alias, 1 drivers
v0000023b25900b40_0 .net "Y", 31 0, L_0000023b25979950;  alias, 1 drivers
v0000023b258ffe20_0 .net "sel", 0 0, v0000023b25900960_0;  alias, 1 drivers
L_0000023b25979950 .functor MUXZ 32, v0000023b258ffd80_0, v0000023b258fff60_0, v0000023b25900960_0, C4<>;
S_0000023b2581e1e0 .scope module, "PC" "Program_counter" 3 304, 3 3 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
v0000023b258ff2e0_0 .net "PC_in", 31 0, L_0000023b2590ba00;  alias, 1 drivers
v0000023b258ff1a0_0 .var "PC_out", 31 0;
v0000023b258ff100_0 .net "clk", 0 0, v0000023b2590c040_0;  alias, 1 drivers
v0000023b258ff4c0_0 .net "reset", 0 0, v0000023b2590c4a0_0;  alias, 1 drivers
S_0000023b2590aea0 .scope module, "PC4" "PC_Plus_4" 3 305, 3 17 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC_in";
    .port_info 1 /OUTPUT 32 "PC_out";
v0000023b25900be0_0 .net "PC_in", 31 0, v0000023b258ff1a0_0;  alias, 1 drivers
v0000023b259000a0_0 .net "PC_out", 31 0, L_0000023b2590c860;  alias, 1 drivers
L_0000023b25920088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023b2590baa0_0 .net/2u *"_ivl_0", 31 0, L_0000023b25920088;  1 drivers
L_0000023b2590c860 .arith/sum 32, v0000023b258ff1a0_0, L_0000023b25920088;
S_0000023b2590a090 .scope module, "Reg" "Register" 3 312, 3 259 0, S_0000023b2588f380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "i_RS1";
    .port_info 3 /INPUT 5 "i_RS2";
    .port_info 4 /INPUT 5 "i_RD1";
    .port_info 5 /INPUT 32 "i_WriteData";
    .port_info 6 /INPUT 1 "i_RegWrite";
    .port_info 7 /OUTPUT 32 "o_ReadData1";
    .port_info 8 /OUTPUT 32 "o_ReadData2";
L_0000023b25889da0 .functor BUFZ 32, L_0000023b2590cc20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023b25889a90 .functor BUFZ 32, L_0000023b25979630, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023b2590b3c0 .array "Reg_Memory", 31 0, 31 0;
v0000023b2590ce00_0 .net *"_ivl_0", 31 0, L_0000023b2590cc20;  1 drivers
v0000023b2590bb40_0 .net *"_ivl_10", 6 0, L_0000023b25978410;  1 drivers
L_0000023b25920118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023b2590c360_0 .net *"_ivl_13", 1 0, L_0000023b25920118;  1 drivers
v0000023b2590c9a0_0 .net *"_ivl_2", 6 0, L_0000023b2590b5a0;  1 drivers
L_0000023b259200d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023b2590bbe0_0 .net *"_ivl_5", 1 0, L_0000023b259200d0;  1 drivers
v0000023b2590b780_0 .net *"_ivl_8", 31 0, L_0000023b25979630;  1 drivers
v0000023b2590c0e0_0 .net "clk", 0 0, v0000023b2590c040_0;  alias, 1 drivers
v0000023b2590cd60_0 .net "i_RD1", 4 0, L_0000023b259793b0;  1 drivers
v0000023b2590cea0_0 .net "i_RS1", 4 0, L_0000023b259782d0;  1 drivers
v0000023b2590b8c0_0 .net "i_RS2", 4 0, L_0000023b25978230;  1 drivers
v0000023b2590b280_0 .net "i_RegWrite", 0 0, v0000023b258ffc40_0;  alias, 1 drivers
v0000023b2590cf40_0 .net "i_WriteData", 31 0, L_0000023b25979950;  alias, 1 drivers
v0000023b2590c540_0 .net "o_ReadData1", 31 0, L_0000023b25889da0;  alias, 1 drivers
v0000023b2590cae0_0 .net "o_ReadData2", 31 0, L_0000023b25889a90;  alias, 1 drivers
v0000023b2590b0a0_0 .net "reset", 0 0, v0000023b2590c4a0_0;  alias, 1 drivers
L_0000023b2590cc20 .array/port v0000023b2590b3c0, L_0000023b2590b5a0;
L_0000023b2590b5a0 .concat [ 5 2 0 0], L_0000023b259782d0, L_0000023b259200d0;
L_0000023b25979630 .array/port v0000023b2590b3c0, L_0000023b25978410;
L_0000023b25978410 .concat [ 5 2 0 0], L_0000023b25978230, L_0000023b25920118;
    .scope S_0000023b2581e1e0;
T_0 ;
    %wait E_0000023b258a7230;
    %load/vec4 v0000023b258ff4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0000023b258ff2e0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0000023b258ff1a0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023b2588d770;
T_1 ;
    %vpi_call 3 57 "$readmemh", "instructions.mem", v0000023b258ffb00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000023b2588d770;
T_2 ;
    %wait E_0000023b258a7230;
    %load/vec4 v0000023b258ff600_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000023b259006e0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023b258ffb00, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0000023b25900aa0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023b25869320;
T_3 ;
    %wait E_0000023b258a7530;
    %load/vec4 v0000023b25900c80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b259001e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b25900960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b25900460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b25900500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ffc40_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b259001e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b25900960_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023b25900460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b25900500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b258ffc40_0, 0;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b259001e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b258ff240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b25900960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b25900460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b25900500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b258ffc40_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b259001e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b25900960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b25900460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b258ff880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b25900500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ffc40_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b259001e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b25900960_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023b25900460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b25900500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ffc40_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b259001e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b25900960_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023b25900460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b258ff880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b25900500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b258ffc40_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023b25866350;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b258ffa60_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000023b25866350;
T_5 ;
    %wait E_0000023b258a72b0;
    %load/vec4 v0000023b258ff9c0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023b258ffa60_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0000023b258ff9c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023b258ff9c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023b258ffa60_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0000023b258ff9c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023b258ff9c0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023b258ffa60_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000023b258ff9c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023b258ff9c0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b258ff9c0_0;
    %parti/s 7, 5, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000023b258ffa60_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023b2590a090;
T_6 ;
    %vpi_call 3 274 "$readmemh", "register.mem", v0000023b2590b3c0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000023b2590a090;
T_7 ;
    %wait E_0000023b258a7230;
    %load/vec4 v0000023b2590b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023b2590b280_0;
    %load/vec4 v0000023b2590cd60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023b2590cf40_0;
    %load/vec4 v0000023b2590cd60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b2590b3c0, 0, 4;
T_7.2 ;
T_7.1 ;
    %vpi_call 3 290 "$writememh", "register.mem", v0000023b2590b3c0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0000023b2588f510;
T_8 ;
    %wait E_0000023b258a74f0;
    %load/vec4 v0000023b258a0980_0;
    %load/vec4 v0000023b258a0ac0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023b258a07a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.2 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.4 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.6 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.12 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.13 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000023b258a12e0_0, 0;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023b2588f6a0;
T_9 ;
    %wait E_0000023b258a7eb0;
    %load/vec4 v0000023b258ff060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %load/vec4 v0000023b258a0f20_0;
    %load/vec4 v0000023b258a0fc0_0;
    %and;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.1 ;
    %load/vec4 v0000023b258a0f20_0;
    %load/vec4 v0000023b258a0fc0_0;
    %or;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.2 ;
    %load/vec4 v0000023b258a0f20_0;
    %load/vec4 v0000023b258a0fc0_0;
    %add;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.3 ;
    %load/vec4 v0000023b258a0f20_0;
    %load/vec4 v0000023b258a0f20_0;
    %sub;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.4 ;
    %load/vec4 v0000023b258a0f20_0;
    %ix/getv 4, v0000023b258a0fc0_0;
    %shiftl 4;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.5 ;
    %load/vec4 v0000023b258a0f20_0;
    %ix/getv 4, v0000023b258a0fc0_0;
    %shiftr 4;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.6 ;
    %load/vec4 v0000023b258a0f20_0;
    %load/vec4 v0000023b258a0fc0_0;
    %sub;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000023b258a0f20_0;
    %ix/getv 4, v0000023b258a0fc0_0;
    %shiftr/s 4;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000023b258a0f20_0;
    %load/vec4 v0000023b258a0fc0_0;
    %xor;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000023b258a0fc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000023b258a0f20_0;
    %load/vec4 v0000023b258a0fc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000023b258a0f20_0;
    %load/vec4 v0000023b258a0fc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v0000023b258a0fc0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000023b258a0f20_0;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000023b258a0f20_0;
    %inv;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023b258ffd80_0, 0;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0000023b258ffd80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.21, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.22, 8;
T_9.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.22, 8;
 ; End of false expr.
    %blend;
T_9.22;
    %assign/vec4 v0000023b25900e60_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023b2588d4d0;
T_10 ;
    %wait E_0000023b258a75b0;
    %load/vec4 v0000023b25900280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000023b25900a00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023b258ff920, 4;
    %store/vec4 v0000023b258fff60_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b258fff60_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023b2588d4d0;
T_11 ;
    %wait E_0000023b258a72b0;
    %load/vec4 v0000023b258ffce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000023b25900000_0;
    %load/vec4 v0000023b25900a00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b258ff920, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023b258ac450;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v0000023b2590c040_0;
    %inv;
    %store/vec4 v0000023b2590c040_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023b258ac450;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2590c040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b2590c4a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b2590c4a0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000023b258ac450;
T_14 ;
    %vpi_call 2 36 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023b258ac450 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "top.v";
