%Warning-VARHIDDEN: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:8:10: Declaration of signal hides declaration in upper scope: 'pc'
    8 | reg[3:0] pc;
      |          ^~
                    /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:12:1: ... note: In file included from 'heichips25_template.sv'
                    /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:57:4: ... Location of original declaration
   57 | pc pc(
      |    ^~
                    ... For warning description see https://verilator.org/warn/VARHIDDEN?v=5.038
                    ... Use "/* verilator lint_off VARHIDDEN */" and lint_on around source to disable this message.
%Warning-VARHIDDEN: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_a.v:9:10: Declaration of signal hides declaration in upper scope: 'reg_a'
    9 | reg[7:0] reg_a;
      |          ^~~~~
                    /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:13:1: ... note: In file included from 'heichips25_template.sv'
                    /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:74:7: ... Location of original declaration
   74 | reg_a reg_a(
      |       ^~~~~
%Warning-VARHIDDEN: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/reg_b.v:9:10: Declaration of signal hides declaration in upper scope: 'reg_b'
    9 | reg[7:0] reg_b;
      |          ^~~~~
                    /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:14:1: ... note: In file included from 'heichips25_template.sv'
                    /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:84:7: ... Location of original declaration
   84 | reg_b reg_b(
      |       ^~~~~
%Warning-VARHIDDEN: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/ir.v:9:10: Declaration of signal hides declaration in upper scope: 'ir'
    9 | reg[7:0] ir;
      |          ^~
                    /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:10:1: ... note: In file included from 'heichips25_template.sv'
                    /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:103:4: ... Location of original declaration
  103 | ir ir(
      |    ^~
%Warning-WIDTHEXPAND: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/pc.v:18:12: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'pc' generates 4 bits.
                                                                                                        : ... note: In instance 'heichips25_template.sap1_inst.pc'
   18 | assign out = pc;
      |            ^
                      /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:12:1: ... note: In file included from 'heichips25_template.sv'
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.038
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:18:23: Bits of signal are not used: 'ui_in'[0]
                                                                                                                           : ... note: In instance 'heichips25_template'
   18 |     input  wire [7:0] ui_in,     
      |                       ^~~~~
                       ... For warning description see https://verilator.org/warn/UNUSEDSIGNAL?v=5.038
                       ... Use "/* verilator lint_off UNUSEDSIGNAL */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:25:23: Signal is not used: 'rst_n'
                                                                                                                           : ... note: In instance 'heichips25_template'
   25 |     input  wire       rst_n      
      |                       ^~~~~
%Warning-UNDRIVEN: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/top.v:10:6: Signal is not driven: 'rst'
                                                                                                     : ... note: In instance 'heichips25_template.sap1_inst'
   10 | wire rst;
      |      ^~~
                   /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:15:1: ... note: In file included from 'heichips25_template.sv'
                   ... For warning description see https://verilator.org/warn/UNDRIVEN?v=5.038
                   ... Use "/* verilator lint_off UNDRIVEN */" and lint_on around source to disable this message.
%Warning-UNUSEDPARAM: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:16:12: Parameter is not used: 'SIG_A_EN'
                                                                                                                : ... note: In instance 'heichips25_template.sap1_inst.controller'
   16 | localparam SIG_A_EN      = 3;
      |            ^~~~~~~~
                      /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:9:1: ... note: In file included from 'heichips25_template.sv'
                      ... For warning description see https://verilator.org/warn/UNUSEDPARAM?v=5.038
                      ... Use "/* verilator lint_off UNUSEDPARAM */" and lint_on around source to disable this message.
%Warning-UNUSEDSIGNAL: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/memory.v:5:13: Bits of signal are not used: 'bus'[7:4]
                                                                                                            : ... note: In instance 'heichips25_template.sap1_inst.mem'
    5 |  input[7:0] bus,
      |             ^~~
                       /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:11:1: ... note: In file included from 'heichips25_template.sv'
%Warning-UNDRIVEN: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/memory.v:9:10: Signal is not driven: 'ram'
                                                                                                        : ... note: In instance 'heichips25_template.sap1_inst.mem'
    9 | reg[7:0] ram[0:15];
      |          ^~~
                   /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:11:1: ... note: In file included from 'heichips25_template.sv'
%Warning-CASEINCOMPLETE: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:57:4: Case values incompletely covered (example pattern 0x3)
   57 |    case (opcode)
      |    ^~~~
                         /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:9:1: ... note: In file included from 'heichips25_template.sv'
                         ... For warning description see https://verilator.org/warn/CASEINCOMPLETE?v=5.038
                         ... Use "/* verilator lint_off CASEINCOMPLETE */" and lint_on around source to disable this message.
%Warning-CASEINCOMPLETE: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:76:4: Case values incompletely covered (example pattern 0x3)
   76 |    case (opcode)
      |    ^~~~
                         /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:9:1: ... note: In file included from 'heichips25_template.sv'
%Warning-CASEINCOMPLETE: /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/controller.v:92:4: Case values incompletely covered (example pattern 0x0)
   92 |    case (opcode)
      |    ^~~~
                         /home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/heichips25_template.sv:9:1: ... note: In file included from 'heichips25_template.sv'
- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038
- Verilator: Built from 0.109 MB sources in 95 modules, into 0.036 MB in 5 C++ files needing 0.000 MB
- Verilator: Walltime 0.085 s (elab=0.013, cvt=0.032, bld=0.000); cpu 0.044 s on 1 threads; alloced 11.270 MB
