{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673035951520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673035951524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 06 21:12:31 2023 " "Processing started: Fri Jan 06 21:12:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673035951524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673035951524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vhdl_Distance_calkul -c Vhdl_Distance_calkul " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vhdl_Distance_calkul -c Vhdl_Distance_calkul" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673035951524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673035951840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673035951840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_tirigger_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_tirigger_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vhdl_Tirigger_generator-rtl " "Found design unit 1: Vhdl_Tirigger_generator-rtl" {  } { { "Vhdl_Tirigger_generator.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Tirigger_generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673035959081 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vhdl_Tirigger_generator " "Found entity 1: Vhdl_Tirigger_generator" {  } { { "Vhdl_Tirigger_generator.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Tirigger_generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673035959081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673035959081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "Counter.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673035959081 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673035959081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673035959081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_distance_calkul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_distance_calkul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vhdl_Distance_calkul-rtl " "Found design unit 1: Vhdl_Distance_calkul-rtl" {  } { { "Vhdl_Distance_calkul.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Distance_calkul.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673035959081 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vhdl_Distance_calkul " "Found entity 1: Vhdl_Distance_calkul" {  } { { "Vhdl_Distance_calkul.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Distance_calkul.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673035959081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673035959081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vhdl_Tirigger_generator " "Elaborating entity \"Vhdl_Tirigger_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673035959108 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst_cnt Vhdl_Tirigger_generator.vhd(13) " "VHDL Signal Declaration warning at Vhdl_Tirigger_generator.vhd(13): used implicit default value for signal \"rst_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Vhdl_Tirigger_generator.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Tirigger_generator.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673035959108 "|Vhdl_Tirigger_generator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetCaunter Vhdl_Tirigger_generator.vhd(39) " "VHDL Process Statement warning at Vhdl_Tirigger_generator.vhd(39): inferring latch(es) for signal or variable \"resetCaunter\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl_Tirigger_generator.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Tirigger_generator.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1673035959108 "|Vhdl_Tirigger_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetCaunter Vhdl_Tirigger_generator.vhd(39) " "Inferred latch for \"resetCaunter\" at Vhdl_Tirigger_generator.vhd(39)" {  } { { "Vhdl_Tirigger_generator.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Tirigger_generator.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673035959108 "|Vhdl_Tirigger_generator"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Trigger GND " "Pin \"Trigger\" is stuck at GND" {  } { { "Vhdl_Tirigger_generator.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Tirigger_generator.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673035959360 "|Vhdl_Tirigger_generator|Trigger"} { "Warning" "WMLS_MLS_STUCK_PIN" "rst_cnt GND " "Pin \"rst_cnt\" is stuck at GND" {  } { { "Vhdl_Tirigger_generator.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Tirigger_generator.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673035959360 "|Vhdl_Tirigger_generator|rst_cnt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673035959360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673035959438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673035959438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Vhdl_Tirigger_generator.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Tirigger_generator.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673035959459 "|Vhdl_Tirigger_generator|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "Vhdl_Tirigger_generator.vhd" "" { Text "C:/Users/hdrek/OneDrive/VHDL2/Huseyin_Durek_VHDL2_ingenjörjobb/Vhdl_Distance_calkul/Vhdl_Tirigger_generator.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673035959459 "|Vhdl_Tirigger_generator|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673035959459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673035959459 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673035959459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673035959459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673035959471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 06 21:12:39 2023 " "Processing ended: Fri Jan 06 21:12:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673035959471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673035959471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673035959471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673035959471 ""}
