From f2bc69fd7cb87fe34e99e227543f78a08fe4a264 Mon Sep 17 00:00:00 2001
From: Nickey Yang <nickey.yang@rock-chips.com>
Date: Thu, 12 Mar 2020 15:11:48 +0800
Subject: [PATCH] drm/rockchip: dsi: update register offset for rv1126

Signed-off-by: Nickey Yang <nickey.yang@rock-chips.com>
Change-Id: I26921bf9284f63b303d3c43ec525109651cd4fb1
---
 drivers/gpu/drm/rockchip/dw-mipi-dsi.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
index 24248cbbe43c..ac037e85fa4f 100644
--- a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
+++ b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
@@ -1870,9 +1870,9 @@ static const u32 rv1126_dsi_grf_reg_fields[MAX_FIELDS] = {
 	[DPIUPDATECFG]		= GRF_REG_FIELD(0x0009,  5,  5),
 	[DPISHUTDN]		= GRF_REG_FIELD(0x0009,  4,  4),
 	[DPICOLORM]		= GRF_REG_FIELD(0x0009,  3,  3),
-	[FORCETXSTOPMODE]	= GRF_REG_FIELD(0x0220,  4,  7),
-	[TURNDISABLE]		= GRF_REG_FIELD(0x0220,  2,  2),
-	[FORCERXMODE]		= GRF_REG_FIELD(0x0220,  0,  0),
+	[FORCETXSTOPMODE]	= GRF_REG_FIELD(0x10220,  4,  7),
+	[TURNDISABLE]		= GRF_REG_FIELD(0x10220,  2,  2),
+	[FORCERXMODE]		= GRF_REG_FIELD(0x10220,  0,  0),
 };
 
 static const struct dw_mipi_dsi_plat_data rv1126_mipi_dsi_plat_data = {
-- 
2.35.3

