<?xml-stylesheet type="text/xsl" href="sitemap.xsl"?><urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9"><url><loc>/categories/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/categories/lectures/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/more-hardware-designs-on-parallel-processing/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/multiprocessors/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/virtual-memory/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/cache-design/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/introduction-to-memory/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/labs/lab-2/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/categories/labs/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/labs/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/pipelined-processors/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/multi-cycle-processors/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/performance/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/labs/lab-1/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/labs/vivado-quick-start-notes/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/single-cycle-processors/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/lectures/introduction-to-isa/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/jump-page/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/quiz/readme/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/quiz/</loc><lastmod>2021-11-02T12:26:48+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/tags/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url></urlset>