<root><simulation><result_generated_time />2023-05-17 19:53:19<layer><layer_spec />{'B': 1, 'K': 546, 'C': 256, 'OY': 2, 'OX': 2, 'IY': 2, 'IX': 2, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />559104<total_data_size_element />{'W': 139776, 'I': 1024, 'O': 2184}<total_data_reuse />{'W': 4, 'I': 546.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_2', 'OX_4', 'OY_4']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />24</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [1024, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 2)]], [[('C', 32)], [('C', 8)]], [], []]<I />[[], [[('C', 32)], [('C', 8), ('OX', 2), ('OY', 2)]], [], []]<O />[[[('C', 32)], [('C', 8)]], [[], [('OX', 2), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('K', 273)], []]<I />[[('K', 2), ('K', 273)], [], []]<O />[[('K', 2)], [('K', 273)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 1, 1], 'I': [1.0, 546.0, 1.0, 1.0], 'O': [256.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 1118208, 1118208], 'I': [8, 8192, 8192], 'O': [16, 17472, 17472], 'O_partial': [0, 0, 0], 'O_final': [16, 17472, 17472]}<actual_mem_utilization_individual />{'W': [0.03, 0.03, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.03, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.03, 0.0], 'I': [0.02, 0.03, 0.0], 'O': [0.03, 0.03, 0.0]}<effective_mem_size_bit />{'W': [8, 4096, 1118208], 'I': [8, 8192, 8192], 'O': [8, 64, 17472], 'O_partial': [0, 0, 0], 'O_final': [8, 64, 17472]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[139776, 139776], [139776, 139776], [139776, 0]]<I />[[1024, 1024], [1024, 1024], [1024, 0]]<O />[[(0, 2184), (2184, 0)], [(0, 2184), (2184, 0)], [(0, 2184), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 2184), (2184, 0)], [(0, 2184), (2184, 0)], [(0, 2184), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[17472, 17472], [2184, 2184], [546, 0]]<I />[[128, 128], [16, 16], [4, 0]]<O />[[(0, 273), (273, 0)], [(0, 34), (34, 0)], [(0, 9), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 273], [273, 0]), ([0, 34], [34, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />559104<idle />0</mac_count></basic_info><energy><total_energy />1223400.5<mem_energy_breakdown><W />[12.2, 432.8, 727.2]<I />[0.1, 3.2, 5.3]<O />[0.2, 6.8, 11.4]</mem_energy_breakdown><MAC_energy><active_MAC />1222201.3<idle_MAC />0.0<total />1222201.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1245<utilization_without_data_loading />0.2507<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.1245<mac_utilize_temporal_without_data_loading />0.2507</mac_array_utilization><latency><latency_cycle_with_data_loading />4386<latency_cycle_without_data_loading />2178<ideal_computing_cycle />546<data_loading><load_cycle_total />2208<load_cycle_individual />{'W': [8, 2184, 0], 'I': [16, 16, 0]}<load_cycle_combined />{'W': 2184, 'I': 17}</data_loading><mem_stalling><mem_stall_cycle_total />1632<mem_stall_cycle_individual />{'W': [[-545], [-544, 1632], [-546, -546]], 'I': [[-545], [-546, -546], [-546, -546]], 'O': [[-546], [-546, -546], [-512, -537]]}<mem_stall_cycle_shared />{'W': [[-545], [-544, 1632], [0, 0]], 'I': [[-545], [-546, 1632], [0, 0]], 'O': [[-546], [-546, -546], [-512, -537]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 1118208, 1118208], 'I': [8, 8192, 8192], 'O': [16, 17472, 17472], 'O_partial': [0, 0, 0], 'O_final': [16, 17472, 17472]}<data_size_each_level_total />{'W': [4096, 1118208, 1118208], 'I': [8192, 8192, 8192], 'O': [64, 17472, 17472]}<loop_cycles_each_level />{'W': [2, 546, 546], 'I': [546, 546, 546], 'O': [2, 546, 546]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [546, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [2048.0, 2048.0], [2048.0, 2048.0]], 'I': [[8.0, 0.0], [15.0, 15.0], [15.0, 15.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 2048.0], [2048.0, 2048.0]], 'I': [[8.0, 8.0], [8192.0, 15.0], [15.0, 15.0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [2048.0, 2048.0], [2048.0, 0]], 'I': [[8.0, 0.0], [15.0, 15.0], [15.0, 0]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [2095.0, 2095.0], [2063.0, 32.0]], 'I': [[8.0, 0.0], [2095.0, 2095.0], [2063.0, 32.0]], 'O': [[8.0, 8.0], [2095.0, 2095.0], [2063.0, 32.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 546], [2, 2, 273], [546, 546, 1]], 'I': [[1, 1, 546], [546, 546, 1], [546, 546, 1]], 'O': [[1, 1, 546], [2, 2, 273], [546, 546, 1]]}<trans_time_real />{'W': [[0, 1, 546], [[0, 2, 273], [8, 2, 273]], [[2184, 546, 1], [546, 546, 1]]], 'I': [[0, 1, 546], [[0, 546, 1], [16, 546, 1]], [[16, 546, 1], [4, 546, 1]]], 'O': [[0, 1, 546], [[0, 2, 273], [0, 2, 273]], [[34, 546, 1], [9, 546, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 6], [1638, 0]], 'I': [[-1], [-546, -530], [-530, -542]], 'O': [[-1], [-2, -2], [-512, -537]]}<single_stall_count />{'W': [545, 272, 0], 'I': [545, 0, 0], 'O': [546, 273, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [34, 0]}, 1: {'W': [544, 0], 'I': [0, 0], 'O': [0, 34]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-546, -546], [-512, -546]], 1: [[-2, -546], [-546, -512]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.248</simulation></root>