Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/VIVADO/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5a8691ed9f124f0eac1e96e2f1f6515b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Val2Generator.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage.v" Line 1. Module EXE_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Val2Generator.v" Line 1. Module Val2Generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/EXE_stage_reg.v" Line 1. Module EXE_stage_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/hazard_detection_unit.v" Line 1. Module Hazard_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage.v" Line 1. Module ID_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/control_unit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/condition_check.v" Line 1. Module ConditionCheck doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register_file.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/ID_stage_reg.v" Line 1. Module ID_stage_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage.v" Line 1. Module IF_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/mux.v" Line 1. Module Mux2To1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/IF_stage_reg.v" Line 1. Module IF_stage_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/project_1/project_1.srcs/sources_1/new/MEM_stage.v" Line 1. Module MEM_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/MEM_stage_reg.v" Line 1. Module MEM_stage_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/Status_reg.v" Line 1. Module StatusRgister doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/univrsity/CAlab/CA-LAB/trunk/src/hdl/WB_stage.v" Line 1. Module WB_stage doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Val2Generator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_stage
Compiling module xil_defaultlib.design_1_EXE_stage_0_0
Compiling module xil_defaultlib.EXE_stage_reg
Compiling module xil_defaultlib.design_1_EXE_stage_reg_0_5
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.design_1_Hazard_Unit_0_0
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ConditionCheck
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ID_stage
Compiling module xil_defaultlib.design_1_ID_stage_0_1
Compiling module xil_defaultlib.ID_stage_reg
Compiling module xil_defaultlib.design_1_ID_stage_reg_0_0
Compiling module xil_defaultlib.Mux2To1
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.IF_stage
Compiling module xil_defaultlib.design_1_IF_stage_0_1
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.IF_Stage_imp_V4PB19
Compiling module xil_defaultlib.IF_stage_reg
Compiling module xil_defaultlib.design_1_IF_stage_reg_0_8
Compiling module xil_defaultlib.MEM_stage
Compiling module xil_defaultlib.design_1_MEM_stage_0_0
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.design_1_dist_mem_gen_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xil_defaultlib.MEM_stage_imp_6TARPB
Compiling module xil_defaultlib.MEM_stage_reg
Compiling module xil_defaultlib.design_1_MEM_stage_reg_0_0
Compiling module xil_defaultlib.StatusRgister
Compiling module xil_defaultlib.design_1_StatusRgister_0_0
Compiling module xil_defaultlib.WB_stage
Compiling module xil_defaultlib.design_1_WB_stage_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
