INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8200464/Desktop/APS/APS.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/8200464/Desktop/APS/APS.srcs/sim_1/new/Register_file_testbanch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_banch_reg_file
