master FPGA0 "config/pm/multifpga/fpga_submodels/vc707_0.apm"; 
   FPGA1 -> vplat.llpint.physicalDrivers.auroraDriver[1]; 
   FPGA1 <- vplat.llpint.physicalDrivers.auroraDriver[1]; 
   FPGA3 -> vplat.llpint.physicalDrivers.auroraDriver[0]; 
   FPGA3 <- vplat.llpint.physicalDrivers.auroraDriver[0]; 
endmaster 

platform FPGA1 "config/pm/multifpga/fpga_submodels/vc707_1.apm"; 
   FPGA0 -> vplat.llpint.physicalDrivers.auroraDriver[1]; 
   FPGA0 <- vplat.llpint.physicalDrivers.auroraDriver[1];
   FPGA2 -> vplat.llpint.physicalDrivers.auroraDriver[0]; 
   FPGA2 <- vplat.llpint.physicalDrivers.auroraDriver[0];
endplatform 

platform FPGA2 "config/pm/multifpga/fpga_submodels/vc707_1.apm"; 
   FPGA1 -> vplat.llpint.physicalDrivers.auroraDriver[1]; 
   FPGA1 <- vplat.llpint.physicalDrivers.auroraDriver[1]; 
   FPGA3 -> vplat.llpint.physicalDrivers.auroraDriver[0]; 
   FPGA3 <- vplat.llpint.physicalDrivers.auroraDriver[0]; 
endplatform 

platform FPGA3 "config/pm/multifpga/fpga_submodels/vc707_1.apm"; 
   FPGA0 -> vplat.llpint.physicalDrivers.auroraDriver[1]; 
   FPGA0 <- vplat.llpint.physicalDrivers.auroraDriver[1]; 
   FPGA2 -> vplat.llpint.physicalDrivers.auroraDriver[0]; 
   FPGA2 <- vplat.llpint.physicalDrivers.auroraDriver[0]; 
endplatform 

