EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# CN10@NUCLEO-F401RE
#
DEF CN10@NUCLEO-F401RE J 0 40 Y Y 1 F N
F0 "J" -2500 1050 50 H V C CNN
F1 "CN10@NUCLEO-F401RE" 0 1050 50 H V C CNN
F2 "" 250 50 50 H I C CNN
F3 "" 250 50 50 H I C CNN
DRAW
S -2600 1000 2600 -1000 0 1 0 f
X PC9:[I2S_CKIN,I2C3_SDA,TIM3_CH4,SDIO_D1,MCO_2,EVOUT] 1 -2700 900 100 R 50 50 1 1 B
X NC 10 2700 500 100 L 50 50 1 1 N
X PA5:ADC1_IN5[SPI1_SCK,TIM2_CH1/TIM2_ETR,EVOUT]|USER_LED 11 -2700 400 100 R 50 50 1 1 B
X [USART1_RTS,USART6_RX,TIM1_ETR,OTG_FS_DP,EVOUT]:PA12 12 2700 400 100 L 50 50 1 1 B
X PA6:AD1_IN6[SPI1_MISO,TIM1_BKIN,TIM3_CH1,EVOUT] 13 -2700 300 100 R 50 50 1 1 B
X [USART1_CTS,USART6_TX,TIM1_CH4,OTG_FS_DM,EVOUT]:PA11 14 2700 300 100 L 50 50 1 1 B
X PA7:ADC1_IN7[SPI1_MOSI,TIM1_CH1N,TIM3_CH2,EVOUT] 15 -2700 200 100 R 50 50 1 1 B
X [SPI2_NSS/I2S2_WS,I2C2_SMBA,TIM1_BKIN,EVOUT]:PB12 16 2700 200 100 L 50 50 1 1 B
X PB6:[I2C1_SCL,USART1_TX,TIM4_CH1,EVOUT] 17 -2700 100 100 R 50 50 1 1 B
X NC 18 2700 100 100 L 50 50 1 1 N
X PC7:[I2S3_MCK,USART6_RX,TIM3_CH2,SDIO_D7,EVOUT] 19 -2700 0 100 R 50 50 1 1 B
X [USART6_CK,TIM3_CH3,SDIO_D0,EVOUT]:PC8 2 2700 900 100 L 50 50 1 1 B
X GND 20 2700 0 100 L 50 50 1 1 B
X PA9:OTG_FS_VBUS[I2C3_SMBA,USART1_TX,TIM1_CH2,EVOUT] 21 -2700 -100 100 R 50 50 1 1 B
X [EVOUT]BOOT1:PB2 22 2700 -100 100 L 50 50 1 1 B
X PA8:[I2C3_SCL,USART1_CK,TIM1_CH1,OTG_FS_SOF,MCO_1,EVOUT] 23 -2700 -200 100 R 50 50 1 1 B
X [TIM1_CH3N,TIM3_CH4,EVOUT]ADC1_IN9:PB1 24 2700 -200 100 L 50 50 1 1 B
X PB10:[SPI2_SCK/I2S2_CK,I2C2_SCL,TIM2_CH3,EVOUT] 25 -2700 -300 100 R 50 50 1 1 B
X [SPI2_MOSI/I2S2_SD,TIM1_CH3N,EVOUT]RTC_REFIN:PB15 26 2700 -300 100 L 50 50 1 1 B
X PB4:[NJTRST,SPI1_MISO,SPI3_MISO,I2S3ext_SD,I2C3_SDA,TIM3_CH1,EVOUT] 27 -2700 -400 100 R 50 50 1 1 B
X [SPI2_MISO,I2S2ext_SD,TIM1_CH2N,EVOUT]:PB14 28 2700 -400 100 L 50 50 1 1 B
X PB5:[SPI1_MOSI,SPI3_MOSI/I2S3_SD,I2C1_SMBA,TIM3_CH2,EVOUT] 29 -2700 -500 100 R 50 50 1 1 B
X PB8:[I2C1_SCL,TIM4_CH3,TIM10_CH1,SDIO_D4,EVOUT] 3 -2700 800 100 R 50 50 1 1 B
X [SPI2_SCK/I2S2_CK,TIM1_CH1N,EVOUT]:PB13 30 2700 -500 100 L 50 50 1 1 B
X PB3:[JTDO-SWO,SPI1_SCK,SPI3_SCK/I2S3_CK,I2C2_SDA,TIM2_CH2,EVOUT] 31 -2700 -600 100 R 50 50 1 1 B
X AGND 32 2700 -600 100 L 50 50 1 1 B
X PA10:[USART1_RX,TIM1_CH3,OTG_FS_ID,EVOUT] 33 -2700 -700 100 R 50 50 1 1 B
X [EVOUT]ADC1_IN14:PC4 34 2700 -700 100 L 50 50 1 1 B
X PA2:ADC1_IN2[USART2_TX,TIM2_CH3,TIM5_CH3,TIM9_CH1,EVOUT] 35 -2700 -800 100 R 50 50 1 1 B
X NC 36 2700 -800 100 L 50 50 1 1 N
X PA3:ADC1_IN3[USART2_RX,TIM2_CH4,TIM5_CH4,TIM9_CH2,EVOUT] 37 -2700 -900 100 R 50 50 1 1 B
X NC 38 2700 -900 100 L 50 50 1 1 N
X [I2S2_MCK,USART6_TX,TIM3_CH1,SDIO_D6,EVOUT]:PC6 4 2700 800 100 L 50 50 1 1 B
X PB9:[SPI2_NSS/I2S2_WS,I2C1_SDA,TIM4_CH4,TIM11_CH1,SDIO_D5,EVOUT] 5 -2700 700 100 R 50 50 1 1 B
X [EVOUT]ADC1_IN15:PC5 6 2700 700 100 L 50 50 1 1 B
X AVDD 7 -2700 600 100 R 50 50 1 1 B
X U5V 8 2700 600 100 L 50 50 1 1 B
X GND 9 -2700 500 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# CN7@STM32NUCLEO-F401RE
#
DEF CN7@STM32NUCLEO-F401RE J 0 40 Y Y 1 F N
F0 "J" -2450 1050 50 H V C CNN
F1 "CN7@STM32NUCLEO-F401RE" -350 1050 50 H V C CNN
F2 "" -2150 300 50 H I C CNN
F3 "" -2150 300 50 H I C CNN
DRAW
S -2600 1000 2600 -1000 0 1 0 f
X PC10:[SPI3_SCK/I2S3_CK,SDIO_D3,EVOUT] 1 -2700 900 100 R 50 50 1 1 B
X NC 10 2700 500 100 L 50 50 1 1 N
X NC 11 -2700 400 100 R 50 50 1 1 N
X IOREF 12 2700 400 100 L 50 50 1 1 B
X PA13:[JTMS-SWDIO,EVOUT] 13 -2700 300 100 R 50 50 1 1 B
X RESET 14 2700 300 100 L 50 50 1 1 B
X PA14:[JTCK-SWCLK,EVOUT] 15 -2700 200 100 R 50 50 1 1 B
X +3V3 16 2700 200 100 L 50 50 1 1 B
X PA15:[JTDI,SPI1_NSS,SPI3_NSS/I2S3_WS,TIM2_CH1/TIM2_ETR,EVOUT] 17 -2700 100 100 R 50 50 1 1 B
X +5V 18 2700 100 100 L 50 50 1 1 B
X GND 19 -2700 0 100 R 50 50 1 1 B
X [I2S3ext_SD,SPI3_MISO,SDIO_CK,EVOUT]:PC11 2 2700 900 100 L 50 50 1 1 B
X GND 20 2700 0 100 L 50 50 1 1 B
X PB7:[I2C1_SDA,USART1_RX,RIM4_CH2,EVOUT] 21 -2700 -100 100 R 50 50 1 1 B
X GND 22 2700 -100 100 L 50 50 1 1 B
X PC13:RTC_TAMP1/RTC_OUT/RTC_TS[EVOUT]|USER_BUTTON 23 -2700 -200 100 R 50 50 1 1 B
X VIN 24 2700 -200 100 L 50 50 1 1 B
X PC14:OSC32_IN[EVOUT] 25 -2700 -300 100 R 50 50 1 1 B
X NC 26 2700 -300 100 L 50 50 1 1 N
X PC15:OSC32_OUT[EVOUT] 27 -2700 -400 100 R 50 50 1 1 B
X [USART2_CTS,TIM2_CH1,TIM2_ETR,TIM5_CH1,EVOUT]WKUP/ADC1_IN0:PA0 28 2700 -400 100 L 50 50 1 1 B
X PH0:OSC_IN[EVOUT] 29 -2700 -500 100 R 50 50 1 1 B
X PC12:[SPI3_MOSI/I2S3_SD,SDIO_CK,EVOUT] 3 -2700 800 100 R 50 50 1 1 B
X [USART2_RTS,TIM2_CH2,TIM5_CH2,EVOUT]ADC1_IN1:PA1 30 2700 -500 100 L 50 50 1 1 B
X PH1:OSC_OUT[EVOUT] 31 -2700 -600 100 R 50 50 1 1 B
X [SPI1_NSS,SPI3_NSS/I2S3_WS,USART2_CK,EVOUT]ADC1_IN4:PA4 32 2700 -600 100 L 50 50 1 1 B
X VBAT 33 -2700 -700 100 R 50 50 1 1 B
X [TIM1_CH2N,TIM3_CH3,EVOUT]ADC1_IN8:PB0 34 2700 -700 100 L 50 50 1 1 B
X PC2:ADC1_IN12[SPI2_MISO,I2Sext_SD,EVOUT] 35 -2700 -800 100 R 50 50 1 1 B
X [EVOUT]ADC1_IN11:PC1 36 2700 -800 100 L 50 50 1 1 B
X PC3:ADC1_IN13[SPI2_MOSI/I2S2_SD,EVOUT] 37 -2700 -900 100 R 50 50 1 1 B
X [EVOUT]ADC1_IN10/PC0 38 2700 -900 100 L 50 50 1 1 B
X [TIM3_ETR,SDIO_CMD,EVOUT]:PD2 4 2700 800 100 L 50 50 1 1 B
X VDD 5 -2700 700 100 R 50 50 1 1 B
X E5V 6 2700 700 100 L 50 50 1 1 B
X BOOT0:VPP 7 -2700 600 100 R 50 50 1 1 I
X GND 8 2700 600 100 L 50 50 1 1 B
X NC 9 -2700 500 100 R 50 50 1 1 N
ENDDRAW
ENDDEF
#
#End Library
