;buildInfoPackage: chisel3, version: 3.4.1, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Buffer : 
  module Buffer : 
    input clock : Clock
    input reset : UInt<1>
    output io : {bufferTest_0 : UInt<64>, bufferTest_1 : UInt<64>, bufferTest_2 : UInt<64>, bufferTest_3 : UInt<64>, bufferTest_4 : UInt<64>, bufferTest_5 : UInt<64>, bufferTest_6 : UInt<64>, bufferTest_7 : UInt<64>, bufferTest_8 : UInt<64>, flip d_0 : UInt<64>, flip d_1 : UInt<64>, flip d_2 : UInt<64>, flip d_3 : UInt<64>, flip d_4 : UInt<64>, flip d_5 : UInt<64>, flip d_6 : UInt<64>, flip d_7 : UInt<64>, flip d_8 : UInt<64>, flip w_in : UInt<64>, w_out : UInt<64>, bufferReady : UInt<1>, flip hashReady : UInt<1>, flip dataRead : UInt<1>}
    
    reg bufferReg_1 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 48:28]
    reg bufferReg_2 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 49:28]
    reg bufferReg_3 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 50:28]
    reg bufferReg_4 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 51:28]
    reg bufferReg_5 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 52:28]
    reg bufferReg_6 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 53:28]
    reg bufferReg_7 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 54:28]
    reg bufferReg_8 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 55:28]
    reg bufferReg_9 : UInt<64>, clock with : (reset => (reset, UInt<64>("h00"))) @[Buffer.scala 56:28]
    reg counterReg : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Buffer.scala 57:28]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Buffer.scala 61:32]
    io.w_out <= UInt<1>("h00") @[Buffer.scala 62:12]
    node _T = eq(UInt<1>("h00"), stateReg) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = eq(io.hashReady, UInt<1>("h00")) @[Buffer.scala 67:15]
      when _T_1 : @[Buffer.scala 68:9]
        node _T_2 = lt(counterReg, UInt<4>("h08")) @[Buffer.scala 69:26]
        when _T_2 : @[Buffer.scala 70:11]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 71:28]
          bufferReg_1 <= io.w_in @[Buffer.scala 72:25]
          bufferReg_2 <= bufferReg_1 @[Buffer.scala 73:25]
          bufferReg_3 <= bufferReg_2 @[Buffer.scala 74:25]
          bufferReg_4 <= bufferReg_3 @[Buffer.scala 75:25]
          bufferReg_5 <= bufferReg_4 @[Buffer.scala 76:25]
          bufferReg_6 <= bufferReg_5 @[Buffer.scala 77:25]
          bufferReg_7 <= bufferReg_6 @[Buffer.scala 78:25]
          bufferReg_8 <= bufferReg_7 @[Buffer.scala 79:25]
          bufferReg_9 <= bufferReg_8 @[Buffer.scala 80:25]
          node _T_3 = add(counterReg, UInt<1>("h01")) @[Buffer.scala 81:38]
          node _T_4 = tail(_T_3, 1) @[Buffer.scala 81:38]
          counterReg <= _T_4 @[Buffer.scala 81:24]
          stateReg <= UInt<1>("h00") @[Buffer.scala 82:22]
          skip @[Buffer.scala 70:11]
        else : @[Buffer.scala 84:11]
          io.bufferReady <= UInt<1>("h01") @[Buffer.scala 85:28]
          bufferReg_1 <= bufferReg_1 @[Buffer.scala 86:25]
          bufferReg_2 <= bufferReg_2 @[Buffer.scala 87:25]
          bufferReg_3 <= bufferReg_3 @[Buffer.scala 88:25]
          bufferReg_4 <= bufferReg_4 @[Buffer.scala 89:25]
          bufferReg_5 <= bufferReg_5 @[Buffer.scala 90:25]
          bufferReg_6 <= bufferReg_6 @[Buffer.scala 91:25]
          bufferReg_7 <= bufferReg_7 @[Buffer.scala 92:25]
          bufferReg_8 <= bufferReg_8 @[Buffer.scala 93:25]
          bufferReg_9 <= bufferReg_9 @[Buffer.scala 94:25]
          counterReg <= UInt<1>("h00") @[Buffer.scala 95:24]
          stateReg <= UInt<1>("h00") @[Buffer.scala 96:22]
          skip @[Buffer.scala 84:11]
        skip @[Buffer.scala 68:9]
      else : @[Buffer.scala 99:9]
        when io.hashReady : @[Buffer.scala 99:9]
          io.bufferReady <= UInt<1>("h00") @[Buffer.scala 100:26]
          bufferReg_1 <= bufferReg_1 @[Buffer.scala 101:23]
          bufferReg_2 <= bufferReg_2 @[Buffer.scala 102:23]
          bufferReg_3 <= bufferReg_3 @[Buffer.scala 103:23]
          bufferReg_4 <= bufferReg_4 @[Buffer.scala 104:23]
          bufferReg_5 <= bufferReg_5 @[Buffer.scala 105:23]
          bufferReg_6 <= bufferReg_6 @[Buffer.scala 106:23]
          bufferReg_7 <= bufferReg_7 @[Buffer.scala 107:23]
          bufferReg_8 <= bufferReg_8 @[Buffer.scala 108:23]
          bufferReg_9 <= bufferReg_9 @[Buffer.scala 109:23]
          counterReg <= UInt<1>("h00") @[Buffer.scala 110:22]
          stateReg <= UInt<1>("h01") @[Buffer.scala 111:20]
          skip @[Buffer.scala 99:9]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_5 = eq(UInt<1>("h01"), stateReg) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        bufferReg_1 <= io.d_0 @[Buffer.scala 117:19]
        bufferReg_2 <= io.d_1 @[Buffer.scala 118:19]
        bufferReg_3 <= io.d_2 @[Buffer.scala 119:19]
        bufferReg_4 <= io.d_3 @[Buffer.scala 120:19]
        bufferReg_5 <= io.d_4 @[Buffer.scala 121:19]
        bufferReg_6 <= io.d_5 @[Buffer.scala 122:19]
        bufferReg_7 <= io.d_6 @[Buffer.scala 123:19]
        bufferReg_8 <= io.d_7 @[Buffer.scala 124:19]
        bufferReg_9 <= io.d_8 @[Buffer.scala 125:19]
        counterReg <= UInt<1>("h00") @[Buffer.scala 127:18]
        io.bufferReady <= UInt<1>("h00") @[Buffer.scala 128:22]
        node _T_6 = and(io.hashReady, io.dataRead) @[Buffer.scala 129:25]
        when _T_6 : @[Buffer.scala 129:40]
          stateReg <= UInt<1>("h00") @[Buffer.scala 131:24]
          skip @[Buffer.scala 129:40]
        else : @[Buffer.scala 132:47]
          node _T_7 = eq(io.dataRead, UInt<1>("h00")) @[Buffer.scala 132:34]
          node _T_8 = and(io.hashReady, _T_7) @[Buffer.scala 132:31]
          when _T_8 : @[Buffer.scala 132:47]
            stateReg <= UInt<1>("h01") @[Buffer.scala 134:24]
            skip @[Buffer.scala 132:47]
          else : @[Buffer.scala 135:18]
            stateReg <= UInt<1>("h00") @[Buffer.scala 137:24]
            skip @[Buffer.scala 135:18]
        skip @[Conditional.scala 39:67]
    io.bufferTest_0 <= bufferReg_1 @[Buffer.scala 183:19]
    io.bufferTest_1 <= bufferReg_2 @[Buffer.scala 184:19]
    io.bufferTest_2 <= bufferReg_3 @[Buffer.scala 185:19]
    io.bufferTest_3 <= bufferReg_4 @[Buffer.scala 186:19]
    io.bufferTest_4 <= bufferReg_5 @[Buffer.scala 187:19]
    io.bufferTest_5 <= bufferReg_6 @[Buffer.scala 188:19]
    io.bufferTest_6 <= bufferReg_7 @[Buffer.scala 189:19]
    io.bufferTest_7 <= bufferReg_8 @[Buffer.scala 190:19]
    io.bufferTest_8 <= bufferReg_9 @[Buffer.scala 191:19]
    
