/*
 * AM33XX-CM3 firmware
 *
 * Cortex-M3 (CM3) firmware for power management on Texas Instruments' AM33XX series of SoCs
 *
 * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
 *
 *  This software is licensed under the  standard terms and conditions in the Texas Instruments  Incorporated
 *  Technology and Software Publicly Available Software License Agreement , a copy of which is included in the
 *  software download.
*/

#ifndef __CM_AM335X_H
#define __CM_AM335X_H

/* CM base address */
#define AM335X_CM_BASE               0x44E00000

#define AM335X_CM_REGADDR(inst, reg)                         \
	(AM335X_CM_BASE + (inst) + (reg))

/* CM instances */

#define AM335X_CM_PER_MOD		0x0000
#define AM335X_CM_WKUP_MOD		0x0400
#define AM335X_CM_DPLL_MOD		0x0500
#define AM335X_CM_MPU_MOD		0x0600
#define AM335X_CM_DEVICE_MOD		0x0700
#define AM335X_CM_RTC_MOD		0x0800
#define AM335X_CM_GFX_MOD		0x0900
#define AM335X_CM_CEFUSE_MOD		0x0A00


/* CM */

/* CM.PER_CM register offsets */
#define AM335X_CM_PER_L4LS_CLKSTCTRL_OFFSET		0x0000
#define AM335X_CM_PER_L4LS_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0000)
#define AM335X_CM_PER_L3S_CLKSTCTRL_OFFSET		0x0004
#define AM335X_CM_PER_L3S_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0004)
#define AM335X_CM_PER_L4FW_CLKSTCTRL_OFFSET		0x0008
#define AM335X_CM_PER_L4FW_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0008)
#define AM335X_CM_PER_L3_CLKSTCTRL_OFFSET		0x000c
#define AM335X_CM_PER_L3_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x000c)
#define AM335X_CM_PER_CPGMAC0_CLKCTRL_OFFSET		0x0014
#define AM335X_CM_PER_CPGMAC0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0014)
#define AM335X_CM_PER_LCDC_CLKCTRL_OFFSET		0x0018
#define AM335X_CM_PER_LCDC_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0018)
#define AM335X_CM_PER_USB0_CLKCTRL_OFFSET		0x001c
#define AM335X_CM_PER_USB0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x001c)
#define AM335X_CM_PER_TPTC0_CLKCTRL_OFFSET		0x0024
#define AM335X_CM_PER_TPTC0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0024)
#define AM335X_CM_PER_EMIF_CLKCTRL_OFFSET		0x0028
#define AM335X_CM_PER_EMIF_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0028)
#define AM335X_CM_PER_OCMCRAM_CLKCTRL_OFFSET		0x002c
#define AM335X_CM_PER_OCMCRAM_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x002c)
#define AM335X_CM_PER_GPMC_CLKCTRL_OFFSET		0x0030
#define AM335X_CM_PER_GPMC_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0030)
#define AM335X_CM_PER_MCASP0_CLKCTRL_OFFSET		0x0034
#define AM335X_CM_PER_MCASP0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0034)
#define AM335X_CM_PER_UART5_CLKCTRL_OFFSET		0x0038
#define AM335X_CM_PER_UART5_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0038)
#define AM335X_CM_PER_MMC0_CLKCTRL_OFFSET		0x003c
#define AM335X_CM_PER_MMC0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x003c)
#define AM335X_CM_PER_ELM_CLKCTRL_OFFSET		0x0040
#define AM335X_CM_PER_ELM_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0040)
#define AM335X_CM_PER_I2C2_CLKCTRL_OFFSET		0x0044
#define AM335X_CM_PER_I2C2_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0044)
#define AM335X_CM_PER_I2C1_CLKCTRL_OFFSET		0x0048
#define AM335X_CM_PER_I2C1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0048)
#define AM335X_CM_PER_SPI0_CLKCTRL_OFFSET		0x004c
#define AM335X_CM_PER_SPI0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x004c)
#define AM335X_CM_PER_SPI1_CLKCTRL_OFFSET		0x0050
#define AM335X_CM_PER_SPI1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0050)
#define AM335X_CM_PER_L4LS_CLKCTRL_OFFSET		0x0060
#define AM335X_CM_PER_L4LS_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0060)
#define AM335X_CM_PER_L4FW_CLKCTRL_OFFSET		0x0064
#define AM335X_CM_PER_L4FW_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0064)
#define AM335X_CM_PER_MCASP1_CLKCTRL_OFFSET		0x0068
#define AM335X_CM_PER_MCASP1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0068)
#define AM335X_CM_PER_UART1_CLKCTRL_OFFSET		0x006c
#define AM335X_CM_PER_UART1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x006c)
#define AM335X_CM_PER_UART2_CLKCTRL_OFFSET		0x0070
#define AM335X_CM_PER_UART2_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0070)
#define AM335X_CM_PER_UART3_CLKCTRL_OFFSET		0x0074
#define AM335X_CM_PER_UART3_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0074)
#define AM335X_CM_PER_UART4_CLKCTRL_OFFSET		0x0078
#define AM335X_CM_PER_UART4_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0078)
#define AM335X_CM_PER_TIMER7_CLKCTRL_OFFSET		0x007c
#define AM335X_CM_PER_TIMER7_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x007c)
#define AM335X_CM_PER_TIMER2_CLKCTRL_OFFSET		0x0080
#define AM335X_CM_PER_TIMER2_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0080)
#define AM335X_CM_PER_TIMER3_CLKCTRL_OFFSET		0x0084
#define AM335X_CM_PER_TIMER3_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0084)
#define AM335X_CM_PER_TIMER4_CLKCTRL_OFFSET		0x0088
#define AM335X_CM_PER_TIMER4_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0088)
#define AM335X_CM_PER_RNG_CLKCTRL_OFFSET		0x0090
#define AM335X_CM_PER_RNG_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0090)
#define AM335X_CM_PER_AES0_CLKCTRL_OFFSET		0x0094
#define AM335X_CM_PER_AES0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0094)
#define AM335X_CM_PER_SHA0_CLKCTRL_OFFSET		0x00a0
#define AM335X_CM_PER_SHA0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00a0)
#define AM335X_CM_PER_PKA_CLKCTRL_OFFSET		0x00a4
#define AM335X_CM_PER_PKA_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00a4)
#define AM335X_CM_PER_GPIO1_CLKCTRL_OFFSET		0x00ac
#define AM335X_CM_PER_GPIO1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00ac)
#define AM335X_CM_PER_GPIO2_CLKCTRL_OFFSET		0x00b0
#define AM335X_CM_PER_GPIO2_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00b0)
#define AM335X_CM_PER_GPIO3_CLKCTRL_OFFSET		0x00b4
#define AM335X_CM_PER_GPIO3_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00b4)
#define AM335X_CM_PER_TPCC_CLKCTRL_OFFSET		0x00bc
#define AM335X_CM_PER_TPCC_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00bc)
#define AM335X_CM_PER_DCAN0_CLKCTRL_OFFSET		0x00c0
#define AM335X_CM_PER_DCAN0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00c0)
#define AM335X_CM_PER_DCAN1_CLKCTRL_OFFSET		0x00c4
#define AM335X_CM_PER_DCAN1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00c4)
#define AM335X_CM_PER_EPWMSS1_CLKCTRL_OFFSET		0x00cc
#define AM335X_CM_PER_EPWMSS1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00cc)
#define AM335X_CM_PER_EMIF_FW_CLKCTRL_OFFSET		0x00d0
#define AM335X_CM_PER_EMIF_FW_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00d0)
#define AM335X_CM_PER_EPWMSS0_CLKCTRL_OFFSET		0x00d4
#define AM335X_CM_PER_EPWMSS0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00d4)
#define AM335X_CM_PER_EPWMSS2_CLKCTRL_OFFSET		0x00d8
#define AM335X_CM_PER_EPWMSS2_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00d8)
#define AM335X_CM_PER_L3_INSTR_CLKCTRL_OFFSET		0x00dc
#define AM335X_CM_PER_L3_INSTR_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00dc)
#define AM335X_CM_PER_L3_CLKCTRL_OFFSET			0x00e0
#define AM335X_CM_PER_L3_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00e0)
#define AM335X_CM_PER_IEEE5000_CLKCTRL_OFFSET		0x00e4
#define AM335X_CM_PER_IEEE5000_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00e4)
#define AM335X_CM_PER_ICSS_CLKCTRL_OFFSET		0x00e8
#define AM335X_CM_PER_ICSS_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00e8)
#define AM335X_CM_PER_TIMER5_CLKCTRL_OFFSET		0x00ec
#define AM335X_CM_PER_TIMER5_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00ec)
#define AM335X_CM_PER_TIMER6_CLKCTRL_OFFSET		0x00f0
#define AM335X_CM_PER_TIMER6_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00f0)
#define AM335X_CM_PER_MMC1_CLKCTRL_OFFSET		0x00f4
#define AM335X_CM_PER_MMC1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00f4)
#define AM335X_CM_PER_MMC2_CLKCTRL_OFFSET		0x00f8
#define AM335X_CM_PER_MMC2_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00f8)
#define AM335X_CM_PER_TPTC1_CLKCTRL_OFFSET		0x00fc
#define AM335X_CM_PER_TPTC1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x00fc)
#define AM335X_CM_PER_TPTC2_CLKCTRL_OFFSET		0x0100
#define AM335X_CM_PER_TPTC2_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0100)
#define AM335X_CM_PER_SPINLOCK_CLKCTRL_OFFSET		0x010c
#define AM335X_CM_PER_SPINLOCK_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x010c)
#define AM335X_CM_PER_MAILBOX0_CLKCTRL_OFFSET		0x0110
#define AM335X_CM_PER_MAILBOX0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0110)
#define AM335X_CM_PER_L4HS_CLKSTCTRL_OFFSET		0x011c
#define AM335X_CM_PER_L4HS_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x011c)
#define AM335X_CM_PER_L4HS_CLKCTRL_OFFSET		0x0120
#define AM335X_CM_PER_L4HS_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0120)
#define AM335X_CM_PER_MSTR_EXPS_CLKCTRL_OFFSET		0x0124
#define AM335X_CM_PER_MSTR_EXPS_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0124)
#define AM335X_CM_PER_SLV_EXPS_CLKCTRL_OFFSET		0x0128
#define AM335X_CM_PER_SLV_EXPS_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0128)
#define AM335X_CM_PER_OCPWP_L3_CLKSTCTRL_OFFSET		0x012c
#define AM335X_CM_PER_OCPWP_L3_CLKSTCTRL		AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x012c)
#define AM335X_CM_PER_OCPWP_CLKCTRL_OFFSET		0x0130
#define AM335X_CM_PER_OCPWP_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0130)
#define AM335X_CM_PER_ICSS_CLKSTCTRL_OFFSET		0x0140
#define AM335X_CM_PER_ICSS_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0140)
#define AM335X_CM_PER_CPSW_CLKSTCTRL_OFFSET		0x0144
#define AM335X_CM_PER_CPSW_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0144)
#define AM335X_CM_PER_LCDC_CLKSTCTRL_OFFSET		0x0148
#define AM335X_CM_PER_LCDC_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0148)
#define AM335X_CM_PER_CLKDIV32K_CLKCTRL_OFFSET		0x014c
#define AM335X_CM_PER_CLKDIV32K_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x014c)
#define AM335X_CM_PER_CLK_24MHZ_CLKSTCTRL_OFFSET	0x0150
#define AM335X_CM_PER_CLK_24MHZ_CLKSTCTRL		AM335X_CM_REGADDR(AM335X_CM_PER_MOD, 0x0150)

/* CM.WKUP_CM register offsets */
#define AM335X_CM_WKUP_CLKSTCTRL_OFFSET			0x0000
#define AM335X_CM_WKUP_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0000)
#define AM335X_CM_WKUP_CONTROL_CLKCTRL_OFFSET		0x0004
#define AM335X_CM_WKUP_CONTROL_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0004)
#define AM335X_CM_WKUP_GPIO0_CLKCTRL_OFFSET		0x0008
#define AM335X_CM_WKUP_GPIO0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0008)
#define AM335X_CM_WKUP_L4WKUP_CLKCTRL_OFFSET		0x000c
#define AM335X_CM_WKUP_L4WKUP_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x000c)
#define AM335X_CM_WKUP_TIMER0_CLKCTRL_OFFSET		0x0010
#define AM335X_CM_WKUP_TIMER0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0010)
#define AM335X_CM_WKUP_DEBUGSS_CLKCTRL_OFFSET		0x0014
#define AM335X_CM_WKUP_DEBUGSS_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0014)
#define AM335X_CM_L3_AON_CLKSTCTRL_OFFSET		0x0018
#define AM335X_CM_L3_AON_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0018)
#define AM335X_CM_AUTOIDLE_DPLL_MPU_OFFSET		0x001c
#define AM335X_CM_AUTOIDLE_DPLL_MPU			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x001c)
#define AM335X_CM_IDLEST_DPLL_MPU_OFFSET		0x0020
#define AM335X_CM_IDLEST_DPLL_MPU			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0020)
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_MPU_OFFSET	0x0024
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_MPU		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0024)
#define AM335X_CM_SSC_MODFREQDIV_DPLL_MPU_OFFSET	0x0028
#define AM335X_CM_SSC_MODFREQDIV_DPLL_MPU		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0028)
#define AM335X_CM_CLKSEL_DPLL_MPU_OFFSET		0x002c
#define AM335X_CM_CLKSEL_DPLL_MPU			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x002c)
#define AM335X_CM_AUTOIDLE_DPLL_DDR_OFFSET		0x0030
#define AM335X_CM_AUTOIDLE_DPLL_DDR			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0030)
#define AM335X_CM_IDLEST_DPLL_DDR_OFFSET		0x0034
#define AM335X_CM_IDLEST_DPLL_DDR			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0034)
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_DDR_OFFSET	0x0038
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_DDR		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0038)
#define AM335X_CM_SSC_MODFREQDIV_DPLL_DDR_OFFSET	0x003c
#define AM335X_CM_SSC_MODFREQDIV_DPLL_DDR		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x003c)
#define AM335X_CM_CLKSEL_DPLL_DDR_OFFSET		0x0040
#define AM335X_CM_CLKSEL_DPLL_DDR			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0040)
#define AM335X_CM_AUTOIDLE_DPLL_DISP_OFFSET		0x0044
#define AM335X_CM_AUTOIDLE_DPLL_DISP			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0044)
#define AM335X_CM_IDLEST_DPLL_DISP_OFFSET		0x0048
#define AM335X_CM_IDLEST_DPLL_DISP			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0048)
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_DISP_OFFSET	0x004c
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_DISP		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x004c)
#define AM335X_CM_SSC_MODFREQDIV_DPLL_DISP_OFFSET	0x0050
#define AM335X_CM_SSC_MODFREQDIV_DPLL_DISP		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0050)
#define AM335X_CM_CLKSEL_DPLL_DISP_OFFSET		0x0054
#define AM335X_CM_CLKSEL_DPLL_DISP			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0054)
#define AM335X_CM_AUTOIDLE_DPLL_CORE_OFFSET		0x0058
#define AM335X_CM_AUTOIDLE_DPLL_CORE			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0058)
#define AM335X_CM_IDLEST_DPLL_CORE_OFFSET		0x005c
#define AM335X_CM_IDLEST_DPLL_CORE			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x005c)
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_CORE_OFFSET	0x0060
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_CORE		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0060)
#define AM335X_CM_SSC_MODFREQDIV_DPLL_CORE_OFFSET	0x0064
#define AM335X_CM_SSC_MODFREQDIV_DPLL_CORE		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0064)
#define AM335X_CM_CLKSEL_DPLL_CORE_OFFSET		0x0068
#define AM335X_CM_CLKSEL_DPLL_CORE			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0068)
#define AM335X_CM_AUTOIDLE_DPLL_PER_OFFSET		0x006c
#define AM335X_CM_AUTOIDLE_DPLL_PER			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x006c)
#define AM335X_CM_IDLEST_DPLL_PER_OFFSET		0x0070
#define AM335X_CM_IDLEST_DPLL_PER			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0070)
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_PER_OFFSET	0x0074
#define AM335X_CM_SSC_DELTAMSTEP_DPLL_PER		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0074)
#define AM335X_CM_SSC_MODFREQDIV_DPLL_PER_OFFSET	0x0078
#define AM335X_CM_SSC_MODFREQDIV_DPLL_PER		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0078)
#define AM335X_CM_CLKDCOLDO_DPLL_PER_OFFSET		0x007c
#define AM335X_CM_CLKDCOLDO_DPLL_PER			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x007c)
#define AM335X_CM_DIV_M4_DPLL_CORE_OFFSET		0x0080
#define AM335X_CM_DIV_M4_DPLL_CORE			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0080)
#define AM335X_CM_DIV_M5_DPLL_CORE_OFFSET		0x0084
#define AM335X_CM_DIV_M5_DPLL_CORE			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0084)
#define AM335X_CM_CLKMODE_DPLL_MPU_OFFSET		0x0088
#define AM335X_CM_CLKMODE_DPLL_MPU			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0088)
#define AM335X_CM_CLKMODE_DPLL_PER_OFFSET		0x008c
#define AM335X_CM_CLKMODE_DPLL_PER			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x008c)
#define AM335X_CM_CLKMODE_DPLL_CORE_OFFSET		0x0090
#define AM335X_CM_CLKMODE_DPLL_CORE			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0090)
#define AM335X_CM_CLKMODE_DPLL_DDR_OFFSET		0x0094
#define AM335X_CM_CLKMODE_DPLL_DDR			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0094)
#define AM335X_CM_CLKMODE_DPLL_DISP_OFFSET		0x0098
#define AM335X_CM_CLKMODE_DPLL_DISP			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x0098)
#define AM335X_CM_CLKSEL_DPLL_PERIPH_OFFSET		0x009c
#define AM335X_CM_CLKSEL_DPLL_PERIPH			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x009c)
#define AM335X_CM_DIV_M2_DPLL_DDR_OFFSET		0x00a0
#define AM335X_CM_DIV_M2_DPLL_DDR			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00a0)
#define AM335X_CM_DIV_M2_DPLL_DISP_OFFSET		0x00a4
#define AM335X_CM_DIV_M2_DPLL_DISP			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00a4)
#define AM335X_CM_DIV_M2_DPLL_MPU_OFFSET		0x00a8
#define AM335X_CM_DIV_M2_DPLL_MPU			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00a8)
#define AM335X_CM_DIV_M2_DPLL_PER_OFFSET		0x00ac
#define AM335X_CM_DIV_M2_DPLL_PER			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00ac)
#define AM335X_CM_WKUP_WKUP_M3_CLKCTRL_OFFSET		0x00b0
#define AM335X_CM_WKUP_WKUP_M3_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00b0)
#define AM335X_CM_WKUP_UART0_CLKCTRL_OFFSET		0x00b4
#define AM335X_CM_WKUP_UART0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00b4)
#define AM335X_CM_WKUP_I2C0_CLKCTRL_OFFSET		0x00b8
#define AM335X_CM_WKUP_I2C0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00b8)
#define AM335X_CM_WKUP_ADC_TSC_CLKCTRL_OFFSET		0x00bc
#define AM335X_CM_WKUP_ADC_TSC_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00bc)
#define AM335X_CM_WKUP_SMARTREFLEX0_CLKCTRL_OFFSET	0x00c0
#define AM335X_CM_WKUP_SMARTREFLEX0_CLKCTRL		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00c0)
#define AM335X_CM_WKUP_TIMER1_CLKCTRL_OFFSET		0x00c4
#define AM335X_CM_WKUP_TIMER1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00c4)
#define AM335X_CM_WKUP_SMARTREFLEX1_CLKCTRL_OFFSET	0x00c8
#define AM335X_CM_WKUP_SMARTREFLEX1_CLKCTRL		AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00c8)
#define AM335X_CM_L4_WKUP_AON_CLKSTCTRL_OFFSET		0x00cc
#define AM335X_CM_L4_WKUP_AON_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00cc)
#define AM335X_CM_WKUP_WDT0_CLKCTRL_OFFSET		0x00d0
#define AM335X_CM_WKUP_WDT0_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00d0)
#define AM335X_CM_WKUP_WDT1_CLKCTRL_OFFSET		0x00d4
#define AM335X_CM_WKUP_WDT1_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00d4)
#define AM335X_CM_DIV_M6_DPLL_CORE_OFFSET		0x00d8
#define AM335X_CM_DIV_M6_DPLL_CORE			AM335X_CM_REGADDR(AM335X_CM_WKUP_MOD, 0x00d8)

/* CM.DPLL_CM register offsets */
#define AM335X_CLKSEL_TIMER7_CLK_OFFSET			0x0004
#define AM335X_CLKSEL_TIMER7_CLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0004)
#define AM335X_CLKSEL_TIMER2_CLK_OFFSET			0x0008
#define AM335X_CLKSEL_TIMER2_CLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0008)
#define AM335X_CLKSEL_TIMER3_CLK_OFFSET			0x000c
#define AM335X_CLKSEL_TIMER3_CLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x000c)
#define AM335X_CLKSEL_TIMER4_CLK_OFFSET			0x0010
#define AM335X_CLKSEL_TIMER4_CLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0010)
#define AM335X_CM_MAC_CLKSEL_OFFSET			0x0014
#define AM335X_CM_MAC_CLKSEL				AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0014)
#define AM335X_CLKSEL_TIMER5_CLK_OFFSET			0x0018
#define AM335X_CLKSEL_TIMER5_CLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0018)
#define AM335X_CLKSEL_TIMER6_CLK_OFFSET			0x001c
#define AM335X_CLKSEL_TIMER6_CLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x001c)
#define AM335X_CM_CPTS_RFT_CLKSEL_OFFSET		0x0020
#define AM335X_CM_CPTS_RFT_CLKSEL			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0020)
#define AM335X_CLKSEL_TIMER1MS_CLK_OFFSET		0x0028
#define AM335X_CLKSEL_TIMER1MS_CLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0028)
#define AM335X_CLKSEL_GFX_FCLK_OFFSET			0x002c
#define AM335X_CLKSEL_GFX_FCLK				AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x002c)
#define AM335X_CLKSEL_ICSS_OCP_CLK_OFFSET		0x0030
#define AM335X_CLKSEL_ICSS_OCP_CLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0030)
#define AM335X_CLKSEL_LCDC_PIXEL_CLK_OFFSET		0x0034
#define AM335X_CLKSEL_LCDC_PIXEL_CLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0034)
#define AM335X_CLKSEL_WDT1_CLK_OFFSET			0x0038
#define AM335X_CLKSEL_WDT1_CLK				AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x0038)
#define AM335X_CLKSEL_GPIO0_DBCLK_OFFSET		0x003c
#define AM335X_CLKSEL_GPIO0_DBCLK			AM335X_CM_REGADDR(AM335X_CM_DPLL_MOD, 0x003c)

/* CM.MPU_CM register offsets */
#define AM335X_CM_MPU_CLKSTCTRL_OFFSET			0x0000
#define AM335X_CM_MPU_CLKSTCTRL				AM335X_CM_REGADDR(AM335X_CM_MPU_MOD, 0x0000)
#define AM335X_CM_MPU_MPU_CLKCTRL_OFFSET		0x0004
#define AM335X_CM_MPU_MPU_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_MPU_MOD, 0x0004)

/* CM.DEVICE_CM register offsets */
#define AM335X_CM_CLKOUT_CTRL_OFFSET			0x0000
#define AM335X_CM_CLKOUT_CTRL				AM335X_CM_REGADDR(AM335X_CM_DEVICE_MOD, 0x0000)

/* CM.RTC_CM register offsets */
#define AM335X_CM_RTC_RTC_CLKCTRL_OFFSET		0x0000
#define AM335X_CM_RTC_RTC_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_RTC_MOD, 0x0000)
#define AM335X_CM_RTC_CLKSTCTRL_OFFSET			0x0004
#define AM335X_CM_RTC_CLKSTCTRL				AM335X_CM_REGADDR(AM335X_CM_RTC_MOD, 0x0004)

/* CM.GFX_CM register offsets */
#define AM335X_CM_GFX_L3_CLKSTCTRL_OFFSET		0x0000
#define AM335X_CM_GFX_L3_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_GFX_MOD, 0x0000)
#define AM335X_CM_GFX_GFX_CLKCTRL_OFFSET		0x0004
#define AM335X_CM_GFX_GFX_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_GFX_MOD, 0x0004)
#define AM335X_CM_GFX_BITBLT_CLKCTRL_OFFSET		0x0008
#define AM335X_CM_GFX_BITBLT_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_GFX_MOD, 0x0008)
#define AM335X_CM_GFX_L4LS_GFX_CLKSTCTRL__1_OFFSET	0x000c
#define AM335X_CM_GFX_L4LS_GFX_CLKSTCTRL__1		AM335X_CM_REGADDR(AM335X_CM_GFX_MOD, 0x000c)
#define AM335X_CM_GFX_MMUCFG_CLKCTRL_OFFSET		0x0010
#define AM335X_CM_GFX_MMUCFG_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_GFX_MOD, 0x0010)
#define AM335X_CM_GFX_MMUDATA_CLKCTRL_OFFSET		0x0014
#define AM335X_CM_GFX_MMUDATA_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_GFX_MOD, 0x0014)

/* CM.CEFUSE_CM register offsets */
#define AM335X_CM_CEFUSE_CLKSTCTRL_OFFSET		0x0000
#define AM335X_CM_CEFUSE_CLKSTCTRL			AM335X_CM_REGADDR(AM335X_CM_CEFUSE_MOD, 0x0000)
#define AM335X_CM_CEFUSE_CEFUSE_CLKCTRL_OFFSET		0x0020
#define AM335X_CM_CEFUSE_CEFUSE_CLKCTRL			AM335X_CM_REGADDR(AM335X_CM_CEFUSE_MOD, 0x0020)

/* PRCM RMW helper macros */
/* MPU PWR DOMAIN */
#define MPU_RAM_RETSTATE_MASK				(1 << 24)
#define MPU_RAM_RETSTATE_SHIFT				(24)

#define MPU_L2_RETSTATE_MASK				(1 << 23)
#define MPU_L2_RETSTATE_SHIFT				(23)

#define MPU_L1_RETSTATE_MASK				(1 << 22)
#define MPU_L1_RETSTATE_SHIFT				(22)

#define MPU_RAM_ONSTATE_MASK				(0x3 << 15)
#define MPU_RAM_OMSTATE_SHIFT				(15)

#define MPU_LOWPOWERSTATECHANGE_MASK			(1 << 4)
#define MPU_LOWPOWERSTATECHANGE_SHIFT			(4)

#define MPU_LOGICRETSTATE_MASK				(1 << 2)
#define MPU_LOGICRETSTATE_SHIFT				(2)

#define MPU_POWERSTATE_MASK				(0x3 << 0)
#define MPU_POWERSTATE_SHIFT				(0)

#define MPU_PWRSTCTRL(pd, ram_on, l1_ret, l2_ret, ram_ret) \
	((pd << MPU_POWERSTATE_SHIFT) | \
	 (ram_on << MPU_RAM_ONSTATE_SHIFT) | \
	 (l1_ret << MPU_L1_RETSTATE_SHIFT) | \
	 (l2_ret << MPU_L2_RETSTATE_SHIFT) | \
	 (ram_ret << MPU_RAM_RETSTATE_SHIFT))

/* PER PWR DOMAIN */

#define PER_MEM_RETSTATE_MASK				(1 << 29)
#define PER_MEM_RETSTATE_SHIFT				(29)

#define PER_RAM_MEM_ONSTATE_MASK			(0x3 << 30)
#define PER_RAM_MEM_ONSTATE_SHIFT			(30)

#define PER_RAM_MEM_RETSTATE_MASK			(1 << 27)
#define PER_RAM_MEM_RETSTATE_SHIFT			(27)

#define PER_MEM_ONSTATE_MASK				(0x3 << 25)
#define PER_MEM_ONSTATE_SHIFT				(25)

#define PER_ICSS_MEM_RETSTATE_MASK			(1 << 7)
#define PER_ICSS_MEM_RETSTATE_SHIFT			(7)

#define PER_ICSS_MEM_ONSTATE_MASK			(0x3 << 5)
#define PER_ICSS_MEM_ONSTATE_SHIFT			(5)

#define PER_LOWPOWERSTATECHANGE_MASK			(1 << 4)
#define PER_LOWPOWERSTATECHANGE_SHIFT			(4)

#define PER_LOGICRETSTATE_MASK				(1 << 2)
#define PER_LOGICRETSTATE_SHIFT				(2)

#define PER_POWERSTATE_MASK				(0x3 << 0)
#define PER_POWERSTATE_SHIFT				(0)


/* DPLL CLOCKMODE register */
#define DPLL_EN_MASK					(0x7 << 0)
#define DPLL_LP_BYP_MODE				(0x5 << 0)
#define DPLL_LOCK_MODE					(0x7 << 0)
#define DPLL_DIV_PER_SHIFT				(0)
#define DPLL_DIV_PER_MASK				(0xff)

/*
 * Values recommended by the HW team. These change the pulls
 * on certain IOs of DATA and CMD macros
 */
#define SUSP_IO_PULL_DATA	0x3FF00003
#define SUSP_IO_PULL_CMD1	0xFFE0018B
#define SUSP_IO_PULL_CMD2	0xFFA0098B
#define RESUME_IO_PULL_DATA	0x18B
#define RESUME_IO_PULL_CMD	0x18B

#endif
