Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Sep 22 01:08:37 2022
| Host              : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.017        0.000                      0                95448        0.010        0.000                      0                95448        3.500        0.000                       0                 31471  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.017        0.000                      0                71064        0.010        0.000                      0                71064        3.500        0.000                       0                 31471  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.532        0.000                      0                24384        0.126        0.000                      0                24384  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.831ns (49.201%)  route 2.923ns (50.799%))
  Logic Levels:           10  (LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 11.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.264ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[1])
                                                      1.130     2.984 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.010    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_66
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.220 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.246    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_66
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.456 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.482    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_66
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.692 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.718    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_66
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.928 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.954    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_66
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     4.164 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[1]
                         net (fo=1, routed)           0.026     4.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_66
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     4.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[1]
                         net (fo=1, routed)           0.026     4.426    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_66
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_DOUTBDOUT[1])
                                                      0.117     4.543 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[1]
                         net (fo=1, routed)           2.151     6.694    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[9]
    SLICE_X73Y244        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     6.794 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[9]_i_1/O
                         net (fo=4, routed)           0.446     7.240    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[9]_i_1_n_0
    SLICE_X79Y251        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     7.364 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[9]_i_4/O
                         net (fo=1, routed)           0.091     7.455    design_1_i/zcu104_0/inst/soc/cpu/reg_out[9]_i_4_n_0
    SLICE_X79Y252        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     7.555 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[9]_i_1/O
                         net (fo=1, routed)           0.053     7.608    design_1_i/zcu104_0/inst/soc/cpu/reg_out[9]_i_1_n_0
    SLICE_X79Y252        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.492    11.660    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X79Y252        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[9]/C
                         clock pessimism              0.070    11.730    
                         clock uncertainty           -0.130    11.600    
    SLICE_X79Y252        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.625    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.733ns (48.040%)  route 2.956ns (51.960%))
  Logic Levels:           10  (LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.264ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.891     6.388    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[15]
    SLICE_X72Y249        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.485 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.315     6.800    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X80Y250        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     6.899 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.503     7.402    design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X76Y259        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     7.492 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[19]_i_1/O
                         net (fo=1, routed)           0.051     7.543    design_1_i/zcu104_0/inst/soc/cpu/reg_out[19]_i_1_n_0
    SLICE_X76Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.476    11.644    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X76Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[19]/C
                         clock pessimism              0.070    11.714    
                         clock uncertainty           -0.130    11.584    
    SLICE_X76Y259        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.609    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 2.732ns (48.056%)  route 2.953ns (51.944%))
  Logic Levels:           10  (LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.264ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.891     6.388    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[15]
    SLICE_X72Y249        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.485 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.315     6.800    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X80Y250        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     6.899 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.503     7.402    design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X76Y259        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.491 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.048     7.539    design_1_i/zcu104_0/inst/soc/cpu/reg_out[21]_i_1_n_0
    SLICE_X76Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.476    11.644    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X76Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[21]/C
                         clock pessimism              0.070    11.714    
                         clock uncertainty           -0.130    11.584    
    SLICE_X76Y259        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.609    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 2.781ns (49.291%)  route 2.861ns (50.709%))
  Logic Levels:           10  (LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 11.649 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.264ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[1])
                                                      1.130     2.984 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.010    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_66
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.220 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.246    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_66
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.456 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.482    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_66
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.692 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.718    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_66
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     3.928 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[1]
                         net (fo=1, routed)           0.026     3.954    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_66
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     4.164 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[1]
                         net (fo=1, routed)           0.026     4.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_66
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_CASDOUTB[1])
                                                      0.210     4.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[1]
                         net (fo=1, routed)           0.026     4.426    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_66
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[1]_DOUTBDOUT[1])
                                                      0.117     4.543 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[1]
                         net (fo=1, routed)           2.151     6.694    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[9]
    SLICE_X73Y244        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     6.794 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[9]_i_1/O
                         net (fo=4, routed)           0.201     6.995    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[9]_i_1_n_0
    SLICE_X75Y245        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.118 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[1]_i_4/O
                         net (fo=1, routed)           0.255     7.373    design_1_i/zcu104_0/inst/soc/cpu/reg_out[1]_i_4_n_0
    SLICE_X78Y251        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.424 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[1]_i_1/O
                         net (fo=1, routed)           0.072     7.496    design_1_i/zcu104_0/inst/soc/cpu/reg_out[1]_i_1_n_0
    SLICE_X78Y251        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.481    11.649    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X78Y251        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[1]/C
                         clock pessimism              0.070    11.719    
                         clock uncertainty           -0.130    11.589    
    SLICE_X78Y251        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.614    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.678ns (47.533%)  route 2.956ns (52.467%))
  Logic Levels:           10  (LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.264ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.891     6.388    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[15]
    SLICE_X72Y249        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.485 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.315     6.800    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X80Y250        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     6.899 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.503     7.402    design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X76Y259        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     7.437 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[22]_i_1/O
                         net (fo=1, routed)           0.051     7.488    design_1_i/zcu104_0/inst/soc/cpu/reg_out[22]_i_1_n_0
    SLICE_X76Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.476    11.644    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X76Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[22]/C
                         clock pessimism              0.070    11.714    
                         clock uncertainty           -0.130    11.584    
    SLICE_X76Y259        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.609    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 2.678ns (47.558%)  route 2.953ns (52.442%))
  Logic Levels:           10  (LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.264ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.891     6.388    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[15]
    SLICE_X72Y249        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.485 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.315     6.800    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X80Y250        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     6.899 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.505     7.404    design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X76Y259        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     7.439 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[23]_i_1/O
                         net (fo=1, routed)           0.046     7.485    design_1_i/zcu104_0/inst/soc/cpu/reg_out[23]_i_1_n_0
    SLICE_X76Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.476    11.644    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X76Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[23]/C
                         clock pessimism              0.070    11.714    
                         clock uncertainty           -0.130    11.584    
    SLICE_X76Y259        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.609    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 2.742ns (48.816%)  route 2.875ns (51.184%))
  Logic Levels:           10  (LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.264ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.891     6.388    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[15]
    SLICE_X72Y249        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.485 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.315     6.800    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X80Y250        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     6.899 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.422     7.321    design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X76Y258        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     7.420 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[27]_i_1/O
                         net (fo=1, routed)           0.051     7.471    design_1_i/zcu104_0/inst/soc/cpu/reg_out[27]_i_1_n_0
    SLICE_X76Y258        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.477    11.645    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X76Y258        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[27]/C
                         clock pessimism              0.070    11.715    
                         clock uncertainty           -0.130    11.585    
    SLICE_X76Y258        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.610    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.694ns (48.039%)  route 2.914ns (51.961%))
  Logic Levels:           10  (LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.475ns (routing 0.264ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.891     6.388    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[15]
    SLICE_X72Y249        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.485 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.315     6.800    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X80Y250        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     6.899 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.440     7.339    design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X78Y259        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.390 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[30]_i_1/O
                         net (fo=1, routed)           0.072     7.462    design_1_i/zcu104_0/inst/soc/cpu/reg_out[30]_i_1_n_0
    SLICE_X78Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.475    11.643    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X78Y259        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[30]/C
                         clock pessimism              0.070    11.713    
                         clock uncertainty           -0.130    11.583    
    SLICE_X78Y259        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.608    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 2.733ns (48.891%)  route 2.857ns (51.109%))
  Logic Levels:           10  (LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.264ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.891     6.388    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[15]
    SLICE_X72Y249        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.485 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.315     6.800    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X80Y250        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     6.899 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.397     7.296    design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X78Y260        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     7.386 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.058     7.444    design_1_i/zcu104_0/inst/soc/cpu/reg_out[17]_i_1_n_0
    SLICE_X78Y260        FDSE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.473    11.641    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X78Y260        FDSE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[17]/C
                         clock pessimism              0.070    11.711    
                         clock uncertainty           -0.130    11.581    
    SLICE_X78Y260        FDSE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.606    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 2.733ns (48.900%)  route 2.856ns (51.100%))
  Logic Levels:           10  (LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 11.641 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.264ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.646     1.854    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.891     6.388    design_1_i/zcu104_0/inst/soc/cpu/ram_rdata[15]
    SLICE_X72Y249        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     6.485 r  design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1/O
                         net (fo=4, routed)           0.315     6.800    design_1_i/zcu104_0/inst/soc/cpu/mem_rdata_q[15]_i_1_n_0
    SLICE_X80Y250        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.099     6.899 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.395     7.294    design_1_i/zcu104_0/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X78Y260        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     7.384 r  design_1_i/zcu104_0/inst/soc/cpu/reg_out[25]_i_1/O
                         net (fo=1, routed)           0.059     7.443    design_1_i/zcu104_0/inst/soc/cpu/reg_out[25]_i_1_n_0
    SLICE_X78Y260        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.473    11.641    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X78Y260        FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[25]/C
                         clock pessimism              0.070    11.711    
                         clock uncertainty           -0.130    11.581    
    SLICE_X78Y260        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.606    design_1_i/zcu104_0/inst/soc/cpu/reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  4.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/pm_wrapper/signal_i_PM_pixel_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.061ns (33.889%)  route 0.119ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.566ns (routing 0.264ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.294ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.566     1.734    design_1_i/zcu104_3/inst/pm_wrapper/clk
    SLICE_X104Y189       FDCE                                         r  design_1_i/zcu104_3/inst/pm_wrapper/signal_i_PM_pixel_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y189       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.795 r  design_1_i/zcu104_3/inst/pm_wrapper/signal_i_PM_pixel_reg[12]/Q
                         net (fo=1, routed)           0.119     1.914    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/signal_out_pm_in_router_data[59]
    SLICE_X106Y189       FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.786     1.994    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X106Y189       FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[12]/C
                         clock pessimism             -0.150     1.844    
    SLICE_X106Y189       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.904    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_orig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[19][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.058ns (37.908%)  route 0.095ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.406ns (routing 0.264ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.294ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.406     1.574    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X73Y209        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_orig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y209        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.632 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_orig_reg[4]/Q
                         net (fo=20, routed)          0.095     1.727    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[18][7]_0[4]
    SLICE_X73Y210        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[19][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.588     1.796    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X73Y210        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[19][4]/C
                         clock pessimism             -0.139     1.657    
    SLICE_X73Y210        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.717    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_y_orig_reg[19][4]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_dest_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      1.408ns (routing 0.264ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.294ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.408     1.576    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X73Y208        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_dest_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y208        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.634 r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_y_dest_reg[7]/Q
                         net (fo=20, routed)          0.124     1.758    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[18][7]_0[7]
    SLICE_X71Y206        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.616     1.824    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X71Y206        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[3][7]/C
                         clock pessimism             -0.139     1.685    
    SLICE_X71Y206        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.747    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_out_fb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_dec/E_out_direction_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.125ns (41.254%)  route 0.178ns (58.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      1.494ns (routing 0.264ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.294ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.494     1.662    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X92Y232        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_out_fb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y232        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.721 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_out_fb_reg/Q
                         net (fo=10, routed)          0.156     1.877    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_out_fb_reg_0
    SLICE_X92Y241        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.066     1.943 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_out_direction[2]_i_1/O
                         net (fo=1, routed)           0.022     1.965    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_dec/D[1]
    SLICE_X92Y241        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_dec/E_out_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.756     1.964    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_dec/clk
    SLICE_X92Y241        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_dec/E_out_direction_reg[2]/C
                         clock pessimism             -0.070     1.894    
    SLICE_X92Y241        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.954    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_dec/E_out_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[3][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.449ns (routing 0.264ns, distribution 1.185ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.294ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.449     1.617    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/clk
    SLICE_X85Y170        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y170        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.677 r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_in_N_ctrl/i_N_pixel_reg[5]/Q
                         net (fo=20, routed)          0.070     1.747    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[0][15]_0[5]
    SLICE_X85Y171        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.664     1.872    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X85Y171        FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[3][5]/C
                         clock pessimism             -0.198     1.674    
    SLICE_X85Y171        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.736    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_x_orig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[15][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      1.431ns (routing 0.264ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.294ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.431     1.599    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X83Y152        FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_x_orig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y152        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.658 r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_x_orig_reg[1]/Q
                         net (fo=20, routed)          0.116     1.774    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[0][7]_0[1]
    SLICE_X82Y151        FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.640     1.848    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X82Y151        FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[15][1]/C
                         clock pessimism             -0.146     1.702    
    SLICE_X82Y151        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.762    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_x_orig_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_2/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_pixel_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.059ns (26.697%)  route 0.162ns (73.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.457ns (routing 0.264ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.294ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.457     1.625    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X79Y178        FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y178        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.684 r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/Control_flux/i_W_pixel_reg[8]/Q
                         net (fo=1, routed)           0.162     1.846    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_W_controller_inst/D[8]
    SLICE_X80Y182        FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.640     1.848    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_W_controller_inst/clk
    SLICE_X80Y182        FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_pixel_reg[8]/C
                         clock pessimism             -0.074     1.774    
    SLICE_X80Y182        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.834    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/signal_out_pe_in_router_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_x_orig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      1.480ns (routing 0.264ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.620ns (routing 0.294ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.480     1.648    design_1_i/zcu104_0/inst/clk
    SLICE_X71Y241        FDRE                                         r  design_1_i/zcu104_0/inst/signal_out_pe_in_router_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y241        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.706 r  design_1_i/zcu104_0/inst/signal_out_pe_in_router_data_reg[11]/Q
                         net (fo=2, routed)           0.124     1.830    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/Q[10]
    SLICE_X71Y238        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_x_orig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.620     1.828    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/clk
    SLICE_X71Y238        FDCE                                         r  design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_x_orig_reg[0]/C
                         clock pessimism             -0.070     1.758    
    SLICE_X71Y238        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.818    design_1_i/zcu104_0/inst/router_wrapper/wrp_router/PE_WRAPPER/Inst_in_PE_ctrl/i_PE_x_orig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[16][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.060ns (40.816%)  route 0.087ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.522ns (routing 0.264ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.294ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.522     1.690    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X98Y231        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y231        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.750 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[4]/Q
                         net (fo=20, routed)          0.087     1.837    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[0][7]_0[4]
    SLICE_X99Y231        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.707     1.915    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X99Y231        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[16][4]/C
                         clock pessimism             -0.150     1.765    
    SLICE_X99Y231        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.825    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[16][4]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[8][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.060ns (35.294%)  route 0.110ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.576ns (routing 0.264ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.294ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.576     1.744    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/clk
    SLICE_X105Y190       FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y190       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.804 r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_in_pm_ctrl/i_PM_pixel_reg[5]/Q
                         net (fo=20, routed)          0.110     1.914    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[0][15]_0[5]
    SLICE_X107Y190       FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.781     1.989    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X107Y190       FDCE                                         r  design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[8][5]/C
                         clock pessimism             -0.150     1.839    
    SLICE_X107Y190       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.901    design_1_i/zcu104_3/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_pix_depth_reg[8][5]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y50  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y50  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y47  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y47  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y18  design_1_i/zcu104_2/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y18  design_1_i/zcu104_2/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y48  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y48  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y51  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y50  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y50  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y47  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y19  design_1_i/zcu104_2/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y52  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y20  design_1_i/zcu104_2/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y38  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKARDCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y50  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y47  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y51  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y48  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y48  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y19  design_1_i/zcu104_2/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y19  design_1_i/zcu104_2/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_frame_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.079ns (1.914%)  route 4.049ns (98.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.264ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.049     6.025    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X86Y222        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_frame_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.443    11.611    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X86Y222        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_frame_reg[0]/C
                         clock pessimism              0.142    11.753    
                         clock uncertainty           -0.130    11.623    
    SLICE_X86Y222        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.557    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.079ns (1.914%)  route 4.049ns (98.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.264ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.049     6.025    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X86Y222        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.443    11.611    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X86Y222        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[1]/C
                         clock pessimism              0.142    11.753    
                         clock uncertainty           -0.130    11.623    
    SLICE_X86Y222        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.557    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[1]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.079ns (1.914%)  route 4.049ns (98.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.264ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.049     6.025    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X86Y222        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.443    11.611    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X86Y222        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[2]/C
                         clock pessimism              0.142    11.753    
                         clock uncertainty           -0.130    11.623    
    SLICE_X86Y222        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.557    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_dest_reg[2]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_frame_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.079ns (1.921%)  route 4.034ns (98.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 11.604 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.264ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.034     6.010    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X87Y222        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_frame_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.436    11.604    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X87Y222        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_frame_reg[5]/C
                         clock pessimism              0.142    11.746    
                         clock uncertainty           -0.130    11.616    
    SLICE_X87Y222        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.550    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_step_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.079ns (1.921%)  route 4.034ns (98.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 11.604 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.264ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.034     6.010    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X87Y222        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_step_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.436    11.604    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X87Y222        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_step_reg[0]/C
                         clock pessimism              0.142    11.746    
                         clock uncertainty           -0.130    11.616    
    SLICE_X87Y222        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.550    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_step_reg[0]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_frame_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.079ns (1.921%)  route 4.034ns (98.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 11.604 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.264ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.034     6.010    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X87Y222        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_frame_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.436    11.604    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X87Y222        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_frame_reg[5]/C
                         clock pessimism              0.142    11.746    
                         clock uncertainty           -0.130    11.616    
    SLICE_X87Y222        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.550    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_step_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.079ns (1.921%)  route 4.034ns (98.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 11.604 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.264ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.034     6.010    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X87Y222        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_step_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.436    11.604    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X87Y222        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_step_reg[0]/C
                         clock pessimism              0.142    11.746    
                         clock uncertainty           -0.130    11.616    
    SLICE_X87Y222        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.550    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_step_reg[0]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_x_dest_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.079ns (1.921%)  route 4.034ns (98.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 11.604 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.264ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.034     6.010    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X87Y222        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_x_dest_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.436    11.604    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X87Y222        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_x_dest_reg[1]/C
                         clock pessimism              0.142    11.746    
                         clock uncertainty           -0.130    11.616    
    SLICE_X87Y222        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    11.550    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_x_dest_reg[1]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_orig_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.079ns (1.921%)  route 4.034ns (98.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 11.604 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.264ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.034     6.010    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/AR[0]
    SLICE_X87Y222        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_orig_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.436    11.604    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/clk
    SLICE_X87Y222        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_orig_reg[3]/C
                         clock pessimism              0.142    11.746    
                         clock uncertainty           -0.130    11.616    
    SLICE_X87Y222        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    11.550    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/out_N_controller_inst/i_N_y_orig_reg[3]
  -------------------------------------------------------------------
                         required time                         11.550    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_frame_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.079ns (1.929%)  route 4.017ns (98.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 11.603 - 10.000 ) 
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.294ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.264ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.689     1.897    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.976 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        4.017     5.993    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/AR[0]
    SLICE_X88Y224        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_frame_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.435    11.603    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X88Y224        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_frame_reg[0]/C
                         clock pessimism              0.142    11.745    
                         clock uncertainty           -0.130    11.615    
    SLICE_X88Y224        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.549    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/Control_flux/i_N_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  5.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.179ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X92Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[0][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.050     1.222    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X92Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[0][1]/C
                         clock pessimism             -0.103     1.119    
    SLICE_X92Y238        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.179ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X92Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[0][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.050     1.222    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X92Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[0][2]/C
                         clock pessimism             -0.103     1.119    
    SLICE_X92Y238        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.179ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X92Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[0][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.050     1.222    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X92Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[0][4]/C
                         clock pessimism             -0.103     1.119    
    SLICE_X92Y238        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_n_steps_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_out_y_dest_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.179ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X92Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_out_y_dest_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.050     1.222    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X92Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_out_y_dest_reg[2]/C
                         clock pessimism             -0.103     1.119    
    SLICE_X92Y238        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_out_y_dest_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.179ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X92Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[0][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.050     1.222    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X92Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[0][2]/C
                         clock pessimism             -0.103     1.119    
    SLICE_X92Y238        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[16][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.179ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X91Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[16][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.050     1.222    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X91Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[16][2]/C
                         clock pessimism             -0.103     1.119    
    SLICE_X91Y238        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[17][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.179ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X91Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[17][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.050     1.222    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X91Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[17][2]/C
                         clock pessimism             -0.103     1.119    
    SLICE_X91Y238        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_pix_depth_reg[17][2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[18][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.179ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X91Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[18][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.046     1.218    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X91Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[18][2]/C
                         clock pessimism             -0.103     1.115    
    SLICE_X91Y238        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.095    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[18][2]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[19][2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.179ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X91Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[19][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.046     1.218    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X91Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[19][2]/C
                         clock pessimism             -0.103     1.115    
    SLICE_X91Y238        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.095    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[19][2]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.929ns (routing 0.159ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.179ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       0.929     1.068    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X93Y238        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y238        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.107 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6784, routed)        0.118     1.225    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/AR[0]
    SLICE_X92Y238        FDCE                                         f  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[1][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=31471, routed)       1.046     1.218    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X92Y238        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[1][1]/C
                         clock pessimism             -0.103     1.115    
    SLICE_X92Y238        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.095    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_img_height_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.130    





