# LECTURE NOTES
  1. (https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L1_Introduction_Course_Outline.pdf)
  2. (https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L2_Review_Combinational_Logic_Design.pdf)
  3. (https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L3_Review_Sequential_Logic_Design.pdf)
  4. (https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L4_DD_Verilog_Introduction.pdf)
  5. (https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L5_Verilog_Basics.pdf)
  6. (https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L6_Modules_and_Ports.pdf)
  7. (https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L7_Gate_Level_Modelling.pdf)
  8. (https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L8_Data_Flow_Modelling.pdf)
  9. (https://github.com/silicon-vlsi/SI-2025-DigitalVLSI/blob/main/docs/L9_Behavioural_Modeling_Part1.pdf)
  8.
