Analysis & Synthesis report for CPU
Fri Dec 15 23:48:25 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for harddrive:inst34|altsyncram:HD_rtl_0|altsyncram_9s81:auto_generated
 15. Source assignments for simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0|altsyncram_g8d1:auto_generated
 16. Source assignments for dataRAM:inst29|altsyncram:RAM_rtl_0|altsyncram_63d1:auto_generated
 17. Parameter Settings for User Entity Instance: instruction_source_selector:inst19
 18. Parameter Settings for User Entity Instance: write_frequency_divider:inst26
 19. Parameter Settings for User Entity Instance: DeBounce:inst5
 20. Parameter Settings for Inferred Entity Instance: harddrive:inst34|altsyncram:HD_rtl_0
 21. Parameter Settings for Inferred Entity Instance: simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0
 22. Parameter Settings for Inferred Entity Instance: dataRAM:inst29|altsyncram:RAM_rtl_0
 23. Parameter Settings for Inferred Entity Instance: ALU:inst|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: ALU:inst|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: ALU:inst|lpm_divide:Mod0
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 15 23:48:25 2017       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,391                                       ;
;     Total combinational functions  ; 6,389                                       ;
;     Dedicated logic registers      ; 1,147                                       ;
; Total registers                    ; 1147                                        ;
; Total pins                         ; 134                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 425,472                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CPU                ; CPU                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                               ; Library ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; ../write_frequency_divider/write_frequency_divider.v ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/write_frequency_divider/write_frequency_divider.v ;         ;
; ../instruction_source_selector.v                     ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v                     ;         ;
; ../harddrive/harddrive.v                             ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v                             ;         ;
; ../Output/finalOutput.v                              ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v                              ;         ;
; resetMultiplexer.v                                   ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/resetMultiplexer.v                            ;         ;
; DeBounce_v.v                                         ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v                                  ;         ;
; ../Output/sevenSegmentsDisplay.v                     ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v                     ;         ;
; ../Output/BCD.v                                      ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v                                      ;         ;
; outputController.v                                   ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v                            ;         ;
; clockMultiplexer.v                                   ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v                            ;         ;
; ../controlUnit/controlUnit.v                         ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v                         ;         ;
; ../galetronCPU/tripleMux.v                           ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v                           ;         ;
; ../galetronCPU/qFlipflop.v                           ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v                           ;         ;
; ../galetronCPU/multiplexer.v                         ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v                         ;         ;
; ../simpleInstructionsRAM/simpleInstructionsRam.v     ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v     ;         ;
; ../registerFile/registerFile.v                       ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v                       ;         ;
; ../PC/PC.v                                           ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v                                           ;         ;
; ../Extender/Extender.v                               ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v                               ;         ;
; ../dataRAM/dataRAM.v                                 ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v                                 ;         ;
; ../dataOutput/dataOutput.v                           ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v                           ;         ;
; ../ALU/ALU.v                                         ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v                                         ;         ;
; CPU.bdf                                              ; yes             ; User Block Diagram/Schematic File                     ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/CPU.bdf                                       ;         ;
; ../BIOS.v                                            ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v                                            ;         ;
; ../instructions_multiplexer.v                        ; yes             ; User Verilog HDL File                                 ; /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v                        ;         ;
; altsyncram.tdf                                       ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc                                ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                                          ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                                       ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; aglobal151.inc                                       ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                              ;         ;
; a_rdenreg.inc                                        ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                                           ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                                           ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                                         ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_9s81.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/altsyncram_9s81.tdf                        ;         ;
; db/CPU.ram0_harddrive_41193179.hdl.mif               ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/CPU.ram0_harddrive_41193179.hdl.mif        ;         ;
; db/decode_jsa.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/decode_jsa.tdf                             ;         ;
; db/decode_c8a.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/decode_c8a.tdf                             ;         ;
; db/mux_gob.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mux_gob.tdf                                ;         ;
; db/altsyncram_g8d1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/altsyncram_g8d1.tdf                        ;         ;
; db/altsyncram_63d1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/altsyncram_63d1.tdf                        ;         ;
; lpm_divide.tdf                                       ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                                      ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc                                  ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; db/lpm_divide_hkm.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_hkm.tdf                         ;         ;
; db/sign_div_unsign_9nh.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/sign_div_unsign_9nh.tdf                    ;         ;
; db/alt_u_div_6af.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/alt_u_div_6af.tdf                          ;         ;
; db/add_sub_7pc.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_7pc.tdf                            ;         ;
; db/add_sub_8pc.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_8pc.tdf                            ;         ;
; lpm_mult.tdf                                         ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf                                ;         ;
; lpm_add_sub.inc                                      ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; multcore.inc                                         ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/multcore.inc                                ;         ;
; bypassff.inc                                         ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                                ;         ;
; altshift.inc                                         ; yes             ; Megafunction                                          ; /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; db/mult_7dt.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf                               ;         ;
; db/lpm_divide_kcm.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_kcm.tdf                         ;         ;
+------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimated Total logic elements              ; 7,391                         ;
;                                             ;                               ;
; Total combinational functions               ; 6389                          ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 4368                          ;
;     -- 3 input functions                    ; 1737                          ;
;     -- <=2 input functions                  ; 284                           ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 5094                          ;
;     -- arithmetic mode                      ; 1295                          ;
;                                             ;                               ;
; Total registers                             ; 1147                          ;
;     -- Dedicated logic registers            ; 1147                          ;
;     -- I/O registers                        ; 0                             ;
;                                             ;                               ;
; I/O pins                                    ; 134                           ;
; Total memory bits                           ; 425472                        ;
;                                             ;                               ;
; Embedded Multiplier 9-bit elements          ; 6                             ;
;                                             ;                               ;
; Maximum fan-out node                        ; clockMultiplexer:inst13|clock ;
; Maximum fan-out                             ; 1101                          ;
; Total fan-out                               ; 29030                         ;
; Average fan-out                             ; 3.66                          ;
+---------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CPU                                      ; 6389 (0)          ; 1147 (0)     ; 425472      ; 6            ; 0       ; 3         ; 134  ; 0            ; |CPU                                                                                                                                ; work         ;
;    |ALU:inst|                             ; 3048 (825)        ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|ALU:inst                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 1111 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_hkm:auto_generated|  ; 1111 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1111 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                |alt_u_div_6af:divider|    ; 1111 (1110)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; work         ;
;       |lpm_divide:Mod0|                   ; 1084 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_kcm:auto_generated|  ; 1084 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1084 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                |alt_u_div_6af:divider|    ; 1084 (1084)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ALU:inst|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; work         ;
;       |lpm_mult:Mult0|                    ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|ALU:inst|lpm_mult:Mult0                                                                                                        ; work         ;
;          |mult_7dt:auto_generated|        ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; work         ;
;    |BIOS:inst28|                          ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|BIOS:inst28                                                                                                                    ; work         ;
;    |DeBounce:inst5|                       ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DeBounce:inst5                                                                                                                 ; work         ;
;    |Extender:inst10|                      ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Extender:inst10                                                                                                                ; work         ;
;    |PC:inst12|                            ; 55 (55)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst12                                                                                                                      ; work         ;
;    |clockMultiplexer:inst13|              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|clockMultiplexer:inst13                                                                                                        ; work         ;
;    |controlUnit:inst25|                   ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|controlUnit:inst25                                                                                                             ; work         ;
;    |dataOutput:inst7|                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|dataOutput:inst7                                                                                                               ; work         ;
;    |dataRAM:inst29|                       ; 0 (0)             ; 0 (0)        ; 8672        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|dataRAM:inst29                                                                                                                 ; work         ;
;       |altsyncram:RAM_rtl_0|              ; 0 (0)             ; 0 (0)        ; 8672        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|dataRAM:inst29|altsyncram:RAM_rtl_0                                                                                            ; work         ;
;          |altsyncram_63d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8672        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|dataRAM:inst29|altsyncram:RAM_rtl_0|altsyncram_63d1:auto_generated                                                             ; work         ;
;    |finalOutput:inst18|                   ; 635 (0)           ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18                                                                                                             ; work         ;
;       |BCD:converter|                     ; 579 (579)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18|BCD:converter                                                                                               ; work         ;
;       |sevenSegmentsDisplay:displayA|     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18|sevenSegmentsDisplay:displayA                                                                               ; work         ;
;       |sevenSegmentsDisplay:displayB|     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18|sevenSegmentsDisplay:displayB                                                                               ; work         ;
;       |sevenSegmentsDisplay:displayC|     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18|sevenSegmentsDisplay:displayC                                                                               ; work         ;
;       |sevenSegmentsDisplay:displayD|     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18|sevenSegmentsDisplay:displayD                                                                               ; work         ;
;       |sevenSegmentsDisplay:displayE|     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18|sevenSegmentsDisplay:displayE                                                                               ; work         ;
;       |sevenSegmentsDisplay:displayF|     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18|sevenSegmentsDisplay:displayF                                                                               ; work         ;
;       |sevenSegmentsDisplay:displayG|     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18|sevenSegmentsDisplay:displayG                                                                               ; work         ;
;       |sevenSegmentsDisplay:displayH|     ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|finalOutput:inst18|sevenSegmentsDisplay:displayH                                                                               ; work         ;
;    |harddrive:inst34|                     ; 34 (0)            ; 1 (0)        ; 384032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|harddrive:inst34                                                                                                               ; work         ;
;       |altsyncram:HD_rtl_0|               ; 34 (0)            ; 1 (0)        ; 384032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|harddrive:inst34|altsyncram:HD_rtl_0                                                                                           ; work         ;
;          |altsyncram_9s81:auto_generated| ; 34 (0)            ; 1 (1)        ; 384032      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|harddrive:inst34|altsyncram:HD_rtl_0|altsyncram_9s81:auto_generated                                                            ; work         ;
;             |decode_jsa:decode3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|harddrive:inst34|altsyncram:HD_rtl_0|altsyncram_9s81:auto_generated|decode_jsa:decode3                                         ; work         ;
;             |mux_gob:mux2|                ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|harddrive:inst34|altsyncram:HD_rtl_0|altsyncram_9s81:auto_generated|mux_gob:mux2                                               ; work         ;
;    |instruction_source_selector:inst19|   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|instruction_source_selector:inst19                                                                                             ; work         ;
;    |instructions_multiplexer:inst22|      ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|instructions_multiplexer:inst22                                                                                                ; work         ;
;    |multiplexer:immediateSelectorMux|     ; 696 (696)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|multiplexer:immediateSelectorMux                                                                                               ; work         ;
;    |multiplexer:lastMux|                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|multiplexer:lastMux                                                                                                            ; work         ;
;    |multiplexer:writeDataSelectorMux|     ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|multiplexer:writeDataSelectorMux                                                                                               ; work         ;
;    |outputController:inst15|              ; 98 (98)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|outputController:inst15                                                                                                        ; work         ;
;    |qFlipflop:inst3|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|qFlipflop:inst3                                                                                                                ; work         ;
;    |qFlipflop:inst4|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|qFlipflop:inst4                                                                                                                ; work         ;
;    |registerFile:inst2|                   ; 1418 (1418)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|registerFile:inst2                                                                                                             ; work         ;
;    |resetMultiplexer:inst20|              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|resetMultiplexer:inst20                                                                                                        ; work         ;
;    |simpleInstructionsRam:inst27|         ; 0 (0)             ; 32 (32)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|simpleInstructionsRam:inst27                                                                                                   ; work         ;
;       |altsyncram:instructionsRAM_rtl_0|  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0                                                                  ; work         ;
;          |altsyncram_g8d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0|altsyncram_g8d1:auto_generated                                   ; work         ;
;    |tripleMux:inst8|                      ; 98 (98)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|tripleMux:inst8                                                                                                                ; work         ;
;    |write_frequency_divider:inst26|       ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|write_frequency_divider:inst26                                                                                                 ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; Name                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                    ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; dataRAM:inst29|altsyncram:RAM_rtl_0|altsyncram_63d1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 271          ; 32           ; 271          ; 32           ; 8672   ; None                                   ;
; harddrive:inst34|altsyncram:HD_rtl_0|altsyncram_9s81:auto_generated|ALTSYNCRAM                          ; AUTO ; Single Port      ; 12001        ; 32           ; --           ; --           ; 384032 ; db/CPU.ram0_harddrive_41193179.hdl.mif ;
; simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0|altsyncram_g8d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                   ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; dataOutput:inst7|IO_RAMOutput[31]                   ; outputController:inst15|Decoder0 ; yes                    ;
; ALU:inst|aluOut[1]                                  ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[0]                                  ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[2]                                  ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[3]                                  ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[4]                                  ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[5]                                  ; ALU:inst|Mux32                   ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[29]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[28]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[27]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[26]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[25]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[24]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[23]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[22]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[21]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[20]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[19]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[18]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[17]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[16]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[15]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[14]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[13]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[12]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[11]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[10]                   ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[9]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[8]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[7]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[6]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[5]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[4]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[3]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[2]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[1]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[0]                    ; outputController:inst15|Decoder0 ; yes                    ;
; dataOutput:inst7|IO_RAMOutput[30]                   ; outputController:inst15|Decoder0 ; yes                    ;
; ALU:inst|aluOut[13]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[6]                                  ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[7]                                  ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[8]                                  ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[9]                                  ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[10]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[11]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[12]                                 ; ALU:inst|Mux32                   ; yes                    ;
; controlUnit:inst25|flag_write_i_ram                 ; outputController:inst15|Decoder0 ; yes                    ;
; ALU:inst|aluOut[14]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[15]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[16]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[17]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[18]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[19]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[20]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[21]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[22]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[23]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[24]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[25]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[26]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[27]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[28]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[29]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[30]                                 ; ALU:inst|Mux32                   ; yes                    ;
; ALU:inst|aluOut[31]                                 ; ALU:inst|Mux32                   ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[31]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[30]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[29]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[28]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[27]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[26]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[25]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[24]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[23]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[22]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[21]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[20]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[19]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[18]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[17]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[16]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[15]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[14]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[13]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[12]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[11]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[10]                 ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[9]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[8]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[7]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[6]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[5]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[4]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[3]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[2]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[1]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; tripleMux:inst8|tripleMuxOutput[0]                  ; tripleMux:inst8|Mux32            ; yes                    ;
; Number of user-specified and inferred latches = 97  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1147  ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1026  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                ;
+------------------------------------------+---------------------------+------+
; Register Name                            ; Megafunction              ; Type ;
+------------------------------------------+---------------------------+------+
; harddrive:inst34|hd_local_address[0..13] ; harddrive:inst34|HD_rtl_0 ; RAM  ;
; dataRAM:inst29|dataRAMOutput[0..31]      ; dataRAM:inst29|RAM_rtl_0  ; RAM  ;
+------------------------------------------+---------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |CPU|registerFile:inst2|RF[28][24]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CPU|registerFile:inst2|RF[28][9]                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |CPU|multiplexer:writeDataSelectorMux|muxOutput[25] ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |CPU|multiplexer:writeDataSelectorMux|muxOutput[20] ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |CPU|outputController:inst15|binary[30]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPU|Extender:inst10|Mux1                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |CPU|Extender:inst10|Mux13                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |CPU|tripleMux:inst8|Mux8                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |CPU|tripleMux:inst8|Mux31                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |CPU|tripleMux:inst8|Mux19                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CPU|Extender:inst10|Mux7                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CPU|PC:inst12|programCounter                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |CPU|registerFile:inst2|Mux28                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |CPU|registerFile:inst2|Mux55                       ;
; 33:1               ; 11 bits   ; 242 LEs       ; 242 LEs              ; 0 LEs                  ; No         ; |CPU|multiplexer:immediateSelectorMux|muxOutput[24] ;
; 33:1               ; 21 bits   ; 462 LEs       ; 462 LEs              ; 0 LEs                  ; No         ; |CPU|multiplexer:immediateSelectorMux|muxOutput[5]  ;
; 65:1               ; 18 bits   ; 774 LEs       ; 72 LEs               ; 702 LEs                ; No         ; |CPU|outputController:inst15|Selector16             ;
; 18:1               ; 8 bits    ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |CPU|ALU:inst|Mux18                                 ;
; 18:1               ; 8 bits    ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |CPU|ALU:inst|Mux12                                 ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |CPU|ALU:inst|Mux24                                 ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |CPU|ALU:inst|Mux5                                  ;
; 20:1               ; 2 bits    ; 26 LEs        ; 24 LEs               ; 2 LEs                  ; No         ; |CPU|ALU:inst|Mux29                                 ;
; 20:1               ; 2 bits    ; 26 LEs        ; 24 LEs               ; 2 LEs                  ; No         ; |CPU|ALU:inst|Mux3                                  ;
; 21:1               ; 2 bits    ; 28 LEs        ; 22 LEs               ; 6 LEs                  ; No         ; |CPU|ALU:inst|Mux30                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for harddrive:inst34|altsyncram:HD_rtl_0|altsyncram_9s81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0|altsyncram_g8d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for dataRAM:inst29|altsyncram:RAM_rtl_0|altsyncram_63d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_source_selector:inst19 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; OPCODE_WIDTH   ; 6     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: write_frequency_divider:inst26 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; COUNTER_WIDTH  ; 6     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DeBounce:inst5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 11    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: harddrive:inst34|altsyncram:HD_rtl_0        ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped        ;
; WIDTH_A                            ; 32                                     ; Untyped        ;
; WIDTHAD_A                          ; 14                                     ; Untyped        ;
; NUMWORDS_A                         ; 12001                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/CPU.ram0_harddrive_41193179.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9s81                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                            ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                                            ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_g8d1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataRAM:inst29|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 32                   ; Untyped                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                  ;
; NUMWORDS_A                         ; 271                  ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 32                   ; Untyped                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                  ;
; NUMWORDS_B                         ; 271                  ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_63d1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:inst|lpm_mult:Mult0            ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 3                                                             ;
; Entity Instance                           ; harddrive:inst34|altsyncram:HD_rtl_0                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 12001                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; dataRAM:inst29|altsyncram:RAM_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 271                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 271                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                  ;
+---------------------------------------+-------------------------+
; Name                                  ; Value                   ;
+---------------------------------------+-------------------------+
; Number of entity instances            ; 1                       ;
; Entity Instance                       ; ALU:inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                      ;
;     -- LPM_WIDTHB                     ; 32                      ;
;     -- LPM_WIDTHP                     ; 64                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                      ;
;     -- USE_EAB                        ; OFF                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                      ;
+---------------------------------------+-------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 134                         ;
; cycloneiii_ff         ; 1147                        ;
;     ENA               ; 1018                        ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 6                           ;
;     SCLR SLD          ; 11                          ;
;     SLD               ; 1                           ;
;     plain             ; 103                         ;
; cycloneiii_lcell_comb ; 6446                        ;
;     arith             ; 1295                        ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 1178                        ;
;     normal            ; 5151                        ;
;         0 data inputs ; 61                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 559                         ;
;         4 data inputs ; 4368                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 135.50                      ;
; Average LUT depth     ; 85.67                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Dec 15 23:47:33 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/write_frequency_divider/write_frequency_divider.v
    Info (12023): Found entity 1: write_frequency_divider File: /home/morales/Documentos/Git/processor-galetron/Galetron/write_frequency_divider/write_frequency_divider.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/read_frequency_divider/read_frequency_divider.v
    Info (12023): Found entity 1: read_frequency_divider File: /home/morales/Documentos/Git/processor-galetron/Galetron/read_frequency_divider/read_frequency_divider.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v
    Info (12023): Found entity 1: instruction_source_selector File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v
    Info (12023): Found entity 1: harddrive File: /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v
    Info (12023): Found entity 1: finalOutput File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resetMultiplexer.v
    Info (12023): Found entity 1: resetMultiplexer File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/resetMultiplexer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file frequencyDivider.v
    Info (12023): Found entity 1: frequencyDivider File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/frequencyDivider.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file DeBounce_v.v
    Info (12023): Found entity 1: DeBounce File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v
    Info (12023): Found entity 1: sevenSegmentsDisplay File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/sevenSegmentsDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v
    Info (12023): Found entity 1: BCD File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file outputController.v
    Info (12023): Found entity 1: outputController File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v
    Info (12023): Found entity 1: Output File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/Output.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockMultiplexer.v
    Info (12023): Found entity 1: clockMultiplexer File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v
    Info (12023): Found entity 1: controlUnit File: /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v
    Info (12023): Found entity 1: tripleMux File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v
    Info (12023): Found entity 1: qFlipflop File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/qFlipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v
    Info (12023): Found entity 1: multiplexer File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/multiplexer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v
    Info (12023): Found entity 1: simpleInstructionsRam File: /home/morales/Documentos/Git/processor-galetron/Galetron/simpleInstructionsRAM/simpleInstructionsRam.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v
    Info (12023): Found entity 1: registerFile File: /home/morales/Documentos/Git/processor-galetron/Galetron/registerFile/registerFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v
    Info (12023): Found entity 1: PC File: /home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v
    Info (12023): Found entity 1: Extender File: /home/morales/Documentos/Git/processor-galetron/Galetron/Extender/Extender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v
    Info (12023): Found entity 1: dataRAM File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataRAM/dataRAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v
    Info (12023): Found entity 1: dataOutput File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v
    Info (12023): Found entity 1: ALU File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CPU.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v
    Info (12023): Found entity 1: BIOS File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v
    Info (12023): Found entity 1: instructions_multiplexer File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 1
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "outputController" for hierarchy "outputController:inst15"
Warning (10240): Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable "binary", which holds its previous value in one or more paths through the always construct File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v Line: 12
Warning (10240): Verilog HDL Always Construct warning at outputController.v(12): inferring latch(es) for variable "negLED", which holds its previous value in one or more paths through the always construct File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/outputController.v Line: 12
Info (12128): Elaborating entity "dataOutput" for hierarchy "dataOutput:inst7"
Warning (10036): Verilog HDL or VHDL warning at dataOutput.v(8): object "firstClock" assigned a value but never read File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at dataOutput.v(13): inferring latch(es) for variable "IO_RAMOutput", which holds its previous value in one or more paths through the always construct File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[0]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[1]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[2]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[3]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[4]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[5]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[6]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[7]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[8]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[9]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[10]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[11]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[12]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[13]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[14]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[15]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[16]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[17]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[18]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[19]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[20]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[21]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[22]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[23]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[24]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[25]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[26]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[27]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[28]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[29]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[30]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (10041): Inferred latch for "IO_RAMOutput[31]" at dataOutput.v(13) File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:inst25"
Warning (10235): Verilog HDL Always Construct warning at controlUnit.v(366): variable "immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v Line: 366
Warning (10235): Verilog HDL Always Construct warning at controlUnit.v(387): variable "immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v Line: 387
Warning (10235): Verilog HDL Always Construct warning at controlUnit.v(408): variable "immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v Line: 408
Warning (10235): Verilog HDL Always Construct warning at controlUnit.v(660): variable "immediate" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v Line: 660
Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(18): inferring latch(es) for variable "flag_write_i_ram", which holds its previous value in one or more paths through the always construct File: /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v Line: 18
Warning (10034): Output port "selector_address" at controlUnit.v(16) has no driver File: /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v Line: 16
Info (10041): Inferred latch for "flag_write_i_ram" at controlUnit.v(18) File: /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v Line: 18
Info (12128): Elaborating entity "Extender" for hierarchy "Extender:inst10"
Info (12128): Elaborating entity "instructions_multiplexer" for hierarchy "instructions_multiplexer:inst22"
Info (12128): Elaborating entity "instruction_source_selector" for hierarchy "instruction_source_selector:inst19"
Info (12128): Elaborating entity "clockMultiplexer" for hierarchy "clockMultiplexer:inst13"
Info (12128): Elaborating entity "write_frequency_divider" for hierarchy "write_frequency_divider:inst26"
Info (12128): Elaborating entity "DeBounce" for hierarchy "DeBounce:inst5"
Warning (10230): Verilog HDL assignment warning at DeBounce_v.v(54): truncated value with size 32 to match size of target (11) File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/DeBounce_v.v Line: 54
Info (12128): Elaborating entity "BIOS" for hierarchy "BIOS:inst28"
Warning (10030): Net "bios.data_a" at BIOS.v(4) has no driver or initial value, using a default initial value '0' File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 4
Warning (10030): Net "bios.waddr_a" at BIOS.v(4) has no driver or initial value, using a default initial value '0' File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 4
Warning (10030): Net "bios.we_a" at BIOS.v(4) has no driver or initial value, using a default initial value '0' File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 4
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst12"
Warning (10230): Verilog HDL assignment warning at PC.v(12): truncated value with size 32 to match size of target (10) File: /home/morales/Documentos/Git/processor-galetron/Galetron/PC/PC.v Line: 12
Info (12128): Elaborating entity "qFlipflop" for hierarchy "qFlipflop:inst3"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst"
Warning (10235): Verilog HDL Always Construct warning at ALU.v(20): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at ALU.v(21): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 21
Warning (10270): Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 10
Warning (10240): Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable "aluOut", which holds its previous value in one or more paths through the always construct File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[0]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[1]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[2]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[3]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[4]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[5]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[6]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[7]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[8]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[9]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[10]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[11]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[12]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[13]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[14]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[15]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[16]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[17]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[18]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[19]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[20]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[21]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[22]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[23]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[24]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[25]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[26]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[27]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[28]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[29]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[30]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (10041): Inferred latch for "aluOut[31]" at ALU.v(9) File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:inst2"
Info (12128): Elaborating entity "multiplexer" for hierarchy "multiplexer:writeDataSelectorMux"
Info (12128): Elaborating entity "tripleMux" for hierarchy "tripleMux:inst8"
Warning (10270): Verilog HDL Case Statement warning at tripleMux.v(7): incomplete case statement has no default case item File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at tripleMux.v(7): inferring latch(es) for variable "tripleMuxOutput", which holds its previous value in one or more paths through the always construct File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[0]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[1]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[2]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[3]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[4]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[5]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[6]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[7]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[8]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[9]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[10]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[11]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[12]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[13]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[14]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[15]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[16]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[17]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[18]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[19]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[20]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[21]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[22]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[23]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[24]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[25]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[26]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[27]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[28]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[29]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[30]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (10041): Inferred latch for "tripleMuxOutput[31]" at tripleMux.v(7) File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
Info (12128): Elaborating entity "dataRAM" for hierarchy "dataRAM:inst29"
Info (12128): Elaborating entity "harddrive" for hierarchy "harddrive:inst34"
Info (12128): Elaborating entity "resetMultiplexer" for hierarchy "resetMultiplexer:inst20"
Info (12128): Elaborating entity "simpleInstructionsRam" for hierarchy "simpleInstructionsRam:inst27"
Info (12128): Elaborating entity "finalOutput" for hierarchy "finalOutput:inst18"
Info (12128): Elaborating entity "BCD" for hierarchy "finalOutput:inst18|BCD:converter" File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v Line: 12
Warning (10230): Verilog HDL assignment warning at BCD.v(37): truncated value with size 32 to match size of target (4) File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v Line: 37
Warning (10230): Verilog HDL assignment warning at BCD.v(35): truncated value with size 32 to match size of target (4) File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v Line: 35
Warning (10230): Verilog HDL assignment warning at BCD.v(33): truncated value with size 32 to match size of target (4) File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v Line: 33
Warning (10230): Verilog HDL assignment warning at BCD.v(31): truncated value with size 32 to match size of target (4) File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v Line: 31
Warning (10230): Verilog HDL assignment warning at BCD.v(29): truncated value with size 32 to match size of target (4) File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v Line: 29
Warning (10230): Verilog HDL assignment warning at BCD.v(27): truncated value with size 32 to match size of target (4) File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v Line: 27
Warning (10230): Verilog HDL assignment warning at BCD.v(25): truncated value with size 32 to match size of target (4) File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v Line: 25
Warning (10230): Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4) File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/BCD.v Line: 23
Info (12128): Elaborating entity "sevenSegmentsDisplay" for hierarchy "finalOutput:inst18|sevenSegmentsDisplay:displayA" File: /home/morales/Documentos/Git/processor-galetron/Galetron/Output/finalOutput.v Line: 15
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clockMultiplexer:inst13|clock File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v Line: 5
    Warning (19017): Found clock multiplexer instructions_multiplexer:inst22|instruction[26] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
    Warning (19017): Found clock multiplexer instructions_multiplexer:inst22|instruction[27] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
    Warning (19017): Found clock multiplexer instructions_multiplexer:inst22|instruction[28] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
    Warning (19017): Found clock multiplexer instructions_multiplexer:inst22|instruction[29] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
    Warning (19017): Found clock multiplexer instructions_multiplexer:inst22|instruction[30] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
    Warning (19017): Found clock multiplexer instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (12001) in the Memory Initialization File "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/CPU.ram0_harddrive_41193179.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/CPU.ram0_harddrive_41193179.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276021): Created node "harddrive:inst34|HD" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design. File: /home/morales/Documentos/Git/processor-galetron/Galetron/harddrive/harddrive.v Line: 9
Warning (276027): Inferred dual-clock RAM node "simpleInstructionsRam:inst27|instructionsRAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "dataRAM:inst29|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (37) in the Memory Initialization File "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/CPU.ram0_BIOS_23f85c.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/CPU.ram0_BIOS_23f85c.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clockMultiplexer:inst13|WideOr0~0 File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/clockMultiplexer.v Line: 8
    Warning (19017): Found clock multiplexer BIOS:inst28|bios~0 File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 4
    Warning (19017): Found clock multiplexer BIOS:inst28|bios~1 File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 4
    Warning (19017): Found clock multiplexer BIOS:inst28|bios~2 File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 4
    Warning (19017): Found clock multiplexer BIOS:inst28|bios~3 File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 4
    Warning (19017): Found clock multiplexer BIOS:inst28|bios~4 File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 4
    Warning (19017): Found clock multiplexer BIOS:inst28|bios~5 File: /home/morales/Documentos/Git/processor-galetron/Galetron/BIOS.v Line: 4
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "harddrive:inst34|HD_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 12001
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPU.ram0_harddrive_41193179.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "simpleInstructionsRam:inst27|instructionsRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataRAM:inst29|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 271
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 271
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:inst|Div0" File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 24
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:inst|Mult0" File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:inst|Mod0" File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 25
Info (12130): Elaborated megafunction instantiation "harddrive:inst34|altsyncram:HD_rtl_0"
Info (12133): Instantiated megafunction "harddrive:inst34|altsyncram:HD_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "12001"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPU.ram0_harddrive_41193179.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9s81.tdf
    Info (12023): Found entity 1: altsyncram_9s81 File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/altsyncram_9s81.tdf Line: 34
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/CPU.ram0_harddrive_41193179.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/CPU.ram0_harddrive_41193179.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/CPU.ram0_harddrive_41193179.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/CPU.ram0_harddrive_41193179.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/morales/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/decode_jsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/decode_c8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mux_gob.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0"
Info (12133): Instantiated megafunction "simpleInstructionsRam:inst27|altsyncram:instructionsRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g8d1.tdf
    Info (12023): Found entity 1: altsyncram_g8d1 File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/altsyncram_g8d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "dataRAM:inst29|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "dataRAM:inst29|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "271"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "271"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_63d1.tdf
    Info (12023): Found entity 1: altsyncram_63d1 File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/altsyncram_63d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ALU:inst|lpm_divide:Div0" File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 24
Info (12133): Instantiated megafunction "ALU:inst|lpm_divide:Div0" with the following parameter: File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_hkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ALU:inst|lpm_mult:Mult0" File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 23
Info (12133): Instantiated megafunction "ALU:inst|lpm_mult:Mult0" with the following parameter: File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 23
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "ALU:inst|lpm_divide:Mod0" File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 25
Info (12133): Instantiated megafunction "ALU:inst|lpm_divide:Mod0" with the following parameter: File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/lpm_divide_kcm.tdf Line: 25
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "ALU:inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/morales/Documentos/Git/processor-galetron/Galetron/CPU/db/mult_7dt.tdf Line: 91
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[31] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch ALU:inst|aluOut[1] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[0] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[2] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[3] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[4] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[5] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[29] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[28] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[27] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[26] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[25] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[24] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[23] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[22] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[21] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[20] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[19] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[18] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[17] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[16] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[15] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[14] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[13] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[12] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[11] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[10] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[9] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[8] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[7] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[6] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[5] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[4] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[3] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[2] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[1] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[0] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch dataOutput:inst7|IO_RAMOutput[30] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/dataOutput/dataOutput.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch ALU:inst|aluOut[13] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[6] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[7] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[8] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[9] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[10] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[11] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[12] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch controlUnit:inst25|flag_write_i_ram has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/controlUnit/controlUnit.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[26] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[14] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[15] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[16] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[17] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[18] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[19] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[20] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[21] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[22] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[23] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[24] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[25] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[26] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[27] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[28] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[29] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch ALU:inst|aluOut[30] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch ALU:inst|aluOut[31] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/ALU/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[31] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[30] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[29] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[28] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[27] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[26] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[25] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[24] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[23] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[22] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[21] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[20] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[19] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[18] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[17] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[30] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[16] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[30] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[15] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[14] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instruction_source_selector:inst19|CONTROL_STATE File: /home/morales/Documentos/Git/processor-galetron/Galetron/instruction_source_selector.v Line: 25
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[13] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[12] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[11] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[10] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[9] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[8] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[7] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[6] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[5] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[4] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[3] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[2] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[1] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13012): Latch tripleMux:inst8|tripleMuxOutput[0] has unsafe behavior File: /home/morales/Documentos/Git/processor-galetron/Galetron/galetronCPU/tripleMux.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal instructions_multiplexer:inst22|instruction[31] File: /home/morales/Documentos/Git/processor-galetron/Galetron/instructions_multiplexer.v Line: 4
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "offLEDS[22]" is stuck at GND
    Warning (13410): Pin "offLEDS[21]" is stuck at GND
    Warning (13410): Pin "offLEDS[20]" is stuck at GND
    Warning (13410): Pin "offLEDS[19]" is stuck at GND
    Warning (13410): Pin "offLEDS[18]" is stuck at GND
    Warning (13410): Pin "offLEDS[17]" is stuck at GND
    Warning (13410): Pin "offLEDS[16]" is stuck at GND
    Warning (13410): Pin "offLEDS[15]" is stuck at GND
    Warning (13410): Pin "offLEDS[14]" is stuck at GND
    Warning (13410): Pin "offLEDS[13]" is stuck at GND
    Warning (13410): Pin "offLEDS[12]" is stuck at GND
    Warning (13410): Pin "offLEDS[11]" is stuck at GND
    Warning (13410): Pin "offLEDS[10]" is stuck at GND
    Warning (13410): Pin "offLEDS[9]" is stuck at GND
    Warning (13410): Pin "offLEDS[8]" is stuck at GND
    Warning (13410): Pin "offLEDS[7]" is stuck at GND
    Warning (13410): Pin "offLEDS[6]" is stuck at GND
    Warning (13410): Pin "offLEDS[5]" is stuck at GND
    Warning (13410): Pin "offLEDS[4]" is stuck at GND
    Warning (13410): Pin "offLEDS[3]" is stuck at GND
    Warning (13410): Pin "offLEDS[2]" is stuck at GND
    Warning (13410): Pin "offLEDS[1]" is stuck at GND
    Warning (13410): Pin "offLEDS[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7703 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 114 output pins
    Info (21061): Implemented 7435 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 279 warnings
    Info: Peak virtual memory: 1389 megabytes
    Info: Processing ended: Fri Dec 15 23:48:25 2017
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:13


