

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Tue Apr 23 23:43:46 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.555|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     384|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     188|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      20|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      20|     572|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |myproject_mux_104_18_1_0_U383  |myproject_mux_104_18_1_0  |        0|      0|  0|  47|
    |myproject_mux_104_18_1_0_U384  |myproject_mux_104_18_1_0  |        0|      0|  0|  47|
    |myproject_mux_104_18_1_0_U385  |myproject_mux_104_18_1_0  |        0|      0|  0|  47|
    |myproject_mux_104_18_1_0_U386  |myproject_mux_104_18_1_0  |        0|      0|  0|  47|
    +-------------------------------+--------------------------+---------+-------+---+----+
    |Total                          |                          |        0|      0|  0| 188|
    +-------------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_2_fu_394_p2            |     +    |      0|  0|  26|          19|          19|
    |p_Val2_32_fu_232_p2           |     +    |      0|  0|  26|          19|          19|
    |p_Val2_33_fu_246_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_35_fu_484_p2           |     +    |      0|  0|  26|          19|          19|
    |p_Val2_36_fu_498_p2           |     +    |      0|  0|  25|          18|          18|
    |p_Val2_3_fu_408_p2            |     +    |      0|  0|  25|          18|          18|
    |sum_fu_314_p2                 |     +    |      0|  0|  12|           2|           3|
    |sum_t_i2_fu_350_p2            |     +    |      0|  0|  12|           2|           3|
    |sum_t_i_fu_188_p2             |     +    |      0|  0|  12|           1|           3|
    |underflow_12_fu_428_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_13_fu_517_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_266_p2           |    and   |      0|  0|   2|           1|           1|
    |brmerge_i_fu_531_p2           |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i2_fu_446_p2        |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_i_fu_284_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                     |  select  |      0|  0|  18|           1|          18|
    |p_Val2_22_mux_i_fu_536_p3     |  select  |      0|  0|  18|           1|          17|
    |p_Val2_22_mux_i_i1_fu_452_p3  |  select  |      0|  0|  18|           1|          17|
    |p_Val2_22_mux_i_i_fu_290_p3   |  select  |      0|  0|  18|           1|          17|
    |p_Val2_34_fu_306_p3           |  select  |      0|  0|  18|           1|          18|
    |p_Val2_4_fu_468_p3            |  select  |      0|  0|  18|           1|          18|
    |p_Val2_i_fu_543_p3            |  select  |      0|  0|  19|           1|          19|
    |p_Val2_i_i1_fu_460_p3         |  select  |      0|  0|  19|           1|          19|
    |p_Val2_i_i_fu_298_p3          |  select  |      0|  0|  19|           1|          19|
    |brmerge_i_i_i_fu_522_p2       |    xor   |      0|  0|   2|           1|           1|
    |brmerge_i_i_i_i1_fu_434_p2    |    xor   |      0|  0|   2|           1|           1|
    |brmerge_i_i_i_i_fu_272_p2     |    xor   |      0|  0|   2|           1|           1|
    |p_Result_not_i_fu_526_p2      |    xor   |      0|  0|   2|           1|           2|
    |p_Result_not_i_i1_fu_440_p2   |    xor   |      0|  0|   2|           1|           2|
    |p_Result_not_i_i_fu_278_p2    |    xor   |      0|  0|   2|           1|           2|
    |tmp_61_i_fu_512_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_61_i_i9_fu_422_p2         |    xor   |      0|  0|   2|           1|           2|
    |tmp_61_i_i_fu_260_p2          |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 384|         140|         303|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |isneg_3_reg_558       |   1|   0|    1|          0|
    |newsignbit_4_reg_571  |   1|   0|    1|          0|
    |p_Val2_36_reg_565     |  18|   0|   18|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  20|   0|   20|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_return   | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|x_0_V       |  in |   17|   ap_none  |                                  x_0_V                                  |    pointer   |
|x_1_V       |  in |   17|   ap_none  |                                  x_1_V                                  |    pointer   |
|x_2_V       |  in |   17|   ap_none  |                                  x_2_V                                  |    pointer   |
|x_3_V       |  in |   17|   ap_none  |                                  x_3_V                                  |    pointer   |
|x_4_V       |  in |   17|   ap_none  |                                  x_4_V                                  |    pointer   |
|x_5_V       |  in |   17|   ap_none  |                                  x_5_V                                  |    pointer   |
|x_6_V       |  in |   17|   ap_none  |                                  x_6_V                                  |    pointer   |
|x_7_V       |  in |   17|   ap_none  |                                  x_7_V                                  |    pointer   |
|x_8_V       |  in |   17|   ap_none  |                                  x_8_V                                  |    pointer   |
|x_9_V       |  in |   17|   ap_none  |                                  x_9_V                                  |    pointer   |
|x_V_offset  |  in |    5|   ap_none  |                                x_V_offset                               |    scalar    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

