

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Nov 15 11:41:50 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.135|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                                |                                                                      |  Latency  |  Interval | Pipeline |
        |                                    Instance                                    |                                Module                                | min | max | min | max |   Type   |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_fu_55          |dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0          |    2|    2|    1|    1| function |
        |grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67  |dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0  |    1|    1|    1|    1| function |
        |call_ret1_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s_fu_73     |relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s           |    0|    0|    1|    1| function |
        |grp_dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0_fu_85     |dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0     |    1|    1|    1|    1| function |
        |call_ret3_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s_fu_93     |relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s           |    0|    0|    1|    1| function |
        |grp_sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_fu_101    |sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s     |    2|    2|    1|    1| function |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_2_V_read = call i64 @_ssdm_op_Read.ap_vld.i64P(i64* %input_2_V)"   --->   Operation 13 'read' 'input_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (3.74ns)   --->   "%call_ret = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)"   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 15 [1/2] (2.06ns)   --->   "%call_ret = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)"   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 0"   --->   Operation 16 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 1"   --->   Operation 17 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_out_2_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 2"   --->   Operation 18 'extractvalue' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_3_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 3"   --->   Operation 19 'extractvalue' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_4_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 4"   --->   Operation 20 'extractvalue' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_5_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 5"   --->   Operation 21 'extractvalue' 'layer2_out_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_6_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 6"   --->   Operation 22 'extractvalue' 'layer2_out_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_out_7_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 7"   --->   Operation 23 'extractvalue' 'layer2_out_7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.72ns)   --->   "%call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18 } @"relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>"(i18 %layer2_out_0_V, i18 %layer2_out_1_V, i18 %layer2_out_2_V, i18 %layer2_out_3_V, i18 %layer2_out_4_V, i18 %layer2_out_5_V, i18 %layer2_out_6_V, i18 %layer2_out_7_V)" [firmware/myproject.cpp:43]   --->   Operation 24 'call' 'call_ret1' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%layer3_out_0_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 0" [firmware/myproject.cpp:43]   --->   Operation 25 'extractvalue' 'layer3_out_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer3_out_1_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 1" [firmware/myproject.cpp:43]   --->   Operation 26 'extractvalue' 'layer3_out_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%layer3_out_2_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 2" [firmware/myproject.cpp:43]   --->   Operation 27 'extractvalue' 'layer3_out_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer3_out_3_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 3" [firmware/myproject.cpp:43]   --->   Operation 28 'extractvalue' 'layer3_out_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%layer3_out_4_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 4" [firmware/myproject.cpp:43]   --->   Operation 29 'extractvalue' 'layer3_out_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%layer3_out_5_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 5" [firmware/myproject.cpp:43]   --->   Operation 30 'extractvalue' 'layer3_out_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%layer3_out_6_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 6" [firmware/myproject.cpp:43]   --->   Operation 31 'extractvalue' 'layer3_out_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%layer3_out_7_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 7" [firmware/myproject.cpp:43]   --->   Operation 32 'extractvalue' 'layer3_out_7_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 33 [4/4] (3.74ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V, i18 %layer3_out_5_V, i18 %layer3_out_6_V, i18 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 33 'call' 'call_ret2' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 34 [3/4] (4.13ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V, i18 %layer3_out_5_V, i18 %layer3_out_6_V, i18 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 34 'call' 'call_ret2' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 35 [2/4] (4.13ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V, i18 %layer3_out_5_V, i18 %layer3_out_6_V, i18 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 35 'call' 'call_ret2' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 36 [1/4] (3.40ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V, i18 %layer3_out_5_V, i18 %layer3_out_6_V, i18 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 36 'call' 'call_ret2' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%layer4_out_0_V = extractvalue { i18, i18, i18, i18 } %call_ret2, 0" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 37 'extractvalue' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%layer4_out_1_V = extractvalue { i18, i18, i18, i18 } %call_ret2, 1" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 38 'extractvalue' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%layer4_out_2_V = extractvalue { i18, i18, i18, i18 } %call_ret2, 2" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 39 'extractvalue' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%layer4_out_3_V = extractvalue { i18, i18, i18, i18 } %call_ret2, 3" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 40 'extractvalue' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.72>
ST_7 : Operation 41 [1/1] (1.72ns)   --->   "%call_ret3 = call fastcc { i18, i18, i18, i18 } @"relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>"(i18 %layer4_out_0_V, i18 %layer4_out_1_V, i18 %layer4_out_2_V, i18 %layer4_out_3_V)" [firmware/myproject.cpp:51]   --->   Operation 41 'call' 'call_ret3' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%layer5_out_0_V = extractvalue { i18, i18, i18, i18 } %call_ret3, 0" [firmware/myproject.cpp:51]   --->   Operation 42 'extractvalue' 'layer5_out_0_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%layer5_out_1_V = extractvalue { i18, i18, i18, i18 } %call_ret3, 1" [firmware/myproject.cpp:51]   --->   Operation 43 'extractvalue' 'layer5_out_1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%layer5_out_2_V = extractvalue { i18, i18, i18, i18 } %call_ret3, 2" [firmware/myproject.cpp:51]   --->   Operation 44 'extractvalue' 'layer5_out_2_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%layer5_out_3_V = extractvalue { i18, i18, i18, i18 } %call_ret3, 3" [firmware/myproject.cpp:51]   --->   Operation 45 'extractvalue' 'layer5_out_3_V' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 46 [2/2] (3.74ns)   --->   "%layer6_out_0_V = call fastcc i18 @"dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0"(i18 %layer5_out_0_V, i18 %layer5_out_1_V, i18 %layer5_out_2_V, i18 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 46 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 47 [1/2] (4.13ns)   --->   "%layer6_out_0_V = call fastcc i18 @"dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0"(i18 %layer5_out_0_V, i18 %layer5_out_1_V, i18 %layer5_out_2_V, i18 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 47 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.76>
ST_10 : Operation 48 [3/3] (3.76ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>"(i18 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 48 'call' 'call_ret4' <Predicate = true> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.76>
ST_11 : Operation 49 [2/3] (3.76ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>"(i18 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 49 'call' 'call_ret4' <Predicate = true> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.26>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %layer7_out_0_V), !map !134"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_2_V), !map !140"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_2_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %layer7_out_0_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:14]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:15]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/3] (2.26ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>"(i18 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 56 'call' 'call_ret4' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%p_trunc_ext = zext i14 %call_ret4 to i18" [firmware/myproject.cpp:57]   --->   Operation 57 'zext' 'p_trunc_ext' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i18P(i18* %layer7_out_0_V, i18 %p_trunc_ext)" [firmware/myproject.cpp:57]   --->   Operation 58 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:59]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer7_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_2_V_read (read         ) [ 0000000000000]
call_ret       (call         ) [ 0000000000000]
layer2_out_0_V (extractvalue ) [ 0000000000000]
layer2_out_1_V (extractvalue ) [ 0000000000000]
layer2_out_2_V (extractvalue ) [ 0000000000000]
layer2_out_3_V (extractvalue ) [ 0000000000000]
layer2_out_4_V (extractvalue ) [ 0000000000000]
layer2_out_5_V (extractvalue ) [ 0000000000000]
layer2_out_6_V (extractvalue ) [ 0000000000000]
layer2_out_7_V (extractvalue ) [ 0000000000000]
call_ret1      (call         ) [ 0000000000000]
layer3_out_0_V (extractvalue ) [ 0101111000000]
layer3_out_1_V (extractvalue ) [ 0101111000000]
layer3_out_2_V (extractvalue ) [ 0101111000000]
layer3_out_3_V (extractvalue ) [ 0101111000000]
layer3_out_4_V (extractvalue ) [ 0101111000000]
layer3_out_5_V (extractvalue ) [ 0101111000000]
layer3_out_6_V (extractvalue ) [ 0101111000000]
layer3_out_7_V (extractvalue ) [ 0101111000000]
call_ret2      (call         ) [ 0000000000000]
layer4_out_0_V (extractvalue ) [ 0100000100000]
layer4_out_1_V (extractvalue ) [ 0100000100000]
layer4_out_2_V (extractvalue ) [ 0100000100000]
layer4_out_3_V (extractvalue ) [ 0100000100000]
call_ret3      (call         ) [ 0000000000000]
layer5_out_0_V (extractvalue ) [ 0100000010000]
layer5_out_1_V (extractvalue ) [ 0100000010000]
layer5_out_2_V (extractvalue ) [ 0100000010000]
layer5_out_3_V (extractvalue ) [ 0100000010000]
layer6_out_0_V (call         ) [ 0100000000100]
StgValue_50    (specbitsmap  ) [ 0000000000000]
StgValue_51    (specbitsmap  ) [ 0000000000000]
StgValue_52    (spectopmodule) [ 0000000000000]
StgValue_53    (specinterface) [ 0000000000000]
StgValue_54    (specinterface) [ 0000000000000]
StgValue_55    (specpipeline ) [ 0000000000000]
call_ret4      (call         ) [ 0000000000000]
p_trunc_ext    (zext         ) [ 0000000000000]
StgValue_58    (write        ) [ 0000000000000]
StgValue_59    (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_2_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer7_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i64P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i18P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="input_2_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_2_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="StgValue_58_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="18" slack="0"/>
<pin id="51" dir="0" index="2" bw="14" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/12 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="72" slack="0"/>
<pin id="57" dir="0" index="1" bw="18" slack="1"/>
<pin id="58" dir="0" index="2" bw="18" slack="1"/>
<pin id="59" dir="0" index="3" bw="18" slack="1"/>
<pin id="60" dir="0" index="4" bw="18" slack="1"/>
<pin id="61" dir="0" index="5" bw="18" slack="1"/>
<pin id="62" dir="0" index="6" bw="18" slack="1"/>
<pin id="63" dir="0" index="7" bw="18" slack="1"/>
<pin id="64" dir="0" index="8" bw="18" slack="1"/>
<pin id="65" dir="1" index="9" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="144" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="call_ret1_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="144" slack="0"/>
<pin id="75" dir="0" index="1" bw="18" slack="0"/>
<pin id="76" dir="0" index="2" bw="18" slack="0"/>
<pin id="77" dir="0" index="3" bw="18" slack="0"/>
<pin id="78" dir="0" index="4" bw="18" slack="0"/>
<pin id="79" dir="0" index="5" bw="18" slack="0"/>
<pin id="80" dir="0" index="6" bw="18" slack="0"/>
<pin id="81" dir="0" index="7" bw="18" slack="0"/>
<pin id="82" dir="0" index="8" bw="18" slack="0"/>
<pin id="83" dir="1" index="9" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="18" slack="0"/>
<pin id="87" dir="0" index="1" bw="18" slack="1"/>
<pin id="88" dir="0" index="2" bw="18" slack="1"/>
<pin id="89" dir="0" index="3" bw="18" slack="1"/>
<pin id="90" dir="0" index="4" bw="18" slack="1"/>
<pin id="91" dir="1" index="5" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="layer6_out_0_V/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="call_ret3_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="72" slack="0"/>
<pin id="95" dir="0" index="1" bw="18" slack="1"/>
<pin id="96" dir="0" index="2" bw="18" slack="1"/>
<pin id="97" dir="0" index="3" bw="18" slack="1"/>
<pin id="98" dir="0" index="4" bw="18" slack="1"/>
<pin id="99" dir="1" index="5" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="18" slack="1"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layer2_out_0_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="144" slack="0"/>
<pin id="110" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_0_V/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="layer2_out_1_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="144" slack="0"/>
<pin id="115" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_1_V/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="layer2_out_2_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="144" slack="0"/>
<pin id="120" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_2_V/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="layer2_out_3_V_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="144" slack="0"/>
<pin id="125" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_3_V/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="layer2_out_4_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="144" slack="0"/>
<pin id="130" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_4_V/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="layer2_out_5_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="144" slack="0"/>
<pin id="135" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_5_V/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="layer2_out_6_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="144" slack="0"/>
<pin id="140" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_6_V/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="layer2_out_7_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="144" slack="0"/>
<pin id="145" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_7_V/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="layer3_out_0_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="144" slack="0"/>
<pin id="150" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_0_V/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="layer3_out_1_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="144" slack="0"/>
<pin id="154" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_1_V/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="layer3_out_2_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="144" slack="0"/>
<pin id="158" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_2_V/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="layer3_out_3_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="144" slack="0"/>
<pin id="162" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_3_V/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="layer3_out_4_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="144" slack="0"/>
<pin id="166" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_4_V/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="layer3_out_5_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="144" slack="0"/>
<pin id="170" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_5_V/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="layer3_out_6_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="144" slack="0"/>
<pin id="174" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_6_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="layer3_out_7_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="144" slack="0"/>
<pin id="178" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_7_V/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="layer4_out_0_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="72" slack="0"/>
<pin id="182" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_0_V/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="layer4_out_1_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="72" slack="0"/>
<pin id="186" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_1_V/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="layer4_out_2_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="72" slack="0"/>
<pin id="190" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_2_V/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="layer4_out_3_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="72" slack="0"/>
<pin id="194" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_3_V/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer5_out_0_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="72" slack="0"/>
<pin id="198" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_0_V/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer5_out_1_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="72" slack="0"/>
<pin id="202" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_1_V/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="layer5_out_2_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="72" slack="0"/>
<pin id="206" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_2_V/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="layer5_out_3_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="72" slack="0"/>
<pin id="210" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer5_out_3_V/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_trunc_ext_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="0"/>
<pin id="214" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_trunc_ext/12 "/>
</bind>
</comp>

<comp id="217" class="1005" name="layer3_out_0_V_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="18" slack="1"/>
<pin id="219" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_0_V "/>
</bind>
</comp>

<comp id="222" class="1005" name="layer3_out_1_V_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="18" slack="1"/>
<pin id="224" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_1_V "/>
</bind>
</comp>

<comp id="227" class="1005" name="layer3_out_2_V_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="18" slack="1"/>
<pin id="229" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_2_V "/>
</bind>
</comp>

<comp id="232" class="1005" name="layer3_out_3_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="1"/>
<pin id="234" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_3_V "/>
</bind>
</comp>

<comp id="237" class="1005" name="layer3_out_4_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="18" slack="1"/>
<pin id="239" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_4_V "/>
</bind>
</comp>

<comp id="242" class="1005" name="layer3_out_5_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="18" slack="1"/>
<pin id="244" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_5_V "/>
</bind>
</comp>

<comp id="247" class="1005" name="layer3_out_6_V_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="18" slack="1"/>
<pin id="249" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_6_V "/>
</bind>
</comp>

<comp id="252" class="1005" name="layer3_out_7_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="1"/>
<pin id="254" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_7_V "/>
</bind>
</comp>

<comp id="257" class="1005" name="layer4_out_0_V_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="18" slack="1"/>
<pin id="259" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_0_V "/>
</bind>
</comp>

<comp id="262" class="1005" name="layer4_out_1_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="18" slack="1"/>
<pin id="264" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_1_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="layer4_out_2_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="18" slack="1"/>
<pin id="269" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_2_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="layer4_out_3_V_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="18" slack="1"/>
<pin id="274" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_3_V "/>
</bind>
</comp>

<comp id="277" class="1005" name="layer5_out_0_V_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="18" slack="1"/>
<pin id="279" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_0_V "/>
</bind>
</comp>

<comp id="282" class="1005" name="layer5_out_1_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="18" slack="1"/>
<pin id="284" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_1_V "/>
</bind>
</comp>

<comp id="287" class="1005" name="layer5_out_2_V_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="18" slack="1"/>
<pin id="289" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_2_V "/>
</bind>
</comp>

<comp id="292" class="1005" name="layer5_out_3_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="18" slack="1"/>
<pin id="294" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_3_V "/>
</bind>
</comp>

<comp id="297" class="1005" name="layer6_out_0_V_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="18" slack="1"/>
<pin id="299" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer6_out_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="40" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="42" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="67" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="116"><net_src comp="67" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="121"><net_src comp="67" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="73" pin=3"/></net>

<net id="126"><net_src comp="67" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="131"><net_src comp="67" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="73" pin=5"/></net>

<net id="136"><net_src comp="67" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="73" pin=6"/></net>

<net id="141"><net_src comp="67" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="73" pin=7"/></net>

<net id="146"><net_src comp="67" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="73" pin=8"/></net>

<net id="151"><net_src comp="73" pin="9"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="73" pin="9"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="73" pin="9"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="73" pin="9"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="73" pin="9"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="73" pin="9"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="73" pin="9"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="73" pin="9"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="55" pin="9"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="55" pin="9"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="55" pin="9"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="55" pin="9"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="93" pin="5"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="93" pin="5"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="93" pin="5"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="93" pin="5"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="101" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="220"><net_src comp="148" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="225"><net_src comp="152" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="230"><net_src comp="156" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="55" pin=3"/></net>

<net id="235"><net_src comp="160" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="55" pin=4"/></net>

<net id="240"><net_src comp="164" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="55" pin=5"/></net>

<net id="245"><net_src comp="168" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="55" pin=6"/></net>

<net id="250"><net_src comp="172" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="55" pin=7"/></net>

<net id="255"><net_src comp="176" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="55" pin=8"/></net>

<net id="260"><net_src comp="180" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="265"><net_src comp="184" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="270"><net_src comp="188" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="93" pin=3"/></net>

<net id="275"><net_src comp="192" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="280"><net_src comp="196" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="285"><net_src comp="200" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="290"><net_src comp="204" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="85" pin=3"/></net>

<net id="295"><net_src comp="208" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="85" pin=4"/></net>

<net id="300"><net_src comp="85" pin="5"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer7_out_0_V | {12 }
 - Input state : 
	Port: myproject : input_2_V | {1 }
	Port: myproject : sigmoid_table1 | {11 12 }
  - Chain level:
	State 1
	State 2
		layer2_out_0_V : 1
		layer2_out_1_V : 1
		layer2_out_2_V : 1
		layer2_out_3_V : 1
		layer2_out_4_V : 1
		layer2_out_5_V : 1
		layer2_out_6_V : 1
		layer2_out_7_V : 1
		call_ret1 : 2
		layer3_out_0_V : 3
		layer3_out_1_V : 3
		layer3_out_2_V : 3
		layer3_out_3_V : 3
		layer3_out_4_V : 3
		layer3_out_5_V : 3
		layer3_out_6_V : 3
		layer3_out_7_V : 3
	State 3
	State 4
	State 5
	State 6
		layer4_out_0_V : 1
		layer4_out_1_V : 1
		layer4_out_2_V : 1
		layer4_out_3_V : 1
	State 7
		layer5_out_0_V : 1
		layer5_out_1_V : 1
		layer5_out_2_V : 1
		layer5_out_3_V : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		p_trunc_ext : 1
		StgValue_58 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |     grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0_fu_55     |    31   |    0    |   687   |   853   |
|          | grp_dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67 |    16   |    0    |   288   |   384   |
|   call   |   call_ret1_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config3_s_fu_73  |    0    |    0    |    0    |   280   |
|          |   grp_dense_latency_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_config6_0_0_fu_85  |    4    |    0    |    72   |    96   |
|          |   call_ret3_relu_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_relu_config5_s_fu_93  |    0    |    0    |    0    |   140   |
|          |  grp_sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_fu_101  |    0    |   0.85  |    20   |   117   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            input_2_V_read_read_fu_42                           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                             StgValue_58_write_fu_48                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              layer2_out_0_V_fu_108                             |    0    |    0    |    0    |    0    |
|          |                              layer2_out_1_V_fu_113                             |    0    |    0    |    0    |    0    |
|          |                              layer2_out_2_V_fu_118                             |    0    |    0    |    0    |    0    |
|          |                              layer2_out_3_V_fu_123                             |    0    |    0    |    0    |    0    |
|          |                              layer2_out_4_V_fu_128                             |    0    |    0    |    0    |    0    |
|          |                              layer2_out_5_V_fu_133                             |    0    |    0    |    0    |    0    |
|          |                              layer2_out_6_V_fu_138                             |    0    |    0    |    0    |    0    |
|          |                              layer2_out_7_V_fu_143                             |    0    |    0    |    0    |    0    |
|          |                              layer3_out_0_V_fu_148                             |    0    |    0    |    0    |    0    |
|          |                              layer3_out_1_V_fu_152                             |    0    |    0    |    0    |    0    |
|          |                              layer3_out_2_V_fu_156                             |    0    |    0    |    0    |    0    |
|extractvalue|                              layer3_out_3_V_fu_160                             |    0    |    0    |    0    |    0    |
|          |                              layer3_out_4_V_fu_164                             |    0    |    0    |    0    |    0    |
|          |                              layer3_out_5_V_fu_168                             |    0    |    0    |    0    |    0    |
|          |                              layer3_out_6_V_fu_172                             |    0    |    0    |    0    |    0    |
|          |                              layer3_out_7_V_fu_176                             |    0    |    0    |    0    |    0    |
|          |                              layer4_out_0_V_fu_180                             |    0    |    0    |    0    |    0    |
|          |                              layer4_out_1_V_fu_184                             |    0    |    0    |    0    |    0    |
|          |                              layer4_out_2_V_fu_188                             |    0    |    0    |    0    |    0    |
|          |                              layer4_out_3_V_fu_192                             |    0    |    0    |    0    |    0    |
|          |                              layer5_out_0_V_fu_196                             |    0    |    0    |    0    |    0    |
|          |                              layer5_out_1_V_fu_200                             |    0    |    0    |    0    |    0    |
|          |                              layer5_out_2_V_fu_204                             |    0    |    0    |    0    |    0    |
|          |                              layer5_out_3_V_fu_208                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                               p_trunc_ext_fu_212                               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                |    51   |   0.85  |   1067  |   1870  |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|sigmoid_table1|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    1   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|layer3_out_0_V_reg_217|   18   |
|layer3_out_1_V_reg_222|   18   |
|layer3_out_2_V_reg_227|   18   |
|layer3_out_3_V_reg_232|   18   |
|layer3_out_4_V_reg_237|   18   |
|layer3_out_5_V_reg_242|   18   |
|layer3_out_6_V_reg_247|   18   |
|layer3_out_7_V_reg_252|   18   |
|layer4_out_0_V_reg_257|   18   |
|layer4_out_1_V_reg_262|   18   |
|layer4_out_2_V_reg_267|   18   |
|layer4_out_3_V_reg_272|   18   |
|layer5_out_0_V_reg_277|   18   |
|layer5_out_1_V_reg_282|   18   |
|layer5_out_2_V_reg_287|   18   |
|layer5_out_3_V_reg_292|   18   |
|layer6_out_0_V_reg_297|   18   |
+----------------------+--------+
|         Total        |   306  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   51   |    0   |  1067  |  1870  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   306  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   51   |    0   |  1373  |  1870  |
+-----------+--------+--------+--------+--------+--------+
