{"vcs1":{"timestamp_begin":1684316689.860768618, "rt":1.31, "ut":0.40, "st":0.20}}
{"vcselab":{"timestamp_begin":1684316691.255291237, "rt":1.23, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684316692.557540404, "rt":0.48, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684316689.218592876}
{"VCS_COMP_START_TIME": 1684316689.218592876}
{"VCS_COMP_END_TIME": 1684316694.590054056}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330636}}
{"stitch_vcselab": {"peak_mem": 211964}}
