
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f34 <.init>:
   10f34:	push	{r3, lr}
   10f38:	bl	1204c <ftello64@plt+0xdec>
   10f3c:	pop	{r3, pc}

Disassembly of section .plt:

00010f40 <fdopen@plt-0x14>:
   10f40:	push	{lr}		; (str lr, [sp, #-4]!)
   10f44:	ldr	lr, [pc, #4]	; 10f50 <fdopen@plt-0x4>
   10f48:	add	lr, pc, lr
   10f4c:	ldr	pc, [lr, #8]!
   10f50:	strheq	ip, [r1], -r0

00010f54 <fdopen@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #28, 20	; 0x1c000
   10f5c:	ldr	pc, [ip, #176]!	; 0xb0

00010f60 <calloc@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #28, 20	; 0x1c000
   10f68:	ldr	pc, [ip, #168]!	; 0xa8

00010f6c <fputs_unlocked@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #28, 20	; 0x1c000
   10f74:	ldr	pc, [ip, #160]!	; 0xa0

00010f78 <raise@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #28, 20	; 0x1c000
   10f80:	ldr	pc, [ip, #152]!	; 0x98

00010f84 <strcmp@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #28, 20	; 0x1c000
   10f8c:	ldr	pc, [ip, #144]!	; 0x90

00010f90 <posix_fadvise64@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #28, 20	; 0x1c000
   10f98:	ldr	pc, [ip, #136]!	; 0x88

00010f9c <fflush@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #28, 20	; 0x1c000
   10fa4:	ldr	pc, [ip, #128]!	; 0x80

00010fa8 <free@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #28, 20	; 0x1c000
   10fb0:	ldr	pc, [ip, #120]!	; 0x78

00010fb4 <ferror@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #28, 20	; 0x1c000
   10fbc:	ldr	pc, [ip, #112]!	; 0x70

00010fc0 <_exit@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #28, 20	; 0x1c000
   10fc8:	ldr	pc, [ip, #104]!	; 0x68

00010fcc <memcpy@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #28, 20	; 0x1c000
   10fd4:	ldr	pc, [ip, #96]!	; 0x60

00010fd8 <__strtoull_internal@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #28, 20	; 0x1c000
   10fe0:	ldr	pc, [ip, #88]!	; 0x58

00010fe4 <mbsinit@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #28, 20	; 0x1c000
   10fec:	ldr	pc, [ip, #80]!	; 0x50

00010ff0 <fwrite_unlocked@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #28, 20	; 0x1c000
   10ff8:	ldr	pc, [ip, #72]!	; 0x48

00010ffc <memcmp@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #28, 20	; 0x1c000
   11004:	ldr	pc, [ip, #64]!	; 0x40

00011008 <stpcpy@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #28, 20	; 0x1c000
   11010:	ldr	pc, [ip, #56]!	; 0x38

00011014 <fputc_unlocked@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #28, 20	; 0x1c000
   1101c:	ldr	pc, [ip, #48]!	; 0x30

00011020 <dcgettext@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #28, 20	; 0x1c000
   11028:	ldr	pc, [ip, #40]!	; 0x28

0001102c <dup2@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #28, 20	; 0x1c000
   11034:	ldr	pc, [ip, #32]!

00011038 <realloc@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #28, 20	; 0x1c000
   11040:	ldr	pc, [ip, #24]!

00011044 <textdomain@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #28, 20	; 0x1c000
   1104c:	ldr	pc, [ip, #16]!

00011050 <rawmemchr@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #28, 20	; 0x1c000
   11058:	ldr	pc, [ip, #8]!

0001105c <iswprint@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #28, 20	; 0x1c000
   11064:	ldr	pc, [ip, #0]!

00011068 <__fxstat64@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #110592	; 0x1b000
   11070:	ldr	pc, [ip, #4088]!	; 0xff8

00011074 <fwrite@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #110592	; 0x1b000
   1107c:	ldr	pc, [ip, #4080]!	; 0xff0

00011080 <lseek64@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #110592	; 0x1b000
   11088:	ldr	pc, [ip, #4072]!	; 0xfe8

0001108c <__ctype_get_mb_cur_max@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #110592	; 0x1b000
   11094:	ldr	pc, [ip, #4064]!	; 0xfe0

00011098 <fread@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #110592	; 0x1b000
   110a0:	ldr	pc, [ip, #4056]!	; 0xfd8

000110a4 <__fpending@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #110592	; 0x1b000
   110ac:	ldr	pc, [ip, #4048]!	; 0xfd0

000110b0 <mbrtowc@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #110592	; 0x1b000
   110b8:	ldr	pc, [ip, #4040]!	; 0xfc8

000110bc <error@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #110592	; 0x1b000
   110c4:	ldr	pc, [ip, #4032]!	; 0xfc0

000110c8 <open64@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #110592	; 0x1b000
   110d0:	ldr	pc, [ip, #4024]!	; 0xfb8

000110d4 <malloc@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #110592	; 0x1b000
   110dc:	ldr	pc, [ip, #4016]!	; 0xfb0

000110e0 <__libc_start_main@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #110592	; 0x1b000
   110e8:	ldr	pc, [ip, #4008]!	; 0xfa8

000110ec <__freading@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #110592	; 0x1b000
   110f4:	ldr	pc, [ip, #4000]!	; 0xfa0

000110f8 <__gmon_start__@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #110592	; 0x1b000
   11100:	ldr	pc, [ip, #3992]!	; 0xf98

00011104 <freopen64@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #110592	; 0x1b000
   1110c:	ldr	pc, [ip, #3984]!	; 0xf90

00011110 <getopt_long@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #110592	; 0x1b000
   11118:	ldr	pc, [ip, #3976]!	; 0xf88

0001111c <__ctype_b_loc@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #110592	; 0x1b000
   11124:	ldr	pc, [ip, #3968]!	; 0xf80

00011128 <exit@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #110592	; 0x1b000
   11130:	ldr	pc, [ip, #3960]!	; 0xf78

00011134 <strlen@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #110592	; 0x1b000
   1113c:	ldr	pc, [ip, #3952]!	; 0xf70

00011140 <strchr@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #110592	; 0x1b000
   11148:	ldr	pc, [ip, #3944]!	; 0xf68

0001114c <__errno_location@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #110592	; 0x1b000
   11154:	ldr	pc, [ip, #3936]!	; 0xf60

00011158 <__cxa_atexit@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #110592	; 0x1b000
   11160:	ldr	pc, [ip, #3928]!	; 0xf58

00011164 <setvbuf@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #110592	; 0x1b000
   1116c:	ldr	pc, [ip, #3920]!	; 0xf50

00011170 <memset@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #110592	; 0x1b000
   11178:	ldr	pc, [ip, #3912]!	; 0xf48

0001117c <__printf_chk@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #110592	; 0x1b000
   11184:	ldr	pc, [ip, #3904]!	; 0xf40

00011188 <fileno@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #110592	; 0x1b000
   11190:	ldr	pc, [ip, #3896]!	; 0xf38

00011194 <__fprintf_chk@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #110592	; 0x1b000
   1119c:	ldr	pc, [ip, #3888]!	; 0xf30

000111a0 <fclose@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #110592	; 0x1b000
   111a8:	ldr	pc, [ip, #3880]!	; 0xf28

000111ac <fseeko64@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #110592	; 0x1b000
   111b4:	ldr	pc, [ip, #3872]!	; 0xf20

000111b8 <fcntl64@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #110592	; 0x1b000
   111c0:	ldr	pc, [ip, #3864]!	; 0xf18

000111c4 <__uflow@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #110592	; 0x1b000
   111cc:	ldr	pc, [ip, #3856]!	; 0xf10

000111d0 <setlocale@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #110592	; 0x1b000
   111d8:	ldr	pc, [ip, #3848]!	; 0xf08

000111dc <__explicit_bzero_chk@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #110592	; 0x1b000
   111e4:	ldr	pc, [ip, #3840]!	; 0xf00

000111e8 <strrchr@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #110592	; 0x1b000
   111f0:	ldr	pc, [ip, #3832]!	; 0xef8

000111f4 <nl_langinfo@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #110592	; 0x1b000
   111fc:	ldr	pc, [ip, #3824]!	; 0xef0

00011200 <fopen64@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #110592	; 0x1b000
   11208:	ldr	pc, [ip, #3816]!	; 0xee8

0001120c <bindtextdomain@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #110592	; 0x1b000
   11214:	ldr	pc, [ip, #3808]!	; 0xee0

00011218 <fread_unlocked@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #110592	; 0x1b000
   11220:	ldr	pc, [ip, #3800]!	; 0xed8

00011224 <getrandom@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #110592	; 0x1b000
   1122c:	ldr	pc, [ip, #3792]!	; 0xed0

00011230 <strncmp@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #110592	; 0x1b000
   11238:	ldr	pc, [ip, #3784]!	; 0xec8

0001123c <abort@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #110592	; 0x1b000
   11244:	ldr	pc, [ip, #3776]!	; 0xec0

00011248 <close@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #110592	; 0x1b000
   11250:	ldr	pc, [ip, #3768]!	; 0xeb8

00011254 <__assert_fail@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #110592	; 0x1b000
   1125c:	ldr	pc, [ip, #3760]!	; 0xeb0

00011260 <ftello64@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #110592	; 0x1b000
   11268:	ldr	pc, [ip, #3752]!	; 0xea8

Disassembly of section .text:

00011270 <.text>:
   11270:	mvn	r3, #0
   11274:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11278:	mov	r5, r1
   1127c:	strd	r6, [sp, #8]
   11280:	mov	r4, r3
   11284:	strd	r8, [sp, #16]
   11288:	mov	r9, r0
   1128c:	movw	r8, #53640	; 0xd188
   11290:	movt	r8, #2
   11294:	strd	sl, [sp, #24]
   11298:	mov	fp, #0
   1129c:	str	lr, [sp, #32]
   112a0:	sub	sp, sp, #188	; 0xbc
   112a4:	mov	r6, fp
   112a8:	ldr	r0, [r1]
   112ac:	str	fp, [sp, #44]	; 0x2c
   112b0:	str	fp, [sp, #48]	; 0x30
   112b4:	str	r3, [sp, #56]	; 0x38
   112b8:	bl	12c60 <ftello64@plt+0x1a00>
   112bc:	movw	r1, #50352	; 0xc4b0
   112c0:	movt	r1, #1
   112c4:	ldr	sl, [pc, #3392]	; 1200c <ftello64@plt+0xdac>
   112c8:	mov	r0, #6
   112cc:	bl	111d0 <setlocale@plt>
   112d0:	movw	r1, #48488	; 0xbd68
   112d4:	movt	r1, #1
   112d8:	movw	r0, #48308	; 0xbcb4
   112dc:	movt	r0, #1
   112e0:	bl	1120c <bindtextdomain@plt>
   112e4:	movw	r0, #48308	; 0xbcb4
   112e8:	movt	r0, #1
   112ec:	bl	11044 <textdomain@plt>
   112f0:	movw	r0, #9396	; 0x24b4
   112f4:	movt	r0, #1
   112f8:	bl	1b7f4 <ftello64@plt+0xa594>
   112fc:	mov	r3, #10
   11300:	str	fp, [sp, #28]
   11304:	str	r4, [sp, #52]	; 0x34
   11308:	movw	r4, #48676	; 0xbe24
   1130c:	movt	r4, #1
   11310:	str	fp, [sp, #32]
   11314:	str	r3, [sp, #40]	; 0x28
   11318:	mov	r7, #0
   1131c:	mov	r3, sl
   11320:	mov	r2, r4
   11324:	mov	r1, r5
   11328:	mov	r0, r9
   1132c:	str	r7, [sp]
   11330:	bl	11110 <getopt_long@plt>
   11334:	cmn	r0, #1
   11338:	beq	11578 <ftello64@plt+0x318>
   1133c:	cmp	r0, #110	; 0x6e
   11340:	beq	115b8 <ftello64@plt+0x358>
   11344:	bgt	11490 <ftello64@plt+0x230>
   11348:	cmn	r0, #2
   1134c:	beq	115b0 <ftello64@plt+0x350>
   11350:	ble	114dc <ftello64@plt+0x27c>
   11354:	cmp	r0, #101	; 0x65
   11358:	beq	1155c <ftello64@plt+0x2fc>
   1135c:	cmp	r0, #105	; 0x69
   11360:	bne	115a8 <ftello64@plt+0x348>
   11364:	ldr	r6, [r8]
   11368:	mov	r1, #45	; 0x2d
   1136c:	mov	r0, r6
   11370:	bl	11140 <strchr@plt>
   11374:	ldr	r2, [sp, #28]
   11378:	mov	r3, r0
   1137c:	cmp	r2, #0
   11380:	clz	r2, r0
   11384:	lsr	r2, r2, #5
   11388:	str	r2, [sp, #68]	; 0x44
   1138c:	bne	11efc <ftello64@plt+0xc9c>
   11390:	cmp	r0, #0
   11394:	beq	1163c <ftello64@plt+0x3dc>
   11398:	ldr	ip, [sp, #28]
   1139c:	mvn	r6, #0
   113a0:	mov	r7, #0
   113a4:	movw	r1, #48544	; 0xbda0
   113a8:	movt	r1, #1
   113ac:	str	r3, [sp, #60]	; 0x3c
   113b0:	strb	ip, [r3]
   113b4:	mov	r0, ip
   113b8:	movw	ip, #50352	; 0xc4b0
   113bc:	movt	ip, #1
   113c0:	ldr	r2, [r8]
   113c4:	str	r2, [sp, #52]	; 0x34
   113c8:	mov	r2, #5
   113cc:	str	ip, [sp, #64]	; 0x40
   113d0:	bl	11020 <dcgettext@plt>
   113d4:	strd	r6, [sp]
   113d8:	mov	r2, #0
   113dc:	mov	r3, #0
   113e0:	ldr	r7, [sp, #28]
   113e4:	mvn	r6, #0
   113e8:	str	r0, [sp, #12]
   113ec:	ldr	r0, [sp, #52]	; 0x34
   113f0:	ldr	ip, [sp, #64]	; 0x40
   113f4:	str	ip, [sp, #8]
   113f8:	str	r7, [sp, #16]
   113fc:	bl	189d4 <ftello64@plt+0x7774>
   11400:	ldr	r2, [sp, #60]	; 0x3c
   11404:	mov	r3, #45	; 0x2d
   11408:	movw	r1, #48544	; 0xbda0
   1140c:	movt	r1, #1
   11410:	str	r7, [sp, #28]
   11414:	str	r0, [sp, #52]	; 0x34
   11418:	mov	r0, r7
   1141c:	mov	r7, #0
   11420:	strb	r3, [r2], #1
   11424:	str	r2, [sp, #60]	; 0x3c
   11428:	mov	r2, #5
   1142c:	bl	11020 <dcgettext@plt>
   11430:	strd	r6, [sp]
   11434:	mov	r2, #0
   11438:	mov	r3, #0
   1143c:	ldr	r7, [sp, #28]
   11440:	str	r0, [sp, #12]
   11444:	ldr	r0, [sp, #60]	; 0x3c
   11448:	ldr	ip, [sp, #64]	; 0x40
   1144c:	str	ip, [sp, #8]
   11450:	str	r7, [sp, #16]
   11454:	bl	189d4 <ftello64@plt+0x7774>
   11458:	ldr	r2, [sp, #52]	; 0x34
   1145c:	mov	r6, r0
   11460:	sub	r3, r0, r2
   11464:	cmn	r3, #1
   11468:	movne	r3, #0
   1146c:	moveq	r3, #1
   11470:	cmp	r2, r0
   11474:	eorhi	r3, r3, #1
   11478:	ldr	r2, [sp, #68]	; 0x44
   1147c:	orrs	r3, r2, r3
   11480:	bne	11680 <ftello64@plt+0x420>
   11484:	mov	r3, #1
   11488:	str	r3, [sp, #28]
   1148c:	b	11318 <ftello64@plt+0xb8>
   11490:	cmp	r0, #114	; 0x72
   11494:	beq	11570 <ftello64@plt+0x310>
   11498:	ble	11524 <ftello64@plt+0x2c4>
   1149c:	cmp	r0, #122	; 0x7a
   114a0:	beq	11568 <ftello64@plt+0x308>
   114a4:	cmp	r0, #256	; 0x100
   114a8:	bne	115a8 <ftello64@plt+0x348>
   114ac:	ldr	r0, [sp, #48]	; 0x30
   114b0:	ldr	r3, [r8]
   114b4:	cmp	r0, #0
   114b8:	beq	114d4 <ftello64@plt+0x274>
   114bc:	mov	r1, r3
   114c0:	str	r3, [sp, #48]	; 0x30
   114c4:	bl	10f84 <strcmp@plt>
   114c8:	cmp	r0, #0
   114cc:	ldr	r3, [sp, #48]	; 0x30
   114d0:	bne	11ed8 <ftello64@plt+0xc78>
   114d4:	str	r3, [sp, #48]	; 0x30
   114d8:	b	11318 <ftello64@plt+0xb8>
   114dc:	cmn	r0, #3
   114e0:	bne	115a8 <ftello64@plt+0x348>
   114e4:	movw	r2, #48664	; 0xbe18
   114e8:	movt	r2, #1
   114ec:	movw	r3, #53536	; 0xd120
   114f0:	movt	r3, #2
   114f4:	movw	r0, #53636	; 0xd184
   114f8:	movt	r0, #2
   114fc:	stm	sp, {r2, r7}
   11500:	movw	r1, #47344	; 0xb8f0
   11504:	movt	r1, #1
   11508:	ldr	r0, [r0]
   1150c:	movw	r2, #48304	; 0xbcb0
   11510:	movt	r2, #1
   11514:	ldr	r3, [r3]
   11518:	bl	18084 <ftello64@plt+0x6e24>
   1151c:	mov	r0, r7
   11520:	bl	11128 <exit@plt>
   11524:	cmp	r0, #111	; 0x6f
   11528:	bne	115a8 <ftello64@plt+0x348>
   1152c:	ldr	r0, [sp, #44]	; 0x2c
   11530:	ldr	r3, [r8]
   11534:	cmp	r0, #0
   11538:	beq	11554 <ftello64@plt+0x2f4>
   1153c:	mov	r1, r3
   11540:	str	r3, [sp, #44]	; 0x2c
   11544:	bl	10f84 <strcmp@plt>
   11548:	cmp	r0, #0
   1154c:	ldr	r3, [sp, #44]	; 0x2c
   11550:	bne	11f08 <ftello64@plt+0xca8>
   11554:	str	r3, [sp, #44]	; 0x2c
   11558:	b	11318 <ftello64@plt+0xb8>
   1155c:	mov	r3, #1
   11560:	str	r3, [sp, #32]
   11564:	b	11318 <ftello64@plt+0xb8>
   11568:	str	r7, [sp, #40]	; 0x28
   1156c:	b	11318 <ftello64@plt+0xb8>
   11570:	mov	fp, #1
   11574:	b	11318 <ftello64@plt+0xb8>
   11578:	ldrd	r2, [sp, #28]
   1157c:	ands	sl, r3, r2
   11580:	beq	116c4 <ftello64@plt+0x464>
   11584:	mov	r2, #5
   11588:	movw	r1, #48688	; 0xbe30
   1158c:	movt	r1, #1
   11590:	mov	r0, r7
   11594:	bl	11020 <dcgettext@plt>
   11598:	mov	r2, r0
   1159c:	mov	r1, r7
   115a0:	mov	r0, r7
   115a4:	bl	110bc <error@plt>
   115a8:	mov	r0, #1
   115ac:	bl	12100 <ftello64@plt+0xea0>
   115b0:	mov	r0, r7
   115b4:	bl	12100 <ftello64@plt+0xea0>
   115b8:	movw	r1, #50352	; 0xc4b0
   115bc:	movt	r1, #1
   115c0:	ldr	r0, [r8]
   115c4:	add	r3, sp, #80	; 0x50
   115c8:	mov	r2, #10
   115cc:	str	r1, [sp]
   115d0:	mov	r1, r7
   115d4:	bl	18b18 <ftello64@plt+0x78b8>
   115d8:	cmp	r0, #0
   115dc:	bne	11600 <ftello64@plt+0x3a0>
   115e0:	ldr	r0, [sp, #56]	; 0x38
   115e4:	mov	r1, #0
   115e8:	ldrd	r2, [sp, #80]	; 0x50
   115ec:	cmp	r3, r1
   115f0:	cmpeq	r2, r0
   115f4:	movhi	r2, r0
   115f8:	str	r2, [sp, #56]	; 0x38
   115fc:	b	11318 <ftello64@plt+0xb8>
   11600:	cmp	r0, #1
   11604:	beq	11318 <ftello64@plt+0xb8>
   11608:	mov	r2, #5
   1160c:	movw	r1, #48572	; 0xbdbc
   11610:	movt	r1, #1
   11614:	mov	r0, r7
   11618:	bl	11020 <dcgettext@plt>
   1161c:	mov	r4, r0
   11620:	ldr	r0, [r8]
   11624:	bl	165d0 <ftello64@plt+0x5370>
   11628:	mov	r3, r0
   1162c:	mov	r2, r4
   11630:	mov	r1, r7
   11634:	mov	r0, #1
   11638:	bl	110bc <error@plt>
   1163c:	mov	r2, #5
   11640:	movw	r1, #48544	; 0xbda0
   11644:	movt	r1, #1
   11648:	mvn	r4, #0
   1164c:	bl	11020 <dcgettext@plt>
   11650:	ldr	r2, [sp, #28]
   11654:	movw	r3, #50352	; 0xc4b0
   11658:	movt	r3, #1
   1165c:	mov	r5, #0
   11660:	strd	r4, [sp]
   11664:	str	r3, [sp, #8]
   11668:	mov	r3, #0
   1166c:	str	r0, [sp, #12]
   11670:	mov	r0, r6
   11674:	str	r2, [sp, #16]
   11678:	mov	r2, #0
   1167c:	bl	189d4 <ftello64@plt+0x7774>
   11680:	bl	1114c <__errno_location@plt>
   11684:	ldr	r5, [r0]
   11688:	mov	r2, #5
   1168c:	movw	r1, #48544	; 0xbda0
   11690:	movt	r1, #1
   11694:	mov	r0, #0
   11698:	bl	11020 <dcgettext@plt>
   1169c:	mov	r4, r0
   116a0:	ldr	r0, [r8]
   116a4:	bl	165d0 <ftello64@plt+0x5370>
   116a8:	movw	r2, #48564	; 0xbdb4
   116ac:	movt	r2, #1
   116b0:	str	r0, [sp]
   116b4:	mov	r1, r5
   116b8:	mov	r3, r4
   116bc:	mov	r0, #1
   116c0:	bl	110bc <error@plt>
   116c4:	movw	r3, #53616	; 0xd170
   116c8:	movt	r3, #2
   116cc:	ldr	r8, [r3]
   116d0:	ldr	r3, [sp, #28]
   116d4:	sub	r7, r9, r8
   116d8:	add	r4, r5, r8, lsl #2
   116dc:	cmp	r3, #0
   116e0:	beq	11780 <ftello64@plt+0x520>
   116e4:	cmp	r7, #0
   116e8:	bgt	11a40 <ftello64@plt+0x7e0>
   116ec:	ldr	r3, [sp, #56]	; 0x38
   116f0:	cmp	r3, #0
   116f4:	bne	11aa8 <ftello64@plt+0x848>
   116f8:	ldr	r4, [sp, #56]	; 0x38
   116fc:	mov	r5, r4
   11700:	ldr	r3, [sp, #56]	; 0x38
   11704:	cmp	r3, r5
   11708:	movcs	r3, fp
   1170c:	orrcc	r3, fp, #1
   11710:	cmp	r3, #0
   11714:	beq	11900 <ftello64@plt+0x6a0>
   11718:	cmp	fp, #0
   1171c:	ldreq	r6, [sp, #56]	; 0x38
   11720:	beq	11904 <ftello64@plt+0x6a4>
   11724:	mvn	r1, #0
   11728:	ldr	r0, [sp, #48]	; 0x30
   1172c:	bl	167a0 <ftello64@plt+0x5540>
   11730:	subs	r7, r0, #0
   11734:	bne	11820 <ftello64@plt+0x5c0>
   11738:	ldr	r1, [sp, #48]	; 0x30
   1173c:	movw	r3, #48476	; 0xbd5c
   11740:	movt	r3, #1
   11744:	subs	r2, r1, #0
   11748:	moveq	r2, r3
   1174c:	mov	r5, r2
   11750:	bl	1114c <__errno_location@plt>
   11754:	ldr	r4, [r0]
   11758:	mov	r2, r5
   1175c:	mov	r1, #3
   11760:	mov	r0, #0
   11764:	bl	15e24 <ftello64@plt+0x4bc4>
   11768:	mov	r3, r0
   1176c:	movw	r2, #48568	; 0xbdb8
   11770:	movt	r2, #1
   11774:	mov	r0, #1
   11778:	mov	r1, r4
   1177c:	bl	110bc <error@plt>
   11780:	ldr	r3, [sp, #32]
   11784:	eor	r3, r3, #1
   11788:	cmp	r7, #1
   1178c:	movle	r3, #0
   11790:	andgt	r3, r3, #1
   11794:	cmp	r3, #0
   11798:	bne	11a00 <ftello64@plt+0x7a0>
   1179c:	ldr	r3, [sp, #56]	; 0x38
   117a0:	cmp	r3, #0
   117a4:	beq	116f8 <ftello64@plt+0x498>
   117a8:	ldr	r3, [sp, #32]
   117ac:	cmp	r3, #0
   117b0:	beq	11b00 <ftello64@plt+0x8a0>
   117b4:	mov	r5, r7
   117b8:	mov	r9, r7
   117bc:	ldr	r8, [sp, #28]
   117c0:	b	117d4 <ftello64@plt+0x574>
   117c4:	ldr	r0, [r4, r8, lsl #2]
   117c8:	add	r8, r8, #1
   117cc:	bl	11134 <strlen@plt>
   117d0:	add	r9, r9, r0
   117d4:	cmp	r7, r8
   117d8:	bgt	117c4 <ftello64@plt+0x564>
   117dc:	mov	r0, r9
   117e0:	mov	r9, #0
   117e4:	bl	18294 <ftello64@plt+0x7034>
   117e8:	mov	r8, r0
   117ec:	ldr	sl, [sp, #40]	; 0x28
   117f0:	b	11810 <ftello64@plt+0x5b0>
   117f4:	mov	r0, r8
   117f8:	ldr	r1, [r4, r9, lsl #2]
   117fc:	bl	11008 <stpcpy@plt>
   11800:	str	r8, [r4, r9, lsl #2]
   11804:	mov	r8, r0
   11808:	add	r9, r9, #1
   1180c:	strb	sl, [r8], #1
   11810:	cmp	r7, r9
   11814:	bgt	117f4 <ftello64@plt+0x594>
   11818:	str	r8, [r4, r7, lsl #2]
   1181c:	b	11700 <ftello64@plt+0x4a0>
   11820:	ldr	r1, [sp, #28]
   11824:	ldr	r3, [sp, #56]	; 0x38
   11828:	ldr	r2, [sp, #32]
   1182c:	cmp	r3, #0
   11830:	moveq	r3, #1
   11834:	orrne	r3, r2, r1
   11838:	cmp	r3, #0
   1183c:	beq	11f14 <ftello64@plt+0xcb4>
   11840:	ldr	r3, [sp, #44]	; 0x2c
   11844:	cmp	r3, #0
   11848:	beq	11870 <ftello64@plt+0x610>
   1184c:	movw	r3, #53636	; 0xd184
   11850:	movt	r3, #2
   11854:	ldr	r0, [sp, #44]	; 0x2c
   11858:	movw	r1, #48816	; 0xbeb0
   1185c:	movt	r1, #1
   11860:	ldr	r2, [r3]
   11864:	bl	12708 <ftello64@plt+0x14a8>
   11868:	cmp	r0, #0
   1186c:	beq	11abc <ftello64@plt+0x85c>
   11870:	ldr	r3, [sp, #56]	; 0x38
   11874:	cmp	r3, #0
   11878:	beq	118f8 <ftello64@plt+0x698>
   1187c:	cmp	r5, #0
   11880:	beq	11fc8 <ftello64@plt+0xd68>
   11884:	ldr	r3, [sp, #28]
   11888:	cmp	r3, #0
   1188c:	beq	11c70 <ftello64@plt+0xa10>
   11890:	add	r5, r6, #1
   11894:	mov	r8, #0
   11898:	ldr	fp, [sp, #40]	; 0x28
   1189c:	movw	r6, #48776	; 0xbe88
   118a0:	movt	r6, #1
   118a4:	ldr	sl, [sp, #52]	; 0x34
   118a8:	mov	r4, r8
   118ac:	ldr	r9, [sp, #56]	; 0x38
   118b0:	sub	r5, r5, sl
   118b4:	subs	r5, r5, #1
   118b8:	sbc	r8, r8, #0
   118bc:	b	118f0 <ftello64@plt+0x690>
   118c0:	mov	r2, r5
   118c4:	mov	r3, r8
   118c8:	mov	r0, r7
   118cc:	bl	167e8 <ftello64@plt+0x5588>
   118d0:	add	r2, sl, r0
   118d4:	mov	r3, fp
   118d8:	mov	r1, r6
   118dc:	mov	r0, #1
   118e0:	bl	1117c <__printf_chk@plt>
   118e4:	cmp	r0, #0
   118e8:	blt	119d4 <ftello64@plt+0x774>
   118ec:	add	r4, r4, #1
   118f0:	cmp	r9, r4
   118f4:	bne	118c0 <ftello64@plt+0x660>
   118f8:	mov	r0, #0
   118fc:	bl	11128 <exit@plt>
   11900:	mov	r6, r5
   11904:	mov	r1, r5
   11908:	mov	r0, r6
   1190c:	bl	16be8 <ftello64@plt+0x5988>
   11910:	mov	r1, r0
   11914:	ldr	r0, [sp, #48]	; 0x30
   11918:	bl	167a0 <ftello64@plt+0x5540>
   1191c:	subs	sl, r0, #0
   11920:	beq	11738 <ftello64@plt+0x4d8>
   11924:	ldr	r1, [sp, #28]
   11928:	ldr	r3, [sp, #56]	; 0x38
   1192c:	ldr	r2, [sp, #32]
   11930:	cmp	r3, #0
   11934:	moveq	r9, #1
   11938:	orrne	r9, r2, r1
   1193c:	cmp	r9, #0
   11940:	beq	11acc <ftello64@plt+0x86c>
   11944:	mov	r2, r5
   11948:	mov	r1, r6
   1194c:	bl	16c2c <ftello64@plt+0x59cc>
   11950:	mov	r7, r0
   11954:	ldr	r0, [sp, #44]	; 0x2c
   11958:	cmp	r0, #0
   1195c:	beq	11980 <ftello64@plt+0x720>
   11960:	movw	r3, #53636	; 0xd184
   11964:	movt	r3, #2
   11968:	movw	r1, #48816	; 0xbeb0
   1196c:	movt	r1, #1
   11970:	ldr	r2, [r3]
   11974:	bl	12708 <ftello64@plt+0x14a8>
   11978:	cmp	r0, #0
   1197c:	beq	11abc <ftello64@plt+0x85c>
   11980:	ldr	sl, [sp, #28]
   11984:	cmp	sl, #0
   11988:	bne	11a60 <ftello64@plt+0x800>
   1198c:	movw	r9, #53636	; 0xd184
   11990:	movt	r9, #2
   11994:	b	1199c <ftello64@plt+0x73c>
   11998:	add	sl, sl, #1
   1199c:	cmp	r6, sl
   119a0:	beq	118f8 <ftello64@plt+0x698>
   119a4:	ldr	r2, [r7, sl, lsl #2]
   119a8:	mov	r1, #1
   119ac:	ldr	r3, [r9]
   119b0:	add	r0, r4, r2, lsl #2
   119b4:	ldr	r2, [r4, r2, lsl #2]
   119b8:	ldr	r5, [r0, #4]
   119bc:	mov	r0, r2
   119c0:	sub	r5, r5, r2
   119c4:	mov	r2, r5
   119c8:	bl	10ff0 <fwrite_unlocked@plt>
   119cc:	cmp	r5, r0
   119d0:	beq	11998 <ftello64@plt+0x738>
   119d4:	bl	1114c <__errno_location@plt>
   119d8:	movw	r1, #48784	; 0xbe90
   119dc:	movt	r1, #1
   119e0:	ldr	r4, [r0]
   119e4:	mov	r2, #5
   119e8:	mov	r0, #0
   119ec:	bl	11020 <dcgettext@plt>
   119f0:	mov	r2, r0
   119f4:	mov	r0, #1
   119f8:	mov	r1, r4
   119fc:	bl	110bc <error@plt>
   11a00:	movw	r1, #48796	; 0xbe9c
   11a04:	movt	r1, #1
   11a08:	ldr	r0, [sp, #28]
   11a0c:	mov	r2, #5
   11a10:	mov	r8, #4
   11a14:	bl	11020 <dcgettext@plt>
   11a18:	mov	r5, r0
   11a1c:	ldr	r0, [r4, r8]
   11a20:	bl	165d0 <ftello64@plt+0x5370>
   11a24:	mov	r1, #0
   11a28:	mov	r3, r0
   11a2c:	mov	r2, r5
   11a30:	mov	r0, r1
   11a34:	bl	110bc <error@plt>
   11a38:	mov	r0, #1
   11a3c:	bl	12100 <ftello64@plt+0xea0>
   11a40:	movw	r1, #48796	; 0xbe9c
   11a44:	movt	r1, #1
   11a48:	mov	r2, #5
   11a4c:	mov	r0, sl
   11a50:	bl	11020 <dcgettext@plt>
   11a54:	mov	r5, r0
   11a58:	mov	r8, sl
   11a5c:	b	11a1c <ftello64@plt+0x7bc>
   11a60:	movw	r5, #48776	; 0xbe88
   11a64:	movt	r5, #1
   11a68:	ldr	r9, [sp, #40]	; 0x28
   11a6c:	mov	r4, #0
   11a70:	ldr	r8, [sp, #52]	; 0x34
   11a74:	b	11a9c <ftello64@plt+0x83c>
   11a78:	ldr	r2, [r7, r4, lsl #2]
   11a7c:	mov	r3, r9
   11a80:	mov	r1, r5
   11a84:	mov	r0, #1
   11a88:	add	r2, r8, r2
   11a8c:	bl	1117c <__printf_chk@plt>
   11a90:	cmp	r0, #0
   11a94:	blt	119d4 <ftello64@plt+0x774>
   11a98:	add	r4, r4, #1
   11a9c:	cmp	r6, r4
   11aa0:	bne	11a78 <ftello64@plt+0x818>
   11aa4:	b	118f8 <ftello64@plt+0x698>
   11aa8:	ldr	r3, [sp, #52]	; 0x34
   11aac:	add	r5, r6, #1
   11ab0:	mov	r4, sl
   11ab4:	sub	r5, r5, r3
   11ab8:	b	11700 <ftello64@plt+0x4a0>
   11abc:	bl	1114c <__errno_location@plt>
   11ac0:	ldr	r4, [r0]
   11ac4:	ldr	r2, [sp, #44]	; 0x2c
   11ac8:	b	1175c <ftello64@plt+0x4fc>
   11acc:	movw	r3, #53632	; 0xd180
   11ad0:	movt	r3, #2
   11ad4:	mov	r8, r9
   11ad8:	str	r3, [sp, #64]	; 0x40
   11adc:	ldr	r3, [sp, #64]	; 0x40
   11ae0:	ldr	r0, [r3]
   11ae4:	bl	125f4 <ftello64@plt+0x1394>
   11ae8:	cmp	r0, #0
   11aec:	beq	11f30 <ftello64@plt+0xcd0>
   11af0:	bl	1114c <__errno_location@plt>
   11af4:	movw	r1, #49344	; 0xc0c0
   11af8:	movt	r1, #1
   11afc:	b	119e0 <ftello64@plt+0x780>
   11b00:	cmp	r7, #1
   11b04:	beq	11cdc <ftello64@plt+0xa7c>
   11b08:	movw	r3, #53632	; 0xd180
   11b0c:	movt	r3, #2
   11b10:	str	r3, [sp, #64]	; 0x40
   11b14:	ldr	r3, [sp, #64]	; 0x40
   11b18:	mov	r1, #2
   11b1c:	ldr	r0, [r3]
   11b20:	bl	125a4 <ftello64@plt+0x1344>
   11b24:	ldr	r3, [sp, #56]	; 0x38
   11b28:	cmn	r3, #1
   11b2c:	movne	r3, #0
   11b30:	moveq	r3, #1
   11b34:	orrs	r1, fp, r3
   11b38:	add	r3, sp, #80	; 0x50
   11b3c:	str	r3, [sp, #60]	; 0x3c
   11b40:	bne	11bb4 <ftello64@plt+0x954>
   11b44:	mov	r2, r3
   11b48:	mov	r0, #3
   11b4c:	bl	11068 <__fxstat64@plt>
   11b50:	cmp	r0, #0
   11b54:	bne	11d50 <ftello64@plt+0xaf0>
   11b58:	ldr	r3, [sp, #96]	; 0x60
   11b5c:	and	r3, r3, #53248	; 0xd000
   11b60:	cmp	r3, #32768	; 0x8000
   11b64:	bne	11d50 <ftello64@plt+0xaf0>
   11b68:	mov	r1, #1
   11b6c:	mov	r3, #0
   11b70:	ldrd	r4, [sp, #128]	; 0x80
   11b74:	mov	r2, #0
   11b78:	str	r1, [sp]
   11b7c:	bl	11080 <lseek64@plt>
   11b80:	cmp	r0, #0
   11b84:	sbcs	r3, r1, #0
   11b88:	blt	11d50 <ftello64@plt+0xaf0>
   11b8c:	subs	r3, r4, r0
   11b90:	mov	r2, #8388608	; 0x800000
   11b94:	sbc	r1, r5, r1
   11b98:	str	r3, [sp, #72]	; 0x48
   11b9c:	mov	r3, #0
   11ba0:	str	r1, [sp, #76]	; 0x4c
   11ba4:	ldrd	r0, [sp, #72]	; 0x48
   11ba8:	cmp	r2, r0
   11bac:	sbcs	r3, r3, r1
   11bb0:	blt	11d50 <ftello64@plt+0xaf0>
   11bb4:	ldrd	r2, [sp, #60]	; 0x3c
   11bb8:	mov	r1, #0
   11bbc:	ldr	r0, [r3]
   11bc0:	bl	17740 <ftello64@plt+0x64e0>
   11bc4:	subs	r8, r0, #0
   11bc8:	beq	11af0 <ftello64@plt+0x890>
   11bcc:	ldr	r4, [sp, #80]	; 0x50
   11bd0:	cmp	r4, #0
   11bd4:	beq	11bfc <ftello64@plt+0x99c>
   11bd8:	add	r3, r8, r4
   11bdc:	ldr	r2, [sp, #40]	; 0x28
   11be0:	ldrb	r3, [r3, #-1]
   11be4:	cmp	r3, r2
   11be8:	beq	11bfc <ftello64@plt+0x99c>
   11bec:	add	r3, r4, #1
   11bf0:	strb	r2, [r8, r4]
   11bf4:	mov	r4, r3
   11bf8:	str	r3, [sp, #80]	; 0x50
   11bfc:	add	r4, r8, r4
   11c00:	mov	r0, r8
   11c04:	ldr	r9, [sp, #40]	; 0x28
   11c08:	mov	r5, #0
   11c0c:	b	11c20 <ftello64@plt+0x9c0>
   11c10:	mov	r1, r9
   11c14:	mov	r5, r7
   11c18:	bl	11050 <rawmemchr@plt>
   11c1c:	add	r0, r0, #1
   11c20:	cmp	r4, r0
   11c24:	add	r7, r5, #1
   11c28:	bhi	11c10 <ftello64@plt+0x9b0>
   11c2c:	mov	r0, r7
   11c30:	mov	r1, #4
   11c34:	bl	183f8 <ftello64@plt+0x7198>
   11c38:	mov	r4, r0
   11c3c:	mov	r7, r0
   11c40:	add	r9, r0, r5, lsl #2
   11c44:	mov	r0, r8
   11c48:	str	r8, [r4]
   11c4c:	ldr	r8, [sp, #40]	; 0x28
   11c50:	b	11c64 <ftello64@plt+0xa04>
   11c54:	mov	r1, r8
   11c58:	bl	11050 <rawmemchr@plt>
   11c5c:	add	r0, r0, #1
   11c60:	str	r0, [r7, #4]!
   11c64:	cmp	r9, r7
   11c68:	bne	11c54 <ftello64@plt+0x9f4>
   11c6c:	b	11700 <ftello64@plt+0x4a0>
   11c70:	mov	r3, #0
   11c74:	subs	r8, r5, #1
   11c78:	ldr	r6, [sp, #28]
   11c7c:	movw	r9, #53636	; 0xd184
   11c80:	movt	r9, #2
   11c84:	sbc	sl, r3, #0
   11c88:	ldr	fp, [sp, #56]	; 0x38
   11c8c:	b	11c94 <ftello64@plt+0xa34>
   11c90:	add	r6, r6, #1
   11c94:	cmp	fp, r6
   11c98:	beq	118f8 <ftello64@plt+0x698>
   11c9c:	mov	r2, r8
   11ca0:	mov	r3, sl
   11ca4:	mov	r0, r7
   11ca8:	bl	167e8 <ftello64@plt+0x5588>
   11cac:	add	ip, r4, r0, lsl #2
   11cb0:	ldr	r2, [r4, r0, lsl #2]
   11cb4:	mov	r1, #1
   11cb8:	ldr	r5, [ip, #4]
   11cbc:	ldr	r3, [r9]
   11cc0:	mov	r0, r2
   11cc4:	sub	r5, r5, r2
   11cc8:	mov	r2, r5
   11ccc:	bl	10ff0 <fwrite_unlocked@plt>
   11cd0:	cmp	r5, r0
   11cd4:	beq	11c90 <ftello64@plt+0xa30>
   11cd8:	b	119d4 <ftello64@plt+0x774>
   11cdc:	ldr	r4, [r5, r8, lsl #2]
   11ce0:	movw	r1, #48724	; 0xbe54
   11ce4:	movt	r1, #1
   11ce8:	mov	r0, r4
   11cec:	bl	10f84 <strcmp@plt>
   11cf0:	movw	r3, #53632	; 0xd180
   11cf4:	movt	r3, #2
   11cf8:	cmp	r0, #0
   11cfc:	str	r3, [sp, #64]	; 0x40
   11d00:	beq	11b14 <ftello64@plt+0x8b4>
   11d04:	mov	r0, r4
   11d08:	movw	r1, #48728	; 0xbe58
   11d0c:	movt	r1, #1
   11d10:	ldr	r2, [r3]
   11d14:	bl	12708 <ftello64@plt+0x14a8>
   11d18:	cmp	r0, #0
   11d1c:	bne	11b14 <ftello64@plt+0x8b4>
   11d20:	bl	1114c <__errno_location@plt>
   11d24:	ldr	r4, [r0]
   11d28:	mov	r1, #3
   11d2c:	ldr	r2, [r5, r8, lsl #2]
   11d30:	ldr	r0, [sp, #32]
   11d34:	bl	15e24 <ftello64@plt+0x4bc4>
   11d38:	mov	r3, r0
   11d3c:	movw	r2, #48568	; 0xbdb8
   11d40:	movt	r2, #1
   11d44:	mov	r1, r4
   11d48:	mov	r0, r7
   11d4c:	bl	110bc <error@plt>
   11d50:	mvn	r1, #0
   11d54:	ldr	r0, [sp, #48]	; 0x30
   11d58:	bl	167a0 <ftello64@plt+0x5540>
   11d5c:	subs	sl, r0, #0
   11d60:	beq	11738 <ftello64@plt+0x4d8>
   11d64:	ldr	r5, [sp, #56]	; 0x38
   11d68:	mov	r1, #12
   11d6c:	mov	r6, #0
   11d70:	mov	r7, #0
   11d74:	ldr	r3, [sp, #64]	; 0x40
   11d78:	cmp	r5, #1024	; 0x400
   11d7c:	movcc	r4, r5
   11d80:	movcs	r4, #1024	; 0x400
   11d84:	ldr	r9, [r3]
   11d88:	mov	r3, #0
   11d8c:	mov	r0, r4
   11d90:	str	r3, [sp, #48]	; 0x30
   11d94:	bl	186d8 <ftello64@plt+0x7478>
   11d98:	mov	r2, r5
   11d9c:	mov	r3, #0
   11da0:	mov	r8, r0
   11da4:	mov	r5, #12
   11da8:	strd	r2, [sp, #32]
   11dac:	ldr	r3, [sp, #48]	; 0x30
   11db0:	mov	fp, r3
   11db4:	ldrd	r2, [sp, #32]
   11db8:	cmp	r7, r3
   11dbc:	cmpeq	r6, r2
   11dc0:	bcs	11e20 <ftello64@plt+0xbc0>
   11dc4:	mov	r1, r9
   11dc8:	mla	r0, r5, r6, r8
   11dcc:	ldr	r2, [sp, #40]	; 0x28
   11dd0:	bl	12b2c <ftello64@plt+0x18cc>
   11dd4:	subs	fp, r0, #0
   11dd8:	beq	11e9c <ftello64@plt+0xc3c>
   11ddc:	adds	r6, r6, #1
   11de0:	mov	r3, #0
   11de4:	adc	r7, r7, #0
   11de8:	cmp	r7, r3
   11dec:	cmpeq	r6, r4
   11df0:	bcc	11db4 <ftello64@plt+0xb54>
   11df4:	add	r4, r4, #1024	; 0x400
   11df8:	mov	r0, r8
   11dfc:	mov	r1, r4
   11e00:	mov	r2, #12
   11e04:	bl	18378 <ftello64@plt+0x7118>
   11e08:	mov	r8, r0
   11e0c:	mov	r2, #12288	; 0x3000
   11e10:	mla	r0, r5, r6, r0
   11e14:	mov	r1, #0
   11e18:	bl	11170 <memset@plt>
   11e1c:	b	11db4 <ftello64@plt+0xb54>
   11e20:	cmp	fp, #0
   11e24:	beq	11e9c <ftello64@plt+0xc3c>
   11e28:	ldr	r0, [sp, #60]	; 0x3c
   11e2c:	bl	129e8 <ftello64@plt+0x1788>
   11e30:	ldr	fp, [sp, #40]	; 0x28
   11e34:	b	11e48 <ftello64@plt+0xbe8>
   11e38:	orrs	r3, r6, r7
   11e3c:	beq	11ecc <ftello64@plt+0xc6c>
   11e40:	mov	r6, r4
   11e44:	mov	r7, r5
   11e48:	adds	r4, r6, #1
   11e4c:	mov	r2, r6
   11e50:	mov	r3, r7
   11e54:	mov	r0, sl
   11e58:	adc	r5, r7, #0
   11e5c:	bl	167e8 <ftello64@plt+0x5588>
   11e60:	ldrd	r2, [sp, #32]
   11e64:	cmp	r3, r1
   11e68:	mov	r1, r9
   11e6c:	cmpeq	r2, r0
   11e70:	mov	r2, fp
   11e74:	movhi	r3, #12
   11e78:	ldrls	r0, [sp, #60]	; 0x3c
   11e7c:	mlahi	r0, r3, r0, r8
   11e80:	bl	12b2c <ftello64@plt+0x18cc>
   11e84:	cmp	r0, #0
   11e88:	bne	11e38 <ftello64@plt+0xbd8>
   11e8c:	orrs	r3, r6, r7
   11e90:	beq	11fec <ftello64@plt+0xd8c>
   11e94:	ldr	r0, [sp, #60]	; 0x3c
   11e98:	bl	12c58 <ftello64@plt+0x19f8>
   11e9c:	ldr	r3, [r9]
   11ea0:	tst	r3, #32
   11ea4:	bne	11af0 <ftello64@plt+0x890>
   11ea8:	ldrd	r2, [sp, #32]
   11eac:	mov	r4, #0
   11eb0:	mov	r9, #1
   11eb4:	cmp	r3, r7
   11eb8:	cmpeq	r2, r6
   11ebc:	movhi	r2, r6
   11ec0:	mov	r5, r2
   11ec4:	mov	r6, r2
   11ec8:	b	11adc <ftello64@plt+0x87c>
   11ecc:	mov	r6, #1
   11ed0:	mov	r7, #0
   11ed4:	b	11e94 <ftello64@plt+0xc34>
   11ed8:	movw	r1, #48628	; 0xbdf4
   11edc:	movt	r1, #1
   11ee0:	mov	r2, #5
   11ee4:	mov	r0, r7
   11ee8:	bl	11020 <dcgettext@plt>
   11eec:	mov	r2, r0
   11ef0:	mov	r1, r7
   11ef4:	mov	r0, #1
   11ef8:	bl	110bc <error@plt>
   11efc:	movw	r1, #48512	; 0xbd80
   11f00:	movt	r1, #1
   11f04:	b	11ee0 <ftello64@plt+0xc80>
   11f08:	movw	r1, #48596	; 0xbdd4
   11f0c:	movt	r1, #1
   11f10:	b	11ee0 <ftello64@plt+0xc80>
   11f14:	movw	r3, #53632	; 0xd180
   11f18:	movt	r3, #2
   11f1c:	ldr	r0, [r3]
   11f20:	bl	125f4 <ftello64@plt+0x1394>
   11f24:	cmp	r0, #0
   11f28:	beq	11840 <ftello64@plt+0x5e0>
   11f2c:	b	11af0 <ftello64@plt+0x890>
   11f30:	mov	r0, sl
   11f34:	mov	r2, r5
   11f38:	mov	r1, r6
   11f3c:	bl	16c2c <ftello64@plt+0x59cc>
   11f40:	ldr	r3, [sp, #44]	; 0x2c
   11f44:	mov	r7, r0
   11f48:	cmp	r3, #0
   11f4c:	beq	11f74 <ftello64@plt+0xd14>
   11f50:	movw	r3, #53636	; 0xd184
   11f54:	movt	r3, #2
   11f58:	ldr	r0, [sp, #44]	; 0x2c
   11f5c:	movw	r1, #48816	; 0xbeb0
   11f60:	movt	r1, #1
   11f64:	ldr	r2, [r3]
   11f68:	bl	12708 <ftello64@plt+0x14a8>
   11f6c:	cmp	r0, #0
   11f70:	beq	11abc <ftello64@plt+0x85c>
   11f74:	cmp	r9, #0
   11f78:	beq	11980 <ftello64@plt+0x720>
   11f7c:	movw	r9, #53636	; 0xd184
   11f80:	movt	r9, #2
   11f84:	mov	r6, #0
   11f88:	mov	sl, #12
   11f8c:	b	11fbc <ftello64@plt+0xd5c>
   11f90:	ldr	r4, [r7, r6, lsl #2]
   11f94:	mov	r1, #1
   11f98:	ldr	r3, [r9]
   11f9c:	mla	r4, sl, r4, r8
   11fa0:	ldr	r2, [r4, #4]
   11fa4:	ldr	r0, [r4, #8]
   11fa8:	bl	10ff0 <fwrite_unlocked@plt>
   11fac:	ldr	r3, [r4, #4]
   11fb0:	cmp	r0, r3
   11fb4:	bne	119d4 <ftello64@plt+0x774>
   11fb8:	add	r6, r6, #1
   11fbc:	cmp	r6, r5
   11fc0:	bne	11f90 <ftello64@plt+0xd30>
   11fc4:	b	118f8 <ftello64@plt+0x698>
   11fc8:	mov	r2, #5
   11fcc:	movw	r1, #48756	; 0xbe74
   11fd0:	movt	r1, #1
   11fd4:	mov	r0, r5
   11fd8:	bl	11020 <dcgettext@plt>
   11fdc:	mov	r2, r0
   11fe0:	mov	r1, r5
   11fe4:	mov	r0, #1
   11fe8:	bl	110bc <error@plt>
   11fec:	mov	r2, #5
   11ff0:	movw	r1, #48732	; 0xbe5c
   11ff4:	movt	r1, #1
   11ff8:	bl	11020 <dcgettext@plt>
   11ffc:	mov	r2, r0
   12000:	mov	r1, #75	; 0x4b
   12004:	mov	r0, #1
   12008:	bl	110bc <error@plt>
   1200c:	andeq	fp, r1, r0, asr r8
   12010:	mov	fp, #0
   12014:	mov	lr, #0
   12018:	pop	{r1}		; (ldr r1, [sp], #4)
   1201c:	mov	r2, sp
   12020:	push	{r2}		; (str r2, [sp, #-4]!)
   12024:	push	{r0}		; (str r0, [sp, #-4]!)
   12028:	ldr	ip, [pc, #16]	; 12040 <ftello64@plt+0xde0>
   1202c:	push	{ip}		; (str ip, [sp, #-4]!)
   12030:	ldr	r0, [pc, #12]	; 12044 <ftello64@plt+0xde4>
   12034:	ldr	r3, [pc, #12]	; 12048 <ftello64@plt+0xde8>
   12038:	bl	110e0 <__libc_start_main@plt>
   1203c:	bl	1123c <abort@plt>
   12040:	strdeq	fp, [r1], -r0
   12044:	andeq	r1, r1, r0, ror r2
   12048:	muleq	r1, r0, r7
   1204c:	ldr	r3, [pc, #20]	; 12068 <ftello64@plt+0xe08>
   12050:	ldr	r2, [pc, #20]	; 1206c <ftello64@plt+0xe0c>
   12054:	add	r3, pc, r3
   12058:	ldr	r2, [r3, r2]
   1205c:	cmp	r2, #0
   12060:	bxeq	lr
   12064:	b	110f8 <__gmon_start__@plt>
   12068:	andeq	sl, r1, r4, lsr #31
   1206c:	andeq	r0, r0, r4, lsl r1
   12070:	ldr	r0, [pc, #24]	; 12090 <ftello64@plt+0xe30>
   12074:	ldr	r3, [pc, #24]	; 12094 <ftello64@plt+0xe34>
   12078:	cmp	r3, r0
   1207c:	bxeq	lr
   12080:	ldr	r3, [pc, #16]	; 12098 <ftello64@plt+0xe38>
   12084:	cmp	r3, #0
   12088:	bxeq	lr
   1208c:	bx	r3
   12090:	andeq	sp, r2, r8, ror #2
   12094:	andeq	sp, r2, r8, ror #2
   12098:	andeq	r0, r0, r0
   1209c:	ldr	r0, [pc, #36]	; 120c8 <ftello64@plt+0xe68>
   120a0:	ldr	r1, [pc, #36]	; 120cc <ftello64@plt+0xe6c>
   120a4:	sub	r1, r1, r0
   120a8:	asr	r1, r1, #2
   120ac:	add	r1, r1, r1, lsr #31
   120b0:	asrs	r1, r1, #1
   120b4:	bxeq	lr
   120b8:	ldr	r3, [pc, #16]	; 120d0 <ftello64@plt+0xe70>
   120bc:	cmp	r3, #0
   120c0:	bxeq	lr
   120c4:	bx	r3
   120c8:	andeq	sp, r2, r8, ror #2
   120cc:	andeq	sp, r2, r8, ror #2
   120d0:	andeq	r0, r0, r0
   120d4:	push	{r4, lr}
   120d8:	ldr	r4, [pc, #24]	; 120f8 <ftello64@plt+0xe98>
   120dc:	ldrb	r3, [r4]
   120e0:	cmp	r3, #0
   120e4:	popne	{r4, pc}
   120e8:	bl	12070 <ftello64@plt+0xe10>
   120ec:	mov	r3, #1
   120f0:	strb	r3, [r4]
   120f4:	pop	{r4, pc}
   120f8:	andeq	sp, r2, ip, lsl #3
   120fc:	b	1209c <ftello64@plt+0xe3c>
   12100:	subs	r6, r0, #0
   12104:	str	r7, [sp, #-8]!
   12108:	str	lr, [sp, #4]
   1210c:	sub	sp, sp, #64	; 0x40
   12110:	beq	12158 <ftello64@plt+0xef8>
   12114:	movw	r3, #53624	; 0xd178
   12118:	movt	r3, #2
   1211c:	ldr	r4, [r3]
   12120:	mov	r2, #5
   12124:	movw	r1, #47352	; 0xb8f8
   12128:	movt	r1, #1
   1212c:	mov	r0, #0
   12130:	bl	11020 <dcgettext@plt>
   12134:	movw	r3, #53656	; 0xd198
   12138:	movt	r3, #2
   1213c:	mov	r2, r0
   12140:	mov	r1, #1
   12144:	ldr	r3, [r3]
   12148:	mov	r0, r4
   1214c:	bl	11194 <__fprintf_chk@plt>
   12150:	mov	r0, r6
   12154:	bl	11128 <exit@plt>
   12158:	mov	r2, #5
   1215c:	movw	r1, #47392	; 0xb920
   12160:	movt	r1, #1
   12164:	movw	r7, #53636	; 0xd184
   12168:	movt	r7, #2
   1216c:	bl	11020 <dcgettext@plt>
   12170:	movw	r3, #53656	; 0xd198
   12174:	movt	r3, #2
   12178:	ldr	ip, [r3]
   1217c:	mov	r1, r0
   12180:	mov	r0, #1
   12184:	mov	r3, ip
   12188:	mov	r2, ip
   1218c:	str	ip, [sp]
   12190:	bl	1117c <__printf_chk@plt>
   12194:	mov	r2, #5
   12198:	movw	r1, #47488	; 0xb980
   1219c:	movt	r1, #1
   121a0:	mov	r0, r6
   121a4:	bl	11020 <dcgettext@plt>
   121a8:	ldr	r1, [r7]
   121ac:	bl	10f6c <fputs_unlocked@plt>
   121b0:	mov	r2, #5
   121b4:	movw	r1, #47556	; 0xb9c4
   121b8:	movt	r1, #1
   121bc:	mov	r0, r6
   121c0:	bl	11020 <dcgettext@plt>
   121c4:	ldr	r1, [r7]
   121c8:	bl	10f6c <fputs_unlocked@plt>
   121cc:	mov	r2, #5
   121d0:	movw	r1, #47612	; 0xb9fc
   121d4:	movt	r1, #1
   121d8:	mov	r0, r6
   121dc:	bl	11020 <dcgettext@plt>
   121e0:	ldr	r1, [r7]
   121e4:	bl	10f6c <fputs_unlocked@plt>
   121e8:	mov	r2, #5
   121ec:	movw	r1, #47688	; 0xba48
   121f0:	movt	r1, #1
   121f4:	mov	r0, r6
   121f8:	bl	11020 <dcgettext@plt>
   121fc:	ldr	r1, [r7]
   12200:	bl	10f6c <fputs_unlocked@plt>
   12204:	mov	r2, #5
   12208:	movw	r1, #48072	; 0xbbc8
   1220c:	movt	r1, #1
   12210:	mov	r0, r6
   12214:	bl	11020 <dcgettext@plt>
   12218:	ldr	r1, [r7]
   1221c:	bl	10f6c <fputs_unlocked@plt>
   12220:	mov	r2, #5
   12224:	movw	r1, #48136	; 0xbc08
   12228:	movt	r1, #1
   1222c:	mov	r0, r6
   12230:	bl	11020 <dcgettext@plt>
   12234:	ldr	r1, [r7]
   12238:	bl	10f6c <fputs_unlocked@plt>
   1223c:	mov	r2, #5
   12240:	movw	r1, #48184	; 0xbc38
   12244:	movt	r1, #1
   12248:	mov	r0, r6
   1224c:	bl	11020 <dcgettext@plt>
   12250:	ldr	r1, [r7]
   12254:	bl	10f6c <fputs_unlocked@plt>
   12258:	movw	lr, #47128	; 0xb818
   1225c:	movt	lr, #1
   12260:	ldr	ip, [lr]
   12264:	ldr	r4, [lr, #4]
   12268:	ldrd	r8, [lr, #8]
   1226c:	subs	r1, ip, #0
   12270:	str	ip, [sp, #8]
   12274:	ldrd	r2, [lr, #16]
   12278:	str	r4, [sp, #12]
   1227c:	ldrd	r4, [lr, #24]
   12280:	strd	r8, [sp, #16]
   12284:	ldrd	r8, [lr, #32]
   12288:	strd	r2, [sp, #24]
   1228c:	ldrd	r2, [lr, #40]	; 0x28
   12290:	strd	r4, [sp, #32]
   12294:	ldrd	r4, [lr, #48]	; 0x30
   12298:	strd	r8, [sp, #40]	; 0x28
   1229c:	strd	r2, [sp, #48]	; 0x30
   122a0:	strd	r4, [sp, #56]	; 0x38
   122a4:	movwne	r5, #47344	; 0xb8f0
   122a8:	add	r4, sp, #8
   122ac:	movtne	r5, #1
   122b0:	bne	123a8 <ftello64@plt+0x1148>
   122b4:	ldr	r4, [r4, #4]
   122b8:	movw	r1, #48240	; 0xbc70
   122bc:	movt	r1, #1
   122c0:	mov	r2, #5
   122c4:	cmp	r4, #0
   122c8:	beq	123bc <ftello64@plt+0x115c>
   122cc:	mov	r0, #0
   122d0:	bl	11020 <dcgettext@plt>
   122d4:	mov	r1, r0
   122d8:	movw	r3, #48264	; 0xbc88
   122dc:	movt	r3, #1
   122e0:	movw	r2, #48304	; 0xbcb0
   122e4:	movt	r2, #1
   122e8:	mov	r0, #1
   122ec:	bl	1117c <__printf_chk@plt>
   122f0:	mov	r1, #0
   122f4:	mov	r0, #5
   122f8:	bl	111d0 <setlocale@plt>
   122fc:	cmp	r0, #0
   12300:	movweq	r5, #47344	; 0xb8f0
   12304:	movteq	r5, #1
   12308:	beq	1232c <ftello64@plt+0x10cc>
   1230c:	movw	r1, #48320	; 0xbcc0
   12310:	movt	r1, #1
   12314:	mov	r2, #3
   12318:	movw	r5, #47344	; 0xb8f0
   1231c:	movt	r5, #1
   12320:	bl	11230 <strncmp@plt>
   12324:	cmp	r0, #0
   12328:	bne	12474 <ftello64@plt+0x1214>
   1232c:	mov	r2, #5
   12330:	movw	r1, #48396	; 0xbd0c
   12334:	movt	r1, #1
   12338:	mov	r0, #0
   1233c:	bl	11020 <dcgettext@plt>
   12340:	mov	r1, r0
   12344:	movw	r3, #47344	; 0xb8f0
   12348:	movt	r3, #1
   1234c:	movw	r2, #48264	; 0xbc88
   12350:	movt	r2, #1
   12354:	mov	r0, #1
   12358:	bl	1117c <__printf_chk@plt>
   1235c:	mov	r2, #5
   12360:	movw	r1, #48424	; 0xbd28
   12364:	movt	r1, #1
   12368:	mov	r0, #0
   1236c:	bl	11020 <dcgettext@plt>
   12370:	movw	r2, #48828	; 0xbebc
   12374:	movt	r2, #1
   12378:	cmp	r4, r5
   1237c:	movw	r3, #50352	; 0xc4b0
   12380:	movt	r3, #1
   12384:	mov	r1, r0
   12388:	moveq	r3, r2
   1238c:	mov	r2, r4
   12390:	mov	r0, #1
   12394:	bl	1117c <__printf_chk@plt>
   12398:	b	12150 <ftello64@plt+0xef0>
   1239c:	ldr	r1, [r4, #8]!
   123a0:	cmp	r1, #0
   123a4:	beq	122b4 <ftello64@plt+0x1054>
   123a8:	mov	r0, r5
   123ac:	bl	10f84 <strcmp@plt>
   123b0:	cmp	r0, #0
   123b4:	bne	1239c <ftello64@plt+0x113c>
   123b8:	b	122b4 <ftello64@plt+0x1054>
   123bc:	mov	r0, r4
   123c0:	bl	11020 <dcgettext@plt>
   123c4:	mov	r1, r0
   123c8:	movw	r3, #48264	; 0xbc88
   123cc:	movt	r3, #1
   123d0:	movw	r2, #48304	; 0xbcb0
   123d4:	movt	r2, #1
   123d8:	mov	r0, #1
   123dc:	bl	1117c <__printf_chk@plt>
   123e0:	mov	r1, r4
   123e4:	mov	r0, #5
   123e8:	bl	111d0 <setlocale@plt>
   123ec:	cmp	r0, #0
   123f0:	beq	1240c <ftello64@plt+0x11ac>
   123f4:	movw	r1, #48320	; 0xbcc0
   123f8:	movt	r1, #1
   123fc:	mov	r2, #3
   12400:	bl	11230 <strncmp@plt>
   12404:	cmp	r0, #0
   12408:	bne	12468 <ftello64@plt+0x1208>
   1240c:	mov	r2, #5
   12410:	movw	r1, #48396	; 0xbd0c
   12414:	movt	r1, #1
   12418:	mov	r0, #0
   1241c:	bl	11020 <dcgettext@plt>
   12420:	mov	r1, r0
   12424:	movw	r3, #47344	; 0xb8f0
   12428:	movt	r3, #1
   1242c:	movw	r2, #48264	; 0xbc88
   12430:	movt	r2, #1
   12434:	mov	r0, #1
   12438:	bl	1117c <__printf_chk@plt>
   1243c:	movw	r1, #48424	; 0xbd28
   12440:	movt	r1, #1
   12444:	mov	r2, #5
   12448:	mov	r0, #0
   1244c:	bl	11020 <dcgettext@plt>
   12450:	movw	r4, #47344	; 0xb8f0
   12454:	movt	r4, #1
   12458:	movw	r3, #48828	; 0xbebc
   1245c:	movt	r3, #1
   12460:	mov	r1, r0
   12464:	b	1238c <ftello64@plt+0x112c>
   12468:	movw	r5, #47344	; 0xb8f0
   1246c:	movt	r5, #1
   12470:	mov	r4, r5
   12474:	mov	r2, #5
   12478:	movw	r1, #48324	; 0xbcc4
   1247c:	movt	r1, #1
   12480:	mov	r0, #0
   12484:	bl	11020 <dcgettext@plt>
   12488:	ldr	r1, [r7]
   1248c:	bl	10f6c <fputs_unlocked@plt>
   12490:	b	1232c <ftello64@plt+0x10cc>
   12494:	movw	r3, #53648	; 0xd190
   12498:	movt	r3, #2
   1249c:	str	r0, [r3]
   124a0:	bx	lr
   124a4:	movw	r3, #53648	; 0xd190
   124a8:	movt	r3, #2
   124ac:	strb	r0, [r3, #4]
   124b0:	bx	lr
   124b4:	movw	r3, #53636	; 0xd184
   124b8:	movt	r3, #2
   124bc:	strd	r4, [sp, #-16]!
   124c0:	ldr	r0, [r3]
   124c4:	str	r6, [sp, #8]
   124c8:	str	lr, [sp, #12]
   124cc:	sub	sp, sp, #8
   124d0:	bl	1997c <ftello64@plt+0x871c>
   124d4:	cmp	r0, #0
   124d8:	beq	12504 <ftello64@plt+0x12a4>
   124dc:	movw	r4, #53648	; 0xd190
   124e0:	movt	r4, #2
   124e4:	ldrb	r6, [r4, #4]
   124e8:	bl	1114c <__errno_location@plt>
   124ec:	mov	r5, r0
   124f0:	cmp	r6, #0
   124f4:	beq	12530 <ftello64@plt+0x12d0>
   124f8:	ldr	r3, [r0]
   124fc:	cmp	r3, #32
   12500:	bne	12530 <ftello64@plt+0x12d0>
   12504:	movw	r3, #53624	; 0xd178
   12508:	movt	r3, #2
   1250c:	ldr	r0, [r3]
   12510:	bl	1997c <ftello64@plt+0x871c>
   12514:	cmp	r0, #0
   12518:	bne	12578 <ftello64@plt+0x1318>
   1251c:	add	sp, sp, #8
   12520:	ldrd	r4, [sp]
   12524:	ldr	r6, [sp, #8]
   12528:	add	sp, sp, #12
   1252c:	pop	{pc}		; (ldr pc, [sp], #4)
   12530:	movw	r1, #48784	; 0xbe90
   12534:	movt	r1, #1
   12538:	mov	r2, #5
   1253c:	mov	r0, #0
   12540:	bl	11020 <dcgettext@plt>
   12544:	mov	r6, r0
   12548:	ldr	r0, [r4]
   1254c:	cmp	r0, #0
   12550:	beq	12588 <ftello64@plt+0x1328>
   12554:	ldr	r4, [r5]
   12558:	bl	15a54 <ftello64@plt+0x47f4>
   1255c:	mov	r3, r0
   12560:	movw	r2, #48564	; 0xbdb4
   12564:	movt	r2, #1
   12568:	mov	r0, #0
   1256c:	str	r6, [sp]
   12570:	mov	r1, r4
   12574:	bl	110bc <error@plt>
   12578:	movw	r3, #53540	; 0xd124
   1257c:	movt	r3, #2
   12580:	ldr	r0, [r3]
   12584:	bl	10fc0 <_exit@plt>
   12588:	mov	r3, r6
   1258c:	movw	r2, #48568	; 0xbdb8
   12590:	movt	r2, #1
   12594:	ldr	r1, [r5]
   12598:	bl	110bc <error@plt>
   1259c:	b	12578 <ftello64@plt+0x1318>
   125a0:	b	10f90 <posix_fadvise64@plt>
   125a4:	cmp	r0, #0
   125a8:	bxeq	lr
   125ac:	str	r4, [sp, #-16]!
   125b0:	mov	r4, r1
   125b4:	strd	r6, [sp, #4]
   125b8:	mov	r6, #0
   125bc:	mov	r7, #0
   125c0:	str	lr, [sp, #12]
   125c4:	sub	sp, sp, #16
   125c8:	bl	11188 <fileno@plt>
   125cc:	mov	r2, r6
   125d0:	mov	r3, r7
   125d4:	strd	r6, [sp]
   125d8:	str	r4, [sp, #8]
   125dc:	bl	10f90 <posix_fadvise64@plt>
   125e0:	add	sp, sp, #16
   125e4:	ldr	r4, [sp]
   125e8:	ldrd	r6, [sp, #4]
   125ec:	add	sp, sp, #12
   125f0:	pop	{pc}		; (ldr pc, [sp], #4)
   125f4:	strd	r4, [sp, #-12]!
   125f8:	mov	r4, r0
   125fc:	str	lr, [sp, #8]
   12600:	sub	sp, sp, #12
   12604:	bl	11188 <fileno@plt>
   12608:	cmp	r0, #0
   1260c:	mov	r0, r4
   12610:	blt	12694 <ftello64@plt+0x1434>
   12614:	bl	110ec <__freading@plt>
   12618:	cmp	r0, #0
   1261c:	bne	12660 <ftello64@plt+0x1400>
   12620:	mov	r0, r4
   12624:	bl	126a8 <ftello64@plt+0x1448>
   12628:	cmp	r0, #0
   1262c:	beq	12690 <ftello64@plt+0x1430>
   12630:	bl	1114c <__errno_location@plt>
   12634:	mov	r5, r0
   12638:	mov	r0, r4
   1263c:	ldr	r4, [r5]
   12640:	bl	111a0 <fclose@plt>
   12644:	cmp	r4, #0
   12648:	mvnne	r0, #0
   1264c:	strne	r4, [r5]
   12650:	add	sp, sp, #12
   12654:	ldrd	r4, [sp]
   12658:	add	sp, sp, #8
   1265c:	pop	{pc}		; (ldr pc, [sp], #4)
   12660:	mov	r0, r4
   12664:	bl	11188 <fileno@plt>
   12668:	mov	r1, #1
   1266c:	mov	r2, #0
   12670:	mov	r3, #0
   12674:	str	r1, [sp]
   12678:	bl	11080 <lseek64@plt>
   1267c:	mvn	r3, #0
   12680:	mvn	r2, #0
   12684:	cmp	r1, r3
   12688:	cmpeq	r0, r2
   1268c:	bne	12620 <ftello64@plt+0x13c0>
   12690:	mov	r0, r4
   12694:	add	sp, sp, #12
   12698:	ldrd	r4, [sp]
   1269c:	ldr	lr, [sp, #8]
   126a0:	add	sp, sp, #12
   126a4:	b	111a0 <fclose@plt>
   126a8:	str	r4, [sp, #-8]!
   126ac:	subs	r4, r0, #0
   126b0:	str	lr, [sp, #4]
   126b4:	sub	sp, sp, #8
   126b8:	beq	126d4 <ftello64@plt+0x1474>
   126bc:	bl	110ec <__freading@plt>
   126c0:	cmp	r0, #0
   126c4:	beq	126d4 <ftello64@plt+0x1474>
   126c8:	ldr	r3, [r4]
   126cc:	tst	r3, #256	; 0x100
   126d0:	bne	126ec <ftello64@plt+0x148c>
   126d4:	mov	r0, r4
   126d8:	add	sp, sp, #8
   126dc:	ldr	r4, [sp]
   126e0:	ldr	lr, [sp, #4]
   126e4:	add	sp, sp, #8
   126e8:	b	10f9c <fflush@plt>
   126ec:	mov	r1, #1
   126f0:	mov	r2, #0
   126f4:	mov	r3, #0
   126f8:	mov	r0, r4
   126fc:	str	r1, [sp]
   12700:	bl	12918 <ftello64@plt+0x16b8>
   12704:	b	126d4 <ftello64@plt+0x1474>
   12708:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1270c:	mov	r5, r2
   12710:	strd	r6, [sp, #8]
   12714:	strd	r8, [sp, #16]
   12718:	mov	r9, r0
   1271c:	mov	r0, r2
   12720:	str	sl, [sp, #24]
   12724:	mov	sl, r1
   12728:	str	lr, [sp, #28]
   1272c:	bl	11188 <fileno@plt>
   12730:	mov	r4, r0
   12734:	bl	1114c <__errno_location@plt>
   12738:	cmp	r4, #1
   1273c:	mov	r8, r0
   12740:	beq	128c8 <ftello64@plt+0x1668>
   12744:	cmp	r4, #2
   12748:	beq	12880 <ftello64@plt+0x1620>
   1274c:	cmp	r4, #0
   12750:	beq	12824 <ftello64@plt+0x15c4>
   12754:	mov	r1, #2
   12758:	mov	r0, r1
   1275c:	bl	1102c <dup2@plt>
   12760:	subs	r4, r0, #2
   12764:	movne	r4, #1
   12768:	mov	r1, #1
   1276c:	mov	r0, r1
   12770:	bl	1102c <dup2@plt>
   12774:	subs	r7, r0, #1
   12778:	movne	r7, #1
   1277c:	mov	r1, #0
   12780:	mov	r0, r1
   12784:	bl	1102c <dup2@plt>
   12788:	subs	r6, r0, #0
   1278c:	beq	127c0 <ftello64@plt+0x1560>
   12790:	movw	r0, #49032	; 0xbf88
   12794:	movt	r0, #1
   12798:	mov	r1, #0
   1279c:	bl	110c8 <open64@plt>
   127a0:	cmp	r0, #0
   127a4:	beq	127bc <ftello64@plt+0x155c>
   127a8:	bge	128e8 <ftello64@plt+0x1688>
   127ac:	mov	r6, #1
   127b0:	mov	r5, #0
   127b4:	ldr	r9, [r8]
   127b8:	b	12844 <ftello64@plt+0x15e4>
   127bc:	mov	r6, #1
   127c0:	cmp	r7, #0
   127c4:	bne	12888 <ftello64@plt+0x1628>
   127c8:	cmp	r4, #0
   127cc:	beq	1282c <ftello64@plt+0x15cc>
   127d0:	movw	r0, #49032	; 0xbf88
   127d4:	movt	r0, #1
   127d8:	mov	r1, #0
   127dc:	bl	110c8 <open64@plt>
   127e0:	cmp	r0, #2
   127e4:	beq	1282c <ftello64@plt+0x15cc>
   127e8:	cmp	r0, #0
   127ec:	bge	128d4 <ftello64@plt+0x1674>
   127f0:	ldr	r9, [r8]
   127f4:	mov	r5, #0
   127f8:	mov	r0, #2
   127fc:	bl	11248 <close@plt>
   12800:	cmp	r7, #0
   12804:	beq	12854 <ftello64@plt+0x15f4>
   12808:	mov	r0, #1
   1280c:	bl	11248 <close@plt>
   12810:	cmp	r6, #0
   12814:	beq	1285c <ftello64@plt+0x15fc>
   12818:	mov	r0, #0
   1281c:	bl	11248 <close@plt>
   12820:	b	1285c <ftello64@plt+0x15fc>
   12824:	mov	r7, r4
   12828:	mov	r6, r4
   1282c:	mov	r2, r5
   12830:	mov	r0, r9
   12834:	mov	r1, sl
   12838:	bl	11104 <freopen64@plt>
   1283c:	ldr	r9, [r8]
   12840:	mov	r5, r0
   12844:	cmp	r4, #0
   12848:	bne	127f8 <ftello64@plt+0x1598>
   1284c:	cmp	r7, #0
   12850:	bne	12808 <ftello64@plt+0x15a8>
   12854:	cmp	r6, #0
   12858:	bne	12818 <ftello64@plt+0x15b8>
   1285c:	cmp	r5, #0
   12860:	mov	r0, r5
   12864:	ldrd	r4, [sp]
   12868:	streq	r9, [r8]
   1286c:	ldrd	r6, [sp, #8]
   12870:	ldrd	r8, [sp, #16]
   12874:	ldr	sl, [sp, #24]
   12878:	add	sp, sp, #28
   1287c:	pop	{pc}		; (ldr pc, [sp], #4)
   12880:	mov	r4, #0
   12884:	b	12768 <ftello64@plt+0x1508>
   12888:	movw	r0, #49032	; 0xbf88
   1288c:	movt	r0, #1
   12890:	mov	r1, #0
   12894:	bl	110c8 <open64@plt>
   12898:	cmp	r0, #1
   1289c:	beq	127c8 <ftello64@plt+0x1568>
   128a0:	cmp	r0, #0
   128a4:	bge	12904 <ftello64@plt+0x16a4>
   128a8:	ldr	r9, [r8]
   128ac:	cmp	r4, #0
   128b0:	moveq	r5, r4
   128b4:	beq	12808 <ftello64@plt+0x15a8>
   128b8:	mov	r0, #2
   128bc:	mov	r5, #0
   128c0:	bl	11248 <close@plt>
   128c4:	b	12808 <ftello64@plt+0x15a8>
   128c8:	mov	r4, #0
   128cc:	mov	r7, r4
   128d0:	b	1277c <ftello64@plt+0x151c>
   128d4:	bl	11248 <close@plt>
   128d8:	mov	r3, #9
   128dc:	mov	r9, r3
   128e0:	str	r3, [r8]
   128e4:	b	127f4 <ftello64@plt+0x1594>
   128e8:	bl	11248 <close@plt>
   128ec:	mov	r3, #9
   128f0:	mov	r6, #1
   128f4:	mov	r9, r3
   128f8:	mov	r5, #0
   128fc:	str	r3, [r8]
   12900:	b	12844 <ftello64@plt+0x15e4>
   12904:	bl	11248 <close@plt>
   12908:	mov	r3, #9
   1290c:	mov	r9, r3
   12910:	str	r3, [r8]
   12914:	b	128ac <ftello64@plt+0x164c>
   12918:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1291c:	mov	r4, r0
   12920:	ldr	ip, [r0, #4]
   12924:	strd	r6, [sp, #8]
   12928:	str	lr, [sp, #20]
   1292c:	ldr	lr, [r0, #8]
   12930:	str	r8, [sp, #16]
   12934:	sub	sp, sp, #8
   12938:	ldr	r5, [sp, #32]
   1293c:	cmp	lr, ip
   12940:	beq	12968 <ftello64@plt+0x1708>
   12944:	mov	r0, r4
   12948:	str	r5, [sp, #32]
   1294c:	add	sp, sp, #8
   12950:	ldrd	r4, [sp]
   12954:	ldrd	r6, [sp, #8]
   12958:	ldr	r8, [sp, #16]
   1295c:	ldr	lr, [sp, #20]
   12960:	add	sp, sp, #24
   12964:	b	111ac <fseeko64@plt>
   12968:	ldr	ip, [r0, #16]
   1296c:	ldr	lr, [r0, #20]
   12970:	cmp	lr, ip
   12974:	bne	12944 <ftello64@plt+0x16e4>
   12978:	ldr	r8, [r0, #36]	; 0x24
   1297c:	cmp	r8, #0
   12980:	bne	12944 <ftello64@plt+0x16e4>
   12984:	mov	r6, r2
   12988:	mov	r7, r3
   1298c:	bl	11188 <fileno@plt>
   12990:	mov	r2, r6
   12994:	mov	r3, r7
   12998:	str	r5, [sp]
   1299c:	bl	11080 <lseek64@plt>
   129a0:	mvn	r3, #0
   129a4:	mvn	r2, #0
   129a8:	cmp	r1, r3
   129ac:	cmpeq	r0, r2
   129b0:	beq	129e0 <ftello64@plt+0x1780>
   129b4:	ldr	r3, [r4]
   129b8:	strd	r0, [r4, #80]	; 0x50
   129bc:	bic	r3, r3, #16
   129c0:	str	r3, [r4]
   129c4:	mov	r0, r8
   129c8:	add	sp, sp, #8
   129cc:	ldrd	r4, [sp]
   129d0:	ldrd	r6, [sp, #8]
   129d4:	ldr	r8, [sp, #16]
   129d8:	add	sp, sp, #20
   129dc:	pop	{pc}		; (ldr pc, [sp], #4)
   129e0:	mvn	r8, #0
   129e4:	b	129c4 <ftello64@plt+0x1764>
   129e8:	mov	r3, #0
   129ec:	str	r3, [r0]
   129f0:	str	r3, [r0, #4]
   129f4:	str	r3, [r0, #8]
   129f8:	bx	lr
   129fc:	ldr	r3, [r1]
   12a00:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12a04:	strd	r6, [sp, #8]
   12a08:	strd	sl, [sp, #24]
   12a0c:	ldr	fp, [r0]
   12a10:	tst	r3, #16
   12a14:	strd	r8, [sp, #16]
   12a18:	ldr	sl, [r0, #8]
   12a1c:	str	lr, [sp, #32]
   12a20:	sub	sp, sp, #12
   12a24:	add	fp, sl, fp
   12a28:	bne	12b1c <ftello64@plt+0x18bc>
   12a2c:	mov	r5, r0
   12a30:	mov	r6, r1
   12a34:	mov	r4, sl
   12a38:	mov	r9, #1
   12a3c:	b	12a64 <ftello64@plt+0x1804>
   12a40:	add	r2, r3, #1
   12a44:	str	r2, [r6, #4]
   12a48:	ldrb	r7, [r3]
   12a4c:	mov	r8, r7
   12a50:	cmp	r4, fp
   12a54:	beq	12ab8 <ftello64@plt+0x1858>
   12a58:	cmp	r8, #10
   12a5c:	strb	r7, [r4], #1
   12a60:	beq	12af4 <ftello64@plt+0x1894>
   12a64:	ldr	r3, [r6, #4]
   12a68:	ldr	r2, [r6, #8]
   12a6c:	cmp	r3, r2
   12a70:	bcc	12a40 <ftello64@plt+0x17e0>
   12a74:	mov	r0, r6
   12a78:	bl	111c4 <__uflow@plt>
   12a7c:	cmn	r0, #1
   12a80:	mov	r8, r0
   12a84:	bne	12b24 <ftello64@plt+0x18c4>
   12a88:	cmp	sl, r4
   12a8c:	beq	12b1c <ftello64@plt+0x18bc>
   12a90:	ldr	r3, [r6]
   12a94:	tst	r3, #32
   12a98:	bne	12b1c <ftello64@plt+0x18bc>
   12a9c:	ldrb	r3, [r4, #-1]
   12aa0:	cmp	r3, #10
   12aa4:	beq	12af4 <ftello64@plt+0x1894>
   12aa8:	cmp	r4, fp
   12aac:	bne	12aec <ftello64@plt+0x188c>
   12ab0:	mov	r7, #10
   12ab4:	mov	r8, r7
   12ab8:	mov	r0, sl
   12abc:	mvn	r3, #0
   12ac0:	str	r9, [sp]
   12ac4:	mov	r2, #1
   12ac8:	mov	r1, r5
   12acc:	ldr	r4, [r5]
   12ad0:	bl	18580 <ftello64@plt+0x7320>
   12ad4:	ldr	fp, [r5]
   12ad8:	mov	sl, r0
   12adc:	str	r0, [r5, #8]
   12ae0:	add	r4, r0, r4
   12ae4:	add	fp, r0, fp
   12ae8:	b	12a58 <ftello64@plt+0x17f8>
   12aec:	mov	r3, #10
   12af0:	strb	r3, [r4], #1
   12af4:	sub	r4, r4, sl
   12af8:	mov	r0, r5
   12afc:	str	r4, [r5, #4]
   12b00:	add	sp, sp, #12
   12b04:	ldrd	r4, [sp]
   12b08:	ldrd	r6, [sp, #8]
   12b0c:	ldrd	r8, [sp, #16]
   12b10:	ldrd	sl, [sp, #24]
   12b14:	add	sp, sp, #32
   12b18:	pop	{pc}		; (ldr pc, [sp], #4)
   12b1c:	mov	r0, #0
   12b20:	b	12b00 <ftello64@plt+0x18a0>
   12b24:	uxtb	r7, r0
   12b28:	b	12a50 <ftello64@plt+0x17f0>
   12b2c:	ldr	ip, [r1]
   12b30:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12b34:	ldr	r3, [r0]
   12b38:	strd	r6, [sp, #8]
   12b3c:	strd	sl, [sp, #24]
   12b40:	ldr	fp, [r0, #8]
   12b44:	tst	ip, #16
   12b48:	strd	r8, [sp, #16]
   12b4c:	str	lr, [sp, #32]
   12b50:	sub	sp, sp, #12
   12b54:	add	r9, fp, r3
   12b58:	bne	12c48 <ftello64@plt+0x19e8>
   12b5c:	mov	r8, r2
   12b60:	mov	r7, r0
   12b64:	mov	r5, r1
   12b68:	mov	r4, fp
   12b6c:	b	12b94 <ftello64@plt+0x1934>
   12b70:	add	r1, r3, #1
   12b74:	str	r1, [r5, #4]
   12b78:	ldrb	r6, [r3]
   12b7c:	mov	sl, r6
   12b80:	cmp	r4, r9
   12b84:	beq	12be8 <ftello64@plt+0x1988>
   12b88:	cmp	r8, sl
   12b8c:	strb	r6, [r4], #1
   12b90:	beq	12c20 <ftello64@plt+0x19c0>
   12b94:	ldr	r3, [r5, #4]
   12b98:	ldr	r1, [r5, #8]
   12b9c:	cmp	r3, r1
   12ba0:	bcc	12b70 <ftello64@plt+0x1910>
   12ba4:	mov	r0, r5
   12ba8:	bl	111c4 <__uflow@plt>
   12bac:	cmn	r0, #1
   12bb0:	mov	sl, r0
   12bb4:	bne	12c50 <ftello64@plt+0x19f0>
   12bb8:	cmp	fp, r4
   12bbc:	beq	12c48 <ftello64@plt+0x19e8>
   12bc0:	ldr	r3, [r5]
   12bc4:	tst	r3, #32
   12bc8:	bne	12c48 <ftello64@plt+0x19e8>
   12bcc:	ldrb	r3, [r4, #-1]
   12bd0:	cmp	r3, r8
   12bd4:	beq	12c20 <ftello64@plt+0x19c0>
   12bd8:	cmp	r4, r9
   12bdc:	mov	sl, r8
   12be0:	bne	12c1c <ftello64@plt+0x19bc>
   12be4:	mov	r6, r8
   12be8:	mov	r2, #1
   12bec:	mov	r0, fp
   12bf0:	mvn	r3, #0
   12bf4:	mov	r1, r7
   12bf8:	str	r2, [sp]
   12bfc:	ldr	r4, [r7]
   12c00:	bl	18580 <ftello64@plt+0x7320>
   12c04:	ldr	r2, [r7]
   12c08:	mov	fp, r0
   12c0c:	str	r0, [r7, #8]
   12c10:	add	r4, r0, r4
   12c14:	add	r9, r0, r2
   12c18:	b	12b88 <ftello64@plt+0x1928>
   12c1c:	strb	r8, [r4], #1
   12c20:	sub	r4, r4, fp
   12c24:	mov	r0, r7
   12c28:	str	r4, [r7, #4]
   12c2c:	add	sp, sp, #12
   12c30:	ldrd	r4, [sp]
   12c34:	ldrd	r6, [sp, #8]
   12c38:	ldrd	r8, [sp, #16]
   12c3c:	ldrd	sl, [sp, #24]
   12c40:	add	sp, sp, #32
   12c44:	pop	{pc}		; (ldr pc, [sp], #4)
   12c48:	mov	r0, #0
   12c4c:	b	12c2c <ftello64@plt+0x19cc>
   12c50:	uxtb	r6, r0
   12c54:	b	12b80 <ftello64@plt+0x1920>
   12c58:	ldr	r0, [r0, #8]
   12c5c:	b	19ab0 <ftello64@plt+0x8850>
   12c60:	strd	r4, [sp, #-16]!
   12c64:	subs	r4, r0, #0
   12c68:	str	r6, [sp, #8]
   12c6c:	str	lr, [sp, #12]
   12c70:	beq	12d08 <ftello64@plt+0x1aa8>
   12c74:	mov	r1, #47	; 0x2f
   12c78:	bl	111e8 <strrchr@plt>
   12c7c:	subs	r5, r0, #0
   12c80:	beq	12ce0 <ftello64@plt+0x1a80>
   12c84:	add	r6, r5, #1
   12c88:	sub	r3, r6, r4
   12c8c:	cmp	r3, #6
   12c90:	ble	12ce0 <ftello64@plt+0x1a80>
   12c94:	movw	r1, #49100	; 0xbfcc
   12c98:	movt	r1, #1
   12c9c:	mov	r2, #7
   12ca0:	sub	r0, r5, #6
   12ca4:	bl	11230 <strncmp@plt>
   12ca8:	cmp	r0, #0
   12cac:	bne	12ce0 <ftello64@plt+0x1a80>
   12cb0:	movw	r1, #49108	; 0xbfd4
   12cb4:	movt	r1, #1
   12cb8:	mov	r2, #3
   12cbc:	mov	r0, r6
   12cc0:	bl	11230 <strncmp@plt>
   12cc4:	cmp	r0, #0
   12cc8:	movne	r4, r6
   12ccc:	bne	12ce0 <ftello64@plt+0x1a80>
   12cd0:	add	r4, r5, #4
   12cd4:	movw	r3, #53608	; 0xd168
   12cd8:	movt	r3, #2
   12cdc:	str	r4, [r3]
   12ce0:	movw	r2, #53656	; 0xd198
   12ce4:	movt	r2, #2
   12ce8:	ldr	r6, [sp, #8]
   12cec:	movw	r3, #53612	; 0xd16c
   12cf0:	movt	r3, #2
   12cf4:	str	r4, [r2]
   12cf8:	str	r4, [r3]
   12cfc:	ldrd	r4, [sp]
   12d00:	add	sp, sp, #12
   12d04:	pop	{pc}		; (ldr pc, [sp], #4)
   12d08:	movw	r3, #53624	; 0xd178
   12d0c:	movt	r3, #2
   12d10:	movw	r0, #49044	; 0xbf94
   12d14:	movt	r0, #1
   12d18:	ldr	r3, [r3]
   12d1c:	mov	r2, #55	; 0x37
   12d20:	mov	r1, #1
   12d24:	bl	11074 <fwrite@plt>
   12d28:	bl	1123c <abort@plt>
   12d2c:	mov	r2, #5
   12d30:	strd	r4, [sp, #-16]!
   12d34:	mov	r5, r0
   12d38:	str	r6, [sp, #8]
   12d3c:	mov	r6, r1
   12d40:	mov	r1, r0
   12d44:	mov	r0, #0
   12d48:	str	lr, [sp, #12]
   12d4c:	bl	11020 <dcgettext@plt>
   12d50:	cmp	r5, r0
   12d54:	mov	r4, r0
   12d58:	beq	12d70 <ftello64@plt+0x1b10>
   12d5c:	mov	r0, r4
   12d60:	ldrd	r4, [sp]
   12d64:	ldr	r6, [sp, #8]
   12d68:	add	sp, sp, #12
   12d6c:	pop	{pc}		; (ldr pc, [sp], #4)
   12d70:	bl	1b218 <ftello64@plt+0x9fb8>
   12d74:	ldrb	r3, [r0]
   12d78:	bic	r3, r3, #32
   12d7c:	cmp	r3, #85	; 0x55
   12d80:	bne	12de8 <ftello64@plt+0x1b88>
   12d84:	ldrb	r3, [r0, #1]
   12d88:	bic	r3, r3, #32
   12d8c:	cmp	r3, #84	; 0x54
   12d90:	bne	12e68 <ftello64@plt+0x1c08>
   12d94:	ldrb	r3, [r0, #2]
   12d98:	bic	r3, r3, #32
   12d9c:	cmp	r3, #70	; 0x46
   12da0:	bne	12e68 <ftello64@plt+0x1c08>
   12da4:	ldrb	r3, [r0, #3]
   12da8:	cmp	r3, #45	; 0x2d
   12dac:	bne	12e68 <ftello64@plt+0x1c08>
   12db0:	ldrb	r3, [r0, #4]
   12db4:	cmp	r3, #56	; 0x38
   12db8:	bne	12e68 <ftello64@plt+0x1c08>
   12dbc:	ldrb	r3, [r0, #5]
   12dc0:	cmp	r3, #0
   12dc4:	bne	12e68 <ftello64@plt+0x1c08>
   12dc8:	ldrb	r2, [r4]
   12dcc:	movw	r3, #49200	; 0xc030
   12dd0:	movt	r3, #1
   12dd4:	movw	r4, #49212	; 0xc03c
   12dd8:	movt	r4, #1
   12ddc:	cmp	r2, #96	; 0x60
   12de0:	movne	r4, r3
   12de4:	b	12d5c <ftello64@plt+0x1afc>
   12de8:	cmp	r3, #71	; 0x47
   12dec:	bne	12e68 <ftello64@plt+0x1c08>
   12df0:	ldrb	r3, [r0, #1]
   12df4:	bic	r3, r3, #32
   12df8:	cmp	r3, #66	; 0x42
   12dfc:	bne	12e68 <ftello64@plt+0x1c08>
   12e00:	ldrb	r3, [r0, #2]
   12e04:	cmp	r3, #49	; 0x31
   12e08:	bne	12e68 <ftello64@plt+0x1c08>
   12e0c:	ldrb	r3, [r0, #3]
   12e10:	cmp	r3, #56	; 0x38
   12e14:	bne	12e68 <ftello64@plt+0x1c08>
   12e18:	ldrb	r3, [r0, #4]
   12e1c:	cmp	r3, #48	; 0x30
   12e20:	bne	12e68 <ftello64@plt+0x1c08>
   12e24:	ldrb	r3, [r0, #5]
   12e28:	cmp	r3, #51	; 0x33
   12e2c:	bne	12e68 <ftello64@plt+0x1c08>
   12e30:	ldrb	r3, [r0, #6]
   12e34:	cmp	r3, #48	; 0x30
   12e38:	bne	12e68 <ftello64@plt+0x1c08>
   12e3c:	ldrb	r3, [r0, #7]
   12e40:	cmp	r3, #0
   12e44:	bne	12e68 <ftello64@plt+0x1c08>
   12e48:	ldrb	r2, [r4]
   12e4c:	movw	r3, #49204	; 0xc034
   12e50:	movt	r3, #1
   12e54:	movw	r4, #49208	; 0xc038
   12e58:	movt	r4, #1
   12e5c:	cmp	r2, #96	; 0x60
   12e60:	movne	r4, r3
   12e64:	b	12d5c <ftello64@plt+0x1afc>
   12e68:	movw	r3, #49216	; 0xc040
   12e6c:	movt	r3, #1
   12e70:	cmp	r6, #9
   12e74:	movw	r4, #49196	; 0xc02c
   12e78:	movt	r4, #1
   12e7c:	movne	r4, r3
   12e80:	b	12d5c <ftello64@plt+0x1afc>
   12e84:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12e88:	strd	r6, [sp, #8]
   12e8c:	strd	r8, [sp, #16]
   12e90:	mov	r8, r3
   12e94:	strd	sl, [sp, #24]
   12e98:	mov	fp, r0
   12e9c:	mov	sl, r1
   12ea0:	str	lr, [sp, #32]
   12ea4:	sub	sp, sp, #140	; 0x8c
   12ea8:	ldr	r3, [sp, #180]	; 0xb4
   12eac:	str	r2, [sp, #28]
   12eb0:	and	r4, r3, #2
   12eb4:	ubfx	r3, r3, #1, #1
   12eb8:	str	r3, [sp, #44]	; 0x2c
   12ebc:	bl	1108c <__ctype_get_mb_cur_max@plt>
   12ec0:	ldr	r3, [sp, #176]	; 0xb0
   12ec4:	str	r0, [sp, #76]	; 0x4c
   12ec8:	cmp	r3, #10
   12ecc:	ldrls	pc, [pc, r3, lsl #2]
   12ed0:	b	1486c <ftello64@plt+0x360c>
   12ed4:	andeq	r3, r1, r4, asr r3
   12ed8:	andeq	r3, r1, r0, ror r4
   12edc:	andeq	r3, r1, ip, ror #19
   12ee0:	ldrdeq	r3, [r1], -ip
   12ee4:	andeq	r3, r1, ip, asr r2
   12ee8:	ldrdeq	r3, [r1], -r8
   12eec:			; <UNDEFINED> instruction: 0x000133b0
   12ef0:	andeq	r3, r1, r8, lsl r4
   12ef4:	andeq	r2, r1, r0, lsl #30
   12ef8:	andeq	r2, r1, r0, lsl #30
   12efc:	andeq	r2, r1, r0, lsl #30
   12f00:	ldr	r3, [sp, #176]	; 0xb0
   12f04:	cmp	r3, #10
   12f08:	beq	12f34 <ftello64@plt+0x1cd4>
   12f0c:	mov	r1, r3
   12f10:	movw	r0, #49220	; 0xc044
   12f14:	movt	r0, #1
   12f18:	bl	12d2c <ftello64@plt+0x1acc>
   12f1c:	str	r0, [sp, #188]	; 0xbc
   12f20:	movw	r0, #49216	; 0xc040
   12f24:	movt	r0, #1
   12f28:	ldr	r1, [sp, #176]	; 0xb0
   12f2c:	bl	12d2c <ftello64@plt+0x1acc>
   12f30:	str	r0, [sp, #192]	; 0xc0
   12f34:	cmp	r4, #0
   12f38:	movne	r4, #0
   12f3c:	beq	145f8 <ftello64@plt+0x3398>
   12f40:	mov	r5, #0
   12f44:	ldr	r0, [sp, #192]	; 0xc0
   12f48:	mov	r9, r5
   12f4c:	str	r5, [sp, #64]	; 0x40
   12f50:	bl	11134 <strlen@plt>
   12f54:	mov	r3, #1
   12f58:	ldr	r2, [sp, #44]	; 0x2c
   12f5c:	cmp	r0, r5
   12f60:	moveq	r2, r5
   12f64:	str	r3, [sp, #32]
   12f68:	str	r3, [sp, #48]	; 0x30
   12f6c:	str	r5, [sp, #52]	; 0x34
   12f70:	str	r3, [sp, #60]	; 0x3c
   12f74:	ldr	r3, [sp, #180]	; 0xb4
   12f78:	str	r0, [sp, #56]	; 0x38
   12f7c:	str	r5, [sp, #68]	; 0x44
   12f80:	str	r5, [sp, #80]	; 0x50
   12f84:	str	r5, [sp, #84]	; 0x54
   12f88:	and	r3, r3, #1
   12f8c:	str	r2, [sp, #88]	; 0x58
   12f90:	str	r3, [sp, #92]	; 0x5c
   12f94:	ldr	r3, [sp, #180]	; 0xb4
   12f98:	and	r3, r3, #4
   12f9c:	str	r3, [sp, #96]	; 0x60
   12fa0:	ldr	r3, [sp, #192]	; 0xc0
   12fa4:	str	r3, [sp, #72]	; 0x48
   12fa8:	mov	r3, fp
   12fac:	mov	r7, #0
   12fb0:	mov	fp, r9
   12fb4:	mov	r9, r3
   12fb8:	cmn	r8, #1
   12fbc:	beq	135c0 <ftello64@plt+0x2360>
   12fc0:	subs	r6, r8, r7
   12fc4:	movne	r6, #1
   12fc8:	cmp	r6, #0
   12fcc:	beq	135d8 <ftello64@plt+0x2378>
   12fd0:	ldr	r0, [sp, #28]
   12fd4:	ldr	r3, [sp, #48]	; 0x30
   12fd8:	cmp	r3, #0
   12fdc:	add	r3, r0, r7
   12fe0:	str	r3, [sp, #36]	; 0x24
   12fe4:	beq	13a64 <ftello64@plt+0x2804>
   12fe8:	ldr	r2, [sp, #56]	; 0x38
   12fec:	cmp	r2, #0
   12ff0:	beq	13f64 <ftello64@plt+0x2d04>
   12ff4:	cmp	r2, #1
   12ff8:	mov	r3, r2
   12ffc:	movls	r3, #0
   13000:	movhi	r3, #1
   13004:	cmn	r8, #1
   13008:	add	r5, r7, r2
   1300c:	movne	r3, #0
   13010:	cmp	r3, #0
   13014:	beq	13020 <ftello64@plt+0x1dc0>
   13018:	bl	11134 <strlen@plt>
   1301c:	mov	r8, r0
   13020:	cmp	r5, r8
   13024:	bhi	13f64 <ftello64@plt+0x2d04>
   13028:	ldr	r0, [sp, #36]	; 0x24
   1302c:	ldr	r2, [sp, #56]	; 0x38
   13030:	ldr	r1, [sp, #72]	; 0x48
   13034:	bl	10ffc <memcmp@plt>
   13038:	cmp	r0, #0
   1303c:	bne	13f64 <ftello64@plt+0x2d04>
   13040:	ldr	r3, [sp, #44]	; 0x2c
   13044:	cmp	r3, #0
   13048:	bne	14710 <ftello64@plt+0x34b0>
   1304c:	ldr	r3, [sp, #36]	; 0x24
   13050:	ldrb	r5, [r3]
   13054:	cmp	r5, #126	; 0x7e
   13058:	ldrls	pc, [pc, r5, lsl #2]
   1305c:	b	144f8 <ftello64@plt+0x3298>
   13060:	andeq	r3, r1, r4, lsr r7
   13064:	strdeq	r4, [r1], -r8
   13068:	strdeq	r4, [r1], -r8
   1306c:	strdeq	r4, [r1], -r8
   13070:	strdeq	r4, [r1], -r8
   13074:	strdeq	r4, [r1], -r8
   13078:	strdeq	r4, [r1], -r8
   1307c:	andeq	r3, r1, ip, lsl #13
   13080:	andeq	r3, r1, r4, lsl #13
   13084:	muleq	r1, r4, r6
   13088:	andeq	r3, r1, r8, lsl r8
   1308c:	andeq	r3, r1, r8, lsl #16
   13090:	andeq	r3, r1, r0, lsr r5
   13094:	andeq	r3, r1, r4, ror #15
   13098:	strdeq	r4, [r1], -r8
   1309c:	strdeq	r4, [r1], -r8
   130a0:	strdeq	r4, [r1], -r8
   130a4:	strdeq	r4, [r1], -r8
   130a8:	strdeq	r4, [r1], -r8
   130ac:	strdeq	r4, [r1], -r8
   130b0:	strdeq	r4, [r1], -r8
   130b4:	strdeq	r4, [r1], -r8
   130b8:	strdeq	r4, [r1], -r8
   130bc:	strdeq	r4, [r1], -r8
   130c0:	strdeq	r4, [r1], -r8
   130c4:	strdeq	r4, [r1], -r8
   130c8:	strdeq	r4, [r1], -r8
   130cc:	strdeq	r4, [r1], -r8
   130d0:	strdeq	r4, [r1], -r8
   130d4:	strdeq	r4, [r1], -r8
   130d8:	strdeq	r4, [r1], -r8
   130dc:	strdeq	r4, [r1], -r8
   130e0:	muleq	r1, r0, r8
   130e4:	andeq	r3, r1, r4, lsl #17
   130e8:	andeq	r3, r1, r4, lsl #17
   130ec:	andeq	r3, r1, r8, ror r8
   130f0:	andeq	r3, r1, r4, lsl #17
   130f4:	andeq	r3, r1, ip, asr r9
   130f8:	andeq	r3, r1, r4, lsl #17
   130fc:	andeq	r3, r1, ip, asr #19
   13100:	andeq	r3, r1, r4, lsl #17
   13104:	andeq	r3, r1, r4, lsl #17
   13108:	andeq	r3, r1, r4, lsl #17
   1310c:	andeq	r3, r1, ip, asr r9
   13110:	andeq	r3, r1, ip, asr r9
   13114:	andeq	r3, r1, ip, asr r9
   13118:	andeq	r3, r1, ip, asr r9
   1311c:	andeq	r3, r1, ip, asr r9
   13120:	andeq	r3, r1, ip, asr r9
   13124:	andeq	r3, r1, ip, asr r9
   13128:	andeq	r3, r1, ip, asr r9
   1312c:	andeq	r3, r1, ip, asr r9
   13130:	andeq	r3, r1, ip, asr r9
   13134:	andeq	r3, r1, ip, asr r9
   13138:	andeq	r3, r1, ip, asr r9
   1313c:	andeq	r3, r1, ip, asr r9
   13140:	andeq	r3, r1, ip, asr r9
   13144:	andeq	r3, r1, ip, asr r9
   13148:	andeq	r3, r1, ip, asr r9
   1314c:	andeq	r3, r1, r4, lsl #17
   13150:	andeq	r3, r1, r4, lsl #17
   13154:	andeq	r3, r1, r4, lsl #17
   13158:	andeq	r3, r1, r4, lsl #17
   1315c:	andeq	r3, r1, ip, ror r9
   13160:	strdeq	r4, [r1], -r8
   13164:	andeq	r3, r1, ip, asr r9
   13168:	andeq	r3, r1, ip, asr r9
   1316c:	andeq	r3, r1, ip, asr r9
   13170:	andeq	r3, r1, ip, asr r9
   13174:	andeq	r3, r1, ip, asr r9
   13178:	andeq	r3, r1, ip, asr r9
   1317c:	andeq	r3, r1, ip, asr r9
   13180:	andeq	r3, r1, ip, asr r9
   13184:	andeq	r3, r1, ip, asr r9
   13188:	andeq	r3, r1, ip, asr r9
   1318c:	andeq	r3, r1, ip, asr r9
   13190:	andeq	r3, r1, ip, asr r9
   13194:	andeq	r3, r1, ip, asr r9
   13198:	andeq	r3, r1, ip, asr r9
   1319c:	andeq	r3, r1, ip, asr r9
   131a0:	andeq	r3, r1, ip, asr r9
   131a4:	andeq	r3, r1, ip, asr r9
   131a8:	andeq	r3, r1, ip, asr r9
   131ac:	andeq	r3, r1, ip, asr r9
   131b0:	andeq	r3, r1, ip, asr r9
   131b4:	andeq	r3, r1, ip, asr r9
   131b8:	andeq	r3, r1, ip, asr r9
   131bc:	andeq	r3, r1, ip, asr r9
   131c0:	andeq	r3, r1, ip, asr r9
   131c4:	andeq	r3, r1, ip, asr r9
   131c8:	andeq	r3, r1, ip, asr r9
   131cc:	andeq	r3, r1, r4, lsl #17
   131d0:	andeq	r3, r1, r0, lsr #18
   131d4:	andeq	r3, r1, ip, asr r9
   131d8:	andeq	r3, r1, r4, lsl #17
   131dc:	andeq	r3, r1, ip, asr r9
   131e0:	andeq	r3, r1, r4, lsl #17
   131e4:	andeq	r3, r1, ip, asr r9
   131e8:	andeq	r3, r1, ip, asr r9
   131ec:	andeq	r3, r1, ip, asr r9
   131f0:	andeq	r3, r1, ip, asr r9
   131f4:	andeq	r3, r1, ip, asr r9
   131f8:	andeq	r3, r1, ip, asr r9
   131fc:	andeq	r3, r1, ip, asr r9
   13200:	andeq	r3, r1, ip, asr r9
   13204:	andeq	r3, r1, ip, asr r9
   13208:	andeq	r3, r1, ip, asr r9
   1320c:	andeq	r3, r1, ip, asr r9
   13210:	andeq	r3, r1, ip, asr r9
   13214:	andeq	r3, r1, ip, asr r9
   13218:	andeq	r3, r1, ip, asr r9
   1321c:	andeq	r3, r1, ip, asr r9
   13220:	andeq	r3, r1, ip, asr r9
   13224:	andeq	r3, r1, ip, asr r9
   13228:	andeq	r3, r1, ip, asr r9
   1322c:	andeq	r3, r1, ip, asr r9
   13230:	andeq	r3, r1, ip, asr r9
   13234:	andeq	r3, r1, ip, asr r9
   13238:	andeq	r3, r1, ip, asr r9
   1323c:	andeq	r3, r1, ip, asr r9
   13240:	andeq	r3, r1, ip, asr r9
   13244:	andeq	r3, r1, ip, asr r9
   13248:	andeq	r3, r1, ip, asr r9
   1324c:	andeq	r3, r1, ip, lsr #16
   13250:	andeq	r3, r1, r4, lsl #17
   13254:	andeq	r3, r1, ip, lsr #16
   13258:	andeq	r3, r1, r8, ror r8
   1325c:	ldr	r3, [sp, #180]	; 0xb4
   13260:	cmp	r4, #0
   13264:	and	r3, r3, #1
   13268:	str	r3, [sp, #92]	; 0x5c
   1326c:	ldr	r3, [sp, #180]	; 0xb4
   13270:	and	r3, r3, #4
   13274:	str	r3, [sp, #96]	; 0x60
   13278:	moveq	r3, #1
   1327c:	streq	r3, [sp, #60]	; 0x3c
   13280:	beq	13a10 <ftello64@plt+0x27b0>
   13284:	mov	r3, #0
   13288:	mov	r2, #1
   1328c:	mov	r4, r3
   13290:	mov	r9, r3
   13294:	str	r2, [sp, #32]
   13298:	str	r2, [sp, #44]	; 0x2c
   1329c:	str	r3, [sp, #48]	; 0x30
   132a0:	str	r2, [sp, #52]	; 0x34
   132a4:	str	r2, [sp, #56]	; 0x38
   132a8:	str	r3, [sp, #60]	; 0x3c
   132ac:	str	r2, [sp, #64]	; 0x40
   132b0:	str	r2, [sp, #68]	; 0x44
   132b4:	str	r3, [sp, #80]	; 0x50
   132b8:	str	r3, [sp, #84]	; 0x54
   132bc:	str	r3, [sp, #88]	; 0x58
   132c0:	movw	r3, #49216	; 0xc040
   132c4:	movt	r3, #1
   132c8:	str	r3, [sp, #72]	; 0x48
   132cc:	mov	r3, #2
   132d0:	str	r3, [sp, #176]	; 0xb0
   132d4:	b	12fa8 <ftello64@plt+0x1d48>
   132d8:	ldr	r3, [sp, #180]	; 0xb4
   132dc:	cmp	r4, #0
   132e0:	and	r3, r3, #1
   132e4:	str	r3, [sp, #92]	; 0x5c
   132e8:	ldr	r3, [sp, #180]	; 0xb4
   132ec:	and	r3, r3, #4
   132f0:	str	r3, [sp, #96]	; 0x60
   132f4:	bne	146c8 <ftello64@plt+0x3468>
   132f8:	cmp	sl, #0
   132fc:	beq	14474 <ftello64@plt+0x3214>
   13300:	mov	r3, #34	; 0x22
   13304:	mov	r2, r4
   13308:	mov	r1, #1
   1330c:	mov	r9, r2
   13310:	strb	r3, [fp]
   13314:	movw	r3, #49196	; 0xc02c
   13318:	movt	r3, #1
   1331c:	mov	r4, r1
   13320:	str	r1, [sp, #32]
   13324:	str	r2, [sp, #44]	; 0x2c
   13328:	str	r1, [sp, #48]	; 0x30
   1332c:	str	r2, [sp, #52]	; 0x34
   13330:	str	r1, [sp, #56]	; 0x38
   13334:	str	r1, [sp, #60]	; 0x3c
   13338:	str	r2, [sp, #64]	; 0x40
   1333c:	str	r2, [sp, #68]	; 0x44
   13340:	str	r3, [sp, #72]	; 0x48
   13344:	str	r2, [sp, #80]	; 0x50
   13348:	str	r2, [sp, #84]	; 0x54
   1334c:	str	r2, [sp, #88]	; 0x58
   13350:	b	12fa8 <ftello64@plt+0x1d48>
   13354:	mov	r3, #0
   13358:	mov	r2, #1
   1335c:	mov	r9, r3
   13360:	str	r2, [sp, #32]
   13364:	str	r3, [sp, #44]	; 0x2c
   13368:	str	r3, [sp, #48]	; 0x30
   1336c:	str	r3, [sp, #52]	; 0x34
   13370:	str	r3, [sp, #60]	; 0x3c
   13374:	strd	r2, [sp, #64]	; 0x40
   13378:	str	r3, [sp, #72]	; 0x48
   1337c:	str	r3, [sp, #80]	; 0x50
   13380:	str	r3, [sp, #88]	; 0x58
   13384:	ldr	r3, [sp, #180]	; 0xb4
   13388:	and	r3, r3, r2
   1338c:	str	r3, [sp, #92]	; 0x5c
   13390:	ldr	r3, [sp, #180]	; 0xb4
   13394:	and	r3, r3, #4
   13398:	str	r3, [sp, #96]	; 0x60
   1339c:	ldr	r3, [sp, #176]	; 0xb0
   133a0:	mov	r4, r3
   133a4:	str	r3, [sp, #56]	; 0x38
   133a8:	str	r3, [sp, #84]	; 0x54
   133ac:	b	12fa8 <ftello64@plt+0x1d48>
   133b0:	mov	r3, #1
   133b4:	mov	r4, #0
   133b8:	mov	r9, r4
   133bc:	str	r3, [sp, #32]
   133c0:	str	r3, [sp, #44]	; 0x2c
   133c4:	str	r3, [sp, #48]	; 0x30
   133c8:	str	r4, [sp, #52]	; 0x34
   133cc:	str	r3, [sp, #56]	; 0x38
   133d0:	str	r3, [sp, #60]	; 0x3c
   133d4:	str	r3, [sp, #88]	; 0x58
   133d8:	movw	r3, #49196	; 0xc02c
   133dc:	movt	r3, #1
   133e0:	str	r4, [sp, #64]	; 0x40
   133e4:	str	r4, [sp, #68]	; 0x44
   133e8:	str	r3, [sp, #72]	; 0x48
   133ec:	ldr	r3, [sp, #180]	; 0xb4
   133f0:	str	r4, [sp, #80]	; 0x50
   133f4:	str	r4, [sp, #84]	; 0x54
   133f8:	and	r3, r3, #1
   133fc:	str	r3, [sp, #92]	; 0x5c
   13400:	ldr	r3, [sp, #180]	; 0xb4
   13404:	and	r3, r3, #4
   13408:	str	r3, [sp, #96]	; 0x60
   1340c:	mov	r3, #5
   13410:	str	r3, [sp, #176]	; 0xb0
   13414:	b	12fa8 <ftello64@plt+0x1d48>
   13418:	mov	r3, #1
   1341c:	mov	r4, #0
   13420:	mov	r9, r4
   13424:	str	r3, [sp, #32]
   13428:	str	r4, [sp, #44]	; 0x2c
   1342c:	str	r3, [sp, #48]	; 0x30
   13430:	str	r3, [sp, #60]	; 0x3c
   13434:	ldr	r3, [sp, #180]	; 0xb4
   13438:	str	r4, [sp, #52]	; 0x34
   1343c:	str	r4, [sp, #56]	; 0x38
   13440:	str	r4, [sp, #64]	; 0x40
   13444:	str	r4, [sp, #68]	; 0x44
   13448:	and	r3, r3, #1
   1344c:	str	r4, [sp, #72]	; 0x48
   13450:	str	r4, [sp, #80]	; 0x50
   13454:	str	r4, [sp, #84]	; 0x54
   13458:	str	r3, [sp, #92]	; 0x5c
   1345c:	ldr	r3, [sp, #180]	; 0xb4
   13460:	str	r4, [sp, #88]	; 0x58
   13464:	and	r3, r3, #4
   13468:	str	r3, [sp, #96]	; 0x60
   1346c:	b	12fa8 <ftello64@plt+0x1d48>
   13470:	mov	r3, #0
   13474:	mov	r2, #1
   13478:	ldr	r1, [sp, #176]	; 0xb0
   1347c:	mov	r4, r3
   13480:	mov	r9, r3
   13484:	movw	r3, #49216	; 0xc040
   13488:	movt	r3, #1
   1348c:	str	r2, [sp, #32]
   13490:	str	r2, [sp, #44]	; 0x2c
   13494:	str	r4, [sp, #48]	; 0x30
   13498:	strd	r2, [sp, #68]	; 0x44
   1349c:	ldr	r3, [sp, #180]	; 0xb4
   134a0:	str	r2, [sp, #52]	; 0x34
   134a4:	str	r1, [sp, #56]	; 0x38
   134a8:	str	r4, [sp, #60]	; 0x3c
   134ac:	str	r2, [sp, #64]	; 0x40
   134b0:	and	r3, r3, r2
   134b4:	str	r4, [sp, #80]	; 0x50
   134b8:	str	r4, [sp, #84]	; 0x54
   134bc:	str	r4, [sp, #88]	; 0x58
   134c0:	str	r3, [sp, #92]	; 0x5c
   134c4:	ldr	r3, [sp, #180]	; 0xb4
   134c8:	and	r3, r3, #4
   134cc:	str	r3, [sp, #96]	; 0x60
   134d0:	mov	r3, #2
   134d4:	str	r3, [sp, #176]	; 0xb0
   134d8:	b	12fa8 <ftello64@plt+0x1d48>
   134dc:	mov	r3, #1
   134e0:	mov	r2, #0
   134e4:	mov	r4, r2
   134e8:	mov	r9, r2
   134ec:	str	r3, [sp, #32]
   134f0:	str	r3, [sp, #44]	; 0x2c
   134f4:	str	r2, [sp, #48]	; 0x30
   134f8:	str	r3, [sp, #52]	; 0x34
   134fc:	str	r3, [sp, #56]	; 0x38
   13500:	str	r3, [sp, #60]	; 0x3c
   13504:	str	r3, [sp, #64]	; 0x40
   13508:	str	r3, [sp, #68]	; 0x44
   1350c:	str	r3, [sp, #88]	; 0x58
   13510:	movw	r3, #49216	; 0xc040
   13514:	movt	r3, #1
   13518:	str	r3, [sp, #72]	; 0x48
   1351c:	ldr	r3, [sp, #180]	; 0xb4
   13520:	str	r2, [sp, #80]	; 0x50
   13524:	str	r2, [sp, #84]	; 0x54
   13528:	and	r3, r3, #1
   1352c:	b	134c0 <ftello64@plt+0x2260>
   13530:	mov	r5, #102	; 0x66
   13534:	mov	r6, #0
   13538:	ldr	r3, [sp, #44]	; 0x2c
   1353c:	cmp	r3, #0
   13540:	bne	143f0 <ftello64@plt+0x3190>
   13544:	ldr	r2, [sp, #52]	; 0x34
   13548:	eor	r3, fp, #1
   1354c:	ands	r3, r2, r3
   13550:	beq	13588 <ftello64@plt+0x2328>
   13554:	cmp	sl, r4
   13558:	mov	fp, r3
   1355c:	movhi	r2, #39	; 0x27
   13560:	strbhi	r2, [r9, r4]
   13564:	add	r2, r4, #1
   13568:	cmp	sl, r2
   1356c:	movhi	r1, #36	; 0x24
   13570:	strbhi	r1, [r9, r2]
   13574:	add	r2, r4, #2
   13578:	add	r4, r4, #3
   1357c:	cmp	sl, r2
   13580:	movhi	r1, #39	; 0x27
   13584:	strbhi	r1, [r9, r2]
   13588:	cmp	sl, r4
   1358c:	add	r7, r7, #1
   13590:	movhi	r3, #92	; 0x5c
   13594:	strbhi	r3, [r9, r4]
   13598:	add	r4, r4, #1
   1359c:	cmp	r4, sl
   135a0:	ldr	r3, [sp, #32]
   135a4:	strbcc	r5, [r9, r4]
   135a8:	cmp	r6, #0
   135ac:	add	r4, r4, #1
   135b0:	moveq	r3, #0
   135b4:	cmn	r8, #1
   135b8:	str	r3, [sp, #32]
   135bc:	bne	12fc0 <ftello64@plt+0x1d60>
   135c0:	ldr	r3, [sp, #28]
   135c4:	ldrb	r6, [r3, r7]
   135c8:	adds	r6, r6, #0
   135cc:	movne	r6, #1
   135d0:	cmp	r6, #0
   135d4:	bne	12fd0 <ftello64@plt+0x1d70>
   135d8:	mov	r3, r9
   135dc:	mov	r9, fp
   135e0:	mov	fp, r3
   135e4:	ldr	r3, [sp, #68]	; 0x44
   135e8:	cmp	r4, #0
   135ec:	movne	r3, #0
   135f0:	cmp	r3, #0
   135f4:	bne	147e8 <ftello64@plt+0x3588>
   135f8:	ldr	r3, [sp, #44]	; 0x2c
   135fc:	ldr	r2, [sp, #52]	; 0x34
   13600:	eor	r3, r3, #1
   13604:	ands	r2, r3, r2
   13608:	beq	14720 <ftello64@plt+0x34c0>
   1360c:	ldr	r3, [sp, #80]	; 0x50
   13610:	cmp	r3, #0
   13614:	beq	14724 <ftello64@plt+0x34c4>
   13618:	ldr	r3, [sp, #32]
   1361c:	cmp	r3, #0
   13620:	bne	14798 <ftello64@plt+0x3538>
   13624:	ldr	r3, [sp, #84]	; 0x54
   13628:	adds	r3, r3, #0
   1362c:	movne	r3, #1
   13630:	cmp	sl, #0
   13634:	movne	r3, #0
   13638:	cmp	r3, #0
   1363c:	ldreq	r2, [sp, #80]	; 0x50
   13640:	beq	14724 <ftello64@plt+0x34c4>
   13644:	ldr	r2, [sp, #84]	; 0x54
   13648:	mov	sl, r2
   1364c:	mov	r0, #0
   13650:	mov	r4, #1
   13654:	mov	r1, #39	; 0x27
   13658:	str	r0, [sp, #44]	; 0x2c
   1365c:	strb	r1, [fp]
   13660:	str	r0, [sp, #48]	; 0x30
   13664:	str	r4, [sp, #52]	; 0x34
   13668:	str	r4, [sp, #56]	; 0x38
   1366c:	str	r4, [sp, #64]	; 0x40
   13670:	str	r0, [sp, #68]	; 0x44
   13674:	str	r3, [sp, #80]	; 0x50
   13678:	str	r2, [sp, #84]	; 0x54
   1367c:	str	r0, [sp, #88]	; 0x58
   13680:	b	132c0 <ftello64@plt+0x2060>
   13684:	mov	r5, #98	; 0x62
   13688:	b	13534 <ftello64@plt+0x22d4>
   1368c:	mov	r5, #97	; 0x61
   13690:	b	13534 <ftello64@plt+0x22d4>
   13694:	ldr	r3, [sp, #48]	; 0x30
   13698:	str	r3, [sp, #40]	; 0x28
   1369c:	mov	r3, #116	; 0x74
   136a0:	ldr	r2, [sp, #68]	; 0x44
   136a4:	cmp	r2, #0
   136a8:	bne	138a4 <ftello64@plt+0x2644>
   136ac:	ldr	r2, [sp, #60]	; 0x3c
   136b0:	cmp	r2, #0
   136b4:	bne	13800 <ftello64@plt+0x25a0>
   136b8:	ldr	r3, [sp, #44]	; 0x2c
   136bc:	mov	r6, #0
   136c0:	cmp	r3, #0
   136c4:	beq	13870 <ftello64@plt+0x2610>
   136c8:	mov	r3, fp
   136cc:	ldr	r2, [sp, #184]	; 0xb8
   136d0:	cmp	r2, #0
   136d4:	beq	136f4 <ftello64@plt+0x2494>
   136d8:	ubfx	r1, r5, #5, #8
   136dc:	mov	r0, r2
   136e0:	and	r2, r5, #31
   136e4:	ldr	r1, [r0, r1, lsl #2]
   136e8:	lsr	r2, r1, r2
   136ec:	tst	r2, #1
   136f0:	bne	13538 <ftello64@plt+0x22d8>
   136f4:	ldr	r2, [sp, #40]	; 0x28
   136f8:	cmp	r2, #0
   136fc:	addeq	r7, r7, #1
   13700:	bne	13538 <ftello64@plt+0x22d8>
   13704:	cmp	r3, #0
   13708:	beq	1359c <ftello64@plt+0x233c>
   1370c:	cmp	sl, r4
   13710:	mov	fp, #0
   13714:	movhi	r3, #39	; 0x27
   13718:	strbhi	r3, [r9, r4]
   1371c:	add	r3, r4, #1
   13720:	add	r4, r4, #2
   13724:	cmp	sl, r3
   13728:	movhi	r2, #39	; 0x27
   1372c:	strbhi	r2, [r9, r3]
   13730:	b	1359c <ftello64@plt+0x233c>
   13734:	ldr	r3, [sp, #48]	; 0x30
   13738:	str	r3, [sp, #40]	; 0x28
   1373c:	eor	r3, fp, #1
   13740:	ldr	r2, [sp, #52]	; 0x34
   13744:	ands	r2, r2, r3
   13748:	beq	14408 <ftello64@plt+0x31a8>
   1374c:	cmp	sl, r4
   13750:	movhi	r3, #39	; 0x27
   13754:	strbhi	r3, [r9, r4]
   13758:	add	r3, r4, #1
   1375c:	cmp	sl, r3
   13760:	movhi	r1, #36	; 0x24
   13764:	strbhi	r1, [r9, r3]
   13768:	add	r3, r4, #2
   1376c:	cmp	sl, r3
   13770:	movhi	r1, #39	; 0x27
   13774:	strbhi	r1, [r9, r3]
   13778:	add	r3, r4, #3
   1377c:	cmp	sl, r3
   13780:	bls	14454 <ftello64@plt+0x31f4>
   13784:	mov	r4, r3
   13788:	mov	r3, #92	; 0x5c
   1378c:	mov	fp, r2
   13790:	mov	r2, r4
   13794:	strb	r3, [r9, r4]
   13798:	ldr	r3, [sp, #176]	; 0xb0
   1379c:	add	r4, r4, #1
   137a0:	cmp	r3, #2
   137a4:	beq	144bc <ftello64@plt+0x325c>
   137a8:	add	r3, r7, #1
   137ac:	cmp	r3, r8
   137b0:	bcs	137c8 <ftello64@plt+0x2568>
   137b4:	ldr	r1, [sp, #28]
   137b8:	ldrb	r3, [r1, r3]
   137bc:	sub	r3, r3, #48	; 0x30
   137c0:	cmp	r3, #9
   137c4:	bls	144cc <ftello64@plt+0x326c>
   137c8:	mov	r3, #0
   137cc:	mov	r5, #48	; 0x30
   137d0:	ldr	r6, [sp, #64]	; 0x40
   137d4:	cmp	r6, #0
   137d8:	beq	136cc <ftello64@plt+0x246c>
   137dc:	mov	r6, #0
   137e0:	b	136f4 <ftello64@plt+0x2494>
   137e4:	ldr	r3, [sp, #48]	; 0x30
   137e8:	str	r3, [sp, #40]	; 0x28
   137ec:	ldr	r2, [sp, #60]	; 0x3c
   137f0:	mov	r5, #13
   137f4:	mov	r3, #114	; 0x72
   137f8:	cmp	r2, #0
   137fc:	beq	136b8 <ftello64@plt+0x2458>
   13800:	mov	r5, r3
   13804:	b	13534 <ftello64@plt+0x22d4>
   13808:	ldr	r3, [sp, #48]	; 0x30
   1380c:	str	r3, [sp, #40]	; 0x28
   13810:	mov	r3, #118	; 0x76
   13814:	b	136ac <ftello64@plt+0x244c>
   13818:	ldr	r3, [sp, #48]	; 0x30
   1381c:	str	r3, [sp, #40]	; 0x28
   13820:	mov	r5, #10
   13824:	mov	r3, #110	; 0x6e
   13828:	b	136ac <ftello64@plt+0x244c>
   1382c:	ldr	r3, [sp, #48]	; 0x30
   13830:	cmn	r8, #1
   13834:	str	r3, [sp, #40]	; 0x28
   13838:	beq	13c80 <ftello64@plt+0x2a20>
   1383c:	subs	r3, r8, #1
   13840:	movne	r3, #1
   13844:	cmp	r3, #0
   13848:	bne	13854 <ftello64@plt+0x25f4>
   1384c:	cmp	r7, #0
   13850:	beq	13898 <ftello64@plt+0x2638>
   13854:	mov	r6, #0
   13858:	ldr	r3, [sp, #64]	; 0x40
   1385c:	cmp	r3, #0
   13860:	beq	136c8 <ftello64@plt+0x2468>
   13864:	ldr	r3, [sp, #44]	; 0x2c
   13868:	cmp	r3, #0
   1386c:	bne	136c8 <ftello64@plt+0x2468>
   13870:	mov	r3, fp
   13874:	b	136f4 <ftello64@plt+0x2494>
   13878:	ldr	r3, [sp, #48]	; 0x30
   1387c:	str	r3, [sp, #40]	; 0x28
   13880:	b	1384c <ftello64@plt+0x25ec>
   13884:	ldr	r3, [sp, #48]	; 0x30
   13888:	str	r3, [sp, #40]	; 0x28
   1388c:	b	13854 <ftello64@plt+0x25f4>
   13890:	ldr	r6, [sp, #48]	; 0x30
   13894:	str	r6, [sp, #40]	; 0x28
   13898:	ldr	r3, [sp, #68]	; 0x44
   1389c:	cmp	r3, #0
   138a0:	beq	13858 <ftello64@plt+0x25f8>
   138a4:	mov	r3, #2
   138a8:	mov	fp, r9
   138ac:	str	r3, [sp, #176]	; 0xb0
   138b0:	ldr	r3, [sp, #60]	; 0x3c
   138b4:	cmp	r3, #0
   138b8:	ldr	r3, [sp, #176]	; 0xb0
   138bc:	movne	r3, #4
   138c0:	str	r3, [sp, #176]	; 0xb0
   138c4:	mov	lr, #0
   138c8:	mov	r0, fp
   138cc:	ldr	r2, [sp, #28]
   138d0:	ldr	r3, [sp, #180]	; 0xb4
   138d4:	ldr	r1, [sp, #188]	; 0xbc
   138d8:	bic	ip, r3, #2
   138dc:	ldr	r3, [sp, #176]	; 0xb0
   138e0:	stm	sp, {r3, ip, lr}
   138e4:	mov	r3, r8
   138e8:	ldr	ip, [sp, #192]	; 0xc0
   138ec:	str	r1, [sp, #12]
   138f0:	mov	r1, sl
   138f4:	str	ip, [sp, #16]
   138f8:	bl	12e84 <ftello64@plt+0x1c24>
   138fc:	mov	r4, r0
   13900:	mov	r0, r4
   13904:	add	sp, sp, #140	; 0x8c
   13908:	ldrd	r4, [sp]
   1390c:	ldrd	r6, [sp, #8]
   13910:	ldrd	r8, [sp, #16]
   13914:	ldrd	sl, [sp, #24]
   13918:	add	sp, sp, #32
   1391c:	pop	{pc}		; (ldr pc, [sp], #4)
   13920:	ldr	r3, [sp, #48]	; 0x30
   13924:	str	r3, [sp, #40]	; 0x28
   13928:	ldr	r3, [sp, #176]	; 0xb0
   1392c:	cmp	r3, #2
   13930:	beq	13ca8 <ftello64@plt+0x2a48>
   13934:	ldr	r3, [sp, #88]	; 0x58
   13938:	cmp	r3, #0
   1393c:	moveq	r5, #92	; 0x5c
   13940:	moveq	r3, r5
   13944:	beq	136ac <ftello64@plt+0x244c>
   13948:	add	r7, r7, #1
   1394c:	mov	r3, fp
   13950:	mov	r6, #0
   13954:	mov	r5, #92	; 0x5c
   13958:	b	13704 <ftello64@plt+0x24a4>
   1395c:	ldr	r3, [sp, #64]	; 0x40
   13960:	cmp	r3, #0
   13964:	bne	147dc <ftello64@plt+0x357c>
   13968:	ldr	r2, [sp, #48]	; 0x30
   1396c:	mov	r3, fp
   13970:	mov	r6, r2
   13974:	str	r2, [sp, #40]	; 0x28
   13978:	b	136cc <ftello64@plt+0x246c>
   1397c:	ldr	r3, [sp, #176]	; 0xb0
   13980:	cmp	r3, #2
   13984:	beq	14718 <ftello64@plt+0x34b8>
   13988:	cmp	r3, #5
   1398c:	ldr	r3, [sp, #48]	; 0x30
   13990:	str	r3, [sp, #40]	; 0x28
   13994:	bne	139c0 <ftello64@plt+0x2760>
   13998:	ldr	r3, [sp, #96]	; 0x60
   1399c:	cmp	r3, #0
   139a0:	beq	1441c <ftello64@plt+0x31bc>
   139a4:	add	r3, r7, #2
   139a8:	cmp	r3, r8
   139ac:	bcs	139c0 <ftello64@plt+0x2760>
   139b0:	ldr	r2, [sp, #36]	; 0x24
   139b4:	ldrb	r5, [r2, #1]
   139b8:	cmp	r5, #63	; 0x3f
   139bc:	beq	14504 <ftello64@plt+0x32a4>
   139c0:	mov	r6, #0
   139c4:	mov	r5, #63	; 0x3f
   139c8:	b	13858 <ftello64@plt+0x25f8>
   139cc:	ldr	r3, [sp, #176]	; 0xb0
   139d0:	cmp	r3, #2
   139d4:	ldr	r3, [sp, #48]	; 0x30
   139d8:	beq	141c0 <ftello64@plt+0x2f60>
   139dc:	mov	r5, #39	; 0x27
   139e0:	str	r3, [sp, #40]	; 0x28
   139e4:	str	r6, [sp, #80]	; 0x50
   139e8:	b	13858 <ftello64@plt+0x25f8>
   139ec:	ldr	r3, [sp, #180]	; 0xb4
   139f0:	cmp	r4, #0
   139f4:	and	r3, r3, #1
   139f8:	str	r3, [sp, #92]	; 0x5c
   139fc:	ldr	r3, [sp, #180]	; 0xb4
   13a00:	and	r3, r3, #4
   13a04:	str	r3, [sp, #96]	; 0x60
   13a08:	bne	14828 <ftello64@plt+0x35c8>
   13a0c:	str	r4, [sp, #60]	; 0x3c
   13a10:	cmp	sl, #0
   13a14:	bne	1480c <ftello64@plt+0x35ac>
   13a18:	mov	r3, #1
   13a1c:	movw	r2, #49216	; 0xc040
   13a20:	movt	r2, #1
   13a24:	mov	r4, r3
   13a28:	mov	r3, #2
   13a2c:	mov	r9, sl
   13a30:	str	r4, [sp, #32]
   13a34:	str	sl, [sp, #44]	; 0x2c
   13a38:	str	sl, [sp, #48]	; 0x30
   13a3c:	str	r4, [sp, #52]	; 0x34
   13a40:	str	r4, [sp, #56]	; 0x38
   13a44:	str	r4, [sp, #64]	; 0x40
   13a48:	str	sl, [sp, #68]	; 0x44
   13a4c:	str	r2, [sp, #72]	; 0x48
   13a50:	str	sl, [sp, #80]	; 0x50
   13a54:	str	sl, [sp, #84]	; 0x54
   13a58:	str	sl, [sp, #88]	; 0x58
   13a5c:	str	r3, [sp, #176]	; 0xb0
   13a60:	b	12fa8 <ftello64@plt+0x1d48>
   13a64:	ldrb	r5, [r0, r7]
   13a68:	cmp	r5, #126	; 0x7e
   13a6c:	ldrls	pc, [pc, r5, lsl #2]
   13a70:	b	13dd4 <ftello64@plt+0x2b74>
   13a74:	andeq	r3, r1, r0, lsr #27
   13a78:	ldrdeq	r3, [r1], -r4
   13a7c:	ldrdeq	r3, [r1], -r4
   13a80:	ldrdeq	r3, [r1], -r4
   13a84:	ldrdeq	r3, [r1], -r4
   13a88:	ldrdeq	r3, [r1], -r4
   13a8c:	ldrdeq	r3, [r1], -r4
   13a90:	muleq	r1, r0, sp
   13a94:	andeq	r3, r1, r0, lsl #27
   13a98:	andeq	r3, r1, r4, lsl #26
   13a9c:	andeq	r3, r1, r0, ror sp
   13aa0:	andeq	r3, r1, r4, ror #25
   13aa4:	andeq	r3, r1, r4, asr #27
   13aa8:	andeq	r3, r1, r0, asr sp
   13aac:	ldrdeq	r3, [r1], -r4
   13ab0:	ldrdeq	r3, [r1], -r4
   13ab4:	ldrdeq	r3, [r1], -r4
   13ab8:	ldrdeq	r3, [r1], -r4
   13abc:	ldrdeq	r3, [r1], -r4
   13ac0:	ldrdeq	r3, [r1], -r4
   13ac4:	ldrdeq	r3, [r1], -r4
   13ac8:	ldrdeq	r3, [r1], -r4
   13acc:	ldrdeq	r3, [r1], -r4
   13ad0:	ldrdeq	r3, [r1], -r4
   13ad4:	ldrdeq	r3, [r1], -r4
   13ad8:	ldrdeq	r3, [r1], -r4
   13adc:	ldrdeq	r3, [r1], -r4
   13ae0:	ldrdeq	r3, [r1], -r4
   13ae4:	ldrdeq	r3, [r1], -r4
   13ae8:	ldrdeq	r3, [r1], -r4
   13aec:	ldrdeq	r3, [r1], -r4
   13af0:	ldrdeq	r3, [r1], -r4
   13af4:	strdeq	r3, [r1], -r8
   13af8:	andeq	r3, r1, r0, ror #26
   13afc:	andeq	r3, r1, r0, ror #26
   13b00:	ldrdeq	r3, [r1], -r8
   13b04:	andeq	r3, r1, r0, ror #26
   13b08:	andeq	r3, r1, ip, asr #25
   13b0c:	andeq	r3, r1, r0, ror #26
   13b10:	andeq	r3, r1, ip, lsr sp
   13b14:	andeq	r3, r1, r0, ror #26
   13b18:	andeq	r3, r1, r0, ror #26
   13b1c:	andeq	r3, r1, r0, ror #26
   13b20:	andeq	r3, r1, ip, asr #25
   13b24:	andeq	r3, r1, ip, asr #25
   13b28:	andeq	r3, r1, ip, asr #25
   13b2c:	andeq	r3, r1, ip, asr #25
   13b30:	andeq	r3, r1, ip, asr #25
   13b34:	andeq	r3, r1, ip, asr #25
   13b38:	andeq	r3, r1, ip, asr #25
   13b3c:	andeq	r3, r1, ip, asr #25
   13b40:	andeq	r3, r1, ip, asr #25
   13b44:	andeq	r3, r1, ip, asr #25
   13b48:	andeq	r3, r1, ip, asr #25
   13b4c:	andeq	r3, r1, ip, asr #25
   13b50:	andeq	r3, r1, ip, asr #25
   13b54:	andeq	r3, r1, ip, asr #25
   13b58:	andeq	r3, r1, ip, asr #25
   13b5c:	andeq	r3, r1, ip, asr #25
   13b60:	andeq	r3, r1, r0, ror #26
   13b64:	andeq	r3, r1, r0, ror #26
   13b68:	andeq	r3, r1, r0, ror #26
   13b6c:	andeq	r3, r1, r0, ror #26
   13b70:	andeq	r3, r1, r4, lsl sp
   13b74:	ldrdeq	r3, [r1], -r4
   13b78:	andeq	r3, r1, ip, asr #25
   13b7c:	andeq	r3, r1, ip, asr #25
   13b80:	andeq	r3, r1, ip, asr #25
   13b84:	andeq	r3, r1, ip, asr #25
   13b88:	andeq	r3, r1, ip, asr #25
   13b8c:	andeq	r3, r1, ip, asr #25
   13b90:	andeq	r3, r1, ip, asr #25
   13b94:	andeq	r3, r1, ip, asr #25
   13b98:	andeq	r3, r1, ip, asr #25
   13b9c:	andeq	r3, r1, ip, asr #25
   13ba0:	andeq	r3, r1, ip, asr #25
   13ba4:	andeq	r3, r1, ip, asr #25
   13ba8:	andeq	r3, r1, ip, asr #25
   13bac:	andeq	r3, r1, ip, asr #25
   13bb0:	andeq	r3, r1, ip, asr #25
   13bb4:	andeq	r3, r1, ip, asr #25
   13bb8:	andeq	r3, r1, ip, asr #25
   13bbc:	andeq	r3, r1, ip, asr #25
   13bc0:	andeq	r3, r1, ip, asr #25
   13bc4:	andeq	r3, r1, ip, asr #25
   13bc8:	andeq	r3, r1, ip, asr #25
   13bcc:	andeq	r3, r1, ip, asr #25
   13bd0:	andeq	r3, r1, ip, asr #25
   13bd4:	andeq	r3, r1, ip, asr #25
   13bd8:	andeq	r3, r1, ip, asr #25
   13bdc:	andeq	r3, r1, ip, asr #25
   13be0:	andeq	r3, r1, r0, ror #26
   13be4:	muleq	r1, r4, ip
   13be8:	andeq	r3, r1, ip, asr #25
   13bec:	andeq	r3, r1, r0, ror #26
   13bf0:	andeq	r3, r1, ip, asr #25
   13bf4:	andeq	r3, r1, r0, ror #26
   13bf8:	andeq	r3, r1, ip, asr #25
   13bfc:	andeq	r3, r1, ip, asr #25
   13c00:	andeq	r3, r1, ip, asr #25
   13c04:	andeq	r3, r1, ip, asr #25
   13c08:	andeq	r3, r1, ip, asr #25
   13c0c:	andeq	r3, r1, ip, asr #25
   13c10:	andeq	r3, r1, ip, asr #25
   13c14:	andeq	r3, r1, ip, asr #25
   13c18:	andeq	r3, r1, ip, asr #25
   13c1c:	andeq	r3, r1, ip, asr #25
   13c20:	andeq	r3, r1, ip, asr #25
   13c24:	andeq	r3, r1, ip, asr #25
   13c28:	andeq	r3, r1, ip, asr #25
   13c2c:	andeq	r3, r1, ip, asr #25
   13c30:	andeq	r3, r1, ip, asr #25
   13c34:	andeq	r3, r1, ip, asr #25
   13c38:	andeq	r3, r1, ip, asr #25
   13c3c:	andeq	r3, r1, ip, asr #25
   13c40:	andeq	r3, r1, ip, asr #25
   13c44:	andeq	r3, r1, ip, asr #25
   13c48:	andeq	r3, r1, ip, asr #25
   13c4c:	andeq	r3, r1, ip, asr #25
   13c50:	andeq	r3, r1, ip, asr #25
   13c54:	andeq	r3, r1, ip, asr #25
   13c58:	andeq	r3, r1, ip, asr #25
   13c5c:	andeq	r3, r1, ip, asr #25
   13c60:	andeq	r3, r1, r0, ror ip
   13c64:	andeq	r3, r1, r0, ror #26
   13c68:	andeq	r3, r1, r0, ror ip
   13c6c:	ldrdeq	r3, [r1], -r8
   13c70:	mov	r3, #0
   13c74:	cmn	r8, #1
   13c78:	str	r3, [sp, #40]	; 0x28
   13c7c:	bne	1383c <ftello64@plt+0x25dc>
   13c80:	ldr	r3, [sp, #28]
   13c84:	ldrb	r3, [r3, #1]
   13c88:	adds	r3, r3, #0
   13c8c:	movne	r3, #1
   13c90:	b	13844 <ftello64@plt+0x25e4>
   13c94:	mov	r3, #0
   13c98:	str	r3, [sp, #40]	; 0x28
   13c9c:	ldr	r3, [sp, #176]	; 0xb0
   13ca0:	cmp	r3, #2
   13ca4:	bne	13934 <ftello64@plt+0x26d4>
   13ca8:	ldr	r3, [sp, #44]	; 0x2c
   13cac:	cmp	r3, #0
   13cb0:	bne	145f0 <ftello64@plt+0x3390>
   13cb4:	mov	r6, r3
   13cb8:	add	r7, r7, #1
   13cbc:	mov	r3, fp
   13cc0:	mov	r5, #92	; 0x5c
   13cc4:	b	13704 <ftello64@plt+0x24a4>
   13cc8:	ldr	r6, [sp, #48]	; 0x30
   13ccc:	mov	r3, #0
   13cd0:	str	r3, [sp, #40]	; 0x28
   13cd4:	b	13858 <ftello64@plt+0x25f8>
   13cd8:	mov	r3, #0
   13cdc:	str	r3, [sp, #40]	; 0x28
   13ce0:	b	1384c <ftello64@plt+0x25ec>
   13ce4:	mov	r3, #0
   13ce8:	str	r3, [sp, #40]	; 0x28
   13cec:	mov	r3, #118	; 0x76
   13cf0:	b	136ac <ftello64@plt+0x244c>
   13cf4:	ldr	r6, [sp, #48]	; 0x30
   13cf8:	mov	r3, #0
   13cfc:	str	r3, [sp, #40]	; 0x28
   13d00:	b	13898 <ftello64@plt+0x2638>
   13d04:	mov	r3, #0
   13d08:	str	r3, [sp, #40]	; 0x28
   13d0c:	mov	r3, #116	; 0x74
   13d10:	b	136a0 <ftello64@plt+0x2440>
   13d14:	ldr	r3, [sp, #176]	; 0xb0
   13d18:	cmp	r3, #2
   13d1c:	beq	1422c <ftello64@plt+0x2fcc>
   13d20:	cmp	r3, #5
   13d24:	mov	r3, #0
   13d28:	str	r3, [sp, #40]	; 0x28
   13d2c:	beq	13998 <ftello64@plt+0x2738>
   13d30:	mov	r6, #0
   13d34:	mov	r5, #63	; 0x3f
   13d38:	b	13858 <ftello64@plt+0x25f8>
   13d3c:	ldr	r3, [sp, #176]	; 0xb0
   13d40:	cmp	r3, #2
   13d44:	beq	141b4 <ftello64@plt+0x2f54>
   13d48:	mov	r3, #0
   13d4c:	b	139dc <ftello64@plt+0x277c>
   13d50:	mov	r3, #0
   13d54:	str	r3, [sp, #40]	; 0x28
   13d58:	mov	r3, #114	; 0x72
   13d5c:	b	136a0 <ftello64@plt+0x2440>
   13d60:	mov	r3, #0
   13d64:	mov	r6, r3
   13d68:	str	r3, [sp, #40]	; 0x28
   13d6c:	b	13898 <ftello64@plt+0x2638>
   13d70:	mov	r3, #0
   13d74:	str	r3, [sp, #40]	; 0x28
   13d78:	mov	r3, #110	; 0x6e
   13d7c:	b	136a0 <ftello64@plt+0x2440>
   13d80:	mov	r3, #0
   13d84:	str	r3, [sp, #40]	; 0x28
   13d88:	mov	r3, #98	; 0x62
   13d8c:	b	136ac <ftello64@plt+0x244c>
   13d90:	mov	r3, #0
   13d94:	str	r3, [sp, #40]	; 0x28
   13d98:	mov	r3, #97	; 0x61
   13d9c:	b	136ac <ftello64@plt+0x244c>
   13da0:	ldr	r3, [sp, #60]	; 0x3c
   13da4:	cmp	r3, #0
   13da8:	bne	14198 <ftello64@plt+0x2f38>
   13dac:	ldr	r3, [sp, #92]	; 0x5c
   13db0:	cmp	r3, #0
   13db4:	addne	r7, r7, #1
   13db8:	bne	12fb8 <ftello64@plt+0x1d58>
   13dbc:	str	r3, [sp, #40]	; 0x28
   13dc0:	b	136b8 <ftello64@plt+0x2458>
   13dc4:	mov	r3, #0
   13dc8:	str	r3, [sp, #40]	; 0x28
   13dcc:	mov	r3, #102	; 0x66
   13dd0:	b	136ac <ftello64@plt+0x244c>
   13dd4:	mov	r3, #0
   13dd8:	str	r3, [sp, #40]	; 0x28
   13ddc:	ldr	r3, [sp, #76]	; 0x4c
   13de0:	cmp	r3, #1
   13de4:	bne	1424c <ftello64@plt+0x2fec>
   13de8:	bl	1111c <__ctype_b_loc@plt>
   13dec:	ldr	r2, [r0]
   13df0:	sxth	r3, r5
   13df4:	lsl	r3, r3, #1
   13df8:	ldr	r1, [sp, #76]	; 0x4c
   13dfc:	ldrh	r3, [r2, r3]
   13e00:	mov	r0, r1
   13e04:	and	r3, r3, #16384	; 0x4000
   13e08:	cmp	r3, #0
   13e0c:	ldr	r3, [sp, #60]	; 0x3c
   13e10:	movne	r6, #1
   13e14:	moveq	r6, #0
   13e18:	movne	r2, #0
   13e1c:	andeq	r2, r3, #1
   13e20:	cmp	r2, #0
   13e24:	beq	13858 <ftello64@plt+0x25f8>
   13e28:	ldr	r2, [sp, #60]	; 0x3c
   13e2c:	mov	r6, #0
   13e30:	add	r1, r0, r7
   13e34:	mov	ip, #39	; 0x27
   13e38:	str	r6, [sp, #100]	; 0x64
   13e3c:	mov	r0, #0
   13e40:	ldr	lr, [sp, #36]	; 0x24
   13e44:	str	r8, [sp, #36]	; 0x24
   13e48:	ldr	r6, [sp, #40]	; 0x28
   13e4c:	ldr	r8, [sp, #44]	; 0x2c
   13e50:	b	13f00 <ftello64@plt+0x2ca0>
   13e54:	cmp	r8, #0
   13e58:	bne	14434 <ftello64@plt+0x31d4>
   13e5c:	ldr	r0, [sp, #52]	; 0x34
   13e60:	eor	r3, fp, #1
   13e64:	ands	r3, r0, r3
   13e68:	beq	13e98 <ftello64@plt+0x2c38>
   13e6c:	cmp	sl, r4
   13e70:	add	r0, r4, #1
   13e74:	strbhi	ip, [r9, r4]
   13e78:	cmp	sl, r0
   13e7c:	movhi	fp, #36	; 0x24
   13e80:	strbhi	fp, [r9, r0]
   13e84:	add	r0, r4, #2
   13e88:	mov	fp, r3
   13e8c:	cmp	sl, r0
   13e90:	add	r4, r4, #3
   13e94:	strbhi	ip, [r9, r0]
   13e98:	cmp	sl, r4
   13e9c:	movhi	r3, #92	; 0x5c
   13ea0:	strbhi	r3, [r9, r4]
   13ea4:	add	r3, r4, #1
   13ea8:	cmp	sl, r3
   13eac:	bls	13ebc <ftello64@plt+0x2c5c>
   13eb0:	lsr	r0, r5, #6
   13eb4:	add	r0, r0, #48	; 0x30
   13eb8:	strb	r0, [r9, r3]
   13ebc:	add	r3, r4, #2
   13ec0:	cmp	sl, r3
   13ec4:	bls	13ed4 <ftello64@plt+0x2c74>
   13ec8:	ubfx	r0, r5, #3, #3
   13ecc:	add	r0, r0, #48	; 0x30
   13ed0:	strb	r0, [r9, r3]
   13ed4:	add	r7, r7, #1
   13ed8:	and	r5, r5, #7
   13edc:	cmp	r1, r7
   13ee0:	add	r5, r5, #48	; 0x30
   13ee4:	add	r4, r4, #3
   13ee8:	bls	14448 <ftello64@plt+0x31e8>
   13eec:	mov	r0, r2
   13ef0:	cmp	sl, r4
   13ef4:	strbhi	r5, [r9, r4]
   13ef8:	add	r4, r4, #1
   13efc:	ldrb	r5, [lr, #1]!
   13f00:	cmp	r2, #0
   13f04:	bne	13e54 <ftello64@plt+0x2bf4>
   13f08:	eor	r3, r0, #1
   13f0c:	cmp	r6, #0
   13f10:	and	r3, r3, fp
   13f14:	uxtb	r3, r3
   13f18:	beq	13f2c <ftello64@plt+0x2ccc>
   13f1c:	cmp	sl, r4
   13f20:	movhi	r6, #92	; 0x5c
   13f24:	strbhi	r6, [r9, r4]
   13f28:	add	r4, r4, #1
   13f2c:	add	r7, r7, #1
   13f30:	cmp	r7, r1
   13f34:	bcs	14428 <ftello64@plt+0x31c8>
   13f38:	cmp	r3, #0
   13f3c:	beq	1446c <ftello64@plt+0x320c>
   13f40:	cmp	sl, r4
   13f44:	add	r3, r4, #1
   13f48:	mov	r6, #0
   13f4c:	strbhi	ip, [r9, r4]
   13f50:	cmp	sl, r3
   13f54:	add	r4, r4, #2
   13f58:	mov	fp, r6
   13f5c:	strbhi	ip, [r9, r3]
   13f60:	b	13ef0 <ftello64@plt+0x2c90>
   13f64:	ldr	r3, [sp, #36]	; 0x24
   13f68:	ldrb	r5, [r3]
   13f6c:	cmp	r5, #126	; 0x7e
   13f70:	ldrls	pc, [pc, r5, lsl #2]
   13f74:	b	13dd4 <ftello64@plt+0x2b74>
   13f78:	muleq	r1, r8, r1
   13f7c:	ldrdeq	r3, [r1], -r4
   13f80:	ldrdeq	r3, [r1], -r4
   13f84:	ldrdeq	r3, [r1], -r4
   13f88:	ldrdeq	r3, [r1], -r4
   13f8c:	ldrdeq	r3, [r1], -r4
   13f90:	ldrdeq	r3, [r1], -r4
   13f94:	andeq	r3, r1, ip, lsl #13
   13f98:	andeq	r3, r1, r4, lsl #13
   13f9c:	andeq	r3, r1, r4, lsl #26
   13fa0:	andeq	r4, r1, ip, lsl #3
   13fa4:	andeq	r3, r1, r4, ror #25
   13fa8:	andeq	r3, r1, r0, lsr r5
   13fac:	andeq	r4, r1, r0, lsl #3
   13fb0:	ldrdeq	r3, [r1], -r4
   13fb4:	ldrdeq	r3, [r1], -r4
   13fb8:	ldrdeq	r3, [r1], -r4
   13fbc:	ldrdeq	r3, [r1], -r4
   13fc0:	ldrdeq	r3, [r1], -r4
   13fc4:	ldrdeq	r3, [r1], -r4
   13fc8:	ldrdeq	r3, [r1], -r4
   13fcc:	ldrdeq	r3, [r1], -r4
   13fd0:	ldrdeq	r3, [r1], -r4
   13fd4:	ldrdeq	r3, [r1], -r4
   13fd8:	ldrdeq	r3, [r1], -r4
   13fdc:	ldrdeq	r3, [r1], -r4
   13fe0:	ldrdeq	r3, [r1], -r4
   13fe4:	ldrdeq	r3, [r1], -r4
   13fe8:	ldrdeq	r3, [r1], -r4
   13fec:	ldrdeq	r3, [r1], -r4
   13ff0:	ldrdeq	r3, [r1], -r4
   13ff4:	ldrdeq	r3, [r1], -r4
   13ff8:	strdeq	r3, [r1], -r4
   13ffc:	andeq	r4, r1, r4, ror r1
   14000:	andeq	r4, r1, r4, ror r1
   14004:	ldrdeq	r3, [r1], -r8
   14008:	andeq	r4, r1, r4, ror r1
   1400c:	andeq	r3, r1, r8, asr #25
   14010:	andeq	r4, r1, r4, ror r1
   14014:	andeq	r3, r1, ip, lsr sp
   14018:	andeq	r4, r1, r4, ror r1
   1401c:	andeq	r4, r1, r4, ror r1
   14020:	andeq	r4, r1, r4, ror r1
   14024:	andeq	r3, r1, r8, asr #25
   14028:	andeq	r3, r1, r8, asr #25
   1402c:	andeq	r3, r1, r8, asr #25
   14030:	andeq	r3, r1, r8, asr #25
   14034:	andeq	r3, r1, r8, asr #25
   14038:	andeq	r3, r1, r8, asr #25
   1403c:	andeq	r3, r1, r8, asr #25
   14040:	andeq	r3, r1, r8, asr #25
   14044:	andeq	r3, r1, r8, asr #25
   14048:	andeq	r3, r1, r8, asr #25
   1404c:	andeq	r3, r1, r8, asr #25
   14050:	andeq	r3, r1, r8, asr #25
   14054:	andeq	r3, r1, r8, asr #25
   14058:	andeq	r3, r1, r8, asr #25
   1405c:	andeq	r3, r1, r8, asr #25
   14060:	andeq	r3, r1, r8, asr #25
   14064:	andeq	r4, r1, r4, ror r1
   14068:	andeq	r4, r1, r4, ror r1
   1406c:	andeq	r4, r1, r4, ror r1
   14070:	andeq	r4, r1, r4, ror r1
   14074:	andeq	r3, r1, r4, lsl sp
   14078:	ldrdeq	r3, [r1], -r4
   1407c:	andeq	r3, r1, r8, asr #25
   14080:	andeq	r3, r1, r8, asr #25
   14084:	andeq	r3, r1, r8, asr #25
   14088:	andeq	r3, r1, r8, asr #25
   1408c:	andeq	r3, r1, r8, asr #25
   14090:	andeq	r3, r1, r8, asr #25
   14094:	andeq	r3, r1, r8, asr #25
   14098:	andeq	r3, r1, r8, asr #25
   1409c:	andeq	r3, r1, r8, asr #25
   140a0:	andeq	r3, r1, r8, asr #25
   140a4:	andeq	r3, r1, r8, asr #25
   140a8:	andeq	r3, r1, r8, asr #25
   140ac:	andeq	r3, r1, r8, asr #25
   140b0:	andeq	r3, r1, r8, asr #25
   140b4:	andeq	r3, r1, r8, asr #25
   140b8:	andeq	r3, r1, r8, asr #25
   140bc:	andeq	r3, r1, r8, asr #25
   140c0:	andeq	r3, r1, r8, asr #25
   140c4:	andeq	r3, r1, r8, asr #25
   140c8:	andeq	r3, r1, r8, asr #25
   140cc:	andeq	r3, r1, r8, asr #25
   140d0:	andeq	r3, r1, r8, asr #25
   140d4:	andeq	r3, r1, r8, asr #25
   140d8:	andeq	r3, r1, r8, asr #25
   140dc:	andeq	r3, r1, r8, asr #25
   140e0:	andeq	r3, r1, r8, asr #25
   140e4:	andeq	r4, r1, r4, ror r1
   140e8:	muleq	r1, r4, ip
   140ec:	andeq	r3, r1, r8, asr #25
   140f0:	andeq	r4, r1, r4, ror r1
   140f4:	andeq	r3, r1, r8, asr #25
   140f8:	andeq	r4, r1, r4, ror r1
   140fc:	andeq	r3, r1, r8, asr #25
   14100:	andeq	r3, r1, r8, asr #25
   14104:	andeq	r3, r1, r8, asr #25
   14108:	andeq	r3, r1, r8, asr #25
   1410c:	andeq	r3, r1, r8, asr #25
   14110:	andeq	r3, r1, r8, asr #25
   14114:	andeq	r3, r1, r8, asr #25
   14118:	andeq	r3, r1, r8, asr #25
   1411c:	andeq	r3, r1, r8, asr #25
   14120:	andeq	r3, r1, r8, asr #25
   14124:	andeq	r3, r1, r8, asr #25
   14128:	andeq	r3, r1, r8, asr #25
   1412c:	andeq	r3, r1, r8, asr #25
   14130:	andeq	r3, r1, r8, asr #25
   14134:	andeq	r3, r1, r8, asr #25
   14138:	andeq	r3, r1, r8, asr #25
   1413c:	andeq	r3, r1, r8, asr #25
   14140:	andeq	r3, r1, r8, asr #25
   14144:	andeq	r3, r1, r8, asr #25
   14148:	andeq	r3, r1, r8, asr #25
   1414c:	andeq	r3, r1, r8, asr #25
   14150:	andeq	r3, r1, r8, asr #25
   14154:	andeq	r3, r1, r8, asr #25
   14158:	andeq	r3, r1, r8, asr #25
   1415c:	andeq	r3, r1, r8, asr #25
   14160:	andeq	r3, r1, r8, asr #25
   14164:	andeq	r3, r1, r0, ror ip
   14168:	andeq	r4, r1, r4, ror r1
   1416c:	andeq	r3, r1, r0, ror ip
   14170:	ldrdeq	r3, [r1], -r8
   14174:	mov	r3, #0
   14178:	str	r3, [sp, #40]	; 0x28
   1417c:	b	13854 <ftello64@plt+0x25f4>
   14180:	mov	r3, #0
   14184:	str	r3, [sp, #40]	; 0x28
   14188:	b	137ec <ftello64@plt+0x258c>
   1418c:	mov	r3, #0
   14190:	str	r3, [sp, #40]	; 0x28
   14194:	b	13820 <ftello64@plt+0x25c0>
   14198:	ldr	r3, [sp, #44]	; 0x2c
   1419c:	cmp	r3, #0
   141a0:	beq	13738 <ftello64@plt+0x24d8>
   141a4:	ldr	r3, [sp, #52]	; 0x34
   141a8:	mov	fp, r9
   141ac:	str	r3, [sp, #60]	; 0x3c
   141b0:	b	138b0 <ftello64@plt+0x2650>
   141b4:	ldr	r3, [sp, #44]	; 0x2c
   141b8:	cmp	r3, #0
   141bc:	bne	145f0 <ftello64@plt+0x3390>
   141c0:	str	r3, [sp, #40]	; 0x28
   141c4:	cmp	sl, #0
   141c8:	ldr	r3, [sp, #84]	; 0x54
   141cc:	clz	r3, r3
   141d0:	lsr	r3, r3, #5
   141d4:	moveq	r3, #0
   141d8:	cmp	r3, #0
   141dc:	strne	sl, [sp, #84]	; 0x54
   141e0:	movne	sl, #0
   141e4:	bne	14214 <ftello64@plt+0x2fb4>
   141e8:	cmp	sl, r4
   141ec:	movhi	r3, #39	; 0x27
   141f0:	strbhi	r3, [r9, r4]
   141f4:	add	r3, r4, #1
   141f8:	cmp	sl, r3
   141fc:	movhi	r2, #92	; 0x5c
   14200:	strbhi	r2, [r9, r3]
   14204:	add	r3, r4, #2
   14208:	cmp	sl, r3
   1420c:	movhi	r2, #39	; 0x27
   14210:	strbhi	r2, [r9, r3]
   14214:	mov	r3, #0
   14218:	add	r4, r4, #3
   1421c:	str	r6, [sp, #80]	; 0x50
   14220:	mov	fp, r3
   14224:	mov	r5, #39	; 0x27
   14228:	b	136f4 <ftello64@plt+0x2494>
   1422c:	ldr	r3, [sp, #44]	; 0x2c
   14230:	cmp	r3, #0
   14234:	bne	145f0 <ftello64@plt+0x3390>
   14238:	mov	r6, #0
   1423c:	mov	r5, #63	; 0x3f
   14240:	str	r3, [sp, #40]	; 0x28
   14244:	mov	r3, fp
   14248:	b	136f4 <ftello64@plt+0x2494>
   1424c:	mov	r2, #0
   14250:	mov	r3, #0
   14254:	cmn	r8, #1
   14258:	strd	r2, [sp, #128]	; 0x80
   1425c:	bne	1426c <ftello64@plt+0x300c>
   14260:	ldr	r0, [sp, #28]
   14264:	bl	11134 <strlen@plt>
   14268:	mov	r8, r0
   1426c:	str	r9, [sp, #100]	; 0x64
   14270:	mov	r3, #0
   14274:	strd	sl, [sp, #104]	; 0x68
   14278:	ldr	sl, [sp, #28]
   1427c:	str	r5, [sp, #112]	; 0x70
   14280:	mov	r5, r3
   14284:	ldr	r9, [sp, #68]	; 0x44
   14288:	str	r4, [sp, #116]	; 0x74
   1428c:	add	r4, r7, r5
   14290:	add	r3, sp, #128	; 0x80
   14294:	add	fp, sl, r4
   14298:	sub	r2, r8, r4
   1429c:	mov	r1, fp
   142a0:	add	r0, sp, #124	; 0x7c
   142a4:	bl	1b264 <ftello64@plt+0xa004>
   142a8:	subs	r1, r0, #0
   142ac:	beq	142ec <ftello64@plt+0x308c>
   142b0:	cmn	r1, #1
   142b4:	beq	14644 <ftello64@plt+0x33e4>
   142b8:	cmn	r1, #2
   142bc:	beq	14664 <ftello64@plt+0x3404>
   142c0:	cmp	r9, #0
   142c4:	bne	1431c <ftello64@plt+0x30bc>
   142c8:	ldr	r0, [sp, #124]	; 0x7c
   142cc:	add	r5, r5, r1
   142d0:	bl	1105c <iswprint@plt>
   142d4:	cmp	r0, #0
   142d8:	add	r0, sp, #128	; 0x80
   142dc:	moveq	r6, #0
   142e0:	bl	10fe4 <mbsinit@plt>
   142e4:	cmp	r0, #0
   142e8:	beq	1428c <ftello64@plt+0x302c>
   142ec:	ldr	r3, [sp, #60]	; 0x3c
   142f0:	add	r9, sp, #100	; 0x64
   142f4:	mov	r0, r5
   142f8:	ldm	r9, {r9, sl, fp}
   142fc:	eor	r2, r6, #1
   14300:	ldr	r5, [sp, #112]	; 0x70
   14304:	and	r2, r2, r3
   14308:	uxtb	r2, r2
   1430c:	ldr	r4, [sp, #116]	; 0x74
   14310:	cmp	r0, #1
   14314:	bhi	13e30 <ftello64@plt+0x2bd0>
   14318:	b	13e20 <ftello64@plt+0x2bc0>
   1431c:	cmp	r1, #1
   14320:	beq	142c8 <ftello64@plt+0x3068>
   14324:	add	r2, r4, #1
   14328:	add	r3, sl, r1
   1432c:	add	r2, sl, r2
   14330:	add	r4, r3, r4
   14334:	ldrb	r3, [r2], #1
   14338:	sub	r3, r3, #91	; 0x5b
   1433c:	cmp	r3, #33	; 0x21
   14340:	ldrls	pc, [pc, r3, lsl #2]
   14344:	b	143d0 <ftello64@plt+0x3170>
   14348:	ldrdeq	r4, [r1], -ip
   1434c:	ldrdeq	r4, [r1], -ip
   14350:	ldrdeq	r4, [r1], -r0
   14354:	ldrdeq	r4, [r1], -ip
   14358:	ldrdeq	r4, [r1], -r0
   1435c:	ldrdeq	r4, [r1], -ip
   14360:	ldrdeq	r4, [r1], -r0
   14364:	ldrdeq	r4, [r1], -r0
   14368:	ldrdeq	r4, [r1], -r0
   1436c:	ldrdeq	r4, [r1], -r0
   14370:	ldrdeq	r4, [r1], -r0
   14374:	ldrdeq	r4, [r1], -r0
   14378:	ldrdeq	r4, [r1], -r0
   1437c:	ldrdeq	r4, [r1], -r0
   14380:	ldrdeq	r4, [r1], -r0
   14384:	ldrdeq	r4, [r1], -r0
   14388:	ldrdeq	r4, [r1], -r0
   1438c:	ldrdeq	r4, [r1], -r0
   14390:	ldrdeq	r4, [r1], -r0
   14394:	ldrdeq	r4, [r1], -r0
   14398:	ldrdeq	r4, [r1], -r0
   1439c:	ldrdeq	r4, [r1], -r0
   143a0:	ldrdeq	r4, [r1], -r0
   143a4:	ldrdeq	r4, [r1], -r0
   143a8:	ldrdeq	r4, [r1], -r0
   143ac:	ldrdeq	r4, [r1], -r0
   143b0:	ldrdeq	r4, [r1], -r0
   143b4:	ldrdeq	r4, [r1], -r0
   143b8:	ldrdeq	r4, [r1], -r0
   143bc:	ldrdeq	r4, [r1], -r0
   143c0:	ldrdeq	r4, [r1], -r0
   143c4:	ldrdeq	r4, [r1], -r0
   143c8:	ldrdeq	r4, [r1], -r0
   143cc:	ldrdeq	r4, [r1], -ip
   143d0:	cmp	r4, r2
   143d4:	bne	14334 <ftello64@plt+0x30d4>
   143d8:	b	142c8 <ftello64@plt+0x3068>
   143dc:	mov	r3, #2
   143e0:	ldr	fp, [sp, #100]	; 0x64
   143e4:	str	r3, [sp, #176]	; 0xb0
   143e8:	ldr	sl, [sp, #104]	; 0x68
   143ec:	b	138b0 <ftello64@plt+0x2650>
   143f0:	ldr	r2, [sp, #52]	; 0x34
   143f4:	mov	fp, r9
   143f8:	ldr	r3, [sp, #60]	; 0x3c
   143fc:	and	r3, r3, r2
   14400:	str	r3, [sp, #60]	; 0x3c
   14404:	b	138b0 <ftello64@plt+0x2650>
   14408:	cmp	sl, r4
   1440c:	movhi	r2, fp
   14410:	bhi	13788 <ftello64@plt+0x2528>
   14414:	mov	r2, r4
   14418:	b	13798 <ftello64@plt+0x2538>
   1441c:	mov	r6, r3
   14420:	mov	r5, #63	; 0x3f
   14424:	b	13858 <ftello64@plt+0x25f8>
   14428:	ldr	r8, [sp, #36]	; 0x24
   1442c:	ldr	r6, [sp, #100]	; 0x64
   14430:	b	13704 <ftello64@plt+0x24a4>
   14434:	mov	fp, r9
   14438:	ldr	r8, [sp, #36]	; 0x24
   1443c:	ldr	r3, [sp, #52]	; 0x34
   14440:	str	r3, [sp, #60]	; 0x3c
   14444:	b	138b0 <ftello64@plt+0x2650>
   14448:	ldr	r8, [sp, #36]	; 0x24
   1444c:	ldr	r6, [sp, #100]	; 0x64
   14450:	b	1359c <ftello64@plt+0x233c>
   14454:	mov	r3, #0
   14458:	add	r4, r4, #4
   1445c:	mov	fp, r2
   14460:	mov	r6, r3
   14464:	mov	r5, #48	; 0x30
   14468:	b	136f4 <ftello64@plt+0x2494>
   1446c:	mov	r6, r3
   14470:	b	13ef0 <ftello64@plt+0x2c90>
   14474:	mov	r3, #1
   14478:	movw	r2, #49196	; 0xc02c
   1447c:	movt	r2, #1
   14480:	mov	r4, r3
   14484:	mov	r9, sl
   14488:	str	r3, [sp, #32]
   1448c:	str	sl, [sp, #44]	; 0x2c
   14490:	str	r3, [sp, #48]	; 0x30
   14494:	str	sl, [sp, #52]	; 0x34
   14498:	str	r3, [sp, #56]	; 0x38
   1449c:	str	r3, [sp, #60]	; 0x3c
   144a0:	str	sl, [sp, #64]	; 0x40
   144a4:	str	sl, [sp, #68]	; 0x44
   144a8:	str	r2, [sp, #72]	; 0x48
   144ac:	str	sl, [sp, #80]	; 0x50
   144b0:	str	sl, [sp, #84]	; 0x54
   144b4:	str	sl, [sp, #88]	; 0x58
   144b8:	b	12fa8 <ftello64@plt+0x1d48>
   144bc:	mov	r3, #0
   144c0:	mov	r5, #48	; 0x30
   144c4:	mov	r6, r3
   144c8:	b	136f4 <ftello64@plt+0x2494>
   144cc:	cmp	sl, r4
   144d0:	mov	r5, #48	; 0x30
   144d4:	movhi	r3, #48	; 0x30
   144d8:	strbhi	r3, [r9, r4]
   144dc:	add	r3, r2, #2
   144e0:	add	r4, r2, #3
   144e4:	cmp	sl, r3
   144e8:	movhi	r1, #48	; 0x30
   144ec:	strbhi	r1, [r9, r3]
   144f0:	mov	r3, #0
   144f4:	b	137d0 <ftello64@plt+0x2570>
   144f8:	ldr	r3, [sp, #48]	; 0x30
   144fc:	str	r3, [sp, #40]	; 0x28
   14500:	b	13ddc <ftello64@plt+0x2b7c>
   14504:	ldr	r2, [sp, #28]
   14508:	ldrb	r2, [r2, r3]
   1450c:	sub	r1, r2, #33	; 0x21
   14510:	cmp	r1, #29
   14514:	ldrls	pc, [pc, r1, lsl #2]
   14518:	b	13854 <ftello64@plt+0x25f4>
   1451c:	muleq	r1, r4, r5
   14520:	andeq	r3, r1, r4, asr r8
   14524:	andeq	r3, r1, r4, asr r8
   14528:	andeq	r3, r1, r4, asr r8
   1452c:	andeq	r3, r1, r4, asr r8
   14530:	andeq	r3, r1, r4, asr r8
   14534:	muleq	r1, r4, r5
   14538:	muleq	r1, r4, r5
   1453c:	muleq	r1, r4, r5
   14540:	andeq	r3, r1, r4, asr r8
   14544:	andeq	r3, r1, r4, asr r8
   14548:	andeq	r3, r1, r4, asr r8
   1454c:	muleq	r1, r4, r5
   14550:	andeq	r3, r1, r4, asr r8
   14554:	muleq	r1, r4, r5
   14558:	andeq	r3, r1, r4, asr r8
   1455c:	andeq	r3, r1, r4, asr r8
   14560:	andeq	r3, r1, r4, asr r8
   14564:	andeq	r3, r1, r4, asr r8
   14568:	andeq	r3, r1, r4, asr r8
   1456c:	andeq	r3, r1, r4, asr r8
   14570:	andeq	r3, r1, r4, asr r8
   14574:	andeq	r3, r1, r4, asr r8
   14578:	andeq	r3, r1, r4, asr r8
   1457c:	andeq	r3, r1, r4, asr r8
   14580:	andeq	r3, r1, r4, asr r8
   14584:	andeq	r3, r1, r4, asr r8
   14588:	muleq	r1, r4, r5
   1458c:	muleq	r1, r4, r5
   14590:	muleq	r1, r4, r5
   14594:	ldr	r1, [sp, #44]	; 0x2c
   14598:	cmp	r1, #0
   1459c:	bne	147fc <ftello64@plt+0x359c>
   145a0:	cmp	sl, r4
   145a4:	mov	r7, r3
   145a8:	movhi	r1, #63	; 0x3f
   145ac:	mov	r5, r2
   145b0:	mov	r3, fp
   145b4:	strbhi	r1, [r9, r4]
   145b8:	add	r1, r4, #1
   145bc:	cmp	sl, r1
   145c0:	movhi	r0, #34	; 0x22
   145c4:	strbhi	r0, [r9, r1]
   145c8:	add	r1, r4, #2
   145cc:	cmp	sl, r1
   145d0:	movhi	r0, #34	; 0x22
   145d4:	strbhi	r0, [r9, r1]
   145d8:	add	r1, r4, #3
   145dc:	add	r4, r4, #4
   145e0:	cmp	sl, r1
   145e4:	movhi	r0, #63	; 0x3f
   145e8:	strbhi	r0, [r9, r1]
   145ec:	b	137d0 <ftello64@plt+0x2570>
   145f0:	mov	fp, r9
   145f4:	b	138b0 <ftello64@plt+0x2650>
   145f8:	ldr	r3, [sp, #188]	; 0xbc
   145fc:	ldrb	r3, [r3]
   14600:	cmp	r3, #0
   14604:	beq	12f40 <ftello64@plt+0x1ce0>
   14608:	ldr	r2, [sp, #188]	; 0xbc
   1460c:	cmp	sl, r4
   14610:	bls	14630 <ftello64@plt+0x33d0>
   14614:	strb	r3, [fp, r4]
   14618:	add	r4, r4, #1
   1461c:	ldrb	r3, [r2, #1]!
   14620:	cmp	r3, #0
   14624:	beq	12f40 <ftello64@plt+0x1ce0>
   14628:	cmp	sl, r4
   1462c:	bhi	14614 <ftello64@plt+0x33b4>
   14630:	ldrb	r3, [r2, #1]!
   14634:	add	r4, r4, #1
   14638:	cmp	r3, #0
   1463c:	bne	1460c <ftello64@plt+0x33ac>
   14640:	b	12f40 <ftello64@plt+0x1ce0>
   14644:	add	r9, sp, #100	; 0x64
   14648:	mov	r0, r5
   1464c:	ldr	r2, [sp, #60]	; 0x3c
   14650:	mov	r6, #0
   14654:	ldm	r9, {r9, sl, fp}
   14658:	ldr	r5, [sp, #112]	; 0x70
   1465c:	ldr	r4, [sp, #116]	; 0x74
   14660:	b	14310 <ftello64@plt+0x30b0>
   14664:	cmp	r4, r8
   14668:	add	r9, sp, #100	; 0x64
   1466c:	mov	r1, r4
   14670:	mov	r2, fp
   14674:	ldm	r9, {r9, sl, fp}
   14678:	mov	r3, r5
   1467c:	mov	r0, r5
   14680:	ldr	r5, [sp, #112]	; 0x70
   14684:	ldr	r4, [sp, #116]	; 0x74
   14688:	bcs	146bc <ftello64@plt+0x345c>
   1468c:	ldrb	r6, [r2]
   14690:	cmp	r6, #0
   14694:	bne	146a8 <ftello64@plt+0x3448>
   14698:	b	147f4 <ftello64@plt+0x3594>
   1469c:	ldrb	r6, [r2, #1]!
   146a0:	cmp	r6, #0
   146a4:	beq	1478c <ftello64@plt+0x352c>
   146a8:	add	r3, r3, #1
   146ac:	add	r1, r7, r3
   146b0:	cmp	r8, r1
   146b4:	bhi	1469c <ftello64@plt+0x343c>
   146b8:	mov	r0, r3
   146bc:	mov	r6, #0
   146c0:	ldr	r2, [sp, #60]	; 0x3c
   146c4:	b	14310 <ftello64@plt+0x30b0>
   146c8:	mov	r3, #1
   146cc:	mov	r4, #0
   146d0:	mov	r9, r4
   146d4:	str	r3, [sp, #32]
   146d8:	str	r3, [sp, #44]	; 0x2c
   146dc:	str	r3, [sp, #48]	; 0x30
   146e0:	str	r4, [sp, #52]	; 0x34
   146e4:	str	r3, [sp, #56]	; 0x38
   146e8:	str	r3, [sp, #60]	; 0x3c
   146ec:	str	r3, [sp, #88]	; 0x58
   146f0:	movw	r3, #49196	; 0xc02c
   146f4:	movt	r3, #1
   146f8:	str	r4, [sp, #64]	; 0x40
   146fc:	str	r4, [sp, #68]	; 0x44
   14700:	str	r3, [sp, #72]	; 0x48
   14704:	str	r4, [sp, #80]	; 0x50
   14708:	str	r4, [sp, #84]	; 0x54
   1470c:	b	12fa8 <ftello64@plt+0x1d48>
   14710:	mov	fp, r9
   14714:	b	138c4 <ftello64@plt+0x2664>
   14718:	ldr	r3, [sp, #48]	; 0x30
   1471c:	b	14238 <ftello64@plt+0x2fd8>
   14720:	mov	r2, r3
   14724:	ldr	r3, [sp, #72]	; 0x48
   14728:	cmp	r3, #0
   1472c:	moveq	r2, #0
   14730:	andne	r2, r2, #1
   14734:	cmp	r2, #0
   14738:	beq	14768 <ftello64@plt+0x3508>
   1473c:	mov	r2, r3
   14740:	ldrb	r3, [r3]
   14744:	cmp	r3, #0
   14748:	beq	14768 <ftello64@plt+0x3508>
   1474c:	cmp	sl, r4
   14750:	bls	14778 <ftello64@plt+0x3518>
   14754:	strb	r3, [fp, r4]
   14758:	add	r4, r4, #1
   1475c:	ldrb	r3, [r2, #1]!
   14760:	cmp	r3, #0
   14764:	bne	1474c <ftello64@plt+0x34ec>
   14768:	cmp	sl, r4
   1476c:	movhi	r3, #0
   14770:	strbhi	r3, [fp, r4]
   14774:	b	13900 <ftello64@plt+0x26a0>
   14778:	ldrb	r3, [r2, #1]!
   1477c:	add	r4, r4, #1
   14780:	cmp	r3, #0
   14784:	bne	1474c <ftello64@plt+0x34ec>
   14788:	b	14768 <ftello64@plt+0x3508>
   1478c:	mov	r0, r3
   14790:	ldr	r2, [sp, #60]	; 0x3c
   14794:	b	14310 <ftello64@plt+0x30b0>
   14798:	mov	ip, #5
   1479c:	mov	r3, r8
   147a0:	ldr	r1, [sp, #84]	; 0x54
   147a4:	str	ip, [sp]
   147a8:	ldr	r2, [sp, #180]	; 0xb4
   147ac:	ldr	ip, [sp, #188]	; 0xbc
   147b0:	ldr	r0, [sp, #184]	; 0xb8
   147b4:	str	r2, [sp, #4]
   147b8:	ldr	r2, [sp, #28]
   147bc:	str	ip, [sp, #12]
   147c0:	ldr	ip, [sp, #192]	; 0xc0
   147c4:	str	r0, [sp, #8]
   147c8:	mov	r0, fp
   147cc:	str	ip, [sp, #16]
   147d0:	bl	12e84 <ftello64@plt+0x1c24>
   147d4:	mov	r4, r0
   147d8:	b	13900 <ftello64@plt+0x26a0>
   147dc:	mov	r6, r3
   147e0:	str	r3, [sp, #40]	; 0x28
   147e4:	b	13870 <ftello64@plt+0x2610>
   147e8:	mov	r3, #2
   147ec:	str	r3, [sp, #176]	; 0xb0
   147f0:	b	138b0 <ftello64@plt+0x2650>
   147f4:	ldr	r2, [sp, #60]	; 0x3c
   147f8:	b	14310 <ftello64@plt+0x30b0>
   147fc:	mov	r3, #5
   14800:	mov	fp, r9
   14804:	str	r3, [sp, #176]	; 0xb0
   14808:	b	138c4 <ftello64@plt+0x2664>
   1480c:	mov	r1, #1
   14810:	mov	r9, #0
   14814:	mov	r3, r9
   14818:	mov	r2, r9
   1481c:	str	r1, [sp, #32]
   14820:	str	sl, [sp, #84]	; 0x54
   14824:	b	1364c <ftello64@plt+0x23ec>
   14828:	mov	r3, #0
   1482c:	mov	r2, #1
   14830:	mov	r9, r3
   14834:	mov	r4, r3
   14838:	str	r2, [sp, #32]
   1483c:	strd	r2, [sp, #44]	; 0x2c
   14840:	strd	r2, [sp, #56]	; 0x38
   14844:	str	r3, [sp, #80]	; 0x50
   14848:	str	r3, [sp, #84]	; 0x54
   1484c:	str	r3, [sp, #88]	; 0x58
   14850:	movw	r3, #49216	; 0xc040
   14854:	movt	r3, #1
   14858:	str	r2, [sp, #52]	; 0x34
   1485c:	str	r2, [sp, #64]	; 0x40
   14860:	str	r2, [sp, #68]	; 0x44
   14864:	str	r3, [sp, #72]	; 0x48
   14868:	b	12fa8 <ftello64@plt+0x1d48>
   1486c:	bl	1123c <abort@plt>
   14870:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14874:	mov	r4, r0
   14878:	mov	r5, r3
   1487c:	strd	r6, [sp, #8]
   14880:	movw	r7, #53544	; 0xd128
   14884:	movt	r7, #2
   14888:	strd	r8, [sp, #16]
   1488c:	strd	sl, [sp, #24]
   14890:	mov	sl, r1
   14894:	mov	fp, r2
   14898:	str	lr, [sp, #32]
   1489c:	sub	sp, sp, #60	; 0x3c
   148a0:	bl	1114c <__errno_location@plt>
   148a4:	mov	r8, r0
   148a8:	cmn	r4, #-2147483647	; 0x80000001
   148ac:	ldr	r6, [r7]
   148b0:	movne	r0, #0
   148b4:	moveq	r0, #1
   148b8:	ldr	r3, [r8]
   148bc:	orrs	r0, r0, r4, lsr #31
   148c0:	str	r3, [sp, #28]
   148c4:	bne	14a54 <ftello64@plt+0x37f4>
   148c8:	ldr	r3, [r7, #4]
   148cc:	cmp	r3, r4
   148d0:	bgt	14930 <ftello64@plt+0x36d0>
   148d4:	add	r1, r7, #8
   148d8:	sub	r2, r4, r3
   148dc:	str	r3, [sp, #52]	; 0x34
   148e0:	cmp	r6, r1
   148e4:	add	r2, r2, #1
   148e8:	beq	14a2c <ftello64@plt+0x37cc>
   148ec:	mov	r1, #8
   148f0:	mov	r0, r6
   148f4:	mvn	r3, #-2147483648	; 0x80000000
   148f8:	str	r1, [sp]
   148fc:	add	r1, sp, #52	; 0x34
   14900:	bl	18580 <ftello64@plt+0x7320>
   14904:	mov	r6, r0
   14908:	str	r0, [r7]
   1490c:	ldr	r0, [r7, #4]
   14910:	mov	r1, #0
   14914:	ldr	r2, [sp, #52]	; 0x34
   14918:	sub	r2, r2, r0
   1491c:	add	r0, r6, r0, lsl #3
   14920:	lsl	r2, r2, #3
   14924:	bl	11170 <memset@plt>
   14928:	ldr	r3, [sp, #52]	; 0x34
   1492c:	str	r3, [r7, #4]
   14930:	ldr	r1, [r5, #4]
   14934:	add	r0, r6, r4, lsl #3
   14938:	add	ip, r5, #8
   1493c:	mov	r3, fp
   14940:	mov	r2, sl
   14944:	ldr	r7, [r0, #4]
   14948:	str	r0, [sp, #36]	; 0x24
   1494c:	str	ip, [sp, #40]	; 0x28
   14950:	orr	r0, r1, #1
   14954:	ldr	r9, [r6, r4, lsl #3]
   14958:	str	ip, [sp, #8]
   1495c:	ldr	lr, [r5, #44]	; 0x2c
   14960:	str	r0, [sp, #4]
   14964:	ldr	ip, [r5]
   14968:	mov	r1, r9
   1496c:	str	ip, [sp, #32]
   14970:	ldr	ip, [r5, #40]	; 0x28
   14974:	str	ip, [sp, #12]
   14978:	ldr	ip, [sp, #32]
   1497c:	str	lr, [sp, #16]
   14980:	str	r0, [sp, #44]	; 0x2c
   14984:	mov	r0, r7
   14988:	str	ip, [sp]
   1498c:	bl	12e84 <ftello64@plt+0x1c24>
   14990:	cmp	r9, r0
   14994:	bhi	14a04 <ftello64@plt+0x37a4>
   14998:	add	r9, r0, #1
   1499c:	movw	r3, #53660	; 0xd19c
   149a0:	movt	r3, #2
   149a4:	cmp	r7, r3
   149a8:	str	r9, [r6, r4, lsl #3]
   149ac:	beq	149b8 <ftello64@plt+0x3758>
   149b0:	mov	r0, r7
   149b4:	bl	19ab0 <ftello64@plt+0x8850>
   149b8:	mov	r0, r9
   149bc:	bl	182dc <ftello64@plt+0x707c>
   149c0:	ldr	ip, [r5]
   149c4:	mov	r3, fp
   149c8:	mov	r2, sl
   149cc:	mov	r1, r9
   149d0:	mov	r7, r0
   149d4:	ldr	lr, [sp, #36]	; 0x24
   149d8:	ldr	r4, [r5, #40]	; 0x28
   149dc:	str	r0, [lr, #4]
   149e0:	ldr	lr, [r5, #44]	; 0x2c
   149e4:	str	ip, [sp]
   149e8:	ldr	ip, [sp, #44]	; 0x2c
   149ec:	str	ip, [sp, #4]
   149f0:	ldr	ip, [sp, #40]	; 0x28
   149f4:	str	r4, [sp, #12]
   149f8:	str	lr, [sp, #16]
   149fc:	str	ip, [sp, #8]
   14a00:	bl	12e84 <ftello64@plt+0x1c24>
   14a04:	ldr	r3, [sp, #28]
   14a08:	mov	r0, r7
   14a0c:	str	r3, [r8]
   14a10:	add	sp, sp, #60	; 0x3c
   14a14:	ldrd	r4, [sp]
   14a18:	ldrd	r6, [sp, #8]
   14a1c:	ldrd	r8, [sp, #16]
   14a20:	ldrd	sl, [sp, #24]
   14a24:	add	sp, sp, #32
   14a28:	pop	{pc}		; (ldr pc, [sp], #4)
   14a2c:	mov	r1, #8
   14a30:	mvn	r3, #-2147483648	; 0x80000000
   14a34:	str	r1, [sp]
   14a38:	add	r1, sp, #52	; 0x34
   14a3c:	bl	18580 <ftello64@plt+0x7320>
   14a40:	ldrd	r2, [r7, #8]
   14a44:	mov	r6, r0
   14a48:	str	r0, [r7]
   14a4c:	strd	r2, [r0]
   14a50:	b	1490c <ftello64@plt+0x36ac>
   14a54:	bl	1123c <abort@plt>
   14a58:	strd	r4, [sp, #-16]!
   14a5c:	mov	r5, r0
   14a60:	str	r6, [sp, #8]
   14a64:	str	lr, [sp, #12]
   14a68:	bl	1114c <__errno_location@plt>
   14a6c:	mov	r4, r0
   14a70:	cmp	r5, #0
   14a74:	ldr	r0, [pc, #32]	; 14a9c <ftello64@plt+0x383c>
   14a78:	mov	r1, #48	; 0x30
   14a7c:	movne	r0, r5
   14a80:	ldr	r6, [r4]
   14a84:	bl	18720 <ftello64@plt+0x74c0>
   14a88:	str	r6, [r4]
   14a8c:	ldrd	r4, [sp]
   14a90:	ldr	r6, [sp, #8]
   14a94:	add	sp, sp, #12
   14a98:	pop	{pc}		; (ldr pc, [sp], #4)
   14a9c:	muleq	r2, ip, r2
   14aa0:	ldr	r3, [pc, #12]	; 14ab4 <ftello64@plt+0x3854>
   14aa4:	cmp	r0, #0
   14aa8:	moveq	r0, r3
   14aac:	ldr	r0, [r0]
   14ab0:	bx	lr
   14ab4:	muleq	r2, ip, r2
   14ab8:	ldr	r3, [pc, #12]	; 14acc <ftello64@plt+0x386c>
   14abc:	cmp	r0, #0
   14ac0:	moveq	r0, r3
   14ac4:	str	r1, [r0]
   14ac8:	bx	lr
   14acc:	muleq	r2, ip, r2
   14ad0:	ldr	r3, [pc, #52]	; 14b0c <ftello64@plt+0x38ac>
   14ad4:	cmp	r0, #0
   14ad8:	push	{lr}		; (str lr, [sp, #-4]!)
   14adc:	lsr	lr, r1, #5
   14ae0:	and	r1, r1, #31
   14ae4:	moveq	r0, r3
   14ae8:	add	r3, r0, #8
   14aec:	ldr	ip, [r3, lr, lsl #2]
   14af0:	lsr	r0, ip, r1
   14af4:	eor	r2, r2, r0
   14af8:	and	r0, r0, #1
   14afc:	and	r2, r2, #1
   14b00:	eor	r1, ip, r2, lsl r1
   14b04:	str	r1, [r3, lr, lsl #2]
   14b08:	pop	{pc}		; (ldr pc, [sp], #4)
   14b0c:	muleq	r2, ip, r2
   14b10:	ldr	r3, [pc, #16]	; 14b28 <ftello64@plt+0x38c8>
   14b14:	cmp	r0, #0
   14b18:	movne	r3, r0
   14b1c:	ldr	r0, [r3, #4]
   14b20:	str	r1, [r3, #4]
   14b24:	bx	lr
   14b28:	muleq	r2, ip, r2
   14b2c:	ldr	r3, [pc, #48]	; 14b64 <ftello64@plt+0x3904>
   14b30:	cmp	r0, #0
   14b34:	mov	ip, #10
   14b38:	moveq	r0, r3
   14b3c:	cmp	r2, #0
   14b40:	cmpne	r1, #0
   14b44:	str	ip, [r0]
   14b48:	beq	14b58 <ftello64@plt+0x38f8>
   14b4c:	str	r1, [r0, #40]	; 0x28
   14b50:	str	r2, [r0, #44]	; 0x2c
   14b54:	bx	lr
   14b58:	str	r4, [sp, #-8]!
   14b5c:	str	lr, [sp, #4]
   14b60:	bl	1123c <abort@plt>
   14b64:	muleq	r2, ip, r2
   14b68:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14b6c:	strd	r6, [sp, #8]
   14b70:	mov	r7, r0
   14b74:	mov	r6, r1
   14b78:	strd	r8, [sp, #16]
   14b7c:	mov	r8, r2
   14b80:	mov	r9, r3
   14b84:	str	lr, [sp, #24]
   14b88:	sub	sp, sp, #28
   14b8c:	ldr	r4, [sp, #56]	; 0x38
   14b90:	ldr	ip, [pc, #104]	; 14c00 <ftello64@plt+0x39a0>
   14b94:	cmp	r4, #0
   14b98:	moveq	r4, ip
   14b9c:	bl	1114c <__errno_location@plt>
   14ba0:	ldr	ip, [r4, #44]	; 0x2c
   14ba4:	mov	r5, r0
   14ba8:	mov	r1, r6
   14bac:	add	lr, r4, #8
   14bb0:	mov	r3, r9
   14bb4:	ldr	r6, [r5]
   14bb8:	mov	r2, r8
   14bbc:	mov	r0, r7
   14bc0:	str	ip, [sp, #16]
   14bc4:	ldr	ip, [r4, #40]	; 0x28
   14bc8:	str	lr, [sp, #8]
   14bcc:	str	ip, [sp, #12]
   14bd0:	ldr	ip, [r4, #4]
   14bd4:	str	ip, [sp, #4]
   14bd8:	ldr	ip, [r4]
   14bdc:	str	ip, [sp]
   14be0:	bl	12e84 <ftello64@plt+0x1c24>
   14be4:	str	r6, [r5]
   14be8:	add	sp, sp, #28
   14bec:	ldrd	r4, [sp]
   14bf0:	ldrd	r6, [sp, #8]
   14bf4:	ldrd	r8, [sp, #16]
   14bf8:	add	sp, sp, #24
   14bfc:	pop	{pc}		; (ldr pc, [sp], #4)
   14c00:	muleq	r2, ip, r2
   14c04:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14c08:	cmp	r2, #0
   14c0c:	ldr	r4, [pc, #192]	; 14cd4 <ftello64@plt+0x3a74>
   14c10:	movne	r4, r2
   14c14:	strd	r6, [sp, #8]
   14c18:	strd	r8, [sp, #16]
   14c1c:	mov	r9, r1
   14c20:	mov	r8, r0
   14c24:	strd	sl, [sp, #24]
   14c28:	str	lr, [sp, #32]
   14c2c:	sub	sp, sp, #36	; 0x24
   14c30:	bl	1114c <__errno_location@plt>
   14c34:	ldr	r5, [r4, #4]
   14c38:	mov	r6, r0
   14c3c:	add	r7, r4, #8
   14c40:	mov	r1, #0
   14c44:	mov	r3, r9
   14c48:	ldr	ip, [r4, #44]	; 0x2c
   14c4c:	mov	r2, r8
   14c50:	mov	r0, r1
   14c54:	ldr	sl, [r6]
   14c58:	orr	r5, r5, #1
   14c5c:	str	ip, [sp, #16]
   14c60:	ldr	ip, [r4, #40]	; 0x28
   14c64:	stmib	sp, {r5, r7, ip}
   14c68:	ldr	ip, [r4]
   14c6c:	str	ip, [sp]
   14c70:	bl	12e84 <ftello64@plt+0x1c24>
   14c74:	add	r1, r0, #1
   14c78:	mov	r0, r1
   14c7c:	str	r1, [sp, #28]
   14c80:	bl	182dc <ftello64@plt+0x707c>
   14c84:	ldr	ip, [r4, #44]	; 0x2c
   14c88:	mov	fp, r0
   14c8c:	mov	r3, r9
   14c90:	mov	r2, r8
   14c94:	ldr	r1, [sp, #28]
   14c98:	str	ip, [sp, #16]
   14c9c:	ldr	ip, [r4, #40]	; 0x28
   14ca0:	stmib	sp, {r5, r7, ip}
   14ca4:	ldr	ip, [r4]
   14ca8:	str	ip, [sp]
   14cac:	bl	12e84 <ftello64@plt+0x1c24>
   14cb0:	mov	r0, fp
   14cb4:	str	sl, [r6]
   14cb8:	add	sp, sp, #36	; 0x24
   14cbc:	ldrd	r4, [sp]
   14cc0:	ldrd	r6, [sp, #8]
   14cc4:	ldrd	r8, [sp, #16]
   14cc8:	ldrd	sl, [sp, #24]
   14ccc:	add	sp, sp, #32
   14cd0:	pop	{pc}		; (ldr pc, [sp], #4)
   14cd4:	muleq	r2, ip, r2
   14cd8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14cdc:	cmp	r3, #0
   14ce0:	ldr	r4, [pc, #220]	; 14dc4 <ftello64@plt+0x3b64>
   14ce4:	movne	r4, r3
   14ce8:	strd	r6, [sp, #8]
   14cec:	mov	r6, r2
   14cf0:	strd	r8, [sp, #16]
   14cf4:	mov	r9, r0
   14cf8:	strd	sl, [sp, #24]
   14cfc:	mov	sl, r1
   14d00:	str	lr, [sp, #32]
   14d04:	sub	sp, sp, #44	; 0x2c
   14d08:	bl	1114c <__errno_location@plt>
   14d0c:	ldr	r5, [r4, #4]
   14d10:	mov	r7, r0
   14d14:	mov	r1, #0
   14d18:	add	r8, r4, #8
   14d1c:	mov	r3, sl
   14d20:	ldr	ip, [r4, #44]	; 0x2c
   14d24:	mov	r2, r9
   14d28:	mov	r0, r1
   14d2c:	ldr	lr, [r7]
   14d30:	cmp	r6, r1
   14d34:	orreq	r5, r5, #1
   14d38:	str	ip, [sp, #16]
   14d3c:	ldr	ip, [r4, #40]	; 0x28
   14d40:	stmib	sp, {r5, r8, ip}
   14d44:	ldr	ip, [r4]
   14d48:	str	lr, [sp, #28]
   14d4c:	str	ip, [sp]
   14d50:	bl	12e84 <ftello64@plt+0x1c24>
   14d54:	add	r1, r0, #1
   14d58:	mov	fp, r0
   14d5c:	mov	r0, r1
   14d60:	str	r1, [sp, #36]	; 0x24
   14d64:	bl	182dc <ftello64@plt+0x707c>
   14d68:	ldr	ip, [r4, #44]	; 0x2c
   14d6c:	mov	r3, sl
   14d70:	mov	r2, r9
   14d74:	ldr	r1, [sp, #36]	; 0x24
   14d78:	str	ip, [sp, #16]
   14d7c:	ldr	ip, [r4, #40]	; 0x28
   14d80:	str	r0, [sp, #32]
   14d84:	stmib	sp, {r5, r8, ip}
   14d88:	ldr	ip, [r4]
   14d8c:	str	ip, [sp]
   14d90:	bl	12e84 <ftello64@plt+0x1c24>
   14d94:	ldr	lr, [sp, #28]
   14d98:	cmp	r6, #0
   14d9c:	ldr	r0, [sp, #32]
   14da0:	str	lr, [r7]
   14da4:	strne	fp, [r6]
   14da8:	add	sp, sp, #44	; 0x2c
   14dac:	ldrd	r4, [sp]
   14db0:	ldrd	r6, [sp, #8]
   14db4:	ldrd	r8, [sp, #16]
   14db8:	ldrd	sl, [sp, #24]
   14dbc:	add	sp, sp, #32
   14dc0:	pop	{pc}		; (ldr pc, [sp], #4)
   14dc4:	muleq	r2, ip, r2
   14dc8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14dcc:	movw	r5, #53544	; 0xd128
   14dd0:	movt	r5, #2
   14dd4:	ldr	r3, [r5, #4]
   14dd8:	strd	r6, [sp, #8]
   14ddc:	str	r8, [sp, #16]
   14de0:	str	lr, [sp, #20]
   14de4:	ldr	r7, [r5]
   14de8:	cmp	r3, #1
   14dec:	ble	14e10 <ftello64@plt+0x3bb0>
   14df0:	mov	r4, #1
   14df4:	add	r6, r7, #4
   14df8:	ldr	r0, [r6, r4, lsl #3]
   14dfc:	add	r4, r4, #1
   14e00:	bl	19ab0 <ftello64@plt+0x8850>
   14e04:	ldr	r3, [r5, #4]
   14e08:	cmp	r3, r4
   14e0c:	bgt	14df8 <ftello64@plt+0x3b98>
   14e10:	ldr	r0, [r7, #4]
   14e14:	movw	r4, #53660	; 0xd19c
   14e18:	movt	r4, #2
   14e1c:	cmp	r0, r4
   14e20:	beq	14e34 <ftello64@plt+0x3bd4>
   14e24:	bl	19ab0 <ftello64@plt+0x8850>
   14e28:	mov	r3, #256	; 0x100
   14e2c:	str	r3, [r5, #8]
   14e30:	str	r4, [r5, #12]
   14e34:	ldr	r4, [pc, #44]	; 14e68 <ftello64@plt+0x3c08>
   14e38:	cmp	r7, r4
   14e3c:	beq	14e4c <ftello64@plt+0x3bec>
   14e40:	mov	r0, r7
   14e44:	bl	19ab0 <ftello64@plt+0x8850>
   14e48:	str	r4, [r5]
   14e4c:	mov	r3, #1
   14e50:	ldrd	r6, [sp, #8]
   14e54:	str	r3, [r5, #4]
   14e58:	ldrd	r4, [sp]
   14e5c:	ldr	r8, [sp, #16]
   14e60:	add	sp, sp, #20
   14e64:	pop	{pc}		; (ldr pc, [sp], #4)
   14e68:	andeq	sp, r2, r0, lsr r1
   14e6c:	ldr	r3, [pc, #4]	; 14e78 <ftello64@plt+0x3c18>
   14e70:	mvn	r2, #0
   14e74:	b	14870 <ftello64@plt+0x3610>
   14e78:	muleq	r2, ip, r2
   14e7c:	ldr	r3, [pc]	; 14e84 <ftello64@plt+0x3c24>
   14e80:	b	14870 <ftello64@plt+0x3610>
   14e84:	muleq	r2, ip, r2
   14e88:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14e8c:	movw	r4, #53544	; 0xd128
   14e90:	movt	r4, #2
   14e94:	strd	r6, [sp, #8]
   14e98:	strd	r8, [sp, #16]
   14e9c:	strd	sl, [sp, #24]
   14ea0:	mov	sl, r0
   14ea4:	str	lr, [sp, #32]
   14ea8:	sub	sp, sp, #44	; 0x2c
   14eac:	bl	1114c <__errno_location@plt>
   14eb0:	ldr	r3, [r0]
   14eb4:	mov	r8, r0
   14eb8:	ldr	r2, [r4, #4]
   14ebc:	ldr	r5, [r4]
   14ec0:	str	r3, [sp, #28]
   14ec4:	cmp	r2, #0
   14ec8:	bgt	14f24 <ftello64@plt+0x3cc4>
   14ecc:	add	r3, r4, #8
   14ed0:	str	r2, [sp, #36]	; 0x24
   14ed4:	rsb	r2, r2, #1
   14ed8:	cmp	r5, r3
   14edc:	beq	14ff0 <ftello64@plt+0x3d90>
   14ee0:	mov	r1, #8
   14ee4:	mov	r0, r5
   14ee8:	mvn	r3, #-2147483648	; 0x80000000
   14eec:	str	r1, [sp]
   14ef0:	add	r1, sp, #36	; 0x24
   14ef4:	bl	18580 <ftello64@plt+0x7320>
   14ef8:	mov	r5, r0
   14efc:	str	r0, [r4]
   14f00:	ldr	r0, [r4, #4]
   14f04:	mov	r1, #0
   14f08:	ldr	r2, [sp, #36]	; 0x24
   14f0c:	sub	r2, r2, r0
   14f10:	add	r0, r5, r0, lsl #3
   14f14:	lsl	r2, r2, #3
   14f18:	bl	11170 <memset@plt>
   14f1c:	ldr	r3, [sp, #36]	; 0x24
   14f20:	str	r3, [r4, #4]
   14f24:	movw	r4, #53660	; 0xd19c
   14f28:	movt	r4, #2
   14f2c:	ldr	r9, [r5]
   14f30:	add	fp, r4, #264	; 0x108
   14f34:	mvn	r3, #0
   14f38:	ldr	r7, [r4, #260]	; 0x104
   14f3c:	mov	r2, sl
   14f40:	ldr	r6, [r5, #4]
   14f44:	str	fp, [sp, #8]
   14f48:	mov	r1, r9
   14f4c:	ldr	ip, [r4, #256]	; 0x100
   14f50:	orr	r7, r7, #1
   14f54:	ldr	lr, [r4, #300]	; 0x12c
   14f58:	mov	r0, r6
   14f5c:	str	ip, [sp]
   14f60:	str	r7, [sp, #4]
   14f64:	str	lr, [sp, #16]
   14f68:	ldr	ip, [r4, #296]	; 0x128
   14f6c:	str	ip, [sp, #12]
   14f70:	bl	12e84 <ftello64@plt+0x1c24>
   14f74:	cmp	r9, r0
   14f78:	bhi	14fc8 <ftello64@plt+0x3d68>
   14f7c:	add	r9, r0, #1
   14f80:	cmp	r6, r4
   14f84:	str	r9, [r5]
   14f88:	beq	14f94 <ftello64@plt+0x3d34>
   14f8c:	mov	r0, r6
   14f90:	bl	19ab0 <ftello64@plt+0x8850>
   14f94:	mov	r0, r9
   14f98:	bl	182dc <ftello64@plt+0x707c>
   14f9c:	ldr	r3, [r4, #256]	; 0x100
   14fa0:	mov	r2, sl
   14fa4:	mov	r1, r9
   14fa8:	mov	r6, r0
   14fac:	ldr	lr, [r4, #296]	; 0x128
   14fb0:	ldr	ip, [r4, #300]	; 0x12c
   14fb4:	str	r0, [r5, #4]
   14fb8:	stm	sp, {r3, r7, fp, lr}
   14fbc:	mvn	r3, #0
   14fc0:	str	ip, [sp, #16]
   14fc4:	bl	12e84 <ftello64@plt+0x1c24>
   14fc8:	ldr	r3, [sp, #28]
   14fcc:	mov	r0, r6
   14fd0:	str	r3, [r8]
   14fd4:	add	sp, sp, #44	; 0x2c
   14fd8:	ldrd	r4, [sp]
   14fdc:	ldrd	r6, [sp, #8]
   14fe0:	ldrd	r8, [sp, #16]
   14fe4:	ldrd	sl, [sp, #24]
   14fe8:	add	sp, sp, #32
   14fec:	pop	{pc}		; (ldr pc, [sp], #4)
   14ff0:	mov	r0, #8
   14ff4:	mvn	r3, #-2147483648	; 0x80000000
   14ff8:	add	r1, sp, #36	; 0x24
   14ffc:	str	r0, [sp]
   15000:	mov	r0, #0
   15004:	bl	18580 <ftello64@plt+0x7320>
   15008:	ldrd	r2, [r4, #8]
   1500c:	mov	r5, r0
   15010:	str	r0, [r4]
   15014:	strd	r2, [r0]
   15018:	b	14f00 <ftello64@plt+0x3ca0>
   1501c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15020:	movw	r4, #53544	; 0xd128
   15024:	movt	r4, #2
   15028:	strd	r6, [sp, #8]
   1502c:	strd	r8, [sp, #16]
   15030:	strd	sl, [sp, #24]
   15034:	mov	sl, r0
   15038:	mov	fp, r1
   1503c:	str	lr, [sp, #32]
   15040:	sub	sp, sp, #44	; 0x2c
   15044:	bl	1114c <__errno_location@plt>
   15048:	ldr	r3, [r0]
   1504c:	mov	r8, r0
   15050:	ldr	r2, [r4, #4]
   15054:	ldr	r5, [r4]
   15058:	str	r3, [sp, #28]
   1505c:	cmp	r2, #0
   15060:	bgt	150bc <ftello64@plt+0x3e5c>
   15064:	add	r3, r4, #8
   15068:	str	r2, [sp, #36]	; 0x24
   1506c:	rsb	r2, r2, #1
   15070:	cmp	r5, r3
   15074:	beq	15198 <ftello64@plt+0x3f38>
   15078:	mov	r1, #8
   1507c:	mov	r0, r5
   15080:	mvn	r3, #-2147483648	; 0x80000000
   15084:	str	r1, [sp]
   15088:	add	r1, sp, #36	; 0x24
   1508c:	bl	18580 <ftello64@plt+0x7320>
   15090:	mov	r5, r0
   15094:	str	r0, [r4]
   15098:	ldr	r0, [r4, #4]
   1509c:	mov	r1, #0
   150a0:	ldr	r2, [sp, #36]	; 0x24
   150a4:	sub	r2, r2, r0
   150a8:	add	r0, r5, r0, lsl #3
   150ac:	lsl	r2, r2, #3
   150b0:	bl	11170 <memset@plt>
   150b4:	ldr	r3, [sp, #36]	; 0x24
   150b8:	str	r3, [r4, #4]
   150bc:	movw	r4, #53660	; 0xd19c
   150c0:	movt	r4, #2
   150c4:	ldr	r9, [r5]
   150c8:	add	r0, r4, #264	; 0x108
   150cc:	mov	r3, fp
   150d0:	ldr	r7, [r4, #260]	; 0x104
   150d4:	mov	r2, sl
   150d8:	ldr	r6, [r5, #4]
   150dc:	str	r0, [sp, #8]
   150e0:	mov	r1, r9
   150e4:	ldr	ip, [r4, #256]	; 0x100
   150e8:	orr	r7, r7, #1
   150ec:	ldr	lr, [r4, #300]	; 0x12c
   150f0:	mov	r0, r6
   150f4:	str	ip, [sp]
   150f8:	str	r7, [sp, #4]
   150fc:	str	lr, [sp, #16]
   15100:	ldr	ip, [r4, #296]	; 0x128
   15104:	str	ip, [sp, #12]
   15108:	bl	12e84 <ftello64@plt+0x1c24>
   1510c:	cmp	r9, r0
   15110:	bhi	15170 <ftello64@plt+0x3f10>
   15114:	add	r9, r0, #1
   15118:	cmp	r6, r4
   1511c:	str	r9, [r5]
   15120:	beq	1512c <ftello64@plt+0x3ecc>
   15124:	mov	r0, r6
   15128:	bl	19ab0 <ftello64@plt+0x8850>
   1512c:	mov	r0, r9
   15130:	bl	182dc <ftello64@plt+0x707c>
   15134:	ldr	ip, [r4, #256]	; 0x100
   15138:	mov	r1, r9
   1513c:	mov	r3, fp
   15140:	mov	r2, sl
   15144:	mov	r6, r0
   15148:	ldr	r9, [r4, #296]	; 0x128
   1514c:	ldr	lr, [r4, #300]	; 0x12c
   15150:	str	r0, [r5, #4]
   15154:	str	ip, [sp]
   15158:	ldr	ip, [pc, #100]	; 151c4 <ftello64@plt+0x3f64>
   1515c:	str	r7, [sp, #4]
   15160:	str	ip, [sp, #8]
   15164:	str	r9, [sp, #12]
   15168:	str	lr, [sp, #16]
   1516c:	bl	12e84 <ftello64@plt+0x1c24>
   15170:	ldr	r3, [sp, #28]
   15174:	mov	r0, r6
   15178:	str	r3, [r8]
   1517c:	add	sp, sp, #44	; 0x2c
   15180:	ldrd	r4, [sp]
   15184:	ldrd	r6, [sp, #8]
   15188:	ldrd	r8, [sp, #16]
   1518c:	ldrd	sl, [sp, #24]
   15190:	add	sp, sp, #32
   15194:	pop	{pc}		; (ldr pc, [sp], #4)
   15198:	mov	r0, #8
   1519c:	mvn	r3, #-2147483648	; 0x80000000
   151a0:	add	r1, sp, #36	; 0x24
   151a4:	str	r0, [sp]
   151a8:	mov	r0, #0
   151ac:	bl	18580 <ftello64@plt+0x7320>
   151b0:	ldrd	r2, [r4, #8]
   151b4:	mov	r5, r0
   151b8:	str	r0, [r4]
   151bc:	strd	r2, [r0]
   151c0:	b	15098 <ftello64@plt+0x3e38>
   151c4:	andeq	sp, r2, r4, lsr #5
   151c8:	strd	r4, [sp, #-20]!	; 0xffffffec
   151cc:	mov	r4, #0
   151d0:	mov	r5, #0
   151d4:	strd	r6, [sp, #8]
   151d8:	cmp	r1, #10
   151dc:	str	lr, [sp, #16]
   151e0:	sub	sp, sp, #100	; 0x64
   151e4:	strd	r4, [sp, #48]	; 0x30
   151e8:	beq	15230 <ftello64@plt+0x3fd0>
   151ec:	mov	r3, sp
   151f0:	strd	r4, [sp, #8]
   151f4:	str	r1, [sp, #48]	; 0x30
   151f8:	mov	r1, r2
   151fc:	mvn	r2, #0
   15200:	ldrd	r6, [sp, #48]	; 0x30
   15204:	strd	r6, [sp]
   15208:	strd	r4, [sp, #16]
   1520c:	strd	r4, [sp, #24]
   15210:	strd	r4, [sp, #32]
   15214:	strd	r4, [sp, #40]	; 0x28
   15218:	bl	14870 <ftello64@plt+0x3610>
   1521c:	add	sp, sp, #100	; 0x64
   15220:	ldrd	r4, [sp]
   15224:	ldrd	r6, [sp, #8]
   15228:	add	sp, sp, #16
   1522c:	pop	{pc}		; (ldr pc, [sp], #4)
   15230:	bl	1123c <abort@plt>
   15234:	strd	r4, [sp, #-20]!	; 0xffffffec
   15238:	mov	r4, #0
   1523c:	mov	r5, #0
   15240:	strd	r6, [sp, #8]
   15244:	cmp	r1, #10
   15248:	str	lr, [sp, #16]
   1524c:	sub	sp, sp, #100	; 0x64
   15250:	strd	r4, [sp, #48]	; 0x30
   15254:	beq	152a0 <ftello64@plt+0x4040>
   15258:	mov	ip, r2
   1525c:	mov	r2, r3
   15260:	strd	r4, [sp, #8]
   15264:	str	r1, [sp, #48]	; 0x30
   15268:	mov	r3, sp
   1526c:	mov	r1, ip
   15270:	ldrd	r6, [sp, #48]	; 0x30
   15274:	strd	r6, [sp]
   15278:	strd	r4, [sp, #16]
   1527c:	strd	r4, [sp, #24]
   15280:	strd	r4, [sp, #32]
   15284:	strd	r4, [sp, #40]	; 0x28
   15288:	bl	14870 <ftello64@plt+0x3610>
   1528c:	add	sp, sp, #100	; 0x64
   15290:	ldrd	r4, [sp]
   15294:	ldrd	r6, [sp, #8]
   15298:	add	sp, sp, #16
   1529c:	pop	{pc}		; (ldr pc, [sp], #4)
   152a0:	bl	1123c <abort@plt>
   152a4:	mov	r2, #0
   152a8:	mov	r3, #0
   152ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   152b0:	strd	r6, [sp, #8]
   152b4:	cmp	r0, #10
   152b8:	strd	r8, [sp, #16]
   152bc:	strd	sl, [sp, #24]
   152c0:	str	lr, [sp, #32]
   152c4:	sub	sp, sp, #124	; 0x7c
   152c8:	strd	r2, [sp, #72]	; 0x48
   152cc:	strd	r2, [sp, #80]	; 0x50
   152d0:	strd	r2, [sp, #88]	; 0x58
   152d4:	strd	r2, [sp, #96]	; 0x60
   152d8:	strd	r2, [sp, #104]	; 0x68
   152dc:	strd	r2, [sp, #112]	; 0x70
   152e0:	beq	15484 <ftello64@plt+0x4224>
   152e4:	mov	r6, r1
   152e8:	movw	r4, #53544	; 0xd128
   152ec:	movt	r4, #2
   152f0:	str	r0, [sp, #72]	; 0x48
   152f4:	ldrd	r0, [sp, #72]	; 0x48
   152f8:	strd	r0, [sp, #24]
   152fc:	strd	r2, [sp, #32]
   15300:	strd	r2, [sp, #40]	; 0x28
   15304:	strd	r2, [sp, #48]	; 0x30
   15308:	strd	r2, [sp, #56]	; 0x38
   1530c:	strd	r2, [sp, #64]	; 0x40
   15310:	bl	1114c <__errno_location@plt>
   15314:	mov	r8, r0
   15318:	ldr	r5, [r4]
   1531c:	ldr	r2, [r4, #4]
   15320:	ldr	r9, [r0]
   15324:	cmp	r2, #0
   15328:	bgt	15384 <ftello64@plt+0x4124>
   1532c:	add	r3, r4, #8
   15330:	str	r2, [sp, #72]	; 0x48
   15334:	rsb	r2, r2, #1
   15338:	cmp	r5, r3
   1533c:	beq	15458 <ftello64@plt+0x41f8>
   15340:	mov	r3, #8
   15344:	mov	r0, r5
   15348:	add	r1, sp, #72	; 0x48
   1534c:	str	r3, [sp]
   15350:	mvn	r3, #-2147483648	; 0x80000000
   15354:	bl	18580 <ftello64@plt+0x7320>
   15358:	mov	r5, r0
   1535c:	str	r0, [r4]
   15360:	ldr	r0, [r4, #4]
   15364:	mov	r1, #0
   15368:	ldr	r2, [sp, #72]	; 0x48
   1536c:	sub	r2, r2, r0
   15370:	add	r0, r5, r0, lsl #3
   15374:	lsl	r2, r2, #3
   15378:	bl	11170 <memset@plt>
   1537c:	ldr	r3, [sp, #72]	; 0x48
   15380:	str	r3, [r4, #4]
   15384:	ldr	sl, [r5]
   15388:	add	r0, sp, #32
   1538c:	mvn	r3, #0
   15390:	mov	r2, r6
   15394:	ldr	r7, [sp, #28]
   15398:	ldr	r4, [r5, #4]
   1539c:	mov	r1, sl
   153a0:	str	r0, [sp, #8]
   153a4:	ldr	lr, [sp, #24]
   153a8:	orr	r7, r7, #1
   153ac:	ldr	ip, [sp, #64]	; 0x40
   153b0:	mov	r0, r4
   153b4:	ldr	fp, [sp, #68]	; 0x44
   153b8:	str	lr, [sp]
   153bc:	str	r7, [sp, #4]
   153c0:	str	ip, [sp, #12]
   153c4:	str	fp, [sp, #16]
   153c8:	bl	12e84 <ftello64@plt+0x1c24>
   153cc:	cmp	sl, r0
   153d0:	bhi	15434 <ftello64@plt+0x41d4>
   153d4:	add	sl, r0, #1
   153d8:	movw	r3, #53660	; 0xd19c
   153dc:	movt	r3, #2
   153e0:	cmp	r4, r3
   153e4:	str	sl, [r5]
   153e8:	beq	153f4 <ftello64@plt+0x4194>
   153ec:	mov	r0, r4
   153f0:	bl	19ab0 <ftello64@plt+0x8850>
   153f4:	mov	r0, sl
   153f8:	bl	182dc <ftello64@plt+0x707c>
   153fc:	ldr	r3, [sp, #24]
   15400:	mov	r2, r6
   15404:	mov	r1, sl
   15408:	mov	r4, r0
   1540c:	ldr	lr, [sp, #64]	; 0x40
   15410:	ldr	ip, [sp, #68]	; 0x44
   15414:	str	r0, [r5, #4]
   15418:	add	r5, sp, #32
   1541c:	stm	sp, {r3, r7}
   15420:	mvn	r3, #0
   15424:	str	r5, [sp, #8]
   15428:	str	lr, [sp, #12]
   1542c:	str	ip, [sp, #16]
   15430:	bl	12e84 <ftello64@plt+0x1c24>
   15434:	mov	r0, r4
   15438:	str	r9, [r8]
   1543c:	add	sp, sp, #124	; 0x7c
   15440:	ldrd	r4, [sp]
   15444:	ldrd	r6, [sp, #8]
   15448:	ldrd	r8, [sp, #16]
   1544c:	ldrd	sl, [sp, #24]
   15450:	add	sp, sp, #32
   15454:	pop	{pc}		; (ldr pc, [sp], #4)
   15458:	mov	r0, #8
   1545c:	mvn	r3, #-2147483648	; 0x80000000
   15460:	add	r1, sp, #72	; 0x48
   15464:	str	r0, [sp]
   15468:	mov	r0, #0
   1546c:	bl	18580 <ftello64@plt+0x7320>
   15470:	ldrd	r2, [r4, #8]
   15474:	mov	r5, r0
   15478:	str	r0, [r4]
   1547c:	strd	r2, [r0]
   15480:	b	15360 <ftello64@plt+0x4100>
   15484:	bl	1123c <abort@plt>
   15488:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1548c:	cmp	r0, #10
   15490:	strd	r6, [sp, #8]
   15494:	mov	r6, #0
   15498:	mov	r7, #0
   1549c:	strd	r8, [sp, #16]
   154a0:	strd	sl, [sp, #24]
   154a4:	str	lr, [sp, #32]
   154a8:	sub	sp, sp, #124	; 0x7c
   154ac:	strd	r6, [sp, #72]	; 0x48
   154b0:	strd	r6, [sp, #80]	; 0x50
   154b4:	strd	r6, [sp, #88]	; 0x58
   154b8:	strd	r6, [sp, #96]	; 0x60
   154bc:	strd	r6, [sp, #104]	; 0x68
   154c0:	strd	r6, [sp, #112]	; 0x70
   154c4:	beq	15670 <ftello64@plt+0x4410>
   154c8:	mov	sl, r2
   154cc:	movw	r5, #53544	; 0xd128
   154d0:	movt	r5, #2
   154d4:	str	r0, [sp, #72]	; 0x48
   154d8:	mov	r9, r1
   154dc:	ldrd	r2, [sp, #72]	; 0x48
   154e0:	strd	r2, [sp, #24]
   154e4:	strd	r6, [sp, #32]
   154e8:	strd	r6, [sp, #40]	; 0x28
   154ec:	strd	r6, [sp, #48]	; 0x30
   154f0:	strd	r6, [sp, #56]	; 0x38
   154f4:	strd	r6, [sp, #64]	; 0x40
   154f8:	bl	1114c <__errno_location@plt>
   154fc:	mov	r7, r0
   15500:	ldr	r4, [r5]
   15504:	ldr	r2, [r5, #4]
   15508:	ldr	fp, [r0]
   1550c:	cmp	r2, #0
   15510:	bgt	1556c <ftello64@plt+0x430c>
   15514:	add	r3, r5, #8
   15518:	str	r2, [sp, #72]	; 0x48
   1551c:	rsb	r2, r2, #1
   15520:	cmp	r4, r3
   15524:	beq	15644 <ftello64@plt+0x43e4>
   15528:	mov	r3, #8
   1552c:	mov	r0, r4
   15530:	add	r1, sp, #72	; 0x48
   15534:	str	r3, [sp]
   15538:	mvn	r3, #-2147483648	; 0x80000000
   1553c:	bl	18580 <ftello64@plt+0x7320>
   15540:	mov	r4, r0
   15544:	str	r0, [r5]
   15548:	ldr	r0, [r5, #4]
   1554c:	mov	r1, #0
   15550:	ldr	r2, [sp, #72]	; 0x48
   15554:	sub	r2, r2, r0
   15558:	add	r0, r4, r0, lsl #3
   1555c:	lsl	r2, r2, #3
   15560:	bl	11170 <memset@plt>
   15564:	ldr	r3, [sp, #72]	; 0x48
   15568:	str	r3, [r5, #4]
   1556c:	ldr	ip, [sp, #24]
   15570:	add	r0, sp, #32
   15574:	mov	r3, sl
   15578:	mov	r2, r9
   1557c:	ldr	r6, [sp, #28]
   15580:	ldr	r8, [r4]
   15584:	ldr	r5, [r4, #4]
   15588:	str	ip, [sp]
   1558c:	orr	r6, r6, #1
   15590:	ldr	ip, [sp, #64]	; 0x40
   15594:	mov	r1, r8
   15598:	str	r6, [sp, #4]
   1559c:	ldr	lr, [sp, #68]	; 0x44
   155a0:	str	r0, [sp, #8]
   155a4:	mov	r0, r5
   155a8:	str	ip, [sp, #12]
   155ac:	str	lr, [sp, #16]
   155b0:	bl	12e84 <ftello64@plt+0x1c24>
   155b4:	cmp	r8, r0
   155b8:	bhi	15620 <ftello64@plt+0x43c0>
   155bc:	add	r8, r0, #1
   155c0:	movw	r3, #53660	; 0xd19c
   155c4:	movt	r3, #2
   155c8:	cmp	r5, r3
   155cc:	str	r8, [r4]
   155d0:	beq	155dc <ftello64@plt+0x437c>
   155d4:	mov	r0, r5
   155d8:	bl	19ab0 <ftello64@plt+0x8850>
   155dc:	mov	r0, r8
   155e0:	bl	182dc <ftello64@plt+0x707c>
   155e4:	ldr	lr, [sp, #24]
   155e8:	mov	r1, r8
   155ec:	mov	r3, sl
   155f0:	mov	r2, r9
   155f4:	mov	r5, r0
   155f8:	ldr	r8, [sp, #64]	; 0x40
   155fc:	ldr	ip, [sp, #68]	; 0x44
   15600:	str	r0, [r4, #4]
   15604:	str	lr, [sp]
   15608:	add	lr, sp, #32
   1560c:	str	r6, [sp, #4]
   15610:	str	lr, [sp, #8]
   15614:	str	r8, [sp, #12]
   15618:	str	ip, [sp, #16]
   1561c:	bl	12e84 <ftello64@plt+0x1c24>
   15620:	mov	r0, r5
   15624:	str	fp, [r7]
   15628:	add	sp, sp, #124	; 0x7c
   1562c:	ldrd	r4, [sp]
   15630:	ldrd	r6, [sp, #8]
   15634:	ldrd	r8, [sp, #16]
   15638:	ldrd	sl, [sp, #24]
   1563c:	add	sp, sp, #32
   15640:	pop	{pc}		; (ldr pc, [sp], #4)
   15644:	mov	r0, #8
   15648:	mvn	r3, #-2147483648	; 0x80000000
   1564c:	add	r1, sp, #72	; 0x48
   15650:	str	r0, [sp]
   15654:	mov	r0, #0
   15658:	bl	18580 <ftello64@plt+0x7320>
   1565c:	ldrd	r2, [r5, #8]
   15660:	mov	r4, r0
   15664:	str	r0, [r5]
   15668:	strd	r2, [r0]
   1566c:	b	15548 <ftello64@plt+0x42e8>
   15670:	bl	1123c <abort@plt>
   15674:	ldr	r3, [pc, #492]	; 15868 <ftello64@plt+0x4608>
   15678:	lsr	ip, r2, #5
   1567c:	and	r2, r2, #31
   15680:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15684:	movw	r5, #53544	; 0xd128
   15688:	movt	r5, #2
   1568c:	strd	r6, [sp, #8]
   15690:	strd	r8, [sp, #16]
   15694:	strd	sl, [sp, #24]
   15698:	mov	sl, r0
   1569c:	mov	fp, r1
   156a0:	ldrd	r0, [r3]
   156a4:	str	lr, [sp, #32]
   156a8:	sub	sp, sp, #92	; 0x5c
   156ac:	ldrd	r8, [r3, #8]
   156b0:	add	r6, sp, #48	; 0x30
   156b4:	strd	r0, [sp, #40]	; 0x28
   156b8:	ldrd	r0, [r3, #16]
   156bc:	strd	r8, [sp, #48]	; 0x30
   156c0:	ldrd	r8, [r3, #24]
   156c4:	strd	r0, [sp, #56]	; 0x38
   156c8:	ldrd	r0, [r3, #32]
   156cc:	strd	r8, [sp, #64]	; 0x40
   156d0:	ldrd	r8, [r3, #40]	; 0x28
   156d4:	strd	r0, [sp, #72]	; 0x48
   156d8:	strd	r8, [sp, #80]	; 0x50
   156dc:	ldr	r3, [r6, ip, lsl #2]
   156e0:	mvn	r1, r3, lsr r2
   156e4:	and	r1, r1, #1
   156e8:	eor	r2, r3, r1, lsl r2
   156ec:	str	r2, [r6, ip, lsl #2]
   156f0:	bl	1114c <__errno_location@plt>
   156f4:	ldr	r3, [r0]
   156f8:	mov	r8, r0
   156fc:	ldr	r2, [r5, #4]
   15700:	ldr	r4, [r5]
   15704:	str	r3, [sp, #28]
   15708:	cmp	r2, #0
   1570c:	bgt	15768 <ftello64@plt+0x4508>
   15710:	add	r3, r5, #8
   15714:	str	r2, [sp, #36]	; 0x24
   15718:	rsb	r2, r2, #1
   1571c:	cmp	r4, r3
   15720:	beq	1583c <ftello64@plt+0x45dc>
   15724:	mov	r1, #8
   15728:	mov	r0, r4
   1572c:	mvn	r3, #-2147483648	; 0x80000000
   15730:	str	r1, [sp]
   15734:	add	r1, sp, #36	; 0x24
   15738:	bl	18580 <ftello64@plt+0x7320>
   1573c:	mov	r4, r0
   15740:	str	r0, [r5]
   15744:	ldr	r0, [r5, #4]
   15748:	mov	r1, #0
   1574c:	ldr	r2, [sp, #36]	; 0x24
   15750:	sub	r2, r2, r0
   15754:	add	r0, r4, r0, lsl #3
   15758:	lsl	r2, r2, #3
   1575c:	bl	11170 <memset@plt>
   15760:	ldr	r3, [sp, #36]	; 0x24
   15764:	str	r3, [r5, #4]
   15768:	ldr	ip, [sp, #40]	; 0x28
   1576c:	mov	r3, fp
   15770:	mov	r2, sl
   15774:	ldr	r7, [sp, #44]	; 0x2c
   15778:	ldr	r9, [r4]
   1577c:	ldr	r5, [r4, #4]
   15780:	str	ip, [sp]
   15784:	orr	r7, r7, #1
   15788:	ldr	ip, [sp, #80]	; 0x50
   1578c:	mov	r1, r9
   15790:	str	r7, [sp, #4]
   15794:	ldr	lr, [sp, #84]	; 0x54
   15798:	mov	r0, r5
   1579c:	str	r6, [sp, #8]
   157a0:	str	ip, [sp, #12]
   157a4:	str	lr, [sp, #16]
   157a8:	bl	12e84 <ftello64@plt+0x1c24>
   157ac:	cmp	r9, r0
   157b0:	bhi	15814 <ftello64@plt+0x45b4>
   157b4:	add	r9, r0, #1
   157b8:	movw	r3, #53660	; 0xd19c
   157bc:	movt	r3, #2
   157c0:	cmp	r5, r3
   157c4:	str	r9, [r4]
   157c8:	beq	157d4 <ftello64@plt+0x4574>
   157cc:	mov	r0, r5
   157d0:	bl	19ab0 <ftello64@plt+0x8850>
   157d4:	mov	r0, r9
   157d8:	bl	182dc <ftello64@plt+0x707c>
   157dc:	mov	r1, r9
   157e0:	ldr	ip, [sp, #40]	; 0x28
   157e4:	mov	r3, fp
   157e8:	mov	r2, sl
   157ec:	mov	r5, r0
   157f0:	ldr	r9, [sp, #80]	; 0x50
   157f4:	ldr	lr, [sp, #84]	; 0x54
   157f8:	str	r0, [r4, #4]
   157fc:	str	ip, [sp]
   15800:	str	r7, [sp, #4]
   15804:	str	r6, [sp, #8]
   15808:	str	r9, [sp, #12]
   1580c:	str	lr, [sp, #16]
   15810:	bl	12e84 <ftello64@plt+0x1c24>
   15814:	ldr	r3, [sp, #28]
   15818:	mov	r0, r5
   1581c:	str	r3, [r8]
   15820:	add	sp, sp, #92	; 0x5c
   15824:	ldrd	r4, [sp]
   15828:	ldrd	r6, [sp, #8]
   1582c:	ldrd	r8, [sp, #16]
   15830:	ldrd	sl, [sp, #24]
   15834:	add	sp, sp, #32
   15838:	pop	{pc}		; (ldr pc, [sp], #4)
   1583c:	mov	r0, #8
   15840:	mvn	r3, #-2147483648	; 0x80000000
   15844:	add	r1, sp, #36	; 0x24
   15848:	str	r0, [sp]
   1584c:	mov	r0, #0
   15850:	bl	18580 <ftello64@plt+0x7320>
   15854:	ldrd	r2, [r5, #8]
   15858:	mov	r4, r0
   1585c:	str	r0, [r5]
   15860:	strd	r2, [r0]
   15864:	b	15744 <ftello64@plt+0x44e4>
   15868:	muleq	r2, ip, r2
   1586c:	ldr	ip, [pc, #476]	; 15a50 <ftello64@plt+0x47f0>
   15870:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15874:	movw	r4, #53544	; 0xd128
   15878:	movt	r4, #2
   1587c:	ldrd	r2, [ip, #8]
   15880:	strd	r6, [sp, #8]
   15884:	lsr	r7, r1, #5
   15888:	mov	r6, r0
   1588c:	strd	r8, [sp, #16]
   15890:	str	lr, [sp, #32]
   15894:	and	lr, r1, #31
   15898:	ldrd	r0, [ip]
   1589c:	strd	sl, [sp, #24]
   158a0:	sub	sp, sp, #84	; 0x54
   158a4:	add	r5, sp, #40	; 0x28
   158a8:	strd	r0, [sp, #32]
   158ac:	strd	r2, [sp, #40]	; 0x28
   158b0:	ldrd	r0, [ip, #16]
   158b4:	ldrd	r2, [ip, #24]
   158b8:	strd	r0, [sp, #48]	; 0x30
   158bc:	ldrd	r0, [ip, #32]
   158c0:	strd	r2, [sp, #56]	; 0x38
   158c4:	ldrd	r2, [ip, #40]	; 0x28
   158c8:	strd	r0, [sp, #64]	; 0x40
   158cc:	strd	r2, [sp, #72]	; 0x48
   158d0:	ldr	r1, [r5, r7, lsl #2]
   158d4:	mvn	r3, r1, lsr lr
   158d8:	and	r3, r3, #1
   158dc:	eor	r1, r1, r3, lsl lr
   158e0:	str	r1, [r5, r7, lsl #2]
   158e4:	bl	1114c <__errno_location@plt>
   158e8:	mov	r9, r0
   158ec:	ldr	sl, [r0]
   158f0:	ldr	r2, [r4, #4]
   158f4:	ldr	r7, [r4]
   158f8:	cmp	r2, #0
   158fc:	bgt	15958 <ftello64@plt+0x46f8>
   15900:	add	r3, r4, #8
   15904:	str	r2, [sp, #28]
   15908:	rsb	r2, r2, #1
   1590c:	cmp	r7, r3
   15910:	beq	15a24 <ftello64@plt+0x47c4>
   15914:	mov	r1, #8
   15918:	mov	r0, r7
   1591c:	mvn	r3, #-2147483648	; 0x80000000
   15920:	str	r1, [sp]
   15924:	add	r1, sp, #28
   15928:	bl	18580 <ftello64@plt+0x7320>
   1592c:	mov	r7, r0
   15930:	str	r0, [r4]
   15934:	ldr	r0, [r4, #4]
   15938:	mov	r1, #0
   1593c:	ldr	r2, [sp, #28]
   15940:	sub	r2, r2, r0
   15944:	add	r0, r7, r0, lsl #3
   15948:	lsl	r2, r2, #3
   1594c:	bl	11170 <memset@plt>
   15950:	ldr	r3, [sp, #28]
   15954:	str	r3, [r4, #4]
   15958:	ldr	ip, [sp, #32]
   1595c:	mvn	r3, #0
   15960:	mov	r2, r6
   15964:	ldr	r8, [sp, #36]	; 0x24
   15968:	ldr	fp, [r7]
   1596c:	ldr	r4, [r7, #4]
   15970:	str	ip, [sp]
   15974:	orr	r8, r8, #1
   15978:	ldr	ip, [sp, #72]	; 0x48
   1597c:	mov	r1, fp
   15980:	str	r8, [sp, #4]
   15984:	ldr	lr, [sp, #76]	; 0x4c
   15988:	mov	r0, r4
   1598c:	str	r5, [sp, #8]
   15990:	str	ip, [sp, #12]
   15994:	str	lr, [sp, #16]
   15998:	bl	12e84 <ftello64@plt+0x1c24>
   1599c:	cmp	fp, r0
   159a0:	bhi	15a00 <ftello64@plt+0x47a0>
   159a4:	add	fp, r0, #1
   159a8:	movw	r3, #53660	; 0xd19c
   159ac:	movt	r3, #2
   159b0:	cmp	r4, r3
   159b4:	str	fp, [r7]
   159b8:	beq	159c4 <ftello64@plt+0x4764>
   159bc:	mov	r0, r4
   159c0:	bl	19ab0 <ftello64@plt+0x8850>
   159c4:	mov	r0, fp
   159c8:	bl	182dc <ftello64@plt+0x707c>
   159cc:	ldr	r3, [sp, #32]
   159d0:	mov	r2, r6
   159d4:	mov	r1, fp
   159d8:	mov	r4, r0
   159dc:	ldr	lr, [sp, #72]	; 0x48
   159e0:	ldr	ip, [sp, #76]	; 0x4c
   159e4:	str	r0, [r7, #4]
   159e8:	stm	sp, {r3, r8}
   159ec:	mvn	r3, #0
   159f0:	str	r5, [sp, #8]
   159f4:	str	lr, [sp, #12]
   159f8:	str	ip, [sp, #16]
   159fc:	bl	12e84 <ftello64@plt+0x1c24>
   15a00:	mov	r0, r4
   15a04:	str	sl, [r9]
   15a08:	add	sp, sp, #84	; 0x54
   15a0c:	ldrd	r4, [sp]
   15a10:	ldrd	r6, [sp, #8]
   15a14:	ldrd	r8, [sp, #16]
   15a18:	ldrd	sl, [sp, #24]
   15a1c:	add	sp, sp, #32
   15a20:	pop	{pc}		; (ldr pc, [sp], #4)
   15a24:	mov	r0, #8
   15a28:	mvn	r3, #-2147483648	; 0x80000000
   15a2c:	add	r1, sp, #28
   15a30:	str	r0, [sp]
   15a34:	mov	r0, #0
   15a38:	bl	18580 <ftello64@plt+0x7320>
   15a3c:	ldrd	r2, [r4, #8]
   15a40:	mov	r7, r0
   15a44:	str	r0, [r4]
   15a48:	strd	r2, [r0]
   15a4c:	b	15934 <ftello64@plt+0x46d4>
   15a50:	muleq	r2, ip, r2
   15a54:	ldr	ip, [pc, #472]	; 15c34 <ftello64@plt+0x49d4>
   15a58:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15a5c:	mov	r5, r0
   15a60:	movw	r4, #53544	; 0xd128
   15a64:	movt	r4, #2
   15a68:	ldrd	r2, [ip]
   15a6c:	ldrd	r0, [ip, #8]
   15a70:	strd	r6, [sp, #8]
   15a74:	strd	r8, [sp, #16]
   15a78:	strd	sl, [sp, #24]
   15a7c:	str	lr, [sp, #32]
   15a80:	sub	sp, sp, #84	; 0x54
   15a84:	strd	r2, [sp, #32]
   15a88:	strd	r0, [sp, #40]	; 0x28
   15a8c:	ldr	r6, [sp, #44]	; 0x2c
   15a90:	ldrd	r2, [ip, #16]
   15a94:	ldrd	r0, [ip, #24]
   15a98:	mvn	lr, r6
   15a9c:	and	lr, lr, #67108864	; 0x4000000
   15aa0:	eor	lr, lr, r6
   15aa4:	ldrd	r6, [ip, #40]	; 0x28
   15aa8:	strd	r2, [sp, #48]	; 0x30
   15aac:	ldrd	r2, [ip, #32]
   15ab0:	str	lr, [sp, #44]	; 0x2c
   15ab4:	strd	r0, [sp, #56]	; 0x38
   15ab8:	strd	r2, [sp, #64]	; 0x40
   15abc:	strd	r6, [sp, #72]	; 0x48
   15ac0:	bl	1114c <__errno_location@plt>
   15ac4:	mov	r8, r0
   15ac8:	ldr	r9, [r0]
   15acc:	ldr	r2, [r4, #4]
   15ad0:	ldr	r6, [r4]
   15ad4:	cmp	r2, #0
   15ad8:	bgt	15b34 <ftello64@plt+0x48d4>
   15adc:	add	r3, r4, #8
   15ae0:	str	r2, [sp, #28]
   15ae4:	rsb	r2, r2, #1
   15ae8:	cmp	r6, r3
   15aec:	beq	15c08 <ftello64@plt+0x49a8>
   15af0:	mov	r1, #8
   15af4:	mov	r0, r6
   15af8:	mvn	r3, #-2147483648	; 0x80000000
   15afc:	str	r1, [sp]
   15b00:	add	r1, sp, #28
   15b04:	bl	18580 <ftello64@plt+0x7320>
   15b08:	mov	r6, r0
   15b0c:	str	r0, [r4]
   15b10:	ldr	r0, [r4, #4]
   15b14:	mov	r1, #0
   15b18:	ldr	r2, [sp, #28]
   15b1c:	sub	r2, r2, r0
   15b20:	add	r0, r6, r0, lsl #3
   15b24:	lsl	r2, r2, #3
   15b28:	bl	11170 <memset@plt>
   15b2c:	ldr	r3, [sp, #28]
   15b30:	str	r3, [r4, #4]
   15b34:	ldr	sl, [r6]
   15b38:	add	r0, sp, #40	; 0x28
   15b3c:	mvn	r3, #0
   15b40:	mov	r2, r5
   15b44:	ldr	r7, [sp, #36]	; 0x24
   15b48:	ldr	r4, [r6, #4]
   15b4c:	mov	r1, sl
   15b50:	str	r0, [sp, #8]
   15b54:	ldr	lr, [sp, #32]
   15b58:	orr	r7, r7, #1
   15b5c:	ldr	ip, [sp, #72]	; 0x48
   15b60:	mov	r0, r4
   15b64:	ldr	fp, [sp, #76]	; 0x4c
   15b68:	str	lr, [sp]
   15b6c:	str	r7, [sp, #4]
   15b70:	str	ip, [sp, #12]
   15b74:	str	fp, [sp, #16]
   15b78:	bl	12e84 <ftello64@plt+0x1c24>
   15b7c:	cmp	sl, r0
   15b80:	bhi	15be4 <ftello64@plt+0x4984>
   15b84:	add	sl, r0, #1
   15b88:	movw	r3, #53660	; 0xd19c
   15b8c:	movt	r3, #2
   15b90:	cmp	r4, r3
   15b94:	str	sl, [r6]
   15b98:	beq	15ba4 <ftello64@plt+0x4944>
   15b9c:	mov	r0, r4
   15ba0:	bl	19ab0 <ftello64@plt+0x8850>
   15ba4:	mov	r0, sl
   15ba8:	bl	182dc <ftello64@plt+0x707c>
   15bac:	ldr	r3, [sp, #32]
   15bb0:	mov	r2, r5
   15bb4:	add	r5, sp, #40	; 0x28
   15bb8:	mov	r1, sl
   15bbc:	mov	r4, r0
   15bc0:	ldr	lr, [sp, #72]	; 0x48
   15bc4:	ldr	ip, [sp, #76]	; 0x4c
   15bc8:	str	r0, [r6, #4]
   15bcc:	stm	sp, {r3, r7}
   15bd0:	mvn	r3, #0
   15bd4:	str	r5, [sp, #8]
   15bd8:	str	lr, [sp, #12]
   15bdc:	str	ip, [sp, #16]
   15be0:	bl	12e84 <ftello64@plt+0x1c24>
   15be4:	mov	r0, r4
   15be8:	str	r9, [r8]
   15bec:	add	sp, sp, #84	; 0x54
   15bf0:	ldrd	r4, [sp]
   15bf4:	ldrd	r6, [sp, #8]
   15bf8:	ldrd	r8, [sp, #16]
   15bfc:	ldrd	sl, [sp, #24]
   15c00:	add	sp, sp, #32
   15c04:	pop	{pc}		; (ldr pc, [sp], #4)
   15c08:	mov	r0, #8
   15c0c:	mvn	r3, #-2147483648	; 0x80000000
   15c10:	add	r1, sp, #28
   15c14:	str	r0, [sp]
   15c18:	mov	r0, #0
   15c1c:	bl	18580 <ftello64@plt+0x7320>
   15c20:	ldrd	r2, [r4, #8]
   15c24:	mov	r6, r0
   15c28:	str	r0, [r4]
   15c2c:	strd	r2, [r0]
   15c30:	b	15b10 <ftello64@plt+0x48b0>
   15c34:	muleq	r2, ip, r2
   15c38:	ldr	ip, [pc, #480]	; 15e20 <ftello64@plt+0x4bc0>
   15c3c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15c40:	mov	r5, r0
   15c44:	movw	r4, #53544	; 0xd128
   15c48:	movt	r4, #2
   15c4c:	ldrd	r2, [ip]
   15c50:	strd	r6, [sp, #8]
   15c54:	mov	r6, r1
   15c58:	ldrd	r0, [ip, #8]
   15c5c:	strd	r8, [sp, #16]
   15c60:	strd	sl, [sp, #24]
   15c64:	str	lr, [sp, #32]
   15c68:	sub	sp, sp, #84	; 0x54
   15c6c:	ldrd	r8, [ip, #40]	; 0x28
   15c70:	strd	r2, [sp, #32]
   15c74:	strd	r0, [sp, #40]	; 0x28
   15c78:	ldrd	r2, [ip, #16]
   15c7c:	ldr	r7, [sp, #44]	; 0x2c
   15c80:	ldrd	r0, [ip, #24]
   15c84:	strd	r2, [sp, #48]	; 0x30
   15c88:	ldrd	r2, [ip, #32]
   15c8c:	mvn	lr, r7
   15c90:	and	lr, lr, #67108864	; 0x4000000
   15c94:	eor	lr, lr, r7
   15c98:	str	lr, [sp, #44]	; 0x2c
   15c9c:	strd	r0, [sp, #56]	; 0x38
   15ca0:	strd	r2, [sp, #64]	; 0x40
   15ca4:	strd	r8, [sp, #72]	; 0x48
   15ca8:	bl	1114c <__errno_location@plt>
   15cac:	mov	r9, r0
   15cb0:	ldr	sl, [r0]
   15cb4:	ldr	r2, [r4, #4]
   15cb8:	ldr	r7, [r4]
   15cbc:	cmp	r2, #0
   15cc0:	bgt	15d1c <ftello64@plt+0x4abc>
   15cc4:	add	r3, r4, #8
   15cc8:	str	r2, [sp, #28]
   15ccc:	rsb	r2, r2, #1
   15cd0:	cmp	r7, r3
   15cd4:	beq	15df4 <ftello64@plt+0x4b94>
   15cd8:	mov	r1, #8
   15cdc:	mov	r0, r7
   15ce0:	mvn	r3, #-2147483648	; 0x80000000
   15ce4:	str	r1, [sp]
   15ce8:	add	r1, sp, #28
   15cec:	bl	18580 <ftello64@plt+0x7320>
   15cf0:	mov	r7, r0
   15cf4:	str	r0, [r4]
   15cf8:	ldr	r0, [r4, #4]
   15cfc:	mov	r1, #0
   15d00:	ldr	r2, [sp, #28]
   15d04:	sub	r2, r2, r0
   15d08:	add	r0, r7, r0, lsl #3
   15d0c:	lsl	r2, r2, #3
   15d10:	bl	11170 <memset@plt>
   15d14:	ldr	r3, [sp, #28]
   15d18:	str	r3, [r4, #4]
   15d1c:	ldr	ip, [sp, #32]
   15d20:	add	r0, sp, #40	; 0x28
   15d24:	mov	r3, r6
   15d28:	mov	r2, r5
   15d2c:	ldr	r8, [sp, #36]	; 0x24
   15d30:	ldr	fp, [r7]
   15d34:	ldr	r4, [r7, #4]
   15d38:	str	ip, [sp]
   15d3c:	orr	r8, r8, #1
   15d40:	ldr	ip, [sp, #72]	; 0x48
   15d44:	mov	r1, fp
   15d48:	str	r8, [sp, #4]
   15d4c:	ldr	lr, [sp, #76]	; 0x4c
   15d50:	str	r0, [sp, #8]
   15d54:	mov	r0, r4
   15d58:	str	ip, [sp, #12]
   15d5c:	str	lr, [sp, #16]
   15d60:	bl	12e84 <ftello64@plt+0x1c24>
   15d64:	cmp	fp, r0
   15d68:	bhi	15dd0 <ftello64@plt+0x4b70>
   15d6c:	add	fp, r0, #1
   15d70:	movw	r3, #53660	; 0xd19c
   15d74:	movt	r3, #2
   15d78:	cmp	r4, r3
   15d7c:	str	fp, [r7]
   15d80:	beq	15d8c <ftello64@plt+0x4b2c>
   15d84:	mov	r0, r4
   15d88:	bl	19ab0 <ftello64@plt+0x8850>
   15d8c:	mov	r0, fp
   15d90:	bl	182dc <ftello64@plt+0x707c>
   15d94:	ldr	lr, [sp, #32]
   15d98:	mov	r2, r5
   15d9c:	mov	r3, r6
   15da0:	mov	r1, fp
   15da4:	mov	r4, r0
   15da8:	ldr	r5, [sp, #72]	; 0x48
   15dac:	ldr	ip, [sp, #76]	; 0x4c
   15db0:	str	r0, [r7, #4]
   15db4:	str	lr, [sp]
   15db8:	add	lr, sp, #40	; 0x28
   15dbc:	str	r8, [sp, #4]
   15dc0:	str	lr, [sp, #8]
   15dc4:	str	r5, [sp, #12]
   15dc8:	str	ip, [sp, #16]
   15dcc:	bl	12e84 <ftello64@plt+0x1c24>
   15dd0:	mov	r0, r4
   15dd4:	str	sl, [r9]
   15dd8:	add	sp, sp, #84	; 0x54
   15ddc:	ldrd	r4, [sp]
   15de0:	ldrd	r6, [sp, #8]
   15de4:	ldrd	r8, [sp, #16]
   15de8:	ldrd	sl, [sp, #24]
   15dec:	add	sp, sp, #32
   15df0:	pop	{pc}		; (ldr pc, [sp], #4)
   15df4:	mov	r0, #8
   15df8:	mvn	r3, #-2147483648	; 0x80000000
   15dfc:	add	r1, sp, #28
   15e00:	str	r0, [sp]
   15e04:	mov	r0, #0
   15e08:	bl	18580 <ftello64@plt+0x7320>
   15e0c:	ldrd	r2, [r4, #8]
   15e10:	mov	r7, r0
   15e14:	str	r0, [r4]
   15e18:	strd	r2, [r0]
   15e1c:	b	15cf8 <ftello64@plt+0x4a98>
   15e20:	muleq	r2, ip, r2
   15e24:	strd	r4, [sp, #-12]!
   15e28:	mov	r4, #0
   15e2c:	mov	r5, #0
   15e30:	str	lr, [sp, #8]
   15e34:	sub	sp, sp, #100	; 0x64
   15e38:	cmp	r1, #10
   15e3c:	strd	r4, [sp]
   15e40:	strd	r4, [sp, #8]
   15e44:	strd	r4, [sp, #16]
   15e48:	strd	r4, [sp, #24]
   15e4c:	strd	r4, [sp, #32]
   15e50:	strd	r4, [sp, #40]	; 0x28
   15e54:	beq	15e84 <ftello64@plt+0x4c24>
   15e58:	mov	ip, #67108864	; 0x4000000
   15e5c:	mov	r3, sp
   15e60:	str	r1, [sp]
   15e64:	mov	r1, r2
   15e68:	mvn	r2, #0
   15e6c:	str	ip, [sp, #12]
   15e70:	bl	14870 <ftello64@plt+0x3610>
   15e74:	add	sp, sp, #100	; 0x64
   15e78:	ldrd	r4, [sp]
   15e7c:	add	sp, sp, #8
   15e80:	pop	{pc}		; (ldr pc, [sp], #4)
   15e84:	bl	1123c <abort@plt>
   15e88:	ldr	ip, [pc, #156]	; 15f2c <ftello64@plt+0x4ccc>
   15e8c:	cmp	r2, #0
   15e90:	cmpne	r1, #0
   15e94:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15e98:	strd	r6, [sp, #8]
   15e9c:	mov	r6, r2
   15ea0:	str	r8, [sp, #16]
   15ea4:	mov	r8, r3
   15ea8:	strd	sl, [sp, #20]
   15eac:	ldrd	r4, [ip]
   15eb0:	str	lr, [sp, #28]
   15eb4:	sub	sp, sp, #48	; 0x30
   15eb8:	mov	lr, #10
   15ebc:	ldrd	r2, [ip, #8]
   15ec0:	ldrd	sl, [ip, #16]
   15ec4:	strd	r4, [sp]
   15ec8:	ldrd	r4, [ip, #32]
   15ecc:	str	lr, [sp]
   15ed0:	strd	r2, [sp, #8]
   15ed4:	strd	sl, [sp, #16]
   15ed8:	ldrd	r2, [ip, #24]
   15edc:	ldrd	sl, [ip, #40]	; 0x28
   15ee0:	strd	r2, [sp, #24]
   15ee4:	strd	r4, [sp, #32]
   15ee8:	strd	sl, [sp, #40]	; 0x28
   15eec:	beq	15f28 <ftello64@plt+0x4cc8>
   15ef0:	mov	r7, r1
   15ef4:	mov	r3, sp
   15ef8:	mov	r1, r8
   15efc:	mvn	r2, #0
   15f00:	str	r7, [sp, #40]	; 0x28
   15f04:	str	r6, [sp, #44]	; 0x2c
   15f08:	bl	14870 <ftello64@plt+0x3610>
   15f0c:	add	sp, sp, #48	; 0x30
   15f10:	ldrd	r4, [sp]
   15f14:	ldrd	r6, [sp, #8]
   15f18:	ldr	r8, [sp, #16]
   15f1c:	ldrd	sl, [sp, #20]
   15f20:	add	sp, sp, #28
   15f24:	pop	{pc}		; (ldr pc, [sp], #4)
   15f28:	bl	1123c <abort@plt>
   15f2c:	muleq	r2, ip, r2
   15f30:	ldr	ip, [pc, #156]	; 15fd4 <ftello64@plt+0x4d74>
   15f34:	cmp	r2, #0
   15f38:	cmpne	r1, #0
   15f3c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15f40:	strd	r6, [sp, #8]
   15f44:	mov	r6, r2
   15f48:	str	r8, [sp, #16]
   15f4c:	mov	r8, r3
   15f50:	strd	sl, [sp, #20]
   15f54:	ldrd	r4, [ip]
   15f58:	str	lr, [sp, #28]
   15f5c:	sub	sp, sp, #48	; 0x30
   15f60:	mov	lr, #10
   15f64:	ldrd	r2, [ip, #8]
   15f68:	ldrd	sl, [ip, #16]
   15f6c:	strd	r4, [sp]
   15f70:	ldrd	r4, [ip, #32]
   15f74:	str	lr, [sp]
   15f78:	strd	r2, [sp, #8]
   15f7c:	strd	sl, [sp, #16]
   15f80:	ldrd	r2, [ip, #24]
   15f84:	ldrd	sl, [ip, #40]	; 0x28
   15f88:	strd	r2, [sp, #24]
   15f8c:	strd	r4, [sp, #32]
   15f90:	strd	sl, [sp, #40]	; 0x28
   15f94:	beq	15fd0 <ftello64@plt+0x4d70>
   15f98:	ldr	r2, [sp, #80]	; 0x50
   15f9c:	mov	r7, r1
   15fa0:	mov	r3, sp
   15fa4:	mov	r1, r8
   15fa8:	str	r7, [sp, #40]	; 0x28
   15fac:	str	r6, [sp, #44]	; 0x2c
   15fb0:	bl	14870 <ftello64@plt+0x3610>
   15fb4:	add	sp, sp, #48	; 0x30
   15fb8:	ldrd	r4, [sp]
   15fbc:	ldrd	r6, [sp, #8]
   15fc0:	ldr	r8, [sp, #16]
   15fc4:	ldrd	sl, [sp, #20]
   15fc8:	add	sp, sp, #28
   15fcc:	pop	{pc}		; (ldr pc, [sp], #4)
   15fd0:	bl	1123c <abort@plt>
   15fd4:	muleq	r2, ip, r2
   15fd8:	ldr	ip, [pc, #512]	; 161e0 <ftello64@plt+0x4f80>
   15fdc:	cmp	r0, #0
   15fe0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15fe4:	ldrd	r4, [ip, #16]
   15fe8:	strd	r6, [sp, #8]
   15fec:	clz	r6, r1
   15ff0:	mov	r7, r1
   15ff4:	strd	r8, [sp, #16]
   15ff8:	mov	r8, r0
   15ffc:	lsr	r6, r6, #5
   16000:	strd	sl, [sp, #24]
   16004:	mov	fp, r2
   16008:	mov	sl, #10
   1600c:	ldrd	r2, [ip]
   16010:	moveq	r6, #1
   16014:	str	lr, [sp, #32]
   16018:	sub	sp, sp, #92	; 0x5c
   1601c:	cmp	r6, #0
   16020:	ldrd	r0, [ip, #8]
   16024:	strd	r2, [sp, #40]	; 0x28
   16028:	strd	r4, [sp, #56]	; 0x38
   1602c:	ldrd	r2, [ip, #24]
   16030:	strd	r0, [sp, #48]	; 0x30
   16034:	ldrd	r0, [ip, #32]
   16038:	str	sl, [sp, #40]	; 0x28
   1603c:	ldrd	r4, [ip, #40]	; 0x28
   16040:	strd	r2, [sp, #64]	; 0x40
   16044:	strd	r0, [sp, #72]	; 0x48
   16048:	strd	r4, [sp, #80]	; 0x50
   1604c:	bne	161dc <ftello64@plt+0x4f7c>
   16050:	movw	r5, #53544	; 0xd128
   16054:	movt	r5, #2
   16058:	str	r8, [sp, #80]	; 0x50
   1605c:	str	r7, [sp, #84]	; 0x54
   16060:	bl	1114c <__errno_location@plt>
   16064:	ldr	r3, [r0]
   16068:	mov	r9, r0
   1606c:	ldr	r2, [r5, #4]
   16070:	ldr	r4, [r5]
   16074:	str	r3, [sp, #28]
   16078:	cmp	r2, #0
   1607c:	movgt	r1, sl
   16080:	bgt	160e8 <ftello64@plt+0x4e88>
   16084:	add	r3, r5, #8
   16088:	str	r2, [sp, #36]	; 0x24
   1608c:	rsb	r2, r2, #1
   16090:	cmp	r4, r3
   16094:	beq	161b0 <ftello64@plt+0x4f50>
   16098:	mov	r1, #8
   1609c:	mov	r0, r4
   160a0:	mvn	r3, #-2147483648	; 0x80000000
   160a4:	str	r1, [sp]
   160a8:	add	r1, sp, #36	; 0x24
   160ac:	bl	18580 <ftello64@plt+0x7320>
   160b0:	mov	r4, r0
   160b4:	str	r0, [r5]
   160b8:	ldr	r0, [r5, #4]
   160bc:	mov	r1, #0
   160c0:	ldr	r2, [sp, #36]	; 0x24
   160c4:	sub	r2, r2, r0
   160c8:	add	r0, r4, r0, lsl #3
   160cc:	lsl	r2, r2, #3
   160d0:	bl	11170 <memset@plt>
   160d4:	ldr	r3, [sp, #36]	; 0x24
   160d8:	ldr	r1, [sp, #40]	; 0x28
   160dc:	ldr	r8, [sp, #80]	; 0x50
   160e0:	str	r3, [r5, #4]
   160e4:	ldr	r7, [sp, #84]	; 0x54
   160e8:	mvn	r3, #0
   160ec:	mov	r2, fp
   160f0:	ldr	r6, [sp, #44]	; 0x2c
   160f4:	ldr	sl, [r4]
   160f8:	ldr	r5, [r4, #4]
   160fc:	orr	r6, r6, #1
   16100:	stm	sp, {r1, r6}
   16104:	add	r1, sp, #48	; 0x30
   16108:	str	r8, [sp, #12]
   1610c:	mov	r0, r5
   16110:	str	r1, [sp, #8]
   16114:	mov	r1, sl
   16118:	str	r7, [sp, #16]
   1611c:	bl	12e84 <ftello64@plt+0x1c24>
   16120:	cmp	sl, r0
   16124:	bhi	16188 <ftello64@plt+0x4f28>
   16128:	add	r7, r0, #1
   1612c:	movw	r3, #53660	; 0xd19c
   16130:	movt	r3, #2
   16134:	cmp	r5, r3
   16138:	str	r7, [r4]
   1613c:	beq	16148 <ftello64@plt+0x4ee8>
   16140:	mov	r0, r5
   16144:	bl	19ab0 <ftello64@plt+0x8850>
   16148:	mov	r0, r7
   1614c:	bl	182dc <ftello64@plt+0x707c>
   16150:	ldr	r3, [sp, #40]	; 0x28
   16154:	mov	r2, fp
   16158:	mov	r1, r7
   1615c:	mov	r5, r0
   16160:	ldr	lr, [sp, #80]	; 0x50
   16164:	ldr	ip, [sp, #84]	; 0x54
   16168:	str	r0, [r4, #4]
   1616c:	add	r4, sp, #48	; 0x30
   16170:	stm	sp, {r3, r6}
   16174:	mvn	r3, #0
   16178:	str	r4, [sp, #8]
   1617c:	str	lr, [sp, #12]
   16180:	str	ip, [sp, #16]
   16184:	bl	12e84 <ftello64@plt+0x1c24>
   16188:	ldr	r3, [sp, #28]
   1618c:	mov	r0, r5
   16190:	str	r3, [r9]
   16194:	add	sp, sp, #92	; 0x5c
   16198:	ldrd	r4, [sp]
   1619c:	ldrd	r6, [sp, #8]
   161a0:	ldrd	r8, [sp, #16]
   161a4:	ldrd	sl, [sp, #24]
   161a8:	add	sp, sp, #32
   161ac:	pop	{pc}		; (ldr pc, [sp], #4)
   161b0:	mov	r1, #8
   161b4:	mvn	r3, #-2147483648	; 0x80000000
   161b8:	mov	r0, r6
   161bc:	str	r1, [sp]
   161c0:	add	r1, sp, #36	; 0x24
   161c4:	bl	18580 <ftello64@plt+0x7320>
   161c8:	ldrd	r2, [r5, #8]
   161cc:	mov	r4, r0
   161d0:	str	r0, [r5]
   161d4:	strd	r2, [r0]
   161d8:	b	160b8 <ftello64@plt+0x4e58>
   161dc:	bl	1123c <abort@plt>
   161e0:	muleq	r2, ip, r2
   161e4:	ldr	ip, [pc, #536]	; 16404 <ftello64@plt+0x51a4>
   161e8:	cmp	r0, #0
   161ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   161f0:	ldrd	r4, [ip, #16]
   161f4:	strd	r6, [sp, #8]
   161f8:	mov	r6, r1
   161fc:	mov	r7, r0
   16200:	strd	r8, [sp, #16]
   16204:	mov	r9, #10
   16208:	strd	sl, [sp, #24]
   1620c:	mov	sl, r2
   16210:	mov	fp, r3
   16214:	str	lr, [sp, #32]
   16218:	clz	lr, r1
   1621c:	sub	sp, sp, #92	; 0x5c
   16220:	ldrd	r2, [ip]
   16224:	lsr	lr, lr, #5
   16228:	moveq	lr, #1
   1622c:	ldrd	r0, [ip, #8]
   16230:	cmp	lr, #0
   16234:	strd	r4, [sp, #56]	; 0x38
   16238:	ldrd	r4, [ip, #40]	; 0x28
   1623c:	str	lr, [sp, #28]
   16240:	strd	r2, [sp, #40]	; 0x28
   16244:	ldrd	r2, [ip, #24]
   16248:	strd	r0, [sp, #48]	; 0x30
   1624c:	ldrd	r0, [ip, #32]
   16250:	str	r9, [sp, #40]	; 0x28
   16254:	strd	r2, [sp, #64]	; 0x40
   16258:	strd	r4, [sp, #80]	; 0x50
   1625c:	strd	r0, [sp, #72]	; 0x48
   16260:	bne	16400 <ftello64@plt+0x51a0>
   16264:	movw	r5, #53544	; 0xd128
   16268:	movt	r5, #2
   1626c:	str	r7, [sp, #80]	; 0x50
   16270:	str	r6, [sp, #84]	; 0x54
   16274:	bl	1114c <__errno_location@plt>
   16278:	ldr	r3, [r0]
   1627c:	mov	r8, r0
   16280:	ldr	r2, [r5, #4]
   16284:	ldr	r4, [r5]
   16288:	str	r3, [sp, #24]
   1628c:	cmp	r2, #0
   16290:	movgt	r1, r9
   16294:	bgt	162fc <ftello64@plt+0x509c>
   16298:	add	r3, r5, #8
   1629c:	str	r2, [sp, #36]	; 0x24
   162a0:	rsb	r2, r2, #1
   162a4:	cmp	r4, r3
   162a8:	beq	163d4 <ftello64@plt+0x5174>
   162ac:	mov	r1, #8
   162b0:	mov	r0, r4
   162b4:	mvn	r3, #-2147483648	; 0x80000000
   162b8:	str	r1, [sp]
   162bc:	add	r1, sp, #36	; 0x24
   162c0:	bl	18580 <ftello64@plt+0x7320>
   162c4:	mov	r4, r0
   162c8:	str	r0, [r5]
   162cc:	ldr	r0, [r5, #4]
   162d0:	mov	r1, #0
   162d4:	ldr	r2, [sp, #36]	; 0x24
   162d8:	sub	r2, r2, r0
   162dc:	add	r0, r4, r0, lsl #3
   162e0:	lsl	r2, r2, #3
   162e4:	bl	11170 <memset@plt>
   162e8:	ldr	r3, [sp, #36]	; 0x24
   162ec:	ldr	r1, [sp, #40]	; 0x28
   162f0:	ldr	r7, [sp, #80]	; 0x50
   162f4:	str	r3, [r5, #4]
   162f8:	ldr	r6, [sp, #84]	; 0x54
   162fc:	mov	r3, fp
   16300:	mov	r2, sl
   16304:	ldr	r0, [sp, #44]	; 0x2c
   16308:	ldr	r9, [r4]
   1630c:	ldr	r5, [r4, #4]
   16310:	orr	r0, r0, #1
   16314:	str	r1, [sp]
   16318:	add	r1, sp, #48	; 0x30
   1631c:	str	r0, [sp, #4]
   16320:	str	r1, [sp, #8]
   16324:	mov	r1, r9
   16328:	str	r7, [sp, #12]
   1632c:	str	r6, [sp, #16]
   16330:	str	r0, [sp, #28]
   16334:	mov	r0, r5
   16338:	bl	12e84 <ftello64@plt+0x1c24>
   1633c:	cmp	r9, r0
   16340:	bhi	163ac <ftello64@plt+0x514c>
   16344:	add	r6, r0, #1
   16348:	movw	r3, #53660	; 0xd19c
   1634c:	movt	r3, #2
   16350:	cmp	r5, r3
   16354:	str	r6, [r4]
   16358:	beq	16364 <ftello64@plt+0x5104>
   1635c:	mov	r0, r5
   16360:	bl	19ab0 <ftello64@plt+0x8850>
   16364:	mov	r0, r6
   16368:	bl	182dc <ftello64@plt+0x707c>
   1636c:	ldr	lr, [sp, #40]	; 0x28
   16370:	mov	r1, r6
   16374:	mov	r3, fp
   16378:	mov	r2, sl
   1637c:	mov	r5, r0
   16380:	ldr	r6, [sp, #80]	; 0x50
   16384:	ldr	ip, [sp, #84]	; 0x54
   16388:	str	r0, [r4, #4]
   1638c:	str	lr, [sp]
   16390:	ldr	lr, [sp, #28]
   16394:	str	lr, [sp, #4]
   16398:	add	lr, sp, #48	; 0x30
   1639c:	str	r6, [sp, #12]
   163a0:	str	lr, [sp, #8]
   163a4:	str	ip, [sp, #16]
   163a8:	bl	12e84 <ftello64@plt+0x1c24>
   163ac:	ldr	r3, [sp, #24]
   163b0:	mov	r0, r5
   163b4:	str	r3, [r8]
   163b8:	add	sp, sp, #92	; 0x5c
   163bc:	ldrd	r4, [sp]
   163c0:	ldrd	r6, [sp, #8]
   163c4:	ldrd	r8, [sp, #16]
   163c8:	ldrd	sl, [sp, #24]
   163cc:	add	sp, sp, #32
   163d0:	pop	{pc}		; (ldr pc, [sp], #4)
   163d4:	mov	r1, #8
   163d8:	mvn	r3, #-2147483648	; 0x80000000
   163dc:	ldr	r0, [sp, #28]
   163e0:	str	r1, [sp]
   163e4:	add	r1, sp, #36	; 0x24
   163e8:	bl	18580 <ftello64@plt+0x7320>
   163ec:	ldrd	r2, [r5, #8]
   163f0:	mov	r4, r0
   163f4:	str	r0, [r5]
   163f8:	strd	r2, [r0]
   163fc:	b	162cc <ftello64@plt+0x506c>
   16400:	bl	1123c <abort@plt>
   16404:	muleq	r2, ip, r2
   16408:	ldr	r3, [pc]	; 16410 <ftello64@plt+0x51b0>
   1640c:	b	14870 <ftello64@plt+0x3610>
   16410:	andeq	sp, r2, r8, lsr r1
   16414:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16418:	movw	r4, #53544	; 0xd128
   1641c:	movt	r4, #2
   16420:	strd	r6, [sp, #8]
   16424:	strd	r8, [sp, #16]
   16428:	strd	sl, [sp, #24]
   1642c:	mov	sl, r0
   16430:	mov	fp, r1
   16434:	str	lr, [sp, #32]
   16438:	sub	sp, sp, #44	; 0x2c
   1643c:	bl	1114c <__errno_location@plt>
   16440:	ldr	r3, [r0]
   16444:	mov	r8, r0
   16448:	ldr	r2, [r4, #4]
   1644c:	ldr	r5, [r4]
   16450:	str	r3, [sp, #28]
   16454:	cmp	r2, #0
   16458:	bgt	164b4 <ftello64@plt+0x5254>
   1645c:	add	r3, r4, #8
   16460:	str	r2, [sp, #36]	; 0x24
   16464:	rsb	r2, r2, #1
   16468:	cmp	r5, r3
   1646c:	beq	16590 <ftello64@plt+0x5330>
   16470:	mov	r1, #8
   16474:	mov	r0, r5
   16478:	mvn	r3, #-2147483648	; 0x80000000
   1647c:	str	r1, [sp]
   16480:	add	r1, sp, #36	; 0x24
   16484:	bl	18580 <ftello64@plt+0x7320>
   16488:	mov	r5, r0
   1648c:	str	r0, [r4]
   16490:	ldr	r0, [r4, #4]
   16494:	mov	r1, #0
   16498:	ldr	r2, [sp, #36]	; 0x24
   1649c:	sub	r2, r2, r0
   164a0:	add	r0, r5, r0, lsl #3
   164a4:	lsl	r2, r2, #3
   164a8:	bl	11170 <memset@plt>
   164ac:	ldr	r3, [sp, #36]	; 0x24
   164b0:	str	r3, [r4, #4]
   164b4:	ldr	ip, [r4, #16]
   164b8:	mov	r3, fp
   164bc:	mov	r2, sl
   164c0:	ldr	r7, [r4, #20]
   164c4:	ldr	r0, [pc, #240]	; 165bc <ftello64@plt+0x535c>
   164c8:	ldr	r9, [r5]
   164cc:	orr	r7, r7, #1
   164d0:	ldr	r6, [r5, #4]
   164d4:	str	ip, [sp]
   164d8:	ldr	ip, [r4, #56]	; 0x38
   164dc:	mov	r1, r9
   164e0:	str	r7, [sp, #4]
   164e4:	ldr	lr, [r4, #60]	; 0x3c
   164e8:	str	r0, [sp, #8]
   164ec:	mov	r0, r6
   164f0:	str	ip, [sp, #12]
   164f4:	str	lr, [sp, #16]
   164f8:	bl	12e84 <ftello64@plt+0x1c24>
   164fc:	cmp	r9, r0
   16500:	bhi	16568 <ftello64@plt+0x5308>
   16504:	add	r9, r0, #1
   16508:	movw	r3, #53660	; 0xd19c
   1650c:	movt	r3, #2
   16510:	cmp	r6, r3
   16514:	str	r9, [r5]
   16518:	beq	16524 <ftello64@plt+0x52c4>
   1651c:	mov	r0, r6
   16520:	bl	19ab0 <ftello64@plt+0x8850>
   16524:	mov	r0, r9
   16528:	bl	182dc <ftello64@plt+0x707c>
   1652c:	ldr	ip, [r4, #16]
   16530:	mov	r1, r9
   16534:	mov	r3, fp
   16538:	mov	r2, sl
   1653c:	mov	r6, r0
   16540:	ldr	r9, [r4, #56]	; 0x38
   16544:	ldr	lr, [r4, #60]	; 0x3c
   16548:	str	r0, [r5, #4]
   1654c:	str	ip, [sp]
   16550:	ldr	ip, [pc, #100]	; 165bc <ftello64@plt+0x535c>
   16554:	str	r7, [sp, #4]
   16558:	str	ip, [sp, #8]
   1655c:	str	r9, [sp, #12]
   16560:	str	lr, [sp, #16]
   16564:	bl	12e84 <ftello64@plt+0x1c24>
   16568:	ldr	r3, [sp, #28]
   1656c:	mov	r0, r6
   16570:	str	r3, [r8]
   16574:	add	sp, sp, #44	; 0x2c
   16578:	ldrd	r4, [sp]
   1657c:	ldrd	r6, [sp, #8]
   16580:	ldrd	r8, [sp, #16]
   16584:	ldrd	sl, [sp, #24]
   16588:	add	sp, sp, #32
   1658c:	pop	{pc}		; (ldr pc, [sp], #4)
   16590:	mov	r0, #8
   16594:	mvn	r3, #-2147483648	; 0x80000000
   16598:	add	r1, sp, #36	; 0x24
   1659c:	str	r0, [sp]
   165a0:	mov	r0, #0
   165a4:	bl	18580 <ftello64@plt+0x7320>
   165a8:	ldrd	r2, [r4, #8]
   165ac:	mov	r5, r0
   165b0:	str	r0, [r4]
   165b4:	strd	r2, [r0]
   165b8:	b	16490 <ftello64@plt+0x5230>
   165bc:	andeq	sp, r2, r0, asr #2
   165c0:	ldr	r3, [pc, #4]	; 165cc <ftello64@plt+0x536c>
   165c4:	mvn	r2, #0
   165c8:	b	14870 <ftello64@plt+0x3610>
   165cc:	andeq	sp, r2, r8, lsr r1
   165d0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   165d4:	movw	r4, #53544	; 0xd128
   165d8:	movt	r4, #2
   165dc:	strd	r6, [sp, #8]
   165e0:	strd	r8, [sp, #16]
   165e4:	strd	sl, [sp, #24]
   165e8:	mov	sl, r0
   165ec:	str	lr, [sp, #32]
   165f0:	sub	sp, sp, #44	; 0x2c
   165f4:	bl	1114c <__errno_location@plt>
   165f8:	ldr	r3, [r0]
   165fc:	mov	r8, r0
   16600:	ldr	r2, [r4, #4]
   16604:	ldr	r5, [r4]
   16608:	str	r3, [sp, #28]
   1660c:	cmp	r2, #0
   16610:	bgt	1666c <ftello64@plt+0x540c>
   16614:	add	r3, r4, #8
   16618:	str	r2, [sp, #36]	; 0x24
   1661c:	rsb	r2, r2, #1
   16620:	cmp	r5, r3
   16624:	beq	16734 <ftello64@plt+0x54d4>
   16628:	mov	r1, #8
   1662c:	mov	r0, r5
   16630:	mvn	r3, #-2147483648	; 0x80000000
   16634:	str	r1, [sp]
   16638:	add	r1, sp, #36	; 0x24
   1663c:	bl	18580 <ftello64@plt+0x7320>
   16640:	mov	r5, r0
   16644:	str	r0, [r4]
   16648:	ldr	r0, [r4, #4]
   1664c:	mov	r1, #0
   16650:	ldr	r2, [sp, #36]	; 0x24
   16654:	sub	r2, r2, r0
   16658:	add	r0, r5, r0, lsl #3
   1665c:	lsl	r2, r2, #3
   16660:	bl	11170 <memset@plt>
   16664:	ldr	r3, [sp, #36]	; 0x24
   16668:	str	r3, [r4, #4]
   1666c:	ldr	ip, [r4, #16]
   16670:	mvn	r3, #0
   16674:	mov	r2, sl
   16678:	ldr	r7, [r4, #20]
   1667c:	ldr	fp, [pc, #220]	; 16760 <ftello64@plt+0x5500>
   16680:	ldr	r9, [r5]
   16684:	orr	r7, r7, #1
   16688:	ldr	r6, [r5, #4]
   1668c:	str	ip, [sp]
   16690:	ldr	ip, [r4, #56]	; 0x38
   16694:	mov	r1, r9
   16698:	stmib	sp, {r7, fp}
   1669c:	ldr	lr, [r4, #60]	; 0x3c
   166a0:	mov	r0, r6
   166a4:	str	ip, [sp, #12]
   166a8:	str	lr, [sp, #16]
   166ac:	bl	12e84 <ftello64@plt+0x1c24>
   166b0:	cmp	r9, r0
   166b4:	bhi	1670c <ftello64@plt+0x54ac>
   166b8:	add	r9, r0, #1
   166bc:	movw	r3, #53660	; 0xd19c
   166c0:	movt	r3, #2
   166c4:	cmp	r6, r3
   166c8:	str	r9, [r5]
   166cc:	beq	166d8 <ftello64@plt+0x5478>
   166d0:	mov	r0, r6
   166d4:	bl	19ab0 <ftello64@plt+0x8850>
   166d8:	mov	r0, r9
   166dc:	bl	182dc <ftello64@plt+0x707c>
   166e0:	ldr	r3, [r4, #16]
   166e4:	mov	r2, sl
   166e8:	mov	r1, r9
   166ec:	mov	r6, r0
   166f0:	ldr	lr, [r4, #56]	; 0x38
   166f4:	ldr	ip, [r4, #60]	; 0x3c
   166f8:	str	r0, [r5, #4]
   166fc:	stm	sp, {r3, r7, fp, lr}
   16700:	mvn	r3, #0
   16704:	str	ip, [sp, #16]
   16708:	bl	12e84 <ftello64@plt+0x1c24>
   1670c:	ldr	r3, [sp, #28]
   16710:	mov	r0, r6
   16714:	str	r3, [r8]
   16718:	add	sp, sp, #44	; 0x2c
   1671c:	ldrd	r4, [sp]
   16720:	ldrd	r6, [sp, #8]
   16724:	ldrd	r8, [sp, #16]
   16728:	ldrd	sl, [sp, #24]
   1672c:	add	sp, sp, #32
   16730:	pop	{pc}		; (ldr pc, [sp], #4)
   16734:	mov	r0, #8
   16738:	mvn	r3, #-2147483648	; 0x80000000
   1673c:	add	r1, sp, #36	; 0x24
   16740:	str	r0, [sp]
   16744:	mov	r0, #0
   16748:	bl	18580 <ftello64@plt+0x7320>
   1674c:	ldrd	r2, [r4, #8]
   16750:	mov	r5, r0
   16754:	str	r0, [r4]
   16758:	strd	r2, [r0]
   1675c:	b	16648 <ftello64@plt+0x53e8>
   16760:	andeq	sp, r2, r0, asr #2
   16764:	strd	r4, [sp, #-16]!
   16768:	mov	r4, #0
   1676c:	mov	r5, #0
   16770:	str	r6, [sp, #8]
   16774:	mov	r6, r0
   16778:	mov	r0, #24
   1677c:	str	lr, [sp, #12]
   16780:	bl	18294 <ftello64@plt+0x7034>
   16784:	str	r6, [r0]
   16788:	strd	r4, [r0, #8]
   1678c:	strd	r4, [r0, #16]
   16790:	ldrd	r4, [sp]
   16794:	ldr	r6, [sp, #8]
   16798:	add	sp, sp, #12
   1679c:	pop	{pc}		; (ldr pc, [sp], #4)
   167a0:	str	r4, [sp, #-8]!
   167a4:	str	lr, [sp, #4]
   167a8:	bl	16fcc <ftello64@plt+0x5d6c>
   167ac:	subs	r4, r0, #0
   167b0:	moveq	r0, r4
   167b4:	beq	167d4 <ftello64@plt+0x5574>
   167b8:	mov	r0, #24
   167bc:	bl	18294 <ftello64@plt+0x7034>
   167c0:	mov	r2, #0
   167c4:	mov	r3, #0
   167c8:	str	r4, [r0]
   167cc:	strd	r2, [r0, #8]
   167d0:	strd	r2, [r0, #16]
   167d4:	ldr	r4, [sp]
   167d8:	add	sp, sp, #4
   167dc:	pop	{pc}		; (ldr pc, [sp], #4)
   167e0:	ldr	r0, [r0]
   167e4:	bx	lr
   167e8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   167ec:	strd	r6, [sp, #8]
   167f0:	strd	r8, [sp, #16]
   167f4:	mov	r8, r2
   167f8:	mov	r9, r3
   167fc:	ldr	r2, [r0]
   16800:	strd	sl, [sp, #24]
   16804:	str	lr, [sp, #32]
   16808:	sub	sp, sp, #52	; 0x34
   1680c:	ldrd	r6, [r0, #8]
   16810:	str	r2, [sp, #32]
   16814:	adds	r2, r8, #1
   16818:	str	r0, [sp, #36]	; 0x24
   1681c:	str	r2, [sp, #16]
   16820:	adc	r2, r9, #0
   16824:	ldrd	r4, [r0, #16]
   16828:	str	r2, [sp, #20]
   1682c:	b	168b4 <ftello64@plt+0x5654>
   16830:	cmp	r5, r9
   16834:	cmpeq	r4, r8
   16838:	beq	16adc <ftello64@plt+0x587c>
   1683c:	ldr	fp, [sp, #16]
   16840:	subs	r0, r4, r8
   16844:	sbc	r1, r5, r9
   16848:	ldr	sl, [sp, #20]
   1684c:	mov	r2, fp
   16850:	mov	r3, sl
   16854:	bl	1b61c <ftello64@plt+0xa3bc>
   16858:	str	r2, [sp, #8]
   1685c:	strd	r0, [sp, #24]
   16860:	mov	r1, r3
   16864:	subs	r3, r4, r2
   16868:	mov	r0, r6
   1686c:	mov	r2, fp
   16870:	str	r3, [sp]
   16874:	sbc	r3, r5, r1
   16878:	str	r3, [sp, #4]
   1687c:	mov	r3, sl
   16880:	str	r1, [sp, #12]
   16884:	mov	r1, r7
   16888:	bl	1b61c <ftello64@plt+0xa3bc>
   1688c:	ldrd	sl, [sp]
   16890:	cmp	r7, fp
   16894:	cmpeq	r6, sl
   16898:	bls	16b14 <ftello64@plt+0x58b4>
   1689c:	ldr	r1, [sp, #8]
   168a0:	mov	r6, r2
   168a4:	mov	r7, r3
   168a8:	ldr	r2, [sp, #12]
   168ac:	subs	r4, r1, #1
   168b0:	sbc	r5, r2, #0
   168b4:	cmp	r5, r9
   168b8:	cmpeq	r4, r8
   168bc:	bcs	16830 <ftello64@plt+0x55d0>
   168c0:	mov	r0, r4
   168c4:	mov	r1, r5
   168c8:	mov	r2, #0
   168cc:	lsl	r3, r1, #8
   168d0:	add	r2, r2, #1
   168d4:	lsl	ip, r0, #8
   168d8:	orr	r3, r3, r0, lsr #24
   168dc:	adds	r0, ip, #255	; 0xff
   168e0:	adc	r1, r3, #0
   168e4:	cmp	r9, r1
   168e8:	cmpeq	r8, r0
   168ec:	bhi	168cc <ftello64@plt+0x566c>
   168f0:	add	r1, sp, #40	; 0x28
   168f4:	ldr	r0, [sp, #32]
   168f8:	mov	fp, #0
   168fc:	bl	17150 <ftello64@plt+0x5ef0>
   16900:	ldrb	sl, [sp, #40]	; 0x28
   16904:	lsl	r0, r7, #8
   16908:	lsl	r1, r5, #8
   1690c:	lsl	ip, r6, #8
   16910:	orr	r0, r0, r6, lsr #24
   16914:	lsl	r2, r4, #8
   16918:	adds	r6, sl, ip
   1691c:	orr	r1, r1, r4, lsr #24
   16920:	adc	r7, fp, r0
   16924:	adds	r4, r2, #255	; 0xff
   16928:	adc	r5, r1, #0
   1692c:	cmp	r5, r9
   16930:	cmpeq	r4, r8
   16934:	bcs	16830 <ftello64@plt+0x55d0>
   16938:	ldrb	sl, [sp, #41]	; 0x29
   1693c:	lsl	r0, r7, #8
   16940:	mov	fp, #0
   16944:	lsl	r1, r5, #8
   16948:	lsl	ip, r6, #8
   1694c:	orr	r0, r0, r6, lsr #24
   16950:	lsl	r2, r4, #8
   16954:	adds	r6, sl, ip
   16958:	orr	r1, r1, r4, lsr #24
   1695c:	adc	r7, fp, r0
   16960:	adds	r4, r2, #255	; 0xff
   16964:	adc	r5, r1, #0
   16968:	cmp	r9, r5
   1696c:	cmpeq	r8, r4
   16970:	bls	16830 <ftello64@plt+0x55d0>
   16974:	ldrb	sl, [sp, #42]	; 0x2a
   16978:	lsl	r0, r7, #8
   1697c:	mov	fp, #0
   16980:	lsl	r1, r5, #8
   16984:	lsl	ip, r6, #8
   16988:	orr	r0, r0, r6, lsr #24
   1698c:	lsl	r2, r4, #8
   16990:	adds	r6, sl, ip
   16994:	orr	r1, r1, r4, lsr #24
   16998:	adc	r7, fp, r0
   1699c:	adds	r4, r2, #255	; 0xff
   169a0:	adc	r5, r1, #0
   169a4:	cmp	r9, r5
   169a8:	cmpeq	r8, r4
   169ac:	bls	16830 <ftello64@plt+0x55d0>
   169b0:	ldrb	sl, [sp, #43]	; 0x2b
   169b4:	lsl	r0, r7, #8
   169b8:	mov	fp, #0
   169bc:	lsl	r1, r5, #8
   169c0:	lsl	ip, r6, #8
   169c4:	orr	r0, r0, r6, lsr #24
   169c8:	lsl	r2, r4, #8
   169cc:	adds	r6, sl, ip
   169d0:	orr	r1, r1, r4, lsr #24
   169d4:	adc	r7, fp, r0
   169d8:	adds	r4, r2, #255	; 0xff
   169dc:	adc	r5, r1, #0
   169e0:	cmp	r9, r5
   169e4:	cmpeq	r8, r4
   169e8:	bls	16830 <ftello64@plt+0x55d0>
   169ec:	ldrb	sl, [sp, #44]	; 0x2c
   169f0:	lsl	r0, r7, #8
   169f4:	mov	fp, #0
   169f8:	lsl	r1, r5, #8
   169fc:	lsl	ip, r6, #8
   16a00:	orr	r0, r0, r6, lsr #24
   16a04:	lsl	r2, r4, #8
   16a08:	adds	r6, sl, ip
   16a0c:	orr	r1, r1, r4, lsr #24
   16a10:	adc	r7, fp, r0
   16a14:	adds	r4, r2, #255	; 0xff
   16a18:	adc	r5, r1, #0
   16a1c:	cmp	r9, r5
   16a20:	cmpeq	r8, r4
   16a24:	bls	16830 <ftello64@plt+0x55d0>
   16a28:	ldrb	sl, [sp, #45]	; 0x2d
   16a2c:	lsl	r0, r7, #8
   16a30:	mov	fp, #0
   16a34:	lsl	r1, r5, #8
   16a38:	lsl	ip, r6, #8
   16a3c:	orr	r0, r0, r6, lsr #24
   16a40:	lsl	r2, r4, #8
   16a44:	adds	r6, sl, ip
   16a48:	orr	r1, r1, r4, lsr #24
   16a4c:	adc	r7, fp, r0
   16a50:	adds	r4, r2, #255	; 0xff
   16a54:	adc	r5, r1, #0
   16a58:	cmp	r9, r5
   16a5c:	cmpeq	r8, r4
   16a60:	bls	16830 <ftello64@plt+0x55d0>
   16a64:	ldrb	sl, [sp, #46]	; 0x2e
   16a68:	lsl	r0, r7, #8
   16a6c:	mov	fp, #0
   16a70:	lsl	r1, r5, #8
   16a74:	lsl	ip, r6, #8
   16a78:	orr	r0, r0, r6, lsr #24
   16a7c:	lsl	r2, r4, #8
   16a80:	adds	r6, sl, ip
   16a84:	orr	r1, r1, r4, lsr #24
   16a88:	adc	r7, fp, r0
   16a8c:	adds	r4, r2, #255	; 0xff
   16a90:	adc	r5, r1, #0
   16a94:	cmp	r9, r5
   16a98:	cmpeq	r8, r4
   16a9c:	bls	16830 <ftello64@plt+0x55d0>
   16aa0:	ldrb	sl, [sp, #47]	; 0x2f
   16aa4:	lsl	r0, r7, #8
   16aa8:	mov	fp, #0
   16aac:	lsl	r1, r5, #8
   16ab0:	lsl	ip, r6, #8
   16ab4:	orr	r0, r0, r6, lsr #24
   16ab8:	lsl	r2, r4, #8
   16abc:	adds	r6, sl, ip
   16ac0:	orr	r1, r1, r4, lsr #24
   16ac4:	adc	r7, fp, r0
   16ac8:	adds	r4, r2, #255	; 0xff
   16acc:	adc	r5, r1, #0
   16ad0:	cmp	r5, r9
   16ad4:	cmpeq	r4, r8
   16ad8:	bne	1683c <ftello64@plt+0x55dc>
   16adc:	ldr	r1, [sp, #36]	; 0x24
   16ae0:	mov	r2, #0
   16ae4:	mov	r3, #0
   16ae8:	strd	r2, [r1, #8]
   16aec:	strd	r2, [r1, #16]
   16af0:	mov	r0, r6
   16af4:	mov	r1, r7
   16af8:	add	sp, sp, #52	; 0x34
   16afc:	ldrd	r4, [sp]
   16b00:	ldrd	r6, [sp, #8]
   16b04:	ldrd	r8, [sp, #16]
   16b08:	ldrd	sl, [sp, #24]
   16b0c:	add	sp, sp, #32
   16b10:	pop	{pc}		; (ldr pc, [sp], #4)
   16b14:	mov	r6, r2
   16b18:	ldr	r2, [sp, #36]	; 0x24
   16b1c:	mov	r7, r3
   16b20:	strd	r0, [r2, #8]
   16b24:	mov	r1, r2
   16b28:	ldrd	r2, [sp, #24]
   16b2c:	strd	r2, [r1, #16]
   16b30:	b	16af0 <ftello64@plt+0x5890>
   16b34:	mvn	r2, #0
   16b38:	mov	r1, #24
   16b3c:	str	r4, [sp, #-8]!
   16b40:	mov	r4, r0
   16b44:	str	lr, [sp, #4]
   16b48:	bl	111dc <__explicit_bzero_chk@plt>
   16b4c:	mov	r0, r4
   16b50:	ldr	r4, [sp]
   16b54:	ldr	lr, [sp, #4]
   16b58:	add	sp, sp, #8
   16b5c:	b	19ab0 <ftello64@plt+0x8850>
   16b60:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16b64:	mov	r4, r0
   16b68:	ldr	r0, [r0]
   16b6c:	strd	r6, [sp, #8]
   16b70:	str	r8, [sp, #16]
   16b74:	str	lr, [sp, #20]
   16b78:	bl	1729c <ftello64@plt+0x603c>
   16b7c:	mov	r7, r0
   16b80:	bl	1114c <__errno_location@plt>
   16b84:	mov	r5, r0
   16b88:	mvn	r2, #0
   16b8c:	ldr	r6, [r5]
   16b90:	mov	r0, r4
   16b94:	mov	r1, #24
   16b98:	bl	111dc <__explicit_bzero_chk@plt>
   16b9c:	mov	r0, r4
   16ba0:	bl	19ab0 <ftello64@plt+0x8850>
   16ba4:	mov	r0, r7
   16ba8:	ldr	r8, [sp, #16]
   16bac:	str	r6, [r5]
   16bb0:	ldrd	r4, [sp]
   16bb4:	ldrd	r6, [sp, #8]
   16bb8:	add	sp, sp, #20
   16bbc:	pop	{pc}		; (ldr pc, [sp], #4)
   16bc0:	ldr	r3, [r0]
   16bc4:	udiv	r0, r3, r1
   16bc8:	mls	r0, r0, r1, r3
   16bcc:	bx	lr
   16bd0:	ldr	r0, [r0]
   16bd4:	ldr	r3, [r1]
   16bd8:	sub	r0, r0, r3
   16bdc:	clz	r0, r0
   16be0:	lsr	r0, r0, #5
   16be4:	bx	lr
   16be8:	cmp	r1, #0
   16bec:	beq	16c24 <ftello64@plt+0x59c4>
   16bf0:	clz	r2, r1
   16bf4:	strd	r4, [sp, #-8]!
   16bf8:	rsb	r2, r2, #32
   16bfc:	asr	r5, r2, #31
   16c00:	umull	r2, r3, r2, r0
   16c04:	mla	r3, r0, r5, r3
   16c08:	adds	r1, r2, #7
   16c0c:	ldrd	r4, [sp]
   16c10:	lsr	r1, r1, #3
   16c14:	add	sp, sp, #8
   16c18:	adc	r0, r3, #0
   16c1c:	orr	r0, r1, r0, lsl #29
   16c20:	bx	lr
   16c24:	mov	r0, r1
   16c28:	bx	lr
   16c2c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16c30:	strd	r6, [sp, #8]
   16c34:	strd	r8, [sp, #16]
   16c38:	subs	r9, r1, #0
   16c3c:	strd	sl, [sp, #24]
   16c40:	str	lr, [sp, #32]
   16c44:	sub	sp, sp, #36	; 0x24
   16c48:	beq	16ca0 <ftello64@plt+0x5a40>
   16c4c:	cmp	r9, #1
   16c50:	mov	r7, r2
   16c54:	mov	r8, r0
   16c58:	bne	16ca8 <ftello64@plt+0x5a48>
   16c5c:	mov	r0, #4
   16c60:	bl	18294 <ftello64@plt+0x7034>
   16c64:	subs	r2, r7, #1
   16c68:	mov	r3, #0
   16c6c:	mov	r5, r0
   16c70:	sbc	r3, r3, #0
   16c74:	mov	r0, r8
   16c78:	bl	167e8 <ftello64@plt+0x5588>
   16c7c:	str	r0, [r5]
   16c80:	mov	r0, r5
   16c84:	add	sp, sp, #36	; 0x24
   16c88:	ldrd	r4, [sp]
   16c8c:	ldrd	r6, [sp, #8]
   16c90:	ldrd	r8, [sp, #16]
   16c94:	ldrd	sl, [sp, #24]
   16c98:	add	sp, sp, #32
   16c9c:	pop	{pc}		; (ldr pc, [sp], #4)
   16ca0:	mov	r5, r9
   16ca4:	b	16c80 <ftello64@plt+0x5a20>
   16ca8:	cmp	r2, #131072	; 0x20000
   16cac:	bcc	16e74 <ftello64@plt+0x5c14>
   16cb0:	udiv	r3, r2, r9
   16cb4:	cmp	r3, #31
   16cb8:	bhi	16eac <ftello64@plt+0x5c4c>
   16cbc:	mov	r1, #4
   16cc0:	mov	r0, r2
   16cc4:	bl	183f8 <ftello64@plt+0x7198>
   16cc8:	mov	r5, r0
   16ccc:	cmp	r7, #0
   16cd0:	ubfx	r0, r0, #2, #1
   16cd4:	movne	lr, r7
   16cd8:	moveq	lr, #1
   16cdc:	cmp	r0, #0
   16ce0:	sub	lr, lr, r0
   16ce4:	movne	r3, #0
   16ce8:	lsr	ip, lr, #1
   16cec:	mov	r1, r0
   16cf0:	add	r2, r0, #1
   16cf4:	strne	r3, [r5]
   16cf8:	add	r3, r5, r0, lsl #2
   16cfc:	add	ip, r3, ip, lsl #3
   16d00:	stm	r3, {r1, r2}
   16d04:	add	r3, r3, #8
   16d08:	add	r1, r1, #2
   16d0c:	cmp	r3, ip
   16d10:	add	r2, r2, #2
   16d14:	bne	16d00 <ftello64@plt+0x5aa0>
   16d18:	bic	r3, lr, #1
   16d1c:	cmp	lr, r3
   16d20:	add	r0, r0, r3
   16d24:	beq	16d68 <ftello64@plt+0x5b08>
   16d28:	add	r3, r0, #1
   16d2c:	str	r0, [r5, r0, lsl #2]
   16d30:	cmp	r7, r3
   16d34:	bls	16d68 <ftello64@plt+0x5b08>
   16d38:	add	r2, r0, #2
   16d3c:	str	r3, [r5, r3, lsl #2]
   16d40:	cmp	r7, r2
   16d44:	bls	16d68 <ftello64@plt+0x5b08>
   16d48:	add	r3, r0, #3
   16d4c:	str	r2, [r5, r2, lsl #2]
   16d50:	cmp	r7, r3
   16d54:	bls	16d68 <ftello64@plt+0x5b08>
   16d58:	add	r0, r0, #4
   16d5c:	str	r3, [r5, r3, lsl #2]
   16d60:	cmp	r7, r0
   16d64:	strhi	r0, [r5, r0, lsl #2]
   16d68:	mov	r3, #0
   16d6c:	mov	sl, r3
   16d70:	str	r3, [sp, #8]
   16d74:	mov	r4, #0
   16d78:	b	16d98 <ftello64@plt+0x5b38>
   16d7c:	ldr	r2, [r5, r6, lsl #2]
   16d80:	ldr	r3, [r5, r4, lsl #2]
   16d84:	str	r2, [r5, r4, lsl #2]
   16d88:	add	r4, r4, #1
   16d8c:	cmp	r9, r4
   16d90:	str	r3, [r5, r6, lsl #2]
   16d94:	bls	16e5c <ftello64@plt+0x5bfc>
   16d98:	sub	r2, r7, r4
   16d9c:	mov	r3, #0
   16da0:	subs	r2, r2, #1
   16da4:	mov	r0, r8
   16da8:	sbc	r3, r3, #0
   16dac:	bl	167e8 <ftello64@plt+0x5588>
   16db0:	ldr	r3, [sp, #8]
   16db4:	add	r6, r4, r0
   16db8:	cmp	r3, #0
   16dbc:	beq	16d7c <ftello64@plt+0x5b1c>
   16dc0:	mov	r3, #0
   16dc4:	add	r1, sp, #24
   16dc8:	str	r4, [sp, #24]
   16dcc:	mov	r0, sl
   16dd0:	str	r3, [sp, #28]
   16dd4:	bl	1aed8 <ftello64@plt+0x9c78>
   16dd8:	mov	r3, #0
   16ddc:	mov	fp, r0
   16de0:	str	r6, [sp, #16]
   16de4:	add	r1, sp, #16
   16de8:	mov	r0, sl
   16dec:	str	r3, [sp, #20]
   16df0:	bl	1aed8 <ftello64@plt+0x9c78>
   16df4:	cmp	fp, #0
   16df8:	mov	r2, r0
   16dfc:	beq	16f28 <ftello64@plt+0x5cc8>
   16e00:	cmp	r2, #0
   16e04:	beq	16f10 <ftello64@plt+0x5cb0>
   16e08:	ldr	r6, [r2, #4]
   16e0c:	mov	r1, fp
   16e10:	mov	r0, sl
   16e14:	str	r2, [sp, #12]
   16e18:	ldr	ip, [fp, #4]
   16e1c:	str	r6, [fp, #4]
   16e20:	str	ip, [r2, #4]
   16e24:	bl	1acb4 <ftello64@plt+0x9a54>
   16e28:	cmp	r0, #0
   16e2c:	beq	16f48 <ftello64@plt+0x5ce8>
   16e30:	ldr	r2, [sp, #12]
   16e34:	mov	r0, sl
   16e38:	mov	r1, r2
   16e3c:	bl	1acb4 <ftello64@plt+0x9a54>
   16e40:	cmp	r0, #0
   16e44:	beq	16f48 <ftello64@plt+0x5ce8>
   16e48:	ldr	r3, [fp, #4]
   16e4c:	str	r3, [r5, r4, lsl #2]
   16e50:	add	r4, r4, #1
   16e54:	cmp	r9, r4
   16e58:	bhi	16d98 <ftello64@plt+0x5b38>
   16e5c:	ldr	r3, [sp, #8]
   16e60:	cmp	r3, #0
   16e64:	beq	16ef8 <ftello64@plt+0x5c98>
   16e68:	mov	r0, sl
   16e6c:	bl	1a78c <ftello64@plt+0x952c>
   16e70:	b	16c80 <ftello64@plt+0x5a20>
   16e74:	mov	r1, #4
   16e78:	mov	r0, r2
   16e7c:	bl	183f8 <ftello64@plt+0x7198>
   16e80:	cmp	r7, #0
   16e84:	mov	r5, r0
   16e88:	moveq	sl, r7
   16e8c:	streq	r7, [sp, #8]
   16e90:	beq	16d74 <ftello64@plt+0x5b14>
   16e94:	cmp	r7, #5
   16e98:	mov	lr, r7
   16e9c:	ubfx	r0, r5, #2, #1
   16ea0:	bhi	16cdc <ftello64@plt+0x5a7c>
   16ea4:	mov	r0, #0
   16ea8:	b	16d28 <ftello64@plt+0x5ac8>
   16eac:	movw	r1, #39600	; 0x9ab0
   16eb0:	movt	r1, #1
   16eb4:	lsl	r0, r9, #1
   16eb8:	movw	r3, #27600	; 0x6bd0
   16ebc:	movt	r3, #1
   16ec0:	movw	r2, #27584	; 0x6bc0
   16ec4:	movt	r2, #1
   16ec8:	str	r1, [sp]
   16ecc:	mov	r1, #0
   16ed0:	bl	1a44c <ftello64@plt+0x91ec>
   16ed4:	subs	sl, r0, #0
   16ed8:	beq	16f48 <ftello64@plt+0x5ce8>
   16edc:	mov	r1, #4
   16ee0:	mov	r0, r9
   16ee4:	bl	183f8 <ftello64@plt+0x7198>
   16ee8:	mov	r3, #1
   16eec:	mov	r5, r0
   16ef0:	str	r3, [sp, #8]
   16ef4:	b	16d74 <ftello64@plt+0x5b14>
   16ef8:	mov	r0, r5
   16efc:	mov	r1, r9
   16f00:	mov	r2, #4
   16f04:	bl	18378 <ftello64@plt+0x7118>
   16f08:	mov	r5, r0
   16f0c:	b	16c80 <ftello64@plt+0x5a20>
   16f10:	mov	r0, #8
   16f14:	bl	18294 <ftello64@plt+0x7034>
   16f18:	mov	r2, r0
   16f1c:	str	r6, [r0]
   16f20:	str	r6, [r0, #4]
   16f24:	b	16e0c <ftello64@plt+0x5bac>
   16f28:	mov	r0, #8
   16f2c:	str	r2, [sp, #12]
   16f30:	bl	18294 <ftello64@plt+0x7034>
   16f34:	mov	fp, r0
   16f38:	str	r4, [r0]
   16f3c:	str	r4, [r0, #4]
   16f40:	ldr	r2, [sp, #12]
   16f44:	b	16e00 <ftello64@plt+0x5ba0>
   16f48:	bl	1884c <ftello64@plt+0x75ec>
   16f4c:	subs	r5, r0, #0
   16f50:	str	r7, [sp, #-8]!
   16f54:	str	lr, [sp, #4]
   16f58:	beq	16fac <ftello64@plt+0x5d4c>
   16f5c:	movw	r3, #53540	; 0xd124
   16f60:	movt	r3, #2
   16f64:	ldr	r6, [r3]
   16f68:	bl	1114c <__errno_location@plt>
   16f6c:	ldr	r4, [r0]
   16f70:	cmp	r4, #0
   16f74:	beq	16fb0 <ftello64@plt+0x5d50>
   16f78:	movw	r1, #49340	; 0xc0bc
   16f7c:	movt	r1, #1
   16f80:	mov	r2, #5
   16f84:	mov	r0, #0
   16f88:	bl	11020 <dcgettext@plt>
   16f8c:	mov	r7, r0
   16f90:	mov	r0, r5
   16f94:	bl	165d0 <ftello64@plt+0x5370>
   16f98:	mov	r3, r0
   16f9c:	mov	r2, r7
   16fa0:	mov	r1, r4
   16fa4:	mov	r0, r6
   16fa8:	bl	110bc <error@plt>
   16fac:	bl	1123c <abort@plt>
   16fb0:	movw	r1, #49324	; 0xc0ac
   16fb4:	movt	r1, #1
   16fb8:	mov	r2, #5
   16fbc:	mov	r0, r4
   16fc0:	bl	11020 <dcgettext@plt>
   16fc4:	mov	r7, r0
   16fc8:	b	16f90 <ftello64@plt+0x5d30>
   16fcc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   16fd0:	strd	r6, [sp, #8]
   16fd4:	subs	r6, r1, #0
   16fd8:	strd	r8, [sp, #16]
   16fdc:	str	sl, [sp, #24]
   16fe0:	str	lr, [sp, #28]
   16fe4:	beq	17118 <ftello64@plt+0x5eb8>
   16fe8:	cmp	r0, #0
   16fec:	mov	r5, r0
   16ff0:	beq	1705c <ftello64@plt+0x5dfc>
   16ff4:	movw	r1, #49356	; 0xc0cc
   16ff8:	movt	r1, #1
   16ffc:	bl	19a04 <ftello64@plt+0x87a4>
   17000:	subs	r7, r0, #0
   17004:	beq	17138 <ftello64@plt+0x5ed8>
   17008:	movw	r0, #2076	; 0x81c
   1700c:	bl	18294 <ftello64@plt+0x7034>
   17010:	mov	r4, r0
   17014:	movw	r2, #28492	; 0x6f4c
   17018:	movt	r2, #1
   1701c:	cmp	r6, #2048	; 0x800
   17020:	movcc	r3, r6
   17024:	movcs	r3, #2048	; 0x800
   17028:	str	r7, [r4]
   1702c:	mov	r0, r7
   17030:	add	r1, r4, #12
   17034:	stmib	r4, {r2, r5}
   17038:	mov	r2, #0
   1703c:	bl	11164 <setvbuf@plt>
   17040:	mov	r0, r4
   17044:	ldrd	r4, [sp]
   17048:	ldrd	r6, [sp, #8]
   1704c:	ldrd	r8, [sp, #16]
   17050:	ldr	sl, [sp, #24]
   17054:	add	sp, sp, #28
   17058:	pop	{pc}		; (ldr pc, [sp], #4)
   1705c:	movw	r0, #2076	; 0x81c
   17060:	bl	18294 <ftello64@plt+0x7034>
   17064:	add	r9, r0, #16
   17068:	movw	r3, #28492	; 0x6f4c
   1706c:	movt	r3, #1
   17070:	cmp	r6, #1024	; 0x400
   17074:	addls	r6, r9, r6
   17078:	addhi	r6, r9, #1024	; 0x400
   1707c:	str	r5, [r0]
   17080:	cmp	r9, r6
   17084:	mov	r4, r0
   17088:	stmib	r0, {r3, r5}
   1708c:	str	r5, [r0, #12]
   17090:	movcc	r5, r9
   17094:	bcc	170a4 <ftello64@plt+0x5e44>
   17098:	b	1710c <ftello64@plt+0x5eac>
   1709c:	cmp	r6, r5
   170a0:	bls	1710c <ftello64@plt+0x5eac>
   170a4:	sub	r1, r6, r5
   170a8:	mov	r0, r5
   170ac:	mov	r2, #0
   170b0:	bl	11224 <getrandom@plt>
   170b4:	cmp	r0, #0
   170b8:	addge	r5, r5, r0
   170bc:	bge	1709c <ftello64@plt+0x5e3c>
   170c0:	bl	1114c <__errno_location@plt>
   170c4:	ldr	r8, [r0]
   170c8:	mov	r7, r0
   170cc:	cmp	r8, #4
   170d0:	beq	1709c <ftello64@plt+0x5e3c>
   170d4:	ldr	r5, [r4]
   170d8:	movw	r2, #2076	; 0x81c
   170dc:	mov	r0, r4
   170e0:	mov	r1, r2
   170e4:	bl	111dc <__explicit_bzero_chk@plt>
   170e8:	mov	r0, r4
   170ec:	bl	19ab0 <ftello64@plt+0x8850>
   170f0:	cmp	r5, #0
   170f4:	beq	17100 <ftello64@plt+0x5ea0>
   170f8:	mov	r0, r5
   170fc:	bl	125f4 <ftello64@plt+0x1394>
   17100:	mov	r4, #0
   17104:	str	r8, [r7]
   17108:	b	17040 <ftello64@plt+0x5de0>
   1710c:	mov	r0, r9
   17110:	bl	17528 <ftello64@plt+0x62c8>
   17114:	b	17040 <ftello64@plt+0x5de0>
   17118:	movw	r0, #2076	; 0x81c
   1711c:	bl	18294 <ftello64@plt+0x7034>
   17120:	movw	r3, #28492	; 0x6f4c
   17124:	movt	r3, #1
   17128:	str	r6, [r0]
   1712c:	mov	r4, r0
   17130:	stmib	r0, {r3, r6}
   17134:	b	17040 <ftello64@plt+0x5de0>
   17138:	mov	r4, r7
   1713c:	b	17040 <ftello64@plt+0x5de0>
   17140:	str	r1, [r0, #4]
   17144:	bx	lr
   17148:	str	r1, [r0, #8]
   1714c:	bx	lr
   17150:	strd	r4, [sp, #-32]!	; 0xffffffe0
   17154:	mov	r5, r1
   17158:	mov	r4, r2
   1715c:	strd	r6, [sp, #8]
   17160:	mov	r6, r0
   17164:	ldr	r7, [r0]
   17168:	strd	r8, [sp, #16]
   1716c:	str	sl, [sp, #24]
   17170:	str	lr, [sp, #28]
   17174:	cmp	r7, #0
   17178:	beq	171e4 <ftello64@plt+0x5f84>
   1717c:	bl	1114c <__errno_location@plt>
   17180:	mov	r8, r0
   17184:	b	171a8 <ftello64@plt+0x5f48>
   17188:	ldm	r6, {r1, r2}
   1718c:	ldr	r0, [r6, #8]
   17190:	ldr	r1, [r1]
   17194:	tst	r1, #32
   17198:	moveq	r3, #0
   1719c:	str	r3, [r8]
   171a0:	blx	r2
   171a4:	ldr	r7, [r6]
   171a8:	mov	r3, r7
   171ac:	mov	r2, r4
   171b0:	mov	r0, r5
   171b4:	mov	r1, #1
   171b8:	bl	11218 <fread_unlocked@plt>
   171bc:	subs	r4, r4, r0
   171c0:	add	r5, r5, r0
   171c4:	ldr	r3, [r8]
   171c8:	bne	17188 <ftello64@plt+0x5f28>
   171cc:	ldrd	r4, [sp]
   171d0:	ldrd	r6, [sp, #8]
   171d4:	ldrd	r8, [sp, #16]
   171d8:	ldr	sl, [sp, #24]
   171dc:	add	sp, sp, #28
   171e0:	pop	{pc}		; (ldr pc, [sp], #4)
   171e4:	mov	r8, r0
   171e8:	ldr	r7, [r8, #12]!
   171ec:	cmp	r2, r7
   171f0:	add	r8, r8, #1040	; 0x410
   171f4:	addhi	r9, r0, #16
   171f8:	bls	17290 <ftello64@plt+0x6030>
   171fc:	rsb	r1, r7, #1024	; 0x400
   17200:	mov	r2, r7
   17204:	add	r1, r8, r1
   17208:	mov	r0, r5
   1720c:	add	r5, r5, r7
   17210:	sub	r4, r4, r7
   17214:	bl	10fcc <memcpy@plt>
   17218:	tst	r5, #3
   1721c:	mov	r1, r8
   17220:	mov	r0, r9
   17224:	mov	r7, #1024	; 0x400
   17228:	beq	17254 <ftello64@plt+0x5ff4>
   1722c:	bl	172f0 <ftello64@plt+0x6090>
   17230:	cmp	r4, #1024	; 0x400
   17234:	bhi	171fc <ftello64@plt+0x5f9c>
   17238:	b	17268 <ftello64@plt+0x6008>
   1723c:	mov	r1, r5
   17240:	mov	r0, r9
   17244:	bl	172f0 <ftello64@plt+0x6090>
   17248:	subs	r4, r4, #1024	; 0x400
   1724c:	add	r5, r5, #1024	; 0x400
   17250:	beq	17288 <ftello64@plt+0x6028>
   17254:	cmp	r4, #1024	; 0x400
   17258:	bcs	1723c <ftello64@plt+0x5fdc>
   1725c:	mov	r0, r9
   17260:	mov	r1, r8
   17264:	bl	172f0 <ftello64@plt+0x6090>
   17268:	mov	r7, #1024	; 0x400
   1726c:	mov	r2, r4
   17270:	sub	r4, r7, r4
   17274:	mov	r1, r8
   17278:	mov	r0, r5
   1727c:	bl	10fcc <memcpy@plt>
   17280:	str	r4, [r6, #12]
   17284:	b	171cc <ftello64@plt+0x5f6c>
   17288:	str	r4, [r6, #12]
   1728c:	b	171cc <ftello64@plt+0x5f6c>
   17290:	rsb	r3, r7, #1024	; 0x400
   17294:	add	r8, r8, r3
   17298:	b	1726c <ftello64@plt+0x600c>
   1729c:	strd	r4, [sp, #-16]!
   172a0:	mvn	r2, #0
   172a4:	mov	r4, r0
   172a8:	ldr	r5, [r0]
   172ac:	movw	r1, #2076	; 0x81c
   172b0:	str	r6, [sp, #8]
   172b4:	str	lr, [sp, #12]
   172b8:	bl	111dc <__explicit_bzero_chk@plt>
   172bc:	mov	r0, r4
   172c0:	bl	19ab0 <ftello64@plt+0x8850>
   172c4:	subs	r0, r5, #0
   172c8:	beq	172e0 <ftello64@plt+0x6080>
   172cc:	ldrd	r4, [sp]
   172d0:	ldr	r6, [sp, #8]
   172d4:	ldr	lr, [sp, #12]
   172d8:	add	sp, sp, #16
   172dc:	b	125f4 <ftello64@plt+0x1394>
   172e0:	ldrd	r4, [sp]
   172e4:	ldr	r6, [sp, #8]
   172e8:	add	sp, sp, #12
   172ec:	pop	{pc}		; (ldr pc, [sp], #4)
   172f0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   172f4:	add	r2, r0, #16
   172f8:	add	r5, r1, #16
   172fc:	ldr	r3, [r0, #1024]	; 0x400
   17300:	str	lr, [sp, #20]
   17304:	ldr	ip, [r0, #1028]	; 0x404
   17308:	strd	r6, [sp, #8]
   1730c:	add	r6, r1, #528	; 0x210
   17310:	ldr	lr, [r0, #1032]	; 0x408
   17314:	str	r8, [sp, #16]
   17318:	add	lr, lr, #1
   1731c:	add	ip, ip, lr
   17320:	str	lr, [r0, #1032]	; 0x408
   17324:	ldr	lr, [r2, #-16]
   17328:	eor	r3, r3, r3, lsl #13
   1732c:	add	r5, r5, #16
   17330:	add	r2, r2, #16
   17334:	ldr	r4, [r2, #480]	; 0x1e0
   17338:	and	r7, lr, #1020	; 0x3fc
   1733c:	ldr	r7, [r0, r7]
   17340:	add	r3, r3, r4
   17344:	eor	r4, r3, r3, lsr #6
   17348:	add	r3, r3, r7
   1734c:	add	r3, r3, ip
   17350:	lsr	ip, r3, #8
   17354:	str	r3, [r2, #-32]	; 0xffffffe0
   17358:	and	r3, ip, #1020	; 0x3fc
   1735c:	ldr	r7, [r0, r3]
   17360:	add	r7, lr, r7
   17364:	str	r7, [r5, #-32]	; 0xffffffe0
   17368:	ldr	ip, [r2, #-28]	; 0xffffffe4
   1736c:	ldr	lr, [r2, #484]	; 0x1e4
   17370:	and	r3, ip, #1020	; 0x3fc
   17374:	ldr	r8, [r0, r3]
   17378:	add	lr, r4, lr
   1737c:	eor	r3, lr, lr, lsl #2
   17380:	add	lr, lr, r8
   17384:	add	lr, lr, r7
   17388:	lsr	r4, lr, #8
   1738c:	str	lr, [r2, #-28]	; 0xffffffe4
   17390:	and	lr, r4, #1020	; 0x3fc
   17394:	ldr	r4, [r0, lr]
   17398:	add	r4, ip, r4
   1739c:	str	r4, [r5, #-28]	; 0xffffffe4
   173a0:	ldr	lr, [r2, #-24]	; 0xffffffe8
   173a4:	ldr	ip, [r2, #488]	; 0x1e8
   173a8:	and	r7, lr, #1020	; 0x3fc
   173ac:	ldr	r8, [r0, r7]
   173b0:	add	ip, r3, ip
   173b4:	eor	r7, ip, ip, lsr #16
   173b8:	add	ip, ip, r8
   173bc:	add	ip, ip, r4
   173c0:	lsr	r3, ip, #8
   173c4:	str	ip, [r2, #-24]	; 0xffffffe8
   173c8:	and	ip, r3, #1020	; 0x3fc
   173cc:	ldr	r4, [r0, ip]
   173d0:	add	r4, lr, r4
   173d4:	str	r4, [r5, #-24]	; 0xffffffe8
   173d8:	ldr	ip, [r2, #-20]	; 0xffffffec
   173dc:	ldr	r3, [r2, #492]	; 0x1ec
   173e0:	and	lr, ip, #1020	; 0x3fc
   173e4:	ldr	lr, [r0, lr]
   173e8:	add	r3, r7, r3
   173ec:	add	lr, r3, lr
   173f0:	add	lr, lr, r4
   173f4:	lsr	r4, lr, #8
   173f8:	str	lr, [r2, #-20]	; 0xffffffec
   173fc:	and	lr, r4, #1020	; 0x3fc
   17400:	ldr	lr, [r0, lr]
   17404:	add	ip, ip, lr
   17408:	str	ip, [r5, #-20]	; 0xffffffec
   1740c:	cmp	r6, r5
   17410:	bne	17324 <ftello64@plt+0x60c4>
   17414:	add	r1, r1, #1040	; 0x410
   17418:	add	r2, r0, #528	; 0x210
   1741c:	ldr	r4, [r2, #-528]	; 0xfffffdf0
   17420:	eor	r3, r3, r3, lsl #13
   17424:	add	r6, r6, #16
   17428:	add	r2, r2, #16
   1742c:	ldr	lr, [r2, #-32]	; 0xffffffe0
   17430:	add	r3, r3, r4
   17434:	eor	r4, r3, r3, lsr #6
   17438:	and	r5, lr, #1020	; 0x3fc
   1743c:	ldr	r5, [r0, r5]
   17440:	add	r3, r3, r5
   17444:	add	r3, r3, ip
   17448:	lsr	ip, r3, #8
   1744c:	str	r3, [r2, #-32]	; 0xffffffe0
   17450:	and	r3, ip, #1020	; 0x3fc
   17454:	ldr	r5, [r0, r3]
   17458:	add	r5, lr, r5
   1745c:	str	r5, [r6, #-32]	; 0xffffffe0
   17460:	ldr	lr, [r2, #-540]	; 0xfffffde4
   17464:	ldr	ip, [r2, #-28]	; 0xffffffe4
   17468:	add	lr, r4, lr
   1746c:	and	r3, ip, #1020	; 0x3fc
   17470:	ldr	r7, [r0, r3]
   17474:	eor	r3, lr, lr, lsl #2
   17478:	add	lr, lr, r7
   1747c:	add	lr, lr, r5
   17480:	lsr	r4, lr, #8
   17484:	str	lr, [r2, #-28]	; 0xffffffe4
   17488:	and	lr, r4, #1020	; 0x3fc
   1748c:	ldr	r4, [r0, lr]
   17490:	add	r4, ip, r4
   17494:	str	r4, [r6, #-28]	; 0xffffffe4
   17498:	ldr	ip, [r2, #-536]	; 0xfffffde8
   1749c:	ldr	lr, [r2, #-24]	; 0xffffffe8
   174a0:	add	ip, r3, ip
   174a4:	and	r5, lr, #1020	; 0x3fc
   174a8:	ldr	r7, [r0, r5]
   174ac:	eor	r5, ip, ip, lsr #16
   174b0:	add	ip, ip, r7
   174b4:	add	ip, ip, r4
   174b8:	lsr	r4, ip, #8
   174bc:	str	ip, [r2, #-24]	; 0xffffffe8
   174c0:	and	ip, r4, #1020	; 0x3fc
   174c4:	ldr	r4, [r0, ip]
   174c8:	add	r4, lr, r4
   174cc:	str	r4, [r6, #-24]	; 0xffffffe8
   174d0:	ldr	r3, [r2, #-532]	; 0xfffffdec
   174d4:	ldr	ip, [r2, #-20]	; 0xffffffec
   174d8:	add	r3, r5, r3
   174dc:	and	lr, ip, #1020	; 0x3fc
   174e0:	ldr	lr, [r0, lr]
   174e4:	add	lr, r3, lr
   174e8:	add	lr, lr, r4
   174ec:	lsr	r4, lr, #8
   174f0:	str	lr, [r2, #-20]	; 0xffffffec
   174f4:	and	lr, r4, #1020	; 0x3fc
   174f8:	ldr	lr, [r0, lr]
   174fc:	add	ip, ip, lr
   17500:	str	ip, [r6, #-20]	; 0xffffffec
   17504:	cmp	r1, r6
   17508:	bne	1741c <ftello64@plt+0x61bc>
   1750c:	ldrd	r4, [sp]
   17510:	str	r3, [r0, #1024]	; 0x400
   17514:	ldrd	r6, [sp, #8]
   17518:	str	ip, [r0, #1028]	; 0x404
   1751c:	ldr	r8, [sp, #16]
   17520:	add	sp, sp, #20
   17524:	pop	{pc}		; (ldr pc, [sp], #4)
   17528:	mov	r1, #89	; 0x59
   1752c:	movt	r1, #38361	; 0x95d9
   17530:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17534:	movw	r3, #57178	; 0xdf5a
   17538:	movt	r3, #4967	; 0x1367
   1753c:	strd	r6, [sp, #8]
   17540:	movw	r5, #59931	; 0xea1b
   17544:	movt	r5, #50415	; 0xc4ef
   17548:	strd	r8, [sp, #16]
   1754c:	movw	r4, #15433	; 0x3c49
   17550:	movt	r4, #42266	; 0xa51a
   17554:	strd	sl, [sp, #24]
   17558:	movw	r6, #37145	; 0x9119
   1755c:	movt	r6, #12384	; 0x3060
   17560:	str	lr, [sp, #32]
   17564:	movw	r8, #6872	; 0x1ad8
   17568:	movt	r8, #3906	; 0xf42
   1756c:	sub	sp, sp, #12
   17570:	movw	lr, #19064	; 0x4a78
   17574:	movt	lr, #55594	; 0xd92a
   17578:	movw	r7, #15947	; 0x3e4b
   1757c:	movt	r7, #49942	; 0xc316
   17580:	mov	sl, r0
   17584:	str	r0, [sp, #4]
   17588:	add	fp, r0, #1024	; 0x400
   1758c:	mov	r9, r0
   17590:	ldr	r2, [r9]
   17594:	ldr	r0, [r9, #8]
   17598:	ldr	ip, [r9, #12]
   1759c:	add	r2, r3, r2
   175a0:	ldr	r3, [r9, #4]
   175a4:	add	r7, r7, r0
   175a8:	ldr	r0, [r9, #20]
   175ac:	add	r1, r1, r3
   175b0:	ldr	r3, [r9, #16]
   175b4:	eor	r2, r2, r1, lsl #11
   175b8:	add	r1, r1, r7
   175bc:	eor	r1, r1, r7, lsr #2
   175c0:	add	ip, r2, ip
   175c4:	add	r8, ip, r8
   175c8:	ldr	ip, [r9, #24]
   175cc:	add	r7, r7, r8
   175d0:	add	r3, r1, r3
   175d4:	eor	r7, r7, r8, lsl #8
   175d8:	add	r3, r3, lr
   175dc:	add	r8, r8, r3
   175e0:	add	lr, r7, r0
   175e4:	eor	r8, r8, r3, lsr #16
   175e8:	add	r4, lr, r4
   175ec:	add	r3, r3, r4
   175f0:	add	ip, r8, ip
   175f4:	eor	lr, r3, r4, lsl #10
   175f8:	ldr	r3, [r9, #28]
   175fc:	add	ip, ip, r5
   17600:	add	r4, r4, ip
   17604:	eor	r4, r4, ip, lsr #4
   17608:	add	r2, r2, r4
   1760c:	add	r3, lr, r3
   17610:	add	r6, r3, r6
   17614:	add	ip, ip, r6
   17618:	eor	r5, ip, r6, lsl #8
   1761c:	add	r6, r6, r2
   17620:	eor	r6, r6, r2, lsr #9
   17624:	add	r1, r1, r5
   17628:	add	r3, r2, r1
   1762c:	add	r7, r7, r6
   17630:	str	r3, [r9]
   17634:	stmib	r9, {r1, r7, r8, lr}
   17638:	add	r9, r9, #32
   1763c:	strd	r4, [r9, #-12]
   17640:	str	r6, [r9, #-4]
   17644:	cmp	fp, r9
   17648:	bne	17590 <ftello64@plt+0x6330>
   1764c:	ldr	r0, [sp, #4]
   17650:	mov	r2, r1
   17654:	mov	ip, r8
   17658:	mov	r1, r3
   1765c:	mov	r3, r7
   17660:	ldrd	r8, [sl]
   17664:	ldr	r7, [sl, #8]
   17668:	add	r2, r2, r9
   1766c:	add	r1, r1, r8
   17670:	ldrd	r8, [sl, #12]
   17674:	eor	r1, r1, r2, lsl #11
   17678:	add	r3, r3, r7
   1767c:	ldr	r7, [sl, #20]
   17680:	add	r2, r2, r3
   17684:	eor	r2, r2, r3, lsr #2
   17688:	add	r8, r1, r8
   1768c:	add	ip, r8, ip
   17690:	add	r9, r2, r9
   17694:	ldr	r8, [sl, #24]
   17698:	add	r3, r3, ip
   1769c:	add	r9, r9, lr
   176a0:	eor	r3, r3, ip, lsl #8
   176a4:	add	ip, ip, r9
   176a8:	eor	ip, ip, r9, lsr #16
   176ac:	add	r7, r3, r7
   176b0:	add	r7, r7, r4
   176b4:	ldr	r4, [sl, #28]
   176b8:	add	r8, ip, r8
   176bc:	add	r9, r9, r7
   176c0:	add	r5, r8, r5
   176c4:	eor	lr, r9, r7, lsl #10
   176c8:	add	r7, r7, r5
   176cc:	add	r8, lr, r4
   176d0:	eor	r4, r7, r5, lsr #4
   176d4:	str	lr, [sl, #16]
   176d8:	add	r6, r8, r6
   176dc:	add	r1, r1, r4
   176e0:	add	r5, r5, r6
   176e4:	eor	r5, r5, r6, lsl #8
   176e8:	add	r6, r6, r1
   176ec:	eor	r6, r6, r1, lsr #9
   176f0:	add	r2, r2, r5
   176f4:	add	r1, r1, r2
   176f8:	add	r3, r3, r6
   176fc:	stm	sl, {r1, r2, r3, ip}
   17700:	add	sl, sl, #32
   17704:	strd	r4, [sl, #-12]
   17708:	str	r6, [sl, #-4]
   1770c:	cmp	fp, sl
   17710:	bne	17660 <ftello64@plt+0x6400>
   17714:	mov	r3, #0
   17718:	str	r3, [r0, #1024]	; 0x400
   1771c:	str	r3, [r0, #1028]	; 0x404
   17720:	str	r3, [r0, #1032]	; 0x408
   17724:	add	sp, sp, #12
   17728:	ldrd	r4, [sp]
   1772c:	ldrd	r6, [sp, #8]
   17730:	ldrd	r8, [sp, #16]
   17734:	ldrd	sl, [sp, #24]
   17738:	add	sp, sp, #32
   1773c:	pop	{pc}		; (ldr pc, [sp], #4)
   17740:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17744:	mov	r4, r1
   17748:	mov	r5, r0
   1774c:	strd	r6, [sp, #8]
   17750:	mov	r6, r2
   17754:	strd	r8, [sp, #16]
   17758:	strd	sl, [sp, #24]
   1775c:	str	lr, [sp, #32]
   17760:	sub	sp, sp, #108	; 0x6c
   17764:	bl	11188 <fileno@plt>
   17768:	mov	r1, r0
   1776c:	mov	r2, sp
   17770:	mov	r0, #3
   17774:	bl	11068 <__fxstat64@plt>
   17778:	cmp	r0, #0
   1777c:	blt	17790 <ftello64@plt+0x6530>
   17780:	ldr	r3, [sp, #16]
   17784:	and	r3, r3, #61440	; 0xf000
   17788:	cmp	r3, #32768	; 0x8000
   1778c:	beq	179dc <ftello64@plt+0x677c>
   17790:	mov	sl, #8192	; 0x2000
   17794:	mov	r0, sl
   17798:	bl	198e8 <ftello64@plt+0x8688>
   1779c:	subs	r7, r0, #0
   177a0:	beq	17840 <ftello64@plt+0x65e0>
   177a4:	ands	r4, r4, #2
   177a8:	bne	17860 <ftello64@plt+0x6600>
   177ac:	mvn	r9, #-2147483648	; 0x80000000
   177b0:	b	177c8 <ftello64@plt+0x6568>
   177b4:	mov	r1, sl
   177b8:	bl	19924 <ftello64@plt+0x86c4>
   177bc:	cmp	r0, #0
   177c0:	beq	17824 <ftello64@plt+0x65c4>
   177c4:	mov	r7, r0
   177c8:	sub	r8, sl, r4
   177cc:	mov	r3, r5
   177d0:	mov	r2, r8
   177d4:	mov	r1, #1
   177d8:	add	r0, r7, r4
   177dc:	bl	11098 <fread@plt>
   177e0:	mov	r3, r0
   177e4:	lsr	r2, sl, #1
   177e8:	mov	r0, r7
   177ec:	cmp	r8, r3
   177f0:	mvn	r1, #-2147483648	; 0x80000000
   177f4:	sub	ip, r9, r2
   177f8:	add	r4, r4, r3
   177fc:	bne	17928 <ftello64@plt+0x66c8>
   17800:	cmp	sl, r1
   17804:	beq	179cc <ftello64@plt+0x676c>
   17808:	cmp	sl, ip
   1780c:	add	sl, sl, r2
   17810:	bcc	177b4 <ftello64@plt+0x6554>
   17814:	bl	19924 <ftello64@plt+0x86c4>
   17818:	cmp	r0, #0
   1781c:	mvn	sl, #-2147483648	; 0x80000000
   17820:	bne	177c4 <ftello64@plt+0x6564>
   17824:	bl	1114c <__errno_location@plt>
   17828:	ldr	r5, [r0]
   1782c:	mov	r8, r0
   17830:	mov	r0, r7
   17834:	mov	r7, #0
   17838:	bl	19ab0 <ftello64@plt+0x8850>
   1783c:	str	r5, [r8]
   17840:	mov	r0, r7
   17844:	add	sp, sp, #108	; 0x6c
   17848:	ldrd	r4, [sp]
   1784c:	ldrd	r6, [sp, #8]
   17850:	ldrd	r8, [sp, #16]
   17854:	ldrd	sl, [sp, #24]
   17858:	add	sp, sp, #32
   1785c:	pop	{pc}		; (ldr pc, [sp], #4)
   17860:	mov	r4, #0
   17864:	mvn	fp, #-2147483648	; 0x80000000
   17868:	b	178b0 <ftello64@plt+0x6650>
   1786c:	add	r9, r2, sl
   17870:	mov	r0, r9
   17874:	bl	198e8 <ftello64@plt+0x8688>
   17878:	subs	r8, r0, #0
   1787c:	beq	17a34 <ftello64@plt+0x67d4>
   17880:	mov	r2, sl
   17884:	mov	r1, r7
   17888:	mov	r0, r8
   1788c:	bl	10fcc <memcpy@plt>
   17890:	mov	r0, r7
   17894:	mov	r1, sl
   17898:	mvn	r2, #0
   1789c:	mov	sl, r9
   178a0:	bl	111dc <__explicit_bzero_chk@plt>
   178a4:	mov	r0, r7
   178a8:	mov	r7, r8
   178ac:	bl	19ab0 <ftello64@plt+0x8850>
   178b0:	sub	r8, sl, r4
   178b4:	mov	r3, r5
   178b8:	mov	r2, r8
   178bc:	add	r0, r7, r4
   178c0:	mov	r1, #1
   178c4:	mvn	r9, #-2147483648	; 0x80000000
   178c8:	bl	11098 <fread@plt>
   178cc:	mov	r3, r0
   178d0:	lsr	r2, sl, #1
   178d4:	mov	r0, r9
   178d8:	cmp	r8, r3
   178dc:	add	r4, r4, r3
   178e0:	sub	r3, fp, r2
   178e4:	bne	17964 <ftello64@plt+0x6704>
   178e8:	cmn	sl, #-2147483647	; 0x80000001
   178ec:	beq	17a5c <ftello64@plt+0x67fc>
   178f0:	cmp	r3, sl
   178f4:	bhi	1786c <ftello64@plt+0x660c>
   178f8:	bl	198e8 <ftello64@plt+0x8688>
   178fc:	subs	r8, r0, #0
   17900:	bne	17880 <ftello64@plt+0x6620>
   17904:	mvn	sl, #-2147483648	; 0x80000000
   17908:	bl	1114c <__errno_location@plt>
   1790c:	ldr	r5, [r0]
   17910:	mov	r8, r0
   17914:	mov	r1, sl
   17918:	mvn	r2, #0
   1791c:	mov	r0, r7
   17920:	bl	111dc <__explicit_bzero_chk@plt>
   17924:	b	17830 <ftello64@plt+0x65d0>
   17928:	bl	1114c <__errno_location@plt>
   1792c:	mov	r8, r0
   17930:	mov	r0, r5
   17934:	ldr	r5, [r8]
   17938:	bl	10fb4 <ferror@plt>
   1793c:	cmp	r0, #0
   17940:	bne	17830 <ftello64@plt+0x65d0>
   17944:	sub	sl, sl, #1
   17948:	cmp	r4, sl
   1794c:	bcc	17a3c <ftello64@plt+0x67dc>
   17950:	add	r5, r7, r4
   17954:	mov	r3, #0
   17958:	strb	r3, [r5]
   1795c:	str	r4, [r6]
   17960:	b	17840 <ftello64@plt+0x65e0>
   17964:	bl	1114c <__errno_location@plt>
   17968:	mov	r8, r0
   1796c:	mov	r0, r5
   17970:	ldr	r5, [r8]
   17974:	bl	10fb4 <ferror@plt>
   17978:	cmp	r0, #0
   1797c:	bne	17914 <ftello64@plt+0x66b4>
   17980:	sub	r3, sl, #1
   17984:	cmp	r4, r3
   17988:	bcs	17950 <ftello64@plt+0x66f0>
   1798c:	add	r0, r4, #1
   17990:	bl	198e8 <ftello64@plt+0x8688>
   17994:	subs	r8, r0, #0
   17998:	beq	17a6c <ftello64@plt+0x680c>
   1799c:	mov	r2, r4
   179a0:	mov	r1, r7
   179a4:	bl	10fcc <memcpy@plt>
   179a8:	mov	r0, r7
   179ac:	mov	r1, sl
   179b0:	mvn	r2, #0
   179b4:	add	r5, r8, r4
   179b8:	bl	111dc <__explicit_bzero_chk@plt>
   179bc:	mov	r0, r7
   179c0:	mov	r7, r8
   179c4:	bl	19ab0 <ftello64@plt+0x8850>
   179c8:	b	17954 <ftello64@plt+0x66f4>
   179cc:	bl	1114c <__errno_location@plt>
   179d0:	mov	r8, r0
   179d4:	mov	r5, #12
   179d8:	b	17830 <ftello64@plt+0x65d0>
   179dc:	mov	r0, r5
   179e0:	bl	11260 <ftello64@plt>
   179e4:	cmp	r0, #0
   179e8:	sbcs	r3, r1, #0
   179ec:	blt	17790 <ftello64@plt+0x6530>
   179f0:	ldrd	r2, [sp, #48]	; 0x30
   179f4:	cmp	r0, r2
   179f8:	sbcs	ip, r1, r3
   179fc:	bge	17790 <ftello64@plt+0x6530>
   17a00:	subs	sl, r2, r0
   17a04:	mvn	r8, #-2147483647	; 0x80000001
   17a08:	sbc	fp, r3, r1
   17a0c:	mov	r9, #0
   17a10:	cmp	r8, sl
   17a14:	sbcs	r3, r9, fp
   17a18:	addge	sl, sl, #1
   17a1c:	bge	17794 <ftello64@plt+0x6534>
   17a20:	bl	1114c <__errno_location@plt>
   17a24:	mov	r3, #12
   17a28:	mov	r7, #0
   17a2c:	str	r3, [r0]
   17a30:	b	17840 <ftello64@plt+0x65e0>
   17a34:	mov	sl, r9
   17a38:	b	17908 <ftello64@plt+0x66a8>
   17a3c:	mov	r0, r7
   17a40:	add	r1, r4, #1
   17a44:	bl	19924 <ftello64@plt+0x86c4>
   17a48:	cmp	r0, #0
   17a4c:	addne	r5, r0, r4
   17a50:	movne	r7, r0
   17a54:	bne	17954 <ftello64@plt+0x66f4>
   17a58:	b	17950 <ftello64@plt+0x66f0>
   17a5c:	bl	1114c <__errno_location@plt>
   17a60:	mov	r8, r0
   17a64:	mov	r5, #12
   17a68:	b	17914 <ftello64@plt+0x66b4>
   17a6c:	add	r5, r7, r4
   17a70:	sub	r1, sl, r4
   17a74:	mov	r0, r5
   17a78:	mvn	r2, #0
   17a7c:	bl	111dc <__explicit_bzero_chk@plt>
   17a80:	b	17954 <ftello64@plt+0x66f4>
   17a84:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17a88:	mov	r4, r1
   17a8c:	movw	r3, #49364	; 0xc0d4
   17a90:	movt	r3, #1
   17a94:	tst	r4, #1
   17a98:	strd	r6, [sp, #8]
   17a9c:	movw	r1, #49360	; 0xc0d0
   17aa0:	movt	r1, #1
   17aa4:	str	r8, [sp, #16]
   17aa8:	moveq	r1, r3
   17aac:	mov	r6, r2
   17ab0:	str	lr, [sp, #20]
   17ab4:	bl	11200 <fopen64@plt>
   17ab8:	subs	r5, r0, #0
   17abc:	beq	17b38 <ftello64@plt+0x68d8>
   17ac0:	ands	r7, r4, #2
   17ac4:	bne	17b04 <ftello64@plt+0x68a4>
   17ac8:	mov	r1, r4
   17acc:	mov	r2, r6
   17ad0:	mov	r0, r5
   17ad4:	bl	17740 <ftello64@plt+0x64e0>
   17ad8:	mov	r4, r0
   17adc:	mov	r0, r5
   17ae0:	bl	125f4 <ftello64@plt+0x1394>
   17ae4:	cmp	r0, #0
   17ae8:	bne	17b18 <ftello64@plt+0x68b8>
   17aec:	mov	r0, r4
   17af0:	ldrd	r4, [sp]
   17af4:	ldrd	r6, [sp, #8]
   17af8:	ldr	r8, [sp, #16]
   17afc:	add	sp, sp, #20
   17b00:	pop	{pc}		; (ldr pc, [sp], #4)
   17b04:	mov	r3, #0
   17b08:	mov	r2, #2
   17b0c:	mov	r1, r3
   17b10:	bl	11164 <setvbuf@plt>
   17b14:	b	17ac8 <ftello64@plt+0x6868>
   17b18:	cmp	r4, #0
   17b1c:	beq	17b38 <ftello64@plt+0x68d8>
   17b20:	cmp	r7, #0
   17b24:	bne	17b40 <ftello64@plt+0x68e0>
   17b28:	mov	r0, r4
   17b2c:	mov	r4, #0
   17b30:	bl	19ab0 <ftello64@plt+0x8850>
   17b34:	b	17aec <ftello64@plt+0x688c>
   17b38:	mov	r4, #0
   17b3c:	b	17aec <ftello64@plt+0x688c>
   17b40:	mvn	r2, #0
   17b44:	mov	r0, r4
   17b48:	ldr	r1, [r6]
   17b4c:	bl	111dc <__explicit_bzero_chk@plt>
   17b50:	b	17b28 <ftello64@plt+0x68c8>
   17b54:	cmp	r1, #0
   17b58:	strd	r4, [sp, #-16]!
   17b5c:	mov	ip, r3
   17b60:	str	r6, [sp, #8]
   17b64:	mov	r4, r0
   17b68:	str	lr, [sp, #12]
   17b6c:	sub	sp, sp, #32
   17b70:	ldr	r5, [sp, #48]	; 0x30
   17b74:	ldr	r6, [sp, #52]	; 0x34
   17b78:	beq	17cbc <ftello64@plt+0x6a5c>
   17b7c:	mov	r3, r1
   17b80:	mov	r1, #1
   17b84:	stm	sp, {r2, ip}
   17b88:	movw	r2, #49368	; 0xc0d8
   17b8c:	movt	r2, #1
   17b90:	bl	11194 <__fprintf_chk@plt>
   17b94:	mov	r2, #5
   17b98:	movw	r1, #49388	; 0xc0ec
   17b9c:	movt	r1, #1
   17ba0:	mov	r0, #0
   17ba4:	bl	11020 <dcgettext@plt>
   17ba8:	movw	ip, #2022	; 0x7e6
   17bac:	mov	r3, r0
   17bb0:	mov	r1, #1
   17bb4:	movw	r2, #50116	; 0xc3c4
   17bb8:	movt	r2, #1
   17bbc:	mov	r0, r4
   17bc0:	str	ip, [sp]
   17bc4:	bl	11194 <__fprintf_chk@plt>
   17bc8:	mov	r1, r4
   17bcc:	mov	r0, #10
   17bd0:	bl	11014 <fputc_unlocked@plt>
   17bd4:	mov	r2, #5
   17bd8:	movw	r1, #49392	; 0xc0f0
   17bdc:	movt	r1, #1
   17be0:	mov	r0, #0
   17be4:	bl	11020 <dcgettext@plt>
   17be8:	mov	r2, r0
   17bec:	mov	r1, #1
   17bf0:	movw	r3, #49564	; 0xc19c
   17bf4:	movt	r3, #1
   17bf8:	mov	r0, r4
   17bfc:	bl	11194 <__fprintf_chk@plt>
   17c00:	mov	r1, r4
   17c04:	mov	r0, #10
   17c08:	bl	11014 <fputc_unlocked@plt>
   17c0c:	cmp	r6, #9
   17c10:	ldrls	pc, [pc, r6, lsl #2]
   17c14:	b	17f28 <ftello64@plt+0x6cc8>
   17c18:	andeq	r7, r1, r8, lsr #25
   17c1c:	ldrdeq	r7, [r1], -r8
   17c20:	andeq	r7, r1, r4, lsl sp
   17c24:	andeq	r7, r1, r4, asr sp
   17c28:	muleq	r1, ip, sp
   17c2c:	ldrdeq	r7, [r1], -r4
   17c30:	andeq	r7, r1, ip, lsl lr
   17c34:	andeq	r7, r1, r0, ror lr
   17c38:	andeq	r7, r1, r8, asr #29
   17c3c:	andeq	r7, r1, r0, asr #24
   17c40:	movw	r1, #49868	; 0xc2cc
   17c44:	movt	r1, #1
   17c48:	mov	r2, #5
   17c4c:	mov	r0, #0
   17c50:	bl	11020 <dcgettext@plt>
   17c54:	ldr	lr, [r5, #4]
   17c58:	mov	r2, r0
   17c5c:	mov	r1, #1
   17c60:	mov	r0, r4
   17c64:	ldr	r3, [r5, #8]
   17c68:	ldr	ip, [r5, #32]
   17c6c:	str	lr, [sp]
   17c70:	ldr	lr, [r5, #12]
   17c74:	str	ip, [sp, #28]
   17c78:	ldr	ip, [r5, #28]
   17c7c:	str	r3, [sp, #4]
   17c80:	ldr	r3, [r5, #16]
   17c84:	str	lr, [sp, #8]
   17c88:	ldr	lr, [r5, #20]
   17c8c:	str	ip, [sp, #24]
   17c90:	ldr	ip, [r5, #24]
   17c94:	str	r3, [sp, #12]
   17c98:	ldr	r3, [r5]
   17c9c:	str	lr, [sp, #16]
   17ca0:	str	ip, [sp, #20]
   17ca4:	bl	11194 <__fprintf_chk@plt>
   17ca8:	add	sp, sp, #32
   17cac:	ldrd	r4, [sp]
   17cb0:	ldr	r6, [sp, #8]
   17cb4:	add	sp, sp, #12
   17cb8:	pop	{pc}		; (ldr pc, [sp], #4)
   17cbc:	mov	r3, r2
   17cc0:	mov	r1, #1
   17cc4:	str	ip, [sp]
   17cc8:	movw	r2, #49380	; 0xc0e4
   17ccc:	movt	r2, #1
   17cd0:	bl	11194 <__fprintf_chk@plt>
   17cd4:	b	17b94 <ftello64@plt+0x6934>
   17cd8:	mov	r2, #5
   17cdc:	movw	r1, #49600	; 0xc1c0
   17ce0:	movt	r1, #1
   17ce4:	mov	r0, #0
   17ce8:	bl	11020 <dcgettext@plt>
   17cec:	ldr	r3, [r5]
   17cf0:	mov	r2, r0
   17cf4:	mov	r1, #1
   17cf8:	mov	r0, r4
   17cfc:	add	sp, sp, #32
   17d00:	ldrd	r4, [sp]
   17d04:	ldr	r6, [sp, #8]
   17d08:	ldr	lr, [sp, #12]
   17d0c:	add	sp, sp, #16
   17d10:	b	11194 <__fprintf_chk@plt>
   17d14:	mov	r2, #5
   17d18:	movw	r1, #49616	; 0xc1d0
   17d1c:	movt	r1, #1
   17d20:	mov	r0, #0
   17d24:	bl	11020 <dcgettext@plt>
   17d28:	ldm	r5, {r3, ip}
   17d2c:	mov	r2, r0
   17d30:	mov	r1, #1
   17d34:	mov	r0, r4
   17d38:	str	ip, [sp, #48]	; 0x30
   17d3c:	add	sp, sp, #32
   17d40:	ldrd	r4, [sp]
   17d44:	ldr	r6, [sp, #8]
   17d48:	ldr	lr, [sp, #12]
   17d4c:	add	sp, sp, #16
   17d50:	b	11194 <__fprintf_chk@plt>
   17d54:	mov	r2, #5
   17d58:	movw	r1, #49640	; 0xc1e8
   17d5c:	movt	r1, #1
   17d60:	mov	r0, #0
   17d64:	bl	11020 <dcgettext@plt>
   17d68:	ldm	r5, {r3, lr}
   17d6c:	mov	r2, r0
   17d70:	mov	r1, #1
   17d74:	mov	r0, r4
   17d78:	ldr	ip, [r5, #8]
   17d7c:	str	lr, [sp, #48]	; 0x30
   17d80:	str	ip, [sp, #52]	; 0x34
   17d84:	add	sp, sp, #32
   17d88:	ldrd	r4, [sp]
   17d8c:	ldr	r6, [sp, #8]
   17d90:	ldr	lr, [sp, #12]
   17d94:	add	sp, sp, #16
   17d98:	b	11194 <__fprintf_chk@plt>
   17d9c:	mov	r2, #5
   17da0:	movw	r1, #49668	; 0xc204
   17da4:	movt	r1, #1
   17da8:	mov	r0, #0
   17dac:	bl	11020 <dcgettext@plt>
   17db0:	ldmib	r5, {r3, ip, lr}
   17db4:	mov	r2, r0
   17db8:	mov	r1, #1
   17dbc:	mov	r0, r4
   17dc0:	str	r3, [sp]
   17dc4:	ldr	r3, [r5]
   17dc8:	stmib	sp, {ip, lr}
   17dcc:	bl	11194 <__fprintf_chk@plt>
   17dd0:	b	17ca8 <ftello64@plt+0x6a48>
   17dd4:	mov	r2, #5
   17dd8:	movw	r1, #49700	; 0xc224
   17ddc:	movt	r1, #1
   17de0:	mov	r0, #0
   17de4:	bl	11020 <dcgettext@plt>
   17de8:	ldmib	r5, {ip, lr}
   17dec:	mov	r2, r0
   17df0:	mov	r1, #1
   17df4:	mov	r0, r4
   17df8:	ldr	r3, [r5, #16]
   17dfc:	str	ip, [sp]
   17e00:	ldr	ip, [r5, #12]
   17e04:	str	r3, [sp, #12]
   17e08:	ldr	r3, [r5]
   17e0c:	str	lr, [sp, #4]
   17e10:	str	ip, [sp, #8]
   17e14:	bl	11194 <__fprintf_chk@plt>
   17e18:	b	17ca8 <ftello64@plt+0x6a48>
   17e1c:	mov	r2, #5
   17e20:	movw	r1, #49736	; 0xc248
   17e24:	movt	r1, #1
   17e28:	mov	r0, #0
   17e2c:	bl	11020 <dcgettext@plt>
   17e30:	ldr	lr, [r5, #4]
   17e34:	mov	r2, r0
   17e38:	mov	r1, #1
   17e3c:	mov	r0, r4
   17e40:	ldr	r3, [r5, #8]
   17e44:	ldr	ip, [r5, #20]
   17e48:	str	lr, [sp]
   17e4c:	ldr	lr, [r5, #12]
   17e50:	str	ip, [sp, #16]
   17e54:	ldr	ip, [r5, #16]
   17e58:	str	r3, [sp, #4]
   17e5c:	ldr	r3, [r5]
   17e60:	str	lr, [sp, #8]
   17e64:	str	ip, [sp, #12]
   17e68:	bl	11194 <__fprintf_chk@plt>
   17e6c:	b	17ca8 <ftello64@plt+0x6a48>
   17e70:	mov	r2, #5
   17e74:	movw	r1, #49776	; 0xc270
   17e78:	movt	r1, #1
   17e7c:	mov	r0, #0
   17e80:	bl	11020 <dcgettext@plt>
   17e84:	ldmib	r5, {r3, ip}
   17e88:	mov	r2, r0
   17e8c:	mov	r1, #1
   17e90:	mov	r0, r4
   17e94:	ldr	lr, [r5, #24]
   17e98:	str	r3, [sp]
   17e9c:	ldr	r3, [r5, #12]
   17ea0:	str	lr, [sp, #20]
   17ea4:	ldr	lr, [r5, #20]
   17ea8:	str	ip, [sp, #4]
   17eac:	ldr	ip, [r5, #16]
   17eb0:	str	r3, [sp, #8]
   17eb4:	ldr	r3, [r5]
   17eb8:	str	ip, [sp, #12]
   17ebc:	str	lr, [sp, #16]
   17ec0:	bl	11194 <__fprintf_chk@plt>
   17ec4:	b	17ca8 <ftello64@plt+0x6a48>
   17ec8:	mov	r2, #5
   17ecc:	movw	r1, #49820	; 0xc29c
   17ed0:	movt	r1, #1
   17ed4:	mov	r0, #0
   17ed8:	bl	11020 <dcgettext@plt>
   17edc:	ldmib	r5, {ip, lr}
   17ee0:	mov	r2, r0
   17ee4:	mov	r1, #1
   17ee8:	mov	r0, r4
   17eec:	ldr	r3, [r5, #28]
   17ef0:	str	ip, [sp]
   17ef4:	ldr	ip, [r5, #12]
   17ef8:	str	r3, [sp, #24]
   17efc:	ldr	r3, [r5, #24]
   17f00:	str	lr, [sp, #4]
   17f04:	ldr	lr, [r5, #16]
   17f08:	str	ip, [sp, #8]
   17f0c:	ldr	ip, [r5, #20]
   17f10:	str	r3, [sp, #20]
   17f14:	ldr	r3, [r5]
   17f18:	str	lr, [sp, #12]
   17f1c:	str	ip, [sp, #16]
   17f20:	bl	11194 <__fprintf_chk@plt>
   17f24:	b	17ca8 <ftello64@plt+0x6a48>
   17f28:	movw	r1, #49920	; 0xc300
   17f2c:	movt	r1, #1
   17f30:	b	17c48 <ftello64@plt+0x69e8>
   17f34:	strd	r4, [sp, #-12]!
   17f38:	str	lr, [sp, #8]
   17f3c:	sub	sp, sp, #12
   17f40:	ldr	r5, [sp, #24]
   17f44:	ldr	ip, [r5]
   17f48:	cmp	ip, #0
   17f4c:	beq	17f68 <ftello64@plt+0x6d08>
   17f50:	mov	lr, r5
   17f54:	mov	ip, #0
   17f58:	ldr	r4, [lr, #4]!
   17f5c:	add	ip, ip, #1
   17f60:	cmp	r4, #0
   17f64:	bne	17f58 <ftello64@plt+0x6cf8>
   17f68:	stm	sp, {r5, ip}
   17f6c:	bl	17b54 <ftello64@plt+0x68f4>
   17f70:	add	sp, sp, #12
   17f74:	ldrd	r4, [sp]
   17f78:	add	sp, sp, #8
   17f7c:	pop	{pc}		; (ldr pc, [sp], #4)
   17f80:	push	{lr}		; (str lr, [sp, #-4]!)
   17f84:	sub	sp, sp, #52	; 0x34
   17f88:	ldr	ip, [sp, #56]	; 0x38
   17f8c:	ldr	lr, [ip]
   17f90:	cmp	lr, #0
   17f94:	str	lr, [sp, #8]
   17f98:	beq	18030 <ftello64@plt+0x6dd0>
   17f9c:	ldr	lr, [ip, #4]
   17fa0:	cmp	lr, #0
   17fa4:	str	lr, [sp, #12]
   17fa8:	beq	18044 <ftello64@plt+0x6de4>
   17fac:	ldr	lr, [ip, #8]
   17fb0:	cmp	lr, #0
   17fb4:	str	lr, [sp, #16]
   17fb8:	beq	1804c <ftello64@plt+0x6dec>
   17fbc:	ldr	lr, [ip, #12]
   17fc0:	cmp	lr, #0
   17fc4:	str	lr, [sp, #20]
   17fc8:	beq	18054 <ftello64@plt+0x6df4>
   17fcc:	ldr	lr, [ip, #16]
   17fd0:	cmp	lr, #0
   17fd4:	str	lr, [sp, #24]
   17fd8:	beq	1805c <ftello64@plt+0x6dfc>
   17fdc:	ldr	lr, [ip, #20]
   17fe0:	cmp	lr, #0
   17fe4:	str	lr, [sp, #28]
   17fe8:	beq	18064 <ftello64@plt+0x6e04>
   17fec:	ldr	lr, [ip, #24]
   17ff0:	cmp	lr, #0
   17ff4:	str	lr, [sp, #32]
   17ff8:	beq	1806c <ftello64@plt+0x6e0c>
   17ffc:	ldr	lr, [ip, #28]
   18000:	cmp	lr, #0
   18004:	str	lr, [sp, #36]	; 0x24
   18008:	beq	18074 <ftello64@plt+0x6e14>
   1800c:	ldr	lr, [ip, #32]
   18010:	cmp	lr, #0
   18014:	str	lr, [sp, #40]	; 0x28
   18018:	beq	1807c <ftello64@plt+0x6e1c>
   1801c:	ldr	ip, [ip, #36]	; 0x24
   18020:	cmp	ip, #0
   18024:	str	ip, [sp, #44]	; 0x2c
   18028:	movne	lr, #10
   1802c:	moveq	lr, #9
   18030:	add	ip, sp, #8
   18034:	stm	sp, {ip, lr}
   18038:	bl	17b54 <ftello64@plt+0x68f4>
   1803c:	add	sp, sp, #52	; 0x34
   18040:	pop	{pc}		; (ldr pc, [sp], #4)
   18044:	mov	lr, #1
   18048:	b	18030 <ftello64@plt+0x6dd0>
   1804c:	mov	lr, #2
   18050:	b	18030 <ftello64@plt+0x6dd0>
   18054:	mov	lr, #3
   18058:	b	18030 <ftello64@plt+0x6dd0>
   1805c:	mov	lr, #4
   18060:	b	18030 <ftello64@plt+0x6dd0>
   18064:	mov	lr, #5
   18068:	b	18030 <ftello64@plt+0x6dd0>
   1806c:	mov	lr, #6
   18070:	b	18030 <ftello64@plt+0x6dd0>
   18074:	mov	lr, #7
   18078:	b	18030 <ftello64@plt+0x6dd0>
   1807c:	mov	lr, #8
   18080:	b	18030 <ftello64@plt+0x6dd0>
   18084:	push	{r3}		; (str r3, [sp, #-4]!)
   18088:	push	{lr}		; (str lr, [sp, #-4]!)
   1808c:	sub	sp, sp, #56	; 0x38
   18090:	ldr	ip, [sp, #64]	; 0x40
   18094:	add	r3, sp, #64	; 0x40
   18098:	str	r3, [sp, #12]
   1809c:	cmp	ip, #0
   180a0:	str	ip, [sp, #16]
   180a4:	beq	1813c <ftello64@plt+0x6edc>
   180a8:	ldr	ip, [sp, #68]	; 0x44
   180ac:	cmp	ip, #0
   180b0:	str	ip, [sp, #20]
   180b4:	beq	18160 <ftello64@plt+0x6f00>
   180b8:	ldr	ip, [sp, #72]	; 0x48
   180bc:	cmp	ip, #0
   180c0:	str	ip, [sp, #24]
   180c4:	beq	18168 <ftello64@plt+0x6f08>
   180c8:	ldr	ip, [sp, #76]	; 0x4c
   180cc:	cmp	ip, #0
   180d0:	str	ip, [sp, #28]
   180d4:	beq	18170 <ftello64@plt+0x6f10>
   180d8:	ldr	ip, [sp, #80]	; 0x50
   180dc:	cmp	ip, #0
   180e0:	str	ip, [sp, #32]
   180e4:	beq	18178 <ftello64@plt+0x6f18>
   180e8:	ldr	ip, [sp, #84]	; 0x54
   180ec:	cmp	ip, #0
   180f0:	str	ip, [sp, #36]	; 0x24
   180f4:	beq	18180 <ftello64@plt+0x6f20>
   180f8:	ldr	ip, [sp, #88]	; 0x58
   180fc:	cmp	ip, #0
   18100:	str	ip, [sp, #40]	; 0x28
   18104:	beq	18188 <ftello64@plt+0x6f28>
   18108:	ldr	ip, [sp, #92]	; 0x5c
   1810c:	cmp	ip, #0
   18110:	str	ip, [sp, #44]	; 0x2c
   18114:	beq	18190 <ftello64@plt+0x6f30>
   18118:	ldr	ip, [sp, #96]	; 0x60
   1811c:	cmp	ip, #0
   18120:	str	ip, [sp, #48]	; 0x30
   18124:	beq	18198 <ftello64@plt+0x6f38>
   18128:	ldr	r3, [sp, #100]	; 0x64
   1812c:	cmp	r3, #0
   18130:	str	r3, [sp, #52]	; 0x34
   18134:	movne	ip, #10
   18138:	moveq	ip, #9
   1813c:	ldr	r3, [sp, #60]	; 0x3c
   18140:	add	lr, sp, #16
   18144:	str	lr, [sp]
   18148:	str	ip, [sp, #4]
   1814c:	bl	17b54 <ftello64@plt+0x68f4>
   18150:	add	sp, sp, #56	; 0x38
   18154:	pop	{lr}		; (ldr lr, [sp], #4)
   18158:	add	sp, sp, #4
   1815c:	bx	lr
   18160:	mov	ip, #1
   18164:	b	1813c <ftello64@plt+0x6edc>
   18168:	mov	ip, #2
   1816c:	b	1813c <ftello64@plt+0x6edc>
   18170:	mov	ip, #3
   18174:	b	1813c <ftello64@plt+0x6edc>
   18178:	mov	ip, #4
   1817c:	b	1813c <ftello64@plt+0x6edc>
   18180:	mov	ip, #5
   18184:	b	1813c <ftello64@plt+0x6edc>
   18188:	mov	ip, #6
   1818c:	b	1813c <ftello64@plt+0x6edc>
   18190:	mov	ip, #7
   18194:	b	1813c <ftello64@plt+0x6edc>
   18198:	mov	ip, #8
   1819c:	b	1813c <ftello64@plt+0x6edc>
   181a0:	movw	r3, #53636	; 0xd184
   181a4:	movt	r3, #2
   181a8:	str	r4, [sp, #-8]!
   181ac:	mov	r0, #10
   181b0:	ldr	r1, [r3]
   181b4:	str	lr, [sp, #4]
   181b8:	bl	11014 <fputc_unlocked@plt>
   181bc:	mov	r2, #5
   181c0:	movw	r1, #49980	; 0xc33c
   181c4:	movt	r1, #1
   181c8:	mov	r0, #0
   181cc:	bl	11020 <dcgettext@plt>
   181d0:	mov	r1, r0
   181d4:	movw	r2, #50000	; 0xc350
   181d8:	movt	r2, #1
   181dc:	mov	r0, #1
   181e0:	bl	1117c <__printf_chk@plt>
   181e4:	mov	r2, #5
   181e8:	movw	r1, #50024	; 0xc368
   181ec:	movt	r1, #1
   181f0:	mov	r0, #0
   181f4:	bl	11020 <dcgettext@plt>
   181f8:	mov	r1, r0
   181fc:	movw	r3, #48264	; 0xbc88
   18200:	movt	r3, #1
   18204:	movw	r2, #48304	; 0xbcb0
   18208:	movt	r2, #1
   1820c:	mov	r0, #1
   18210:	bl	1117c <__printf_chk@plt>
   18214:	mov	r2, #5
   18218:	movw	r1, #50044	; 0xc37c
   1821c:	movt	r1, #1
   18220:	mov	r0, #0
   18224:	bl	11020 <dcgettext@plt>
   18228:	mov	r1, r0
   1822c:	movw	r2, #50084	; 0xc3a4
   18230:	movt	r2, #1
   18234:	mov	r0, #1
   18238:	ldr	r4, [sp]
   1823c:	ldr	lr, [sp, #4]
   18240:	add	sp, sp, #8
   18244:	b	1117c <__printf_chk@plt>
   18248:	strd	r4, [sp, #-16]!
   1824c:	mov	r4, r0
   18250:	mov	r5, r2
   18254:	str	r6, [sp, #8]
   18258:	mov	r6, r1
   1825c:	str	lr, [sp, #12]
   18260:	bl	1b2d4 <ftello64@plt+0xa074>
   18264:	cmp	r0, #0
   18268:	beq	1827c <ftello64@plt+0x701c>
   1826c:	ldrd	r4, [sp]
   18270:	ldr	r6, [sp, #8]
   18274:	add	sp, sp, #12
   18278:	pop	{pc}		; (ldr pc, [sp], #4)
   1827c:	cmp	r4, #0
   18280:	beq	18290 <ftello64@plt+0x7030>
   18284:	cmp	r6, #0
   18288:	cmpne	r5, #0
   1828c:	beq	1826c <ftello64@plt+0x700c>
   18290:	bl	1884c <ftello64@plt+0x75ec>
   18294:	str	r4, [sp, #-8]!
   18298:	str	lr, [sp, #4]
   1829c:	bl	198e8 <ftello64@plt+0x8688>
   182a0:	cmp	r0, #0
   182a4:	beq	182b4 <ftello64@plt+0x7054>
   182a8:	ldr	r4, [sp]
   182ac:	add	sp, sp, #4
   182b0:	pop	{pc}		; (ldr pc, [sp], #4)
   182b4:	bl	1884c <ftello64@plt+0x75ec>
   182b8:	str	r4, [sp, #-8]!
   182bc:	str	lr, [sp, #4]
   182c0:	bl	198e8 <ftello64@plt+0x8688>
   182c4:	cmp	r0, #0
   182c8:	beq	182d8 <ftello64@plt+0x7078>
   182cc:	ldr	r4, [sp]
   182d0:	add	sp, sp, #4
   182d4:	pop	{pc}		; (ldr pc, [sp], #4)
   182d8:	bl	1884c <ftello64@plt+0x75ec>
   182dc:	str	r4, [sp, #-8]!
   182e0:	str	lr, [sp, #4]
   182e4:	bl	198e8 <ftello64@plt+0x8688>
   182e8:	cmp	r0, #0
   182ec:	beq	182fc <ftello64@plt+0x709c>
   182f0:	ldr	r4, [sp]
   182f4:	add	sp, sp, #4
   182f8:	pop	{pc}		; (ldr pc, [sp], #4)
   182fc:	bl	1884c <ftello64@plt+0x75ec>
   18300:	strd	r4, [sp, #-16]!
   18304:	mov	r5, r0
   18308:	mov	r4, r1
   1830c:	str	r6, [sp, #8]
   18310:	str	lr, [sp, #12]
   18314:	bl	19924 <ftello64@plt+0x86c4>
   18318:	cmp	r0, #0
   1831c:	beq	18330 <ftello64@plt+0x70d0>
   18320:	ldrd	r4, [sp]
   18324:	ldr	r6, [sp, #8]
   18328:	add	sp, sp, #12
   1832c:	pop	{pc}		; (ldr pc, [sp], #4)
   18330:	adds	r4, r4, #0
   18334:	movne	r4, #1
   18338:	cmp	r5, #0
   1833c:	moveq	r4, #1
   18340:	cmp	r4, #0
   18344:	beq	18320 <ftello64@plt+0x70c0>
   18348:	bl	1884c <ftello64@plt+0x75ec>
   1834c:	cmp	r1, #0
   18350:	orreq	r1, r1, #1
   18354:	str	r4, [sp, #-8]!
   18358:	str	lr, [sp, #4]
   1835c:	bl	19924 <ftello64@plt+0x86c4>
   18360:	cmp	r0, #0
   18364:	beq	18374 <ftello64@plt+0x7114>
   18368:	ldr	r4, [sp]
   1836c:	add	sp, sp, #4
   18370:	pop	{pc}		; (ldr pc, [sp], #4)
   18374:	bl	1884c <ftello64@plt+0x75ec>
   18378:	strd	r4, [sp, #-16]!
   1837c:	mov	r4, r0
   18380:	mov	r5, r2
   18384:	str	r6, [sp, #8]
   18388:	mov	r6, r1
   1838c:	str	lr, [sp, #12]
   18390:	bl	1b2d4 <ftello64@plt+0xa074>
   18394:	cmp	r0, #0
   18398:	beq	183ac <ftello64@plt+0x714c>
   1839c:	ldrd	r4, [sp]
   183a0:	ldr	r6, [sp, #8]
   183a4:	add	sp, sp, #12
   183a8:	pop	{pc}		; (ldr pc, [sp], #4)
   183ac:	cmp	r4, #0
   183b0:	beq	183c0 <ftello64@plt+0x7160>
   183b4:	cmp	r6, #0
   183b8:	cmpne	r5, #0
   183bc:	beq	1839c <ftello64@plt+0x713c>
   183c0:	bl	1884c <ftello64@plt+0x75ec>
   183c4:	cmp	r2, #0
   183c8:	cmpne	r1, #0
   183cc:	str	r4, [sp, #-8]!
   183d0:	moveq	r2, #1
   183d4:	str	lr, [sp, #4]
   183d8:	moveq	r1, r2
   183dc:	bl	1b2d4 <ftello64@plt+0xa074>
   183e0:	cmp	r0, #0
   183e4:	beq	183f4 <ftello64@plt+0x7194>
   183e8:	ldr	r4, [sp]
   183ec:	add	sp, sp, #4
   183f0:	pop	{pc}		; (ldr pc, [sp], #4)
   183f4:	bl	1884c <ftello64@plt+0x75ec>
   183f8:	mov	r2, r1
   183fc:	mov	r1, r0
   18400:	str	r4, [sp, #-8]!
   18404:	mov	r0, #0
   18408:	str	lr, [sp, #4]
   1840c:	bl	1b2d4 <ftello64@plt+0xa074>
   18410:	cmp	r0, #0
   18414:	beq	18424 <ftello64@plt+0x71c4>
   18418:	ldr	r4, [sp]
   1841c:	add	sp, sp, #4
   18420:	pop	{pc}		; (ldr pc, [sp], #4)
   18424:	bl	1884c <ftello64@plt+0x75ec>
   18428:	cmp	r1, #0
   1842c:	cmpne	r0, #0
   18430:	str	r4, [sp, #-8]!
   18434:	moveq	r2, #1
   18438:	movne	r2, r1
   1843c:	str	lr, [sp, #4]
   18440:	movne	r1, r0
   18444:	moveq	r1, r2
   18448:	mov	r0, #0
   1844c:	bl	1b2d4 <ftello64@plt+0xa074>
   18450:	cmp	r0, #0
   18454:	beq	18464 <ftello64@plt+0x7204>
   18458:	ldr	r4, [sp]
   1845c:	add	sp, sp, #4
   18460:	pop	{pc}		; (ldr pc, [sp], #4)
   18464:	bl	1884c <ftello64@plt+0x75ec>
   18468:	cmp	r0, #0
   1846c:	strd	r4, [sp, #-16]!
   18470:	mov	r5, r1
   18474:	ldr	r4, [r1]
   18478:	str	r6, [sp, #8]
   1847c:	str	lr, [sp, #12]
   18480:	beq	184c8 <ftello64@plt+0x7268>
   18484:	lsr	r3, r4, #1
   18488:	add	r3, r3, #1
   1848c:	adds	r4, r4, r3
   18490:	bcs	184c4 <ftello64@plt+0x7264>
   18494:	mov	r2, #1
   18498:	mov	r1, r4
   1849c:	bl	1b2d4 <ftello64@plt+0xa074>
   184a0:	cmp	r0, #0
   184a4:	beq	184bc <ftello64@plt+0x725c>
   184a8:	ldr	r6, [sp, #8]
   184ac:	str	r4, [r5]
   184b0:	ldrd	r4, [sp]
   184b4:	add	sp, sp, #12
   184b8:	pop	{pc}		; (ldr pc, [sp], #4)
   184bc:	cmp	r4, #0
   184c0:	beq	184a8 <ftello64@plt+0x7248>
   184c4:	bl	1884c <ftello64@plt+0x75ec>
   184c8:	cmp	r4, #0
   184cc:	mov	r2, #1
   184d0:	moveq	r4, #64	; 0x40
   184d4:	mov	r1, r4
   184d8:	bl	1b2d4 <ftello64@plt+0xa074>
   184dc:	cmp	r0, #0
   184e0:	bne	184a8 <ftello64@plt+0x7248>
   184e4:	b	184c4 <ftello64@plt+0x7264>
   184e8:	cmp	r0, #0
   184ec:	strd	r4, [sp, #-16]!
   184f0:	mov	r5, r1
   184f4:	ldr	r4, [r1]
   184f8:	str	r6, [sp, #8]
   184fc:	mov	r6, r2
   18500:	str	lr, [sp, #12]
   18504:	beq	1854c <ftello64@plt+0x72ec>
   18508:	lsr	r3, r4, #1
   1850c:	add	r3, r3, #1
   18510:	adds	r4, r4, r3
   18514:	bcs	18548 <ftello64@plt+0x72e8>
   18518:	mov	r1, r4
   1851c:	bl	1b2d4 <ftello64@plt+0xa074>
   18520:	cmp	r0, #0
   18524:	beq	1853c <ftello64@plt+0x72dc>
   18528:	ldr	r6, [sp, #8]
   1852c:	str	r4, [r5]
   18530:	ldrd	r4, [sp]
   18534:	add	sp, sp, #12
   18538:	pop	{pc}		; (ldr pc, [sp], #4)
   1853c:	cmp	r4, #0
   18540:	cmpne	r6, #0
   18544:	beq	18528 <ftello64@plt+0x72c8>
   18548:	bl	1884c <ftello64@plt+0x75ec>
   1854c:	cmp	r4, #0
   18550:	bne	18564 <ftello64@plt+0x7304>
   18554:	mov	r4, #64	; 0x40
   18558:	udiv	r4, r4, r2
   1855c:	cmp	r2, #64	; 0x40
   18560:	addhi	r4, r4, #1
   18564:	mov	r2, r6
   18568:	mov	r1, r4
   1856c:	mov	r0, #0
   18570:	bl	1b2d4 <ftello64@plt+0xa074>
   18574:	cmp	r0, #0
   18578:	bne	18528 <ftello64@plt+0x72c8>
   1857c:	b	18548 <ftello64@plt+0x72e8>
   18580:	ldr	ip, [r1]
   18584:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18588:	strd	r6, [sp, #8]
   1858c:	mov	r7, r1
   18590:	mov	r6, r0
   18594:	str	r8, [sp, #16]
   18598:	mvn	r8, r3
   1859c:	lsr	r8, r8, #31
   185a0:	str	lr, [sp, #20]
   185a4:	asr	r1, ip, #1
   185a8:	ldr	lr, [sp, #24]
   185ac:	adds	r4, ip, r1
   185b0:	mvnvs	r4, #-2147483648	; 0x80000000
   185b4:	cmp	r3, r4
   185b8:	movge	r1, #0
   185bc:	andlt	r1, r8, #1
   185c0:	cmp	r1, #0
   185c4:	movne	r4, r3
   185c8:	smull	r0, r1, r4, lr
   185cc:	cmp	r1, r0, asr #31
   185d0:	bne	18680 <ftello64@plt+0x7420>
   185d4:	cmp	r0, #63	; 0x3f
   185d8:	mov	r5, r0
   185dc:	ble	1864c <ftello64@plt+0x73ec>
   185e0:	cmp	r6, #0
   185e4:	sub	r1, r4, ip
   185e8:	streq	r6, [r7]
   185ec:	cmp	r1, r2
   185f0:	bge	18620 <ftello64@plt+0x73c0>
   185f4:	adds	r4, ip, r2
   185f8:	bvs	1867c <ftello64@plt+0x741c>
   185fc:	cmp	r4, r3
   18600:	movle	r3, #0
   18604:	andgt	r3, r8, #1
   18608:	cmp	r3, #0
   1860c:	bne	1867c <ftello64@plt+0x741c>
   18610:	smull	r0, r1, r4, lr
   18614:	cmp	r1, r0, asr #31
   18618:	mov	r5, r0
   1861c:	bne	1867c <ftello64@plt+0x741c>
   18620:	mov	r1, r5
   18624:	mov	r0, r6
   18628:	bl	19924 <ftello64@plt+0x86c4>
   1862c:	cmp	r0, #0
   18630:	beq	18660 <ftello64@plt+0x7400>
   18634:	ldr	r8, [sp, #16]
   18638:	str	r4, [r7]
   1863c:	ldrd	r4, [sp]
   18640:	ldrd	r6, [sp, #8]
   18644:	add	sp, sp, #20
   18648:	pop	{pc}		; (ldr pc, [sp], #4)
   1864c:	mov	r0, #64	; 0x40
   18650:	sdiv	r4, r0, lr
   18654:	mls	r5, lr, r4, r0
   18658:	sub	r5, r0, r5
   1865c:	b	185e0 <ftello64@plt+0x7380>
   18660:	adds	r5, r5, #0
   18664:	movne	r5, #1
   18668:	cmp	r6, #0
   1866c:	movne	r6, r5
   18670:	moveq	r6, #1
   18674:	cmp	r6, #0
   18678:	beq	18634 <ftello64@plt+0x73d4>
   1867c:	bl	1884c <ftello64@plt+0x75ec>
   18680:	mvn	r0, #-2147483648	; 0x80000000
   18684:	b	18650 <ftello64@plt+0x73f0>
   18688:	mov	r1, #1
   1868c:	str	r4, [sp, #-8]!
   18690:	str	lr, [sp, #4]
   18694:	bl	19874 <ftello64@plt+0x8614>
   18698:	cmp	r0, #0
   1869c:	beq	186ac <ftello64@plt+0x744c>
   186a0:	ldr	r4, [sp]
   186a4:	add	sp, sp, #4
   186a8:	pop	{pc}		; (ldr pc, [sp], #4)
   186ac:	bl	1884c <ftello64@plt+0x75ec>
   186b0:	mov	r1, #1
   186b4:	str	r4, [sp, #-8]!
   186b8:	str	lr, [sp, #4]
   186bc:	bl	19874 <ftello64@plt+0x8614>
   186c0:	cmp	r0, #0
   186c4:	beq	186d4 <ftello64@plt+0x7474>
   186c8:	ldr	r4, [sp]
   186cc:	add	sp, sp, #4
   186d0:	pop	{pc}		; (ldr pc, [sp], #4)
   186d4:	bl	1884c <ftello64@plt+0x75ec>
   186d8:	str	r4, [sp, #-8]!
   186dc:	str	lr, [sp, #4]
   186e0:	bl	19874 <ftello64@plt+0x8614>
   186e4:	cmp	r0, #0
   186e8:	beq	186f8 <ftello64@plt+0x7498>
   186ec:	ldr	r4, [sp]
   186f0:	add	sp, sp, #4
   186f4:	pop	{pc}		; (ldr pc, [sp], #4)
   186f8:	bl	1884c <ftello64@plt+0x75ec>
   186fc:	str	r4, [sp, #-8]!
   18700:	str	lr, [sp, #4]
   18704:	bl	19874 <ftello64@plt+0x8614>
   18708:	cmp	r0, #0
   1870c:	beq	1871c <ftello64@plt+0x74bc>
   18710:	ldr	r4, [sp]
   18714:	add	sp, sp, #4
   18718:	pop	{pc}		; (ldr pc, [sp], #4)
   1871c:	bl	1884c <ftello64@plt+0x75ec>
   18720:	strd	r4, [sp, #-16]!
   18724:	mov	r4, r1
   18728:	str	r6, [sp, #8]
   1872c:	mov	r6, r0
   18730:	mov	r0, r1
   18734:	str	lr, [sp, #12]
   18738:	bl	198e8 <ftello64@plt+0x8688>
   1873c:	subs	r5, r0, #0
   18740:	beq	18764 <ftello64@plt+0x7504>
   18744:	mov	r2, r4
   18748:	mov	r1, r6
   1874c:	bl	10fcc <memcpy@plt>
   18750:	mov	r0, r5
   18754:	ldrd	r4, [sp]
   18758:	ldr	r6, [sp, #8]
   1875c:	add	sp, sp, #12
   18760:	pop	{pc}		; (ldr pc, [sp], #4)
   18764:	bl	1884c <ftello64@plt+0x75ec>
   18768:	strd	r4, [sp, #-16]!
   1876c:	mov	r4, r1
   18770:	str	r6, [sp, #8]
   18774:	mov	r6, r0
   18778:	mov	r0, r1
   1877c:	str	lr, [sp, #12]
   18780:	bl	198e8 <ftello64@plt+0x8688>
   18784:	subs	r5, r0, #0
   18788:	beq	187ac <ftello64@plt+0x754c>
   1878c:	mov	r2, r4
   18790:	mov	r1, r6
   18794:	bl	10fcc <memcpy@plt>
   18798:	mov	r0, r5
   1879c:	ldrd	r4, [sp]
   187a0:	ldr	r6, [sp, #8]
   187a4:	add	sp, sp, #12
   187a8:	pop	{pc}		; (ldr pc, [sp], #4)
   187ac:	bl	1884c <ftello64@plt+0x75ec>
   187b0:	strd	r4, [sp, #-16]!
   187b4:	mov	r4, r1
   187b8:	str	r6, [sp, #8]
   187bc:	mov	r6, r0
   187c0:	add	r0, r1, #1
   187c4:	str	lr, [sp, #12]
   187c8:	bl	198e8 <ftello64@plt+0x8688>
   187cc:	subs	r5, r0, #0
   187d0:	beq	187fc <ftello64@plt+0x759c>
   187d4:	mov	r3, #0
   187d8:	mov	r1, r6
   187dc:	mov	r2, r4
   187e0:	strb	r3, [r5, r4]
   187e4:	bl	10fcc <memcpy@plt>
   187e8:	mov	r0, r5
   187ec:	ldrd	r4, [sp]
   187f0:	ldr	r6, [sp, #8]
   187f4:	add	sp, sp, #12
   187f8:	pop	{pc}		; (ldr pc, [sp], #4)
   187fc:	bl	1884c <ftello64@plt+0x75ec>
   18800:	strd	r4, [sp, #-16]!
   18804:	str	r6, [sp, #8]
   18808:	mov	r6, r0
   1880c:	str	lr, [sp, #12]
   18810:	bl	11134 <strlen@plt>
   18814:	add	r4, r0, #1
   18818:	mov	r0, r4
   1881c:	bl	198e8 <ftello64@plt+0x8688>
   18820:	subs	r5, r0, #0
   18824:	beq	18848 <ftello64@plt+0x75e8>
   18828:	mov	r2, r4
   1882c:	mov	r1, r6
   18830:	bl	10fcc <memcpy@plt>
   18834:	mov	r0, r5
   18838:	ldrd	r4, [sp]
   1883c:	ldr	r6, [sp, #8]
   18840:	add	sp, sp, #12
   18844:	pop	{pc}		; (ldr pc, [sp], #4)
   18848:	bl	1884c <ftello64@plt+0x75ec>
   1884c:	movw	r3, #53540	; 0xd124
   18850:	movt	r3, #2
   18854:	str	r4, [sp, #-8]!
   18858:	ldr	r4, [r3]
   1885c:	mov	r2, #5
   18860:	movw	r1, #50164	; 0xc3f4
   18864:	movt	r1, #1
   18868:	mov	r0, #0
   1886c:	str	lr, [sp, #4]
   18870:	bl	11020 <dcgettext@plt>
   18874:	mov	r3, r0
   18878:	movw	r2, #48568	; 0xbdb8
   1887c:	movt	r2, #1
   18880:	mov	r1, #0
   18884:	mov	r0, r4
   18888:	bl	110bc <error@plt>
   1888c:	bl	1123c <abort@plt>
   18890:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18894:	strd	r6, [sp, #8]
   18898:	mov	r6, r2
   1889c:	mov	r7, r3
   188a0:	str	r8, [sp, #16]
   188a4:	mov	r2, r1
   188a8:	mov	r1, #0
   188ac:	str	lr, [sp, #20]
   188b0:	sub	sp, sp, #16
   188b4:	mov	r8, r0
   188b8:	ldr	ip, [sp, #48]	; 0x30
   188bc:	add	r3, sp, #8
   188c0:	str	ip, [sp]
   188c4:	bl	18b18 <ftello64@plt+0x78b8>
   188c8:	subs	r4, r0, #0
   188cc:	bne	1891c <ftello64@plt+0x76bc>
   188d0:	ldrd	r4, [sp, #8]
   188d4:	ldrd	r0, [sp, #40]	; 0x28
   188d8:	cmp	r5, r7
   188dc:	cmpeq	r4, r6
   188e0:	movcc	r3, #1
   188e4:	movcs	r3, #0
   188e8:	cmp	r5, r1
   188ec:	cmpeq	r4, r0
   188f0:	orrhi	r3, r3, #1
   188f4:	cmp	r3, #0
   188f8:	bne	1899c <ftello64@plt+0x773c>
   188fc:	mov	r0, r4
   18900:	mov	r1, r5
   18904:	add	sp, sp, #16
   18908:	ldrd	r4, [sp]
   1890c:	ldrd	r6, [sp, #8]
   18910:	ldr	r8, [sp, #16]
   18914:	add	sp, sp, #20
   18918:	pop	{pc}		; (ldr pc, [sp], #4)
   1891c:	bl	1114c <__errno_location@plt>
   18920:	cmp	r4, #1
   18924:	moveq	r3, #75	; 0x4b
   18928:	moveq	r4, r3
   1892c:	streq	r3, [r0]
   18930:	beq	18984 <ftello64@plt+0x7724>
   18934:	cmp	r4, #3
   18938:	beq	18978 <ftello64@plt+0x7718>
   1893c:	ldr	r3, [sp, #56]	; 0x38
   18940:	ldr	r4, [r0]
   18944:	cmp	r3, #0
   18948:	beq	18990 <ftello64@plt+0x7730>
   1894c:	cmp	r4, #22
   18950:	moveq	r4, #0
   18954:	mov	r0, r8
   18958:	bl	165d0 <ftello64@plt+0x5370>
   1895c:	movw	r2, #48564	; 0xbdb4
   18960:	movt	r2, #1
   18964:	str	r0, [sp]
   18968:	mov	r1, r4
   1896c:	ldr	r3, [sp, #52]	; 0x34
   18970:	ldr	r0, [sp, #56]	; 0x38
   18974:	bl	110bc <error@plt>
   18978:	mov	r3, #0
   1897c:	mov	r4, r3
   18980:	str	r3, [r0]
   18984:	ldr	r3, [sp, #56]	; 0x38
   18988:	cmp	r3, #0
   1898c:	bne	18954 <ftello64@plt+0x76f4>
   18990:	mov	r3, #1
   18994:	str	r3, [sp, #56]	; 0x38
   18998:	b	1894c <ftello64@plt+0x76ec>
   1899c:	bl	1114c <__errno_location@plt>
   189a0:	mov	r3, #0
   189a4:	mvn	r2, #-1073741824	; 0xc0000000
   189a8:	cmp	r5, r3
   189ac:	cmpeq	r4, r2
   189b0:	movhi	r3, #75	; 0x4b
   189b4:	movls	r3, #34	; 0x22
   189b8:	mov	r4, r3
   189bc:	str	r3, [r0]
   189c0:	ldr	r3, [sp, #56]	; 0x38
   189c4:	cmp	r3, #0
   189c8:	moveq	r3, #1
   189cc:	str	r3, [sp, #56]	; 0x38
   189d0:	b	18954 <ftello64@plt+0x76f4>
   189d4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   189d8:	mov	r1, #0
   189dc:	strd	r6, [sp, #8]
   189e0:	mov	r6, r2
   189e4:	mov	r7, r3
   189e8:	str	r8, [sp, #16]
   189ec:	mov	r2, #10
   189f0:	mov	r8, r0
   189f4:	str	lr, [sp, #20]
   189f8:	sub	sp, sp, #16
   189fc:	ldr	ip, [sp, #48]	; 0x30
   18a00:	add	r3, sp, #8
   18a04:	str	ip, [sp]
   18a08:	bl	18b18 <ftello64@plt+0x78b8>
   18a0c:	subs	r4, r0, #0
   18a10:	bne	18a60 <ftello64@plt+0x7800>
   18a14:	ldrd	r4, [sp, #8]
   18a18:	ldrd	r0, [sp, #40]	; 0x28
   18a1c:	cmp	r7, r5
   18a20:	cmpeq	r6, r4
   18a24:	movhi	r3, #1
   18a28:	movls	r3, #0
   18a2c:	cmp	r1, r5
   18a30:	cmpeq	r0, r4
   18a34:	orrcc	r3, r3, #1
   18a38:	cmp	r3, #0
   18a3c:	bne	18ae0 <ftello64@plt+0x7880>
   18a40:	mov	r0, r4
   18a44:	mov	r1, r5
   18a48:	add	sp, sp, #16
   18a4c:	ldrd	r4, [sp]
   18a50:	ldrd	r6, [sp, #8]
   18a54:	ldr	r8, [sp, #16]
   18a58:	add	sp, sp, #20
   18a5c:	pop	{pc}		; (ldr pc, [sp], #4)
   18a60:	bl	1114c <__errno_location@plt>
   18a64:	cmp	r4, #1
   18a68:	moveq	r3, #75	; 0x4b
   18a6c:	moveq	r4, r3
   18a70:	streq	r3, [r0]
   18a74:	beq	18ad0 <ftello64@plt+0x7870>
   18a78:	cmp	r4, #3
   18a7c:	beq	18ac4 <ftello64@plt+0x7864>
   18a80:	ldr	r3, [sp, #56]	; 0x38
   18a84:	ldr	r4, [r0]
   18a88:	cmp	r3, #0
   18a8c:	bne	18a98 <ftello64@plt+0x7838>
   18a90:	mov	r3, #1
   18a94:	str	r3, [sp, #56]	; 0x38
   18a98:	cmp	r4, #22
   18a9c:	moveq	r4, #0
   18aa0:	mov	r0, r8
   18aa4:	bl	165d0 <ftello64@plt+0x5370>
   18aa8:	movw	r2, #48564	; 0xbdb4
   18aac:	movt	r2, #1
   18ab0:	str	r0, [sp]
   18ab4:	mov	r1, r4
   18ab8:	ldr	r3, [sp, #52]	; 0x34
   18abc:	ldr	r0, [sp, #56]	; 0x38
   18ac0:	bl	110bc <error@plt>
   18ac4:	mov	r3, #0
   18ac8:	mov	r4, r3
   18acc:	str	r3, [r0]
   18ad0:	ldr	r3, [sp, #56]	; 0x38
   18ad4:	cmp	r3, #0
   18ad8:	bne	18aa0 <ftello64@plt+0x7840>
   18adc:	b	18a90 <ftello64@plt+0x7830>
   18ae0:	bl	1114c <__errno_location@plt>
   18ae4:	mov	r3, #0
   18ae8:	mvn	r2, #-1073741824	; 0xc0000000
   18aec:	cmp	r5, r3
   18af0:	cmpeq	r4, r2
   18af4:	movhi	r3, #75	; 0x4b
   18af8:	movls	r3, #34	; 0x22
   18afc:	mov	r4, r3
   18b00:	str	r3, [r0]
   18b04:	ldr	r3, [sp, #56]	; 0x38
   18b08:	cmp	r3, #0
   18b0c:	moveq	r3, #1
   18b10:	str	r3, [sp, #56]	; 0x38
   18b14:	b	18aa0 <ftello64@plt+0x7840>
   18b18:	cmp	r2, #36	; 0x24
   18b1c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18b20:	strd	r6, [sp, #8]
   18b24:	strd	r8, [sp, #16]
   18b28:	strd	sl, [sp, #24]
   18b2c:	str	lr, [sp, #32]
   18b30:	sub	sp, sp, #36	; 0x24
   18b34:	bhi	197ac <ftello64@plt+0x854c>
   18b38:	cmp	r1, #0
   18b3c:	mov	r6, r2
   18b40:	mov	r5, r1
   18b44:	mov	sl, r0
   18b48:	addeq	r5, sp, #28
   18b4c:	mov	r9, r3
   18b50:	bl	1114c <__errno_location@plt>
   18b54:	mov	r3, #0
   18b58:	mov	fp, r0
   18b5c:	str	r3, [r0]
   18b60:	ldrb	r4, [sl]
   18b64:	bl	1111c <__ctype_b_loc@plt>
   18b68:	ldr	r2, [r0]
   18b6c:	lsl	r3, r4, #1
   18b70:	ldrh	r3, [r2, r3]
   18b74:	tst	r3, #8192	; 0x2000
   18b78:	beq	18b94 <ftello64@plt+0x7934>
   18b7c:	mov	r3, sl
   18b80:	ldrb	r4, [r3, #1]!
   18b84:	lsl	r1, r4, #1
   18b88:	ldrh	r1, [r2, r1]
   18b8c:	tst	r1, #8192	; 0x2000
   18b90:	bne	18b80 <ftello64@plt+0x7920>
   18b94:	cmp	r4, #45	; 0x2d
   18b98:	beq	18c34 <ftello64@plt+0x79d4>
   18b9c:	mov	r2, r6
   18ba0:	mov	r3, #0
   18ba4:	mov	r1, r5
   18ba8:	mov	r0, sl
   18bac:	bl	10fd8 <__strtoull_internal@plt>
   18bb0:	ldr	r8, [r5]
   18bb4:	mov	r6, r0
   18bb8:	mov	r7, r1
   18bbc:	cmp	r8, sl
   18bc0:	beq	18c1c <ftello64@plt+0x79bc>
   18bc4:	ldr	r4, [fp]
   18bc8:	cmp	r4, #0
   18bcc:	bne	18c0c <ftello64@plt+0x79ac>
   18bd0:	ldr	r3, [sp, #72]	; 0x48
   18bd4:	cmp	r3, #0
   18bd8:	beq	18be8 <ftello64@plt+0x7988>
   18bdc:	ldrb	sl, [r8]
   18be0:	cmp	sl, #0
   18be4:	bne	18fa0 <ftello64@plt+0x7d40>
   18be8:	strd	r6, [r9]
   18bec:	mov	r0, r4
   18bf0:	add	sp, sp, #36	; 0x24
   18bf4:	ldrd	r4, [sp]
   18bf8:	ldrd	r6, [sp, #8]
   18bfc:	ldrd	r8, [sp, #16]
   18c00:	ldrd	sl, [sp, #24]
   18c04:	add	sp, sp, #32
   18c08:	pop	{pc}		; (ldr pc, [sp], #4)
   18c0c:	cmp	r4, #34	; 0x22
   18c10:	bne	18c34 <ftello64@plt+0x79d4>
   18c14:	mov	r4, #1
   18c18:	b	18bd0 <ftello64@plt+0x7970>
   18c1c:	ldr	r3, [sp, #72]	; 0x48
   18c20:	cmp	r3, #0
   18c24:	beq	18c34 <ftello64@plt+0x79d4>
   18c28:	ldrb	sl, [sl]
   18c2c:	cmp	sl, #0
   18c30:	bne	18c3c <ftello64@plt+0x79dc>
   18c34:	mov	r4, #4
   18c38:	b	18bec <ftello64@plt+0x798c>
   18c3c:	mov	r1, sl
   18c40:	mov	r0, r3
   18c44:	bl	11140 <strchr@plt>
   18c48:	cmp	r0, #0
   18c4c:	movne	r4, #0
   18c50:	movne	r6, #1
   18c54:	movne	r7, r4
   18c58:	beq	18c34 <ftello64@plt+0x79d4>
   18c5c:	sub	r3, sl, #69	; 0x45
   18c60:	cmp	r3, #47	; 0x2f
   18c64:	ldrls	pc, [pc, r3, lsl #2]
   18c68:	b	18d70 <ftello64@plt+0x7b10>
   18c6c:	andeq	r8, r1, ip, lsr #26
   18c70:	andeq	r8, r1, r0, ror sp
   18c74:	andeq	r8, r1, ip, lsr #26
   18c78:	andeq	r8, r1, r0, ror sp
   18c7c:	andeq	r8, r1, r0, ror sp
   18c80:	andeq	r8, r1, r0, ror sp
   18c84:	andeq	r8, r1, ip, lsr #26
   18c88:	andeq	r8, r1, r0, ror sp
   18c8c:	andeq	r8, r1, ip, lsr #26
   18c90:	andeq	r8, r1, r0, ror sp
   18c94:	andeq	r8, r1, r0, ror sp
   18c98:	andeq	r8, r1, ip, lsr #26
   18c9c:	andeq	r8, r1, r0, ror sp
   18ca0:	andeq	r8, r1, r0, ror sp
   18ca4:	andeq	r8, r1, r0, ror sp
   18ca8:	andeq	r8, r1, ip, lsr #26
   18cac:	andeq	r8, r1, r0, ror sp
   18cb0:	andeq	r8, r1, r0, ror sp
   18cb4:	andeq	r8, r1, r0, ror sp
   18cb8:	andeq	r8, r1, r0, ror sp
   18cbc:	andeq	r8, r1, ip, lsr #26
   18cc0:	andeq	r8, r1, ip, lsr #26
   18cc4:	andeq	r8, r1, r0, ror sp
   18cc8:	andeq	r8, r1, r0, ror sp
   18ccc:	andeq	r8, r1, r0, ror sp
   18cd0:	andeq	r8, r1, r0, ror sp
   18cd4:	andeq	r8, r1, r0, ror sp
   18cd8:	andeq	r8, r1, r0, ror sp
   18cdc:	andeq	r8, r1, r0, ror sp
   18ce0:	andeq	r8, r1, r0, ror sp
   18ce4:	andeq	r8, r1, r0, ror sp
   18ce8:	andeq	r8, r1, r0, ror sp
   18cec:	andeq	r8, r1, r0, ror sp
   18cf0:	andeq	r8, r1, r0, ror sp
   18cf4:	andeq	r8, r1, ip, lsr #26
   18cf8:	andeq	r8, r1, r0, ror sp
   18cfc:	andeq	r8, r1, r0, ror sp
   18d00:	andeq	r8, r1, r0, ror sp
   18d04:	andeq	r8, r1, ip, lsr #26
   18d08:	andeq	r8, r1, r0, ror sp
   18d0c:	andeq	r8, r1, ip, lsr #26
   18d10:	andeq	r8, r1, r0, ror sp
   18d14:	andeq	r8, r1, r0, ror sp
   18d18:	andeq	r8, r1, r0, ror sp
   18d1c:	andeq	r8, r1, r0, ror sp
   18d20:	andeq	r8, r1, r0, ror sp
   18d24:	andeq	r8, r1, r0, ror sp
   18d28:	andeq	r8, r1, ip, lsr #26
   18d2c:	mov	r1, #48	; 0x30
   18d30:	ldr	r0, [sp, #72]	; 0x48
   18d34:	bl	11140 <strchr@plt>
   18d38:	cmp	r0, #0
   18d3c:	beq	18d70 <ftello64@plt+0x7b10>
   18d40:	ldrb	r3, [r8, #1]
   18d44:	cmp	r3, #68	; 0x44
   18d48:	beq	19300 <ftello64@plt+0x80a0>
   18d4c:	cmp	r3, #105	; 0x69
   18d50:	beq	18fb8 <ftello64@plt+0x7d58>
   18d54:	cmp	r3, #66	; 0x42
   18d58:	moveq	r3, #2
   18d5c:	movne	r3, #1
   18d60:	moveq	ip, #1000	; 0x3e8
   18d64:	movne	ip, #1024	; 0x400
   18d68:	str	r3, [sp, #12]
   18d6c:	b	18d7c <ftello64@plt+0x7b1c>
   18d70:	mov	r3, #1
   18d74:	mov	ip, #1024	; 0x400
   18d78:	str	r3, [sp, #12]
   18d7c:	sub	sl, sl, #66	; 0x42
   18d80:	cmp	sl, #53	; 0x35
   18d84:	ldrls	pc, [pc, sl, lsl #2]
   18d88:	b	18f64 <ftello64@plt+0x7d04>
   18d8c:	andeq	r9, r1, ip, asr #4
   18d90:	andeq	r8, r1, r4, ror #30
   18d94:	andeq	r8, r1, r4, ror #30
   18d98:	andeq	r9, r1, ip, ror #3
   18d9c:	andeq	r8, r1, r4, ror #30
   18da0:	andeq	r9, r1, r8, ror #4
   18da4:	andeq	r8, r1, r4, ror #30
   18da8:	andeq	r8, r1, r4, ror #30
   18dac:	andeq	r8, r1, r4, ror #30
   18db0:	andeq	r8, r1, ip, ror #30
   18db4:	andeq	r8, r1, r4, ror #30
   18db8:	muleq	r1, r4, r1
   18dbc:	andeq	r8, r1, r4, ror #30
   18dc0:	andeq	r8, r1, r4, ror #30
   18dc4:	andeq	r9, r1, r8, lsr r1
   18dc8:	andeq	r8, r1, r4, ror #30
   18dcc:	andeq	r8, r1, r4, ror #30
   18dd0:	andeq	r8, r1, r4, ror #30
   18dd4:	ldrdeq	r9, [r1], -r8
   18dd8:	andeq	r8, r1, r4, ror #30
   18ddc:	andeq	r8, r1, r4, ror #30
   18de0:	andeq	r8, r1, r4, ror #30
   18de4:	andeq	r8, r1, r4, ror #30
   18de8:	andeq	r9, r1, ip
   18dec:	andeq	r8, r1, r4, ror #28
   18df0:	andeq	r8, r1, r4, ror #30
   18df4:	andeq	r8, r1, r4, ror #30
   18df8:	andeq	r8, r1, r4, ror #30
   18dfc:	andeq	r8, r1, r4, ror #30
   18e00:	andeq	r8, r1, r4, ror #30
   18e04:	andeq	r8, r1, r4, ror #30
   18e08:	andeq	r8, r1, r4, ror #30
   18e0c:	andeq	r8, r1, ip, ror #31
   18e10:	andeq	r8, r1, ip, asr #30
   18e14:	andeq	r8, r1, r4, ror #30
   18e18:	andeq	r8, r1, r4, ror #30
   18e1c:	andeq	r8, r1, r4, ror #30
   18e20:	andeq	r9, r1, r8, ror #4
   18e24:	andeq	r8, r1, r4, ror #30
   18e28:	andeq	r8, r1, r4, ror #30
   18e2c:	andeq	r8, r1, r4, ror #30
   18e30:	andeq	r8, r1, ip, ror #30
   18e34:	andeq	r8, r1, r4, ror #30
   18e38:	muleq	r1, r4, r1
   18e3c:	andeq	r8, r1, r4, ror #30
   18e40:	andeq	r8, r1, r4, ror #30
   18e44:	andeq	r8, r1, r4, ror #30
   18e48:	andeq	r8, r1, r4, ror #30
   18e4c:	andeq	r8, r1, r4, ror #30
   18e50:	andeq	r8, r1, r4, ror #30
   18e54:	ldrdeq	r9, [r1], -r8
   18e58:	andeq	r8, r1, r4, ror #30
   18e5c:	andeq	r8, r1, r4, ror #30
   18e60:	ldrdeq	r8, [r1], -r4
   18e64:	asr	r3, ip, #31
   18e68:	mov	r2, ip
   18e6c:	cmp	r7, #0
   18e70:	mov	r1, #0
   18e74:	strd	r2, [sp]
   18e78:	bne	193b8 <ftello64@plt+0x8158>
   18e7c:	umull	r6, r7, r6, ip
   18e80:	mov	r2, r6
   18e84:	mov	r3, r7
   18e88:	cmp	r1, #0
   18e8c:	bne	192cc <ftello64@plt+0x806c>
   18e90:	cmp	r3, #0
   18e94:	mov	lr, r1
   18e98:	bne	194e4 <ftello64@plt+0x8284>
   18e9c:	umull	r2, r3, r2, ip
   18ea0:	mov	r0, r2
   18ea4:	mov	r1, r3
   18ea8:	cmp	lr, #0
   18eac:	bne	192cc <ftello64@plt+0x806c>
   18eb0:	cmp	r1, #0
   18eb4:	bne	194c0 <ftello64@plt+0x8260>
   18eb8:	umull	r0, r1, r0, ip
   18ebc:	mov	r2, r0
   18ec0:	mov	r3, r1
   18ec4:	cmp	lr, #0
   18ec8:	bne	192cc <ftello64@plt+0x806c>
   18ecc:	cmp	r3, #0
   18ed0:	bne	19170 <ftello64@plt+0x7f10>
   18ed4:	umull	r2, r3, r2, ip
   18ed8:	mov	r0, r2
   18edc:	mov	r1, r3
   18ee0:	cmp	lr, #0
   18ee4:	bne	192cc <ftello64@plt+0x806c>
   18ee8:	cmp	r1, #0
   18eec:	bne	19370 <ftello64@plt+0x8110>
   18ef0:	umull	r0, r1, r0, ip
   18ef4:	mov	r2, r0
   18ef8:	mov	r3, r1
   18efc:	cmp	lr, #0
   18f00:	bne	192cc <ftello64@plt+0x806c>
   18f04:	cmp	r3, #0
   18f08:	mov	r7, lr
   18f0c:	bne	1934c <ftello64@plt+0x80ec>
   18f10:	umull	r2, r3, r2, ip
   18f14:	mov	r6, r2
   18f18:	mov	lr, r3
   18f1c:	cmp	r7, #0
   18f20:	bne	192cc <ftello64@plt+0x806c>
   18f24:	cmp	lr, #0
   18f28:	bne	19310 <ftello64@plt+0x80b0>
   18f2c:	umull	r2, r3, r6, ip
   18f30:	mov	r0, r2
   18f34:	mov	r2, r3
   18f38:	subs	r3, r7, #0
   18f3c:	bne	192cc <ftello64@plt+0x806c>
   18f40:	mov	r6, r0
   18f44:	mov	r7, r2
   18f48:	orr	r4, r4, r3
   18f4c:	ldr	r2, [sp, #12]
   18f50:	add	r3, r8, r2
   18f54:	str	r3, [r5]
   18f58:	ldrb	r3, [r8, r2]
   18f5c:	cmp	r3, #0
   18f60:	beq	18be8 <ftello64@plt+0x7988>
   18f64:	orr	r4, r4, #2
   18f68:	b	18be8 <ftello64@plt+0x7988>
   18f6c:	cmp	r7, #0
   18f70:	asr	r1, ip, #31
   18f74:	mov	lr, #0
   18f78:	bne	192dc <ftello64@plt+0x807c>
   18f7c:	umull	r2, r3, r6, ip
   18f80:	mov	r6, r2
   18f84:	mov	r7, r3
   18f88:	cmp	lr, #0
   18f8c:	beq	18f4c <ftello64@plt+0x7cec>
   18f90:	mvn	r6, #0
   18f94:	mov	r4, #1
   18f98:	mov	r7, r6
   18f9c:	b	18f4c <ftello64@plt+0x7cec>
   18fa0:	mov	r0, r3
   18fa4:	mov	r1, sl
   18fa8:	bl	11140 <strchr@plt>
   18fac:	cmp	r0, #0
   18fb0:	bne	18c5c <ftello64@plt+0x79fc>
   18fb4:	b	18f64 <ftello64@plt+0x7d04>
   18fb8:	ldrb	r3, [r8, #2]
   18fbc:	mov	ip, #1024	; 0x400
   18fc0:	cmp	r3, #66	; 0x42
   18fc4:	movne	r3, #1
   18fc8:	moveq	r3, #3
   18fcc:	str	r3, [sp, #12]
   18fd0:	b	18d7c <ftello64@plt+0x7b1c>
   18fd4:	lsr	r3, r7, #31
   18fd8:	adds	r6, r6, r6
   18fdc:	adc	r7, r7, r7
   18fe0:	cmp	r3, #0
   18fe4:	beq	18f4c <ftello64@plt+0x7cec>
   18fe8:	b	18f90 <ftello64@plt+0x7d30>
   18fec:	lsr	r3, r7, #23
   18ff0:	lsl	r7, r7, #9
   18ff4:	cmp	r3, #0
   18ff8:	lsl	r3, r6, #9
   18ffc:	orr	r7, r7, r6, lsr #23
   19000:	bne	18f90 <ftello64@plt+0x7d30>
   19004:	mov	r6, r3
   19008:	b	18f4c <ftello64@plt+0x7cec>
   1900c:	asr	r3, ip, #31
   19010:	mov	r2, ip
   19014:	cmp	r7, #0
   19018:	mov	r1, #0
   1901c:	strd	r2, [sp]
   19020:	bne	1942c <ftello64@plt+0x81cc>
   19024:	umull	r6, r7, r6, ip
   19028:	mov	r0, r6
   1902c:	mov	fp, r7
   19030:	cmp	r1, #0
   19034:	bne	192cc <ftello64@plt+0x806c>
   19038:	cmp	fp, #0
   1903c:	mov	lr, r1
   19040:	bne	195bc <ftello64@plt+0x835c>
   19044:	umull	r0, r1, r0, ip
   19048:	mov	r2, r0
   1904c:	mov	r3, r1
   19050:	cmp	lr, #0
   19054:	bne	192cc <ftello64@plt+0x806c>
   19058:	cmp	r3, #0
   1905c:	bne	195e4 <ftello64@plt+0x8384>
   19060:	umull	r2, r3, r2, ip
   19064:	mov	r0, r2
   19068:	mov	r1, r3
   1906c:	cmp	lr, #0
   19070:	bne	192cc <ftello64@plt+0x806c>
   19074:	cmp	r1, #0
   19078:	bne	19564 <ftello64@plt+0x8304>
   1907c:	umull	r0, r1, r0, ip
   19080:	mov	r2, r0
   19084:	mov	r3, r1
   19088:	cmp	lr, #0
   1908c:	bne	192cc <ftello64@plt+0x806c>
   19090:	cmp	r3, #0
   19094:	bne	19394 <ftello64@plt+0x8134>
   19098:	umull	r2, r3, r2, ip
   1909c:	mov	r0, r2
   190a0:	mov	r1, r3
   190a4:	cmp	lr, #0
   190a8:	bne	192cc <ftello64@plt+0x806c>
   190ac:	cmp	r1, #0
   190b0:	beq	18ef0 <ftello64@plt+0x7c90>
   190b4:	umull	r6, r7, r0, ip
   190b8:	mov	fp, lr
   190bc:	mov	sl, r7
   190c0:	umlal	sl, fp, r1, ip
   190c4:	cmp	fp, #0
   190c8:	bne	197cc <ftello64@plt+0x856c>
   190cc:	mov	r2, r6
   190d0:	mov	r3, sl
   190d4:	b	18efc <ftello64@plt+0x7c9c>
   190d8:	asr	r3, ip, #31
   190dc:	mov	r2, ip
   190e0:	cmp	r7, #0
   190e4:	mov	r1, #0
   190e8:	strd	r2, [sp]
   190ec:	bne	19450 <ftello64@plt+0x81f0>
   190f0:	umull	r6, r7, r6, ip
   190f4:	mov	r0, r6
   190f8:	mov	fp, r7
   190fc:	cmp	r1, #0
   19100:	bne	192cc <ftello64@plt+0x806c>
   19104:	cmp	fp, #0
   19108:	mov	lr, r1
   1910c:	beq	18ef0 <ftello64@plt+0x7c90>
   19110:	umull	r6, r7, r0, ip
   19114:	mov	r3, r1
   19118:	mov	r2, r7
   1911c:	umlal	r2, r3, fp, ip
   19120:	cmp	r3, #0
   19124:	strd	r2, [sp, #16]
   19128:	bne	196b0 <ftello64@plt+0x8450>
   1912c:	mov	r2, r6
   19130:	ldr	r3, [sp, #16]
   19134:	b	18efc <ftello64@plt+0x7c9c>
   19138:	asr	r3, ip, #31
   1913c:	mov	r2, ip
   19140:	cmp	r7, #0
   19144:	mov	r1, #0
   19148:	strd	r2, [sp]
   1914c:	bne	19498 <ftello64@plt+0x8238>
   19150:	umull	r6, r7, r6, ip
   19154:	mov	r2, r6
   19158:	mov	r3, r7
   1915c:	cmp	r1, #0
   19160:	bne	192cc <ftello64@plt+0x806c>
   19164:	cmp	r3, #0
   19168:	mov	lr, r1
   1916c:	beq	18ed4 <ftello64@plt+0x7c74>
   19170:	umull	r6, r7, r2, ip
   19174:	mov	fp, lr
   19178:	mov	sl, r7
   1917c:	umlal	sl, fp, r3, ip
   19180:	cmp	fp, #0
   19184:	bne	19790 <ftello64@plt+0x8530>
   19188:	mov	r0, r6
   1918c:	mov	r1, sl
   19190:	b	18ee0 <ftello64@plt+0x7c80>
   19194:	asr	r3, ip, #31
   19198:	mov	r2, ip
   1919c:	cmp	r7, #0
   191a0:	mov	r1, #0
   191a4:	strd	r2, [sp]
   191a8:	bne	19474 <ftello64@plt+0x8214>
   191ac:	umull	r6, r7, r6, ip
   191b0:	mov	sl, r6
   191b4:	mov	lr, r7
   191b8:	cmp	r1, #0
   191bc:	bne	18f90 <ftello64@plt+0x7d30>
   191c0:	cmp	lr, #0
   191c4:	mov	r7, r1
   191c8:	bne	19588 <ftello64@plt+0x8328>
   191cc:	umull	sl, fp, sl, ip
   191d0:	mov	r0, sl
   191d4:	mov	r2, fp
   191d8:	cmp	r7, #0
   191dc:	mov	r6, r0
   191e0:	mov	r7, r2
   191e4:	beq	18f4c <ftello64@plt+0x7cec>
   191e8:	b	18f90 <ftello64@plt+0x7d30>
   191ec:	asr	r3, ip, #31
   191f0:	mov	r2, ip
   191f4:	cmp	r7, #0
   191f8:	mov	r1, #0
   191fc:	strd	r2, [sp]
   19200:	bne	19408 <ftello64@plt+0x81a8>
   19204:	umull	r6, r7, r6, ip
   19208:	mov	r0, r6
   1920c:	mov	fp, r7
   19210:	cmp	r1, #0
   19214:	bne	192cc <ftello64@plt+0x806c>
   19218:	cmp	fp, #0
   1921c:	mov	lr, r1
   19220:	beq	1907c <ftello64@plt+0x7e1c>
   19224:	umull	r6, r7, r0, ip
   19228:	mov	r3, r1
   1922c:	mov	r2, r7
   19230:	umlal	r2, r3, fp, ip
   19234:	cmp	r3, #0
   19238:	strd	r2, [sp, #16]
   1923c:	bne	19720 <ftello64@plt+0x84c0>
   19240:	mov	r2, r6
   19244:	ldr	r3, [sp, #16]
   19248:	b	19088 <ftello64@plt+0x7e28>
   1924c:	lsr	r3, r7, #22
   19250:	lsl	r7, r7, #10
   19254:	cmp	r3, #0
   19258:	lsl	r3, r6, #10
   1925c:	orr	r7, r7, r6, lsr #22
   19260:	beq	19004 <ftello64@plt+0x7da4>
   19264:	b	18f90 <ftello64@plt+0x7d30>
   19268:	asr	r3, ip, #31
   1926c:	mov	r2, ip
   19270:	cmp	r7, #0
   19274:	mov	r1, #0
   19278:	strd	r2, [sp]
   1927c:	bne	193e0 <ftello64@plt+0x8180>
   19280:	umull	r6, r7, r6, ip
   19284:	mov	r2, r6
   19288:	mov	r3, r7
   1928c:	cmp	r1, #0
   19290:	bne	18f90 <ftello64@plt+0x7d30>
   19294:	cmp	r3, #0
   19298:	mov	r7, r1
   1929c:	bne	19544 <ftello64@plt+0x82e4>
   192a0:	umull	r2, r3, r2, ip
   192a4:	mov	r6, r2
   192a8:	mov	lr, r3
   192ac:	cmp	r7, #0
   192b0:	bne	18f90 <ftello64@plt+0x7d30>
   192b4:	cmp	lr, #0
   192b8:	bne	19508 <ftello64@plt+0x82a8>
   192bc:	umull	r2, r3, r6, ip
   192c0:	mov	r0, r2
   192c4:	mov	r2, r3
   192c8:	b	191d8 <ftello64@plt+0x7f78>
   192cc:	mvn	r6, #0
   192d0:	mov	r3, #1
   192d4:	mov	r7, r6
   192d8:	b	18f48 <ftello64@plt+0x7ce8>
   192dc:	umull	sl, fp, r6, ip
   192e0:	mov	r3, lr
   192e4:	mov	r2, fp
   192e8:	umlal	r2, r3, r7, ip
   192ec:	cmp	r3, #0
   192f0:	bne	196e8 <ftello64@plt+0x8488>
   192f4:	mov	r6, sl
   192f8:	mov	r7, r2
   192fc:	b	18f88 <ftello64@plt+0x7d28>
   19300:	mov	r3, #2
   19304:	mov	ip, #1000	; 0x3e8
   19308:	str	r3, [sp, #12]
   1930c:	b	18d7c <ftello64@plt+0x7b1c>
   19310:	umull	r0, r1, r6, ip
   19314:	mov	r3, r7
   19318:	mov	r2, r1
   1931c:	strd	r0, [sp, #16]
   19320:	umlal	r2, r3, lr, ip
   19324:	cmp	r3, #0
   19328:	beq	18f38 <ftello64@plt+0x7cd8>
   1932c:	ldrd	sl, [sp]
   19330:	mov	r7, #1
   19334:	ldr	r0, [sp, #16]
   19338:	ldr	r3, [sp, #20]
   1933c:	mul	r2, r6, fp
   19340:	mla	r2, lr, sl, r2
   19344:	add	r2, r2, r3
   19348:	b	18f38 <ftello64@plt+0x7cd8>
   1934c:	umull	sl, fp, r2, ip
   19350:	mov	r1, lr
   19354:	mov	r0, fp
   19358:	umlal	r0, r1, r3, ip
   1935c:	cmp	r1, #0
   19360:	bne	19640 <ftello64@plt+0x83e0>
   19364:	mov	r6, sl
   19368:	mov	lr, r0
   1936c:	b	18f1c <ftello64@plt+0x7cbc>
   19370:	umull	sl, fp, r0, ip
   19374:	mov	r7, lr
   19378:	mov	r6, fp
   1937c:	umlal	r6, r7, r1, ip
   19380:	cmp	r7, #0
   19384:	bne	197e8 <ftello64@plt+0x8588>
   19388:	mov	r2, sl
   1938c:	mov	r3, r6
   19390:	b	18efc <ftello64@plt+0x7c9c>
   19394:	umull	sl, fp, r2, ip
   19398:	mov	r7, lr
   1939c:	mov	r6, fp
   193a0:	umlal	r6, r7, r3, ip
   193a4:	cmp	r7, #0
   193a8:	bne	19678 <ftello64@plt+0x8418>
   193ac:	mov	r0, sl
   193b0:	mov	r1, r6
   193b4:	b	190a4 <ftello64@plt+0x7e44>
   193b8:	umull	sl, fp, r6, ip
   193bc:	mov	r3, r1
   193c0:	mov	r2, fp
   193c4:	umlal	r2, r3, r7, ip
   193c8:	cmp	r3, #0
   193cc:	strd	r2, [sp, #16]
   193d0:	bne	1965c <ftello64@plt+0x83fc>
   193d4:	mov	r2, sl
   193d8:	ldr	r3, [sp, #16]
   193dc:	b	18e88 <ftello64@plt+0x7c28>
   193e0:	umull	sl, fp, r6, ip
   193e4:	mov	r3, r1
   193e8:	mov	r2, fp
   193ec:	umlal	r2, r3, r7, ip
   193f0:	cmp	r3, #0
   193f4:	strd	r2, [sp, #16]
   193f8:	bne	1973c <ftello64@plt+0x84dc>
   193fc:	mov	r2, sl
   19400:	ldr	r3, [sp, #16]
   19404:	b	1928c <ftello64@plt+0x802c>
   19408:	umull	sl, fp, r6, ip
   1940c:	mov	r3, r1
   19410:	mov	r2, fp
   19414:	umlal	r2, r3, r7, ip
   19418:	cmp	r3, #0
   1941c:	bne	19608 <ftello64@plt+0x83a8>
   19420:	mov	r0, sl
   19424:	mov	fp, r2
   19428:	b	19210 <ftello64@plt+0x7fb0>
   1942c:	umull	sl, fp, r6, ip
   19430:	mov	r3, r1
   19434:	mov	r2, fp
   19438:	umlal	r2, r3, r7, ip
   1943c:	cmp	r3, #0
   19440:	bne	196cc <ftello64@plt+0x846c>
   19444:	mov	r0, sl
   19448:	mov	fp, r2
   1944c:	b	19030 <ftello64@plt+0x7dd0>
   19450:	umull	sl, fp, r6, ip
   19454:	mov	r3, r1
   19458:	mov	r2, fp
   1945c:	umlal	r2, r3, r7, ip
   19460:	cmp	r3, #0
   19464:	bne	19758 <ftello64@plt+0x84f8>
   19468:	mov	r0, sl
   1946c:	mov	fp, r2
   19470:	b	190fc <ftello64@plt+0x7e9c>
   19474:	umull	sl, fp, r6, ip
   19478:	mov	r3, r1
   1947c:	mov	r2, fp
   19480:	strd	sl, [sp, #16]
   19484:	umlal	r2, r3, r7, ip
   19488:	cmp	r3, #0
   1948c:	bne	19700 <ftello64@plt+0x84a0>
   19490:	mov	lr, r2
   19494:	b	191b8 <ftello64@plt+0x7f58>
   19498:	umull	sl, fp, r6, ip
   1949c:	mov	r3, r1
   194a0:	mov	r2, fp
   194a4:	umlal	r2, r3, r7, ip
   194a8:	cmp	r3, #0
   194ac:	strd	r2, [sp, #16]
   194b0:	bne	19804 <ftello64@plt+0x85a4>
   194b4:	mov	r2, sl
   194b8:	ldr	r3, [sp, #16]
   194bc:	b	1915c <ftello64@plt+0x7efc>
   194c0:	umull	sl, fp, r0, ip
   194c4:	mov	r7, lr
   194c8:	mov	r6, fp
   194cc:	umlal	r6, r7, r1, ip
   194d0:	cmp	r7, #0
   194d4:	bne	19820 <ftello64@plt+0x85c0>
   194d8:	mov	r2, sl
   194dc:	mov	r3, r6
   194e0:	b	18ec4 <ftello64@plt+0x7c64>
   194e4:	umull	r6, r7, r2, ip
   194e8:	mov	fp, r1
   194ec:	mov	sl, r7
   194f0:	umlal	sl, fp, r3, ip
   194f4:	cmp	fp, #0
   194f8:	bne	19694 <ftello64@plt+0x8434>
   194fc:	mov	r0, r6
   19500:	mov	r1, sl
   19504:	b	18ea8 <ftello64@plt+0x7c48>
   19508:	umull	r0, r1, r6, ip
   1950c:	mov	r3, r7
   19510:	mov	r2, r1
   19514:	strd	r0, [sp, #16]
   19518:	umlal	r2, r3, lr, ip
   1951c:	cmp	r3, #0
   19520:	beq	191d8 <ftello64@plt+0x7f78>
   19524:	ldrd	sl, [sp]
   19528:	mov	r7, #1
   1952c:	ldr	r0, [sp, #16]
   19530:	ldr	r3, [sp, #20]
   19534:	mul	r2, r6, fp
   19538:	mla	r2, lr, sl, r2
   1953c:	add	r2, r2, r3
   19540:	b	191d8 <ftello64@plt+0x7f78>
   19544:	umull	sl, fp, r2, ip
   19548:	mov	r0, fp
   1954c:	umlal	r0, r1, r3, ip
   19550:	cmp	r1, #0
   19554:	bne	1983c <ftello64@plt+0x85dc>
   19558:	mov	r6, sl
   1955c:	mov	lr, r0
   19560:	b	192ac <ftello64@plt+0x804c>
   19564:	umull	r6, r7, r0, ip
   19568:	mov	fp, lr
   1956c:	mov	sl, r7
   19570:	umlal	sl, fp, r1, ip
   19574:	cmp	fp, #0
   19578:	bne	19774 <ftello64@plt+0x8514>
   1957c:	mov	r2, r6
   19580:	mov	r3, sl
   19584:	b	19088 <ftello64@plt+0x7e28>
   19588:	umull	r0, r1, sl, ip
   1958c:	mov	r3, r7
   19590:	mov	r2, r1
   19594:	umlal	r2, r3, lr, ip
   19598:	cmp	r3, #0
   1959c:	beq	191d8 <ftello64@plt+0x7f78>
   195a0:	ldr	r3, [sp, #4]
   195a4:	mov	r7, #1
   195a8:	mul	r2, sl, r3
   195ac:	ldr	r3, [sp]
   195b0:	mla	r2, lr, r3, r2
   195b4:	add	r2, r2, r1
   195b8:	b	191d8 <ftello64@plt+0x7f78>
   195bc:	umull	r6, r7, r0, ip
   195c0:	mov	r3, r1
   195c4:	mov	r2, r7
   195c8:	umlal	r2, r3, fp, ip
   195cc:	cmp	r3, #0
   195d0:	strd	r2, [sp, #16]
   195d4:	bne	19858 <ftello64@plt+0x85f8>
   195d8:	mov	r2, r6
   195dc:	ldr	r3, [sp, #16]
   195e0:	b	19050 <ftello64@plt+0x7df0>
   195e4:	umull	sl, fp, r2, ip
   195e8:	mov	r7, lr
   195ec:	mov	r6, fp
   195f0:	umlal	r6, r7, r3, ip
   195f4:	cmp	r7, #0
   195f8:	bne	19624 <ftello64@plt+0x83c4>
   195fc:	mov	r0, sl
   19600:	mov	r1, r6
   19604:	b	1906c <ftello64@plt+0x7e0c>
   19608:	ldrd	r2, [sp]
   1960c:	mov	r0, sl
   19610:	mov	r1, #1
   19614:	mul	r6, r6, r3
   19618:	mla	r7, r2, r7, r6
   1961c:	add	fp, r7, fp
   19620:	b	19210 <ftello64@plt+0x7fb0>
   19624:	ldrd	r6, [sp]
   19628:	mov	r0, sl
   1962c:	mov	lr, #1
   19630:	mul	r2, r2, r7
   19634:	mla	r1, r3, r6, r2
   19638:	add	r1, r1, fp
   1963c:	b	1906c <ftello64@plt+0x7e0c>
   19640:	ldrd	r0, [sp]
   19644:	mov	r6, sl
   19648:	mov	r7, #1
   1964c:	mul	r2, r2, r1
   19650:	mla	lr, r3, r0, r2
   19654:	add	lr, lr, fp
   19658:	b	18f1c <ftello64@plt+0x7cbc>
   1965c:	ldm	sp, {r0, r3}
   19660:	mov	r2, sl
   19664:	mov	r1, #1
   19668:	mul	r3, r6, r3
   1966c:	mla	r3, r0, r7, r3
   19670:	add	r3, r3, fp
   19674:	b	18e88 <ftello64@plt+0x7c28>
   19678:	ldrd	r6, [sp]
   1967c:	mov	r0, sl
   19680:	mov	lr, #1
   19684:	mul	r2, r2, r7
   19688:	mla	r1, r3, r6, r2
   1968c:	add	r1, r1, fp
   19690:	b	190a4 <ftello64@plt+0x7e44>
   19694:	ldrd	sl, [sp]
   19698:	mov	r0, r6
   1969c:	mov	lr, #1
   196a0:	mul	r2, r2, fp
   196a4:	mla	r1, r3, sl, r2
   196a8:	add	r1, r1, r7
   196ac:	b	18ea8 <ftello64@plt+0x7c48>
   196b0:	ldm	sp, {r1, r3}
   196b4:	mov	r2, r6
   196b8:	mov	lr, #1
   196bc:	mul	r3, r0, r3
   196c0:	mla	r3, fp, r1, r3
   196c4:	add	r3, r3, r7
   196c8:	b	18efc <ftello64@plt+0x7c9c>
   196cc:	ldrd	r2, [sp]
   196d0:	mov	r0, sl
   196d4:	mov	r1, #1
   196d8:	mul	r6, r6, r3
   196dc:	mla	r7, r2, r7, r6
   196e0:	add	fp, r7, fp
   196e4:	b	19030 <ftello64@plt+0x7dd0>
   196e8:	mul	r3, r6, r1
   196ec:	mov	lr, #1
   196f0:	mov	r6, sl
   196f4:	mla	r7, ip, r7, r3
   196f8:	add	r7, r7, fp
   196fc:	b	18f88 <ftello64@plt+0x7d28>
   19700:	ldrd	r2, [sp]
   19704:	mov	r1, #1
   19708:	ldr	sl, [sp, #16]
   1970c:	mul	lr, r6, r3
   19710:	ldr	r3, [sp, #20]
   19714:	mla	lr, r2, r7, lr
   19718:	add	lr, lr, r3
   1971c:	b	191b8 <ftello64@plt+0x7f58>
   19720:	ldm	sp, {r1, r3}
   19724:	mov	r2, r6
   19728:	mov	lr, #1
   1972c:	mul	r3, r0, r3
   19730:	mla	r3, fp, r1, r3
   19734:	add	r3, r3, r7
   19738:	b	19088 <ftello64@plt+0x7e28>
   1973c:	ldm	sp, {r0, r3}
   19740:	mov	r2, sl
   19744:	mov	r1, #1
   19748:	mul	r3, r6, r3
   1974c:	mla	r3, r0, r7, r3
   19750:	add	r3, r3, fp
   19754:	b	1928c <ftello64@plt+0x802c>
   19758:	ldrd	r2, [sp]
   1975c:	mov	r0, sl
   19760:	mov	r1, #1
   19764:	mul	r6, r6, r3
   19768:	mla	r7, r2, r7, r6
   1976c:	add	fp, r7, fp
   19770:	b	190fc <ftello64@plt+0x7e9c>
   19774:	ldrd	sl, [sp]
   19778:	mov	r2, r6
   1977c:	mov	lr, #1
   19780:	mul	r3, r0, fp
   19784:	mla	r3, r1, sl, r3
   19788:	add	r3, r3, r7
   1978c:	b	19088 <ftello64@plt+0x7e28>
   19790:	ldrd	sl, [sp]
   19794:	mov	r0, r6
   19798:	mov	lr, #1
   1979c:	mul	r2, r2, fp
   197a0:	mla	r1, r3, sl, r2
   197a4:	add	r1, r1, r7
   197a8:	b	18ee0 <ftello64@plt+0x7c80>
   197ac:	movw	r3, #50184	; 0xc408
   197b0:	movt	r3, #1
   197b4:	movw	r1, #50196	; 0xc414
   197b8:	movt	r1, #1
   197bc:	movw	r0, #50212	; 0xc424
   197c0:	movt	r0, #1
   197c4:	mov	r2, #85	; 0x55
   197c8:	bl	11254 <__assert_fail@plt>
   197cc:	ldrd	sl, [sp]
   197d0:	mov	r2, r6
   197d4:	mov	lr, #1
   197d8:	mul	r3, r0, fp
   197dc:	mla	r3, r1, sl, r3
   197e0:	add	r3, r3, r7
   197e4:	b	18efc <ftello64@plt+0x7c9c>
   197e8:	ldrd	r6, [sp]
   197ec:	mov	r2, sl
   197f0:	mov	lr, #1
   197f4:	mul	r3, r0, r7
   197f8:	mla	r3, r1, r6, r3
   197fc:	add	r3, r3, fp
   19800:	b	18efc <ftello64@plt+0x7c9c>
   19804:	ldm	sp, {r0, r3}
   19808:	mov	r2, sl
   1980c:	mov	r1, #1
   19810:	mul	r3, r6, r3
   19814:	mla	r3, r0, r7, r3
   19818:	add	r3, r3, fp
   1981c:	b	1915c <ftello64@plt+0x7efc>
   19820:	ldrd	r6, [sp]
   19824:	mov	r2, sl
   19828:	mov	lr, #1
   1982c:	mul	r3, r0, r7
   19830:	mla	r3, r1, r6, r3
   19834:	add	r3, r3, fp
   19838:	b	18ec4 <ftello64@plt+0x7c64>
   1983c:	ldrd	r0, [sp]
   19840:	mov	r6, sl
   19844:	mov	r7, #1
   19848:	mul	r2, r2, r1
   1984c:	mla	lr, r3, r0, r2
   19850:	add	lr, lr, fp
   19854:	b	192ac <ftello64@plt+0x804c>
   19858:	ldm	sp, {r1, r3}
   1985c:	mov	r2, r6
   19860:	mov	lr, #1
   19864:	mul	r3, r0, r3
   19868:	mla	r3, fp, r1, r3
   1986c:	add	r3, r3, r7
   19870:	b	19050 <ftello64@plt+0x7df0>
   19874:	cmp	r1, #0
   19878:	cmpne	r0, #0
   1987c:	beq	198c8 <ftello64@plt+0x8668>
   19880:	strd	r4, [sp, #-16]!
   19884:	umull	r4, r5, r0, r1
   19888:	str	r6, [sp, #8]
   1988c:	str	lr, [sp, #12]
   19890:	adds	r3, r5, #0
   19894:	movne	r3, #1
   19898:	cmp	r4, #0
   1989c:	blt	198a8 <ftello64@plt+0x8648>
   198a0:	cmp	r3, #0
   198a4:	beq	198d4 <ftello64@plt+0x8674>
   198a8:	bl	1114c <__errno_location@plt>
   198ac:	mov	r3, #12
   198b0:	ldrd	r4, [sp]
   198b4:	ldr	r6, [sp, #8]
   198b8:	add	sp, sp, #12
   198bc:	str	r3, [r0]
   198c0:	mov	r0, #0
   198c4:	pop	{pc}		; (ldr pc, [sp], #4)
   198c8:	mov	r1, #1
   198cc:	mov	r0, r1
   198d0:	b	10f60 <calloc@plt>
   198d4:	ldrd	r4, [sp]
   198d8:	ldr	r6, [sp, #8]
   198dc:	ldr	lr, [sp, #12]
   198e0:	add	sp, sp, #16
   198e4:	b	10f60 <calloc@plt>
   198e8:	cmp	r0, #0
   198ec:	beq	198f8 <ftello64@plt+0x8698>
   198f0:	blt	19900 <ftello64@plt+0x86a0>
   198f4:	b	110d4 <malloc@plt>
   198f8:	mov	r0, #1
   198fc:	b	110d4 <malloc@plt>
   19900:	str	r4, [sp, #-8]!
   19904:	str	lr, [sp, #4]
   19908:	bl	1114c <__errno_location@plt>
   1990c:	mov	r3, #12
   19910:	ldr	r4, [sp]
   19914:	add	sp, sp, #4
   19918:	str	r3, [r0]
   1991c:	mov	r0, #0
   19920:	pop	{pc}		; (ldr pc, [sp], #4)
   19924:	cmp	r0, #0
   19928:	beq	19950 <ftello64@plt+0x86f0>
   1992c:	cmp	r1, #0
   19930:	str	r4, [sp, #-8]!
   19934:	str	lr, [sp, #4]
   19938:	beq	19958 <ftello64@plt+0x86f8>
   1993c:	blt	1996c <ftello64@plt+0x870c>
   19940:	ldr	r4, [sp]
   19944:	ldr	lr, [sp, #4]
   19948:	add	sp, sp, #8
   1994c:	b	11038 <realloc@plt>
   19950:	mov	r0, r1
   19954:	b	198e8 <ftello64@plt+0x8688>
   19958:	bl	19ab0 <ftello64@plt+0x8850>
   1995c:	ldr	r4, [sp]
   19960:	add	sp, sp, #4
   19964:	mov	r0, #0
   19968:	pop	{pc}		; (ldr pc, [sp], #4)
   1996c:	bl	1114c <__errno_location@plt>
   19970:	mov	r3, #12
   19974:	str	r3, [r0]
   19978:	b	1995c <ftello64@plt+0x86fc>
   1997c:	strd	r4, [sp, #-16]!
   19980:	mov	r4, r0
   19984:	str	r6, [sp, #8]
   19988:	str	lr, [sp, #12]
   1998c:	bl	110a4 <__fpending@plt>
   19990:	ldr	r5, [r4]
   19994:	mov	r6, r0
   19998:	mov	r0, r4
   1999c:	bl	125f4 <ftello64@plt+0x1394>
   199a0:	mov	r4, r0
   199a4:	and	r5, r5, #32
   199a8:	cmp	r5, #0
   199ac:	bne	199e4 <ftello64@plt+0x8784>
   199b0:	cmp	r0, #0
   199b4:	beq	199d0 <ftello64@plt+0x8770>
   199b8:	cmp	r6, #0
   199bc:	bne	199fc <ftello64@plt+0x879c>
   199c0:	bl	1114c <__errno_location@plt>
   199c4:	ldr	r4, [r0]
   199c8:	subs	r4, r4, #9
   199cc:	mvnne	r4, #0
   199d0:	mov	r0, r4
   199d4:	ldrd	r4, [sp]
   199d8:	ldr	r6, [sp, #8]
   199dc:	add	sp, sp, #12
   199e0:	pop	{pc}		; (ldr pc, [sp], #4)
   199e4:	cmp	r0, #0
   199e8:	bne	199fc <ftello64@plt+0x879c>
   199ec:	bl	1114c <__errno_location@plt>
   199f0:	str	r4, [r0]
   199f4:	mvn	r4, #0
   199f8:	b	199d0 <ftello64@plt+0x8770>
   199fc:	mvn	r4, #0
   19a00:	b	199d0 <ftello64@plt+0x8770>
   19a04:	strd	r4, [sp, #-16]!
   19a08:	mov	r5, r1
   19a0c:	str	r6, [sp, #8]
   19a10:	str	lr, [sp, #12]
   19a14:	bl	11200 <fopen64@plt>
   19a18:	subs	r4, r0, #0
   19a1c:	beq	19a2c <ftello64@plt+0x87cc>
   19a20:	bl	11188 <fileno@plt>
   19a24:	cmp	r0, #2
   19a28:	bls	19a40 <ftello64@plt+0x87e0>
   19a2c:	mov	r0, r4
   19a30:	ldrd	r4, [sp]
   19a34:	ldr	r6, [sp, #8]
   19a38:	add	sp, sp, #12
   19a3c:	pop	{pc}		; (ldr pc, [sp], #4)
   19a40:	bl	1b30c <ftello64@plt+0xa0ac>
   19a44:	subs	r6, r0, #0
   19a48:	blt	19a90 <ftello64@plt+0x8830>
   19a4c:	mov	r0, r4
   19a50:	bl	125f4 <ftello64@plt+0x1394>
   19a54:	cmp	r0, #0
   19a58:	bne	19a70 <ftello64@plt+0x8810>
   19a5c:	mov	r1, r5
   19a60:	mov	r0, r6
   19a64:	bl	10f54 <fdopen@plt>
   19a68:	subs	r4, r0, #0
   19a6c:	bne	19a2c <ftello64@plt+0x87cc>
   19a70:	bl	1114c <__errno_location@plt>
   19a74:	mov	r5, r0
   19a78:	mov	r0, r6
   19a7c:	ldr	r6, [r5]
   19a80:	mov	r4, #0
   19a84:	bl	11248 <close@plt>
   19a88:	str	r6, [r5]
   19a8c:	b	19a2c <ftello64@plt+0x87cc>
   19a90:	bl	1114c <__errno_location@plt>
   19a94:	mov	r5, r0
   19a98:	mov	r0, r4
   19a9c:	ldr	r6, [r5]
   19aa0:	mov	r4, #0
   19aa4:	bl	125f4 <ftello64@plt+0x1394>
   19aa8:	str	r6, [r5]
   19aac:	b	19a2c <ftello64@plt+0x87cc>
   19ab0:	strd	r4, [sp, #-12]!
   19ab4:	mov	r5, r0
   19ab8:	str	lr, [sp, #8]
   19abc:	sub	sp, sp, #12
   19ac0:	bl	1114c <__errno_location@plt>
   19ac4:	mov	r4, r0
   19ac8:	mov	r2, #0
   19acc:	ldr	r3, [r4]
   19ad0:	mov	r0, r5
   19ad4:	str	r2, [r4]
   19ad8:	str	r3, [sp]
   19adc:	str	r3, [sp, #4]
   19ae0:	bl	10fa8 <free@plt>
   19ae4:	ldr	r3, [r4]
   19ae8:	add	r2, sp, #8
   19aec:	clz	r3, r3
   19af0:	lsr	r3, r3, #5
   19af4:	add	r3, r2, r3, lsl #2
   19af8:	ldr	r3, [r3, #-8]
   19afc:	str	r3, [r4]
   19b00:	add	sp, sp, #12
   19b04:	ldrd	r4, [sp]
   19b08:	add	sp, sp, #8
   19b0c:	pop	{pc}		; (ldr pc, [sp], #4)
   19b10:	ror	r0, r0, #3
   19b14:	udiv	r3, r0, r1
   19b18:	mls	r0, r3, r1, r0
   19b1c:	bx	lr
   19b20:	sub	r0, r1, r0
   19b24:	clz	r0, r0
   19b28:	lsr	r0, r0, #5
   19b2c:	bx	lr
   19b30:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19b34:	mov	r5, r1
   19b38:	strd	r6, [sp, #8]
   19b3c:	mov	r6, r0
   19b40:	mov	r7, r3
   19b44:	mov	r0, r1
   19b48:	strd	r8, [sp, #16]
   19b4c:	strd	sl, [sp, #24]
   19b50:	mov	fp, r2
   19b54:	str	lr, [sp, #32]
   19b58:	sub	sp, sp, #4
   19b5c:	ldr	r1, [r6, #8]
   19b60:	ldr	r3, [r6, #24]
   19b64:	blx	r3
   19b68:	ldr	r3, [r6, #8]
   19b6c:	cmp	r0, r3
   19b70:	bcs	19c8c <ftello64@plt+0x8a2c>
   19b74:	ldr	r8, [r6]
   19b78:	lsl	r9, r0, #3
   19b7c:	mov	sl, r0
   19b80:	add	r4, r8, r9
   19b84:	str	r4, [fp]
   19b88:	ldr	r1, [r8, r0, lsl #3]
   19b8c:	cmp	r1, #0
   19b90:	beq	19c84 <ftello64@plt+0x8a24>
   19b94:	cmp	r1, r5
   19b98:	beq	19c4c <ftello64@plt+0x89ec>
   19b9c:	mov	r0, r5
   19ba0:	ldr	r3, [r6, #28]
   19ba4:	blx	r3
   19ba8:	cmp	r0, #0
   19bac:	bne	19c48 <ftello64@plt+0x89e8>
   19bb0:	ldr	r3, [r4, #4]
   19bb4:	cmp	r3, #0
   19bb8:	beq	19c84 <ftello64@plt+0x8a24>
   19bbc:	ldr	r1, [r3]
   19bc0:	cmp	r5, r1
   19bc4:	bne	19be8 <ftello64@plt+0x8988>
   19bc8:	b	19c04 <ftello64@plt+0x89a4>
   19bcc:	ldr	r4, [r4, #4]
   19bd0:	ldr	r3, [r4, #4]
   19bd4:	cmp	r3, #0
   19bd8:	beq	19c84 <ftello64@plt+0x8a24>
   19bdc:	ldr	r1, [r3]
   19be0:	cmp	r1, r5
   19be4:	beq	19c04 <ftello64@plt+0x89a4>
   19be8:	mov	r0, r5
   19bec:	ldr	r3, [r6, #28]
   19bf0:	blx	r3
   19bf4:	cmp	r0, #0
   19bf8:	beq	19bcc <ftello64@plt+0x896c>
   19bfc:	ldr	r3, [r4, #4]
   19c00:	ldr	r1, [r3]
   19c04:	cmp	r7, #0
   19c08:	beq	19c28 <ftello64@plt+0x89c8>
   19c0c:	ldr	r0, [r3, #4]
   19c10:	mov	r2, #0
   19c14:	str	r0, [r4, #4]
   19c18:	str	r2, [r3]
   19c1c:	ldr	r2, [r6, #36]	; 0x24
   19c20:	str	r2, [r3, #4]
   19c24:	str	r3, [r6, #36]	; 0x24
   19c28:	mov	r0, r1
   19c2c:	add	sp, sp, #4
   19c30:	ldrd	r4, [sp]
   19c34:	ldrd	r6, [sp, #8]
   19c38:	ldrd	r8, [sp, #16]
   19c3c:	ldrd	sl, [sp, #24]
   19c40:	add	sp, sp, #32
   19c44:	pop	{pc}		; (ldr pc, [sp], #4)
   19c48:	ldr	r1, [r8, sl, lsl #3]
   19c4c:	cmp	r7, #0
   19c50:	beq	19c28 <ftello64@plt+0x89c8>
   19c54:	ldr	r0, [r4, #4]
   19c58:	cmp	r0, #0
   19c5c:	streq	r0, [r8, sl, lsl #3]
   19c60:	beq	19c28 <ftello64@plt+0x89c8>
   19c64:	ldrd	r2, [r0]
   19c68:	mov	ip, #0
   19c6c:	strd	r2, [r8, r9]
   19c70:	str	ip, [r0]
   19c74:	ldr	r3, [r6, #36]	; 0x24
   19c78:	str	r3, [r0, #4]
   19c7c:	str	r0, [r6, #36]	; 0x24
   19c80:	b	19c28 <ftello64@plt+0x89c8>
   19c84:	mov	r1, #0
   19c88:	b	19c28 <ftello64@plt+0x89c8>
   19c8c:	bl	1123c <abort@plt>
   19c90:	strd	r4, [sp, #-32]!	; 0xffffffe0
   19c94:	ldr	r3, [r1, #4]
   19c98:	strd	r6, [sp, #8]
   19c9c:	ldr	r6, [r1]
   19ca0:	strd	r8, [sp, #16]
   19ca4:	str	sl, [sp, #24]
   19ca8:	str	lr, [sp, #28]
   19cac:	cmp	r6, r3
   19cb0:	bcs	19d90 <ftello64@plt+0x8b30>
   19cb4:	mov	r8, r2
   19cb8:	mov	r5, r0
   19cbc:	mov	r7, r1
   19cc0:	add	r6, r6, #8
   19cc4:	mov	r9, #0
   19cc8:	b	19cd8 <ftello64@plt+0x8a78>
   19ccc:	cmp	r3, r6
   19cd0:	add	r6, r6, #8
   19cd4:	bls	19d90 <ftello64@plt+0x8b30>
   19cd8:	ldr	sl, [r6, #-8]
   19cdc:	cmp	sl, #0
   19ce0:	beq	19ccc <ftello64@plt+0x8a6c>
   19ce4:	ldr	r4, [r6, #-4]
   19ce8:	cmp	r4, #0
   19cec:	beq	19d74 <ftello64@plt+0x8b14>
   19cf0:	ldr	r1, [r5, #8]
   19cf4:	b	19d10 <ftello64@plt+0x8ab0>
   19cf8:	ldr	r3, [ip, #4]
   19cfc:	cmp	r2, #0
   19d00:	str	r3, [r4, #4]
   19d04:	str	r4, [ip, #4]
   19d08:	mov	r4, r2
   19d0c:	beq	19d70 <ftello64@plt+0x8b10>
   19d10:	ldr	sl, [r4]
   19d14:	ldr	r3, [r5, #24]
   19d18:	mov	r0, sl
   19d1c:	blx	r3
   19d20:	ldr	r1, [r5, #8]
   19d24:	cmp	r0, r1
   19d28:	bcs	19e44 <ftello64@plt+0x8be4>
   19d2c:	ldr	r3, [r5]
   19d30:	ldr	r2, [r4, #4]
   19d34:	ldr	lr, [r3, r0, lsl #3]
   19d38:	add	ip, r3, r0, lsl #3
   19d3c:	cmp	lr, #0
   19d40:	bne	19cf8 <ftello64@plt+0x8a98>
   19d44:	ldr	ip, [r5, #12]
   19d48:	cmp	r2, #0
   19d4c:	str	sl, [r3, r0, lsl #3]
   19d50:	add	ip, ip, #1
   19d54:	str	ip, [r5, #12]
   19d58:	str	lr, [r4]
   19d5c:	ldr	r3, [r5, #36]	; 0x24
   19d60:	str	r3, [r4, #4]
   19d64:	str	r4, [r5, #36]	; 0x24
   19d68:	mov	r4, r2
   19d6c:	bne	19d10 <ftello64@plt+0x8ab0>
   19d70:	ldr	sl, [r6, #-8]
   19d74:	cmp	r8, #0
   19d78:	str	r9, [r6, #-4]
   19d7c:	beq	19dac <ftello64@plt+0x8b4c>
   19d80:	ldr	r3, [r7, #4]
   19d84:	cmp	r3, r6
   19d88:	add	r6, r6, #8
   19d8c:	bhi	19cd8 <ftello64@plt+0x8a78>
   19d90:	mov	r0, #1
   19d94:	ldrd	r4, [sp]
   19d98:	ldrd	r6, [sp, #8]
   19d9c:	ldrd	r8, [sp, #16]
   19da0:	ldr	sl, [sp, #24]
   19da4:	add	sp, sp, #28
   19da8:	pop	{pc}		; (ldr pc, [sp], #4)
   19dac:	mov	r0, sl
   19db0:	ldr	r1, [r5, #8]
   19db4:	ldr	r3, [r5, #24]
   19db8:	blx	r3
   19dbc:	ldr	r3, [r5, #8]
   19dc0:	cmp	r0, r3
   19dc4:	bcs	19e44 <ftello64@plt+0x8be4>
   19dc8:	ldr	r3, [r5]
   19dcc:	ldr	r2, [r3, r0, lsl #3]
   19dd0:	add	r4, r3, r0, lsl #3
   19dd4:	cmp	r2, #0
   19dd8:	beq	19e18 <ftello64@plt+0x8bb8>
   19ddc:	ldr	r0, [r5, #36]	; 0x24
   19de0:	cmp	r0, #0
   19de4:	beq	19e2c <ftello64@plt+0x8bcc>
   19de8:	ldr	r3, [r0, #4]
   19dec:	str	r3, [r5, #36]	; 0x24
   19df0:	ldr	r3, [r4, #4]
   19df4:	str	sl, [r0]
   19df8:	str	r3, [r0, #4]
   19dfc:	str	r0, [r4, #4]
   19e00:	ldr	r2, [r7, #12]
   19e04:	str	r9, [r6, #-8]
   19e08:	ldr	r3, [r7, #4]
   19e0c:	sub	r2, r2, #1
   19e10:	str	r2, [r7, #12]
   19e14:	b	19ccc <ftello64@plt+0x8a6c>
   19e18:	ldr	r2, [r5, #12]
   19e1c:	str	sl, [r3, r0, lsl #3]
   19e20:	add	r2, r2, #1
   19e24:	str	r2, [r5, #12]
   19e28:	b	19e00 <ftello64@plt+0x8ba0>
   19e2c:	mov	r0, #8
   19e30:	bl	198e8 <ftello64@plt+0x8688>
   19e34:	cmp	r0, #0
   19e38:	bne	19df0 <ftello64@plt+0x8b90>
   19e3c:	mov	r0, r8
   19e40:	b	19d94 <ftello64@plt+0x8b34>
   19e44:	bl	1123c <abort@plt>
   19e48:	ldr	r0, [r0, #8]
   19e4c:	bx	lr
   19e50:	ldr	r0, [r0, #12]
   19e54:	bx	lr
   19e58:	ldr	r0, [r0, #16]
   19e5c:	bx	lr
   19e60:	ldm	r0, {r1, r3}
   19e64:	cmp	r1, r3
   19e68:	bcs	19edc <ftello64@plt+0x8c7c>
   19e6c:	sub	ip, r3, #1
   19e70:	add	r3, r1, #16
   19e74:	sub	ip, ip, r1
   19e78:	mov	r0, #0
   19e7c:	bic	ip, ip, #7
   19e80:	add	r1, r1, #8
   19e84:	add	ip, ip, r3
   19e88:	b	19e98 <ftello64@plt+0x8c38>
   19e8c:	add	r1, r1, #8
   19e90:	cmp	r1, ip
   19e94:	beq	19ed8 <ftello64@plt+0x8c78>
   19e98:	ldr	r3, [r1, #-8]
   19e9c:	cmp	r3, #0
   19ea0:	beq	19e8c <ftello64@plt+0x8c2c>
   19ea4:	ldr	r3, [r1, #-4]
   19ea8:	mov	r2, #1
   19eac:	cmp	r3, #0
   19eb0:	beq	19ec4 <ftello64@plt+0x8c64>
   19eb4:	ldr	r3, [r3, #4]
   19eb8:	add	r2, r2, #1
   19ebc:	cmp	r3, #0
   19ec0:	bne	19eb4 <ftello64@plt+0x8c54>
   19ec4:	cmp	r0, r2
   19ec8:	add	r1, r1, #8
   19ecc:	movcc	r0, r2
   19ed0:	cmp	r1, ip
   19ed4:	bne	19e98 <ftello64@plt+0x8c38>
   19ed8:	bx	lr
   19edc:	mov	r0, #0
   19ee0:	bx	lr
   19ee4:	ldm	r0, {r1, r3}
   19ee8:	push	{lr}		; (str lr, [sp, #-4]!)
   19eec:	cmp	r1, r3
   19ef0:	bcs	19f84 <ftello64@plt+0x8d24>
   19ef4:	sub	ip, r3, #1
   19ef8:	mov	r2, #0
   19efc:	sub	ip, ip, r1
   19f00:	add	r3, r1, #16
   19f04:	bic	ip, ip, #7
   19f08:	add	r1, r1, #8
   19f0c:	add	ip, ip, r3
   19f10:	mov	lr, r2
   19f14:	b	19f24 <ftello64@plt+0x8cc4>
   19f18:	add	r1, r1, #8
   19f1c:	cmp	r1, ip
   19f20:	beq	19f60 <ftello64@plt+0x8d00>
   19f24:	ldr	r3, [r1, #-8]
   19f28:	cmp	r3, #0
   19f2c:	beq	19f18 <ftello64@plt+0x8cb8>
   19f30:	ldr	r3, [r1, #-4]
   19f34:	add	lr, lr, #1
   19f38:	add	r2, r2, #1
   19f3c:	cmp	r3, #0
   19f40:	beq	19f18 <ftello64@plt+0x8cb8>
   19f44:	ldr	r3, [r3, #4]
   19f48:	add	r2, r2, #1
   19f4c:	cmp	r3, #0
   19f50:	bne	19f44 <ftello64@plt+0x8ce4>
   19f54:	add	r1, r1, #8
   19f58:	cmp	r1, ip
   19f5c:	bne	19f24 <ftello64@plt+0x8cc4>
   19f60:	ldr	r3, [r0, #12]
   19f64:	cmp	r3, lr
   19f68:	movne	r0, #0
   19f6c:	bne	19f80 <ftello64@plt+0x8d20>
   19f70:	ldr	r0, [r0, #16]
   19f74:	sub	r0, r0, r2
   19f78:	clz	r0, r0
   19f7c:	lsr	r0, r0, #5
   19f80:	pop	{pc}		; (ldr pc, [sp], #4)
   19f84:	mov	r2, #0
   19f88:	mov	lr, r2
   19f8c:	b	19f60 <ftello64@plt+0x8d00>
   19f90:	strd	r4, [sp, #-20]!	; 0xffffffec
   19f94:	mov	r4, r1
   19f98:	ldr	r2, [r0]
   19f9c:	ldr	r1, [r0, #4]
   19fa0:	ldr	r3, [r0, #16]
   19fa4:	strd	r6, [sp, #8]
   19fa8:	str	lr, [sp, #16]
   19fac:	sub	sp, sp, #12
   19fb0:	cmp	r2, r1
   19fb4:	ldrd	r6, [r0, #8]
   19fb8:	bcs	1a0b8 <ftello64@plt+0x8e58>
   19fbc:	sub	ip, r1, #1
   19fc0:	add	r1, r2, #16
   19fc4:	sub	ip, ip, r2
   19fc8:	add	r0, r2, #8
   19fcc:	bic	ip, ip, #7
   19fd0:	mov	r5, #0
   19fd4:	add	ip, ip, r1
   19fd8:	b	19fe8 <ftello64@plt+0x8d88>
   19fdc:	add	r0, r0, #8
   19fe0:	cmp	r0, ip
   19fe4:	beq	1a028 <ftello64@plt+0x8dc8>
   19fe8:	ldr	r2, [r0, #-8]
   19fec:	cmp	r2, #0
   19ff0:	beq	19fdc <ftello64@plt+0x8d7c>
   19ff4:	ldr	r2, [r0, #-4]
   19ff8:	mov	r1, #1
   19ffc:	cmp	r2, #0
   1a000:	beq	1a014 <ftello64@plt+0x8db4>
   1a004:	ldr	r2, [r2, #4]
   1a008:	add	r1, r1, #1
   1a00c:	cmp	r2, #0
   1a010:	bne	1a004 <ftello64@plt+0x8da4>
   1a014:	cmp	r5, r1
   1a018:	add	r0, r0, #8
   1a01c:	movcc	r5, r1
   1a020:	cmp	r0, ip
   1a024:	bne	19fe8 <ftello64@plt+0x8d88>
   1a028:	mov	r1, #1
   1a02c:	mov	r0, r4
   1a030:	movw	r2, #50272	; 0xc460
   1a034:	movt	r2, #1
   1a038:	bl	11194 <__fprintf_chk@plt>
   1a03c:	mov	r3, r6
   1a040:	mov	r1, #1
   1a044:	mov	r0, r4
   1a048:	movw	r2, #50296	; 0xc478
   1a04c:	movt	r2, #1
   1a050:	bl	11194 <__fprintf_chk@plt>
   1a054:	vmov	s15, r7
   1a058:	mov	r3, r7
   1a05c:	mov	r1, #1
   1a060:	vldr	d5, [pc, #88]	; 1a0c0 <ftello64@plt+0x8e60>
   1a064:	mov	r0, r4
   1a068:	movw	r2, #50320	; 0xc490
   1a06c:	movt	r2, #1
   1a070:	vcvt.f64.u32	d6, s15
   1a074:	vmov	s15, r6
   1a078:	vmul.f64	d6, d6, d5
   1a07c:	vcvt.f64.u32	d7, s15
   1a080:	vdiv.f64	d5, d6, d7
   1a084:	vstr	d5, [sp]
   1a088:	bl	11194 <__fprintf_chk@plt>
   1a08c:	mov	r3, r5
   1a090:	mov	r0, r4
   1a094:	movw	r2, #50356	; 0xc4b4
   1a098:	movt	r2, #1
   1a09c:	mov	r1, #1
   1a0a0:	add	sp, sp, #12
   1a0a4:	ldrd	r4, [sp]
   1a0a8:	ldrd	r6, [sp, #8]
   1a0ac:	ldr	lr, [sp, #16]
   1a0b0:	add	sp, sp, #20
   1a0b4:	b	11194 <__fprintf_chk@plt>
   1a0b8:	mov	r5, #0
   1a0bc:	b	1a028 <ftello64@plt+0x8dc8>
   1a0c0:	andeq	r0, r0, r0
   1a0c4:	subsmi	r0, r9, r0
   1a0c8:	strd	r4, [sp, #-16]!
   1a0cc:	mov	r5, r1
   1a0d0:	str	r6, [sp, #8]
   1a0d4:	mov	r6, r0
   1a0d8:	mov	r0, r1
   1a0dc:	str	lr, [sp, #12]
   1a0e0:	ldr	r1, [r6, #8]
   1a0e4:	ldr	r3, [r6, #24]
   1a0e8:	blx	r3
   1a0ec:	ldr	r3, [r6, #8]
   1a0f0:	cmp	r0, r3
   1a0f4:	bcs	1a164 <ftello64@plt+0x8f04>
   1a0f8:	ldr	r4, [r6]
   1a0fc:	ldr	r1, [r4, r0, lsl #3]
   1a100:	add	r4, r4, r0, lsl #3
   1a104:	cmp	r1, #0
   1a108:	beq	1a144 <ftello64@plt+0x8ee4>
   1a10c:	cmp	r1, r5
   1a110:	bne	1a124 <ftello64@plt+0x8ec4>
   1a114:	b	1a148 <ftello64@plt+0x8ee8>
   1a118:	ldr	r1, [r4]
   1a11c:	cmp	r5, r1
   1a120:	beq	1a148 <ftello64@plt+0x8ee8>
   1a124:	mov	r0, r5
   1a128:	ldr	r3, [r6, #28]
   1a12c:	blx	r3
   1a130:	cmp	r0, #0
   1a134:	bne	1a15c <ftello64@plt+0x8efc>
   1a138:	ldr	r4, [r4, #4]
   1a13c:	cmp	r4, #0
   1a140:	bne	1a118 <ftello64@plt+0x8eb8>
   1a144:	mov	r1, #0
   1a148:	ldrd	r4, [sp]
   1a14c:	mov	r0, r1
   1a150:	ldr	r6, [sp, #8]
   1a154:	add	sp, sp, #12
   1a158:	pop	{pc}		; (ldr pc, [sp], #4)
   1a15c:	ldr	r1, [r4]
   1a160:	b	1a148 <ftello64@plt+0x8ee8>
   1a164:	bl	1123c <abort@plt>
   1a168:	ldr	r3, [r0, #16]
   1a16c:	cmp	r3, #0
   1a170:	beq	1a1c4 <ftello64@plt+0x8f64>
   1a174:	ldr	r3, [r0]
   1a178:	ldr	r2, [r0, #4]
   1a17c:	cmp	r3, r2
   1a180:	bcs	1a1b8 <ftello64@plt+0x8f58>
   1a184:	ldr	r0, [r3]
   1a188:	cmp	r0, #0
   1a18c:	bxne	lr
   1a190:	sub	r2, r2, #1
   1a194:	sub	r2, r2, r3
   1a198:	bic	r2, r2, #7
   1a19c:	add	r2, r3, r2
   1a1a0:	b	1a1b0 <ftello64@plt+0x8f50>
   1a1a4:	ldr	r0, [r3, #8]!
   1a1a8:	cmp	r0, #0
   1a1ac:	bxne	lr
   1a1b0:	cmp	r3, r2
   1a1b4:	bne	1a1a4 <ftello64@plt+0x8f44>
   1a1b8:	str	r4, [sp, #-8]!
   1a1bc:	str	lr, [sp, #4]
   1a1c0:	bl	1123c <abort@plt>
   1a1c4:	mov	r0, r3
   1a1c8:	bx	lr
   1a1cc:	strd	r4, [sp, #-16]!
   1a1d0:	mov	r5, r0
   1a1d4:	mov	r4, r1
   1a1d8:	mov	r0, r1
   1a1dc:	ldr	r1, [r5, #8]
   1a1e0:	ldr	r3, [r5, #24]
   1a1e4:	str	r6, [sp, #8]
   1a1e8:	str	lr, [sp, #12]
   1a1ec:	blx	r3
   1a1f0:	ldr	r3, [r5, #8]
   1a1f4:	cmp	r0, r3
   1a1f8:	bcs	1a260 <ftello64@plt+0x9000>
   1a1fc:	ldr	r2, [r5]
   1a200:	add	r2, r2, r0, lsl #3
   1a204:	mov	r3, r2
   1a208:	b	1a214 <ftello64@plt+0x8fb4>
   1a20c:	cmp	r3, #0
   1a210:	beq	1a22c <ftello64@plt+0x8fcc>
   1a214:	ldm	r3, {r1, r3}
   1a218:	cmp	r1, r4
   1a21c:	bne	1a20c <ftello64@plt+0x8fac>
   1a220:	cmp	r3, #0
   1a224:	ldrne	r0, [r3]
   1a228:	bne	1a250 <ftello64@plt+0x8ff0>
   1a22c:	ldr	r3, [r5, #4]
   1a230:	b	1a240 <ftello64@plt+0x8fe0>
   1a234:	ldr	r0, [r2]
   1a238:	cmp	r0, #0
   1a23c:	bne	1a250 <ftello64@plt+0x8ff0>
   1a240:	add	r2, r2, #8
   1a244:	cmp	r3, r2
   1a248:	bhi	1a234 <ftello64@plt+0x8fd4>
   1a24c:	mov	r0, #0
   1a250:	ldrd	r4, [sp]
   1a254:	ldr	r6, [sp, #8]
   1a258:	add	sp, sp, #12
   1a25c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a260:	bl	1123c <abort@plt>
   1a264:	strd	r4, [sp, #-16]!
   1a268:	mov	r3, #0
   1a26c:	ldr	r5, [r0]
   1a270:	str	r6, [sp, #8]
   1a274:	str	lr, [sp, #12]
   1a278:	ldr	lr, [r0, #4]
   1a27c:	cmp	lr, r5
   1a280:	bls	1a29c <ftello64@plt+0x903c>
   1a284:	ldr	ip, [r5]
   1a288:	cmp	ip, #0
   1a28c:	bne	1a2b0 <ftello64@plt+0x9050>
   1a290:	add	r5, r5, #8
   1a294:	cmp	r5, lr
   1a298:	bcc	1a284 <ftello64@plt+0x9024>
   1a29c:	ldrd	r4, [sp]
   1a2a0:	mov	r0, r3
   1a2a4:	ldr	r6, [sp, #8]
   1a2a8:	add	sp, sp, #12
   1a2ac:	pop	{pc}		; (ldr pc, [sp], #4)
   1a2b0:	cmp	r2, r3
   1a2b4:	bls	1a29c <ftello64@plt+0x903c>
   1a2b8:	str	ip, [r1, r3, lsl #2]
   1a2bc:	add	r4, r3, #1
   1a2c0:	lsl	lr, r3, #2
   1a2c4:	ldr	ip, [r5, #4]
   1a2c8:	cmp	ip, #0
   1a2cc:	beq	1a32c <ftello64@plt+0x90cc>
   1a2d0:	cmp	r2, r4
   1a2d4:	bls	1a320 <ftello64@plt+0x90c0>
   1a2d8:	ldr	r6, [ip]
   1a2dc:	add	r3, r3, #2
   1a2e0:	str	r6, [r1, r4, lsl #2]
   1a2e4:	ldr	ip, [ip, #4]
   1a2e8:	cmp	ip, #0
   1a2ec:	beq	1a318 <ftello64@plt+0x90b8>
   1a2f0:	add	lr, lr, #4
   1a2f4:	add	lr, r1, lr
   1a2f8:	cmp	r2, r3
   1a2fc:	add	r3, r3, #1
   1a300:	beq	1a324 <ftello64@plt+0x90c4>
   1a304:	ldr	r4, [ip]
   1a308:	str	r4, [lr, #4]!
   1a30c:	ldr	ip, [ip, #4]
   1a310:	cmp	ip, #0
   1a314:	bne	1a2f8 <ftello64@plt+0x9098>
   1a318:	ldr	lr, [r0, #4]
   1a31c:	b	1a290 <ftello64@plt+0x9030>
   1a320:	mov	r2, r4
   1a324:	mov	r3, r2
   1a328:	b	1a29c <ftello64@plt+0x903c>
   1a32c:	mov	r3, r4
   1a330:	ldr	lr, [r0, #4]
   1a334:	b	1a290 <ftello64@plt+0x9030>
   1a338:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1a33c:	ldr	r3, [r0, #4]
   1a340:	strd	r6, [sp, #8]
   1a344:	strd	r8, [sp, #16]
   1a348:	ldr	r8, [r0]
   1a34c:	str	sl, [sp, #24]
   1a350:	str	lr, [sp, #28]
   1a354:	cmp	r3, r8
   1a358:	bls	1a3d4 <ftello64@plt+0x9174>
   1a35c:	mov	r7, r2
   1a360:	mov	r6, r1
   1a364:	mov	r9, r0
   1a368:	mov	r5, #0
   1a36c:	ldr	r0, [r8]
   1a370:	cmp	r0, #0
   1a374:	bne	1a3a0 <ftello64@plt+0x9140>
   1a378:	add	r8, r8, #8
   1a37c:	cmp	r8, r3
   1a380:	bcc	1a36c <ftello64@plt+0x910c>
   1a384:	mov	r0, r5
   1a388:	ldrd	r4, [sp]
   1a38c:	ldrd	r6, [sp, #8]
   1a390:	ldrd	r8, [sp, #16]
   1a394:	ldr	sl, [sp, #24]
   1a398:	add	sp, sp, #28
   1a39c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a3a0:	mov	r4, r8
   1a3a4:	b	1a3ac <ftello64@plt+0x914c>
   1a3a8:	ldr	r0, [r4]
   1a3ac:	mov	r1, r7
   1a3b0:	blx	r6
   1a3b4:	cmp	r0, #0
   1a3b8:	beq	1a384 <ftello64@plt+0x9124>
   1a3bc:	ldr	r4, [r4, #4]
   1a3c0:	add	r5, r5, #1
   1a3c4:	cmp	r4, #0
   1a3c8:	bne	1a3a8 <ftello64@plt+0x9148>
   1a3cc:	ldr	r3, [r9, #4]
   1a3d0:	b	1a378 <ftello64@plt+0x9118>
   1a3d4:	mov	r5, #0
   1a3d8:	b	1a384 <ftello64@plt+0x9124>
   1a3dc:	ldrb	r2, [r0]
   1a3e0:	cmp	r2, #0
   1a3e4:	beq	1a410 <ftello64@plt+0x91b0>
   1a3e8:	mov	r3, #0
   1a3ec:	rsb	r3, r3, r3, lsl #5
   1a3f0:	add	r3, r3, r2
   1a3f4:	ldrb	r2, [r0, #1]!
   1a3f8:	udiv	ip, r3, r1
   1a3fc:	cmp	r2, #0
   1a400:	mls	r3, r1, ip, r3
   1a404:	bne	1a3ec <ftello64@plt+0x918c>
   1a408:	mov	r0, r3
   1a40c:	bx	lr
   1a410:	mov	r3, r2
   1a414:	mov	r0, r3
   1a418:	bx	lr
   1a41c:	movw	r3, #50252	; 0xc44c
   1a420:	movt	r3, #1
   1a424:	strd	r4, [sp, #-8]!
   1a428:	ldrd	r4, [r3]
   1a42c:	ldr	r1, [r3, #16]
   1a430:	ldrd	r2, [r3, #8]
   1a434:	strd	r4, [r0]
   1a438:	ldrd	r4, [sp]
   1a43c:	add	sp, sp, #8
   1a440:	strd	r2, [r0, #8]
   1a444:	str	r1, [r0, #16]
   1a448:	bx	lr
   1a44c:	cmp	r2, #0
   1a450:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a454:	movw	r4, #39696	; 0x9b10
   1a458:	movt	r4, #1
   1a45c:	movne	r4, r2
   1a460:	strd	r6, [sp, #8]
   1a464:	cmp	r3, #0
   1a468:	str	r8, [sp, #16]
   1a46c:	mov	r8, r0
   1a470:	mov	r0, #40	; 0x28
   1a474:	movw	r5, #39712	; 0x9b20
   1a478:	movt	r5, #1
   1a47c:	mov	r7, r1
   1a480:	str	lr, [sp, #20]
   1a484:	movne	r5, r3
   1a488:	bl	198e8 <ftello64@plt+0x8688>
   1a48c:	subs	r6, r0, #0
   1a490:	beq	1a4d4 <ftello64@plt+0x9274>
   1a494:	cmp	r7, #0
   1a498:	movw	r3, #50252	; 0xc44c
   1a49c:	movt	r3, #1
   1a4a0:	beq	1a560 <ftello64@plt+0x9300>
   1a4a4:	cmp	r7, r3
   1a4a8:	str	r7, [r6, #20]
   1a4ac:	beq	1a564 <ftello64@plt+0x9304>
   1a4b0:	vldr	s14, [pc, #456]	; 1a680 <ftello64@plt+0x9420>
   1a4b4:	vldr	s15, [r7, #8]
   1a4b8:	vcmpe.f32	s15, s14
   1a4bc:	vmrs	APSR_nzcv, fpscr
   1a4c0:	bgt	1a4ec <ftello64@plt+0x928c>
   1a4c4:	str	r3, [r6, #20]
   1a4c8:	mov	r0, r6
   1a4cc:	mov	r6, #0
   1a4d0:	bl	19ab0 <ftello64@plt+0x8850>
   1a4d4:	mov	r0, r6
   1a4d8:	ldrd	r4, [sp]
   1a4dc:	ldrd	r6, [sp, #8]
   1a4e0:	ldr	r8, [sp, #16]
   1a4e4:	add	sp, sp, #20
   1a4e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1a4ec:	vldr	s13, [pc, #400]	; 1a684 <ftello64@plt+0x9424>
   1a4f0:	vcmpe.f32	s15, s13
   1a4f4:	vmrs	APSR_nzcv, fpscr
   1a4f8:	bpl	1a4c4 <ftello64@plt+0x9264>
   1a4fc:	vldr	s13, [pc, #388]	; 1a688 <ftello64@plt+0x9428>
   1a500:	vldr	s12, [r7, #12]
   1a504:	vcmpe.f32	s12, s13
   1a508:	vmrs	APSR_nzcv, fpscr
   1a50c:	ble	1a4c4 <ftello64@plt+0x9264>
   1a510:	vldr	s13, [r7]
   1a514:	vcmpe.f32	s13, #0.0
   1a518:	vmrs	APSR_nzcv, fpscr
   1a51c:	blt	1a4c4 <ftello64@plt+0x9264>
   1a520:	vadd.f32	s14, s13, s14
   1a524:	vldr	s13, [r7, #4]
   1a528:	vcmpe.f32	s14, s13
   1a52c:	vmrs	APSR_nzcv, fpscr
   1a530:	bpl	1a4c4 <ftello64@plt+0x9264>
   1a534:	vldr	s12, [pc, #336]	; 1a68c <ftello64@plt+0x942c>
   1a538:	vcmpe.f32	s13, s12
   1a53c:	vmrs	APSR_nzcv, fpscr
   1a540:	bhi	1a4c4 <ftello64@plt+0x9264>
   1a544:	vcmpe.f32	s15, s14
   1a548:	vmrs	APSR_nzcv, fpscr
   1a54c:	ble	1a4c4 <ftello64@plt+0x9264>
   1a550:	ldrb	r3, [r7, #16]
   1a554:	cmp	r3, #0
   1a558:	bne	1a58c <ftello64@plt+0x932c>
   1a55c:	b	1a568 <ftello64@plt+0x9308>
   1a560:	str	r3, [r6, #20]
   1a564:	vldr	s15, [pc, #292]	; 1a690 <ftello64@plt+0x9430>
   1a568:	vmov	s14, r8
   1a56c:	vldr	s13, [pc, #288]	; 1a694 <ftello64@plt+0x9434>
   1a570:	vcvt.f32.u32	s12, s14
   1a574:	vdiv.f32	s14, s12, s15
   1a578:	vcmpe.f32	s14, s13
   1a57c:	vmrs	APSR_nzcv, fpscr
   1a580:	bge	1a614 <ftello64@plt+0x93b4>
   1a584:	vcvt.u32.f32	s15, s14
   1a588:	vmov	r8, s15
   1a58c:	cmp	r8, #10
   1a590:	movcs	r3, r8
   1a594:	movcc	r3, #10
   1a598:	orr	r3, r3, #1
   1a59c:	cmn	r3, #1
   1a5a0:	beq	1a614 <ftello64@plt+0x93b4>
   1a5a4:	movw	lr, #43691	; 0xaaab
   1a5a8:	movt	lr, #43690	; 0xaaaa
   1a5ac:	umull	r1, r2, lr, r3
   1a5b0:	cmp	r3, #9
   1a5b4:	lsr	r2, r2, #1
   1a5b8:	add	r2, r2, r2, lsl #1
   1a5bc:	sub	r2, r3, r2
   1a5c0:	bls	1a600 <ftello64@plt+0x93a0>
   1a5c4:	cmp	r2, #0
   1a5c8:	beq	1a608 <ftello64@plt+0x93a8>
   1a5cc:	mov	ip, #16
   1a5d0:	mov	r0, #9
   1a5d4:	mov	r1, #3
   1a5d8:	b	1a5e4 <ftello64@plt+0x9384>
   1a5dc:	cmp	r2, #0
   1a5e0:	beq	1a608 <ftello64@plt+0x93a8>
   1a5e4:	add	r1, r1, #2
   1a5e8:	add	r0, r0, ip
   1a5ec:	cmp	r0, r3
   1a5f0:	add	ip, ip, #8
   1a5f4:	udiv	r2, r3, r1
   1a5f8:	mls	r2, r1, r2, r3
   1a5fc:	bcc	1a5dc <ftello64@plt+0x937c>
   1a600:	cmp	r2, #0
   1a604:	bne	1a620 <ftello64@plt+0x93c0>
   1a608:	add	r3, r3, #2
   1a60c:	cmn	r3, #1
   1a610:	bne	1a5ac <ftello64@plt+0x934c>
   1a614:	mov	r3, #0
   1a618:	str	r3, [r6, #8]
   1a61c:	b	1a4c8 <ftello64@plt+0x9268>
   1a620:	lsrs	r2, r3, #30
   1a624:	movne	r7, #1
   1a628:	moveq	r7, #0
   1a62c:	tst	r3, #536870912	; 0x20000000
   1a630:	bne	1a614 <ftello64@plt+0x93b4>
   1a634:	cmp	r7, #0
   1a638:	bne	1a614 <ftello64@plt+0x93b4>
   1a63c:	mov	r0, r3
   1a640:	mov	r1, #8
   1a644:	str	r3, [r6, #8]
   1a648:	bl	19874 <ftello64@plt+0x8614>
   1a64c:	cmp	r0, #0
   1a650:	str	r0, [r6]
   1a654:	beq	1a4c8 <ftello64@plt+0x9268>
   1a658:	ldr	r3, [r6, #8]
   1a65c:	str	r7, [r6, #12]
   1a660:	str	r7, [r6, #16]
   1a664:	strd	r4, [r6, #24]
   1a668:	str	r7, [r6, #36]	; 0x24
   1a66c:	add	r0, r0, r3, lsl #3
   1a670:	ldr	r3, [sp, #24]
   1a674:	str	r0, [r6, #4]
   1a678:	str	r3, [r6, #32]
   1a67c:	b	1a4d4 <ftello64@plt+0x9274>
   1a680:	stclcc	12, cr12, [ip, #820]	; 0x334
   1a684:	svccc	0x00666666
   1a688:	svccc	0x008ccccd
   1a68c:	svccc	0x00800000
   1a690:	svccc	0x004ccccd
   1a694:	svcmi	0x00800000
   1a698:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a69c:	mov	r5, r0
   1a6a0:	ldr	r2, [r0, #4]
   1a6a4:	strd	r6, [sp, #8]
   1a6a8:	ldr	r6, [r0]
   1a6ac:	str	r8, [sp, #16]
   1a6b0:	str	lr, [sp, #20]
   1a6b4:	cmp	r6, r2
   1a6b8:	addcc	r6, r6, #8
   1a6bc:	movcc	r7, #0
   1a6c0:	bcc	1a6d4 <ftello64@plt+0x9474>
   1a6c4:	b	1a748 <ftello64@plt+0x94e8>
   1a6c8:	cmp	r2, r6
   1a6cc:	add	r6, r6, #8
   1a6d0:	bls	1a748 <ftello64@plt+0x94e8>
   1a6d4:	ldr	r3, [r6, #-8]
   1a6d8:	cmp	r3, #0
   1a6dc:	beq	1a6c8 <ftello64@plt+0x9468>
   1a6e0:	ldr	r4, [r6, #-4]
   1a6e4:	ldr	r3, [r5, #32]
   1a6e8:	cmp	r4, #0
   1a6ec:	beq	1a720 <ftello64@plt+0x94c0>
   1a6f0:	cmp	r3, #0
   1a6f4:	beq	1a768 <ftello64@plt+0x9508>
   1a6f8:	ldr	r0, [r4]
   1a6fc:	blx	r3
   1a700:	ldr	r1, [r4, #4]
   1a704:	ldr	r3, [r5, #32]
   1a708:	ldr	r2, [r5, #36]	; 0x24
   1a70c:	str	r7, [r4]
   1a710:	str	r2, [r4, #4]
   1a714:	str	r4, [r5, #36]	; 0x24
   1a718:	subs	r4, r1, #0
   1a71c:	bne	1a6f0 <ftello64@plt+0x9490>
   1a720:	cmp	r3, #0
   1a724:	beq	1a730 <ftello64@plt+0x94d0>
   1a728:	ldr	r0, [r6, #-8]
   1a72c:	blx	r3
   1a730:	str	r7, [r6, #-8]
   1a734:	str	r7, [r6, #-4]
   1a738:	ldr	r2, [r5, #4]
   1a73c:	cmp	r2, r6
   1a740:	add	r6, r6, #8
   1a744:	bhi	1a6d4 <ftello64@plt+0x9474>
   1a748:	mov	r3, #0
   1a74c:	ldrd	r6, [sp, #8]
   1a750:	ldr	r8, [sp, #16]
   1a754:	str	r3, [r5, #12]
   1a758:	str	r3, [r5, #16]
   1a75c:	ldrd	r4, [sp]
   1a760:	add	sp, sp, #20
   1a764:	pop	{pc}		; (ldr pc, [sp], #4)
   1a768:	ldr	r2, [r5, #36]	; 0x24
   1a76c:	str	r7, [r4]
   1a770:	ldr	r3, [r4, #4]
   1a774:	str	r2, [r4, #4]
   1a778:	mov	r2, r4
   1a77c:	str	r2, [r5, #36]	; 0x24
   1a780:	subs	r4, r3, #0
   1a784:	bne	1a76c <ftello64@plt+0x950c>
   1a788:	b	1a730 <ftello64@plt+0x94d0>
   1a78c:	strd	r4, [sp, #-16]!
   1a790:	ldr	r2, [r0, #32]
   1a794:	ldr	r5, [r0]
   1a798:	ldr	r3, [r0, #4]
   1a79c:	cmp	r2, #0
   1a7a0:	str	r6, [sp, #8]
   1a7a4:	mov	r6, r0
   1a7a8:	str	lr, [sp, #12]
   1a7ac:	beq	1a814 <ftello64@plt+0x95b4>
   1a7b0:	ldr	r2, [r0, #16]
   1a7b4:	cmp	r2, #0
   1a7b8:	beq	1a814 <ftello64@plt+0x95b4>
   1a7bc:	cmp	r5, r3
   1a7c0:	bcc	1a7d4 <ftello64@plt+0x9574>
   1a7c4:	b	1a848 <ftello64@plt+0x95e8>
   1a7c8:	add	r5, r5, #8
   1a7cc:	cmp	r5, r3
   1a7d0:	bcs	1a810 <ftello64@plt+0x95b0>
   1a7d4:	ldr	r0, [r5]
   1a7d8:	cmp	r0, #0
   1a7dc:	beq	1a7c8 <ftello64@plt+0x9568>
   1a7e0:	mov	r4, r5
   1a7e4:	b	1a7ec <ftello64@plt+0x958c>
   1a7e8:	ldr	r0, [r4]
   1a7ec:	ldr	r3, [r6, #32]
   1a7f0:	blx	r3
   1a7f4:	ldr	r4, [r4, #4]
   1a7f8:	cmp	r4, #0
   1a7fc:	bne	1a7e8 <ftello64@plt+0x9588>
   1a800:	ldr	r3, [r6, #4]
   1a804:	add	r5, r5, #8
   1a808:	cmp	r5, r3
   1a80c:	bcc	1a7d4 <ftello64@plt+0x9574>
   1a810:	ldr	r5, [r6]
   1a814:	cmp	r3, r5
   1a818:	bls	1a848 <ftello64@plt+0x95e8>
   1a81c:	ldr	r0, [r5, #4]
   1a820:	cmp	r0, #0
   1a824:	beq	1a83c <ftello64@plt+0x95dc>
   1a828:	ldr	r4, [r0, #4]
   1a82c:	bl	19ab0 <ftello64@plt+0x8850>
   1a830:	subs	r0, r4, #0
   1a834:	bne	1a828 <ftello64@plt+0x95c8>
   1a838:	ldr	r3, [r6, #4]
   1a83c:	add	r5, r5, #8
   1a840:	cmp	r5, r3
   1a844:	bcc	1a81c <ftello64@plt+0x95bc>
   1a848:	ldr	r0, [r6, #36]	; 0x24
   1a84c:	cmp	r0, #0
   1a850:	beq	1a864 <ftello64@plt+0x9604>
   1a854:	ldr	r4, [r0, #4]
   1a858:	bl	19ab0 <ftello64@plt+0x8850>
   1a85c:	subs	r0, r4, #0
   1a860:	bne	1a854 <ftello64@plt+0x95f4>
   1a864:	ldr	r0, [r6]
   1a868:	bl	19ab0 <ftello64@plt+0x8850>
   1a86c:	mov	r0, r6
   1a870:	ldrd	r4, [sp]
   1a874:	ldr	r6, [sp, #8]
   1a878:	ldr	lr, [sp, #12]
   1a87c:	add	sp, sp, #16
   1a880:	b	19ab0 <ftello64@plt+0x8850>
   1a884:	ldr	r3, [r0, #20]
   1a888:	strd	r4, [sp, #-20]!	; 0xffffffec
   1a88c:	mov	r5, r0
   1a890:	ldrb	r2, [r3, #16]
   1a894:	strd	r6, [sp, #8]
   1a898:	str	lr, [sp, #16]
   1a89c:	sub	sp, sp, #44	; 0x2c
   1a8a0:	cmp	r2, #0
   1a8a4:	bne	1a8d0 <ftello64@plt+0x9670>
   1a8a8:	vmov	s15, r1
   1a8ac:	vldr	s12, [r3, #8]
   1a8b0:	vldr	s13, [pc, #444]	; 1aa74 <ftello64@plt+0x9814>
   1a8b4:	vcvt.f32.u32	s15, s15
   1a8b8:	vdiv.f32	s14, s15, s12
   1a8bc:	vcmpe.f32	s14, s13
   1a8c0:	vmrs	APSR_nzcv, fpscr
   1a8c4:	vcvtlt.u32.f32	s15, s14
   1a8c8:	vmovlt	r1, s15
   1a8cc:	bge	1a954 <ftello64@plt+0x96f4>
   1a8d0:	cmp	r1, #10
   1a8d4:	movcc	r1, #10
   1a8d8:	orr	r4, r1, #1
   1a8dc:	cmn	r4, #1
   1a8e0:	beq	1a954 <ftello64@plt+0x96f4>
   1a8e4:	movw	ip, #43691	; 0xaaab
   1a8e8:	movt	ip, #43690	; 0xaaaa
   1a8ec:	umull	r2, r3, ip, r4
   1a8f0:	cmp	r4, #9
   1a8f4:	lsr	r3, r3, #1
   1a8f8:	add	r3, r3, r3, lsl #1
   1a8fc:	sub	r3, r4, r3
   1a900:	bls	1a940 <ftello64@plt+0x96e0>
   1a904:	cmp	r3, #0
   1a908:	beq	1a948 <ftello64@plt+0x96e8>
   1a90c:	mov	r0, #16
   1a910:	mov	r1, #9
   1a914:	mov	r2, #3
   1a918:	b	1a928 <ftello64@plt+0x96c8>
   1a91c:	cmp	r3, #0
   1a920:	add	r0, r0, #8
   1a924:	beq	1a948 <ftello64@plt+0x96e8>
   1a928:	add	r2, r2, #2
   1a92c:	add	r1, r1, r0
   1a930:	cmp	r1, r4
   1a934:	udiv	r3, r4, r2
   1a938:	mls	r3, r2, r3, r4
   1a93c:	bcc	1a91c <ftello64@plt+0x96bc>
   1a940:	cmp	r3, #0
   1a944:	bne	1a970 <ftello64@plt+0x9710>
   1a948:	add	r4, r4, #2
   1a94c:	cmn	r4, #1
   1a950:	bne	1a8ec <ftello64@plt+0x968c>
   1a954:	mov	r4, #0
   1a958:	mov	r0, r4
   1a95c:	add	sp, sp, #44	; 0x2c
   1a960:	ldrd	r4, [sp]
   1a964:	ldrd	r6, [sp, #8]
   1a968:	add	sp, sp, #16
   1a96c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a970:	lsrs	r3, r4, #30
   1a974:	movne	r6, #1
   1a978:	moveq	r6, #0
   1a97c:	tst	r4, #536870912	; 0x20000000
   1a980:	bne	1a954 <ftello64@plt+0x96f4>
   1a984:	cmp	r6, #0
   1a988:	bne	1a954 <ftello64@plt+0x96f4>
   1a98c:	ldr	r3, [r5, #8]
   1a990:	cmp	r3, r4
   1a994:	beq	1aa3c <ftello64@plt+0x97dc>
   1a998:	mov	r1, #8
   1a99c:	mov	r0, r4
   1a9a0:	bl	19874 <ftello64@plt+0x8614>
   1a9a4:	cmp	r0, #0
   1a9a8:	str	r0, [sp]
   1a9ac:	beq	1a954 <ftello64@plt+0x96f4>
   1a9b0:	add	r3, r0, r4, lsl #3
   1a9b4:	ldr	r7, [r5, #20]
   1a9b8:	mov	r2, r6
   1a9bc:	mov	r0, sp
   1a9c0:	mov	r1, r5
   1a9c4:	ldr	lr, [r5, #28]
   1a9c8:	stmib	sp, {r3, r4, r6}
   1a9cc:	ldr	r4, [r5, #24]
   1a9d0:	strd	r6, [sp, #16]
   1a9d4:	ldr	ip, [r5, #32]
   1a9d8:	ldr	r3, [r5, #36]	; 0x24
   1a9dc:	str	r4, [sp, #24]
   1a9e0:	str	lr, [sp, #28]
   1a9e4:	str	ip, [sp, #32]
   1a9e8:	str	r3, [sp, #36]	; 0x24
   1a9ec:	bl	19c90 <ftello64@plt+0x8a30>
   1a9f0:	subs	r4, r0, #0
   1a9f4:	bne	1aa44 <ftello64@plt+0x97e4>
   1a9f8:	ldr	r3, [sp, #36]	; 0x24
   1a9fc:	mov	r2, #1
   1aa00:	mov	r1, sp
   1aa04:	mov	r0, r5
   1aa08:	str	r3, [r5, #36]	; 0x24
   1aa0c:	bl	19c90 <ftello64@plt+0x8a30>
   1aa10:	cmp	r0, #0
   1aa14:	beq	1aa70 <ftello64@plt+0x9810>
   1aa18:	mov	r1, sp
   1aa1c:	mov	r0, r5
   1aa20:	mov	r2, r4
   1aa24:	bl	19c90 <ftello64@plt+0x8a30>
   1aa28:	cmp	r0, #0
   1aa2c:	beq	1aa70 <ftello64@plt+0x9810>
   1aa30:	ldr	r0, [sp]
   1aa34:	bl	19ab0 <ftello64@plt+0x8850>
   1aa38:	b	1a958 <ftello64@plt+0x96f8>
   1aa3c:	mov	r4, #1
   1aa40:	b	1a958 <ftello64@plt+0x96f8>
   1aa44:	ldr	r0, [r5]
   1aa48:	bl	19ab0 <ftello64@plt+0x8850>
   1aa4c:	ldrd	r2, [sp]
   1aa50:	ldr	r1, [sp, #8]
   1aa54:	strd	r2, [r5]
   1aa58:	ldr	r2, [sp, #12]
   1aa5c:	str	r1, [r5, #8]
   1aa60:	ldr	r3, [sp, #36]	; 0x24
   1aa64:	str	r2, [r5, #12]
   1aa68:	str	r3, [r5, #36]	; 0x24
   1aa6c:	b	1a958 <ftello64@plt+0x96f8>
   1aa70:	bl	1123c <abort@plt>
   1aa74:	svcmi	0x00800000
   1aa78:	strd	r4, [sp, #-16]!
   1aa7c:	str	r6, [sp, #8]
   1aa80:	subs	r6, r1, #0
   1aa84:	str	lr, [sp, #12]
   1aa88:	sub	sp, sp, #8
   1aa8c:	beq	1ac18 <ftello64@plt+0x99b8>
   1aa90:	mov	r3, #0
   1aa94:	mov	r5, r2
   1aa98:	add	r2, sp, #4
   1aa9c:	mov	r4, r0
   1aaa0:	bl	19b30 <ftello64@plt+0x88d0>
   1aaa4:	subs	r3, r0, #0
   1aaa8:	beq	1aad4 <ftello64@plt+0x9874>
   1aaac:	cmp	r5, #0
   1aab0:	moveq	r0, r5
   1aab4:	beq	1aac0 <ftello64@plt+0x9860>
   1aab8:	mov	r0, #0
   1aabc:	str	r3, [r5]
   1aac0:	add	sp, sp, #8
   1aac4:	ldrd	r4, [sp]
   1aac8:	ldr	r6, [sp, #8]
   1aacc:	add	sp, sp, #12
   1aad0:	pop	{pc}		; (ldr pc, [sp], #4)
   1aad4:	vldr	s15, [r4, #8]
   1aad8:	vldr	s14, [r4, #12]
   1aadc:	ldr	r3, [r4, #20]
   1aae0:	vcvt.f32.u32	s15, s15
   1aae4:	vcvt.f32.u32	s14, s14
   1aae8:	vldr	s13, [r3, #8]
   1aaec:	vmul.f32	s12, s13, s15
   1aaf0:	vcmpe.f32	s14, s12
   1aaf4:	vmrs	APSR_nzcv, fpscr
   1aaf8:	bgt	1ab40 <ftello64@plt+0x98e0>
   1aafc:	ldr	r2, [sp, #4]
   1ab00:	ldr	r3, [r2]
   1ab04:	cmp	r3, #0
   1ab08:	beq	1ac44 <ftello64@plt+0x99e4>
   1ab0c:	ldr	r3, [r4, #36]	; 0x24
   1ab10:	cmp	r3, #0
   1ab14:	beq	1ac68 <ftello64@plt+0x9a08>
   1ab18:	ldr	r1, [r3, #4]
   1ab1c:	str	r1, [r4, #36]	; 0x24
   1ab20:	ldr	r1, [r4, #16]
   1ab24:	mov	r0, #1
   1ab28:	ldr	ip, [r2, #4]
   1ab2c:	add	r1, r1, r0
   1ab30:	stm	r3, {r6, ip}
   1ab34:	str	r3, [r2, #4]
   1ab38:	str	r1, [r4, #16]
   1ab3c:	b	1aac0 <ftello64@plt+0x9860>
   1ab40:	movw	r2, #50252	; 0xc44c
   1ab44:	movt	r2, #1
   1ab48:	cmp	r3, r2
   1ab4c:	beq	1ac80 <ftello64@plt+0x9a20>
   1ab50:	vldr	s12, [pc, #320]	; 1ac98 <ftello64@plt+0x9a38>
   1ab54:	vcmpe.f32	s13, s12
   1ab58:	vmrs	APSR_nzcv, fpscr
   1ab5c:	ble	1ac1c <ftello64@plt+0x99bc>
   1ab60:	vldr	s11, [pc, #308]	; 1ac9c <ftello64@plt+0x9a3c>
   1ab64:	vcmpe.f32	s13, s11
   1ab68:	vmrs	APSR_nzcv, fpscr
   1ab6c:	bpl	1ac1c <ftello64@plt+0x99bc>
   1ab70:	vldr	s10, [pc, #296]	; 1aca0 <ftello64@plt+0x9a40>
   1ab74:	vldr	s11, [r3, #12]
   1ab78:	vcmpe.f32	s11, s10
   1ab7c:	vmrs	APSR_nzcv, fpscr
   1ab80:	ble	1ac1c <ftello64@plt+0x99bc>
   1ab84:	vldr	s10, [r3]
   1ab88:	vcmpe.f32	s10, #0.0
   1ab8c:	vmrs	APSR_nzcv, fpscr
   1ab90:	blt	1ac1c <ftello64@plt+0x99bc>
   1ab94:	vadd.f32	s12, s10, s12
   1ab98:	vldr	s10, [r3, #4]
   1ab9c:	vcmpe.f32	s12, s10
   1aba0:	vmrs	APSR_nzcv, fpscr
   1aba4:	bpl	1ac1c <ftello64@plt+0x99bc>
   1aba8:	vldr	s9, [pc, #244]	; 1aca4 <ftello64@plt+0x9a44>
   1abac:	vcmpe.f32	s10, s9
   1abb0:	vmrs	APSR_nzcv, fpscr
   1abb4:	bhi	1ac1c <ftello64@plt+0x99bc>
   1abb8:	vcmpe.f32	s13, s12
   1abbc:	vmrs	APSR_nzcv, fpscr
   1abc0:	ble	1ac1c <ftello64@plt+0x99bc>
   1abc4:	ldrb	r3, [r3, #16]
   1abc8:	vmul.f32	s15, s15, s11
   1abcc:	cmp	r3, #0
   1abd0:	beq	1ac3c <ftello64@plt+0x99dc>
   1abd4:	vldr	s14, [pc, #204]	; 1aca8 <ftello64@plt+0x9a48>
   1abd8:	vcmpe.f32	s15, s14
   1abdc:	vmrs	APSR_nzcv, fpscr
   1abe0:	bge	1ac78 <ftello64@plt+0x9a18>
   1abe4:	vcvt.u32.f32	s15, s15
   1abe8:	mov	r0, r4
   1abec:	vmov	r1, s15
   1abf0:	bl	1a884 <ftello64@plt+0x9624>
   1abf4:	cmp	r0, #0
   1abf8:	beq	1ac78 <ftello64@plt+0x9a18>
   1abfc:	add	r2, sp, #4
   1ac00:	mov	r3, #0
   1ac04:	mov	r1, r6
   1ac08:	mov	r0, r4
   1ac0c:	bl	19b30 <ftello64@plt+0x88d0>
   1ac10:	cmp	r0, #0
   1ac14:	beq	1aafc <ftello64@plt+0x989c>
   1ac18:	bl	1123c <abort@plt>
   1ac1c:	vldr	s13, [pc, #136]	; 1acac <ftello64@plt+0x9a4c>
   1ac20:	str	r2, [r4, #20]
   1ac24:	vmul.f32	s12, s15, s13
   1ac28:	vcmpe.f32	s14, s12
   1ac2c:	vmrs	APSR_nzcv, fpscr
   1ac30:	ble	1aafc <ftello64@plt+0x989c>
   1ac34:	vldr	s14, [pc, #116]	; 1acb0 <ftello64@plt+0x9a50>
   1ac38:	vmul.f32	s15, s15, s14
   1ac3c:	vmul.f32	s15, s15, s13
   1ac40:	b	1abd4 <ftello64@plt+0x9974>
   1ac44:	ldr	r1, [r4, #12]
   1ac48:	mov	r0, #1
   1ac4c:	ldr	r3, [r4, #16]
   1ac50:	str	r6, [r2]
   1ac54:	add	r2, r1, r0
   1ac58:	add	r3, r3, r0
   1ac5c:	str	r2, [r4, #12]
   1ac60:	str	r3, [r4, #16]
   1ac64:	b	1aac0 <ftello64@plt+0x9860>
   1ac68:	mov	r0, #8
   1ac6c:	bl	198e8 <ftello64@plt+0x8688>
   1ac70:	subs	r3, r0, #0
   1ac74:	bne	1ac90 <ftello64@plt+0x9a30>
   1ac78:	mvn	r0, #0
   1ac7c:	b	1aac0 <ftello64@plt+0x9860>
   1ac80:	vldr	s14, [pc, #40]	; 1acb0 <ftello64@plt+0x9a50>
   1ac84:	vldr	s13, [pc, #32]	; 1acac <ftello64@plt+0x9a4c>
   1ac88:	vmul.f32	s15, s15, s14
   1ac8c:	b	1ac3c <ftello64@plt+0x99dc>
   1ac90:	ldr	r2, [sp, #4]
   1ac94:	b	1ab20 <ftello64@plt+0x98c0>
   1ac98:	stclcc	12, cr12, [ip, #820]	; 0x334
   1ac9c:	svccc	0x00666666
   1aca0:	svccc	0x008ccccd
   1aca4:	svccc	0x00800000
   1aca8:	svcmi	0x00800000
   1acac:	svccc	0x004ccccd
   1acb0:	svccc	0x00b4fdf4
   1acb4:	strd	r4, [sp, #-16]!
   1acb8:	str	r6, [sp, #8]
   1acbc:	subs	r6, r1, #0
   1acc0:	str	lr, [sp, #12]
   1acc4:	sub	sp, sp, #8
   1acc8:	beq	1ae44 <ftello64@plt+0x9be4>
   1accc:	mov	r3, #0
   1acd0:	add	r2, sp, #4
   1acd4:	mov	r4, r0
   1acd8:	bl	19b30 <ftello64@plt+0x88d0>
   1acdc:	subs	r5, r0, #0
   1ace0:	beq	1acfc <ftello64@plt+0x9a9c>
   1ace4:	mov	r0, r5
   1ace8:	add	sp, sp, #8
   1acec:	ldrd	r4, [sp]
   1acf0:	ldr	r6, [sp, #8]
   1acf4:	add	sp, sp, #12
   1acf8:	pop	{pc}		; (ldr pc, [sp], #4)
   1acfc:	vldr	s15, [r4, #8]
   1ad00:	vldr	s14, [r4, #12]
   1ad04:	ldr	r3, [r4, #20]
   1ad08:	vcvt.f32.u32	s15, s15
   1ad0c:	vcvt.f32.u32	s14, s14
   1ad10:	vldr	s13, [r3, #8]
   1ad14:	vmul.f32	s12, s13, s15
   1ad18:	vcmpe.f32	s14, s12
   1ad1c:	vmrs	APSR_nzcv, fpscr
   1ad20:	bgt	1ad6c <ftello64@plt+0x9b0c>
   1ad24:	ldr	r3, [sp, #4]
   1ad28:	ldr	r2, [r3]
   1ad2c:	cmp	r2, #0
   1ad30:	beq	1ae70 <ftello64@plt+0x9c10>
   1ad34:	ldr	r0, [r4, #36]	; 0x24
   1ad38:	cmp	r0, #0
   1ad3c:	beq	1ae94 <ftello64@plt+0x9c34>
   1ad40:	ldr	r2, [r0, #4]
   1ad44:	str	r2, [r4, #36]	; 0x24
   1ad48:	ldr	r2, [r4, #16]
   1ad4c:	mov	r5, r6
   1ad50:	ldr	r1, [r3, #4]
   1ad54:	str	r6, [r0]
   1ad58:	add	r2, r2, #1
   1ad5c:	str	r1, [r0, #4]
   1ad60:	str	r0, [r3, #4]
   1ad64:	str	r2, [r4, #16]
   1ad68:	b	1ace4 <ftello64@plt+0x9a84>
   1ad6c:	movw	r2, #50252	; 0xc44c
   1ad70:	movt	r2, #1
   1ad74:	cmp	r3, r2
   1ad78:	beq	1aeac <ftello64@plt+0x9c4c>
   1ad7c:	vldr	s12, [pc, #312]	; 1aebc <ftello64@plt+0x9c5c>
   1ad80:	vcmpe.f32	s13, s12
   1ad84:	vmrs	APSR_nzcv, fpscr
   1ad88:	ble	1ae48 <ftello64@plt+0x9be8>
   1ad8c:	vldr	s11, [pc, #300]	; 1aec0 <ftello64@plt+0x9c60>
   1ad90:	vcmpe.f32	s13, s11
   1ad94:	vmrs	APSR_nzcv, fpscr
   1ad98:	bpl	1ae48 <ftello64@plt+0x9be8>
   1ad9c:	vldr	s10, [pc, #288]	; 1aec4 <ftello64@plt+0x9c64>
   1ada0:	vldr	s11, [r3, #12]
   1ada4:	vcmpe.f32	s11, s10
   1ada8:	vmrs	APSR_nzcv, fpscr
   1adac:	ble	1ae48 <ftello64@plt+0x9be8>
   1adb0:	vldr	s10, [r3]
   1adb4:	vcmpe.f32	s10, #0.0
   1adb8:	vmrs	APSR_nzcv, fpscr
   1adbc:	blt	1ae48 <ftello64@plt+0x9be8>
   1adc0:	vadd.f32	s12, s10, s12
   1adc4:	vldr	s10, [r3, #4]
   1adc8:	vcmpe.f32	s12, s10
   1adcc:	vmrs	APSR_nzcv, fpscr
   1add0:	bpl	1ae48 <ftello64@plt+0x9be8>
   1add4:	vldr	s9, [pc, #236]	; 1aec8 <ftello64@plt+0x9c68>
   1add8:	vcmpe.f32	s10, s9
   1addc:	vmrs	APSR_nzcv, fpscr
   1ade0:	bhi	1ae48 <ftello64@plt+0x9be8>
   1ade4:	vcmpe.f32	s13, s12
   1ade8:	vmrs	APSR_nzcv, fpscr
   1adec:	ble	1ae48 <ftello64@plt+0x9be8>
   1adf0:	ldrb	r3, [r3, #16]
   1adf4:	vmul.f32	s15, s15, s11
   1adf8:	cmp	r3, #0
   1adfc:	beq	1ae68 <ftello64@plt+0x9c08>
   1ae00:	vldr	s14, [pc, #196]	; 1aecc <ftello64@plt+0x9c6c>
   1ae04:	vcmpe.f32	s15, s14
   1ae08:	vmrs	APSR_nzcv, fpscr
   1ae0c:	bge	1ace4 <ftello64@plt+0x9a84>
   1ae10:	vcvt.u32.f32	s15, s15
   1ae14:	mov	r0, r4
   1ae18:	vmov	r1, s15
   1ae1c:	bl	1a884 <ftello64@plt+0x9624>
   1ae20:	cmp	r0, #0
   1ae24:	beq	1ace4 <ftello64@plt+0x9a84>
   1ae28:	add	r2, sp, #4
   1ae2c:	mov	r3, #0
   1ae30:	mov	r1, r6
   1ae34:	mov	r0, r4
   1ae38:	bl	19b30 <ftello64@plt+0x88d0>
   1ae3c:	cmp	r0, #0
   1ae40:	beq	1ad24 <ftello64@plt+0x9ac4>
   1ae44:	bl	1123c <abort@plt>
   1ae48:	vldr	s13, [pc, #128]	; 1aed0 <ftello64@plt+0x9c70>
   1ae4c:	str	r2, [r4, #20]
   1ae50:	vmul.f32	s12, s15, s13
   1ae54:	vcmpe.f32	s14, s12
   1ae58:	vmrs	APSR_nzcv, fpscr
   1ae5c:	ble	1ad24 <ftello64@plt+0x9ac4>
   1ae60:	vldr	s14, [pc, #108]	; 1aed4 <ftello64@plt+0x9c74>
   1ae64:	vmul.f32	s15, s15, s14
   1ae68:	vmul.f32	s15, s15, s13
   1ae6c:	b	1ae00 <ftello64@plt+0x9ba0>
   1ae70:	ldr	r2, [r4, #12]
   1ae74:	mov	r5, r6
   1ae78:	str	r6, [r3]
   1ae7c:	ldr	r3, [r4, #16]
   1ae80:	add	r2, r2, #1
   1ae84:	add	r3, r3, #1
   1ae88:	str	r2, [r4, #12]
   1ae8c:	str	r3, [r4, #16]
   1ae90:	b	1ace4 <ftello64@plt+0x9a84>
   1ae94:	mov	r0, #8
   1ae98:	bl	198e8 <ftello64@plt+0x8688>
   1ae9c:	cmp	r0, #0
   1aea0:	beq	1ace4 <ftello64@plt+0x9a84>
   1aea4:	ldr	r3, [sp, #4]
   1aea8:	b	1ad48 <ftello64@plt+0x9ae8>
   1aeac:	vldr	s14, [pc, #32]	; 1aed4 <ftello64@plt+0x9c74>
   1aeb0:	vldr	s13, [pc, #24]	; 1aed0 <ftello64@plt+0x9c70>
   1aeb4:	vmul.f32	s15, s15, s14
   1aeb8:	b	1ae68 <ftello64@plt+0x9c08>
   1aebc:	stclcc	12, cr12, [ip, #820]	; 0x334
   1aec0:	svccc	0x00666666
   1aec4:	svccc	0x008ccccd
   1aec8:	svccc	0x00800000
   1aecc:	svcmi	0x00800000
   1aed0:	svccc	0x004ccccd
   1aed4:	svccc	0x00b4fdf4
   1aed8:	strd	r4, [sp, #-16]!
   1aedc:	mov	r3, #1
   1aee0:	mov	r4, r0
   1aee4:	str	r6, [sp, #8]
   1aee8:	str	lr, [sp, #12]
   1aeec:	sub	sp, sp, #8
   1aef0:	add	r2, sp, #4
   1aef4:	bl	19b30 <ftello64@plt+0x88d0>
   1aef8:	subs	r5, r0, #0
   1aefc:	beq	1af1c <ftello64@plt+0x9cbc>
   1af00:	ldr	r2, [sp, #4]
   1af04:	ldr	r3, [r4, #16]
   1af08:	ldr	r2, [r2]
   1af0c:	sub	r3, r3, #1
   1af10:	str	r3, [r4, #16]
   1af14:	cmp	r2, #0
   1af18:	beq	1af34 <ftello64@plt+0x9cd4>
   1af1c:	mov	r0, r5
   1af20:	add	sp, sp, #8
   1af24:	ldrd	r4, [sp]
   1af28:	ldr	r6, [sp, #8]
   1af2c:	add	sp, sp, #12
   1af30:	pop	{pc}		; (ldr pc, [sp], #4)
   1af34:	vldr	s15, [r4, #8]
   1af38:	ldr	r3, [r4, #12]
   1af3c:	ldr	r2, [r4, #20]
   1af40:	vcvt.f32.u32	s15, s15
   1af44:	sub	r3, r3, #1
   1af48:	vmov	s14, r3
   1af4c:	vldr	s13, [r2]
   1af50:	str	r3, [r4, #12]
   1af54:	vmul.f32	s12, s13, s15
   1af58:	vcvt.f32.u32	s14, s14
   1af5c:	vcmpe.f32	s14, s12
   1af60:	vmrs	APSR_nzcv, fpscr
   1af64:	bpl	1af1c <ftello64@plt+0x9cbc>
   1af68:	movw	r3, #50252	; 0xc44c
   1af6c:	movt	r3, #1
   1af70:	cmp	r2, r3
   1af74:	beq	1b054 <ftello64@plt+0x9df4>
   1af78:	vldr	s11, [pc, #224]	; 1b060 <ftello64@plt+0x9e00>
   1af7c:	vldr	s12, [r2, #8]
   1af80:	vcmpe.f32	s12, s11
   1af84:	vmrs	APSR_nzcv, fpscr
   1af88:	ble	1b03c <ftello64@plt+0x9ddc>
   1af8c:	vldr	s10, [pc, #208]	; 1b064 <ftello64@plt+0x9e04>
   1af90:	vcmpe.f32	s12, s10
   1af94:	vmrs	APSR_nzcv, fpscr
   1af98:	bpl	1b03c <ftello64@plt+0x9ddc>
   1af9c:	vldr	s10, [pc, #196]	; 1b068 <ftello64@plt+0x9e08>
   1afa0:	vldr	s9, [r2, #12]
   1afa4:	vcmpe.f32	s9, s10
   1afa8:	vmrs	APSR_nzcv, fpscr
   1afac:	ble	1b03c <ftello64@plt+0x9ddc>
   1afb0:	vcmpe.f32	s13, #0.0
   1afb4:	vmrs	APSR_nzcv, fpscr
   1afb8:	blt	1b03c <ftello64@plt+0x9ddc>
   1afbc:	vadd.f32	s13, s13, s11
   1afc0:	vldr	s11, [r2, #4]
   1afc4:	vcmpe.f32	s13, s11
   1afc8:	vmrs	APSR_nzcv, fpscr
   1afcc:	bpl	1b03c <ftello64@plt+0x9ddc>
   1afd0:	vldr	s10, [pc, #148]	; 1b06c <ftello64@plt+0x9e0c>
   1afd4:	vcmpe.f32	s11, s10
   1afd8:	vmrs	APSR_nzcv, fpscr
   1afdc:	bhi	1b03c <ftello64@plt+0x9ddc>
   1afe0:	vcmpe.f32	s12, s13
   1afe4:	vmrs	APSR_nzcv, fpscr
   1afe8:	ble	1b03c <ftello64@plt+0x9ddc>
   1afec:	ldrb	r3, [r2, #16]
   1aff0:	vmul.f32	s15, s15, s11
   1aff4:	cmp	r3, #0
   1aff8:	beq	1b058 <ftello64@plt+0x9df8>
   1affc:	vcvt.u32.f32	s15, s15
   1b000:	mov	r0, r4
   1b004:	vmov	r1, s15
   1b008:	bl	1a884 <ftello64@plt+0x9624>
   1b00c:	cmp	r0, #0
   1b010:	bne	1af1c <ftello64@plt+0x9cbc>
   1b014:	ldr	r0, [r4, #36]	; 0x24
   1b018:	cmp	r0, #0
   1b01c:	beq	1b030 <ftello64@plt+0x9dd0>
   1b020:	ldr	r6, [r0, #4]
   1b024:	bl	19ab0 <ftello64@plt+0x8850>
   1b028:	subs	r0, r6, #0
   1b02c:	bne	1b020 <ftello64@plt+0x9dc0>
   1b030:	mov	r3, #0
   1b034:	str	r3, [r4, #36]	; 0x24
   1b038:	b	1af1c <ftello64@plt+0x9cbc>
   1b03c:	vldr	s13, [pc, #44]	; 1b070 <ftello64@plt+0x9e10>
   1b040:	str	r3, [r4, #20]
   1b044:	vmul.f32	s13, s15, s13
   1b048:	vcmpe.f32	s14, s13
   1b04c:	vmrs	APSR_nzcv, fpscr
   1b050:	bpl	1af1c <ftello64@plt+0x9cbc>
   1b054:	vldr	s12, [pc, #24]	; 1b074 <ftello64@plt+0x9e14>
   1b058:	vmul.f32	s15, s15, s12
   1b05c:	b	1affc <ftello64@plt+0x9d9c>
   1b060:	stclcc	12, cr12, [ip, #820]	; 0x334
   1b064:	svccc	0x00666666
   1b068:	svccc	0x008ccccd
   1b06c:	svccc	0x00800000
   1b070:	andeq	r0, r0, r0
   1b074:	svccc	0x004ccccd
   1b078:	strd	r4, [sp, #-16]!
   1b07c:	mov	r3, #1
   1b080:	mov	r4, r0
   1b084:	str	r6, [sp, #8]
   1b088:	str	lr, [sp, #12]
   1b08c:	sub	sp, sp, #8
   1b090:	add	r2, sp, #4
   1b094:	bl	19b30 <ftello64@plt+0x88d0>
   1b098:	subs	r5, r0, #0
   1b09c:	beq	1b0bc <ftello64@plt+0x9e5c>
   1b0a0:	ldr	r2, [sp, #4]
   1b0a4:	ldr	r3, [r4, #16]
   1b0a8:	ldr	r2, [r2]
   1b0ac:	sub	r3, r3, #1
   1b0b0:	str	r3, [r4, #16]
   1b0b4:	cmp	r2, #0
   1b0b8:	beq	1b0d4 <ftello64@plt+0x9e74>
   1b0bc:	mov	r0, r5
   1b0c0:	add	sp, sp, #8
   1b0c4:	ldrd	r4, [sp]
   1b0c8:	ldr	r6, [sp, #8]
   1b0cc:	add	sp, sp, #12
   1b0d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1b0d4:	vldr	s15, [r4, #8]
   1b0d8:	ldr	r3, [r4, #12]
   1b0dc:	ldr	r2, [r4, #20]
   1b0e0:	vcvt.f32.u32	s15, s15
   1b0e4:	sub	r3, r3, #1
   1b0e8:	vmov	s14, r3
   1b0ec:	vldr	s13, [r2]
   1b0f0:	str	r3, [r4, #12]
   1b0f4:	vmul.f32	s12, s13, s15
   1b0f8:	vcvt.f32.u32	s14, s14
   1b0fc:	vcmpe.f32	s14, s12
   1b100:	vmrs	APSR_nzcv, fpscr
   1b104:	bpl	1b0bc <ftello64@plt+0x9e5c>
   1b108:	movw	r3, #50252	; 0xc44c
   1b10c:	movt	r3, #1
   1b110:	cmp	r2, r3
   1b114:	beq	1b1f4 <ftello64@plt+0x9f94>
   1b118:	vldr	s11, [pc, #224]	; 1b200 <ftello64@plt+0x9fa0>
   1b11c:	vldr	s12, [r2, #8]
   1b120:	vcmpe.f32	s12, s11
   1b124:	vmrs	APSR_nzcv, fpscr
   1b128:	ble	1b1dc <ftello64@plt+0x9f7c>
   1b12c:	vldr	s10, [pc, #208]	; 1b204 <ftello64@plt+0x9fa4>
   1b130:	vcmpe.f32	s12, s10
   1b134:	vmrs	APSR_nzcv, fpscr
   1b138:	bpl	1b1dc <ftello64@plt+0x9f7c>
   1b13c:	vldr	s10, [pc, #196]	; 1b208 <ftello64@plt+0x9fa8>
   1b140:	vldr	s9, [r2, #12]
   1b144:	vcmpe.f32	s9, s10
   1b148:	vmrs	APSR_nzcv, fpscr
   1b14c:	ble	1b1dc <ftello64@plt+0x9f7c>
   1b150:	vcmpe.f32	s13, #0.0
   1b154:	vmrs	APSR_nzcv, fpscr
   1b158:	blt	1b1dc <ftello64@plt+0x9f7c>
   1b15c:	vadd.f32	s13, s13, s11
   1b160:	vldr	s11, [r2, #4]
   1b164:	vcmpe.f32	s13, s11
   1b168:	vmrs	APSR_nzcv, fpscr
   1b16c:	bpl	1b1dc <ftello64@plt+0x9f7c>
   1b170:	vldr	s10, [pc, #148]	; 1b20c <ftello64@plt+0x9fac>
   1b174:	vcmpe.f32	s11, s10
   1b178:	vmrs	APSR_nzcv, fpscr
   1b17c:	bhi	1b1dc <ftello64@plt+0x9f7c>
   1b180:	vcmpe.f32	s12, s13
   1b184:	vmrs	APSR_nzcv, fpscr
   1b188:	ble	1b1dc <ftello64@plt+0x9f7c>
   1b18c:	ldrb	r3, [r2, #16]
   1b190:	vmul.f32	s15, s15, s11
   1b194:	cmp	r3, #0
   1b198:	beq	1b1f8 <ftello64@plt+0x9f98>
   1b19c:	vcvt.u32.f32	s15, s15
   1b1a0:	mov	r0, r4
   1b1a4:	vmov	r1, s15
   1b1a8:	bl	1a884 <ftello64@plt+0x9624>
   1b1ac:	cmp	r0, #0
   1b1b0:	bne	1b0bc <ftello64@plt+0x9e5c>
   1b1b4:	ldr	r0, [r4, #36]	; 0x24
   1b1b8:	cmp	r0, #0
   1b1bc:	beq	1b1d0 <ftello64@plt+0x9f70>
   1b1c0:	ldr	r6, [r0, #4]
   1b1c4:	bl	19ab0 <ftello64@plt+0x8850>
   1b1c8:	subs	r0, r6, #0
   1b1cc:	bne	1b1c0 <ftello64@plt+0x9f60>
   1b1d0:	mov	r3, #0
   1b1d4:	str	r3, [r4, #36]	; 0x24
   1b1d8:	b	1b0bc <ftello64@plt+0x9e5c>
   1b1dc:	vldr	s13, [pc, #44]	; 1b210 <ftello64@plt+0x9fb0>
   1b1e0:	str	r3, [r4, #20]
   1b1e4:	vmul.f32	s13, s15, s13
   1b1e8:	vcmpe.f32	s14, s13
   1b1ec:	vmrs	APSR_nzcv, fpscr
   1b1f0:	bpl	1b0bc <ftello64@plt+0x9e5c>
   1b1f4:	vldr	s12, [pc, #24]	; 1b214 <ftello64@plt+0x9fb4>
   1b1f8:	vmul.f32	s15, s15, s12
   1b1fc:	b	1b19c <ftello64@plt+0x9f3c>
   1b200:	stclcc	12, cr12, [ip, #820]	; 0x334
   1b204:	svccc	0x00666666
   1b208:	svccc	0x008ccccd
   1b20c:	svccc	0x00800000
   1b210:	andeq	r0, r0, r0
   1b214:	svccc	0x004ccccd
   1b218:	mov	r0, #14
   1b21c:	str	r4, [sp, #-8]!
   1b220:	str	lr, [sp, #4]
   1b224:	bl	111f4 <nl_langinfo@plt>
   1b228:	cmp	r0, #0
   1b22c:	beq	1b250 <ftello64@plt+0x9ff0>
   1b230:	ldrb	r2, [r0]
   1b234:	movw	r3, #50380	; 0xc4cc
   1b238:	movt	r3, #1
   1b23c:	ldr	r4, [sp]
   1b240:	add	sp, sp, #4
   1b244:	cmp	r2, #0
   1b248:	moveq	r0, r3
   1b24c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b250:	ldr	r4, [sp]
   1b254:	add	sp, sp, #4
   1b258:	movw	r0, #50380	; 0xc4cc
   1b25c:	movt	r0, #1
   1b260:	pop	{pc}		; (ldr pc, [sp], #4)
   1b264:	strd	r4, [sp, #-20]!	; 0xffffffec
   1b268:	mov	r5, r2
   1b26c:	strd	r6, [sp, #8]
   1b270:	subs	r6, r0, #0
   1b274:	mov	r7, r1
   1b278:	str	lr, [sp, #16]
   1b27c:	sub	sp, sp, #12
   1b280:	addeq	r6, sp, #4
   1b284:	mov	r0, r6
   1b288:	bl	110b0 <mbrtowc@plt>
   1b28c:	cmp	r5, #0
   1b290:	cmnne	r0, #3
   1b294:	mov	r4, r0
   1b298:	bhi	1b2b4 <ftello64@plt+0xa054>
   1b29c:	mov	r0, r4
   1b2a0:	add	sp, sp, #12
   1b2a4:	ldrd	r4, [sp]
   1b2a8:	ldrd	r6, [sp, #8]
   1b2ac:	add	sp, sp, #16
   1b2b0:	pop	{pc}		; (ldr pc, [sp], #4)
   1b2b4:	mov	r0, #0
   1b2b8:	bl	1b500 <ftello64@plt+0xa2a0>
   1b2bc:	cmp	r0, #0
   1b2c0:	bne	1b29c <ftello64@plt+0xa03c>
   1b2c4:	ldrb	r3, [r7]
   1b2c8:	mov	r4, #1
   1b2cc:	str	r3, [r6]
   1b2d0:	b	1b29c <ftello64@plt+0xa03c>
   1b2d4:	umull	r2, r3, r1, r2
   1b2d8:	cmp	r3, #0
   1b2dc:	bne	1b2e8 <ftello64@plt+0xa088>
   1b2e0:	mov	r1, r2
   1b2e4:	b	19924 <ftello64@plt+0x86c4>
   1b2e8:	str	r4, [sp, #-8]!
   1b2ec:	str	lr, [sp, #4]
   1b2f0:	bl	1114c <__errno_location@plt>
   1b2f4:	mov	r3, #12
   1b2f8:	ldr	r4, [sp]
   1b2fc:	add	sp, sp, #4
   1b300:	str	r3, [r0]
   1b304:	mov	r0, #0
   1b308:	pop	{pc}		; (ldr pc, [sp], #4)
   1b30c:	mov	r2, #3
   1b310:	mov	r1, #0
   1b314:	b	1b318 <ftello64@plt+0xa0b8>
   1b318:	push	{r1, r2, r3}
   1b31c:	strd	r4, [sp, #-20]!	; 0xffffffec
   1b320:	strd	r6, [sp, #8]
   1b324:	str	lr, [sp, #16]
   1b328:	sub	sp, sp, #8
   1b32c:	ldr	r1, [sp, #28]
   1b330:	add	r2, sp, #32
   1b334:	str	r2, [sp, #4]
   1b338:	cmp	r1, #0
   1b33c:	beq	1b418 <ftello64@plt+0xa1b8>
   1b340:	movw	r3, #1030	; 0x406
   1b344:	mov	r6, r0
   1b348:	cmp	r1, r3
   1b34c:	beq	1b428 <ftello64@plt+0xa1c8>
   1b350:	cmp	r1, #11
   1b354:	beq	1b3d0 <ftello64@plt+0xa170>
   1b358:	ble	1b3b0 <ftello64@plt+0xa150>
   1b35c:	movw	r2, #1031	; 0x407
   1b360:	cmp	r1, r2
   1b364:	bgt	1b3ec <ftello64@plt+0xa18c>
   1b368:	cmp	r1, r3
   1b36c:	bge	1b37c <ftello64@plt+0xa11c>
   1b370:	movw	r3, #1025	; 0x401
   1b374:	cmp	r1, r3
   1b378:	beq	1b3d0 <ftello64@plt+0xa170>
   1b37c:	ldr	r3, [sp, #4]
   1b380:	mov	r0, r6
   1b384:	ldr	r2, [r3]
   1b388:	bl	111b8 <fcntl64@plt>
   1b38c:	mov	r4, r0
   1b390:	mov	r0, r4
   1b394:	add	sp, sp, #8
   1b398:	ldrd	r4, [sp]
   1b39c:	ldrd	r6, [sp, #8]
   1b3a0:	ldr	lr, [sp, #16]
   1b3a4:	add	sp, sp, #20
   1b3a8:	add	sp, sp, #12
   1b3ac:	bx	lr
   1b3b0:	cmp	r1, #4
   1b3b4:	beq	1b37c <ftello64@plt+0xa11c>
   1b3b8:	bgt	1b3e0 <ftello64@plt+0xa180>
   1b3bc:	cmp	r1, #2
   1b3c0:	beq	1b37c <ftello64@plt+0xa11c>
   1b3c4:	bgt	1b3d0 <ftello64@plt+0xa170>
   1b3c8:	cmp	r1, #1
   1b3cc:	bne	1b37c <ftello64@plt+0xa11c>
   1b3d0:	mov	r0, r6
   1b3d4:	bl	111b8 <fcntl64@plt>
   1b3d8:	mov	r4, r0
   1b3dc:	b	1b390 <ftello64@plt+0xa130>
   1b3e0:	cmp	r1, #9
   1b3e4:	bne	1b37c <ftello64@plt+0xa11c>
   1b3e8:	b	1b3d0 <ftello64@plt+0xa170>
   1b3ec:	movw	r3, #1033	; 0x409
   1b3f0:	cmp	r1, r3
   1b3f4:	beq	1b37c <ftello64@plt+0xa11c>
   1b3f8:	blt	1b3d0 <ftello64@plt+0xa170>
   1b3fc:	movw	r3, #1034	; 0x40a
   1b400:	cmp	r1, r3
   1b404:	bne	1b37c <ftello64@plt+0xa11c>
   1b408:	mov	r0, r6
   1b40c:	bl	111b8 <fcntl64@plt>
   1b410:	mov	r4, r0
   1b414:	b	1b390 <ftello64@plt+0xa130>
   1b418:	ldr	r2, [sp, #32]
   1b41c:	bl	111b8 <fcntl64@plt>
   1b420:	mov	r4, r0
   1b424:	b	1b390 <ftello64@plt+0xa130>
   1b428:	movw	r5, #53964	; 0xd2cc
   1b42c:	movt	r5, #2
   1b430:	ldr	r7, [r2]
   1b434:	add	r2, sp, #36	; 0x24
   1b438:	ldr	r3, [r5]
   1b43c:	str	r2, [sp, #4]
   1b440:	mov	r2, r7
   1b444:	cmp	r3, #0
   1b448:	blt	1b464 <ftello64@plt+0xa204>
   1b44c:	bl	111b8 <fcntl64@plt>
   1b450:	subs	r4, r0, #0
   1b454:	blt	1b4cc <ftello64@plt+0xa26c>
   1b458:	mov	r3, #1
   1b45c:	str	r3, [r5]
   1b460:	b	1b390 <ftello64@plt+0xa130>
   1b464:	mov	r1, #0
   1b468:	bl	111b8 <fcntl64@plt>
   1b46c:	subs	r4, r0, #0
   1b470:	blt	1b390 <ftello64@plt+0xa130>
   1b474:	ldr	r3, [r5]
   1b478:	cmn	r3, #1
   1b47c:	bne	1b390 <ftello64@plt+0xa130>
   1b480:	mov	r1, #1
   1b484:	mov	r0, r4
   1b488:	bl	111b8 <fcntl64@plt>
   1b48c:	subs	r2, r0, #0
   1b490:	blt	1b4ac <ftello64@plt+0xa24c>
   1b494:	orr	r2, r2, #1
   1b498:	mov	r1, #2
   1b49c:	mov	r0, r4
   1b4a0:	bl	111b8 <fcntl64@plt>
   1b4a4:	cmn	r0, #1
   1b4a8:	bne	1b390 <ftello64@plt+0xa130>
   1b4ac:	bl	1114c <__errno_location@plt>
   1b4b0:	mov	r5, r0
   1b4b4:	mov	r0, r4
   1b4b8:	ldr	r6, [r5]
   1b4bc:	mvn	r4, #0
   1b4c0:	bl	11248 <close@plt>
   1b4c4:	str	r6, [r5]
   1b4c8:	b	1b390 <ftello64@plt+0xa130>
   1b4cc:	bl	1114c <__errno_location@plt>
   1b4d0:	ldr	r3, [r0]
   1b4d4:	cmp	r3, #22
   1b4d8:	bne	1b458 <ftello64@plt+0xa1f8>
   1b4dc:	mov	r2, r7
   1b4e0:	mov	r0, r6
   1b4e4:	mov	r1, #0
   1b4e8:	bl	111b8 <fcntl64@plt>
   1b4ec:	subs	r4, r0, #0
   1b4f0:	mvnge	r3, #0
   1b4f4:	strge	r3, [r5]
   1b4f8:	bge	1b480 <ftello64@plt+0xa220>
   1b4fc:	b	1b390 <ftello64@plt+0xa130>
   1b500:	push	{lr}		; (str lr, [sp, #-4]!)
   1b504:	sub	sp, sp, #268	; 0x10c
   1b508:	movw	r2, #257	; 0x101
   1b50c:	add	r1, sp, #4
   1b510:	bl	1b558 <ftello64@plt+0xa2f8>
   1b514:	cmp	r0, #0
   1b518:	movne	r0, #0
   1b51c:	bne	1b550 <ftello64@plt+0xa2f0>
   1b520:	movw	r1, #50388	; 0xc4d4
   1b524:	movt	r1, #1
   1b528:	add	r0, sp, #4
   1b52c:	bl	10f84 <strcmp@plt>
   1b530:	cmp	r0, #0
   1b534:	beq	1b550 <ftello64@plt+0xa2f0>
   1b538:	add	r0, sp, #4
   1b53c:	movw	r1, #50392	; 0xc4d8
   1b540:	movt	r1, #1
   1b544:	bl	10f84 <strcmp@plt>
   1b548:	adds	r0, r0, #0
   1b54c:	movne	r0, #1
   1b550:	add	sp, sp, #268	; 0x10c
   1b554:	pop	{pc}		; (ldr pc, [sp], #4)
   1b558:	strd	r4, [sp, #-16]!
   1b55c:	mov	r5, r1
   1b560:	mov	r1, #0
   1b564:	mov	r4, r2
   1b568:	str	r6, [sp, #8]
   1b56c:	str	lr, [sp, #12]
   1b570:	bl	111d0 <setlocale@plt>
   1b574:	subs	r6, r0, #0
   1b578:	beq	1b5f8 <ftello64@plt+0xa398>
   1b57c:	bl	11134 <strlen@plt>
   1b580:	cmp	r4, r0
   1b584:	bhi	1b5a4 <ftello64@plt+0xa344>
   1b588:	cmp	r4, #0
   1b58c:	moveq	r0, #34	; 0x22
   1b590:	bne	1b5c8 <ftello64@plt+0xa368>
   1b594:	ldrd	r4, [sp]
   1b598:	ldr	r6, [sp, #8]
   1b59c:	add	sp, sp, #12
   1b5a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1b5a4:	add	r2, r0, #1
   1b5a8:	mov	r1, r6
   1b5ac:	mov	r0, r5
   1b5b0:	bl	10fcc <memcpy@plt>
   1b5b4:	ldrd	r4, [sp]
   1b5b8:	mov	r0, #0
   1b5bc:	ldr	r6, [sp, #8]
   1b5c0:	add	sp, sp, #12
   1b5c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b5c8:	sub	r4, r4, #1
   1b5cc:	mov	r1, r6
   1b5d0:	mov	r2, r4
   1b5d4:	mov	r0, r5
   1b5d8:	bl	10fcc <memcpy@plt>
   1b5dc:	mov	r3, #0
   1b5e0:	mov	r0, #34	; 0x22
   1b5e4:	strb	r3, [r5, r4]
   1b5e8:	ldrd	r4, [sp]
   1b5ec:	ldr	r6, [sp, #8]
   1b5f0:	add	sp, sp, #12
   1b5f4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b5f8:	cmp	r4, #0
   1b5fc:	mov	r0, #22
   1b600:	strbne	r6, [r5]
   1b604:	ldrd	r4, [sp]
   1b608:	ldr	r6, [sp, #8]
   1b60c:	add	sp, sp, #12
   1b610:	pop	{pc}		; (ldr pc, [sp], #4)
   1b614:	mov	r1, #0
   1b618:	b	111d0 <setlocale@plt>
   1b61c:	cmp	r3, #0
   1b620:	cmpeq	r2, #0
   1b624:	bne	1b63c <ftello64@plt+0xa3dc>
   1b628:	cmp	r1, #0
   1b62c:	cmpeq	r0, #0
   1b630:	mvnne	r1, #0
   1b634:	mvnne	r0, #0
   1b638:	b	1b658 <ftello64@plt+0xa3f8>
   1b63c:	sub	sp, sp, #8
   1b640:	push	{sp, lr}
   1b644:	bl	1b668 <ftello64@plt+0xa408>
   1b648:	ldr	lr, [sp, #4]
   1b64c:	add	sp, sp, #8
   1b650:	pop	{r2, r3}
   1b654:	bx	lr
   1b658:	push	{r1, lr}
   1b65c:	mov	r0, #8
   1b660:	bl	10f78 <raise@plt>
   1b664:	pop	{r1, pc}
   1b668:	cmp	r1, r3
   1b66c:	cmpeq	r0, r2
   1b670:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b674:	mov	r4, r0
   1b678:	movcc	r0, #0
   1b67c:	mov	r5, r1
   1b680:	ldr	lr, [sp, #36]	; 0x24
   1b684:	movcc	r1, r0
   1b688:	bcc	1b784 <ftello64@plt+0xa524>
   1b68c:	cmp	r3, #0
   1b690:	clzeq	ip, r2
   1b694:	clzne	ip, r3
   1b698:	addeq	ip, ip, #32
   1b69c:	cmp	r5, #0
   1b6a0:	clzeq	r1, r4
   1b6a4:	addeq	r1, r1, #32
   1b6a8:	clzne	r1, r5
   1b6ac:	sub	ip, ip, r1
   1b6b0:	sub	sl, ip, #32
   1b6b4:	lsl	r9, r3, ip
   1b6b8:	rsb	fp, ip, #32
   1b6bc:	orr	r9, r9, r2, lsl sl
   1b6c0:	orr	r9, r9, r2, lsr fp
   1b6c4:	lsl	r8, r2, ip
   1b6c8:	cmp	r5, r9
   1b6cc:	cmpeq	r4, r8
   1b6d0:	movcc	r0, #0
   1b6d4:	movcc	r1, r0
   1b6d8:	bcc	1b6f4 <ftello64@plt+0xa494>
   1b6dc:	mov	r0, #1
   1b6e0:	subs	r4, r4, r8
   1b6e4:	lsl	r1, r0, sl
   1b6e8:	orr	r1, r1, r0, lsr fp
   1b6ec:	lsl	r0, r0, ip
   1b6f0:	sbc	r5, r5, r9
   1b6f4:	cmp	ip, #0
   1b6f8:	beq	1b784 <ftello64@plt+0xa524>
   1b6fc:	lsr	r6, r8, #1
   1b700:	orr	r6, r6, r9, lsl #31
   1b704:	lsr	r7, r9, #1
   1b708:	mov	r2, ip
   1b70c:	b	1b730 <ftello64@plt+0xa4d0>
   1b710:	subs	r3, r4, r6
   1b714:	sbc	r8, r5, r7
   1b718:	adds	r3, r3, r3
   1b71c:	adc	r8, r8, r8
   1b720:	adds	r4, r3, #1
   1b724:	adc	r5, r8, #0
   1b728:	subs	r2, r2, #1
   1b72c:	beq	1b74c <ftello64@plt+0xa4ec>
   1b730:	cmp	r5, r7
   1b734:	cmpeq	r4, r6
   1b738:	bcs	1b710 <ftello64@plt+0xa4b0>
   1b73c:	adds	r4, r4, r4
   1b740:	adc	r5, r5, r5
   1b744:	subs	r2, r2, #1
   1b748:	bne	1b730 <ftello64@plt+0xa4d0>
   1b74c:	lsr	r3, r4, ip
   1b750:	orr	r3, r3, r5, lsl fp
   1b754:	lsr	r2, r5, ip
   1b758:	orr	r3, r3, r5, lsr sl
   1b75c:	adds	r0, r0, r4
   1b760:	mov	r4, r3
   1b764:	lsl	r3, r2, ip
   1b768:	orr	r3, r3, r4, lsl sl
   1b76c:	lsl	ip, r4, ip
   1b770:	orr	r3, r3, r4, lsr fp
   1b774:	adc	r1, r1, r5
   1b778:	subs	r0, r0, ip
   1b77c:	mov	r5, r2
   1b780:	sbc	r1, r1, r3
   1b784:	cmp	lr, #0
   1b788:	strdne	r4, [lr]
   1b78c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b790:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b794:	mov	r7, r0
   1b798:	ldr	r6, [pc, #72]	; 1b7e8 <ftello64@plt+0xa588>
   1b79c:	ldr	r5, [pc, #72]	; 1b7ec <ftello64@plt+0xa58c>
   1b7a0:	add	r6, pc, r6
   1b7a4:	add	r5, pc, r5
   1b7a8:	sub	r6, r6, r5
   1b7ac:	mov	r8, r1
   1b7b0:	mov	r9, r2
   1b7b4:	bl	10f34 <fdopen@plt-0x20>
   1b7b8:	asrs	r6, r6, #2
   1b7bc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b7c0:	mov	r4, #0
   1b7c4:	add	r4, r4, #1
   1b7c8:	ldr	r3, [r5], #4
   1b7cc:	mov	r2, r9
   1b7d0:	mov	r1, r8
   1b7d4:	mov	r0, r7
   1b7d8:	blx	r3
   1b7dc:	cmp	r6, r4
   1b7e0:	bne	1b7c4 <ftello64@plt+0xa564>
   1b7e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1b7e8:	andeq	r1, r1, ip, ror #14
   1b7ec:	andeq	r1, r1, r4, ror #14
   1b7f0:	bx	lr
   1b7f4:	ldr	r3, [pc, #12]	; 1b808 <ftello64@plt+0xa5a8>
   1b7f8:	mov	r1, #0
   1b7fc:	add	r3, pc, r3
   1b800:	ldr	r2, [r3]
   1b804:	b	11158 <__cxa_atexit@plt>
   1b808:	andeq	r1, r1, r8, lsl r9

Disassembly of section .fini:

0001b80c <.fini>:
   1b80c:	push	{r3, lr}
   1b810:	pop	{r3, pc}
