Fitter report for rc4
Sun Mar 21 04:22:54 2021
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Sun Mar 21 04:22:54 2021      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; rc4                                        ;
; Top-level Entity Name           ; ksa                                        ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSEMA5F31C6                               ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 1,643 / 32,070 ( 5 % )                     ;
; Total registers                 ; 1803                                       ;
; Total pins                      ; 69 / 457 ( 15 % )                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 24,576 / 4,065,280 ( < 1 % )               ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0 / 6 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                              ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Equivalent RAM and MLAB Power Up                                           ; Care                                  ; Auto                                  ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Fast                                  ; Normal                                ;
; Synchronizer Identification                                                ; Auto                                  ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.82        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.8%      ;
;     Processor 3            ;  27.3%      ;
;     Processor 4            ;  25.8%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LEDR[0]  ; Missing drive strength and slew rate ;
; LEDR[1]  ; Missing drive strength and slew rate ;
; LEDR[2]  ; Missing drive strength and slew rate ;
; LEDR[3]  ; Missing drive strength and slew rate ;
; LEDR[4]  ; Missing drive strength and slew rate ;
; LEDR[5]  ; Missing drive strength and slew rate ;
; LEDR[6]  ; Missing drive strength and slew rate ;
; LEDR[7]  ; Missing drive strength and slew rate ;
; LEDR[8]  ; Missing drive strength and slew rate ;
; LEDR[9]  ; Missing drive strength and slew rate ;
; HEX0[0]  ; Missing drive strength and slew rate ;
; HEX0[1]  ; Missing drive strength and slew rate ;
; HEX0[2]  ; Missing drive strength and slew rate ;
; HEX0[3]  ; Missing drive strength and slew rate ;
; HEX0[4]  ; Missing drive strength and slew rate ;
; HEX0[5]  ; Missing drive strength and slew rate ;
; HEX0[6]  ; Missing drive strength and slew rate ;
; HEX1[0]  ; Missing drive strength and slew rate ;
; HEX1[1]  ; Missing drive strength and slew rate ;
; HEX1[2]  ; Missing drive strength and slew rate ;
; HEX1[3]  ; Missing drive strength and slew rate ;
; HEX1[4]  ; Missing drive strength and slew rate ;
; HEX1[5]  ; Missing drive strength and slew rate ;
; HEX1[6]  ; Missing drive strength and slew rate ;
; HEX2[0]  ; Missing drive strength and slew rate ;
; HEX2[1]  ; Missing drive strength and slew rate ;
; HEX2[2]  ; Missing drive strength and slew rate ;
; HEX2[3]  ; Missing drive strength and slew rate ;
; HEX2[4]  ; Missing drive strength and slew rate ;
; HEX2[5]  ; Missing drive strength and slew rate ;
; HEX2[6]  ; Missing drive strength and slew rate ;
; HEX3[0]  ; Missing drive strength and slew rate ;
; HEX3[1]  ; Missing drive strength and slew rate ;
; HEX3[2]  ; Missing drive strength and slew rate ;
; HEX3[3]  ; Missing drive strength and slew rate ;
; HEX3[4]  ; Missing drive strength and slew rate ;
; HEX3[5]  ; Missing drive strength and slew rate ;
; HEX3[6]  ; Missing drive strength and slew rate ;
; HEX4[0]  ; Missing drive strength and slew rate ;
; HEX4[1]  ; Missing drive strength and slew rate ;
; HEX4[2]  ; Missing drive strength and slew rate ;
; HEX4[3]  ; Missing drive strength and slew rate ;
; HEX4[4]  ; Missing drive strength and slew rate ;
; HEX4[5]  ; Missing drive strength and slew rate ;
; HEX4[6]  ; Missing drive strength and slew rate ;
; HEX5[0]  ; Missing drive strength and slew rate ;
; HEX5[1]  ; Missing drive strength and slew rate ;
; HEX5[2]  ; Missing drive strength and slew rate ;
; HEX5[3]  ; Missing drive strength and slew rate ;
; HEX5[4]  ; Missing drive strength and slew rate ;
; HEX5[5]  ; Missing drive strength and slew rate ;
; HEX5[6]  ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                           ; Action           ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                          ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; KEY[3]~inputCLKENA0                                                                                                                                                                                                                            ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Add0~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Add0~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Add1~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Add1~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Add2~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Add3~14                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Selector7~0                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Selector15~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Selector23~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Selector71~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Selector71~1                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add0~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add1~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add2~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~1                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~1_OTERM841                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~5                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~5_OTERM839                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~9                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~9_OTERM837                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~14                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~17                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~17_OTERM835                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~21                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~21_OTERM833                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~25                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~25_OTERM831                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~29                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add4~29_OTERM829                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal2~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal2~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal2~1_OTERM871                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~0                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~0_OTERM961                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~0_RTM0963                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~0_RTM0963                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~1                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~1_OTERM1111                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~1_RTM01113                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~1_RTM01113                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal4~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal4~0_OTERM1109                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal5~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal5~0_OTERM1011                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal5~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal6~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal6~0_OTERM967                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal6~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal6~1_OTERM979                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal7~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal7~0_OTERM1115                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal8~0                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal8~0_RTM0971                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal8~0_RTM0971                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal8~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal8~2                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal8~2_OTERM1093                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal9~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal9~0_OTERM1153                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal10~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal10~0_OTERM1095                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal10~0_RTM0970                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal11~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal11~0_OTERM977                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal12~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal12~0_OTERM975                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal12~1                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal12~1_OTERM965                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal13~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal13~0_OTERM1117                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal13~0_RTM0962                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal14~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal14~0_OTERM973                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector1~1                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector1~3                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector1~3_RTM0887                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector1~8                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector7~0                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector15~0                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector59~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~0                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~0_RTM01151                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~0_RTM01151                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~1                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~1_OTERM1201                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~1_RTM01150                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~1_RTM01203                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~1_RTM01203                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~2                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~2_OTERM1173                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~2_RTM01175                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~2_RTM01175                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr2                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr2_RTM01202                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr7                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr8                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr8_RTM01112                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr8_RTM01174                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|i_index[0]_RTM0886                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|i_index[0]_RTM0886                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[0]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[0]_OTERM101                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[0]_OTERM103_OTERM351                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[0]_OTERM103_OTERM353                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[0]_OTERM103_OTERM355                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[0]_OTERM103_OTERM357                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[1]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[1]_OTERM181                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[1]_OTERM183_OTERM503                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[1]_OTERM183_OTERM505                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[1]_OTERM183_OTERM507                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[1]_OTERM183_OTERM509                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[2]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[2]_OTERM165                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[2]_OTERM167_OTERM511                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[2]_OTERM167_OTERM513                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[2]_OTERM167_OTERM515                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[2]_OTERM167_OTERM517                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[3]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[3]_OTERM161                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[3]_OTERM163_OTERM495                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[3]_OTERM163_OTERM497                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[3]_OTERM163_OTERM499                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[3]_OTERM163_OTERM501                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[4]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[4]_OTERM133                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[4]_OTERM135_OTERM487                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[4]_OTERM135_OTERM489                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[4]_OTERM135_OTERM491                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[4]_OTERM135_OTERM493                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[5]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[5]_OTERM105                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[5]_OTERM107_OTERM455                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[5]_OTERM107_OTERM457                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[5]_OTERM107_OTERM459                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[5]_OTERM107_OTERM461                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[6]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[6]_OTERM85                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[6]_OTERM87_OTERM319                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[6]_OTERM87_OTERM321                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[6]_OTERM87_OTERM323                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[6]_OTERM87_OTERM325                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM65                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM67                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM69                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM283                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM285                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM287                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM289                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM529                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM531                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM533_OTERM1049                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM533_OTERM1051                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM533_OTERM1053                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM533_OTERM1055                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM533_OTERM1057                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM535_OTERM925                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM535_OTERM927                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM535_OTERM929                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM535_OTERM931                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM535_OTERM933                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM535_OTERM935                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM537_OTERM885                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM293_OTERM573                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM293_OTERM575                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~14                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~15                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~1                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~1_OTERM571                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~20                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~21                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~13                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~13_OTERM695                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~16                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~16_OTERM675                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~7                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~7_OTERM847                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~26                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~26_OTERM1079                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~27                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~27_OTERM845                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~17                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~4                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~24                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~25                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~2                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~22                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~22_RTM0864                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~23                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[36]~11                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[36]~18                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[41]~9                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[41]~29                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[43]~8                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[43]~31                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[49]~6                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[57]~0                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~1_RTM039                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~5_RTM035                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~6                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~1_RTM0245                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5_RTM034                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5_RTM038                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~9_RTM0239                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~10                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~13_RTM0235                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_OTERM691                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_RTM0693                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_RTM0693                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_OTERM687                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_RTM0689                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_RTM0689                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~9_RTM0685                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~10                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13_RTM0238                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13_RTM0244                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_OTERM677                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_RTM0234                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_RTM0679                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_RTM0679                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM867                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_RTM0869                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_RTM0869                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_OTERM863                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0688                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0692                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0865                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0865                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9_OTERM861                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9_RTM0684                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_OTERM857                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_RTM0859                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_RTM0859                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_OTERM853                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_RTM0855                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_RTM0855                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~18                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_OTERM849                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0678                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0851                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0851                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17_RTM0858                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17_RTM0868                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~21                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~21_RTM0854                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~25                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~25_RTM0850                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~33                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~34                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|state[0]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|state[1]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|state[3]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|state[5]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|state[6]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|state[7]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|state[9]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Add0~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Add0~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Add1~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Add1~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Add2~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Add3~14                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Selector7~0                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Selector15~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Selector23~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Selector71~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Selector71~1                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state~0                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add0~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add1~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add2~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~5                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~5_OTERM797                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~9                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~9_OTERM795                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~13                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~13_OTERM793                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~17                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~17_OTERM791                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~21                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~21_OTERM789                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~25                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~25_OTERM787                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~29                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add4~29_OTERM785                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal2~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal2~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal2~1_OTERM827                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~0                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~0_OTERM957                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~0_RTM0959                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~0_RTM0959                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~1                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~1_OTERM1143                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~1_RTM01145                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~1_RTM01145                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal4~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal4~0_OTERM1141                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal5~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal5~0_OTERM1017                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal5~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal6~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal6~0_OTERM1003                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal6~1                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal6~1_RTM01007                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal6~1_RTM01007                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal6~2                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal6~2_OTERM1063                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal7~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal7~0_OTERM1147                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal7~0_RTM0958                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal8~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal8~0_OTERM1105                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal9~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal9~0_OTERM1159                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal10~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal10~1                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal10~1_OTERM1107                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal10~1_RTM01006                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal11~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal11~0_OTERM955                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal12~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal12~0_OTERM953                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal12~1                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal12~1_OTERM1001                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal13~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal13~0_OTERM1139                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal14~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal14~0_OTERM1009                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector3~1                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector3~3                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector3~3_RTM0875                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector3~8                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector7~0                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector15~0                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector59~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~0                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~0_RTM01157                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~0_RTM01157                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~1                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~1_OTERM1205                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~1_RTM01156                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~1_RTM01207                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~1_RTM01207                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~2                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~2_OTERM1177                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~2_RTM01179                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~2_RTM01179                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr1_RTM01206                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr2                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr7                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr8                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr8_RTM01144                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr8_RTM01178                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[0]_RTM0874                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[0]_RTM0874                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[0]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[0]_OTERM97                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[0]_OTERM99_OTERM327                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[0]_OTERM99_OTERM329                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[0]_OTERM99_OTERM331                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[0]_OTERM99_OTERM333                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[1]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[1]_OTERM177                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[1]_OTERM179_OTERM463                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[1]_OTERM179_OTERM465                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[1]_OTERM179_OTERM467                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[1]_OTERM179_OTERM469                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[2]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[2]_OTERM157                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[2]_OTERM159_OTERM431                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[2]_OTERM159_OTERM433                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[2]_OTERM159_OTERM435                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[2]_OTERM159_OTERM437                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[3]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[3]_OTERM153                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[3]_OTERM155_OTERM359                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[3]_OTERM155_OTERM361                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[3]_OTERM155_OTERM363                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[3]_OTERM155_OTERM365                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[4]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[4]_OTERM129                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[4]_OTERM131_OTERM383                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[4]_OTERM131_OTERM385                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[4]_OTERM131_OTERM387                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[4]_OTERM131_OTERM389                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[5]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[5]_OTERM125                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[5]_OTERM127_OTERM391                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[5]_OTERM127_OTERM393                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[5]_OTERM127_OTERM395                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[5]_OTERM127_OTERM397                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[6]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[6]_OTERM81                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[6]_OTERM83_OTERM295                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[6]_OTERM83_OTERM297                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[6]_OTERM83_OTERM299                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[6]_OTERM83_OTERM301                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM57                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM59                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM61                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM247                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM249                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM251                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM253                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM559                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM561                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM563_OTERM1019                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM563_OTERM1021                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM563_OTERM1023                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM563_OTERM1025                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM563_OTERM1027                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM565_OTERM889                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM565_OTERM891                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM565_OTERM893                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM565_OTERM895                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM565_OTERM897                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM565_OTERM899                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM567_OTERM873                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM257_OTERM585                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM257_OTERM587                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~14                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~15                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~1                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~1_OTERM591                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~20                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~21                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~13                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~16                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~7                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~7_OTERM803                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~26                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~26_OTERM1073                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~27                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~27_OTERM801                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12_OTERM1087_OTERM1197                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12_OTERM1087_OTERM1199                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~17                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~17_OTERM1085                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~4                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~24                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~25                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~2                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~22                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~22_RTM0820                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~23                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[36]~11                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[36]~18                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[41]~9                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[41]~29                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[43]~8                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[43]~31                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[49]~6                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[57]~0                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~1_RTM029                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~5_RTM025                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~6                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~1_RTM0231                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5_RTM024                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5_RTM028                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~9_RTM0225                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~10                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~13_RTM0221                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_OTERM665                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_RTM0667                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_RTM0667                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_OTERM661                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_RTM0663                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_RTM0663                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~9_RTM0659                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~10                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13_RTM0224                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13_RTM0230                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_RTM0220                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_RTM0653                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM823                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_RTM0825                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_RTM0825                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_OTERM819                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0662                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0666                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0821                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0821                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9_OTERM817                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9_RTM0658                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_OTERM813                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_RTM0815                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_RTM0815                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_OTERM809                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_RTM0811                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_RTM0811                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~18                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_OTERM805                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0652                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0807                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0807                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17_RTM0814                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17_RTM0824                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~21                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~21_RTM0810                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~25                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~25_RTM0806                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~33                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~34                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|state[0]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|state[1]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|state[3]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|state[5]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|state[6]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|state[7]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|state[9]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Add0~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Add0~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Add1~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Add1~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Add2~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Add3~14                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Selector7~0                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Selector15~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Selector23~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Selector71~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Selector71~1                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state~0                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add0~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add1~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add2~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~5                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~5_OTERM753                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~9                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~9_OTERM751                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~13                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~13_OTERM749                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~17                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~17_OTERM747                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~21                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~21_OTERM745                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~25                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~25_OTERM743                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~29                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add4~29_OTERM741                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal2~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal2~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal2~1_OTERM783                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~0                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~0_OTERM949                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~0_RTM0951                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~0_RTM0951                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~1                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~1_OTERM1133                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~1_RTM01135                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~1_RTM01135                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal4~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal4~0_OTERM1131                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal5~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal5~0_OTERM1015                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal5~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal6~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal6~0_OTERM993                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal6~1                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal6~1_RTM0997                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal6~1_RTM0997                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal6~2                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal6~2_OTERM1061                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal7~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal7~0_OTERM1137                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal7~0_RTM0950                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal8~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal8~0_OTERM1101                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal9~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal9~0_OTERM1165                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal10~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal10~1                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal10~1_OTERM1103                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal10~1_RTM0996                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal11~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal11~0_OTERM947                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal12~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal12~0_OTERM945                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal12~1                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal12~1_OTERM991                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal13~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal13~0_OTERM1129                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal14~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal14~0_OTERM999                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector2~1                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector2~3                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector2~3_RTM0879                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector2~8                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector7~0                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector15~0                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector59~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~0                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~0_RTM01163                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~0_RTM01163                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~1                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~1_OTERM1209                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~1_RTM01162                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~1_RTM01211                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~1_RTM01211                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~2                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~2_OTERM1181                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~2_RTM01183                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~2_RTM01183                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr1_RTM01210                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr2                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr7                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr8                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr8_RTM01134                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr8_RTM01182                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|i_index[0]_RTM0878                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|i_index[0]_RTM0878                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[0]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[0]_OTERM93                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[0]_OTERM95_OTERM335                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[0]_OTERM95_OTERM337                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[0]_OTERM95_OTERM339                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[0]_OTERM95_OTERM341                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]_OTERM173                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]_OTERM175_OTERM471                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]_OTERM175_OTERM473                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]_OTERM175_OTERM475                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]_OTERM175_OTERM477                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[2]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[2]_OTERM149                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[2]_OTERM151_OTERM439                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[2]_OTERM151_OTERM441                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[2]_OTERM151_OTERM443                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[2]_OTERM151_OTERM445                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[3]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[3]_OTERM145                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[3]_OTERM147_OTERM367                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[3]_OTERM147_OTERM369                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[3]_OTERM147_OTERM371                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[3]_OTERM147_OTERM373                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[4]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[4]_OTERM121                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[4]_OTERM123_OTERM399                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[4]_OTERM123_OTERM401                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[4]_OTERM123_OTERM403                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[4]_OTERM123_OTERM405                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[5]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[5]_OTERM117                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[5]_OTERM119_OTERM407                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[5]_OTERM119_OTERM409                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[5]_OTERM119_OTERM411                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[5]_OTERM119_OTERM413                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[6]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[6]_OTERM77                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[6]_OTERM79_OTERM303                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[6]_OTERM79_OTERM305                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[6]_OTERM79_OTERM307                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[6]_OTERM79_OTERM309                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM49                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM51                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM53                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM259                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM261                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM263                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM549                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM551                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1029                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1031                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1033                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1035                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1037                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM901                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM903                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM905                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM907                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM909                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM911                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM557_OTERM877                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM269_OTERM581                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM269_OTERM583                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~14                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~15                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~1                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~1_OTERM595                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~20                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~21                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~13                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~16                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~7                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~7_OTERM759                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~26                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~26_OTERM1075                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~27                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~27_OTERM757                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12_OTERM1089_OTERM1193                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12_OTERM1089_OTERM1195                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~17                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~17_OTERM1083                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~4                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~24                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~25                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~2                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~22                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~22_RTM0776                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~23                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[36]~11                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[36]~18                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[41]~9                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[41]~29                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[43]~8                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[43]~31                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[49]~6                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[57]~0                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~1_RTM019                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~5_RTM015                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~6                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~1_RTM0215                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5_RTM014                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5_RTM018                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~9_RTM0209                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~10                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~13_RTM0205                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_OTERM645                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_RTM0647                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_RTM0647                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_OTERM641                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_RTM0643                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_RTM0643                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~9_RTM0639                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~10                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13_RTM0208                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13_RTM0214                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_RTM0204                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_RTM0633                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM779                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_RTM0781                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_RTM0781                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_OTERM775                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0642                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0646                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0777                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0777                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9_OTERM773                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9_RTM0638                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_OTERM769                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_RTM0771                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_RTM0771                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_OTERM765                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_RTM0767                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_RTM0767                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~18                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_OTERM761                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0632                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0763                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0763                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17_RTM0770                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17_RTM0780                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~21                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~21_RTM0766                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~25                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~25_RTM0762                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~33                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~34                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state[0]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state[1]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state[3]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state[5]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state[6]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state[7]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state[9]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Add0~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Add0~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Add1~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Add1~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Add2~2                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Add3~14                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Selector7~0                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Selector15~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Selector23~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Selector71~0                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Selector71~1                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state~0                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state~1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add0~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add1~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add2~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~2                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~5                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~5_OTERM709                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~9                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~9_OTERM707                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~13                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~13_OTERM705                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~17                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~17_OTERM703                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~21                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~21_OTERM701                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~25                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~25_OTERM699                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~29                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add4~29_OTERM697                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal2~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal2~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal2~1_OTERM739                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~0                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~0_OTERM941                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~0_RTM0943                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~0_RTM0943                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~1                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~1_OTERM1123                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~1_RTM01125                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~1_RTM01125                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal4~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal4~0_OTERM1121                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal5~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal5~0_OTERM1013                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal5~1                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal6~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal6~0_OTERM983                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal6~1                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal6~1_RTM0987                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal6~1_RTM0987                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal6~2                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal6~2_OTERM1059                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal7~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal7~0_OTERM1127                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal7~0_RTM0942                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal8~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal8~0_OTERM1097                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal9~0                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal9~0_OTERM1171                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal10~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal10~1                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal10~1_OTERM1099                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal10~1_RTM0986                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal11~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal11~0_OTERM939                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal12~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal12~0_OTERM937                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal12~1                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal12~1_OTERM981                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal13~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal13~0_OTERM1119                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal14~0                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal14~0_OTERM989                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector0~1                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector0~3                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector0~3_RTM0883                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector0~8                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector7~0                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector15~0                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector59~1                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~0                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~0_RTM01169                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~0_RTM01169                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~1                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~1_OTERM1213                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~1_RTM01168                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~1_RTM01215                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~1_RTM01215                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~2                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~2_OTERM1185                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~2_RTM01187                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~2_RTM01187                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr1                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr1_RTM01214                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr2                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr7                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr8                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr8_RTM01124                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr8_RTM01186                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_index[0]_RTM0882                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_index[0]_RTM0882                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[0]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[0]_OTERM89                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[0]_OTERM91_OTERM343                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[0]_OTERM91_OTERM345                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[0]_OTERM91_OTERM347                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[0]_OTERM91_OTERM349                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[1]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[1]_OTERM169                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[1]_OTERM171_OTERM479                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[1]_OTERM171_OTERM481                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[1]_OTERM171_OTERM483                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[1]_OTERM171_OTERM485                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[2]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[2]_OTERM141                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[2]_OTERM143_OTERM447                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[2]_OTERM143_OTERM449                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[2]_OTERM143_OTERM451                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[2]_OTERM143_OTERM453                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[3]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[3]_OTERM137                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[3]_OTERM139_OTERM375                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[3]_OTERM139_OTERM377                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[3]_OTERM139_OTERM379                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[3]_OTERM139_OTERM381                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[4]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[4]_OTERM113                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[4]_OTERM115_OTERM415                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[4]_OTERM115_OTERM417                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[4]_OTERM115_OTERM419                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[4]_OTERM115_OTERM421                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[5]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[5]_OTERM109                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[5]_OTERM111_OTERM423                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[5]_OTERM111_OTERM425                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[5]_OTERM111_OTERM427                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[5]_OTERM111_OTERM429                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[6]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[6]_OTERM73                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[6]_OTERM75_OTERM311                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[6]_OTERM75_OTERM313                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[6]_OTERM75_OTERM315                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[6]_OTERM75_OTERM317                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM41                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM43                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM45                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM271                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM273                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM275                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM277                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM539                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM541                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM543_OTERM1039                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM543_OTERM1041                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM543_OTERM1043                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM543_OTERM1045                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM543_OTERM1047                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM545_OTERM913                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM545_OTERM915                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM545_OTERM917                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM545_OTERM919                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM545_OTERM921                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM545_OTERM923                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM547_OTERM881                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM281_OTERM577                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM281_OTERM579                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~14                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[9]~15                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~1                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~1_OTERM599                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~20                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[17]~21                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~13                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[18]~16                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~7                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~7_OTERM715                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~26                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~26_OTERM1077                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~27                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[25]~27_OTERM713                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12_OTERM1091_OTERM1189                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~12_OTERM1091_OTERM1191                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~17                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[27]~17_OTERM1081                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~4                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~24                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[33]~25                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~2                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~22                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~22_RTM0732                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[35]~23                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[36]~11                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[36]~18                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[41]~9                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[41]~29                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[43]~8                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[43]~31                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[49]~6                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|StageOut[57]~0                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~1_RTM09                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~5_RTM05                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~6                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~1_RTM0199                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5_RTM04                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~5_RTM08                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~9_RTM0193                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~10                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~13_RTM0189                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_OTERM625                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_RTM0627                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_RTM0627                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_OTERM621                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_RTM0623                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~5_RTM0623                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~9_RTM0619                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~10                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13_RTM0192                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~13_RTM0198                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_RTM0188                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~17_RTM0613                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM735                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_RTM0737                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_RTM0737                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_OTERM731                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0622                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0626                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0733                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~5_RTM0733                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9_OTERM729                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~9_RTM0618                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_OTERM725                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_RTM0727                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_RTM0727                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_OTERM721                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_RTM0723                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~17_RTM0723                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~18                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_OTERM717                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0612                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0719                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~21_RTM0719                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~13                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17_RTM0726                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~17_RTM0736                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~21                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~21_RTM0722                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~25                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~25_RTM0718                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~5                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~33                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_8~34                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|state[0]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|state[1]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|state[3]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|state[5]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|state[6]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|state[7]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|state[9]                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|d_data_in[0]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|d_data_in[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|d_data_in[3]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|d_data_in[3]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|d_data_in[4]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|d_data_in[4]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_data[7]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_data[7]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_index[3]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_index[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[2]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[3]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[4]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[5]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[5]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[7]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|k_index[7]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|k_index[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[4]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[4]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[6]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[6]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[7]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[7]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[8]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[8]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE                                                ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[1]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|state[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|state[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|state[1]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|state[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[3]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[3]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[4]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[4]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[6]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[6]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[0]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[2]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal13~0_OTERM1117                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal13~0_OTERM1117DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM867                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM867DUPLICATE                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_OTERM857                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~13_OTERM857DUPLICATE                                     ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~DUPLICATE                                                ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~DUPLICATE                                     ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|d_data_in[0]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|d_data_in[0]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|d_data_in[2]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|d_data_in[2]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|d_data_in[5]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|d_data_in[5]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|d_data_in[6]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|d_data_in[6]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_index[7]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_index[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|j_index[1]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|j_index[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|j_index[4]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|j_index[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|k_index[2]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|k_index[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[4]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[4]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[5]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[5]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[7]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[7]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE                                                ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[1]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[2]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~DUPLICATE                                                ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[12]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[12]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[15]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[15]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[16]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[16]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[21]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[21]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[0]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal13~0_OTERM1139                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal13~0_OTERM1139DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_data[0]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_data[0]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[0]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[1]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM57                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM57~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM823                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM823DUPLICATE                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[1]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[1]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[0]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[2]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[3]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[4]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[7]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_index[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[2]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[5]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[5]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[7]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[4]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[4]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[5]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[5]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[6]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[6]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[8]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[8]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~DUPLICATE                                                ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[1]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[7]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[7]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[0]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[0]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[1]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[9]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[9]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[10]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[10]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[11]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[11]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[12]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[12]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[14]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[14]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[15]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[15]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[17]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[17]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[19]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[19]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[20]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[20]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[21]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[21]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[1]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[1]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal7~0_OTERM1137                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal7~0_OTERM1137DUPLICATE                                                                                                                                   ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal13~0_OTERM1129                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal13~0_OTERM1129DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state[4]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state[4]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~DUPLICATE ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|address[4]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|address[4]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|d_data_in[3]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|d_data_in[3]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|d_data_in[5]                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|d_data_in[5]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_data[2]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_data[2]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_index[0]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_index[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|j_data[0]                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|j_data[0]~DUPLICATE                                                                                                                                     ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|j_index[7]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|j_index[7]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[1]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[2]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[2]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[3]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[3]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[5]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[5]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[4]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[4]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[8]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[8]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state[1]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state[1]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state[2]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state[2]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[10]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[10]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[12]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[12]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[15]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[15]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[20]                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[20]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[4]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[4]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_data[1]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_data[1]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_data[3]                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_data[3]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~DUPLICATE                                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~DUPLICATE                                       ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                ;
+-----------------------------------------+----------------+--------------+---------------------+-----------------------------------+----------------+
; Name                                    ; Ignored Entity ; Ignored From ; Ignored To          ; Ignored Value                     ; Ignored Source ;
+-----------------------------------------+----------------+--------------+---------------------+-----------------------------------+----------------+
; Location                                ;                ;              ; ADC_CS_N            ; PIN_AJ4                           ; QSF Assignment ;
; Location                                ;                ;              ; ADC_DIN             ; PIN_AK4                           ; QSF Assignment ;
; Location                                ;                ;              ; ADC_DOUT            ; PIN_AK3                           ; QSF Assignment ;
; Location                                ;                ;              ; ADC_SCLK            ; PIN_AK2                           ; QSF Assignment ;
; Location                                ;                ;              ; AUD_ADCDAT          ; PIN_K7                            ; QSF Assignment ;
; Location                                ;                ;              ; AUD_ADCLRCK         ; PIN_K8                            ; QSF Assignment ;
; Location                                ;                ;              ; AUD_BCLK            ; PIN_H7                            ; QSF Assignment ;
; Location                                ;                ;              ; AUD_DACDAT          ; PIN_J7                            ; QSF Assignment ;
; Location                                ;                ;              ; AUD_DACLRCK         ; PIN_H8                            ; QSF Assignment ;
; Location                                ;                ;              ; AUD_XCK             ; PIN_G7                            ; QSF Assignment ;
; Location                                ;                ;              ; CLOCK2_50           ; PIN_AA16                          ; QSF Assignment ;
; Location                                ;                ;              ; CLOCK3_50           ; PIN_Y26                           ; QSF Assignment ;
; Location                                ;                ;              ; CLOCK4_50           ; PIN_K14                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[0]        ; PIN_AK14                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[10]       ; PIN_AG12                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[11]       ; PIN_AH13                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[12]       ; PIN_AJ14                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[1]        ; PIN_AH14                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[2]        ; PIN_AG15                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[3]        ; PIN_AE14                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[4]        ; PIN_AB15                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[5]        ; PIN_AC14                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[6]        ; PIN_AD14                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[7]        ; PIN_AF15                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[8]        ; PIN_AH15                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_ADDR[9]        ; PIN_AG13                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_BA[0]          ; PIN_AF13                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_BA[1]          ; PIN_AJ12                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_CAS_N          ; PIN_AF11                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_CKE            ; PIN_AK13                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_CLK            ; PIN_AH12                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_CS_N           ; PIN_AG11                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[0]          ; PIN_AK6                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[10]         ; PIN_AJ9                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[11]         ; PIN_AH9                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[12]         ; PIN_AH8                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[13]         ; PIN_AH7                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[14]         ; PIN_AJ6                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[15]         ; PIN_AJ5                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[1]          ; PIN_AJ7                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[2]          ; PIN_AK7                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[3]          ; PIN_AK8                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[4]          ; PIN_AK9                           ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[5]          ; PIN_AG10                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[6]          ; PIN_AK11                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[7]          ; PIN_AJ11                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[8]          ; PIN_AH10                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_DQ[9]          ; PIN_AJ10                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_LDQM           ; PIN_AB13                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_RAS_N          ; PIN_AE13                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_UDQM           ; PIN_AK12                          ; QSF Assignment ;
; Location                                ;                ;              ; DRAM_WE_N           ; PIN_AA13                          ; QSF Assignment ;
; Location                                ;                ;              ; FAN_CTRL            ; PIN_AA12                          ; QSF Assignment ;
; Location                                ;                ;              ; FPGA_I2C_SCLK       ; PIN_J12                           ; QSF Assignment ;
; Location                                ;                ;              ; FPGA_I2C_SDAT       ; PIN_K12                           ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[0]           ; PIN_AC18                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[10]          ; PIN_AH18                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[11]          ; PIN_AH17                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[12]          ; PIN_AG16                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[13]          ; PIN_AE16                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[14]          ; PIN_AF16                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[15]          ; PIN_AG17                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[16]          ; PIN_AA18                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[17]          ; PIN_AA19                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[18]          ; PIN_AE17                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[19]          ; PIN_AC20                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[1]           ; PIN_Y17                           ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[20]          ; PIN_AH19                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[21]          ; PIN_AJ20                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[22]          ; PIN_AH20                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[23]          ; PIN_AK21                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[24]          ; PIN_AD19                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[25]          ; PIN_AD20                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[26]          ; PIN_AE18                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[27]          ; PIN_AE19                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[28]          ; PIN_AF20                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[29]          ; PIN_AF21                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[2]           ; PIN_AD17                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[30]          ; PIN_AF19                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[31]          ; PIN_AG21                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[32]          ; PIN_AF18                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[33]          ; PIN_AG20                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[34]          ; PIN_AG18                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[35]          ; PIN_AJ21                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[3]           ; PIN_Y18                           ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[4]           ; PIN_AK16                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[5]           ; PIN_AK18                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[6]           ; PIN_AK19                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[7]           ; PIN_AJ19                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[8]           ; PIN_AJ17                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_0[9]           ; PIN_AJ16                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[0]           ; PIN_AB17                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[10]          ; PIN_AG26                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[11]          ; PIN_AH24                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[12]          ; PIN_AH27                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[13]          ; PIN_AJ27                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[14]          ; PIN_AK29                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[15]          ; PIN_AK28                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[16]          ; PIN_AK27                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[17]          ; PIN_AJ26                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[18]          ; PIN_AK26                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[19]          ; PIN_AH25                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[1]           ; PIN_AA21                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[20]          ; PIN_AJ25                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[21]          ; PIN_AJ24                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[22]          ; PIN_AK24                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[23]          ; PIN_AG23                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[24]          ; PIN_AK23                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[25]          ; PIN_AH23                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[26]          ; PIN_AK22                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[27]          ; PIN_AJ22                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[28]          ; PIN_AH22                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[29]          ; PIN_AG22                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[2]           ; PIN_AB21                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[30]          ; PIN_AF24                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[31]          ; PIN_AF23                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[32]          ; PIN_AE22                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[33]          ; PIN_AD21                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[34]          ; PIN_AA20                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[35]          ; PIN_AC22                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[3]           ; PIN_AC23                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[4]           ; PIN_AD24                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[5]           ; PIN_AE23                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[6]           ; PIN_AE24                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[7]           ; PIN_AF25                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[8]           ; PIN_AF26                          ; QSF Assignment ;
; Location                                ;                ;              ; GPIO_1[9]           ; PIN_AG25                          ; QSF Assignment ;
; Location                                ;                ;              ; IRDA_RXD            ; PIN_AA30                          ; QSF Assignment ;
; Location                                ;                ;              ; IRDA_TXD            ; PIN_AB30                          ; QSF Assignment ;
; Location                                ;                ;              ; PS2_CLK             ; PIN_AD7                           ; QSF Assignment ;
; Location                                ;                ;              ; PS2_CLK2            ; PIN_AD9                           ; QSF Assignment ;
; Location                                ;                ;              ; PS2_DAT             ; PIN_AE7                           ; QSF Assignment ;
; Location                                ;                ;              ; PS2_DAT2            ; PIN_AE9                           ; QSF Assignment ;
; Location                                ;                ;              ; TD_DATA[0]          ; PIN_D2                            ; QSF Assignment ;
; Location                                ;                ;              ; TD_DATA[1]          ; PIN_B1                            ; QSF Assignment ;
; Location                                ;                ;              ; TD_DATA[2]          ; PIN_E2                            ; QSF Assignment ;
; Location                                ;                ;              ; TD_DATA[3]          ; PIN_B2                            ; QSF Assignment ;
; Location                                ;                ;              ; TD_DATA[4]          ; PIN_D1                            ; QSF Assignment ;
; Location                                ;                ;              ; TD_DATA[5]          ; PIN_E1                            ; QSF Assignment ;
; Location                                ;                ;              ; TD_DATA[6]          ; PIN_C2                            ; QSF Assignment ;
; Location                                ;                ;              ; TD_DATA[7]          ; PIN_B3                            ; QSF Assignment ;
; Location                                ;                ;              ; TD_HS               ; PIN_A5                            ; QSF Assignment ;
; Location                                ;                ;              ; TD_VS               ; PIN_A3                            ; QSF Assignment ;
; Location                                ;                ;              ; USB_B2_CLK          ; PIN_AF4                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_B2_DATA[0]      ; PIN_AH4                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_B2_DATA[1]      ; PIN_AH3                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_B2_DATA[2]      ; PIN_AJ2                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_B2_DATA[3]      ; PIN_AJ1                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_B2_DATA[4]      ; PIN_AH2                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_B2_DATA[5]      ; PIN_AG3                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_B2_DATA[6]      ; PIN_AG2                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_B2_DATA[7]      ; PIN_AG1                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_EMPTY           ; PIN_AF5                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_FULL            ; PIN_AG5                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_OE_N            ; PIN_AF6                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_RD_N            ; PIN_AG6                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_RESET_N         ; PIN_AG7                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_SCL             ; PIN_AG8                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_SDA             ; PIN_AF8                           ; QSF Assignment ;
; Location                                ;                ;              ; USB_WR_N            ; PIN_AH5                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_BLANK_N         ; PIN_F10                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_B[0]            ; PIN_B13                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_B[1]            ; PIN_G13                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_B[2]            ; PIN_H13                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_B[3]            ; PIN_F14                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_B[4]            ; PIN_H14                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_B[5]            ; PIN_F15                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_B[6]            ; PIN_G15                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_B[7]            ; PIN_J14                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_CLK             ; PIN_A11                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_G[0]            ; PIN_J9                            ; QSF Assignment ;
; Location                                ;                ;              ; VGA_G[1]            ; PIN_J10                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_G[2]            ; PIN_H12                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_G[3]            ; PIN_G10                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_G[4]            ; PIN_G11                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_G[5]            ; PIN_G12                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_G[6]            ; PIN_F11                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_G[7]            ; PIN_E11                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_HS              ; PIN_B11                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_R[0]            ; PIN_A13                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_R[1]            ; PIN_C13                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_R[2]            ; PIN_E13                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_R[3]            ; PIN_B12                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_R[4]            ; PIN_C12                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_R[5]            ; PIN_D12                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_R[6]            ; PIN_E12                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_R[7]            ; PIN_F13                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_SYNC_N          ; PIN_C10                           ; QSF Assignment ;
; Location                                ;                ;              ; VGA_VS              ; PIN_D11                           ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_DATA[0]         ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_DATA[1]         ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_DATA[2]         ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_DATA[3]         ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_DATA[4]         ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_DATA[5]         ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_DATA[6]         ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_DATA[7]         ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_EN              ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_ON              ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_RS              ; ON                                ; QSF Assignment ;
; Virtual Pin                             ; ksa            ;              ; LCD_RW              ; ON                                ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[0]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[10]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[11]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[12]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[13]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[14]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[1]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[2]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[3]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[4]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[5]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[6]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[7]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[8]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ADDR[9]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_BA[0]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_BA[1]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_BA[2]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_CAS_N      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_CKE        ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_CS_N       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_ODT        ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_RAS_N      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_RESET_N    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; ksa            ;              ; HPS_DDR3_WE_N       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQS_N[0]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQS_N[1]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQS_N[2]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQS_N[3]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQS_P[0]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQS_P[1]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQS_P[2]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQS_P[3]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[0]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[10]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[11]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[12]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[13]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[14]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[15]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[16]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[17]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[18]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[19]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[1]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[20]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[21]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[22]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[23]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[24]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[25]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[26]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[27]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[28]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[29]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[2]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[30]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[31]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[3]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[4]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[5]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[6]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[7]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[8]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; ksa            ;              ; HPS_DDR3_DQ[9]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_CK_N       ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_CK_P       ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DM[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DM[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DM[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DM[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQS_N[0]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQS_N[1]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQS_N[2]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQS_N[3]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQS_P[0]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQS_P[1]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQS_P[2]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQS_P[3]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[10]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[11]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[12]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[13]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[14]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[15]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[16]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[17]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[18]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[19]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[20]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[21]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[22]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[23]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[24]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[25]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[26]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[27]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[28]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[29]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[30]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[31]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[4]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[5]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[6]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[7]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[8]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; ksa            ;              ; HPS_DDR3_DQ[9]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; D5 Delay (output register to io buffer) ; ksa            ;              ; HPS_DDR3_CK_N       ; 2                                 ; QSF Assignment ;
; D5 Delay (output register to io buffer) ; ksa            ;              ; HPS_DDR3_CK_P       ; 2                                 ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; ADC_CS_N            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; ADC_DIN             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; ADC_DOUT            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; ADC_SCLK            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; AUD_ADCDAT          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; AUD_ADCLRCK         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; AUD_BCLK            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; AUD_DACDAT          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; AUD_DACLRCK         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; AUD_XCK             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; CLOCK2_50           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; CLOCK3_50           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; CLOCK4_50           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[0]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[10]       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[11]       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[12]       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[1]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[2]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[3]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[4]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[5]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[6]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[7]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[8]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_ADDR[9]        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_BA[0]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_BA[1]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_CAS_N          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_CKE            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_CLK            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_CS_N           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[0]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[10]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[11]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[12]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[13]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[14]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[15]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[1]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[2]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[3]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[4]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[5]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[6]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[7]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[8]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_DQ[9]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_LDQM           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_RAS_N          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_UDQM           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; DRAM_WE_N           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; FAN_CTRL            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; FPGA_I2C_SCLK       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; FPGA_I2C_SDAT       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[0]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[10]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[11]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[12]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[13]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[14]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[15]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[16]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[17]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[18]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[19]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[1]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[20]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[21]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[22]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[23]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[24]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[25]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[26]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[27]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[28]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[29]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[2]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[30]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[31]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[32]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[33]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[34]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[35]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[3]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[4]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[5]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[6]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[7]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[8]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_0[9]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[0]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[10]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[11]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[12]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[13]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[14]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[15]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[16]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[17]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[18]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[19]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[1]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[20]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[21]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[22]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[23]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[24]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[25]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[26]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[27]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[28]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[29]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[2]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[30]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[31]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[32]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[33]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[34]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[35]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[3]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[4]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[5]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[6]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[7]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[8]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; GPIO_1[9]           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_GPIO[0]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_GPIO[1]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_KEY             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_LED             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_UART_RX         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_UART_TX         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; HPS_USB_STP         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; IRDA_RXD            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; IRDA_TXD            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; PS2_CLK             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; PS2_CLK2            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; PS2_DAT             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; PS2_DAT2            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_DATA[0]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_DATA[1]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_DATA[2]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_DATA[3]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_DATA[4]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_DATA[5]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_DATA[6]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_DATA[7]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_HS               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; TD_VS               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_B2_CLK          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_B2_DATA[0]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_B2_DATA[1]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_B2_DATA[2]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_B2_DATA[3]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_B2_DATA[4]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_B2_DATA[5]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_B2_DATA[6]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_B2_DATA[7]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_EMPTY           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_FULL            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_OE_N            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_RD_N            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_RESET_N         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_SCL             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_SDA             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; USB_WR_N            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_BLANK_N         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_B[0]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_B[1]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_B[2]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_B[3]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_B[4]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_B[5]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_B[6]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_B[7]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_CLK             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_G[0]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_G[1]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_G[2]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_G[3]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_G[4]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_G[5]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_G[6]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_G[7]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_HS              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_R[0]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_R[1]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_R[2]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_R[3]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_R[4]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_R[5]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_R[6]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_R[7]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_SYNC_N          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; ksa            ;              ; VGA_VS              ; 3.3-V LVTTL                       ; QSF Assignment ;
+-----------------------------------------+----------------+--------------+---------------------+-----------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4204 ) ; 0.00 % ( 0 / 4204 )        ; 0.00 % ( 0 / 4204 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4204 ) ; 0.00 % ( 0 / 4204 )        ; 0.00 % ( 0 / 4204 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3648 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 543 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/output_files/rc4.pin.


+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+----------------------+-------+
; Resource                                                    ; Usage                ; %     ;
+-------------------------------------------------------------+----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,643 / 32,070       ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 1,643                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,848 / 32,070       ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 526                  ;       ;
;         [b] ALMs used for LUT logic                         ; 1,009                ;       ;
;         [c] ALMs used for registers                         ; 313                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 213 / 32,070         ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 8 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 3                    ;       ;
;         [c] Due to LAB input limits                         ; 5                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                    ;       ;
;                                                             ;                      ;       ;
; Difficulty packing design                                   ; Low                  ;       ;
;                                                             ;                      ;       ;
; Total LABs:  partially or completely used                   ; 321 / 3,207          ; 10 %  ;
;     -- Logic LABs                                           ; 321                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ;       ;
;                                                             ;                      ;       ;
; Combinational ALUT usage for logic                          ; 2,640                ;       ;
;     -- 7 input functions                                    ; 18                   ;       ;
;     -- 6 input functions                                    ; 332                  ;       ;
;     -- 5 input functions                                    ; 522                  ;       ;
;     -- 4 input functions                                    ; 571                  ;       ;
;     -- <=3 input functions                                  ; 1,197                ;       ;
; Combinational ALUT usage for route-throughs                 ; 422                  ;       ;
; Dedicated logic registers                                   ; 1,803                ;       ;
;     -- By type:                                             ;                      ;       ;
;         -- Primary logic registers                          ; 1,677 / 64,140       ; 3 %   ;
;         -- Secondary logic registers                        ; 126 / 64,140         ; < 1 % ;
;     -- By function:                                         ;                      ;       ;
;         -- Design implementation registers                  ; 1,677                ;       ;
;         -- Routing optimization registers                   ; 126                  ;       ;
;                                                             ;                      ;       ;
; Virtual pins                                                ; 0                    ;       ;
; I/O pins                                                    ; 69 / 457             ; 15 %  ;
;     -- Clock pins                                           ; 5 / 8                ; 63 %  ;
;     -- Dedicated input pins                                 ; 3 / 21               ; 14 %  ;
;                                                             ;                      ;       ;
; Hard processor system peripheral utilization                ;                      ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )        ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )        ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )        ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )        ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )        ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )        ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )        ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )        ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )        ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )        ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )        ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )        ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )        ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )        ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )        ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )        ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )        ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )        ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )        ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )        ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )        ;       ;
;                                                             ;                      ;       ;
; Global signals                                              ; 2                    ;       ;
; M10K blocks                                                 ; 12 / 397             ; 3 %   ;
; Total MLAB memory bits                                      ; 0                    ;       ;
; Total block memory bits                                     ; 24,576 / 4,065,280   ; < 1 % ;
; Total block memory implementation bits                      ; 122,880 / 4,065,280  ; 3 %   ;
;                                                             ;                      ;       ;
; Total DSP Blocks                                            ; 0 / 87               ; 0 %   ;
;                                                             ;                      ;       ;
; Fractional PLLs                                             ; 0 / 6                ; 0 %   ;
; Global clocks                                               ; 2 / 16               ; 13 %  ;
; Quadrant clocks                                             ; 0 / 66               ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18               ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100              ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100              ; 0 %   ;
; JTAGs                                                       ; 1 / 1                ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.6% / 1.8% / 1.0%   ;       ;
; Peak interconnect usage (total/H/V)                         ; 16.2% / 18.7% / 8.8% ;       ;
; Maximum fan-out                                             ; 1176                 ;       ;
; Highest non-global fan-out                                  ; 651                  ;       ;
; Total fan-out                                               ; 17289                ;       ;
; Average fan-out                                             ; 3.44                 ;       ;
+-------------------------------------------------------------+----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1594 / 32070 ( 5 % )  ; 219 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1594                  ; 219                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1621 / 32070 ( 5 % )  ; 227 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 445                   ; 81                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 889                   ; 120                   ; 0                              ;
;         [c] ALMs used for registers                         ; 287                   ; 26                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 34 / 32070 ( < 1 % )  ; 9 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 7 / 32070 ( < 1 % )   ; 1 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 1                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 5                     ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                            ;
;                                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 277 / 3207 ( 9 % )    ; 67 / 3207 ( 2 % )     ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 277                   ; 67                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2310                  ; 330                   ; 0                              ;
;     -- 7 input functions                                    ; 14                    ; 4                     ; 0                              ;
;     -- 6 input functions                                    ; 259                   ; 73                    ; 0                              ;
;     -- 5 input functions                                    ; 485                   ; 37                    ; 0                              ;
;     -- 4 input functions                                    ; 542                   ; 29                    ; 0                              ;
;     -- <=3 input functions                                  ; 1010                  ; 187                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 400                   ; 22                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                ;
;         -- Primary logic registers                          ; 1464 / 64140 ( 2 % )  ; 213 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 124 / 64140 ( < 1 % ) ; 2 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                ;
;         -- Design implementation registers                  ; 1464                  ; 213                   ; 0                              ;
;         -- Routing optimization registers                   ; 124                   ; 2                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
;                                                             ;                       ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                                    ; 67                    ; 0                     ; 2                              ;
; I/O registers                                               ; 0                     ; 0                     ; 0                              ;
; Total block memory bits                                     ; 24576                 ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 122880                ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 12 / 397 ( 3 % )      ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                       ;                                ;
; Connections                                                 ;                       ;                       ;                                ;
;     -- Input Connections                                    ; 1354                  ; 375                   ; 1                              ;
;     -- Registered Input Connections                         ; 610                   ; 225                   ; 0                              ;
;     -- Output Connections                                   ; 84                    ; 871                   ; 775                            ;
;     -- Registered Output Connections                        ; 60                    ; 870                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                ;
;     -- Total Connections                                    ; 15396                 ; 2967                  ; 786                            ;
;     -- Registered Connections                               ; 5637                  ; 2155                  ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; External Connections                                        ;                       ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 954                   ; 484                            ;
;     -- sld_hub:auto_hub                                     ; 954                   ; 0                     ; 292                            ;
;     -- hard_block:auto_generated_inst                       ; 484                   ; 292                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                ;
;     -- Input Ports                                          ; 198                   ; 347                   ; 4                              ;
;     -- Output Ports                                         ; 125                   ; 365                   ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                     ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 276                   ; 0                              ;
;                                                             ;                       ;                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 12                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 255                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 260                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 196                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; CLOCK_50 ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1176                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; KEY[0]   ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; KEY[1]   ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; KEY[2]   ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; KEY[3]   ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 826                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[0]    ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[1]    ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[2]    ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[3]    ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[4]    ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[5]    ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[6]    ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[7]    ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[8]    ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; SW[9]    ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
; TD_CLK27 ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0]    ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]    ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]    ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]    ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]    ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]    ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]    ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]    ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]    ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]    ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]    ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]    ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]    ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]    ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]    ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]    ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]    ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]    ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]    ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]    ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]    ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]    ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]    ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]    ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]    ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]    ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]    ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]    ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]    ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]    ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]    ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]    ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]    ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]    ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]    ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]    ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]    ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]    ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]    ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]    ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]    ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]    ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]    ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]    ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]    ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]    ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]    ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]    ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]    ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]    ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]    ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]    ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TD_RESET_N ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 5 / 48 ( 10 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 7 / 80 ( 9 % )    ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 13 / 16 ( 81 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 2 / 80 ( 3 % )    ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; SW[7]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A       ; SW[8]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; SW[4]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; SW[5]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A       ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; SW[6]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; SW[9]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B       ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A       ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A       ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A       ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; TD_RESET_N                      ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A       ; GND+                            ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A       ; TD_CLK27                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; GND+                            ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A       ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A       ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B       ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ksa                                                                                                ; 1643.0 (20.4)        ; 1847.0 (20.3)                    ; 212.0 (0.0)                                       ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 2640 (34)           ; 1803 (0)                  ; 0 (0)         ; 24576             ; 12    ; 0          ; 69   ; 0            ; |ksa                                                                                                                                                                                                                                ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0|                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0                                                                                                                                                                    ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1|                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1                                                                                                                                                                    ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2|                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2                                                                                                                                                                    ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3|                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3                                                                                                                                                                    ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4                                                                                                                                                                    ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5                                                                                                                                                                    ; work         ;
;    |multicore_controller:quadcore_decryption|                                                       ; 1410.8 (0.5)         ; 1579.2 (0.5)                     ; 175.3 (0.0)                                       ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 2234 (1)            ; 1588 (0)                  ; 0 (0)         ; 24576             ; 12    ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption                                                                                                                                                                                       ; work         ;
;       |datapath:decryption_core_1|                                                                  ; 355.7 (35.8)         ; 396.3 (41.7)                     ; 44.2 (7.3)                                        ; 3.5 (1.4)                        ; 0.0 (0.0)            ; 559 (57)            ; 396 (36)                  ; 0 (0)         ; 6144              ; 3     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1                                                                                                                                                            ; work         ;
;          |d_memory:d_mem|                                                                           ; 31.7 (0.0)           ; 41.0 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 31.7 (0.0)           ; 41.0 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_75b4:auto_generated|                                                     ; 31.7 (0.0)           ; 41.0 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated                                                                              ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 31.7 (21.0)          ; 41.0 (25.0)                      ; 9.3 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (23)             ; 35 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 10.7 (10.7)          ; 16.0 (16.0)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |decrypt_memory:decrypt_d_mem|                                                             ; 91.2 (91.2)          ; 94.8 (94.8)                      ; 4.3 (4.3)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 157 (157)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem                                                                                                                               ; work         ;
;          |e_memory:e_mem|                                                                           ; 32.0 (0.0)           ; 39.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 32.0 (0.0)           ; 39.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_0bd4:auto_generated|                                                     ; 32.0 (0.0)           ; 39.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated                                                                              ; work         ;
;                   |altsyncram_03e3:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|altsyncram_03e3:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 32.0 (21.5)          ; 39.0 (24.5)                      ; 7.5 (3.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 41 (23)             ; 36 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 10.5 (10.5)          ; 14.5 (14.5)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |init_memory:init_s_mem|                                                                   ; 9.8 (9.8)            ; 10.2 (10.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem                                                                                                                                     ; work         ;
;          |s_memory:s_mem|                                                                           ; 32.2 (0.0)           ; 40.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 32.2 (0.0)           ; 40.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_m5b4:auto_generated|                                                     ; 32.2 (0.0)           ; 40.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                              ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 32.2 (21.2)          ; 40.0 (24.8)                      ; 8.0 (3.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 40 (23)             ; 34 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 11.0 (11.0)          ; 15.2 (15.2)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |swap_memory:swap_s_mem|                                                                   ; 122.9 (85.0)         ; 129.7 (92.1)                     ; 7.3 (7.7)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 207 (126)           ; 144 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem                                                                                                                                     ; work         ;
;             |lpm_divide:Mod0|                                                                       ; 37.6 (0.0)           ; 37.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0                                                                                                                     ; work         ;
;                |lpm_divide_c2m:auto_generated|                                                      ; 37.6 (0.0)           ; 37.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated                                                                                       ; work         ;
;                   |sign_div_unsign_fkh:divider|                                                     ; 37.6 (0.0)           ; 37.6 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider                                                           ; work         ;
;                      |alt_u_div_4te:divider|                                                        ; 37.6 (37.6)          ; 37.6 (37.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (81)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                     ; work         ;
;       |datapath:decryption_core_2|                                                                  ; 351.8 (35.2)         ; 398.2 (44.2)                     ; 46.8 (9.0)                                        ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 558 (60)            ; 398 (36)                  ; 0 (0)         ; 6144              ; 3     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2                                                                                                                                                            ; work         ;
;          |d_memory:d_mem|                                                                           ; 31.5 (0.0)           ; 42.3 (0.0)                       ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 37 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 31.5 (0.0)           ; 42.3 (0.0)                       ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 37 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_75b4:auto_generated|                                                     ; 31.5 (0.0)           ; 42.3 (0.0)                       ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 37 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated                                                                              ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 31.5 (20.8)          ; 42.3 (25.3)                      ; 10.8 (4.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (23)             ; 37 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 10.7 (10.7)          ; 17.0 (17.0)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |decrypt_memory:decrypt_d_mem|                                                             ; 90.5 (90.5)          ; 100.0 (100.0)                    ; 9.8 (9.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 157 (157)           ; 92 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem                                                                                                                               ; work         ;
;          |e_memory:e_mem|                                                                           ; 32.0 (0.0)           ; 37.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 32.0 (0.0)           ; 37.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_0bd4:auto_generated|                                                     ; 32.0 (0.0)           ; 37.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated                                                                              ; work         ;
;                   |altsyncram_03e3:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|altsyncram_03e3:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 32.0 (21.0)          ; 37.5 (25.1)                      ; 5.5 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (23)             ; 36 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 11.0 (11.0)          ; 12.4 (12.4)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |init_memory:init_s_mem|                                                                   ; 7.8 (7.8)            ; 9.2 (9.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem                                                                                                                                     ; work         ;
;          |s_memory:s_mem|                                                                           ; 32.0 (0.0)           ; 37.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 32.0 (0.0)           ; 37.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_m5b4:auto_generated|                                                     ; 32.0 (0.0)           ; 37.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                              ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 32.0 (21.0)          ; 37.5 (23.5)                      ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (23)             ; 35 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 11.0 (11.0)          ; 14.0 (14.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |swap_memory:swap_s_mem|                                                                   ; 122.7 (85.6)         ; 127.5 (90.3)                     ; 4.8 (4.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 206 (126)           ; 147 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem                                                                                                                                     ; work         ;
;             |lpm_divide:Mod0|                                                                       ; 37.2 (0.0)           ; 37.2 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0                                                                                                                     ; work         ;
;                |lpm_divide_c2m:auto_generated|                                                      ; 37.2 (0.0)           ; 37.2 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated                                                                                       ; work         ;
;                   |sign_div_unsign_fkh:divider|                                                     ; 37.2 (0.0)           ; 37.2 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider                                                           ; work         ;
;                      |alt_u_div_4te:divider|                                                        ; 37.2 (37.2)          ; 37.2 (37.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                     ; work         ;
;       |datapath:decryption_core_3|                                                                  ; 352.7 (37.7)         ; 388.0 (39.8)                     ; 36.3 (2.2)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 558 (60)            ; 405 (42)                  ; 0 (0)         ; 6144              ; 3     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3                                                                                                                                                            ; work         ;
;          |d_memory:d_mem|                                                                           ; 32.0 (0.0)           ; 39.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 32.0 (0.0)           ; 39.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_75b4:auto_generated|                                                     ; 32.0 (0.0)           ; 39.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated                                                                              ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 32.0 (21.0)          ; 39.5 (24.5)                      ; 7.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (23)             ; 36 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 11.0 (11.0)          ; 15.0 (15.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |decrypt_memory:decrypt_d_mem|                                                             ; 89.3 (89.3)          ; 98.7 (98.7)                      ; 9.8 (9.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 157 (157)           ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem                                                                                                                               ; work         ;
;          |e_memory:e_mem|                                                                           ; 31.5 (0.0)           ; 36.5 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 31.5 (0.0)           ; 36.5 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_0bd4:auto_generated|                                                     ; 31.5 (0.0)           ; 36.5 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated                                                                              ; work         ;
;                   |altsyncram_03e3:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|altsyncram_03e3:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 31.5 (20.5)          ; 36.5 (25.0)                      ; 5.0 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (23)             ; 35 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 11.0 (11.0)          ; 11.5 (11.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |init_memory:init_s_mem|                                                                   ; 8.0 (8.0)            ; 8.8 (8.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem                                                                                                                                     ; work         ;
;          |s_memory:s_mem|                                                                           ; 32.5 (0.0)           ; 35.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 37 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 32.5 (0.0)           ; 35.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 37 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_m5b4:auto_generated|                                                     ; 32.5 (0.0)           ; 35.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 37 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                              ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 32.5 (21.5)          ; 35.0 (23.8)                      ; 3.0 (2.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 40 (23)             ; 37 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |swap_memory:swap_s_mem|                                                                   ; 121.7 (84.4)         ; 129.7 (91.8)                     ; 8.0 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 206 (126)           ; 144 (129)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem                                                                                                                                     ; work         ;
;             |lpm_divide:Mod0|                                                                       ; 37.3 (0.0)           ; 37.9 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0                                                                                                                     ; work         ;
;                |lpm_divide_c2m:auto_generated|                                                      ; 37.3 (0.0)           ; 37.9 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated                                                                                       ; work         ;
;                   |sign_div_unsign_fkh:divider|                                                     ; 37.3 (0.0)           ; 37.9 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider                                                           ; work         ;
;                      |alt_u_div_4te:divider|                                                        ; 37.3 (37.3)          ; 37.9 (37.9)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                     ; work         ;
;       |datapath:decryption_core_4|                                                                  ; 350.1 (35.3)         ; 396.2 (43.3)                     ; 48.0 (8.3)                                        ; 2.0 (0.3)                        ; 0.0 (0.0)            ; 558 (60)            ; 389 (35)                  ; 0 (0)         ; 6144              ; 3     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4                                                                                                                                                            ; work         ;
;          |d_memory:d_mem|                                                                           ; 31.3 (0.0)           ; 36.7 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 31.3 (0.0)           ; 36.7 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_75b4:auto_generated|                                                     ; 31.3 (0.0)           ; 36.7 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 35 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated                                                                              ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 31.3 (21.0)          ; 36.7 (25.2)                      ; 5.3 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (23)             ; 35 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 10.3 (10.3)          ; 11.5 (11.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |decrypt_memory:decrypt_d_mem|                                                             ; 90.6 (90.6)          ; 97.3 (97.3)                      ; 7.2 (7.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 157 (157)           ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem                                                                                                                               ; work         ;
;          |e_memory:e_mem|                                                                           ; 30.8 (0.0)           ; 42.0 (0.0)                       ; 11.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 30.8 (0.0)           ; 42.0 (0.0)                       ; 11.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_0bd4:auto_generated|                                                     ; 30.8 (0.0)           ; 42.0 (0.0)                       ; 11.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated                                                                              ; work         ;
;                   |altsyncram_03e3:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|altsyncram_03e3:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 30.8 (20.8)          ; 42.0 (26.0)                      ; 11.2 (5.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (23)             ; 34 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 10.0 (10.0)          ; 16.0 (16.0)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |init_memory:init_s_mem|                                                                   ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem                                                                                                                                     ; work         ;
;          |s_memory:s_mem|                                                                           ; 32.6 (0.0)           ; 37.5 (0.0)                       ; 6.2 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 32.6 (0.0)           ; 37.5 (0.0)                       ; 6.2 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_m5b4:auto_generated|                                                     ; 32.6 (0.0)           ; 37.5 (0.0)                       ; 6.2 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 34 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated                                                                              ; work         ;
;                   |altsyncram_kq83:altsyncram1|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1                                                  ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 32.6 (22.2)          ; 37.5 (25.5)                      ; 6.2 (4.5)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 40 (23)             ; 34 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 10.3 (10.3)          ; 12.0 (12.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;          |swap_memory:swap_s_mem|                                                                   ; 121.3 (84.0)         ; 130.8 (93.4)                     ; 9.5 (9.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 206 (126)           ; 143 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem                                                                                                                                     ; work         ;
;             |lpm_divide:Mod0|                                                                       ; 37.3 (0.0)           ; 37.4 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0                                                                                                                     ; work         ;
;                |lpm_divide_c2m:auto_generated|                                                      ; 37.3 (0.0)           ; 37.4 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated                                                                                       ; work         ;
;                   |sign_div_unsign_fkh:divider|                                                     ; 37.3 (0.0)           ; 37.4 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider                                                           ; work         ;
;                      |alt_u_div_4te:divider|                                                        ; 37.3 (37.3)          ; 37.4 (37.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider                                     ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 189.0 (0.5)          ; 226.5 (0.5)                      ; 38.5 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 330 (1)             ; 215 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                               ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 188.5 (4.0)          ; 226.0 (6.5)                      ; 38.5 (2.5)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 329 (2)             ; 215 (16)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                   ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 184.5 (0.0)          ; 219.5 (0.0)                      ; 36.0 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 327 (0)             ; 199 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                   ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 184.5 (157.6)        ; 219.5 (185.3)                    ; 36.0 (28.7)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 327 (283)           ; 199 (169)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                      ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 16.2 (16.2)          ; 19.3 (19.3)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg              ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 10.7 (10.7)          ; 14.8 (14.8)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm            ; work         ;
+-----------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                     ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name     ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; LEDR[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]   ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HEX0[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50 ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; KEY[0]              ;                   ;         ;
; KEY[1]              ;                   ;         ;
; KEY[2]              ;                   ;         ;
; SW[0]               ;                   ;         ;
; SW[1]               ;                   ;         ;
; SW[2]               ;                   ;         ;
; SW[3]               ;                   ;         ;
; SW[4]               ;                   ;         ;
; SW[5]               ;                   ;         ;
; SW[6]               ;                   ;         ;
; SW[7]               ;                   ;         ;
; SW[8]               ;                   ;         ;
; SW[9]               ;                   ;         ;
; CLOCK_50            ;                   ;         ;
; KEY[3]              ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                             ; Location            ; Fan-Out ; Usage                                  ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                         ; PIN_AF14            ; 1176    ; Clock                                  ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; KEY[3]                                                                                                                                                                                                                                           ; PIN_Y16             ; 826     ; Async. clear                           ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                     ; JTAG_X0_Y2_N3       ; 651     ; Clock                                  ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                     ; JTAG_X0_Y2_N3       ; 58      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; MLABCELL_X28_Y5_N3  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; MLABCELL_X28_Y5_N48 ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; MLABCELL_X28_Y5_N51 ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; MLABCELL_X28_Y5_N18 ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; MLABCELL_X28_Y5_N36 ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~0                                                ; MLABCELL_X28_Y5_N33 ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                ; MLABCELL_X28_Y5_N42 ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2      ; LABCELL_X7_Y5_N33   ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1 ; MLABCELL_X28_Y5_N27 ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal11~0                                                                                                                                       ; MLABCELL_X65_Y9_N42 ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal14~0                                                                                                                                       ; LABCELL_X68_Y8_N3   ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal18~0                                                                                                                                       ; MLABCELL_X65_Y9_N27 ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal21~2                                                                                                                                       ; LABCELL_X66_Y9_N24  ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal8~0                                                                                                                                        ; MLABCELL_X65_Y9_N39 ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|WideOr6                                                                                                                                         ; LABCELL_X67_Y8_N33  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|WideOr8                                                                                                                                         ; LABCELL_X67_Y8_N30  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[2]                                                                                                                                        ; FF_X66_Y9_N28       ; 6       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; LABCELL_X33_Y4_N54  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; MLABCELL_X8_Y5_N36  ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; LABCELL_X12_Y5_N0   ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X33_Y4_N12  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; MLABCELL_X15_Y5_N45 ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~0                                                ; LABCELL_X33_Y4_N0   ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                ; LABCELL_X33_Y4_N30  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2      ; MLABCELL_X6_Y2_N48  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1 ; LABCELL_X7_Y6_N6    ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[6]~0                                                                                                                                          ; LABCELL_X70_Y7_N18  ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|state[3]                                                                                                                                              ; FF_X70_Y7_N59       ; 14      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_mem_write~0                                                                                                                                                                ; LABCELL_X70_Y8_N39  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; LABCELL_X43_Y2_N9   ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; LABCELL_X33_Y4_N27  ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; LABCELL_X43_Y2_N39  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X43_Y2_N15  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; LABCELL_X43_Y2_N27  ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~0                                                ; LABCELL_X43_Y2_N42  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~1                                                ; LABCELL_X43_Y2_N33  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2      ; LABCELL_X9_Y3_N57   ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1 ; LABCELL_X9_Y3_N48   ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[0]~1                                                                                                                                                              ; LABCELL_X70_Y9_N36  ; 27      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[5]                                                                                                                                                                     ; FF_X70_Y9_N14       ; 40      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal10~0_OTERM1095                                                                                                                                   ; FF_X74_Y8_N29       ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal12~2                                                                                                                                             ; LABCELL_X73_Y8_N33  ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal6~1_OTERM979                                                                                                                                     ; FF_X74_Y8_N53       ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr6                                                                                                                                               ; LABCELL_X73_Y8_N39  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr7                                                                                                                                               ; LABCELL_X73_Y8_N12  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr8                                                                                                                                               ; LABCELL_X73_Y8_N57  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; LABCELL_X16_Y4_N27  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; LABCELL_X19_Y4_N48  ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; LABCELL_X16_Y4_N57  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X16_Y4_N36  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; LABCELL_X16_Y4_N24  ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~0                                                ; LABCELL_X16_Y4_N33  ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~1                                                ; LABCELL_X16_Y4_N3   ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2      ; LABCELL_X7_Y7_N48   ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 ; LABCELL_X7_Y7_N6    ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal11~0                                                                                                                                       ; MLABCELL_X28_Y7_N48 ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal14~0                                                                                                                                       ; MLABCELL_X21_Y6_N0  ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal18~0                                                                                                                                       ; MLABCELL_X21_Y6_N54 ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal21~2                                                                                                                                       ; LABCELL_X19_Y3_N15  ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal8~0                                                                                                                                        ; MLABCELL_X21_Y6_N36 ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|WideOr6                                                                                                                                         ; LABCELL_X31_Y7_N42  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|WideOr8                                                                                                                                         ; LABCELL_X31_Y7_N45  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[2]                                                                                                                                        ; FF_X28_Y7_N13       ; 6       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; LABCELL_X18_Y6_N39  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; LABCELL_X17_Y6_N12  ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; LABCELL_X18_Y6_N15  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X19_Y6_N36  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; LABCELL_X18_Y6_N0   ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                ; LABCELL_X19_Y6_N30  ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                ; LABCELL_X19_Y6_N15  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2      ; MLABCELL_X15_Y6_N48 ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1 ; LABCELL_X7_Y6_N24   ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[3]~0                                                                                                                                          ; MLABCELL_X34_Y7_N18 ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[3]                                                                                                                                              ; FF_X34_Y7_N26       ; 13      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_mem_write~0                                                                                                                                                                ; LABCELL_X29_Y5_N27  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; MLABCELL_X15_Y4_N27 ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; LABCELL_X18_Y3_N42  ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; MLABCELL_X15_Y4_N15 ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; MLABCELL_X15_Y4_N39 ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; MLABCELL_X15_Y4_N36 ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~0                                                ; MLABCELL_X15_Y4_N48 ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                ; MLABCELL_X15_Y4_N45 ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2      ; LABCELL_X7_Y3_N9    ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 ; LABCELL_X7_Y3_N6    ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[2]~1                                                                                                                                                              ; LABCELL_X43_Y5_N54  ; 28      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[5]                                                                                                                                                                     ; FF_X43_Y5_N20       ; 41      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal10~1_OTERM1107                                                                                                                                   ; FF_X40_Y3_N44       ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal12~2                                                                                                                                             ; LABCELL_X42_Y3_N3   ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal6~2_OTERM1063                                                                                                                                    ; FF_X42_Y3_N35       ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr6                                                                                                                                               ; LABCELL_X45_Y4_N3   ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr7                                                                                                                                               ; LABCELL_X40_Y3_N6   ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr8                                                                                                                                               ; LABCELL_X40_Y3_N39  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; LABCELL_X40_Y2_N54  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; MLABCELL_X25_Y2_N39 ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; LABCELL_X27_Y3_N48  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X40_Y2_N36  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; LABCELL_X27_Y3_N30  ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0                                                ; LABCELL_X40_Y2_N48  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~1                                                ; LABCELL_X40_Y2_N0   ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2      ; MLABCELL_X34_Y4_N51 ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1 ; MLABCELL_X34_Y4_N45 ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal11~0                                                                                                                                       ; LABCELL_X57_Y3_N30  ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal14~0                                                                                                                                       ; LABCELL_X57_Y3_N54  ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal18~0                                                                                                                                       ; LABCELL_X57_Y3_N33  ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal21~2                                                                                                                                       ; MLABCELL_X59_Y4_N18 ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal8~0                                                                                                                                        ; LABCELL_X57_Y3_N15  ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|WideOr6                                                                                                                                         ; MLABCELL_X59_Y3_N48 ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|WideOr8                                                                                                                                         ; MLABCELL_X59_Y3_N51 ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[2]                                                                                                                                        ; FF_X59_Y4_N43       ; 6       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; MLABCELL_X34_Y2_N42 ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; LABCELL_X27_Y3_N45  ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; LABCELL_X27_Y3_N27  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X37_Y2_N6   ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; MLABCELL_X34_Y2_N3  ; 10      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                ; LABCELL_X37_Y2_N24  ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                ; LABCELL_X37_Y2_N3   ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2      ; LABCELL_X24_Y4_N3   ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 ; LABCELL_X24_Y4_N0   ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[1]~0                                                                                                                                          ; LABCELL_X61_Y4_N36  ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[3]                                                                                                                                              ; FF_X61_Y4_N44       ; 15      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_mem_write~0                                                                                                                                                                ; LABCELL_X61_Y4_N21  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; LABCELL_X45_Y2_N39  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; LABCELL_X27_Y2_N6   ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; LABCELL_X27_Y2_N51  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X45_Y2_N12  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; LABCELL_X45_Y2_N36  ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~0                                                ; LABCELL_X45_Y2_N54  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1                                                ; LABCELL_X45_Y2_N24  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2      ; LABCELL_X18_Y2_N36  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 ; LABCELL_X18_Y2_N3   ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[16]~1                                                                                                                                                             ; LABCELL_X62_Y5_N6   ; 34      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[5]                                                                                                                                                                     ; FF_X61_Y5_N14       ; 47      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal10~1_OTERM1103                                                                                                                                   ; FF_X64_Y3_N11       ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal12~2                                                                                                                                             ; LABCELL_X63_Y3_N36  ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal6~2_OTERM1061                                                                                                                                    ; FF_X64_Y3_N2        ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr6                                                                                                                                               ; LABCELL_X64_Y2_N36  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr7                                                                                                                                               ; LABCELL_X63_Y3_N18  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr8                                                                                                                                               ; LABCELL_X63_Y3_N3   ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; LABCELL_X17_Y5_N9   ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; LABCELL_X17_Y2_N9   ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; LABCELL_X17_Y5_N15  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X17_Y5_N0   ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; LABCELL_X17_Y5_N36  ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0                                                ; LABCELL_X17_Y5_N33  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                ; LABCELL_X17_Y5_N27  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2      ; LABCELL_X12_Y4_N57  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1 ; LABCELL_X12_Y4_N54  ; 6       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal11~0                                                                                                                                       ; LABCELL_X56_Y7_N15  ; 10      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal14~0                                                                                                                                       ; LABCELL_X56_Y7_N21  ; 16      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal18~0                                                                                                                                       ; LABCELL_X56_Y7_N12  ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal21~2                                                                                                                                       ; LABCELL_X55_Y8_N0   ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal8~0                                                                                                                                        ; LABCELL_X56_Y7_N18  ; 11      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|WideOr6                                                                                                                                         ; LABCELL_X51_Y7_N12  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|WideOr8                                                                                                                                         ; LABCELL_X55_Y7_N42  ; 9       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[2]                                                                                                                                        ; FF_X55_Y8_N58       ; 6       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; LABCELL_X27_Y5_N45  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; LABCELL_X23_Y5_N30  ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; LABCELL_X27_Y5_N51  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X30_Y5_N24  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; LABCELL_X27_Y5_N9   ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                ; LABCELL_X27_Y5_N18  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                ; LABCELL_X30_Y5_N21  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2      ; LABCELL_X27_Y5_N54  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 ; LABCELL_X27_Y5_N39  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[1]~0                                                                                                                                          ; LABCELL_X63_Y7_N54  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state[3]                                                                                                                                              ; FF_X63_Y7_N50       ; 13      ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_mem_write~0                                                                                                                                                                ; LABCELL_X57_Y7_N27  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                       ; LABCELL_X31_Y5_N45  ; 1       ; Write enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                          ; LABCELL_X12_Y3_N0   ; 4       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                          ; MLABCELL_X21_Y5_N45 ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                          ; LABCELL_X31_Y5_N18  ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                          ; LABCELL_X16_Y5_N21  ; 9       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                ; LABCELL_X31_Y5_N12  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                ; LABCELL_X31_Y5_N6   ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2      ; LABCELL_X11_Y5_N21  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1 ; LABCELL_X11_Y5_N18  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[9]~1                                                                                                                                                              ; LABCELL_X57_Y5_N30  ; 28      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[5]                                                                                                                                                                     ; FF_X53_Y5_N38       ; 41      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal10~1_OTERM1099                                                                                                                                   ; FF_X64_Y10_N8       ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal12~2                                                                                                                                             ; LABCELL_X63_Y10_N42 ; 13      ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal6~2_OTERM1059                                                                                                                                    ; FF_X64_Y10_N23      ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr6                                                                                                                                               ; LABCELL_X63_Y10_N51 ; 8       ; Sync. load                             ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr7                                                                                                                                               ; LABCELL_X63_Y9_N54  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr8                                                                                                                                               ; LABCELL_X63_Y9_N12  ; 8       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; multicore_controller:quadcore_decryption|key_found_flag~0                                                                                                                                                                                        ; LABCELL_X62_Y9_N57  ; 38      ; Sync. clear, Sync. load                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                ; FF_X7_Y2_N29        ; 171     ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                       ; LABCELL_X2_Y2_N42   ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux_proc~0                                     ; LABCELL_X9_Y2_N54   ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                        ; LABCELL_X9_Y2_N15   ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][0]                                         ; FF_X15_Y3_N20       ; 12      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][0]~67                                      ; MLABCELL_X34_Y5_N30 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                                         ; FF_X25_Y3_N2        ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][0]                                         ; FF_X11_Y3_N17       ; 12      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][0]~74                                      ; MLABCELL_X34_Y5_N36 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][3]                                         ; FF_X11_Y3_N5        ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][0]                                         ; FF_X23_Y5_N38       ; 12      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][0]~81                                      ; MLABCELL_X34_Y5_N15 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][3]                                         ; FF_X23_Y5_N50       ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                          ; FF_X33_Y2_N41       ; 12      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                        ; MLABCELL_X34_Y5_N51 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                          ; FF_X4_Y6_N26        ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                          ; FF_X12_Y3_N44       ; 12      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11                                       ; MLABCELL_X34_Y5_N33 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                                          ; FF_X10_Y5_N56       ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                          ; FF_X8_Y5_N8         ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~18                                       ; MLABCELL_X34_Y5_N24 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                          ; FF_X12_Y5_N32       ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                          ; FF_X18_Y4_N50       ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~25                                       ; MLABCELL_X34_Y5_N27 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                          ; FF_X18_Y4_N26       ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                                          ; FF_X9_Y4_N38        ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~32                                       ; MLABCELL_X34_Y5_N6  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                                          ; FF_X9_Y4_N2         ; 9       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                                          ; FF_X13_Y6_N2        ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~39                                       ; MLABCELL_X34_Y5_N9  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                                          ; FF_X13_Y6_N8        ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                                          ; FF_X21_Y2_N23       ; 12      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]~46                                       ; MLABCELL_X34_Y5_N48 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                                          ; FF_X21_Y2_N59       ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]                                          ; FF_X34_Y2_N41       ; 12      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]~53                                       ; MLABCELL_X34_Y5_N39 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]                                          ; FF_X4_Y3_N53        ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]                                          ; FF_X16_Y3_N35       ; 13      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]~60                                       ; MLABCELL_X34_Y5_N12 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                                          ; FF_X4_Y3_N23        ; 8       ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~20                                         ; MLABCELL_X25_Y4_N12 ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1                                          ; LABCELL_X27_Y4_N3   ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~2                           ; LABCELL_X9_Y2_N18   ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                             ; LABCELL_X2_Y2_N21   ; 12      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][0]~55                               ; LABCELL_X27_Y4_N33  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][0]~61                               ; LABCELL_X35_Y6_N51  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][0]~67                               ; LABCELL_X22_Y2_N39  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                                 ; LABCELL_X35_Y6_N33  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                 ; LABCELL_X35_Y6_N36  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~13                                ; LABCELL_X33_Y5_N54  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~19                                ; LABCELL_X27_Y4_N30  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~25                                ; MLABCELL_X28_Y3_N36 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~31                                ; MLABCELL_X28_Y3_N33 ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]~37                                ; LABCELL_X22_Y3_N3   ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0]~43                                ; LABCELL_X35_Y6_N42  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][0]~49                                ; LABCELL_X22_Y2_N21  ; 5       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                   ; LABCELL_X16_Y6_N15  ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~0              ; LABCELL_X11_Y4_N9   ; 7       ; Sync. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1              ; LABCELL_X16_Y6_N24  ; 7       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                     ; FF_X2_Y2_N29        ; 16      ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                    ; FF_X7_Y2_N23        ; 13      ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                     ; FF_X7_Y2_N32        ; 137     ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                     ; FF_X2_Y2_N32        ; 109     ; Async. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                              ; LABCELL_X7_Y2_N9    ; 3       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                    ; FF_X7_Y2_N47        ; 174     ; Async. clear, Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0                                                                                                      ; LABCELL_X9_Y2_N36   ; 4       ; Clock enable                           ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                         ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; Name     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; CLOCK_50 ; PIN_AF14 ; 1176    ; Global Clock         ; GCLK6            ; --                        ;
; KEY[3]   ; PIN_Y16  ; 826     ; Global Clock         ; GCLK7            ; --                        ;
+----------+----------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                             ; 651     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                            ; 174     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                        ; 171     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                             ; 137     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                             ; 116     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                             ; 109     ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                ; 89      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                             ; 66      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                             ; 58      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[5]                                                                                                                                                                             ; 47      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                    ; 43      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[5]                                                                                                                                                                             ; 41      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[5]                                                                                                                                                                             ; 41      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                   ; 40      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[5]                                                                                                                                                                             ; 40      ;
; multicore_controller:quadcore_decryption|key_found_flag~0                                                                                                                                                                                                ; 38      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[4]~DUPLICATE                                                                                                                                      ; 35      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[4]~DUPLICATE                                                                                                                                      ; 35      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~DUPLICATE                                          ; 34      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[16]~1                                                                                                                                                                     ; 34      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                                    ; 33      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[4]~DUPLICATE                                                                                                                                      ; 32      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                    ; 31      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                    ; 31      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                    ; 31      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                    ; 31      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                             ; 28      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[9]~1                                                                                                                                                                      ; 28      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[2]~1                                                                                                                                                                      ; 28      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[4]~DUPLICATE                                                                                                                                      ; 27      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                    ; 27      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[0]~1                                                                                                                                                                      ; 27      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14                             ; 25      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[5]                                                                                                                                                ; 24      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[5]                                                                                                                                                ; 24      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[5]~DUPLICATE                                                                                                                                      ; 23      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[5]~DUPLICATE                                                                                                                                      ; 22      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[7]                                                                                                                                                ; 22      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[7]                                                                                                                                                ; 22      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[6]                                                                                                                                                ; 21      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[6]                                                                                                                                                ; 21      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal5~0                                                                                                                                                ; 20      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal5~0                                                                                                                                                ; 20      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal5~0                                                                                                                                                ; 20      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal5~0                                                                                                                                                ; 20      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal9~0                                                                                                                                                ; 18      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal9~0                                                                                                                                                ; 18      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal9~0                                                                                                                                                ; 18      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal9~0                                                                                                                                                ; 18      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[6]~DUPLICATE                                                                                                                                      ; 17      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|Equal5~0                                                                                                                                                                             ; 17      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|Equal4~0                                                                                                                                                                             ; 17      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|Equal5~0                                                                                                                                                                             ; 17      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|Equal4~0                                                                                                                                                                             ; 17      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|Equal5~0                                                                                                                                                                             ; 17      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|Equal4~0                                                                                                                                                                             ; 17      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|Equal5~1                                                                                                                                                                             ; 17      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|Equal4~1                                                                                                                                                                             ; 17      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                             ; 16      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal14~0                                                                                                                                               ; 16      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal14~0                                                                                                                                               ; 16      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal14~0                                                                                                                                               ; 16      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal14~0                                                                                                                                               ; 16      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[6]~DUPLICATE                                                                                                                                      ; 15      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM779                                               ; 15      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM735                                               ; 15      ;
; ~GND                                                                                                                                                                                                                                                     ; 15      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[3]                                                                                                                                                      ; 15      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~1                                                        ; 15      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~1                                                        ; 15      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~1                                                        ; 15      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_6~1                                                        ; 15      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[7]~DUPLICATE                                                                                                                                      ; 14      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal13~0_OTERM1119                                                                                                                                           ; 14      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|state[3]                                                                                                                                                      ; 14      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[0]                                                                                                                                                                             ; 14      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[0]                                                                                                                                                                             ; 14      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal10~1_OTERM1107                                                                                                                                           ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal10~1_OTERM1103                                                                                                                                           ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal10~1_OTERM1099                                                                                                                                           ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal10~0_OTERM1095                                                                                                                                           ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]                                                  ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                                                  ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                                                  ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                  ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                  ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                            ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal12~2                                                                                                                                                     ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state[3]                                                                                                                                                      ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal12~2                                                                                                                                                     ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal12~2                                                                                                                                                     ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[3]                                                                                                                                                      ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal12~2                                                                                                                                                     ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal21~2                                                                                                                                               ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[2]                                                                                                                                                                             ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[2]                                                                                                                                                                             ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[2]                                                                                                                                                                             ; 13      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal6~2_OTERM1059                                                                                                                                            ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0                                                  ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3                                                ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                     ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0                                                     ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][0]                                                 ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][0]                                                 ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][0]                                                 ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]                                                  ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                                                  ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                  ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                  ; 12      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal8~0                                                                                                                                                ; 12      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal21~2                                                                                                                                               ; 12      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[1]                                                                                                                                                                             ; 12      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[1]                                                                                                                                                                             ; 12      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM867DUPLICATE                                      ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM823DUPLICATE                                      ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[7]~DUPLICATE                                                                                                                                      ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[0]~DUPLICATE                                                                                                                                                                   ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal6~2_OTERM1063                                                                                                                                            ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                     ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal8~0                                                                                                                                                ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal21~2                                                                                                                                               ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal16~0                                                                                                                                               ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal16~0                                                                                                                                               ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal16~0                                                                                                                                               ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal8~0                                                                                                                                                ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal16~0                                                                                                                                               ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal24~0                                                                                                                                               ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal24~0                                                                                                                                               ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal24~0                                                                                                                                               ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal24~0                                                                                                                                               ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[7]                                                                                                                                                ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[16]                                                                                                                                                                       ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[8]                                                                                                                                                                        ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[0]                                                                                                                                                                        ; 11      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal13~0_OTERM1139                                                                                                                                           ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal6~2_OTERM1061                                                                                                                                            ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal6~1_OTERM979                                                                                                                                             ; 10      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                     ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector56~1                                                                                                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector59~2                                                                                                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector56~1                                                                                                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector59~2                                                                                                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector56~1                                                                                                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector59~2                                                                                                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector56~1                                                                                                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector59~2                                                                                                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[1]~0                                                                                                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal11~0                                                                                                                                               ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|address~0                                                                                                                                               ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|address~0                                                                                                                                               ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal8~0                                                                                                                                                ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|address~0                                                                                                                                               ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|address~0                                                                                                                                               ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[0]                                                                                                                                                ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[0]                                                                                                                                                ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[0]                                                                                                                                                ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[0]                                                                                                                                                ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~1                                                        ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~1                                                        ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~1                                                        ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_7~1                                                        ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1]                                                                     ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2]                                                                     ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3]                                                                     ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0]                                                                     ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1]                                                                     ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0]                                                                     ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0]                                                                     ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7]                                                                     ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[6]                                                                                                                                                                             ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[1]                                                                                                                                                                             ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[23]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[22]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[21]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[20]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[19]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[18]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[17]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[15]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[14]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[13]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[12]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[11]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[10]                                                                                                                                                                       ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[9]                                                                                                                                                                        ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[7]                                                                                                                                                                        ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[5]                                                                                                                                                                        ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[2]                                                                                                                                                                        ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[1]                                                                                                                                                                        ; 10      ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[4]~DUPLICATE                                                                                                                                                                   ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal13~0_OTERM1129                                                                                                                                           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal2~1_OTERM871                                                                                                                                             ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal2~1_OTERM827                                                                                                                                             ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal2~1_OTERM783                                                                                                                                             ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal2~1_OTERM739                                                                                                                                             ; 9       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                     ; 9       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector58~0                                                                                                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector58~0                                                                                                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector58~0                                                                                                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector58~0                                                                                                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state~0                                                                                                                                                       ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|WideOr8                                                                                                                                                 ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal6~0                                                                                                                                                ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal6~0                                                                                                                                                ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal6~0                                                                                                                                                ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal6~0                                                                                                                                                ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[6]~0                                                                                                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~0                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~0                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~0                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                  ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal18~0                                                                                                                                               ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal11~0                                                                                                                                               ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal21~2                                                                                                                                               ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal18~0                                                                                                                                               ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal11~0                                                                                                                                               ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal18~0                                                                                                                                               ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal11~0                                                                                                                                               ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal18~0                                                                                                                                               ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[4]                                                                                                                                                ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~1                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~1                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~1                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_3~1                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[6]                                                                                                                                                                             ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[6]                                                                                                                                                                             ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[6]                                                                                                                                                                             ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[7]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[1]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[2]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[3]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[4]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[5]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[6]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|q_a[0]                                                                     ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[3]                                                                                                                                                                        ; 9       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[4]~DUPLICATE                                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[4]~DUPLICATE                                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[0]~DUPLICATE                                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal7~0_OTERM1147                                                                                                                                            ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal13~0_OTERM1117                                                                                                                                           ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM69                                                                                                                                            ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM65                                                                                                                                            ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM61                                                                                                                                            ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM53                                                                                                                                            ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM49                                                                                                                                            ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM45                                                                                                                                            ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM41                                                                                                                                            ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                     ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~8                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][3]                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_11[3]                                                                                                                ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][3]                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_10[3]                                                                                                                ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_9[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_8[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_7[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_6[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][3]                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_5[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_4[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_3[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_2[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                  ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|WideOr2~0                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal6~1                                                                                                                                                ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr1                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector0~5                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector0~4                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|state~1                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|WideOr2~0                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal6~1                                                                                                                                                ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr1                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector2~5                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector2~4                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|state~1                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|WideOr2~0                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal6~1                                                                                                                                                ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr1                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector3~5                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector3~4                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|state~1                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|WideOr2~0                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal6~1                                                                                                                                                ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector1~5                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector1~4                                                                                                                                                   ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|state~1                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr1                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|state~0                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|state~0                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|address~1                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr7                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr6                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|WideOr6                                                                                                                                                 ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideOr8                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[1]~0                                                                                                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|WideOr8                                                                                                                                                 ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|address~1                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr7                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr6                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|WideOr6                                                                                                                                                 ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideOr8                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|WideOr8                                                                                                                                                 ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|address~1                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr7                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr6                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|WideOr6                                                                                                                                                 ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideOr8                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[3]~0                                                                                                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|WideOr8                                                                                                                                                 ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|address~1                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr7                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr6                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|WideOr6                                                                                                                                                 ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideOr8                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|state~0                                                                                                                                                       ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~0                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1         ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~0                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~0                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~0                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|WideOr0~1                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|WideOr0~1                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|WideOr0~1                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|WideOr0~1                                                                                                                                               ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]           ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~1                                                        ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                  ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[7]                                                                                                                                                ; 8       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state[1]~DUPLICATE                                                                                                                                            ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[6]~DUPLICATE                                                                                                                                                              ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|secret_key[4]~DUPLICATE                                                                                                                                                              ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal7~0_OTERM1127                                                                                                                                            ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal7~0_OTERM1115                                                                                                                                            ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~0_RTM0963                                                                                                                                              ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~0_RTM0959                                                                                                                                              ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~0_RTM0951                                                                                                                                              ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~0_RTM0943                                                                                                                                              ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1                      ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~0                      ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                     ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~20                                                 ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                            ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0                                                      ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                        ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                        ; 7       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                        ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector9~0                                                                                                                                                   ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector10~0                                                                                                                                                  ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal5~1                                                                                                                                                      ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector9~0                                                                                                                                                   ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector10~0                                                                                                                                                  ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal5~1                                                                                                                                                      ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector9~0                                                                                                                                                   ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector10~0                                                                                                                                                  ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal5~1                                                                                                                                                      ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal5~1                                                                                                                                                      ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector10~0                                                                                                                                                  ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector9~0                                                                                                                                                   ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector60~1                                                                                                                                                  ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector60~1                                                                                                                                                  ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector60~1                                                                                                                                                  ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector60~1                                                                                                                                                  ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1         ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_data[0]                                                                                                                                               ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_data[0]                                                                                                                                               ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_data[0]                                                                                                                                               ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[8]                                                                                                                                                ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1                                                        ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[2]                                                                                                                                                                             ; 7       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal13~0_OTERM1117DUPLICATE                                                                                                                                  ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|state[1]~DUPLICATE                                                                                                                                            ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[8]~DUPLICATE                                                                                                                                      ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[1]~DUPLICATE                                                                                                                                                                   ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[4]~DUPLICATE                                                                                                                                                                   ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[2]~DUPLICATE                                                                                                                                                                   ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_OTERM691                                               ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13                                                 ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][1]                                                 ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][1]                                                 ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][1]                                                 ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                        ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[6]                        ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                        ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector8~0                                                                                                                                                   ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector8~0                                                                                                                                                   ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector8~0                                                                                                                                                   ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector8~0                                                                                                                                                   ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_index[1]                                                                                                                                                    ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_index[0]                                                                                                                                                    ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|i_index[1]                                                                                                                                                    ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|i_index[0]                                                                                                                                                    ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|i_index[0]                                                                                                                                                    ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|i_index[1]                                                                                                                                                    ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1         ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|state[0]                                                                                                                                                      ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~1         ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1         ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1         ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1         ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal              ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal12~0                                                                                                                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal12~0                                                                                                                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal12~0                                                                                                                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal12~0                                                                                                                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                               ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[1]                                                                                                                                                ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[2]                                                                                                                                                ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[1]                                                                                                                                                ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[6]                                                                                                                                                ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[2]                                                                                                                                                ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[1]                                                                                                                                                ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|state[2]                                                                                                                                                ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[1]                                                                                                                                                ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[2]                                                                                                                                                ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~1                                                        ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~1                                                        ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~1                                                        ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_2~1                                                        ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|state[1]                                                                                                                                                                             ; 6       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal13~0_OTERM1129DUPLICATE                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[1]~DUPLICATE                                                                                                                                          ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[0]~DUPLICATE                                                                                                                                          ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[0]~DUPLICATE                                                                                                                                            ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|state[8]~DUPLICATE                                                                                                                                      ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal3~1_OTERM1143                                                                                                                                            ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal3~1_OTERM1133                                                                                                                                            ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal3~1_OTERM1123                                                                                                                                            ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal3~1_OTERM1111                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~2                                   ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][0]~67                                       ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][0]~61                                       ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][0]~55                                       ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][0]~49                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0]~43                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]~37                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~31                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~25                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~19                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~13                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                         ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                                         ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                             ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~17                                                 ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~16                                                 ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~12                                                 ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                    ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~6                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~4                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                    ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][0]~81                                              ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][0]~74                                              ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][0]~67                                              ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]~60                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]~53                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]~46                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~39                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~32                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~25                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~18                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11                                               ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                                ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux_proc~0                                             ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                                    ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][2]                                                 ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][2]                                                 ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][2]                                                 ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][2]                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][2]                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2]                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~39                                                 ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector11~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector12~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector62~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector61~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Selector57~1                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector11~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector12~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector62~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector61~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Selector57~1                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector11~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector12~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector62~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector61~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector57~1                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector62~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector57~1                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector61~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector11~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Selector12~0                                                                                                                                                  ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_index[3]                                                                                                                                                    ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_index[2]                                                                                                                                                    ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|i_index[3]                                                                                                                                                    ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|i_index[2]                                                                                                                                                    ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[2]                                                                                                                                                      ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[1]                                                                                                                                                      ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[3]                                                                                                                                                    ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[2]                                                                                                                                                    ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[1]                                                                                                                                                      ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|i_index[2]                                                                                                                                                    ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|i_index[3]                                                                                                                                                    ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|state[2]                                                                                                                                                      ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1         ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1         ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1         ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1         ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~1         ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal21~0                                                                                                                                               ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal21~0                                                                                                                                               ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal21~0                                                                                                                                               ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal21~0                                                                                                                                               ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]           ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]           ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]           ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal23~0                                                                                                                                               ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal23~0                                                                                                                                               ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal23~0                                                                                                                                               ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal23~0                                                                                                                                               ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|key_found_flag                                                                                                                                          ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|state[4]                                                                                                                                                                             ; 5       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal13~0_OTERM1139DUPLICATE                                                                                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal7~0_OTERM1137DUPLICATE                                                                                                                                   ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM57~DUPLICATE                                                                                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[1]~DUPLICATE                                                                                                                                            ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[2]~DUPLICATE                                                                                                                                            ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|state[1]~DUPLICATE                                                                                                                                            ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[8]~DUPLICATE                                                                                                                                      ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~1_OTERM1213                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~1_OTERM1209                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~1_OTERM1205                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~1_OTERM1201                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|WideNor0~2_OTERM1185                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|WideNor0~2_OTERM1181                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|WideNor0~2_OTERM1177                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|WideNor0~2_OTERM1173                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM867                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_5~1_OTERM823                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_OTERM665                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_OTERM645                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider|op_4~1_OTERM625                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM63_OTERM255_OTERM559                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM549                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|j_index[7]_OTERM47_OTERM279_OTERM539                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|j_index[7]_OTERM71_OTERM291_OTERM529                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|j_index[7]_OTERM57                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0                                                                                                              ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~0                                   ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                               ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0                                           ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~5                                                  ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~3                                                  ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                           ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~1                                                  ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                             ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                             ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector14~0                                                                                                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Selector15~0                                                                                                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|i_index[4]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|j_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Equal11~1                                                                                                                                                     ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|Selector1~0                                                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|Equal0~1                                                                                                                                                      ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|Equal0~0                                                                                                                                                      ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|i_index[4]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Equal11~1                                                                                                                                                     ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|Selector1~0                                                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|Equal0~1                                                                                                                                                      ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|Equal0~0                                                                                                                                                      ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|i_index[4]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|j_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Equal11~1                                                                                                                                                     ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|Selector1~0                                                                                                                                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|Equal0~1                                                                                                                                                      ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|Equal0~0                                                                                                                                                      ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Equal11~1                                                                                                                                                     ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|i_index[4]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|Equal0~1                                                                                                                                                      ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|Equal0~0                                                                                                                                                      ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_data[1]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_data[7]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_data[6]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_data[4]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_data[3]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|i_data[5]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|WideNor0~1                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal21~1                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|Equal19~0                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[0]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[2]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[7]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[6]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[4]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[3]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[5]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|WideNor0~1                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|j_data[0]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal21~1                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|Equal19~0                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_data[1]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_data[2]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_data[7]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_data[6]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_data[4]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_data[3]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|i_data[5]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|WideNor0~1                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|j_data[0]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal21~1                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|Equal19~0                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_data[1]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_data[2]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_data[6]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_data[4]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_data[3]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|i_data[5]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|WideNor0~1                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|j_data[0]                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal21~1                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|Equal19~0                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~0                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                  ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[4]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[6]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[7]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|k_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|WideOr0~0                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|decrypt_memory:decrypt_d_mem|state[4]                                                                                                                                                ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[4]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[6]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[1]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|k_index[3]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|WideOr0~0                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|k_index[4]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|k_index[5]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|k_index[6]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|k_index[7]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|k_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|k_index[1]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|k_index[3]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|decrypt_memory:decrypt_d_mem|WideOr0~0                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|k_index[4]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|k_index[5]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|k_index[6]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|k_index[0]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|k_index[1]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|k_index[2]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|k_index[3]                                                                                                                                              ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|WideOr0~0                                                                                                                                               ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[6]                                                                                                                                                ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add3~29                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add3~25                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add3~21                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add3~17                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add3~13                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add3~9                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add3~5                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|swap_memory:swap_s_mem|Add3~1                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add3~29                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add3~25                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add3~21                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add3~17                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add3~13                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add3~9                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add3~5                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|Add3~1                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add3~29                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add3~25                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add3~21                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add3~17                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add3~13                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add3~9                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add3~5                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|swap_memory:swap_s_mem|Add3~1                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add3~29                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add3~25                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add3~21                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add3~17                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add3~13                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add3~9                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add3~5                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|swap_memory:swap_s_mem|Add3~1                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[0]                                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[8]                                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|secret_key[16]                                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[0]                                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[16]                                                                                                                                                                       ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|secret_key[8]                                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[0]                                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|secret_key[8]                                                                                                                                                                        ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[7]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[6]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[5]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[4]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[3]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[2]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[1]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|init_memory:init_s_mem|counter[0]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|state[4]                                                                                                                                                                             ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[6]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[5]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[4]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[3]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[2]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|counter[0]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[7]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[6]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[5]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[4]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[3]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[2]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[1]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|init_memory:init_s_mem|counter[0]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|state[4]                                                                                                                                                                             ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[7]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[6]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[5]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[4]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[3]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[2]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|counter[0]                                                                                                                                                    ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                          ; 4       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|init_memory:init_s_mem|state[0]~DUPLICATE                                                                                                                                            ; 3       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|init_memory:init_s_mem|state[0]~DUPLICATE                                                                                                                                            ; 3       ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|decrypt_memory:decrypt_d_mem|i_data[0]~DUPLICATE                                                                                                                                     ; 3       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------+----------------+----------------------+-----------------+-----------------+-----------------------+
; Name                                                                                                                                                                                     ; Type       ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF            ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------+----------------+----------------------+-----------------+-----------------+-----------------------+
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None           ; M10K_X41_Y6_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|altsyncram_03e3:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; ../message.mif ; M10K_X38_Y6_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None           ; M10K_X49_Y8_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None           ; M10K_X26_Y4_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|altsyncram_03e3:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; ../message.mif ; M10K_X26_Y6_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None           ; M10K_X14_Y4_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None           ; M10K_X41_Y2_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|altsyncram_03e3:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; ../message.mif ; M10K_X38_Y2_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None           ; M10K_X49_Y2_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None           ; M10K_X41_Y4_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|e_memory:e_mem|altsyncram:altsyncram_component|altsyncram_0bd4:auto_generated|altsyncram_03e3:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; ../message.mif ; M10K_X38_Y5_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1|ALTSYNCRAM ; M10K block ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None           ; M10K_X41_Y5_N0 ; Don't care           ; New data        ; New data        ; No - Unsupported Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------+----------------+----------------------+-----------------+-----------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 5,392 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 10 / 13,420 ( < 1 % )   ;
; C2 interconnects                            ; 1,460 / 119,108 ( 1 % ) ;
; C4 interconnects                            ; 702 / 56,300 ( 1 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 661 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 1,178 / 84,580 ( 1 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 186 / 12,676 ( 1 % )    ;
; R14/C12 interconnect drivers                ; 189 / 20,720 ( < 1 % )  ;
; R3 interconnects                            ; 2,265 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 4,121 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 7 / 360 ( 2 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 67           ; 0            ; 67           ; 0            ; 0            ; 73        ; 67           ; 0            ; 73        ; 73        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 6            ; 73           ; 6            ; 73           ; 73           ; 0         ; 6            ; 73           ; 0         ; 0         ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ; 73           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 531.0             ;
; CLOCK_50                ; CLOCK_50             ; 104.1             ;
; I/O,altera_reserved_tck ; altera_reserved_tck  ; 49.7              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                                                           ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                   ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; 1.581             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                  ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; 1.426             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                  ; 1.179             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                  ; 1.120             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]_OTERM175_OTERM471                                                                                                                        ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]_OTERM175_OTERM473                                                                                                                        ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]_OTERM175_OTERM475                                                                                                                        ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[1]_OTERM175_OTERM477                                                                                                                        ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM557_OTERM877                                                                                                       ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM269_OTERM581                                                                                                                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM269_OTERM583                                                                                                                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM549                                                                                                                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1029                                                                                                      ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1031                                                                                                      ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1033                                                                                                      ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1035                                                                                                      ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM553_OTERM1037                                                                                                      ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM551                                                                                                                ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM901                                                                                                       ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM903                                                                                                       ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM905                                                                                                       ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM907                                                                                                       ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM909                                                                                                       ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM267_OTERM555_OTERM911                                                                                                       ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.114             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                        ; 1.065             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][2]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][2]                                       ; 1.059             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][0]                                ; 1.053             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][0]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][0]                                       ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                        ; 1.049             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][2]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][2]                                        ; 1.045             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                        ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                        ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                        ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                        ; 1.041             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                                        ; 1.039             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM49                                                                                                                                  ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|swap_memory:swap_s_mem|j_index[7]_OTERM55_OTERM265                                                                                                                         ; 1.036             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                        ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][4]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][4]                                       ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                                        ; 1.031             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]                                        ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]                                        ; 1.030             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][3]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][3]                                       ; 1.029             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                                        ; 1.028             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                        ; 1.024             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                        ; 1.024             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                        ; 1.024             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][4]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][4]                                       ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][1]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][1]                                       ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][2]                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][2]                                       ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                                        ; 1.016             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                        ; 1.016             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                                        ; 1.007             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][2]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2]                                        ; 1.007             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                                        ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                                        ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                                        ; 1.005             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; 1.000             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; 0.999             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; multicore_controller:quadcore_decryption|datapath:decryption_core_2|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; 0.996             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                                        ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][3]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                                        ; 0.994             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                                 ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][2]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][2]                                ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                                 ; 0.981             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|d_memory:d_mem|altsyncram:altsyncram_component|altsyncram_75b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; 0.980             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; 0.979             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; multicore_controller:quadcore_decryption|datapath:decryption_core_4|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; 0.979             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0]                                 ; 0.978             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                                 ; 0.978             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                 ; 0.973             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; multicore_controller:quadcore_decryption|datapath:decryption_core_3|s_memory:s_mem|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; 0.973             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                 ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][4]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][4]                                ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[12][0]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[12][0]                                ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                 ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                 ; 0.970             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]                                 ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][2]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][2]                                 ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1]                                 ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][4]                                 ; 0.967             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[11][3]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[11][3]                                ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                   ; 0.964             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][1]                                 ; 0.964             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                                 ; 0.964             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                   ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                   ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                                        ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1]                                 ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][1]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][1]                                ; 0.963             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                                 ; 0.959             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                 ; 0.956             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][4]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][4]                                 ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][4]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][4]                                ; 0.947             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][2]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[10][2]                                ; 0.947             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]                                 ; 0.943             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]                                 ; 0.942             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][3]                                 ; 0.942             ;
; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[1]                                                                                                                                      ; multicore_controller:quadcore_decryption|datapath:decryption_core_1|decrypt_memory:decrypt_d_mem|state[6]                                                                                                                                      ; 0.942             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3]                                 ; 0.936             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][4]                                 ; 0.931             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CSEMA5F31C6 for design "rc4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 820 fanout uses global clock CLKCTRL_G6
    Info (11162): KEY[3]~inputCLKENA0 with 404 fanout uses global clock CLKCTRL_G7
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 8248 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:17
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during the Fitter is 5.94 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:12
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/output_files/rc4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 193 warnings
    Info: Peak virtual memory: 6811 megabytes
    Info: Processing ended: Sun Mar 21 04:22:56 2021
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:02:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Isabelle/Documents/UBC_ELEC/CPEN311/Labs/Labs/lab4/template_de1soc/output_files/rc4.fit.smsg.


