// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "09/26/2025 19:59:45"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mac_int8 (
	clk,
	rst_n,
	en,
	clr,
	a,
	b,
	acc_in,
	acc_out);
input 	clk;
input 	rst_n;
input 	en;
input 	clr;
input 	[7:0] a;
input 	[7:0] b;
input 	[31:0] acc_in;
output 	[31:0] acc_out;

// Design Ports Information
// acc_out[0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[1]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[2]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[3]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[7]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[8]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[10]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[11]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[12]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[13]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[14]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[15]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[16]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[17]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[18]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[19]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[20]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[21]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[22]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[23]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[24]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[25]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[26]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[27]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[28]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[29]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[30]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_out[31]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clr	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[31]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[2]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[3]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[4]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[5]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[6]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[7]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[8]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[9]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[10]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[11]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[12]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[13]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[14]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[15]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[16]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[17]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[18]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[19]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[20]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[21]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[22]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[23]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[24]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[25]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[26]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[27]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[28]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[29]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// acc_in[30]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[4]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[6]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[7]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~8 ;
wire \Mult0~9 ;
wire \Mult0~10 ;
wire \Mult0~11 ;
wire \Mult0~12 ;
wire \Mult0~13 ;
wire \Mult0~14 ;
wire \Mult0~15 ;
wire \Mult0~16 ;
wire \Mult0~17 ;
wire \Mult0~18 ;
wire \Mult0~19 ;
wire \Mult0~20 ;
wire \Mult0~21 ;
wire \Mult0~22 ;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \acc_in[31]~input_o ;
wire \a[0]~input_o ;
wire \a[1]~input_o ;
wire \a[2]~input_o ;
wire \a[3]~input_o ;
wire \a[4]~input_o ;
wire \a[5]~input_o ;
wire \a[6]~input_o ;
wire \a[7]~input_o ;
wire \b[0]~input_o ;
wire \b[1]~input_o ;
wire \b[2]~input_o ;
wire \b[3]~input_o ;
wire \b[4]~input_o ;
wire \b[5]~input_o ;
wire \b[6]~input_o ;
wire \b[7]~input_o ;
wire \acc_in[30]~input_o ;
wire \acc_in[29]~input_o ;
wire \acc_in[28]~input_o ;
wire \acc_in[27]~input_o ;
wire \acc_in[26]~input_o ;
wire \acc_in[25]~input_o ;
wire \acc_in[24]~input_o ;
wire \acc_in[23]~input_o ;
wire \acc_in[22]~input_o ;
wire \acc_in[21]~input_o ;
wire \acc_in[20]~input_o ;
wire \acc_in[19]~input_o ;
wire \acc_in[18]~input_o ;
wire \acc_in[17]~input_o ;
wire \acc_in[16]~input_o ;
wire \acc_in[15]~input_o ;
wire \acc_in[14]~input_o ;
wire \acc_in[13]~input_o ;
wire \acc_in[12]~input_o ;
wire \acc_in[11]~input_o ;
wire \acc_in[10]~input_o ;
wire \acc_in[9]~input_o ;
wire \acc_in[8]~input_o ;
wire \acc_in[7]~input_o ;
wire \acc_in[6]~input_o ;
wire \acc_in[5]~input_o ;
wire \acc_in[4]~input_o ;
wire \acc_in[3]~input_o ;
wire \acc_in[2]~input_o ;
wire \acc_in[1]~input_o ;
wire \acc_in[0]~input_o ;
wire \Add1~130_cout ;
wire \Add1~126_cout ;
wire \Add1~122_cout ;
wire \Add1~118_cout ;
wire \Add1~114_cout ;
wire \Add1~110_cout ;
wire \Add1~106_cout ;
wire \Add1~102_cout ;
wire \Add1~98_cout ;
wire \Add1~94_cout ;
wire \Add1~90_cout ;
wire \Add1~86_cout ;
wire \Add1~82_cout ;
wire \Add1~78_cout ;
wire \Add1~74_cout ;
wire \Add1~70_cout ;
wire \Add1~66_cout ;
wire \Add1~62_cout ;
wire \Add1~58_cout ;
wire \Add1~54_cout ;
wire \Add1~50_cout ;
wire \Add1~46_cout ;
wire \Add1~42_cout ;
wire \Add1~38_cout ;
wire \Add1~34_cout ;
wire \Add1~30_cout ;
wire \Add1~26_cout ;
wire \Add1~22_cout ;
wire \Add1~18_cout ;
wire \Add1~14_cout ;
wire \Add1~10_cout ;
wire \Add1~1_sumout ;
wire \Add0~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \acc_outs~0_combout ;
wire \rst_n~input_o ;
wire \clr~input_o ;
wire \en~input_o ;
wire \acc_outs[0]~1_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \acc_outs~2_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \acc_outs~3_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \acc_outs~4_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \acc_outs~5_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \acc_outs~6_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \acc_outs~7_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \acc_outs~8_combout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \acc_outs~9_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \acc_outs~10_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \acc_outs~11_combout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \acc_outs~12_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \acc_outs~13_combout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \acc_outs~14_combout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \acc_outs~15_combout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \acc_outs~16_combout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \acc_outs~17_combout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \acc_outs~18_combout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \acc_outs~19_combout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \acc_outs~20_combout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \acc_outs~21_combout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \acc_outs~22_combout ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \acc_outs~23_combout ;
wire \Add0~90 ;
wire \Add0~93_sumout ;
wire \acc_outs~24_combout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \acc_outs~25_combout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \acc_outs~26_combout ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \acc_outs~27_combout ;
wire \Add0~106 ;
wire \Add0~109_sumout ;
wire \acc_outs~28_combout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \acc_outs~29_combout ;
wire \Add0~114 ;
wire \Add0~117_sumout ;
wire \acc_outs~30_combout ;
wire \Add0~118 ;
wire \Add0~121_sumout ;
wire \acc_outs~31_combout ;
wire \Add0~122 ;
wire \Add0~125_sumout ;
wire \acc_outs~32_combout ;
wire [31:0] acc_outs;
wire [15:0] mult16;
wire [31:0] mult_ext;

wire [63:0] \Mult0~mac_RESULTA_bus ;

assign mult16[0] = \Mult0~mac_RESULTA_bus [0];
assign mult16[1] = \Mult0~mac_RESULTA_bus [1];
assign mult16[2] = \Mult0~mac_RESULTA_bus [2];
assign mult16[3] = \Mult0~mac_RESULTA_bus [3];
assign mult16[4] = \Mult0~mac_RESULTA_bus [4];
assign mult16[5] = \Mult0~mac_RESULTA_bus [5];
assign mult16[6] = \Mult0~mac_RESULTA_bus [6];
assign mult16[7] = \Mult0~mac_RESULTA_bus [7];
assign mult16[8] = \Mult0~mac_RESULTA_bus [8];
assign mult16[9] = \Mult0~mac_RESULTA_bus [9];
assign mult16[10] = \Mult0~mac_RESULTA_bus [10];
assign mult16[11] = \Mult0~mac_RESULTA_bus [11];
assign mult16[12] = \Mult0~mac_RESULTA_bus [12];
assign mult16[13] = \Mult0~mac_RESULTA_bus [13];
assign mult16[14] = \Mult0~mac_RESULTA_bus [14];
assign mult_ext[15] = \Mult0~mac_RESULTA_bus [15];
assign \Mult0~8  = \Mult0~mac_RESULTA_bus [16];
assign \Mult0~9  = \Mult0~mac_RESULTA_bus [17];
assign \Mult0~10  = \Mult0~mac_RESULTA_bus [18];
assign \Mult0~11  = \Mult0~mac_RESULTA_bus [19];
assign \Mult0~12  = \Mult0~mac_RESULTA_bus [20];
assign \Mult0~13  = \Mult0~mac_RESULTA_bus [21];
assign \Mult0~14  = \Mult0~mac_RESULTA_bus [22];
assign \Mult0~15  = \Mult0~mac_RESULTA_bus [23];
assign \Mult0~16  = \Mult0~mac_RESULTA_bus [24];
assign \Mult0~17  = \Mult0~mac_RESULTA_bus [25];
assign \Mult0~18  = \Mult0~mac_RESULTA_bus [26];
assign \Mult0~19  = \Mult0~mac_RESULTA_bus [27];
assign \Mult0~20  = \Mult0~mac_RESULTA_bus [28];
assign \Mult0~21  = \Mult0~mac_RESULTA_bus [29];
assign \Mult0~22  = \Mult0~mac_RESULTA_bus [30];
assign \Mult0~23  = \Mult0~mac_RESULTA_bus [31];
assign \Mult0~24  = \Mult0~mac_RESULTA_bus [32];
assign \Mult0~25  = \Mult0~mac_RESULTA_bus [33];
assign \Mult0~26  = \Mult0~mac_RESULTA_bus [34];
assign \Mult0~27  = \Mult0~mac_RESULTA_bus [35];
assign \Mult0~28  = \Mult0~mac_RESULTA_bus [36];
assign \Mult0~29  = \Mult0~mac_RESULTA_bus [37];
assign \Mult0~30  = \Mult0~mac_RESULTA_bus [38];
assign \Mult0~31  = \Mult0~mac_RESULTA_bus [39];
assign \Mult0~32  = \Mult0~mac_RESULTA_bus [40];
assign \Mult0~33  = \Mult0~mac_RESULTA_bus [41];
assign \Mult0~34  = \Mult0~mac_RESULTA_bus [42];
assign \Mult0~35  = \Mult0~mac_RESULTA_bus [43];
assign \Mult0~36  = \Mult0~mac_RESULTA_bus [44];
assign \Mult0~37  = \Mult0~mac_RESULTA_bus [45];
assign \Mult0~38  = \Mult0~mac_RESULTA_bus [46];
assign \Mult0~39  = \Mult0~mac_RESULTA_bus [47];
assign \Mult0~40  = \Mult0~mac_RESULTA_bus [48];
assign \Mult0~41  = \Mult0~mac_RESULTA_bus [49];
assign \Mult0~42  = \Mult0~mac_RESULTA_bus [50];
assign \Mult0~43  = \Mult0~mac_RESULTA_bus [51];
assign \Mult0~44  = \Mult0~mac_RESULTA_bus [52];
assign \Mult0~45  = \Mult0~mac_RESULTA_bus [53];
assign \Mult0~46  = \Mult0~mac_RESULTA_bus [54];
assign \Mult0~47  = \Mult0~mac_RESULTA_bus [55];
assign \Mult0~48  = \Mult0~mac_RESULTA_bus [56];
assign \Mult0~49  = \Mult0~mac_RESULTA_bus [57];
assign \Mult0~50  = \Mult0~mac_RESULTA_bus [58];
assign \Mult0~51  = \Mult0~mac_RESULTA_bus [59];
assign \Mult0~52  = \Mult0~mac_RESULTA_bus [60];
assign \Mult0~53  = \Mult0~mac_RESULTA_bus [61];
assign \Mult0~54  = \Mult0~mac_RESULTA_bus [62];
assign \Mult0~55  = \Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \acc_out[0]~output (
	.i(acc_outs[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[0]),
	.obar());
// synopsys translate_off
defparam \acc_out[0]~output .bus_hold = "false";
defparam \acc_out[0]~output .open_drain_output = "false";
defparam \acc_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \acc_out[1]~output (
	.i(acc_outs[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[1]),
	.obar());
// synopsys translate_off
defparam \acc_out[1]~output .bus_hold = "false";
defparam \acc_out[1]~output .open_drain_output = "false";
defparam \acc_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \acc_out[2]~output (
	.i(acc_outs[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[2]),
	.obar());
// synopsys translate_off
defparam \acc_out[2]~output .bus_hold = "false";
defparam \acc_out[2]~output .open_drain_output = "false";
defparam \acc_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \acc_out[3]~output (
	.i(acc_outs[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[3]),
	.obar());
// synopsys translate_off
defparam \acc_out[3]~output .bus_hold = "false";
defparam \acc_out[3]~output .open_drain_output = "false";
defparam \acc_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \acc_out[4]~output (
	.i(acc_outs[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[4]),
	.obar());
// synopsys translate_off
defparam \acc_out[4]~output .bus_hold = "false";
defparam \acc_out[4]~output .open_drain_output = "false";
defparam \acc_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \acc_out[5]~output (
	.i(acc_outs[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[5]),
	.obar());
// synopsys translate_off
defparam \acc_out[5]~output .bus_hold = "false";
defparam \acc_out[5]~output .open_drain_output = "false";
defparam \acc_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \acc_out[6]~output (
	.i(acc_outs[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[6]),
	.obar());
// synopsys translate_off
defparam \acc_out[6]~output .bus_hold = "false";
defparam \acc_out[6]~output .open_drain_output = "false";
defparam \acc_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \acc_out[7]~output (
	.i(acc_outs[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[7]),
	.obar());
// synopsys translate_off
defparam \acc_out[7]~output .bus_hold = "false";
defparam \acc_out[7]~output .open_drain_output = "false";
defparam \acc_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \acc_out[8]~output (
	.i(acc_outs[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[8]),
	.obar());
// synopsys translate_off
defparam \acc_out[8]~output .bus_hold = "false";
defparam \acc_out[8]~output .open_drain_output = "false";
defparam \acc_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \acc_out[9]~output (
	.i(acc_outs[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[9]),
	.obar());
// synopsys translate_off
defparam \acc_out[9]~output .bus_hold = "false";
defparam \acc_out[9]~output .open_drain_output = "false";
defparam \acc_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \acc_out[10]~output (
	.i(acc_outs[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[10]),
	.obar());
// synopsys translate_off
defparam \acc_out[10]~output .bus_hold = "false";
defparam \acc_out[10]~output .open_drain_output = "false";
defparam \acc_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \acc_out[11]~output (
	.i(acc_outs[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[11]),
	.obar());
// synopsys translate_off
defparam \acc_out[11]~output .bus_hold = "false";
defparam \acc_out[11]~output .open_drain_output = "false";
defparam \acc_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \acc_out[12]~output (
	.i(acc_outs[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[12]),
	.obar());
// synopsys translate_off
defparam \acc_out[12]~output .bus_hold = "false";
defparam \acc_out[12]~output .open_drain_output = "false";
defparam \acc_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \acc_out[13]~output (
	.i(acc_outs[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[13]),
	.obar());
// synopsys translate_off
defparam \acc_out[13]~output .bus_hold = "false";
defparam \acc_out[13]~output .open_drain_output = "false";
defparam \acc_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \acc_out[14]~output (
	.i(acc_outs[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[14]),
	.obar());
// synopsys translate_off
defparam \acc_out[14]~output .bus_hold = "false";
defparam \acc_out[14]~output .open_drain_output = "false";
defparam \acc_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \acc_out[15]~output (
	.i(acc_outs[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[15]),
	.obar());
// synopsys translate_off
defparam \acc_out[15]~output .bus_hold = "false";
defparam \acc_out[15]~output .open_drain_output = "false";
defparam \acc_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \acc_out[16]~output (
	.i(acc_outs[16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[16]),
	.obar());
// synopsys translate_off
defparam \acc_out[16]~output .bus_hold = "false";
defparam \acc_out[16]~output .open_drain_output = "false";
defparam \acc_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \acc_out[17]~output (
	.i(acc_outs[17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[17]),
	.obar());
// synopsys translate_off
defparam \acc_out[17]~output .bus_hold = "false";
defparam \acc_out[17]~output .open_drain_output = "false";
defparam \acc_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \acc_out[18]~output (
	.i(acc_outs[18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[18]),
	.obar());
// synopsys translate_off
defparam \acc_out[18]~output .bus_hold = "false";
defparam \acc_out[18]~output .open_drain_output = "false";
defparam \acc_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \acc_out[19]~output (
	.i(acc_outs[19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[19]),
	.obar());
// synopsys translate_off
defparam \acc_out[19]~output .bus_hold = "false";
defparam \acc_out[19]~output .open_drain_output = "false";
defparam \acc_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \acc_out[20]~output (
	.i(acc_outs[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[20]),
	.obar());
// synopsys translate_off
defparam \acc_out[20]~output .bus_hold = "false";
defparam \acc_out[20]~output .open_drain_output = "false";
defparam \acc_out[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \acc_out[21]~output (
	.i(acc_outs[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[21]),
	.obar());
// synopsys translate_off
defparam \acc_out[21]~output .bus_hold = "false";
defparam \acc_out[21]~output .open_drain_output = "false";
defparam \acc_out[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \acc_out[22]~output (
	.i(acc_outs[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[22]),
	.obar());
// synopsys translate_off
defparam \acc_out[22]~output .bus_hold = "false";
defparam \acc_out[22]~output .open_drain_output = "false";
defparam \acc_out[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \acc_out[23]~output (
	.i(acc_outs[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[23]),
	.obar());
// synopsys translate_off
defparam \acc_out[23]~output .bus_hold = "false";
defparam \acc_out[23]~output .open_drain_output = "false";
defparam \acc_out[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \acc_out[24]~output (
	.i(acc_outs[24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[24]),
	.obar());
// synopsys translate_off
defparam \acc_out[24]~output .bus_hold = "false";
defparam \acc_out[24]~output .open_drain_output = "false";
defparam \acc_out[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \acc_out[25]~output (
	.i(acc_outs[25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[25]),
	.obar());
// synopsys translate_off
defparam \acc_out[25]~output .bus_hold = "false";
defparam \acc_out[25]~output .open_drain_output = "false";
defparam \acc_out[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \acc_out[26]~output (
	.i(acc_outs[26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[26]),
	.obar());
// synopsys translate_off
defparam \acc_out[26]~output .bus_hold = "false";
defparam \acc_out[26]~output .open_drain_output = "false";
defparam \acc_out[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \acc_out[27]~output (
	.i(acc_outs[27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[27]),
	.obar());
// synopsys translate_off
defparam \acc_out[27]~output .bus_hold = "false";
defparam \acc_out[27]~output .open_drain_output = "false";
defparam \acc_out[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \acc_out[28]~output (
	.i(acc_outs[28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[28]),
	.obar());
// synopsys translate_off
defparam \acc_out[28]~output .bus_hold = "false";
defparam \acc_out[28]~output .open_drain_output = "false";
defparam \acc_out[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \acc_out[29]~output (
	.i(acc_outs[29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[29]),
	.obar());
// synopsys translate_off
defparam \acc_out[29]~output .bus_hold = "false";
defparam \acc_out[29]~output .open_drain_output = "false";
defparam \acc_out[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \acc_out[30]~output (
	.i(acc_outs[30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[30]),
	.obar());
// synopsys translate_off
defparam \acc_out[30]~output .bus_hold = "false";
defparam \acc_out[30]~output .open_drain_output = "false";
defparam \acc_out[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \acc_out[31]~output (
	.i(acc_outs[31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(acc_out[31]),
	.obar());
// synopsys translate_off
defparam \acc_out[31]~output .bus_hold = "false";
defparam \acc_out[31]~output .open_drain_output = "false";
defparam \acc_out[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \acc_in[31]~input (
	.i(acc_in[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[31]~input_o ));
// synopsys translate_off
defparam \acc_in[31]~input .bus_hold = "false";
defparam \acc_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \a[0]~input (
	.i(a[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[0]~input_o ));
// synopsys translate_off
defparam \a[0]~input .bus_hold = "false";
defparam \a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \a[1]~input (
	.i(a[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[1]~input_o ));
// synopsys translate_off
defparam \a[1]~input .bus_hold = "false";
defparam \a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \a[2]~input (
	.i(a[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[2]~input_o ));
// synopsys translate_off
defparam \a[2]~input .bus_hold = "false";
defparam \a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \a[3]~input (
	.i(a[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[3]~input_o ));
// synopsys translate_off
defparam \a[3]~input .bus_hold = "false";
defparam \a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \a[4]~input (
	.i(a[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[4]~input_o ));
// synopsys translate_off
defparam \a[4]~input .bus_hold = "false";
defparam \a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \a[5]~input (
	.i(a[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[5]~input_o ));
// synopsys translate_off
defparam \a[5]~input .bus_hold = "false";
defparam \a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \a[6]~input (
	.i(a[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[6]~input_o ));
// synopsys translate_off
defparam \a[6]~input .bus_hold = "false";
defparam \a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \a[7]~input (
	.i(a[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\a[7]~input_o ));
// synopsys translate_off
defparam \a[7]~input .bus_hold = "false";
defparam \a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \b[0]~input (
	.i(b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[0]~input_o ));
// synopsys translate_off
defparam \b[0]~input .bus_hold = "false";
defparam \b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \b[1]~input (
	.i(b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[1]~input_o ));
// synopsys translate_off
defparam \b[1]~input .bus_hold = "false";
defparam \b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \b[2]~input (
	.i(b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[2]~input_o ));
// synopsys translate_off
defparam \b[2]~input .bus_hold = "false";
defparam \b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \b[3]~input (
	.i(b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[3]~input_o ));
// synopsys translate_off
defparam \b[3]~input .bus_hold = "false";
defparam \b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \b[4]~input (
	.i(b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[4]~input_o ));
// synopsys translate_off
defparam \b[4]~input .bus_hold = "false";
defparam \b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \b[5]~input (
	.i(b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[5]~input_o ));
// synopsys translate_off
defparam \b[5]~input .bus_hold = "false";
defparam \b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \b[6]~input (
	.i(b[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[6]~input_o ));
// synopsys translate_off
defparam \b[6]~input .bus_hold = "false";
defparam \b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \b[7]~input (
	.i(b[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\b[7]~input_o ));
// synopsys translate_off
defparam \b[7]~input .bus_hold = "false";
defparam \b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\a[7]~input_o ,\a[7]~input_o ,\a[6]~input_o ,\a[5]~input_o ,\a[4]~input_o ,\a[3]~input_o ,\a[2]~input_o ,\a[1]~input_o ,\a[0]~input_o }),
	.ay({\b[7]~input_o ,\b[7]~input_o ,\b[6]~input_o ,\b[5]~input_o ,\b[4]~input_o ,\b[3]~input_o ,\b[2]~input_o ,\b[1]~input_o ,\b[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx({\a[7]~input_o ,\a[7]~input_o ,\a[7]~input_o ,\a[7]~input_o ,\a[7]~input_o ,\a[7]~input_o ,\a[7]~input_o ,\a[7]~input_o ,\a[7]~input_o }),
	.by({\b[7]~input_o ,\b[7]~input_o ,\b[7]~input_o ,\b[7]~input_o ,\b[7]~input_o ,\b[7]~input_o ,\b[7]~input_o ,\b[7]~input_o ,\b[7]~input_o }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~mac .accumulate_clock = "none";
defparam \Mult0~mac .ax_clock = "none";
defparam \Mult0~mac .ax_width = 9;
defparam \Mult0~mac .ay_scan_in_clock = "none";
defparam \Mult0~mac .ay_scan_in_width = 9;
defparam \Mult0~mac .ay_use_scan_in = "false";
defparam \Mult0~mac .az_clock = "none";
defparam \Mult0~mac .bx_clock = "none";
defparam \Mult0~mac .bx_width = 9;
defparam \Mult0~mac .by_clock = "none";
defparam \Mult0~mac .by_use_scan_in = "false";
defparam \Mult0~mac .by_width = 9;
defparam \Mult0~mac .bz_clock = "none";
defparam \Mult0~mac .coef_a_0 = 0;
defparam \Mult0~mac .coef_a_1 = 0;
defparam \Mult0~mac .coef_a_2 = 0;
defparam \Mult0~mac .coef_a_3 = 0;
defparam \Mult0~mac .coef_a_4 = 0;
defparam \Mult0~mac .coef_a_5 = 0;
defparam \Mult0~mac .coef_a_6 = 0;
defparam \Mult0~mac .coef_a_7 = 0;
defparam \Mult0~mac .coef_b_0 = 0;
defparam \Mult0~mac .coef_b_1 = 0;
defparam \Mult0~mac .coef_b_2 = 0;
defparam \Mult0~mac .coef_b_3 = 0;
defparam \Mult0~mac .coef_b_4 = 0;
defparam \Mult0~mac .coef_b_5 = 0;
defparam \Mult0~mac .coef_b_6 = 0;
defparam \Mult0~mac .coef_b_7 = 0;
defparam \Mult0~mac .coef_sel_a_clock = "none";
defparam \Mult0~mac .coef_sel_b_clock = "none";
defparam \Mult0~mac .delay_scan_out_ay = "false";
defparam \Mult0~mac .delay_scan_out_by = "false";
defparam \Mult0~mac .enable_double_accum = "false";
defparam \Mult0~mac .load_const_clock = "none";
defparam \Mult0~mac .load_const_value = 0;
defparam \Mult0~mac .mode_sub_location = 0;
defparam \Mult0~mac .negate_clock = "none";
defparam \Mult0~mac .operand_source_max = "input";
defparam \Mult0~mac .operand_source_may = "input";
defparam \Mult0~mac .operand_source_mbx = "input";
defparam \Mult0~mac .operand_source_mby = "input";
defparam \Mult0~mac .operation_mode = "m9x9";
defparam \Mult0~mac .output_clock = "none";
defparam \Mult0~mac .preadder_subtract_a = "false";
defparam \Mult0~mac .preadder_subtract_b = "false";
defparam \Mult0~mac .result_a_width = 64;
defparam \Mult0~mac .signed_max = "true";
defparam \Mult0~mac .signed_may = "true";
defparam \Mult0~mac .signed_mbx = "false";
defparam \Mult0~mac .signed_mby = "false";
defparam \Mult0~mac .sub_clock = "none";
defparam \Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \acc_in[30]~input (
	.i(acc_in[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[30]~input_o ));
// synopsys translate_off
defparam \acc_in[30]~input .bus_hold = "false";
defparam \acc_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \acc_in[29]~input (
	.i(acc_in[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[29]~input_o ));
// synopsys translate_off
defparam \acc_in[29]~input .bus_hold = "false";
defparam \acc_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \acc_in[28]~input (
	.i(acc_in[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[28]~input_o ));
// synopsys translate_off
defparam \acc_in[28]~input .bus_hold = "false";
defparam \acc_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \acc_in[27]~input (
	.i(acc_in[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[27]~input_o ));
// synopsys translate_off
defparam \acc_in[27]~input .bus_hold = "false";
defparam \acc_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \acc_in[26]~input (
	.i(acc_in[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[26]~input_o ));
// synopsys translate_off
defparam \acc_in[26]~input .bus_hold = "false";
defparam \acc_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \acc_in[25]~input (
	.i(acc_in[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[25]~input_o ));
// synopsys translate_off
defparam \acc_in[25]~input .bus_hold = "false";
defparam \acc_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \acc_in[24]~input (
	.i(acc_in[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[24]~input_o ));
// synopsys translate_off
defparam \acc_in[24]~input .bus_hold = "false";
defparam \acc_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \acc_in[23]~input (
	.i(acc_in[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[23]~input_o ));
// synopsys translate_off
defparam \acc_in[23]~input .bus_hold = "false";
defparam \acc_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \acc_in[22]~input (
	.i(acc_in[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[22]~input_o ));
// synopsys translate_off
defparam \acc_in[22]~input .bus_hold = "false";
defparam \acc_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \acc_in[21]~input (
	.i(acc_in[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[21]~input_o ));
// synopsys translate_off
defparam \acc_in[21]~input .bus_hold = "false";
defparam \acc_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \acc_in[20]~input (
	.i(acc_in[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[20]~input_o ));
// synopsys translate_off
defparam \acc_in[20]~input .bus_hold = "false";
defparam \acc_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \acc_in[19]~input (
	.i(acc_in[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[19]~input_o ));
// synopsys translate_off
defparam \acc_in[19]~input .bus_hold = "false";
defparam \acc_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \acc_in[18]~input (
	.i(acc_in[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[18]~input_o ));
// synopsys translate_off
defparam \acc_in[18]~input .bus_hold = "false";
defparam \acc_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \acc_in[17]~input (
	.i(acc_in[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[17]~input_o ));
// synopsys translate_off
defparam \acc_in[17]~input .bus_hold = "false";
defparam \acc_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \acc_in[16]~input (
	.i(acc_in[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[16]~input_o ));
// synopsys translate_off
defparam \acc_in[16]~input .bus_hold = "false";
defparam \acc_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \acc_in[15]~input (
	.i(acc_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[15]~input_o ));
// synopsys translate_off
defparam \acc_in[15]~input .bus_hold = "false";
defparam \acc_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \acc_in[14]~input (
	.i(acc_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[14]~input_o ));
// synopsys translate_off
defparam \acc_in[14]~input .bus_hold = "false";
defparam \acc_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \acc_in[13]~input (
	.i(acc_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[13]~input_o ));
// synopsys translate_off
defparam \acc_in[13]~input .bus_hold = "false";
defparam \acc_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \acc_in[12]~input (
	.i(acc_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[12]~input_o ));
// synopsys translate_off
defparam \acc_in[12]~input .bus_hold = "false";
defparam \acc_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \acc_in[11]~input (
	.i(acc_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[11]~input_o ));
// synopsys translate_off
defparam \acc_in[11]~input .bus_hold = "false";
defparam \acc_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \acc_in[10]~input (
	.i(acc_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[10]~input_o ));
// synopsys translate_off
defparam \acc_in[10]~input .bus_hold = "false";
defparam \acc_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \acc_in[9]~input (
	.i(acc_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[9]~input_o ));
// synopsys translate_off
defparam \acc_in[9]~input .bus_hold = "false";
defparam \acc_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \acc_in[8]~input (
	.i(acc_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[8]~input_o ));
// synopsys translate_off
defparam \acc_in[8]~input .bus_hold = "false";
defparam \acc_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \acc_in[7]~input (
	.i(acc_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[7]~input_o ));
// synopsys translate_off
defparam \acc_in[7]~input .bus_hold = "false";
defparam \acc_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \acc_in[6]~input (
	.i(acc_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[6]~input_o ));
// synopsys translate_off
defparam \acc_in[6]~input .bus_hold = "false";
defparam \acc_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \acc_in[5]~input (
	.i(acc_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[5]~input_o ));
// synopsys translate_off
defparam \acc_in[5]~input .bus_hold = "false";
defparam \acc_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \acc_in[4]~input (
	.i(acc_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[4]~input_o ));
// synopsys translate_off
defparam \acc_in[4]~input .bus_hold = "false";
defparam \acc_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \acc_in[3]~input (
	.i(acc_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[3]~input_o ));
// synopsys translate_off
defparam \acc_in[3]~input .bus_hold = "false";
defparam \acc_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \acc_in[2]~input (
	.i(acc_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[2]~input_o ));
// synopsys translate_off
defparam \acc_in[2]~input .bus_hold = "false";
defparam \acc_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \acc_in[1]~input (
	.i(acc_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[1]~input_o ));
// synopsys translate_off
defparam \acc_in[1]~input .bus_hold = "false";
defparam \acc_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \acc_in[0]~input (
	.i(acc_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\acc_in[0]~input_o ));
// synopsys translate_off
defparam \acc_in[0]~input .bus_hold = "false";
defparam \acc_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \Add1~130 (
// Equation(s):
// \Add1~130_cout  = CARRY(( \acc_in[0]~input_o  ) + ( mult16[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult16[0]),
	.datad(!\acc_in[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~130_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~130 .extended_lut = "off";
defparam \Add1~130 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N3
cyclonev_lcell_comb \Add1~126 (
// Equation(s):
// \Add1~126_cout  = CARRY(( mult16[1] ) + ( \acc_in[1]~input_o  ) + ( \Add1~130_cout  ))

	.dataa(!mult16[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\acc_in[1]~input_o ),
	.datag(gnd),
	.cin(\Add1~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~126_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~126 .extended_lut = "off";
defparam \Add1~126 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \Add1~122 (
// Equation(s):
// \Add1~122_cout  = CARRY(( mult16[2] ) + ( \acc_in[2]~input_o  ) + ( \Add1~126_cout  ))

	.dataa(gnd),
	.datab(!\acc_in[2]~input_o ),
	.datac(gnd),
	.datad(!mult16[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~122_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~122 .extended_lut = "off";
defparam \Add1~122 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N9
cyclonev_lcell_comb \Add1~118 (
// Equation(s):
// \Add1~118_cout  = CARRY(( mult16[3] ) + ( \acc_in[3]~input_o  ) + ( \Add1~122_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult16[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\acc_in[3]~input_o ),
	.datag(gnd),
	.cin(\Add1~122_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~118_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~118 .extended_lut = "off";
defparam \Add1~118 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \Add1~114 (
// Equation(s):
// \Add1~114_cout  = CARRY(( mult16[4] ) + ( \acc_in[4]~input_o  ) + ( \Add1~118_cout  ))

	.dataa(gnd),
	.datab(!\acc_in[4]~input_o ),
	.datac(!mult16[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~114_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~114 .extended_lut = "off";
defparam \Add1~114 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \Add1~110 (
// Equation(s):
// \Add1~110_cout  = CARRY(( \acc_in[5]~input_o  ) + ( mult16[5] ) + ( \Add1~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult16[5]),
	.datag(gnd),
	.cin(\Add1~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~110_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~110 .extended_lut = "off";
defparam \Add1~110 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \Add1~106 (
// Equation(s):
// \Add1~106_cout  = CARRY(( \acc_in[6]~input_o  ) + ( mult16[6] ) + ( \Add1~110_cout  ))

	.dataa(gnd),
	.datab(!\acc_in[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult16[6]),
	.datag(gnd),
	.cin(\Add1~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~106_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~106 .extended_lut = "off";
defparam \Add1~106 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N21
cyclonev_lcell_comb \Add1~102 (
// Equation(s):
// \Add1~102_cout  = CARRY(( mult16[7] ) + ( \acc_in[7]~input_o  ) + ( \Add1~106_cout  ))

	.dataa(!\acc_in[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!mult16[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~102_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~102 .extended_lut = "off";
defparam \Add1~102 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \Add1~98 (
// Equation(s):
// \Add1~98_cout  = CARRY(( mult16[8] ) + ( \acc_in[8]~input_o  ) + ( \Add1~102_cout  ))

	.dataa(gnd),
	.datab(!mult16[8]),
	.datac(!\acc_in[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~98 .extended_lut = "off";
defparam \Add1~98 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \Add1~94 (
// Equation(s):
// \Add1~94_cout  = CARRY(( mult16[9] ) + ( \acc_in[9]~input_o  ) + ( \Add1~98_cout  ))

	.dataa(!mult16[9]),
	.datab(gnd),
	.datac(!\acc_in[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~94 .extended_lut = "off";
defparam \Add1~94 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \Add1~90 (
// Equation(s):
// \Add1~90_cout  = CARRY(( \acc_in[10]~input_o  ) + ( mult16[10] ) + ( \Add1~94_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult16[10]),
	.datad(!\acc_in[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~90 .extended_lut = "off";
defparam \Add1~90 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N33
cyclonev_lcell_comb \Add1~86 (
// Equation(s):
// \Add1~86_cout  = CARRY(( \acc_in[11]~input_o  ) + ( mult16[11] ) + ( \Add1~90_cout  ))

	.dataa(!\acc_in[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult16[11]),
	.datag(gnd),
	.cin(\Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~86 .extended_lut = "off";
defparam \Add1~86 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \Add1~82 (
// Equation(s):
// \Add1~82_cout  = CARRY(( mult16[12] ) + ( \acc_in[12]~input_o  ) + ( \Add1~86_cout  ))

	.dataa(!\acc_in[12]~input_o ),
	.datab(gnd),
	.datac(!mult16[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~82 .extended_lut = "off";
defparam \Add1~82 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N39
cyclonev_lcell_comb \Add1~78 (
// Equation(s):
// \Add1~78_cout  = CARRY(( mult16[13] ) + ( \acc_in[13]~input_o  ) + ( \Add1~82_cout  ))

	.dataa(gnd),
	.datab(!\acc_in[13]~input_o ),
	.datac(!mult16[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~78 .extended_lut = "off";
defparam \Add1~78 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \Add1~74 (
// Equation(s):
// \Add1~74_cout  = CARRY(( mult16[14] ) + ( \acc_in[14]~input_o  ) + ( \Add1~78_cout  ))

	.dataa(!\acc_in[14]~input_o ),
	.datab(gnd),
	.datac(!mult16[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~74 .extended_lut = "off";
defparam \Add1~74 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N45
cyclonev_lcell_comb \Add1~70 (
// Equation(s):
// \Add1~70_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[15]~input_o  ) + ( \Add1~74_cout  ))

	.dataa(gnd),
	.datab(!mult_ext[15]),
	.datac(!\acc_in[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~70 .extended_lut = "off";
defparam \Add1~70 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \Add1~66 (
// Equation(s):
// \Add1~66_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[16]~input_o  ) + ( \Add1~70_cout  ))

	.dataa(gnd),
	.datab(!mult_ext[15]),
	.datac(!\acc_in[16]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~66 .extended_lut = "off";
defparam \Add1~66 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N51
cyclonev_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[17]~input_o  ) + ( \Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult_ext[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\acc_in[17]~input_o ),
	.datag(gnd),
	.cin(\Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~62 .extended_lut = "off";
defparam \Add1~62 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_cout  = CARRY(( \acc_in[18]~input_o  ) + ( mult_ext[15] ) + ( \Add1~62_cout  ))

	.dataa(gnd),
	.datab(!mult_ext[15]),
	.datac(gnd),
	.datad(!\acc_in[18]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~58 .extended_lut = "off";
defparam \Add1~58 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N57
cyclonev_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[19]~input_o  ) + ( \Add1~58_cout  ))

	.dataa(gnd),
	.datab(!mult_ext[15]),
	.datac(!\acc_in[19]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~54 .extended_lut = "off";
defparam \Add1~54 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_cout  = CARRY(( \acc_in[20]~input_o  ) + ( mult_ext[15] ) + ( \Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~50 .extended_lut = "off";
defparam \Add1~50 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N3
cyclonev_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_cout  = CARRY(( \acc_in[21]~input_o  ) + ( mult_ext[15] ) + ( \Add1~50_cout  ))

	.dataa(!\acc_in[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add1~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~46 .extended_lut = "off";
defparam \Add1~46 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N6
cyclonev_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_cout  = CARRY(( \acc_in[22]~input_o  ) + ( mult_ext[15] ) + ( \Add1~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add1~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~42 .extended_lut = "off";
defparam \Add1~42 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N9
cyclonev_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_cout  = CARRY(( \acc_in[23]~input_o  ) + ( mult_ext[15] ) + ( \Add1~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add1~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~38 .extended_lut = "off";
defparam \Add1~38 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[24]~input_o  ) + ( \Add1~38_cout  ))

	.dataa(!mult_ext[15]),
	.datab(!\acc_in[24]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~34 .extended_lut = "off";
defparam \Add1~34 .lut_mask = 64'h0000CCCC00005555;
defparam \Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N15
cyclonev_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[25]~input_o  ) + ( \Add1~34_cout  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(!\acc_in[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~30 .extended_lut = "off";
defparam \Add1~30 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N18
cyclonev_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[26]~input_o  ) + ( \Add1~30_cout  ))

	.dataa(!mult_ext[15]),
	.datab(!\acc_in[26]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~26 .extended_lut = "off";
defparam \Add1~26 .lut_mask = 64'h0000CCCC00005555;
defparam \Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N21
cyclonev_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[27]~input_o  ) + ( \Add1~26_cout  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\acc_in[27]~input_o ),
	.datag(gnd),
	.cin(\Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~22 .extended_lut = "off";
defparam \Add1~22 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N24
cyclonev_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[28]~input_o  ) + ( \Add1~22_cout  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(!\acc_in[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~18 .extended_lut = "off";
defparam \Add1~18 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N27
cyclonev_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_cout  = CARRY(( mult_ext[15] ) + ( \acc_in[29]~input_o  ) + ( \Add1~18_cout  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(!\acc_in[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~14 .extended_lut = "off";
defparam \Add1~14 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N30
cyclonev_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_cout  = CARRY(( \acc_in[30]~input_o  ) + ( mult_ext[15] ) + ( \Add1~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~10 .extended_lut = "off";
defparam \Add1~10 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N33
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \acc_in[31]~input_o  ) + ( mult_ext[15] ) + ( \Add1~10_cout  ))
// \Add1~2  = CARRY(( \acc_in[31]~input_o  ) + ( mult_ext[15] ) + ( \Add1~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add1~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( mult16[0] ) + ( \acc_in[0]~input_o  ) + ( !VCC ))
// \Add0~2  = CARRY(( mult16[0] ) + ( \acc_in[0]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!mult16[0]),
	.datac(!\acc_in[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N36
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !mult_ext[15] ) + ( \acc_in[31]~input_o  ) + ( \Add1~2  ))

	.dataa(!mult_ext[15]),
	.datab(!\acc_in[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000CCCC0000AAAA;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \acc_outs~0 (
// Equation(s):
// \acc_outs~0_combout  = ( \Add1~5_sumout  & ( (\Add0~1_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~1_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~0 .extended_lut = "off";
defparam \acc_outs~0 .lut_mask = 64'h0055005555FF55FF;
defparam \acc_outs~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \clr~input (
	.i(clr),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clr~input_o ));
// synopsys translate_off
defparam \clr~input .bus_hold = "false";
defparam \clr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N42
cyclonev_lcell_comb \acc_outs[0]~1 (
// Equation(s):
// \acc_outs[0]~1_combout  = ( \en~input_o  ) # ( !\en~input_o  & ( \clr~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clr~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\en~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs[0]~1 .extended_lut = "off";
defparam \acc_outs[0]~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \acc_outs[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N4
dffeas \acc_outs[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[0]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[0] .is_wysiwyg = "true";
defparam \acc_outs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( mult16[1] ) + ( \acc_in[1]~input_o  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( mult16[1] ) + ( \acc_in[1]~input_o  ) + ( \Add0~2  ))

	.dataa(!\acc_in[1]~input_o ),
	.datab(gnd),
	.datac(!mult16[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N6
cyclonev_lcell_comb \acc_outs~2 (
// Equation(s):
// \acc_outs~2_combout  = ( \Add1~5_sumout  & ( (\Add0~5_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~5_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~2 .extended_lut = "off";
defparam \acc_outs~2 .lut_mask = 64'h050505055F5F5F5F;
defparam \acc_outs~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N7
dffeas \acc_outs[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[1]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[1] .is_wysiwyg = "true";
defparam \acc_outs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( mult16[2] ) + ( \acc_in[2]~input_o  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( mult16[2] ) + ( \acc_in[2]~input_o  ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!mult16[2]),
	.datac(!\acc_in[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N42
cyclonev_lcell_comb \acc_outs~3 (
// Equation(s):
// \acc_outs~3_combout  = ( \Add1~5_sumout  & ( (\Add0~9_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~9_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~3 .extended_lut = "off";
defparam \acc_outs~3 .lut_mask = 64'h050505055F5F5F5F;
defparam \acc_outs~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N43
dffeas \acc_outs[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[2]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[2] .is_wysiwyg = "true";
defparam \acc_outs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \acc_in[3]~input_o  ) + ( mult16[3] ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \acc_in[3]~input_o  ) + ( mult16[3] ) + ( \Add0~10  ))

	.dataa(!\acc_in[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult16[3]),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N9
cyclonev_lcell_comb \acc_outs~4 (
// Equation(s):
// \acc_outs~4_combout  = ( \Add1~5_sumout  & ( (\Add0~13_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~13_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~4 .extended_lut = "off";
defparam \acc_outs~4 .lut_mask = 64'h0055005555FF55FF;
defparam \acc_outs~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N10
dffeas \acc_outs[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[3]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[3] .is_wysiwyg = "true";
defparam \acc_outs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( mult16[4] ) + ( \acc_in[4]~input_o  ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( mult16[4] ) + ( \acc_in[4]~input_o  ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\acc_in[4]~input_o ),
	.datac(!mult16[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N45
cyclonev_lcell_comb \acc_outs~5 (
// Equation(s):
// \acc_outs~5_combout  = ( \Add1~5_sumout  & ( (\Add0~17_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~17_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~5 .extended_lut = "off";
defparam \acc_outs~5 .lut_mask = 64'h050505055F5F5F5F;
defparam \acc_outs~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N46
dffeas \acc_outs[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[4]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[4] .is_wysiwyg = "true";
defparam \acc_outs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( mult16[5] ) + ( \acc_in[5]~input_o  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( mult16[5] ) + ( \acc_in[5]~input_o  ) + ( \Add0~18  ))

	.dataa(!\acc_in[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!mult16[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N18
cyclonev_lcell_comb \acc_outs~6 (
// Equation(s):
// \acc_outs~6_combout  = ( \Add1~5_sumout  & ( (\Add0~21_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~21_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~6 .extended_lut = "off";
defparam \acc_outs~6 .lut_mask = 64'h050505055F5F5F5F;
defparam \acc_outs~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N19
dffeas \acc_outs[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[5]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[5] .is_wysiwyg = "true";
defparam \acc_outs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \acc_in[6]~input_o  ) + ( mult16[6] ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \acc_in[6]~input_o  ) + ( mult16[6] ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\acc_in[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult16[6]),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FF0000003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N21
cyclonev_lcell_comb \acc_outs~7 (
// Equation(s):
// \acc_outs~7_combout  = ( \Add1~5_sumout  & ( (\Add0~25_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~25_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~7 .extended_lut = "off";
defparam \acc_outs~7 .lut_mask = 64'h050505055F5F5F5F;
defparam \acc_outs~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N23
dffeas \acc_outs[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[6]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[6] .is_wysiwyg = "true";
defparam \acc_outs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( mult16[7] ) + ( \acc_in[7]~input_o  ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( mult16[7] ) + ( \acc_in[7]~input_o  ) + ( \Add0~26  ))

	.dataa(!mult16[7]),
	.datab(gnd),
	.datac(!\acc_in[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N0
cyclonev_lcell_comb \acc_outs~8 (
// Equation(s):
// \acc_outs~8_combout  = ( \Add1~5_sumout  & ( (\Add0~29_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~29_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~8 .extended_lut = "off";
defparam \acc_outs~8 .lut_mask = 64'h050505055F5F5F5F;
defparam \acc_outs~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N2
dffeas \acc_outs[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[7]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[7] .is_wysiwyg = "true";
defparam \acc_outs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( mult16[8] ) + ( \acc_in[8]~input_o  ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( mult16[8] ) + ( \acc_in[8]~input_o  ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!mult16[8]),
	.datac(!\acc_in[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N24
cyclonev_lcell_comb \acc_outs~9 (
// Equation(s):
// \acc_outs~9_combout  = ( \Add1~5_sumout  & ( (\Add0~33_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~33_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~9 .extended_lut = "off";
defparam \acc_outs~9 .lut_mask = 64'h1111111177777777;
defparam \acc_outs~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N25
dffeas \acc_outs[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[8]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[8] .is_wysiwyg = "true";
defparam \acc_outs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( mult16[9] ) + ( \acc_in[9]~input_o  ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( mult16[9] ) + ( \acc_in[9]~input_o  ) + ( \Add0~34  ))

	.dataa(!\acc_in[9]~input_o ),
	.datab(gnd),
	.datac(!mult16[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N27
cyclonev_lcell_comb \acc_outs~10 (
// Equation(s):
// \acc_outs~10_combout  = ( \Add1~5_sumout  & ( (\Add0~37_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~37_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~10 .extended_lut = "off";
defparam \acc_outs~10 .lut_mask = 64'h0055005555FF55FF;
defparam \acc_outs~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N28
dffeas \acc_outs[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[9]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[9] .is_wysiwyg = "true";
defparam \acc_outs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \acc_in[10]~input_o  ) + ( mult16[10] ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \acc_in[10]~input_o  ) + ( mult16[10] ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!mult16[10]),
	.datad(!\acc_in[10]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \acc_outs~11 (
// Equation(s):
// \acc_outs~11_combout  = ( \Add1~5_sumout  & ( (\Add0~41_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~41_sumout ) ) )

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~11 .extended_lut = "off";
defparam \acc_outs~11 .lut_mask = 64'h030303033F3F3F3F;
defparam \acc_outs~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N32
dffeas \acc_outs[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[10]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[10] .is_wysiwyg = "true";
defparam \acc_outs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( mult16[11] ) + ( \acc_in[11]~input_o  ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( mult16[11] ) + ( \acc_in[11]~input_o  ) + ( \Add0~42  ))

	.dataa(!\acc_in[11]~input_o ),
	.datab(gnd),
	.datac(!mult16[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N33
cyclonev_lcell_comb \acc_outs~12 (
// Equation(s):
// \acc_outs~12_combout  = ( \Add0~45_sumout  & ( (\Add1~1_sumout ) # (\Add1~5_sumout ) ) ) # ( !\Add0~45_sumout  & ( (\Add1~5_sumout  & \Add1~1_sumout ) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~12 .extended_lut = "off";
defparam \acc_outs~12 .lut_mask = 64'h1111111177777777;
defparam \acc_outs~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N34
dffeas \acc_outs[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[11]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[11] .is_wysiwyg = "true";
defparam \acc_outs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \acc_in[12]~input_o  ) + ( mult16[12] ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( \acc_in[12]~input_o  ) + ( mult16[12] ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult16[12]),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \acc_outs~13 (
// Equation(s):
// \acc_outs~13_combout  = ( \Add1~5_sumout  & ( (\Add0~49_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~49_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(!\Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~13 .extended_lut = "off";
defparam \acc_outs~13 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \acc_outs~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N37
dffeas \acc_outs[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[12]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[12] .is_wysiwyg = "true";
defparam \acc_outs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( mult16[13] ) + ( \acc_in[13]~input_o  ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( mult16[13] ) + ( \acc_in[13]~input_o  ) + ( \Add0~50  ))

	.dataa(!\acc_in[13]~input_o ),
	.datab(gnd),
	.datac(!mult16[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N39
cyclonev_lcell_comb \acc_outs~14 (
// Equation(s):
// \acc_outs~14_combout  = ( \Add0~53_sumout  & ( (\Add1~1_sumout ) # (\Add1~5_sumout ) ) ) # ( !\Add0~53_sumout  & ( (\Add1~5_sumout  & \Add1~1_sumout ) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~14 .extended_lut = "off";
defparam \acc_outs~14 .lut_mask = 64'h1111111177777777;
defparam \acc_outs~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N40
dffeas \acc_outs[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[13]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[13] .is_wysiwyg = "true";
defparam \acc_outs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( mult16[14] ) + ( \acc_in[14]~input_o  ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( mult16[14] ) + ( \acc_in[14]~input_o  ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!\acc_in[14]~input_o ),
	.datac(!mult16[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \acc_outs~15 (
// Equation(s):
// \acc_outs~15_combout  = ( \Add1~5_sumout  & ( (\Add0~57_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~57_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(!\Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~15 .extended_lut = "off";
defparam \acc_outs~15 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \acc_outs~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N14
dffeas \acc_outs[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[14]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[14] .is_wysiwyg = "true";
defparam \acc_outs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( mult_ext[15] ) + ( \acc_in[15]~input_o  ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( mult_ext[15] ) + ( \acc_in[15]~input_o  ) + ( \Add0~58  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(!\acc_in[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N15
cyclonev_lcell_comb \acc_outs~16 (
// Equation(s):
// \acc_outs~16_combout  = ( \Add0~61_sumout  & ( (\Add1~1_sumout ) # (\Add1~5_sumout ) ) ) # ( !\Add0~61_sumout  & ( (\Add1~5_sumout  & \Add1~1_sumout ) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~16 .extended_lut = "off";
defparam \acc_outs~16 .lut_mask = 64'h1111111177777777;
defparam \acc_outs~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N16
dffeas \acc_outs[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[15]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[15] .is_wysiwyg = "true";
defparam \acc_outs[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( mult_ext[15] ) + ( \acc_in[16]~input_o  ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( mult_ext[15] ) + ( \acc_in[16]~input_o  ) + ( \Add0~62  ))

	.dataa(!mult_ext[15]),
	.datab(!\acc_in[16]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000CCCC00005555;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N48
cyclonev_lcell_comb \acc_outs~17 (
// Equation(s):
// \acc_outs~17_combout  = ( \Add1~5_sumout  & ( (\Add0~65_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~65_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(!\Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~17 .extended_lut = "off";
defparam \acc_outs~17 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \acc_outs~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N49
dffeas \acc_outs[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[16]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[16] .is_wysiwyg = "true";
defparam \acc_outs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N51
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( mult_ext[15] ) + ( \acc_in[17]~input_o  ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( mult_ext[15] ) + ( \acc_in[17]~input_o  ) + ( \Add0~66  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(!\acc_in[17]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N51
cyclonev_lcell_comb \acc_outs~18 (
// Equation(s):
// \acc_outs~18_combout  = ( \Add0~69_sumout  & ( (\Add1~1_sumout ) # (\Add1~5_sumout ) ) ) # ( !\Add0~69_sumout  & ( (\Add1~5_sumout  & \Add1~1_sumout ) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~18 .extended_lut = "off";
defparam \acc_outs~18 .lut_mask = 64'h1111111177777777;
defparam \acc_outs~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N52
dffeas \acc_outs[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[17]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[17] .is_wysiwyg = "true";
defparam \acc_outs[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( mult_ext[15] ) + ( \acc_in[18]~input_o  ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( mult_ext[15] ) + ( \acc_in[18]~input_o  ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(!\acc_in[18]~input_o ),
	.datac(!mult_ext[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N54
cyclonev_lcell_comb \acc_outs~19 (
// Equation(s):
// \acc_outs~19_combout  = ( \Add1~5_sumout  & ( (\Add0~73_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~73_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~73_sumout ),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~19 .extended_lut = "off";
defparam \acc_outs~19 .lut_mask = 64'h0055005555FF55FF;
defparam \acc_outs~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N55
dffeas \acc_outs[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[18]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[18] .is_wysiwyg = "true";
defparam \acc_outs[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N57
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( mult_ext[15] ) + ( \acc_in[19]~input_o  ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( mult_ext[15] ) + ( \acc_in[19]~input_o  ) + ( \Add0~74  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\acc_in[19]~input_o ),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N57
cyclonev_lcell_comb \acc_outs~20 (
// Equation(s):
// \acc_outs~20_combout  = ( \Add1~5_sumout  & ( (\Add0~77_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add1~5_sumout  & ( (\Add1~1_sumout  & \Add0~77_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~20 .extended_lut = "off";
defparam \acc_outs~20 .lut_mask = 64'h050505055F5F5F5F;
defparam \acc_outs~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N59
dffeas \acc_outs[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[19]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[19] .is_wysiwyg = "true";
defparam \acc_outs[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N0
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \acc_in[20]~input_o  ) + ( mult_ext[15] ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( \acc_in[20]~input_o  ) + ( mult_ext[15] ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N39
cyclonev_lcell_comb \acc_outs~21 (
// Equation(s):
// \acc_outs~21_combout  = (!\Add1~1_sumout  & (\Add1~5_sumout  & \Add0~81_sumout )) # (\Add1~1_sumout  & ((\Add0~81_sumout ) # (\Add1~5_sumout )))

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~5_sumout ),
	.datac(gnd),
	.datad(!\Add0~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~21 .extended_lut = "off";
defparam \acc_outs~21 .lut_mask = 64'h1177117711771177;
defparam \acc_outs~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N40
dffeas \acc_outs[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[20]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[20] .is_wysiwyg = "true";
defparam \acc_outs[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N3
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \acc_in[21]~input_o  ) + ( mult_ext[15] ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( \acc_in[21]~input_o  ) + ( mult_ext[15] ) + ( \Add0~82  ))

	.dataa(!\acc_in[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N45
cyclonev_lcell_comb \acc_outs~22 (
// Equation(s):
// \acc_outs~22_combout  = (!\Add1~1_sumout  & (\Add0~85_sumout  & \Add1~5_sumout )) # (\Add1~1_sumout  & ((\Add1~5_sumout ) # (\Add0~85_sumout )))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Add0~85_sumout ),
	.datad(!\Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~22 .extended_lut = "off";
defparam \acc_outs~22 .lut_mask = 64'h055F055F055F055F;
defparam \acc_outs~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N46
dffeas \acc_outs[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[21]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[21] .is_wysiwyg = "true";
defparam \acc_outs[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N6
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \acc_in[22]~input_o  ) + ( mult_ext[15] ) + ( \Add0~86  ))
// \Add0~90  = CARRY(( \acc_in[22]~input_o  ) + ( mult_ext[15] ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N36
cyclonev_lcell_comb \acc_outs~23 (
// Equation(s):
// \acc_outs~23_combout  = ( \Add0~89_sumout  & ( (\Add1~5_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add0~89_sumout  & ( (\Add1~1_sumout  & \Add1~5_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~23 .extended_lut = "off";
defparam \acc_outs~23 .lut_mask = 64'h1111111177777777;
defparam \acc_outs~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N37
dffeas \acc_outs[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[22]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[22] .is_wysiwyg = "true";
defparam \acc_outs[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N9
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \acc_in[23]~input_o  ) + ( mult_ext[15] ) + ( \Add0~90  ))
// \Add0~94  = CARRY(( \acc_in[23]~input_o  ) + ( mult_ext[15] ) + ( \Add0~90  ))

	.dataa(!\acc_in[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N42
cyclonev_lcell_comb \acc_outs~24 (
// Equation(s):
// \acc_outs~24_combout  = ( \Add0~93_sumout  & ( (\Add1~5_sumout ) # (\Add1~1_sumout ) ) ) # ( !\Add0~93_sumout  & ( (\Add1~1_sumout  & \Add1~5_sumout ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~24 .extended_lut = "off";
defparam \acc_outs~24 .lut_mask = 64'h1111111177777777;
defparam \acc_outs~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N43
dffeas \acc_outs[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[23]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[23] .is_wysiwyg = "true";
defparam \acc_outs[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N12
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \acc_in[24]~input_o  ) + ( mult_ext[15] ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( \acc_in[24]~input_o  ) + ( mult_ext[15] ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[24]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N51
cyclonev_lcell_comb \acc_outs~25 (
// Equation(s):
// \acc_outs~25_combout  = (!\Add1~1_sumout  & (\Add1~5_sumout  & \Add0~97_sumout )) # (\Add1~1_sumout  & ((\Add0~97_sumout ) # (\Add1~5_sumout )))

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~25 .extended_lut = "off";
defparam \acc_outs~25 .lut_mask = 64'h1717171717171717;
defparam \acc_outs~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N52
dffeas \acc_outs[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[24]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[24] .is_wysiwyg = "true";
defparam \acc_outs[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N15
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \acc_in[25]~input_o  ) + ( mult_ext[15] ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( \acc_in[25]~input_o  ) + ( mult_ext[15] ) + ( \Add0~98  ))

	.dataa(!\acc_in[25]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N45
cyclonev_lcell_comb \acc_outs~26 (
// Equation(s):
// \acc_outs~26_combout  = (!\Add1~1_sumout  & (\Add1~5_sumout  & \Add0~101_sumout )) # (\Add1~1_sumout  & ((\Add0~101_sumout ) # (\Add1~5_sumout )))

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add0~101_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~26 .extended_lut = "off";
defparam \acc_outs~26 .lut_mask = 64'h1717171717171717;
defparam \acc_outs~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N46
dffeas \acc_outs[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[25]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[25] .is_wysiwyg = "true";
defparam \acc_outs[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N18
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( mult_ext[15] ) + ( \acc_in[26]~input_o  ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( mult_ext[15] ) + ( \acc_in[26]~input_o  ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(!\acc_in[26]~input_o ),
	.datac(!mult_ext[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N48
cyclonev_lcell_comb \acc_outs~27 (
// Equation(s):
// \acc_outs~27_combout  = ( \Add0~105_sumout  & ( (\Add1~1_sumout ) # (\Add1~5_sumout ) ) ) # ( !\Add0~105_sumout  & ( (\Add1~5_sumout  & \Add1~1_sumout ) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~27 .extended_lut = "off";
defparam \acc_outs~27 .lut_mask = 64'h050505055F5F5F5F;
defparam \acc_outs~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N49
dffeas \acc_outs[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[26]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[26] .is_wysiwyg = "true";
defparam \acc_outs[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N21
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( mult_ext[15] ) + ( \acc_in[27]~input_o  ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( mult_ext[15] ) + ( \acc_in[27]~input_o  ) + ( \Add0~106  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(!\acc_in[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N54
cyclonev_lcell_comb \acc_outs~28 (
// Equation(s):
// \acc_outs~28_combout  = (!\Add1~1_sumout  & (\Add1~5_sumout  & \Add0~109_sumout )) # (\Add1~1_sumout  & ((\Add0~109_sumout ) # (\Add1~5_sumout )))

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add0~109_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~28 .extended_lut = "off";
defparam \acc_outs~28 .lut_mask = 64'h1717171717171717;
defparam \acc_outs~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N55
dffeas \acc_outs[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[27]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[27] .is_wysiwyg = "true";
defparam \acc_outs[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N24
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( mult_ext[15] ) + ( \acc_in[28]~input_o  ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( mult_ext[15] ) + ( \acc_in[28]~input_o  ) + ( \Add0~110  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(!\acc_in[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N51
cyclonev_lcell_comb \acc_outs~29 (
// Equation(s):
// \acc_outs~29_combout  = ( \Add1~1_sumout  & ( (\Add0~113_sumout ) # (\Add1~5_sumout ) ) ) # ( !\Add1~1_sumout  & ( (\Add1~5_sumout  & \Add0~113_sumout ) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(gnd),
	.datac(!\Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~29 .extended_lut = "off";
defparam \acc_outs~29 .lut_mask = 64'h050505055F5F5F5F;
defparam \acc_outs~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N52
dffeas \acc_outs[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[28]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[28] .is_wysiwyg = "true";
defparam \acc_outs[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N27
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( mult_ext[15] ) + ( \acc_in[29]~input_o  ) + ( \Add0~114  ))
// \Add0~118  = CARRY(( mult_ext[15] ) + ( \acc_in[29]~input_o  ) + ( \Add0~114  ))

	.dataa(!mult_ext[15]),
	.datab(gnd),
	.datac(!\acc_in[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000F0F000005555;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N54
cyclonev_lcell_comb \acc_outs~30 (
// Equation(s):
// \acc_outs~30_combout  = ( \Add0~117_sumout  & ( (\Add1~1_sumout ) # (\Add1~5_sumout ) ) ) # ( !\Add0~117_sumout  & ( (\Add1~5_sumout  & \Add1~1_sumout ) ) )

	.dataa(!\Add1~5_sumout ),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(!\Add0~117_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~30 .extended_lut = "off";
defparam \acc_outs~30 .lut_mask = 64'h05055F5F05055F5F;
defparam \acc_outs~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N55
dffeas \acc_outs[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[29]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[29] .is_wysiwyg = "true";
defparam \acc_outs[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N30
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( \acc_in[30]~input_o  ) + ( mult_ext[15] ) + ( \Add0~118  ))
// \Add0~122  = CARRY(( \acc_in[30]~input_o  ) + ( mult_ext[15] ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\acc_in[30]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N57
cyclonev_lcell_comb \acc_outs~31 (
// Equation(s):
// \acc_outs~31_combout  = (!\Add1~1_sumout  & (\Add1~5_sumout  & \Add0~121_sumout )) # (\Add1~1_sumout  & ((\Add0~121_sumout ) # (\Add1~5_sumout )))

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add0~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~31 .extended_lut = "off";
defparam \acc_outs~31 .lut_mask = 64'h1717171717171717;
defparam \acc_outs~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N58
dffeas \acc_outs[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[30]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[30] .is_wysiwyg = "true";
defparam \acc_outs[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N33
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( \acc_in[31]~input_o  ) + ( mult_ext[15] ) + ( \Add0~122  ))

	.dataa(!\acc_in[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!mult_ext[15]),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000FF0000005555;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N48
cyclonev_lcell_comb \acc_outs~32 (
// Equation(s):
// \acc_outs~32_combout  = (!\Add1~1_sumout  & ((!\Add1~5_sumout ) # (\Add0~125_sumout ))) # (\Add1~1_sumout  & (!\Add1~5_sumout  & \Add0~125_sumout ))

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add0~125_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc_outs~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc_outs~32 .extended_lut = "off";
defparam \acc_outs~32 .lut_mask = 64'h8E8E8E8E8E8E8E8E;
defparam \acc_outs~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N49
dffeas \acc_outs[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\acc_outs~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(\acc_outs[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(acc_outs[31]),
	.prn(vcc));
// synopsys translate_off
defparam \acc_outs[31] .is_wysiwyg = "true";
defparam \acc_outs[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y71_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
