{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416697684666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416697684666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 22 18:08:04 2014 " "Processing started: Sat Nov 22 18:08:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416697684666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416697684666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C_7seg -c C_7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off C_7seg -c C_7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416697684667 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416697685848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_7seg-rtl " "Found design unit 1: C_7seg-rtl" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416697693969 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_7seg " "Found entity 1: C_7seg" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416697693969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416697693969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C_7seg " "Elaborating entity \"C_7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416697698745 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel C_7seg.vhd(20) " "VHDL Process Statement warning at C_7seg.vhd(20): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1416697698935 "|C_7seg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y C_7seg.vhd(18) " "VHDL Process Statement warning at C_7seg.vhd(18): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1416697698938 "|C_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] C_7seg.vhd(18) " "Inferred latch for \"Y\[0\]\" at C_7seg.vhd(18)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416697698948 "|C_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] C_7seg.vhd(18) " "Inferred latch for \"Y\[1\]\" at C_7seg.vhd(18)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416697698948 "|C_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] C_7seg.vhd(18) " "Inferred latch for \"Y\[2\]\" at C_7seg.vhd(18)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416697698948 "|C_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] C_7seg.vhd(18) " "Inferred latch for \"Y\[3\]\" at C_7seg.vhd(18)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416697698949 "|C_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] C_7seg.vhd(18) " "Inferred latch for \"Y\[4\]\" at C_7seg.vhd(18)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416697698949 "|C_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] C_7seg.vhd(18) " "Inferred latch for \"Y\[5\]\" at C_7seg.vhd(18)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416697698949 "|C_7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] C_7seg.vhd(18) " "Inferred latch for \"Y\[6\]\" at C_7seg.vhd(18)" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416697698950 "|C_7seg"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[0\]\$latch " "Latch Y\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416697701127 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416697701127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[1\]\$latch " "Latch Y\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416697701127 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416697701127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[2\]\$latch " "Latch Y\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416697701127 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416697701127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[3\]\$latch " "Latch Y\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416697701127 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416697701127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[4\]\$latch " "Latch Y\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416697701127 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416697701127 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[5\]\$latch " "Latch Y\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[2\] " "Ports D and ENA on the latch are fed by the same signal B\[2\]" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416697701136 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416697701136 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[6\]\$latch " "Latch Y\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel " "Ports D and ENA on the latch are fed by the same signal sel" {  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416697701136 ""}  } { { "C_7seg.vhd" "" { Text "D:/ALU/Codificador 7 segmentos/C_7seg.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416697701136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416697703186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416697703186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416697704458 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416697704458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416697704458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416697704458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416697704494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 22 18:08:24 2014 " "Processing ended: Sat Nov 22 18:08:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416697704494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416697704494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416697704494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416697704494 ""}
