// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GIN_compute_one_graph_MLP_batch_nodes_300_600_Block_split13_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        d_out_dout,
        d_out_empty_n,
        d_out_read,
        mlp_1_bias_V_load_out_out_din,
        mlp_1_bias_V_load_out_out_full_n,
        mlp_1_bias_V_load_out_out_write,
        mlp_1_bias_V_address0,
        mlp_1_bias_V_ce0,
        mlp_1_bias_V_q0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [9:0] d_out_dout;
input   d_out_empty_n;
output   d_out_read;
output  [31:0] mlp_1_bias_V_load_out_out_din;
input   mlp_1_bias_V_load_out_out_full_n;
output   mlp_1_bias_V_load_out_out_write;
output  [9:0] mlp_1_bias_V_address0;
output   mlp_1_bias_V_ce0;
input  [31:0] mlp_1_bias_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg d_out_read;
reg mlp_1_bias_V_load_out_out_write;
reg mlp_1_bias_V_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    d_out_blk_n;
reg    mlp_1_bias_V_load_out_out_blk_n;
wire    ap_CS_fsm_state2;
wire   [63:0] idxprom5_i_fu_53_p1;
reg    ap_block_state1;
reg   [1:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((mlp_1_bias_V_load_out_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (*) begin
    if (((mlp_1_bias_V_load_out_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mlp_1_bias_V_load_out_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        d_out_blk_n = d_out_empty_n;
    end else begin
        d_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (d_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        d_out_read = 1'b1;
    end else begin
        d_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (d_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        mlp_1_bias_V_ce0 = 1'b1;
    end else begin
        mlp_1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mlp_1_bias_V_load_out_out_blk_n = mlp_1_bias_V_load_out_out_full_n;
    end else begin
        mlp_1_bias_V_load_out_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((mlp_1_bias_V_load_out_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mlp_1_bias_V_load_out_out_write = 1'b1;
    end else begin
        mlp_1_bias_V_load_out_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (d_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mlp_1_bias_V_load_out_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (d_out_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign idxprom5_i_fu_53_p1 = d_out_dout;

assign mlp_1_bias_V_address0 = idxprom5_i_fu_53_p1;

assign mlp_1_bias_V_load_out_out_din = mlp_1_bias_V_q0;

endmodule //GIN_compute_one_graph_MLP_batch_nodes_300_600_Block_split13_proc
