#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5633bd4484d0 .scope module, "and3" "and3" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip0"
    .port_info 1 /INPUT 1 "ip1"
    .port_info 2 /INPUT 1 "ip2"
    .port_info 3 /OUTPUT 1 "out"
o0x7f4367944018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5633bd475ae0_0 .net "ip0", 0 0, o0x7f4367944018;  0 drivers
o0x7f4367944048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5633bd475b80_0 .net "ip1", 0 0, o0x7f4367944048;  0 drivers
o0x7f4367944138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5633bd475c50_0 .net "ip2", 0 0, o0x7f4367944138;  0 drivers
v0x5633bd475d50_0 .net "out", 0 0, L_0x5633bd47bfc0;  1 drivers
v0x5633bd475e20_0 .net "t", 0 0, L_0x5633bd47beb0;  1 drivers
S_0x5633bd449590 .scope module, "and2_0" "and2" 2 15, 2 5 0, S_0x5633bd4484d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip0"
    .port_info 1 /INPUT 1 "ip1"
    .port_info 2 /OUTPUT 1 "out"
L_0x5633bd47beb0 .functor AND 1, o0x7f4367944018, o0x7f4367944048, C4<1>, C4<1>;
v0x5633bd44c1f0_0 .net "ip0", 0 0, o0x7f4367944018;  alias, 0 drivers
v0x5633bd4583f0_0 .net "ip1", 0 0, o0x7f4367944048;  alias, 0 drivers
v0x5633bd44c750_0 .net "out", 0 0, L_0x5633bd47beb0;  alias, 1 drivers
S_0x5633bd475780 .scope module, "and2_1" "and2" 2 16, 2 5 0, S_0x5633bd4484d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip0"
    .port_info 1 /INPUT 1 "ip1"
    .port_info 2 /OUTPUT 1 "out"
L_0x5633bd47bfc0 .functor AND 1, o0x7f4367944138, L_0x5633bd47beb0, C4<1>, C4<1>;
v0x5633bd44b380_0 .net "ip0", 0 0, o0x7f4367944138;  alias, 0 drivers
v0x5633bd447240_0 .net "ip1", 0 0, L_0x5633bd47beb0;  alias, 1 drivers
v0x5633bd475a00_0 .net "out", 0 0, L_0x5633bd47bfc0;  alias, 1 drivers
S_0x5633bd4491b0 .scope module, "tb" "tb" 3 2;
 .timescale -9 -10;
v0x5633bd47bcb0_0 .var "clk", 0 0;
v0x5633bd47bd50_0 .net "out", 3 0, L_0x5633bd47d270;  1 drivers
v0x5633bd47be10_0 .var "reset", 0 0;
S_0x5633bd475f60 .scope module, "s_g0" "even_seq_gen" 3 6, 4 1 0, S_0x5633bd4491b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 4 "out"
L_0x7f43678fb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5633bd47b630_0 .net/2u *"_s2", 0 0, L_0x7f43678fb018;  1 drivers
v0x5633bd47b710_0 .net "c1", 0 0, L_0x5633bd47c6d0;  1 drivers
v0x5633bd47b820_0 .net "clock", 0 0, v0x5633bd47bcb0_0;  1 drivers
v0x5633bd47b8c0_0 .net "out", 3 0, L_0x5633bd47d270;  alias, 1 drivers
v0x5633bd47b960_0 .net "reset", 0 0, v0x5633bd47be10_0;  1 drivers
v0x5633bd47ba50_0 .net "s1", 0 0, L_0x5633bd47c1a0;  1 drivers
v0x5633bd47baf0_0 .net "s2", 0 0, L_0x5633bd47c390;  1 drivers
v0x5633bd47bb90_0 .net "s3", 0 0, L_0x5633bd47c900;  1 drivers
L_0x5633bd47c2d0 .part L_0x5633bd47d270, 1, 1;
L_0x5633bd47c4b0 .part L_0x5633bd47d270, 2, 1;
L_0x5633bd47c550 .part L_0x5633bd47d270, 1, 1;
L_0x5633bd47c740 .part L_0x5633bd47d270, 2, 1;
L_0x5633bd47c810 .part L_0x5633bd47d270, 1, 1;
L_0x5633bd47ca90 .part L_0x5633bd47d270, 3, 1;
L_0x5633bd47d270 .concat8 [ 1 1 1 1], L_0x7f43678fb018, v0x5633bd477100_0, v0x5633bd478710_0, v0x5633bd479ce0_0;
S_0x5633bd4761a0 .scope module, "a_0" "and2" 4 7, 2 5 0, S_0x5633bd475f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip0"
    .port_info 1 /INPUT 1 "ip1"
    .port_info 2 /OUTPUT 1 "out"
L_0x5633bd47c6d0 .functor AND 1, L_0x5633bd47c740, L_0x5633bd47c810, C4<1>, C4<1>;
v0x5633bd476400_0 .net "ip0", 0 0, L_0x5633bd47c740;  1 drivers
v0x5633bd4764e0_0 .net "ip1", 0 0, L_0x5633bd47c810;  1 drivers
v0x5633bd4765a0_0 .net "out", 0 0, L_0x5633bd47c6d0;  alias, 1 drivers
S_0x5633bd4766c0 .scope module, "d_0" "dfr" 4 10, 2 25 0, S_0x5633bd475f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "in"
    .port_info 3 /OUTPUT 1 "out"
v0x5633bd477790_0 .net "clk", 0 0, v0x5633bd47bcb0_0;  alias, 1 drivers
v0x5633bd477860_0 .net "df_in", 0 0, L_0x5633bd47cc10;  1 drivers
v0x5633bd477950_0 .net "in", 0 0, L_0x5633bd47c1a0;  alias, 1 drivers
v0x5633bd477a20_0 .net "out", 0 0, v0x5633bd477100_0;  1 drivers
v0x5633bd477af0_0 .net "reset", 0 0, v0x5633bd47be10_0;  alias, 1 drivers
v0x5633bd477be0_0 .net "reset_", 0 0, L_0x5633bd47cb70;  1 drivers
S_0x5633bd476890 .scope module, "and2_0" "and2" 2 28, 2 5 0, S_0x5633bd4766c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip0"
    .port_info 1 /INPUT 1 "ip1"
    .port_info 2 /OUTPUT 1 "out"
L_0x5633bd47cc10 .functor AND 1, L_0x5633bd47c1a0, L_0x5633bd47cb70, C4<1>, C4<1>;
v0x5633bd476ad0_0 .net "ip0", 0 0, L_0x5633bd47c1a0;  alias, 1 drivers
v0x5633bd476bb0_0 .net "ip1", 0 0, L_0x5633bd47cb70;  alias, 1 drivers
v0x5633bd476c70_0 .net "out", 0 0, L_0x5633bd47cc10;  alias, 1 drivers
S_0x5633bd476dc0 .scope module, "df_0" "df" 2 29, 2 19 0, S_0x5633bd4766c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x5633bd477020_0 .net "clk", 0 0, v0x5633bd47bcb0_0;  alias, 1 drivers
v0x5633bd477100_0 .var "df_out", 0 0;
v0x5633bd4771c0_0 .net "in", 0 0, L_0x5633bd47cc10;  alias, 1 drivers
v0x5633bd4772c0_0 .net "out", 0 0, v0x5633bd477100_0;  alias, 1 drivers
E_0x5633bd44fc80 .event posedge, v0x5633bd477020_0;
S_0x5633bd4773c0 .scope module, "invert_0" "invert" 2 27, 2 1 0, S_0x5633bd4766c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip"
    .port_info 1 /OUTPUT 1 "out"
v0x5633bd4775c0_0 .net "ip", 0 0, v0x5633bd47be10_0;  alias, 1 drivers
v0x5633bd477680_0 .net "out", 0 0, L_0x5633bd47cb70;  alias, 1 drivers
L_0x5633bd47cb70 .reduce/nor v0x5633bd47be10_0;
S_0x5633bd477cd0 .scope module, "d_1" "dfr" 4 11, 2 25 0, S_0x5633bd475f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "in"
    .port_info 3 /OUTPUT 1 "out"
v0x5633bd478d70_0 .net "clk", 0 0, v0x5633bd47bcb0_0;  alias, 1 drivers
v0x5633bd478e10_0 .net "df_in", 0 0, L_0x5633bd47ce10;  1 drivers
v0x5633bd478f20_0 .net "in", 0 0, L_0x5633bd47c390;  alias, 1 drivers
v0x5633bd478ff0_0 .net "out", 0 0, v0x5633bd478710_0;  1 drivers
v0x5633bd4790c0_0 .net "reset", 0 0, v0x5633bd47be10_0;  alias, 1 drivers
v0x5633bd4791b0_0 .net "reset_", 0 0, L_0x5633bd47cd50;  1 drivers
S_0x5633bd477ed0 .scope module, "and2_0" "and2" 2 28, 2 5 0, S_0x5633bd477cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip0"
    .port_info 1 /INPUT 1 "ip1"
    .port_info 2 /OUTPUT 1 "out"
L_0x5633bd47ce10 .functor AND 1, L_0x5633bd47c390, L_0x5633bd47cd50, C4<1>, C4<1>;
v0x5633bd4780f0_0 .net "ip0", 0 0, L_0x5633bd47c390;  alias, 1 drivers
v0x5633bd4781d0_0 .net "ip1", 0 0, L_0x5633bd47cd50;  alias, 1 drivers
v0x5633bd478290_0 .net "out", 0 0, L_0x5633bd47ce10;  alias, 1 drivers
S_0x5633bd4783e0 .scope module, "df_0" "df" 2 29, 2 19 0, S_0x5633bd477cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x5633bd478600_0 .net "clk", 0 0, v0x5633bd47bcb0_0;  alias, 1 drivers
v0x5633bd478710_0 .var "df_out", 0 0;
v0x5633bd4787d0_0 .net "in", 0 0, L_0x5633bd47ce10;  alias, 1 drivers
v0x5633bd4788a0_0 .net "out", 0 0, v0x5633bd478710_0;  alias, 1 drivers
S_0x5633bd4789a0 .scope module, "invert_0" "invert" 2 27, 2 1 0, S_0x5633bd477cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip"
    .port_info 1 /OUTPUT 1 "out"
v0x5633bd478ba0_0 .net "ip", 0 0, v0x5633bd47be10_0;  alias, 1 drivers
v0x5633bd478c90_0 .net "out", 0 0, L_0x5633bd47cd50;  alias, 1 drivers
L_0x5633bd47cd50 .reduce/nor v0x5633bd47be10_0;
S_0x5633bd4792a0 .scope module, "d_2" "dfr" 4 12, 2 25 0, S_0x5633bd475f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "in"
    .port_info 3 /OUTPUT 1 "out"
v0x5633bd47a300_0 .net "clk", 0 0, v0x5633bd47bcb0_0;  alias, 1 drivers
v0x5633bd47a3a0_0 .net "df_in", 0 0, L_0x5633bd47d0a0;  1 drivers
v0x5633bd47a460_0 .net "in", 0 0, L_0x5633bd47c900;  alias, 1 drivers
v0x5633bd47a530_0 .net "out", 0 0, v0x5633bd479ce0_0;  1 drivers
v0x5633bd47a600_0 .net "reset", 0 0, v0x5633bd47be10_0;  alias, 1 drivers
v0x5633bd47a6f0_0 .net "reset_", 0 0, L_0x5633bd47cfe0;  1 drivers
S_0x5633bd4794e0 .scope module, "and2_0" "and2" 2 28, 2 5 0, S_0x5633bd4792a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip0"
    .port_info 1 /INPUT 1 "ip1"
    .port_info 2 /OUTPUT 1 "out"
L_0x5633bd47d0a0 .functor AND 1, L_0x5633bd47c900, L_0x5633bd47cfe0, C4<1>, C4<1>;
v0x5633bd479740_0 .net "ip0", 0 0, L_0x5633bd47c900;  alias, 1 drivers
v0x5633bd479820_0 .net "ip1", 0 0, L_0x5633bd47cfe0;  alias, 1 drivers
v0x5633bd4798e0_0 .net "out", 0 0, L_0x5633bd47d0a0;  alias, 1 drivers
S_0x5633bd479a00 .scope module, "df_0" "df" 2 29, 2 19 0, S_0x5633bd4792a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x5633bd479c20_0 .net "clk", 0 0, v0x5633bd47bcb0_0;  alias, 1 drivers
v0x5633bd479ce0_0 .var "df_out", 0 0;
v0x5633bd479da0_0 .net "in", 0 0, L_0x5633bd47d0a0;  alias, 1 drivers
v0x5633bd479ea0_0 .net "out", 0 0, v0x5633bd479ce0_0;  alias, 1 drivers
S_0x5633bd479fa0 .scope module, "invert_0" "invert" 2 27, 2 1 0, S_0x5633bd4792a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip"
    .port_info 1 /OUTPUT 1 "out"
v0x5633bd47a150_0 .net "ip", 0 0, v0x5633bd47be10_0;  alias, 1 drivers
v0x5633bd47a1f0_0 .net "out", 0 0, L_0x5633bd47cfe0;  alias, 1 drivers
L_0x5633bd47cfe0 .reduce/nor v0x5633bd47be10_0;
S_0x5633bd47a7e0 .scope module, "i_0" "invert" 4 5, 2 1 0, S_0x5633bd475f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip"
    .port_info 1 /OUTPUT 1 "out"
v0x5633bd47aa20_0 .net "ip", 0 0, L_0x5633bd47c2d0;  1 drivers
v0x5633bd47ab00_0 .net "out", 0 0, L_0x5633bd47c1a0;  alias, 1 drivers
L_0x5633bd47c1a0 .reduce/nor L_0x5633bd47c2d0;
S_0x5633bd47ac50 .scope module, "x_0" "xor2" 4 6, 2 9 0, S_0x5633bd475f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip0"
    .port_info 1 /INPUT 1 "ip1"
    .port_info 2 /OUTPUT 1 "out"
L_0x5633bd47c390 .functor XOR 1, L_0x5633bd47c4b0, L_0x5633bd47c550, C4<0>, C4<0>;
v0x5633bd47ae70_0 .net "ip0", 0 0, L_0x5633bd47c4b0;  1 drivers
v0x5633bd47af50_0 .net "ip1", 0 0, L_0x5633bd47c550;  1 drivers
v0x5633bd47b010_0 .net "out", 0 0, L_0x5633bd47c390;  alias, 1 drivers
S_0x5633bd47b160 .scope module, "x_1" "xor2" 4 8, 2 9 0, S_0x5633bd475f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ip0"
    .port_info 1 /INPUT 1 "ip1"
    .port_info 2 /OUTPUT 1 "out"
L_0x5633bd47c900 .functor XOR 1, L_0x5633bd47c6d0, L_0x5633bd47ca90, C4<0>, C4<0>;
v0x5633bd47b380_0 .net "ip0", 0 0, L_0x5633bd47c6d0;  alias, 1 drivers
v0x5633bd47b440_0 .net "ip1", 0 0, L_0x5633bd47ca90;  1 drivers
v0x5633bd47b4e0_0 .net "out", 0 0, L_0x5633bd47c900;  alias, 1 drivers
    .scope S_0x5633bd476dc0;
T_0 ;
    %wait E_0x5633bd44fc80;
    %load/vec4 v0x5633bd4771c0_0;
    %assign/vec4 v0x5633bd477100_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5633bd4783e0;
T_1 ;
    %wait E_0x5633bd44fc80;
    %load/vec4 v0x5633bd4787d0_0;
    %assign/vec4 v0x5633bd478710_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5633bd479a00;
T_2 ;
    %wait E_0x5633bd44fc80;
    %load/vec4 v0x5633bd479da0_0;
    %assign/vec4 v0x5633bd479ce0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5633bd4491b0;
T_3 ;
    %vpi_call 3 9 "$dumpfile", "tb_seq_gen.vcd" {0 0 0};
    %vpi_call 3 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5633bd4491b0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5633bd4491b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633bd47be10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633bd47be10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5633bd4491b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633bd47bcb0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5633bd4491b0;
T_6 ;
    %delay 50, 0;
    %load/vec4 v0x5633bd47bcb0_0;
    %inv;
    %store/vec4 v0x5633bd47bcb0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5633bd4491b0;
T_7 ;
    %delay 2000, 0;
    %vpi_call 3 19 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "lib.v";
    "tb_seq_gen.v";
    "even_seq.v";
