// Seed: 3770258552
`define pp_5 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_5 = id_2, id_6;
  always @(posedge id_1) id_5 = id_1 + id_1;
  assign id_3 = 1'b0;
  logic id_7;
  assign id_6 = 1;
  assign id_6 = id_6;
endmodule
