#ifndef __REG_FPGA_H
#define __REG_FPGA_H

enum

{

	PCIEFC_SOFTRESET		= 0x00000000,

	PCIEFC_DMARADDR_L		= 0x00000004,
	PCIEFC_DMARADDR_U		= 0x00000008,
	PCIEFC_DMAWADDR_L		= 0x0000000C,
	PCIEFC_DMAWADDR_U		= 0x00000010,
	PCIEFC_DMARLEN_8		= 0x00000014,
	PCIEFC_DMAWLEN_8		= 0x00000018,
	PCIEFC_DMACST			= 0x0000001C,

	PCIEFC_DMAWRCOUNT		= 0x00000020,
	PCIEFC_DMARDCOUNT		= 0x00000024,

	PCIEFC_PKGRXLENGTH      = 0x00000028,


	PCIEFC_INTDISABLE		= 0x0000002c,
	PCIEFC_INTMASK			= 0x00000030,
	PCIEFC_INTSTATE		    = 0x00000034,

	PCIEFC_PKGTXLENGTH      = 0x00000038,
	PCIEFC_CHANSEL_DMARD	= 0x0000003c,
	PCIEFC_CHANSEL_DMAWR	= 0x0000004c,
	PCIEFC_DATA_COUNT       = 0x00000044,
	PCIEFC_USE4PP4K_DMAWR	= 0x00000050,

	TRIGGER_EN				= 0x00000054,
	DELAY_TIME				= 0x00000058,
	SAMPLE_TIME				= 0x0000005c,
	TRIGGER_CNT_EXTERN		= 0x00000060,
	TRIGGER_OPTION			= 0x00000064,
	AD_TEST_SEL				= 0x00000068,
	WORK_MODE				= 0x0000006c,
	INTER_FREQ				= 0x00000070,
	SAMP_FREQ				= 0x00000074,
	TRAN_GAIN				= 0x00000078,
	AD_ENABLE				= 0x0000007c,

	PCIEFC_DBG	            = 0x000000FC
};

#endif
