Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 12 22:38:41 2024
| Host         : eecs-digital-02 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 pixel_reconstruct_inst/pixel_vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            addra_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 2.588ns (59.230%)  route 1.781ns (40.770%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 2.913 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout3_buf/O
                         net (fo=584, routed)         1.552    -2.484    pixel_reconstruct_inst/clk_camera
    SLICE_X33Y29         FDRE                                         r  pixel_reconstruct_inst/pixel_vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.419    -2.065 r  pixel_reconstruct_inst/pixel_vcount_out_reg[3]/Q
                         net (fo=7, routed)           0.608    -1.457    pixel_reconstruct_inst/camera_vcount[3]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829    -0.628 r  pixel_reconstruct_inst/addra_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.628    pixel_reconstruct_inst/addra_reg[13]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.294 r  pixel_reconstruct_inst/addra_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.495     0.201    pixel_reconstruct_inst/addra1[12]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683     0.884 r  pixel_reconstruct_inst/addra_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.884    pixel_reconstruct_inst/addra_reg[13]_i_1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.207 r  pixel_reconstruct_inst/addra_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.679     1.886    addra0[15]
    SLICE_X29Y35         FDRE                                         r  addra_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.753    -0.202 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.582     1.380    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.471 r  wizard_migcam/clkout3_buf/O
                         net (fo=584, routed)         1.442     2.913    clk_camera
    SLICE_X29Y35         FDRE                                         r  addra_reg[15]/C
                         clock pessimism             -0.427     2.486    
                         clock uncertainty           -0.067     2.420    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)       -0.240     2.180    addra_reg[15]
  -------------------------------------------------------------------
                         required time                          2.180    
                         arrival time                          -1.886    
  -------------------------------------------------------------------
                         slack                                  0.294    




