Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 28 16:04:45 2024
| Host         : myhp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file kitchen_timer_top_control_sets_placed.rpt
| Design       : kitchen_timer_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            8 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             160 |           43 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+----------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+--------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                          |                      |                1 |              2 |
|  clk_IBUF_BUFG | uut4_cnt/x[11]_i_1_n_0   | uut2_sec_pulse/rst_n |                3 |              4 |
|  clk_IBUF_BUFG | uut4_cnt/x[7]_i_1_n_0    | uut2_sec_pulse/rst_n |                2 |              4 |
|  clk_IBUF_BUFG | uut4_cnt/x[3]_i_1_n_0    | uut2_sec_pulse/rst_n |                2 |              4 |
|  clk_IBUF_BUFG | uut3_time_set/p_0_in[3]  | uut2_sec_pulse/rst_n |                1 |              4 |
|  clk_IBUF_BUFG | uut3_time_set/p_0_in[7]  | uut2_sec_pulse/rst_n |                1 |              4 |
|  clk_IBUF_BUFG | uut3_time_set/p_0_in[15] | uut2_sec_pulse/rst_n |                1 |              4 |
|  clk_IBUF_BUFG | uut3_time_set/p_0_in[11] | uut2_sec_pulse/rst_n |                1 |              4 |
|  clk_IBUF_BUFG | uut1_FSM/E[0]            | uut2_sec_pulse/rst_n |                3 |              4 |
|  clk_IBUF_BUFG |                          | uut2_sec_pulse/rst_n |               43 |            160 |
+----------------+--------------------------+----------------------+------------------+----------------+


