
§
v++_link_kernel_relu$8cba41cc-d1aa-402f-bbb3-59152757e44e2vn/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/.tlog/v++_link_kernel_relu.xtl 2wo/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xclbin.link_summary 2xr/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xclbin.link_summary.pb r/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xclbin.link_summary.pb"Mon Jun 29 09:13:46 2020(æªêú¯.b÷
$08eb1522-3165-4fad-b250-95c7acb4f9e1v++c/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/link.steps.log"ì/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" -t sw_emu --platform xilinx_u200_xdma_201830_2 --save-temps -g --temp_dir ./build_dir.sw_emu.xilinx_u200_xdma_201830_2 -l -obuild_dir.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xclbin _x.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xo *-t*sw_emu*
--platform*xilinx_u200_xdma_201830_2*--save-temps*-g*
--temp_dir*,./build_dir.sw_emu.xilinx_u200_xdma_201830_2*-l*?-obuild_dir.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xclbin*2_x.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xo"Mon Jun 29 09:13:46 2020(æªêú¯.r(
$08eb1522-3165-4fad-b250-95c7acb4f9e1"Mon Jun 29 09:13:55 2020(¡õêú¯.Zò
xilinx_u200_xdma_201830_2.xpfmxilinx_u200_xdma_201830_2.dsa//opt/xilinx/platforms/xilinx_u200_xdma_201830_2"OpenCL*Linux08Bs
qkernel_relub/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xclbinJ÷
ck_reluW/home/jorga20j/test_fpga/simple_vadd/_x.sw_emu.xilinx_u200_xdma_201830_2/kernel_relu.xo…/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/xo/k_relu/k_relu/cpu_sources/kernel_relu.cppk_relu_1"Mon Jun 29 09:13:55 2020(¦õêú¯.bê
$a88a3da8-3961-46d3-a9b4-555d5b17a804	regiongenr/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu_regiongen.log"º/opt/Xilinx/Vitis/2019.2/bin/../runtime/bin/regiongen_new -v -m /home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.xml -t alg -o xcl_top*-v*-m*h/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.xml*-t*alg*-o*xcl_top"Mon Jun 29 09:13:55 2020(¦õêú¯.r(
$a88a3da8-3961-46d3-a9b4-555d5b17a804"Mon Jun 29 09:13:56 2020(ªÿêú¯.r(
$a88a3da8-3961-46d3-a9b4-555d5b17a804"Mon Jun 29 09:13:56 2020(«ÿêú¯.b›
$80ab5dec-9e8a-435d-a21b-e47ccd0cabeegccu/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/k_relu/k_relu_kernel_gcc.log"†/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/gcc -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -I /usr/include/x86_64-linux-gnu -std=c++11 -g -I /home/jorga20j/test_fpga/simple_vadd/src -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/kernel_relu.o -MP -MF obj/kernel_relu.Cd /home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/xo/k_relu/k_relu/cpu_sources/kernel_relu.cpp -o obj/kernel_relu.o*-I*.*-I*(/opt/Xilinx/Vivado/2019.2/bin/../include*-I*</opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include*-I*C/opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl*-I*B/opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl*-I*/usr/include/x86_64-linux-gnu*
-std=c++11*-g*-I*(/home/jorga20j/test_fpga/simple_vadd/src*-g*-fPIC*-g*-c*-DHLS_STREAM_THREAD_SAFE*-MD*-MT*obj/kernel_relu.o*-MP*-MF*obj/kernel_relu.Cd*…/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/xo/k_relu/k_relu/cpu_sources/kernel_relu.cpp*-o*obj/kernel_relu.o"Mon Jun 29 09:13:56 2020(«ÿêú¯.r(
$80ab5dec-9e8a-435d-a21b-e47ccd0cabee"Mon Jun 29 09:13:56 2020(Ñÿêú¯.r(
$80ab5dec-9e8a-435d-a21b-e47ccd0cabee"Mon Jun 29 09:13:56 2020(Ñÿêú¯.b¥
$742d602d-5d59-4319-a453-0091e1e8f87barm/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/k_relu/k_relu_ar.log"Ÿ/opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin/ar -cr /home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/k_relu/k_relu.csim_cu.a /home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/k_relu/obj/kernel_relu.o*-cr*p/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/k_relu/k_relu.csim_cu.a*q/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/k_relu/obj/kernel_relu.o"Mon Jun 29 09:13:56 2020(Ñÿêú¯.r(
$742d602d-5d59-4319-a453-0091e1e8f87b"Mon Jun 29 09:13:56 2020(Ôÿêú¯.r(
$742d602d-5d59-4319-a453-0091e1e8f87b"Mon Jun 29 09:13:56 2020(Ôÿêú¯.bý
$6f932f5a-cf2f-45f4-b71a-7503d2788ad6g++t/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu_xcl_top_gpp.log"ä/usr/bin/env PATH=/usr/bin:/bin g++ -I . -I /opt/Xilinx/Vivado/2019.2/bin/../include -I /opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2019.2/bin/../data/emulation/include -I /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++11 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o*PATH=/usr/bin:/bin*g++*-I*.*-I*(/opt/Xilinx/Vivado/2019.2/bin/../include*-I*C/opt/Xilinx/Vivado/2019.2/bin/../common/technology/autopilot/opencl*-I*B/opt/Xilinx/Vitis/2019.2/bin/../common/technology/autopilot/opencl*-I*6/opt/Xilinx/Vitis/2019.2/bin/../data/emulation/include*-I*</opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/auto_cc/include*-fPIC*-g*-DHLS_STREAM_THREAD_SAFE*
-std=c++11*-fpermissive*-c*-MD*-MT*obj/xcl_top.o*-MP*-MF*obj/xcl_top.CXXd*xcl_top.cpp*-o*obj/xcl_top.o"Mon Jun 29 09:13:56 2020(Õÿêú¯.r(
$6f932f5a-cf2f-45f4-b71a-7503d2788ad6"Mon Jun 29 09:13:57 2020(¦‡ëú¯.r(
$6f932f5a-cf2f-45f4-b71a-7503d2788ad6"Mon Jun 29 09:13:57 2020(§‡ëú¯.bÏ
$a7e73bc6-439e-4142-b4b0-80a24ffc7ec4g++p/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu_top_gpp.log"Í/usr/bin/env PATH=/usr/bin:/bin g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++11 -Wall -shared -Wl,--whole-archive,-soname,kernel_relu.so -o kernel_relu.so k_relu/k_relu.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/Vivado/2019.2/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -lgmp -lmpfr -lIp_floating_point_v7_0_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0 -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/Xilinx/Vivado/2019.2/bin/../lnx64/lib/csim -lhlsmc++-GCC46*PATH=/usr/bin:/bin*g++*-fPIC*-DHLS_STREAM_THREAD_SAFE*
-std=c++11*-Wall*-shared**-Wl,--whole-archive,-soname,kernel_relu.so*-o*kernel_relu.so*k_relu/k_relu.csim_cu.a*obj/xcl_top.o*-Wl,--no-whole-archive*-Wl,--as-needed*-L*,/opt/Xilinx/Vivado/2019.2/bin/../lib/lnx64.o*-lhlsmathsim*-L*5/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0*-lgmp*-lmpfr*&-lIp_floating_point_v7_0_bitacc_cmodel*@-Wl,-rpath,/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fpo_v7_0*-L*5/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fft_v9_1*-lIp_xfft_v9_1_bitacc_cmodel*-L*5/opt/Xilinx/Vivado/2019.2/bin/../lnx64/tools/fir_v7_0*-lgmp*$-lIp_fir_compiler_v7_2_bitacc_cmodel*-L*//opt/Xilinx/Vivado/2019.2/bin/../lnx64/lib/csim*-lhlsmc++-GCC46"Mon Jun 29 09:13:57 2020(§‡ëú¯.r(
$a7e73bc6-439e-4142-b4b0-80a24ffc7ec4"Mon Jun 29 09:13:57 2020(Ë‡ëú¯.r(
$a7e73bc6-439e-4142-b4b0-80a24ffc7ec4"Mon Jun 29 09:13:57 2020(Ë‡ëú¯.jr
l/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu_xml.rtd %"Mon Jun 29 09:13:57 2020(Ì‡ëú¯.bÅ
$473d340b-8281-42a1-8881-fbcac6fee964
xclbinutils/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu_xclbinutil.log"”/opt/xilinx/xrt/bin/xclbinutil --add-section BITSTREAM:RAW:/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.so --force --key-value SYS:mode:sw_emu --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu_xml.rtd --add-section BUILD_METADATA:JSON:/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.xml --add-section DEBUG_DATA:RAW:/dev/null --output /home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.xclbin*--add-section*uBITSTREAM:RAW:/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.so*--force*--key-value*SYS:mode:sw_emu*--add-section*…CLOCK_FREQ_TOPOLOGY:JSON:/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu_xml.rtd*--add-section*‚BUILD_METADATA:JSON:/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu_build.rtd*--add-section*~EMBEDDED_METADATA:RAW:/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.xml*--add-section*DEBUG_DATA:RAW:/dev/null*--output*k/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.xclbin"Mon Jun 29 09:13:57 2020(Í‡ëú¯.r(
$473d340b-8281-42a1-8881-fbcac6fee964"Mon Jun 29 09:13:57 2020(Ñ‡ëú¯.r(
$473d340b-8281-42a1-8881-fbcac6fee964"Mon Jun 29 09:13:57 2020(Ñ‡ëú¯.bÏ
$c6779838-53f3-430a-8404-788d797a7c89
xclbinutilp/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.xclbin.info"¡/opt/xilinx/xrt/bin/xclbinutil --quiet --info --input /home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.xclbin*--quiet*--info*--input*k/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/link/int/kernel_relu.xclbin"Mon Jun 29 09:13:57 2020(Ñ‡ëú¯.r(
$c6779838-53f3-430a-8404-788d797a7c89"Mon Jun 29 09:13:57 2020(Ô‡ëú¯.r(
$c6779838-53f3-430a-8404-788d797a7c89"Mon Jun 29 09:13:58 2020(¸ˆëú¯.j…
/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/reports/link/v++_link_kernel_relu_guidance.html "Mon Jun 29 09:13:58 2020(¹ˆëú¯.jv
p/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/v++_link_kernel_relu_guidance.pb "Mon Jun 29 09:13:58 2020(»ˆëú¯.jm
g/home/jorga20j/test_fpga/simple_vadd/build_dir.sw_emu.xilinx_u200_xdma_201830_2/logs/optraceViewer.html ""Mon Jun 29 09:13:58 2020(»ˆëú¯.r(
$08eb1522-3165-4fad-b250-95c7acb4f9e1