{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618579359010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618579359042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 10:22:38 2021 " "Processing started: Fri Apr 16 10:22:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618579359042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618579359042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618579359042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618579360776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618579360776 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult2 processador.vhd " "Entity \"mult2\" obtained from \"processador.vhd\" instead of from Quartus Prime megafunction library" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 304 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1618579404063 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processador.vhd 10 5 " "Using design file processador.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-behaviour " "Found design unit 1: processador-behaviour" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 registrador1bit-Behavioral " "Found design unit 2: registrador1bit-Behavioral" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 registrador6bits-Behavioral " "Found design unit 3: registrador6bits-Behavioral" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mult6-Behavioral " "Found design unit 4: mult6-Behavioral" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 281 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mult2-Behavioral " "Found design unit 5: mult2-Behavioral" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""} { "Info" "ISGN_ENTITY_NAME" "2 registrador1bit " "Found entity 2: registrador1bit" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""} { "Info" "ISGN_ENTITY_NAME" "3 registrador6bits " "Found entity 3: registrador6bits" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult6 " "Found entity 4: mult6" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""} { "Info" "ISGN_ENTITY_NAME" "5 mult2 " "Found entity 5: mult2" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618579404063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1618579404063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618579404079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador6bits registrador6bits:IR " "Elaborating entity \"registrador6bits\" for hierarchy \"registrador6bits:IR\"" {  } { { "processador.vhd" "IR" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618579404079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador1bit registrador1bit:R0 " "Elaborating entity \"registrador1bit\" for hierarchy \"registrador1bit:R0\"" {  } { { "processador.vhd" "R0" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618579404079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult6 mult6:multiplex " "Elaborating entity \"mult6\" for hierarchy \"mult6:multiplex\"" {  } { { "processador.vhd" "multiplex" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618579404079 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida processador.vhd(283) " "VHDL Process Statement warning at processador.vhd(283): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 283 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618579404094 "|processador|mult6:multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida processador.vhd(283) " "Inferred latch for \"saida\" at processador.vhd(283)" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 283 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618579404094 "|processador|mult6:multiplex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2 mult2:mult " "Elaborating entity \"mult2\" for hierarchy \"mult2:mult\"" {  } { { "processador.vhd" "mult" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618579404094 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida processador.vhd(312) " "VHDL Process Statement warning at processador.vhd(312): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 312 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618579404094 "|processador|mult2:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida processador.vhd(312) " "Inferred latch for \"saida\" at processador.vhd(312)" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 312 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618579404094 "|processador|mult2:mult"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[0\] " "No output dependent on input pin \"Din\[0\]\"" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618579404579 "|processador|Din[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[1\] " "No output dependent on input pin \"Din\[1\]\"" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618579404579 "|processador|Din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[2\] " "No output dependent on input pin \"Din\[2\]\"" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618579404579 "|processador|Din[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Din\[3\] " "No output dependent on input pin \"Din\[3\]\"" {  } { { "processador.vhd" "" { Text "C:/Users/mathe/OneDrive/Documentos/TrabCircuitosLogicos/ExercicioComputacional5/processador.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618579404579 "|processador|Din[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618579404579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618579404595 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618579404595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618579404595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618579404595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618579404688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 10:23:24 2021 " "Processing ended: Fri Apr 16 10:23:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618579404688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618579404688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618579404688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618579404688 ""}
