Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4c3086506e88427ca6f65a71a9035e44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot draw_oled_sim_behav xil_defaultlib.draw_oled_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port oled_data [C:/Users/clair/EE2026_vivado/EE2026_Project/MODS.xpr/MODS/MODS.srcs/sim_1/new/draw_oled_sim.v:31]
ERROR: [VRFC 10-529] concurrent assignment to a non-net out_var is not permitted [C:/Users/clair/EE2026_vivado/EE2026_Project/MODS.xpr/MODS/MODS.srcs/sources_1/new/Top_Student.v:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
