library ieee;
use ieee.std_logic_1164.all;

entity ControlUnit is
	port(	Opcode 	: in std_logic_vector(5 downto 0);
			RegDst	: out std_logic;
			Branch	: out std_logic;
			MemRead	: out std_logic;
			MemWrite	: out std_logic;
			MemToReg	: out std_logic;
			ALUSrc	: out std_logic;
			RegWrite	: out std_logic;
			ALUop		: out std_logic_vector(1 downto 0));
end ControlUnit;

architecture Behavioral of ControlUnit is
begin
	process(Opcode)
	begin
		RegDst <= '0'; Branch <= '0'; MemRead <= '0'; MemWrite <= '0'; MemToReg <= '0'; 
		ALUSrc <= '0'; RegWrite <= '0'; ALUop <= "00";
		case OPcode is
			when "000000" => --R instructions
				ALUop 	<= "10";
				RegDst 	<= '1';
				RegWrite <= '1';
			when "000100" => --BEQ
				ALUop 	<= "01";
				Branch 	<= '1';
			when "100011" => --LW
				ALUSrc 	<= '1';
				MemToReg <= '1';
				MemRead 	<= '1';
				RegWrite <= '1';
			when "101011" => --SW
				ALUSrc 	<= '1';
				MemWrite <= '1';
			when "001000" => --ADDI
				ALUSrc 	<= '1';
				RegWrite <= '1';
			when "001010" =>
				ALUop 	<= "11";
				ALUSrc 	<= '1';
				RegWrite <= '1';
			when others =>
		end case;
	end process;
end Behavioral;