{
	"route__net": 1290,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 546,
	"route__wirelength__iter:1": 180441,
	"route__drc_errors__iter:2": 130,
	"route__wirelength__iter:2": 180224,
	"route__drc_errors__iter:3": 135,
	"route__wirelength__iter:3": 180249,
	"route__drc_errors__iter:4": 9,
	"route__wirelength__iter:4": 180213,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 180202,
	"route__drc_errors": 0,
	"route__wirelength": 180202,
	"route__vias": 9651,
	"route__vias__singlecut": 9651,
	"route__vias__multicut": 0,
	"design__io": 132,
	"design__die__area": 520000,
	"design__core__area": 493536,
	"design__instance__count": 5305,
	"design__instance__area": 259760,
	"design__instance__count__stdcell": 5300,
	"design__instance__area__stdcell": 17260.3,
	"design__instance__count__macros": 5,
	"design__instance__area__macros": 242500,
	"design__instance__utilization": 0.526325,
	"design__instance__utilization__stdcell": 0.0687563,
	"design__instance__count__class:macro": 5,
	"design__instance__count__class:fill_cell": 1500,
	"design__instance__count__class:tap_cell": 2865,
	"design__instance__count__class:antenna_cell": 1387,
	"design__instance__count__class:clock_buffer": 23,
	"design__instance__count__class:timing_repair_buffer": 279,
	"design__instance__count__class:inverter": 6,
	"design__instance__count__class:clock_inverter": 15,
	"design__instance__count__class:sequential_cell": 194,
	"design__instance__count__class:multi_input_combinational_cell": 531,
	"flow__warnings__count": 14,
	"flow__errors__count": 0
}