// Seed: 3363780719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8, id_9;
  assign id_5.id_4 = id_9;
  assign id_5 = id_6;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri   id_3
);
  assign id_1 = -1'b0;
  assign id_1 = -1;
  always_ff id_1 = 1;
  supply1 id_5;
  wire id_6, id_7;
  always id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6
  );
endmodule
