This folder contains basic Xilinx verilog primitives  
All primitives should be written in "synthesizable" code that can be simulated in Verilator and which should work correctly when synthesized. 