
*** Running vivado
    with args -log action.vds -m64 -mode batch -messageDb vivado.pb -notrace -source action.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source action.tcl -notrace
Command: synth_design -top action -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 266.648 ; gain = 60.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'action' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:128]
INFO: [Synth 8-3491] module 'audio_top' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:45' bound to instance 'i_audio' of component 'audio_top' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:153]
INFO: [Synth 8-638] synthesizing module 'audio_top' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:75]
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:43]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:58]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:70]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'clocking' (1#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/clocking.vhd:43]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:137]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (2#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (3#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (4#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (5#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (6#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (7#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (8#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/imports/hdl/audio_top.vhd:75]
	Parameter FCLK bound to: 50000000.000000 - type: float 
	Parameter SHORT_PRESS_DURATION bound to: 0.100000 - type: float 
	Parameter LONG_PRESS_DURATION bound to: 1.000000 - type: float 
INFO: [Synth 8-3491] module 'button' declared at 'C:/Users/User/Downloads/button.vhd:6' bound to instance 'Button_Press_Central' of component 'button' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:180]
INFO: [Synth 8-638] synthesizing module 'button' [C:/Users/User/Downloads/button.vhd:20]
	Parameter FCLK bound to: 50000000.000000 - type: float 
	Parameter SHORT_PRESS_DURATION bound to: 0.100000 - type: float 
	Parameter LONG_PRESS_DURATION bound to: 1.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'button' (9#1) [C:/Users/User/Downloads/button.vhd:20]
	Parameter FCLK bound to: 50000000.000000 - type: float 
	Parameter SHORT_PRESS_DURATION bound to: 0.100000 - type: float 
	Parameter LONG_PRESS_DURATION bound to: 1.000000 - type: float 
INFO: [Synth 8-3491] module 'button' declared at 'C:/Users/User/Downloads/button.vhd:6' bound to instance 'Button_Press_Up' of component 'button' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:188]
	Parameter FCLK bound to: 50000000.000000 - type: float 
	Parameter SHORT_PRESS_DURATION bound to: 0.100000 - type: float 
	Parameter LONG_PRESS_DURATION bound to: 1.000000 - type: float 
INFO: [Synth 8-3491] module 'button' declared at 'C:/Users/User/Downloads/button.vhd:6' bound to instance 'Button_Press_Down' of component 'button' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:196]
	Parameter FCLK bound to: 50000000.000000 - type: float 
	Parameter SHORT_PRESS_DURATION bound to: 0.100000 - type: float 
	Parameter LONG_PRESS_DURATION bound to: 1.000000 - type: float 
INFO: [Synth 8-3491] module 'button' declared at 'C:/Users/User/Downloads/button.vhd:6' bound to instance 'Button_Press_Left' of component 'button' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:204]
	Parameter FCLK bound to: 50000000.000000 - type: float 
	Parameter SHORT_PRESS_DURATION bound to: 0.100000 - type: float 
	Parameter LONG_PRESS_DURATION bound to: 1.000000 - type: float 
INFO: [Synth 8-3491] module 'button' declared at 'C:/Users/User/Downloads/button.vhd:6' bound to instance 'Button_Press_Right' of component 'button' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:212]
	Parameter DAT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'fifo_delay' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:27' bound to instance 'R_DELAY_inst' of component 'fifo_delay' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:220]
INFO: [Synth 8-638] synthesizing module 'fifo_delay' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:43]
	Parameter DAT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:70]
INFO: [Synth 8-3491] module 'axis_data_fifo_0' declared at 'C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-10876-DESKTOP-UIUARBH/realtime/axis_data_fifo_0_stub.v:6' bound to instance 'i_fifo' of component 'axis_data_fifo_0' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:114]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_0' [C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-10876-DESKTOP-UIUARBH/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_0' (10#1) [C:/Users/User/Documents/project_1/project_1.runs/synth_1/.Xil/Vivado-10876-DESKTOP-UIUARBH/realtime/axis_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_delay' (11#1) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:43]
	Parameter DAT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'fifo_delay' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/fifo_delay.vhd:27' bound to instance 'L_DELAY_inst' of component 'fifo_delay' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:231]
	Parameter H_DAT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'EQ_HPF' declared at 'C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:8' bound to instance 'R_EQ_HPF_inst' of component 'EQ_HPF' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:242]
INFO: [Synth 8-638] synthesizing module 'EQ_HPF' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:21]
	Parameter H_DAT_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:17]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:17]
ERROR: [Synth 8-690] width mismatch in assignment; target has 16 bits, source has 24 bits [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:67]
ERROR: [Synth 8-285] failed synthesizing module 'EQ_HPF' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/EQ_HPF.vhd:21]
ERROR: [Synth 8-285] failed synthesizing module 'action' [C:/Users/User/Documents/project_1/project_1.srcs/sources_1/new/action.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 305.953 ; gain = 99.375
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Dec 24 13:10:42 2024...
