0.7
2020.2
Oct 13 2023
20:47:58
D:/ViVado/CA_Lab/lab4/lab4.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sim_1/imports/sim/cmu_sim.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/data_ram.v,,cmu_sim,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sim_1/imports/sim/core_sim.v,1730804278,verilog,,,,core_sim,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sim_1/imports/sim/inst.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sim_1/imports/sim/sim_top.v,,inst,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sim_1/imports/sim/sim_top.v,1730804278,verilog,,,,sim_top,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/auxillary/CPUTEST.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/CtrlUnit.v,,CPUTEST,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/auxillary/debug_clk.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sim_1/imports/sim/core_sim.v,,debug_clk,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/addr_define.vh,1730804278,verilog,,,,,,,,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/cache.v,1731677231,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/cmp_32.v,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/addr_define.vh,cache,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/cmu.v,1731675535,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/data_ram.v,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/addr_define.vh,cmu,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/data_ram.v,1731675602,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/auxillary/debug_clk.v,,data_ram,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/MUX2T1_32.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/MUX4T1_32.v,,MUX2T1_32,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/MUX4T1_32.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/REG32.v,,MUX4T1_32,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/REG32.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/REG_EX_MEM.v,,REG32,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/add_32.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/cache.v,,add_32,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/cmp_32.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/cache/cmu.v,,cmp_32,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/ALU.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/auxillary/CPUTEST.v,,ALU,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/CtrlUnit.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/HazardDetectionUnit.v,,CtrlUnit,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/HazardDetectionUnit.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/ImmGen.v,,HazardDetectionUnit,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/ImmGen.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/MUX2T1_32.v,,ImmGen,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/REG_EX_MEM.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/REG_ID_EX.v,,REG_EX_MEM,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/REG_ID_EX.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/REG_IF_ID.v,,REG_ID_EX,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/REG_IF_ID.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/REG_MEM_WB.v,,REG_IF_ID,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/REG_MEM_WB.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/ROM_D.v,,REG_MEM_WB,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/ROM_D.v,1731675620,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v,,ROM_D,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/RV32core.v,1731677247,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/Regs.v,,RV32core,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/core/Regs.v,1730804278,verilog,,D:/ViVado/CA_Lab/lab4/lab4.srcs/sources_1/imports/lab4/common/add_32.v,,Regs,,,../../../../lab4.srcs/sources_1/imports/lab4/auxillary;../../../../lab4.srcs/sources_1/imports/lab4/cache,,,,,
