Classic Timing Analyzer report for counter-2
Fri Apr 30 18:34:25 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.238 ns                                       ; D1    ; inst  ; --         ; CK       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.155 ns                                       ; inst1 ; CN    ; CK         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.869 ns                                      ; LD    ; inst1 ; --         ; CK       ; 0            ;
; Clock Setup: 'CK'            ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst  ; inst  ; CK         ; CK       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CK              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CK'                                                                                                                                                                  ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst  ; inst  ; CK         ; CK       ; None                        ; None                      ; 1.497 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst1 ; inst  ; CK         ; CK       ; None                        ; None                      ; 1.317 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; inst1 ; inst1 ; CK         ; CK       ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 5.238 ns   ; D1   ; inst  ; CK       ;
; N/A   ; None         ; 4.710 ns   ; EN   ; inst  ; CK       ;
; N/A   ; None         ; 4.575 ns   ; LD   ; inst  ; CK       ;
; N/A   ; None         ; 4.564 ns   ; D0   ; inst1 ; CK       ;
; N/A   ; None         ; 4.144 ns   ; EN   ; inst1 ; CK       ;
; N/A   ; None         ; 4.135 ns   ; LD   ; inst1 ; CK       ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 9.155 ns   ; inst1 ; CN ; CK         ;
; N/A   ; None         ; 8.557 ns   ; inst  ; CN ; CK         ;
; N/A   ; None         ; 7.395 ns   ; inst1 ; Q0 ; CK         ;
; N/A   ; None         ; 7.392 ns   ; inst  ; Q1 ; CK         ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -3.869 ns ; LD   ; inst1 ; CK       ;
; N/A           ; None        ; -3.878 ns ; EN   ; inst1 ; CK       ;
; N/A           ; None        ; -4.298 ns ; D0   ; inst1 ; CK       ;
; N/A           ; None        ; -4.309 ns ; LD   ; inst  ; CK       ;
; N/A           ; None        ; -4.444 ns ; EN   ; inst  ; CK       ;
; N/A           ; None        ; -4.972 ns ; D1   ; inst  ; CK       ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Apr 30 18:34:24 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter-2 -c counter-2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CK" is an undefined clock
Info: Clock "CK" Internal fmax is restricted to 340.02 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.497 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 3; REG Node = 'inst'
            Info: 2: + IC(0.453 ns) + CELL(0.370 ns) = 0.823 ns; Loc. = LCCOMB_X1_Y4_N30; Fanout = 1; COMB Node = 'dataSelector1-2:inst2|inst5~165'
            Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.389 ns; Loc. = LCCOMB_X1_Y4_N24; Fanout = 1; COMB Node = 'dataSelector1-2:inst2|inst5~166'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.497 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 3; REG Node = 'inst'
            Info: Total cell delay = 0.684 ns ( 45.69 % )
            Info: Total interconnect delay = 0.813 ns ( 54.31 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CK" to destination register is 2.862 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.806 ns ( 63.10 % )
                Info: Total interconnect delay = 1.056 ns ( 36.90 % )
            Info: - Longest clock path from clock "CK" to source register is 2.862 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'
                Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.806 ns ( 63.10 % )
                Info: Total interconnect delay = 1.056 ns ( 36.90 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "inst" (data pin = "D1", clock pin = "CK") is 5.238 ns
    Info: + Longest pin to register delay is 8.140 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 1; PIN Node = 'D1'
        Info: 2: + IC(6.672 ns) + CELL(0.366 ns) = 8.032 ns; Loc. = LCCOMB_X1_Y4_N24; Fanout = 1; COMB Node = 'dataSelector1-2:inst2|inst5~166'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.140 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.468 ns ( 18.03 % )
        Info: Total interconnect delay = 6.672 ns ( 81.97 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CK" to destination register is 2.862 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X1_Y4_N25; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 1.806 ns ( 63.10 % )
        Info: Total interconnect delay = 1.056 ns ( 36.90 % )
Info: tco from clock "CK" to destination pin "CN" through register "inst1" is 9.155 ns
    Info: + Longest clock path from clock "CK" to source register is 2.862 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X1_Y4_N27; Fanout = 4; REG Node = 'inst1'
        Info: Total cell delay = 1.806 ns ( 63.10 % )
        Info: Total interconnect delay = 1.056 ns ( 36.90 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.989 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N27; Fanout = 4; REG Node = 'inst1'
        Info: 2: + IC(0.768 ns) + CELL(0.651 ns) = 1.419 ns; Loc. = LCCOMB_X1_Y4_N20; Fanout = 1; COMB Node = 'inst10'
        Info: 3: + IC(1.274 ns) + CELL(3.296 ns) = 5.989 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'CN'
        Info: Total cell delay = 3.947 ns ( 65.90 % )
        Info: Total interconnect delay = 2.042 ns ( 34.10 % )
Info: th for register "inst1" (data pin = "LD", clock pin = "CK") is -3.869 ns
    Info: + Longest clock path from clock "CK" to destination register is 2.862 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CK~clkctrl'
        Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.862 ns; Loc. = LCFF_X1_Y4_N27; Fanout = 4; REG Node = 'inst1'
        Info: Total cell delay = 1.806 ns ( 63.10 % )
        Info: Total interconnect delay = 1.056 ns ( 36.90 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.037 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_56; Fanout = 2; PIN Node = 'LD'
        Info: 2: + IC(5.739 ns) + CELL(0.206 ns) = 6.929 ns; Loc. = LCCOMB_X1_Y4_N26; Fanout = 1; COMB Node = 'dataSelector1-2:inst3|inst5~40'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.037 ns; Loc. = LCFF_X1_Y4_N27; Fanout = 4; REG Node = 'inst1'
        Info: Total cell delay = 1.298 ns ( 18.45 % )
        Info: Total interconnect delay = 5.739 ns ( 81.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Fri Apr 30 18:34:25 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


