Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Oct 28 10:58:31 2024
| Host         : eecs-digital-09 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 genblk1[5].filterm/mconv/products_red_reg[0][0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            genblk1[5].filterm/mconv/sum_red_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        12.925ns  (logic 8.164ns (63.164%)  route 4.761ns (36.836%))
  Logic Levels:           20  (CARRY4=13 LUT2=7)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 11.341 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.532ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.634    -2.442    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2762, estimated)     1.546    -2.532    genblk1[5].filterm/mconv/clk_pixel
    SLICE_X35Y24         FDRE                                         r  genblk1[5].filterm/mconv/products_red_reg[0][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.419    -2.113 r  genblk1[5].filterm/mconv/products_red_reg[0][0][1]/Q
                         net (fo=1, estimated)        0.309    -1.804    genblk1[5].filterm/mconv/products_red_reg_n_0_[0][0][1]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.296    -1.508 r  genblk1[5].filterm/mconv/sum_red[0]_i_19/O
                         net (fo=1, routed)           0.000    -1.508    genblk1[5].filterm/mconv/sum_red[0]_i_19_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    -0.930 r  genblk1[5].filterm/mconv/sum_red_reg[0]_i_12/O[2]
                         net (fo=1, estimated)        0.600    -0.330    genblk1[5].filterm/mconv/sum_red_reg[0]_i_12_n_5
    SLICE_X35Y25         LUT2 (Prop_lut2_I1_O)        0.301    -0.029 r  genblk1[5].filterm/mconv/sum_red[0]_i_15/O
                         net (fo=1, routed)           0.000    -0.029    genblk1[5].filterm/mconv/sum_red[0]_i_15_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.521 r  genblk1[5].filterm/mconv/sum_red_reg[0]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     0.521    genblk1[5].filterm/mconv/sum_red_reg[0]_i_11_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.743 r  genblk1[5].filterm/mconv/sum_red_reg[8]_i_12/O[0]
                         net (fo=1, estimated)        0.700     1.443    genblk1[5].filterm/mconv/sum_red_reg[8]_i_12_n_7
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     2.292 r  genblk1[5].filterm/mconv/sum_red_reg[8]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     2.292    genblk1[5].filterm/mconv/sum_red_reg[8]_i_11_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.626 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_31/O[1]
                         net (fo=3, estimated)        0.621     3.247    genblk1[5].filterm/mconv/sum_red_reg[19]_i_31_n_6
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.303     3.550 r  genblk1[5].filterm/mconv/sum_red[19]_i_36/O
                         net (fo=1, routed)           0.000     3.550    genblk1[5].filterm/mconv/sum_red[19]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.951 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_23/CO[3]
                         net (fo=1, estimated)        0.000     3.951    genblk1[5].filterm/mconv/sum_red_reg[19]_i_23_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.173 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_19/O[0]
                         net (fo=3, estimated)        0.875     5.048    genblk1[5].filterm/mconv/sum_red_reg[19]_i_19_n_7
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.299     5.347 r  genblk1[5].filterm/mconv/sum_red[19]_i_26/O
                         net (fo=1, routed)           0.000     5.347    genblk1[5].filterm/mconv/sum_red[19]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.927 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_12/O[2]
                         net (fo=3, estimated)        0.595     6.522    genblk1[5].filterm/mconv/sum_red_reg[19]_i_12_n_5
    SLICE_X38Y25         LUT2 (Prop_lut2_I0_O)        0.302     6.824 r  genblk1[5].filterm/mconv/sum_red[16]_i_21/O
                         net (fo=1, routed)           0.000     6.824    genblk1[5].filterm/mconv/sum_red[16]_i_21_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  genblk1[5].filterm/mconv/sum_red_reg[16]_i_9/CO[3]
                         net (fo=1, estimated)        0.000     7.200    genblk1[5].filterm/mconv/sum_red_reg[16]_i_9_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.419 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_6/O[0]
                         net (fo=3, estimated)        0.484     7.903    genblk1[5].filterm/mconv/sum_red_reg[19]_i_6_n_7
    SLICE_X39Y25         LUT2 (Prop_lut2_I1_O)        0.295     8.198 r  genblk1[5].filterm/mconv/sum_red[16]_i_11/O
                         net (fo=1, routed)           0.000     8.198    genblk1[5].filterm/mconv/sum_red[16]_i_11_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.599 r  genblk1[5].filterm/mconv/sum_red_reg[16]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     8.599    genblk1[5].filterm/mconv/sum_red_reg[16]_i_2_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.933 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_2/O[1]
                         net (fo=3, estimated)        0.577     9.510    genblk1[5].filterm/mconv/C__0[17]
    SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.303     9.813 r  genblk1[5].filterm/mconv/sum_red[19]_i_4__1/O
                         net (fo=1, routed)           0.000     9.813    genblk1[5].filterm/mconv/sum_red[19]_i_4__1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.393 r  genblk1[5].filterm/mconv/sum_red_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.393    genblk1[5].filterm/mconv/sum_red0[19]
    SLICE_X41Y26         FDRE                                         r  genblk1[5].filterm/mconv/sum_red_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.517    11.424    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2762, estimated)     1.435    11.341    genblk1[5].filterm/mconv/clk_pixel
    SLICE_X41Y26         FDRE                                         r  genblk1[5].filterm/mconv/sum_red_reg[19]/C
                         clock pessimism             -0.508    10.832    
                         clock uncertainty           -0.210    10.623    
    SLICE_X41Y26         FDRE (Setup_fdre_C_D)        0.062    10.685    genblk1[5].filterm/mconv/sum_red_reg[19]
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  0.291    




