Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan 27 21:36:18 2026
| Host         : C27-5CG3123P67 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_control_sets_placed.rpt
| Design       : lab1
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              78 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                   Enable Signal                   |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                  |                                                   | triggerT_stepper/SR[0]                                         |                2 |              4 |         2.00 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   | vid/inst_dvid/shift_red[7]_i_1_n_0                             |                1 |              5 |         5.00 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   | vid/inst_dvid/shift_red[9]_i_1_n_0                             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                  | triggerV_stepper/debouncer/E[0]                   | triggerT_stepper/SR[0]                                         |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                  | triggerT_stepper/debouncer/E[0]                   | triggerT_stepper/SR[0]                                         |                5 |             10 |         2.00 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out1 | vid/Inst_vga/vga_signal_gen/col_counter/processQ1 | vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0 |                4 |             10 |         2.50 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out1 | vid/Inst_vga/vga_signal_gen/col_counter/E[0]      | vid/Inst_vga/vga_signal_gen/row_counter/processQ[9]_i_1_n_0    |                4 |             10 |         2.50 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                   | vid/Inst_vga/vga_signal_gen/vga_reg[blank]_0                   |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG                                  | triggerV_stepper/debouncer/processQ[0]_i_2_n_0    | triggerV_stepper/debouncer/processQ[0]_i_1_n_0                 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG                                  | triggerT_stepper/debouncer/processQ[0]_i_2__0_n_0 | triggerT_stepper/debouncer/processQ[0]_i_1__0_n_0              |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG                                  |                                                   |                                                                |               12 |             26 |         2.17 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   |                                                                |                5 |             29 |         5.80 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                   |                                                                |               15 |             54 |         3.60 |
+-------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


