#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov  3 15:25:00 2020
# Process ID: 2380
# Current directory: F:/course_s3_hls_3eg/vivado/rgb2ycrcb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7868 F:\course_s3_hls_3eg\vivado\rgb2ycrcb\rgb2ycrcb.xpr
# Log file: F:/course_s3_hls_3eg/vivado/rgb2ycrcb/vivado.log
# Journal file: F:/course_s3_hls_3eg/vivado/rgb2ycrcb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  f:/course_s3_hls_3eg/vivado/ip_repo [current_project]
update_ip_catalog
set_property  ip_repo_paths  {f:/course_s3_hls_3eg/vivado/ip_repo F:/course_s3_hls_3eg/hls/rgb2ycrcb} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS] [get_bd_intf_nets rgb2gray_0_video_out] [get_bd_cells rgb2gray_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:rgb2ycrcb:1.0 rgb2ycrcb_0
endgroup
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tdata] [get_bd_pins rgb2ycrcb_0/src_TDATA]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tdest] [get_bd_pins rgb2ycrcb_0/src_TDEST]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tid] [get_bd_pins rgb2ycrcb_0/src_TID]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tkeep] [get_bd_pins rgb2ycrcb_0/src_TKEEP]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tlast] [get_bd_pins rgb2ycrcb_0/src_TLAST]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tready] [get_bd_pins rgb2ycrcb_0/src_TREADY]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tstrb] [get_bd_pins rgb2ycrcb_0/src_TSTRB]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tuser] [get_bd_pins rgb2ycrcb_0/src_TUSER]
connect_bd_net [get_bd_pins axis_subset_converter_0/m_axis_tvalid] [get_bd_pins rgb2ycrcb_0/src_TVALID]
connect_bd_net [get_bd_pins rgb2ycrcb_0/en_ap_vld] [get_bd_pins axis_subset_converter_0/m_axis_tuser]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:cpu_reg_v1_0:1.0 cpu_reg_v1_0_0
endgroup
set_property location {6 2449 812} [get_bd_cells cpu_reg_v1_0_0]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/s00_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M04_AXI] [get_bd_intf_pins cpu_reg_v1_0_0/s00_axi]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset_150m/peripheral_aresetn]
connect_bd_net [get_bd_pins cpu_reg_v1_0_0/reg_out5] [get_bd_pins rgb2ycrcb_0/en]
connect_bd_net [get_bd_pins rgb2ycrcb_0/ap_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins rgb2ycrcb_0/ap_rst_n] [get_bd_pins proc_sys_reset_150m/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins rgb2ycrcb_0/dst] [get_bd_intf_pins axis_subset_converter_1/S_AXIS]
validate_bd_design
assign_bd_address
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
set_property pfm_name {} [get_files -all {F:/course_s3_hls_3eg/vivado/rgb2ycrcb/rgb2ycrcb.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file F:/course_s3_hls_3eg/vivado/rgb2ycrcb/design_1_wrapper.xsa
