<profile>

<section name = "Vivado HLS Report for 'sc_FIFO_DCT'" level="0">
<item name = "Date">Tue Jan 17 18:16:33 2017
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">DCT_base</item>
<item name = "Solution">DCT</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35ticpg236-1l</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.62</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 7584, 1, 7585, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_sc_FIFO_DCT_data_out_fu_160">sc_FIFO_DCT_data_out, 134, 134, 134, 134, none</column>
<column name="grp_sc_FIFO_DCT_DCT_fu_192">sc_FIFO_DCT_DCT, 7583, 7583, 7583, 7583, none</column>
<column name="grp_sc_FIFO_DCT_buffering_fu_228">sc_FIFO_DCT_buffering, 5, 6, 5, 6, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">1, 4, 1944, 2942</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 50</column>
<column name="Register">-, -, 36, -</column>
<specialColumn name="Available">100, 90, 41600, 20800</specialColumn>
<specialColumn name="Utilization (%)">4, 4, 4, 14</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_sc_FIFO_DCT_DCT_fu_192">sc_FIFO_DCT_DCT, 1, 4, 1885, 2840</column>
<column name="grp_sc_FIFO_DCT_buffering_fu_228">sc_FIFO_DCT_buffering, 0, 0, 38, 80</column>
<column name="grp_sc_FIFO_DCT_data_out_fu_160">sc_FIFO_DCT_data_out, 0, 0, 21, 22</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sc_FIFO_DCT_mA_U">sc_FIFO_DCT_DCT_a, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="sc_FIFO_DCT_mC_U">sc_FIFO_DCT_DCT_a, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="sc_FIFO_DCT_mB_U">sc_FIFO_DCT_sc_FIeOg, 1, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="s_DCT">1, 2, 1, 2</column>
<column name="s_buffered">1, 2, 1, 2</column>
<column name="s_done">1, 2, 1, 2</column>
<column name="s_working">1, 2, 1, 2</column>
<column name="sc_FIFO_DCT_exec_cnt">32, 2, 32, 64</column>
<column name="sc_FIFO_DCT_mA_address0">6, 3, 6, 18</column>
<column name="sc_FIFO_DCT_mA_ce0">1, 3, 1, 3</column>
<column name="sc_FIFO_DCT_mC_address0">6, 3, 6, 18</column>
<column name="sc_FIFO_DCT_mC_ce0">1, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="s_DCT">1, 0, 1, 0</column>
<column name="s_buffered">1, 0, 1, 0</column>
<column name="s_done">1, 0, 1, 0</column>
<column name="s_working">1, 0, 1, 0</column>
<column name="sc_FIFO_DCT_exec_cnt">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="clock">in, 1, ap_ctrl_hs, sc_FIFO_DCT::sc_FIFO_DCT, return value</column>
<column name="reset">in, 1, ap_ctrl_hs, sc_FIFO_DCT::sc_FIFO_DCT, return value</column>
<column name="enable">in, 1, ap_none, enable, pointer</column>
<column name="dout_din">out, 8, ap_fifo, dout, pointer</column>
<column name="dout_full_n">in, 1, ap_fifo, dout, pointer</column>
<column name="dout_write">out, 1, ap_fifo, dout, pointer</column>
<column name="din_dout">in, 8, ap_fifo, din, pointer</column>
<column name="din_empty_n">in, 1, ap_fifo, din, pointer</column>
<column name="din_read">out, 1, ap_fifo, din, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.39</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="./sc_FIFO_DCT.h:36">call, 2.39, 2.39, -, -, -, -, -, -, -, -, -, sc_FIFO_DCT::DCT, -</column>
</table>
</item>
</section>
</profile>
