
LAB_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000837c  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08008558  08008558  00009558  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085a8  080085a8  0000a05c  2**0
                  CONTENTS
  4 .ARM          00000008  080085a8  080085a8  000095a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085b0  080085b0  0000a05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085b0  080085b0  000095b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080085b4  080085b4  000095b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080085b8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000470  20000060  08008614  0000a060  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004d0  08008614  0000a4d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018351  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cd1  00000000  00000000  000223dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001508  00000000  00000000  000250b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001090  00000000  00000000  000265b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028dd6  00000000  00000000  00027648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018a11  00000000  00000000  0005041e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114133  00000000  00000000  00068e2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017cf62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f24  00000000  00000000  0017cfa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  00182ecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000060 	.word	0x20000060
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800853c 	.word	0x0800853c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000064 	.word	0x20000064
 8000214:	0800853c 	.word	0x0800853c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2iz>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af8:	d215      	bcs.n	8000b26 <__aeabi_d2iz+0x36>
 8000afa:	d511      	bpl.n	8000b20 <__aeabi_d2iz+0x30>
 8000afc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d912      	bls.n	8000b2c <__aeabi_d2iz+0x3c>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b16:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1a:	bf18      	it	ne
 8000b1c:	4240      	negne	r0, r0
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d105      	bne.n	8000b38 <__aeabi_d2iz+0x48>
 8000b2c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	bf08      	it	eq
 8000b32:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_uldivmod>:
 8000b40:	b953      	cbnz	r3, 8000b58 <__aeabi_uldivmod+0x18>
 8000b42:	b94a      	cbnz	r2, 8000b58 <__aeabi_uldivmod+0x18>
 8000b44:	2900      	cmp	r1, #0
 8000b46:	bf08      	it	eq
 8000b48:	2800      	cmpeq	r0, #0
 8000b4a:	bf1c      	itt	ne
 8000b4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b50:	f04f 30ff 	movne.w	r0, #4294967295
 8000b54:	f000 b96a 	b.w	8000e2c <__aeabi_idiv0>
 8000b58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b60:	f000 f806 	bl	8000b70 <__udivmoddi4>
 8000b64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b6c:	b004      	add	sp, #16
 8000b6e:	4770      	bx	lr

08000b70 <__udivmoddi4>:
 8000b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b74:	9d08      	ldr	r5, [sp, #32]
 8000b76:	460c      	mov	r4, r1
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d14e      	bne.n	8000c1a <__udivmoddi4+0xaa>
 8000b7c:	4694      	mov	ip, r2
 8000b7e:	458c      	cmp	ip, r1
 8000b80:	4686      	mov	lr, r0
 8000b82:	fab2 f282 	clz	r2, r2
 8000b86:	d962      	bls.n	8000c4e <__udivmoddi4+0xde>
 8000b88:	b14a      	cbz	r2, 8000b9e <__udivmoddi4+0x2e>
 8000b8a:	f1c2 0320 	rsb	r3, r2, #32
 8000b8e:	4091      	lsls	r1, r2
 8000b90:	fa20 f303 	lsr.w	r3, r0, r3
 8000b94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b98:	4319      	orrs	r1, r3
 8000b9a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b9e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ba2:	fa1f f68c 	uxth.w	r6, ip
 8000ba6:	fbb1 f4f7 	udiv	r4, r1, r7
 8000baa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bae:	fb07 1114 	mls	r1, r7, r4, r1
 8000bb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb6:	fb04 f106 	mul.w	r1, r4, r6
 8000bba:	4299      	cmp	r1, r3
 8000bbc:	d90a      	bls.n	8000bd4 <__udivmoddi4+0x64>
 8000bbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc2:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bc6:	f080 8112 	bcs.w	8000dee <__udivmoddi4+0x27e>
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	f240 810f 	bls.w	8000dee <__udivmoddi4+0x27e>
 8000bd0:	3c02      	subs	r4, #2
 8000bd2:	4463      	add	r3, ip
 8000bd4:	1a59      	subs	r1, r3, r1
 8000bd6:	fa1f f38e 	uxth.w	r3, lr
 8000bda:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bde:	fb07 1110 	mls	r1, r7, r0, r1
 8000be2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be6:	fb00 f606 	mul.w	r6, r0, r6
 8000bea:	429e      	cmp	r6, r3
 8000bec:	d90a      	bls.n	8000c04 <__udivmoddi4+0x94>
 8000bee:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf2:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf6:	f080 80fc 	bcs.w	8000df2 <__udivmoddi4+0x282>
 8000bfa:	429e      	cmp	r6, r3
 8000bfc:	f240 80f9 	bls.w	8000df2 <__udivmoddi4+0x282>
 8000c00:	4463      	add	r3, ip
 8000c02:	3802      	subs	r0, #2
 8000c04:	1b9b      	subs	r3, r3, r6
 8000c06:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	b11d      	cbz	r5, 8000c16 <__udivmoddi4+0xa6>
 8000c0e:	40d3      	lsrs	r3, r2
 8000c10:	2200      	movs	r2, #0
 8000c12:	e9c5 3200 	strd	r3, r2, [r5]
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	428b      	cmp	r3, r1
 8000c1c:	d905      	bls.n	8000c2a <__udivmoddi4+0xba>
 8000c1e:	b10d      	cbz	r5, 8000c24 <__udivmoddi4+0xb4>
 8000c20:	e9c5 0100 	strd	r0, r1, [r5]
 8000c24:	2100      	movs	r1, #0
 8000c26:	4608      	mov	r0, r1
 8000c28:	e7f5      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000c2a:	fab3 f183 	clz	r1, r3
 8000c2e:	2900      	cmp	r1, #0
 8000c30:	d146      	bne.n	8000cc0 <__udivmoddi4+0x150>
 8000c32:	42a3      	cmp	r3, r4
 8000c34:	d302      	bcc.n	8000c3c <__udivmoddi4+0xcc>
 8000c36:	4290      	cmp	r0, r2
 8000c38:	f0c0 80f0 	bcc.w	8000e1c <__udivmoddi4+0x2ac>
 8000c3c:	1a86      	subs	r6, r0, r2
 8000c3e:	eb64 0303 	sbc.w	r3, r4, r3
 8000c42:	2001      	movs	r0, #1
 8000c44:	2d00      	cmp	r5, #0
 8000c46:	d0e6      	beq.n	8000c16 <__udivmoddi4+0xa6>
 8000c48:	e9c5 6300 	strd	r6, r3, [r5]
 8000c4c:	e7e3      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000c4e:	2a00      	cmp	r2, #0
 8000c50:	f040 8090 	bne.w	8000d74 <__udivmoddi4+0x204>
 8000c54:	eba1 040c 	sub.w	r4, r1, ip
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	fa1f f78c 	uxth.w	r7, ip
 8000c60:	2101      	movs	r1, #1
 8000c62:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c66:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c6a:	fb08 4416 	mls	r4, r8, r6, r4
 8000c6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c72:	fb07 f006 	mul.w	r0, r7, r6
 8000c76:	4298      	cmp	r0, r3
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x11c>
 8000c7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0x11a>
 8000c84:	4298      	cmp	r0, r3
 8000c86:	f200 80cd 	bhi.w	8000e24 <__udivmoddi4+0x2b4>
 8000c8a:	4626      	mov	r6, r4
 8000c8c:	1a1c      	subs	r4, r3, r0
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c96:	fb08 4410 	mls	r4, r8, r0, r4
 8000c9a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c9e:	fb00 f707 	mul.w	r7, r0, r7
 8000ca2:	429f      	cmp	r7, r3
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x148>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x146>
 8000cb0:	429f      	cmp	r7, r3
 8000cb2:	f200 80b0 	bhi.w	8000e16 <__udivmoddi4+0x2a6>
 8000cb6:	4620      	mov	r0, r4
 8000cb8:	1bdb      	subs	r3, r3, r7
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	e7a5      	b.n	8000c0c <__udivmoddi4+0x9c>
 8000cc0:	f1c1 0620 	rsb	r6, r1, #32
 8000cc4:	408b      	lsls	r3, r1
 8000cc6:	fa22 f706 	lsr.w	r7, r2, r6
 8000cca:	431f      	orrs	r7, r3
 8000ccc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000cd0:	fa04 f301 	lsl.w	r3, r4, r1
 8000cd4:	ea43 030c 	orr.w	r3, r3, ip
 8000cd8:	40f4      	lsrs	r4, r6
 8000cda:	fa00 f801 	lsl.w	r8, r0, r1
 8000cde:	0c38      	lsrs	r0, r7, #16
 8000ce0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ce4:	fbb4 fef0 	udiv	lr, r4, r0
 8000ce8:	fa1f fc87 	uxth.w	ip, r7
 8000cec:	fb00 441e 	mls	r4, r0, lr, r4
 8000cf0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cf4:	fb0e f90c 	mul.w	r9, lr, ip
 8000cf8:	45a1      	cmp	r9, r4
 8000cfa:	fa02 f201 	lsl.w	r2, r2, r1
 8000cfe:	d90a      	bls.n	8000d16 <__udivmoddi4+0x1a6>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d06:	f080 8084 	bcs.w	8000e12 <__udivmoddi4+0x2a2>
 8000d0a:	45a1      	cmp	r9, r4
 8000d0c:	f240 8081 	bls.w	8000e12 <__udivmoddi4+0x2a2>
 8000d10:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d14:	443c      	add	r4, r7
 8000d16:	eba4 0409 	sub.w	r4, r4, r9
 8000d1a:	fa1f f983 	uxth.w	r9, r3
 8000d1e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d22:	fb00 4413 	mls	r4, r0, r3, r4
 8000d26:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d2a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d2e:	45a4      	cmp	ip, r4
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x1d2>
 8000d32:	193c      	adds	r4, r7, r4
 8000d34:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d38:	d267      	bcs.n	8000e0a <__udivmoddi4+0x29a>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	d965      	bls.n	8000e0a <__udivmoddi4+0x29a>
 8000d3e:	3b02      	subs	r3, #2
 8000d40:	443c      	add	r4, r7
 8000d42:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d46:	fba0 9302 	umull	r9, r3, r0, r2
 8000d4a:	eba4 040c 	sub.w	r4, r4, ip
 8000d4e:	429c      	cmp	r4, r3
 8000d50:	46ce      	mov	lr, r9
 8000d52:	469c      	mov	ip, r3
 8000d54:	d351      	bcc.n	8000dfa <__udivmoddi4+0x28a>
 8000d56:	d04e      	beq.n	8000df6 <__udivmoddi4+0x286>
 8000d58:	b155      	cbz	r5, 8000d70 <__udivmoddi4+0x200>
 8000d5a:	ebb8 030e 	subs.w	r3, r8, lr
 8000d5e:	eb64 040c 	sbc.w	r4, r4, ip
 8000d62:	fa04 f606 	lsl.w	r6, r4, r6
 8000d66:	40cb      	lsrs	r3, r1
 8000d68:	431e      	orrs	r6, r3
 8000d6a:	40cc      	lsrs	r4, r1
 8000d6c:	e9c5 6400 	strd	r6, r4, [r5]
 8000d70:	2100      	movs	r1, #0
 8000d72:	e750      	b.n	8000c16 <__udivmoddi4+0xa6>
 8000d74:	f1c2 0320 	rsb	r3, r2, #32
 8000d78:	fa20 f103 	lsr.w	r1, r0, r3
 8000d7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d80:	fa24 f303 	lsr.w	r3, r4, r3
 8000d84:	4094      	lsls	r4, r2
 8000d86:	430c      	orrs	r4, r1
 8000d88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d8c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d90:	fa1f f78c 	uxth.w	r7, ip
 8000d94:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d98:	fb08 3110 	mls	r1, r8, r0, r3
 8000d9c:	0c23      	lsrs	r3, r4, #16
 8000d9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da2:	fb00 f107 	mul.w	r1, r0, r7
 8000da6:	4299      	cmp	r1, r3
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x24c>
 8000daa:	eb1c 0303 	adds.w	r3, ip, r3
 8000dae:	f100 36ff 	add.w	r6, r0, #4294967295
 8000db2:	d22c      	bcs.n	8000e0e <__udivmoddi4+0x29e>
 8000db4:	4299      	cmp	r1, r3
 8000db6:	d92a      	bls.n	8000e0e <__udivmoddi4+0x29e>
 8000db8:	3802      	subs	r0, #2
 8000dba:	4463      	add	r3, ip
 8000dbc:	1a5b      	subs	r3, r3, r1
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dc4:	fb08 3311 	mls	r3, r8, r1, r3
 8000dc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dcc:	fb01 f307 	mul.w	r3, r1, r7
 8000dd0:	42a3      	cmp	r3, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x276>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ddc:	d213      	bcs.n	8000e06 <__udivmoddi4+0x296>
 8000dde:	42a3      	cmp	r3, r4
 8000de0:	d911      	bls.n	8000e06 <__udivmoddi4+0x296>
 8000de2:	3902      	subs	r1, #2
 8000de4:	4464      	add	r4, ip
 8000de6:	1ae4      	subs	r4, r4, r3
 8000de8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000dec:	e739      	b.n	8000c62 <__udivmoddi4+0xf2>
 8000dee:	4604      	mov	r4, r0
 8000df0:	e6f0      	b.n	8000bd4 <__udivmoddi4+0x64>
 8000df2:	4608      	mov	r0, r1
 8000df4:	e706      	b.n	8000c04 <__udivmoddi4+0x94>
 8000df6:	45c8      	cmp	r8, r9
 8000df8:	d2ae      	bcs.n	8000d58 <__udivmoddi4+0x1e8>
 8000dfa:	ebb9 0e02 	subs.w	lr, r9, r2
 8000dfe:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e02:	3801      	subs	r0, #1
 8000e04:	e7a8      	b.n	8000d58 <__udivmoddi4+0x1e8>
 8000e06:	4631      	mov	r1, r6
 8000e08:	e7ed      	b.n	8000de6 <__udivmoddi4+0x276>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	e799      	b.n	8000d42 <__udivmoddi4+0x1d2>
 8000e0e:	4630      	mov	r0, r6
 8000e10:	e7d4      	b.n	8000dbc <__udivmoddi4+0x24c>
 8000e12:	46d6      	mov	lr, sl
 8000e14:	e77f      	b.n	8000d16 <__udivmoddi4+0x1a6>
 8000e16:	4463      	add	r3, ip
 8000e18:	3802      	subs	r0, #2
 8000e1a:	e74d      	b.n	8000cb8 <__udivmoddi4+0x148>
 8000e1c:	4606      	mov	r6, r0
 8000e1e:	4623      	mov	r3, r4
 8000e20:	4608      	mov	r0, r1
 8000e22:	e70f      	b.n	8000c44 <__udivmoddi4+0xd4>
 8000e24:	3e02      	subs	r6, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	e730      	b.n	8000c8c <__udivmoddi4+0x11c>
 8000e2a:	bf00      	nop

08000e2c <__aeabi_idiv0>:
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop

08000e30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e34:	f001 f963 	bl	80020fe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e38:	f000 f87c 	bl	8000f34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e3c:	f000 fb5a 	bl	80014f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e40:	f000 fb2e 	bl	80014a0 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000e44:	f000 f94a 	bl	80010dc <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8000e48:	f000 f8c0 	bl	8000fcc <MX_ADC1_Init>
  MX_TIM3_Init();
 8000e4c:	f000 fa38 	bl	80012c0 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000e50:	f000 f9e8 	bl	8001224 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000e54:	f000 f98c 	bl	8001170 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000e58:	f000 faaa 	bl	80013b0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000e5c:	217f      	movs	r1, #127	@ 0x7f
 8000e5e:	4825      	ldr	r0, [pc, #148]	@ (8000ef4 <main+0xc4>)
 8000e60:	f002 ff58 	bl	8003d14 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, ADC_RawRead, 2);
 8000e64:	2202      	movs	r2, #2
 8000e66:	4924      	ldr	r1, [pc, #144]	@ (8000ef8 <main+0xc8>)
 8000e68:	4822      	ldr	r0, [pc, #136]	@ (8000ef4 <main+0xc4>)
 8000e6a:	f001 fddb 	bl	8002a24 <HAL_ADC_Start_DMA>

  PID.Kp = 0.01;
 8000e6e:	4b23      	ldr	r3, [pc, #140]	@ (8000efc <main+0xcc>)
 8000e70:	4a23      	ldr	r2, [pc, #140]	@ (8000f00 <main+0xd0>)
 8000e72:	619a      	str	r2, [r3, #24]
  PID.Ki = 0.0000045;
 8000e74:	4b21      	ldr	r3, [pc, #132]	@ (8000efc <main+0xcc>)
 8000e76:	4a23      	ldr	r2, [pc, #140]	@ (8000f04 <main+0xd4>)
 8000e78:	61da      	str	r2, [r3, #28]
  PID.Kd = 0.000009;
 8000e7a:	4b20      	ldr	r3, [pc, #128]	@ (8000efc <main+0xcc>)
 8000e7c:	4a22      	ldr	r2, [pc, #136]	@ (8000f08 <main+0xd8>)
 8000e7e:	621a      	str	r2, [r3, #32]
  arm_pid_init_f32(&PID, 0);
 8000e80:	2100      	movs	r1, #0
 8000e82:	481e      	ldr	r0, [pc, #120]	@ (8000efc <main+0xcc>)
 8000e84:	f007 f9ba 	bl	80081fc <arm_pid_init_f32>

  PID2.Kp = 0.0047;
 8000e88:	4b20      	ldr	r3, [pc, #128]	@ (8000f0c <main+0xdc>)
 8000e8a:	4a21      	ldr	r2, [pc, #132]	@ (8000f10 <main+0xe0>)
 8000e8c:	619a      	str	r2, [r3, #24]
  PID2.Ki = 0.000035;
 8000e8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000f0c <main+0xdc>)
 8000e90:	4a20      	ldr	r2, [pc, #128]	@ (8000f14 <main+0xe4>)
 8000e92:	61da      	str	r2, [r3, #28]
  PID2.Kd = 0.00041;
 8000e94:	4b1d      	ldr	r3, [pc, #116]	@ (8000f0c <main+0xdc>)
 8000e96:	4a20      	ldr	r2, [pc, #128]	@ (8000f18 <main+0xe8>)
 8000e98:	621a      	str	r2, [r3, #32]
  arm_pid_init_f32(&PID2, 0);
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	481b      	ldr	r0, [pc, #108]	@ (8000f0c <main+0xdc>)
 8000e9e:	f007 f9ad 	bl	80081fc <arm_pid_init_f32>

  HAL_TIM_Base_Start_IT(&htim2);
 8000ea2:	481e      	ldr	r0, [pc, #120]	@ (8000f1c <main+0xec>)
 8000ea4:	f004 fefe 	bl	8005ca4 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Start(&htim3);
 8000ea8:	481d      	ldr	r0, [pc, #116]	@ (8000f20 <main+0xf0>)
 8000eaa:	f004 fe8b 	bl	8005bc4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000eae:	2100      	movs	r1, #0
 8000eb0:	481b      	ldr	r0, [pc, #108]	@ (8000f20 <main+0xf0>)
 8000eb2:	f004 ffd1 	bl	8005e58 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim4);
 8000eb6:	481b      	ldr	r0, [pc, #108]	@ (8000f24 <main+0xf4>)
 8000eb8:	f004 fe84 	bl	8005bc4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4819      	ldr	r0, [pc, #100]	@ (8000f24 <main+0xf4>)
 8000ec0:	f004 ffca 	bl	8005e58 <HAL_TIM_PWM_Start>



  HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8000ec4:	213c      	movs	r1, #60	@ 0x3c
 8000ec6:	4818      	ldr	r0, [pc, #96]	@ (8000f28 <main+0xf8>)
 8000ec8:	f005 f97e 	bl	80061c8 <HAL_TIM_Encoder_Start>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWM_set);

	  if(Mode == 0) Part_I_PID_ADC();
 8000ecc:	4b17      	ldr	r3, [pc, #92]	@ (8000f2c <main+0xfc>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d102      	bne.n	8000eda <main+0xaa>
 8000ed4:	f000 fc50 	bl	8001778 <Part_I_PID_ADC>
 8000ed8:	e7f8      	b.n	8000ecc <main+0x9c>
	  else if(Mode == 1){
 8000eda:	4b14      	ldr	r3, [pc, #80]	@ (8000f2c <main+0xfc>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d1f4      	bne.n	8000ecc <main+0x9c>
		  QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim1);
 8000ee2:	4b11      	ldr	r3, [pc, #68]	@ (8000f28 <main+0xf8>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee8:	4a11      	ldr	r2, [pc, #68]	@ (8000f30 <main+0x100>)
 8000eea:	6013      	str	r3, [r2, #0]
		  Part_II_QEI();
 8000eec:	f000 fd60 	bl	80019b0 <Part_II_QEI>
	  if(Mode == 0) Part_I_PID_ADC();
 8000ef0:	e7ec      	b.n	8000ecc <main+0x9c>
 8000ef2:	bf00      	nop
 8000ef4:	2000007c 	.word	0x2000007c
 8000ef8:	2000033c 	.word	0x2000033c
 8000efc:	20000340 	.word	0x20000340
 8000f00:	3c23d70a 	.word	0x3c23d70a
 8000f04:	3696feb5 	.word	0x3696feb5
 8000f08:	3716feb5 	.word	0x3716feb5
 8000f0c:	20000364 	.word	0x20000364
 8000f10:	3b9a0275 	.word	0x3b9a0275
 8000f14:	3812ccf7 	.word	0x3812ccf7
 8000f18:	39d6f545 	.word	0x39d6f545
 8000f1c:	20000228 	.word	0x20000228
 8000f20:	20000274 	.word	0x20000274
 8000f24:	200002c0 	.word	0x200002c0
 8000f28:	200001dc 	.word	0x200001dc
 8000f2c:	2000030c 	.word	0x2000030c
 8000f30:	20000388 	.word	0x20000388

08000f34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b094      	sub	sp, #80	@ 0x50
 8000f38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f3a:	f107 0318 	add.w	r3, r7, #24
 8000f3e:	2238      	movs	r2, #56	@ 0x38
 8000f40:	2100      	movs	r1, #0
 8000f42:	4618      	mov	r0, r3
 8000f44:	f007 f990 	bl	8008268 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]
 8000f54:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f003 fdac 	bl	8004ab4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f64:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f66:	2340      	movs	r3, #64	@ 0x40
 8000f68:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000f72:	2304      	movs	r3, #4
 8000f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000f76:	2355      	movs	r3, #85	@ 0x55
 8000f78:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f82:	2302      	movs	r3, #2
 8000f84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f86:	f107 0318 	add.w	r3, r7, #24
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f003 fe46 	bl	8004c1c <HAL_RCC_OscConfig>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000f96:	f000 fe29 	bl	8001bec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f9a:	230f      	movs	r3, #15
 8000f9c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000faa:	2300      	movs	r3, #0
 8000fac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	2104      	movs	r1, #4
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f004 f944 	bl	8005240 <HAL_RCC_ClockConfig>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000fbe:	f000 fe15 	bl	8001bec <Error_Handler>
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	3750      	adds	r7, #80	@ 0x50
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08c      	sub	sp, #48	@ 0x30
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000fd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	2220      	movs	r2, #32
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f007 f93f 	bl	8008268 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fea:	4b39      	ldr	r3, [pc, #228]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8000fec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000ff0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ff2:	4b37      	ldr	r3, [pc, #220]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8000ff4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ff8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ffa:	4b35      	ldr	r3, [pc, #212]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001000:	4b33      	ldr	r3, [pc, #204]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001002:	2200      	movs	r2, #0
 8001004:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001006:	4b32      	ldr	r3, [pc, #200]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001008:	2200      	movs	r2, #0
 800100a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800100c:	4b30      	ldr	r3, [pc, #192]	@ (80010d0 <MX_ADC1_Init+0x104>)
 800100e:	2201      	movs	r2, #1
 8001010:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001012:	4b2f      	ldr	r3, [pc, #188]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001014:	2204      	movs	r2, #4
 8001016:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001018:	4b2d      	ldr	r3, [pc, #180]	@ (80010d0 <MX_ADC1_Init+0x104>)
 800101a:	2200      	movs	r2, #0
 800101c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800101e:	4b2c      	ldr	r3, [pc, #176]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001020:	2201      	movs	r2, #1
 8001022:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8001024:	4b2a      	ldr	r3, [pc, #168]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001026:	2202      	movs	r2, #2
 8001028:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b29      	ldr	r3, [pc, #164]	@ (80010d0 <MX_ADC1_Init+0x104>)
 800102c:	2200      	movs	r2, #0
 800102e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001032:	4b27      	ldr	r3, [pc, #156]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001034:	2200      	movs	r2, #0
 8001036:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001038:	4b25      	ldr	r3, [pc, #148]	@ (80010d0 <MX_ADC1_Init+0x104>)
 800103a:	2200      	movs	r2, #0
 800103c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800103e:	4b24      	ldr	r3, [pc, #144]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001040:	2201      	movs	r2, #1
 8001042:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001046:	4b22      	ldr	r3, [pc, #136]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001048:	2200      	movs	r2, #0
 800104a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800104c:	4b20      	ldr	r3, [pc, #128]	@ (80010d0 <MX_ADC1_Init+0x104>)
 800104e:	2200      	movs	r2, #0
 8001050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001054:	481e      	ldr	r0, [pc, #120]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001056:	f001 fb29 	bl	80026ac <HAL_ADC_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001060:	f000 fdc4 	bl	8001bec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001064:	2300      	movs	r3, #0
 8001066:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001068:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800106c:	4619      	mov	r1, r3
 800106e:	4818      	ldr	r0, [pc, #96]	@ (80010d0 <MX_ADC1_Init+0x104>)
 8001070:	f002 fee4 	bl	8003e3c <HAL_ADCEx_MultiModeConfigChannel>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800107a:	f000 fdb7 	bl	8001bec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800107e:	4b15      	ldr	r3, [pc, #84]	@ (80010d4 <MX_ADC1_Init+0x108>)
 8001080:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001082:	2306      	movs	r3, #6
 8001084:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001086:	2307      	movs	r3, #7
 8001088:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800108a:	237f      	movs	r3, #127	@ 0x7f
 800108c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800108e:	2304      	movs	r3, #4
 8001090:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001096:	1d3b      	adds	r3, r7, #4
 8001098:	4619      	mov	r1, r3
 800109a:	480d      	ldr	r0, [pc, #52]	@ (80010d0 <MX_ADC1_Init+0x104>)
 800109c:	f002 f81e 	bl	80030dc <HAL_ADC_ConfigChannel>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80010a6:	f000 fda1 	bl	8001bec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010aa:	4b0b      	ldr	r3, [pc, #44]	@ (80010d8 <MX_ADC1_Init+0x10c>)
 80010ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010ae:	230c      	movs	r3, #12
 80010b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	4619      	mov	r1, r3
 80010b6:	4806      	ldr	r0, [pc, #24]	@ (80010d0 <MX_ADC1_Init+0x104>)
 80010b8:	f002 f810 	bl	80030dc <HAL_ADC_ConfigChannel>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80010c2:	f000 fd93 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c6:	bf00      	nop
 80010c8:	3730      	adds	r7, #48	@ 0x30
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	2000007c 	.word	0x2000007c
 80010d4:	04300002 	.word	0x04300002
 80010d8:	08600004 	.word	0x08600004

080010dc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80010e0:	4b21      	ldr	r3, [pc, #132]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 80010e2:	4a22      	ldr	r2, [pc, #136]	@ (800116c <MX_LPUART1_UART_Init+0x90>)
 80010e4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80010e6:	4b20      	ldr	r3, [pc, #128]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 80010e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010ec:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80010f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80010fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001100:	4b19      	ldr	r3, [pc, #100]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 8001102:	220c      	movs	r2, #12
 8001104:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001106:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800110c:	4b16      	ldr	r3, [pc, #88]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 800110e:	2200      	movs	r2, #0
 8001110:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001112:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 8001114:	2200      	movs	r2, #0
 8001116:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001118:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 800111a:	2200      	movs	r2, #0
 800111c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800111e:	4812      	ldr	r0, [pc, #72]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 8001120:	f006 f9fe 	bl	8007520 <HAL_UART_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800112a:	f000 fd5f 	bl	8001bec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800112e:	2100      	movs	r1, #0
 8001130:	480d      	ldr	r0, [pc, #52]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 8001132:	f006 ff99 	bl	8008068 <HAL_UARTEx_SetTxFifoThreshold>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800113c:	f000 fd56 	bl	8001bec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001140:	2100      	movs	r1, #0
 8001142:	4809      	ldr	r0, [pc, #36]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 8001144:	f006 ffce 	bl	80080e4 <HAL_UARTEx_SetRxFifoThreshold>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800114e:	f000 fd4d 	bl	8001bec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001152:	4805      	ldr	r0, [pc, #20]	@ (8001168 <MX_LPUART1_UART_Init+0x8c>)
 8001154:	f006 ff4f 	bl	8007ff6 <HAL_UARTEx_DisableFifoMode>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800115e:	f000 fd45 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000148 	.word	0x20000148
 800116c:	40008000 	.word	0x40008000

08001170 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08c      	sub	sp, #48	@ 0x30
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001176:	f107 030c 	add.w	r3, r7, #12
 800117a:	2224      	movs	r2, #36	@ 0x24
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f007 f872 	bl	8008268 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001184:	463b      	mov	r3, r7
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800118e:	4b23      	ldr	r3, [pc, #140]	@ (800121c <MX_TIM1_Init+0xac>)
 8001190:	4a23      	ldr	r2, [pc, #140]	@ (8001220 <MX_TIM1_Init+0xb0>)
 8001192:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001194:	4b21      	ldr	r3, [pc, #132]	@ (800121c <MX_TIM1_Init+0xac>)
 8001196:	2200      	movs	r2, #0
 8001198:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800119a:	4b20      	ldr	r3, [pc, #128]	@ (800121c <MX_TIM1_Init+0xac>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3071;
 80011a0:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <MX_TIM1_Init+0xac>)
 80011a2:	f640 32ff 	movw	r2, #3071	@ 0xbff
 80011a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a8:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <MX_TIM1_Init+0xac>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011ae:	4b1b      	ldr	r3, [pc, #108]	@ (800121c <MX_TIM1_Init+0xac>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b4:	4b19      	ldr	r3, [pc, #100]	@ (800121c <MX_TIM1_Init+0xac>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011ba:	2303      	movs	r3, #3
 80011bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011be:	2300      	movs	r3, #0
 80011c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011c2:	2301      	movs	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011ce:	2300      	movs	r3, #0
 80011d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011d2:	2301      	movs	r3, #1
 80011d4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011d6:	2300      	movs	r3, #0
 80011d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80011de:	f107 030c 	add.w	r3, r7, #12
 80011e2:	4619      	mov	r1, r3
 80011e4:	480d      	ldr	r0, [pc, #52]	@ (800121c <MX_TIM1_Init+0xac>)
 80011e6:	f004 ff49 	bl	800607c <HAL_TIM_Encoder_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80011f0:	f000 fcfc 	bl	8001bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f4:	2300      	movs	r3, #0
 80011f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011f8:	2300      	movs	r3, #0
 80011fa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001200:	463b      	mov	r3, r7
 8001202:	4619      	mov	r1, r3
 8001204:	4805      	ldr	r0, [pc, #20]	@ (800121c <MX_TIM1_Init+0xac>)
 8001206:	f006 f8af 	bl	8007368 <HAL_TIMEx_MasterConfigSynchronization>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001210:	f000 fcec 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	3730      	adds	r7, #48	@ 0x30
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200001dc 	.word	0x200001dc
 8001220:	40012c00 	.word	0x40012c00

08001224 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b088      	sub	sp, #32
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800122a:	f107 0310 	add.w	r3, r7, #16
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001242:	4b1e      	ldr	r3, [pc, #120]	@ (80012bc <MX_TIM2_Init+0x98>)
 8001244:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001248:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800124a:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <MX_TIM2_Init+0x98>)
 800124c:	22a9      	movs	r2, #169	@ 0xa9
 800124e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001250:	4b1a      	ldr	r3, [pc, #104]	@ (80012bc <MX_TIM2_Init+0x98>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001256:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <MX_TIM2_Init+0x98>)
 8001258:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800125c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125e:	4b17      	ldr	r3, [pc, #92]	@ (80012bc <MX_TIM2_Init+0x98>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <MX_TIM2_Init+0x98>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800126a:	4814      	ldr	r0, [pc, #80]	@ (80012bc <MX_TIM2_Init+0x98>)
 800126c:	f004 fc52 	bl	8005b14 <HAL_TIM_Base_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001276:	f000 fcb9 	bl	8001bec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800127e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001280:	f107 0310 	add.w	r3, r7, #16
 8001284:	4619      	mov	r1, r3
 8001286:	480d      	ldr	r0, [pc, #52]	@ (80012bc <MX_TIM2_Init+0x98>)
 8001288:	f005 fa90 	bl	80067ac <HAL_TIM_ConfigClockSource>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001292:	f000 fcab 	bl	8001bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	4619      	mov	r1, r3
 80012a2:	4806      	ldr	r0, [pc, #24]	@ (80012bc <MX_TIM2_Init+0x98>)
 80012a4:	f006 f860 	bl	8007368 <HAL_TIMEx_MasterConfigSynchronization>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80012ae:	f000 fc9d 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012b2:	bf00      	nop
 80012b4:	3720      	adds	r7, #32
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000228 	.word	0x20000228

080012c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08e      	sub	sp, #56	@ 0x38
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d4:	f107 031c 	add.w	r3, r7, #28
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012e0:	463b      	mov	r3, r7
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
 80012ec:	611a      	str	r2, [r3, #16]
 80012ee:	615a      	str	r2, [r3, #20]
 80012f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012f2:	4b2d      	ldr	r3, [pc, #180]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 80012f4:	4a2d      	ldr	r2, [pc, #180]	@ (80013ac <MX_TIM3_Init+0xec>)
 80012f6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 80012f8:	4b2b      	ldr	r3, [pc, #172]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 80012fa:	22a9      	movs	r2, #169	@ 0xa9
 80012fc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fe:	4b2a      	ldr	r3, [pc, #168]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8001304:	4b28      	ldr	r3, [pc, #160]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 8001306:	f241 3287 	movw	r2, #4999	@ 0x1387
 800130a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800130c:	4b26      	ldr	r3, [pc, #152]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 800130e:	2200      	movs	r2, #0
 8001310:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001312:	4b25      	ldr	r3, [pc, #148]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 8001314:	2200      	movs	r2, #0
 8001316:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001318:	4823      	ldr	r0, [pc, #140]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 800131a:	f004 fbfb 	bl	8005b14 <HAL_TIM_Base_Init>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d001      	beq.n	8001328 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001324:	f000 fc62 	bl	8001bec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800132c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800132e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001332:	4619      	mov	r1, r3
 8001334:	481c      	ldr	r0, [pc, #112]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 8001336:	f005 fa39 	bl	80067ac <HAL_TIM_ConfigClockSource>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001340:	f000 fc54 	bl	8001bec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001344:	4818      	ldr	r0, [pc, #96]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 8001346:	f004 fd25 	bl	8005d94 <HAL_TIM_PWM_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001350:	f000 fc4c 	bl	8001bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001354:	2300      	movs	r3, #0
 8001356:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001358:	2300      	movs	r3, #0
 800135a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800135c:	f107 031c 	add.w	r3, r7, #28
 8001360:	4619      	mov	r1, r3
 8001362:	4811      	ldr	r0, [pc, #68]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 8001364:	f006 f800 	bl	8007368 <HAL_TIMEx_MasterConfigSynchronization>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800136e:	f000 fc3d 	bl	8001bec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001372:	2360      	movs	r3, #96	@ 0x60
 8001374:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137e:	2300      	movs	r3, #0
 8001380:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001382:	463b      	mov	r3, r7
 8001384:	2200      	movs	r2, #0
 8001386:	4619      	mov	r1, r3
 8001388:	4807      	ldr	r0, [pc, #28]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 800138a:	f005 f8fb 	bl	8006584 <HAL_TIM_PWM_ConfigChannel>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001394:	f000 fc2a 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001398:	4803      	ldr	r0, [pc, #12]	@ (80013a8 <MX_TIM3_Init+0xe8>)
 800139a:	f000 fdc3 	bl	8001f24 <HAL_TIM_MspPostInit>

}
 800139e:	bf00      	nop
 80013a0:	3738      	adds	r7, #56	@ 0x38
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000274 	.word	0x20000274
 80013ac:	40000400 	.word	0x40000400

080013b0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b08e      	sub	sp, #56	@ 0x38
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]
 80013c0:	609a      	str	r2, [r3, #8]
 80013c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c4:	f107 031c 	add.w	r3, r7, #28
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013d0:	463b      	mov	r3, r7
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
 80013dc:	611a      	str	r2, [r3, #16]
 80013de:	615a      	str	r2, [r3, #20]
 80013e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001498 <MX_TIM4_Init+0xe8>)
 80013e4:	4a2d      	ldr	r2, [pc, #180]	@ (800149c <MX_TIM4_Init+0xec>)
 80013e6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 80013e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001498 <MX_TIM4_Init+0xe8>)
 80013ea:	22a9      	movs	r2, #169	@ 0xa9
 80013ec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001498 <MX_TIM4_Init+0xe8>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4999;
 80013f4:	4b28      	ldr	r3, [pc, #160]	@ (8001498 <MX_TIM4_Init+0xe8>)
 80013f6:	f241 3287 	movw	r2, #4999	@ 0x1387
 80013fa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013fc:	4b26      	ldr	r3, [pc, #152]	@ (8001498 <MX_TIM4_Init+0xe8>)
 80013fe:	2200      	movs	r2, #0
 8001400:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001402:	4b25      	ldr	r3, [pc, #148]	@ (8001498 <MX_TIM4_Init+0xe8>)
 8001404:	2200      	movs	r2, #0
 8001406:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001408:	4823      	ldr	r0, [pc, #140]	@ (8001498 <MX_TIM4_Init+0xe8>)
 800140a:	f004 fb83 	bl	8005b14 <HAL_TIM_Base_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001414:	f000 fbea 	bl	8001bec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001418:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800141c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800141e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001422:	4619      	mov	r1, r3
 8001424:	481c      	ldr	r0, [pc, #112]	@ (8001498 <MX_TIM4_Init+0xe8>)
 8001426:	f005 f9c1 	bl	80067ac <HAL_TIM_ConfigClockSource>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001430:	f000 fbdc 	bl	8001bec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001434:	4818      	ldr	r0, [pc, #96]	@ (8001498 <MX_TIM4_Init+0xe8>)
 8001436:	f004 fcad 	bl	8005d94 <HAL_TIM_PWM_Init>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001440:	f000 fbd4 	bl	8001bec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001444:	2300      	movs	r3, #0
 8001446:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001448:	2300      	movs	r3, #0
 800144a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800144c:	f107 031c 	add.w	r3, r7, #28
 8001450:	4619      	mov	r1, r3
 8001452:	4811      	ldr	r0, [pc, #68]	@ (8001498 <MX_TIM4_Init+0xe8>)
 8001454:	f005 ff88 	bl	8007368 <HAL_TIMEx_MasterConfigSynchronization>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800145e:	f000 fbc5 	bl	8001bec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001462:	2360      	movs	r3, #96	@ 0x60
 8001464:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800146a:	2300      	movs	r3, #0
 800146c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001472:	463b      	mov	r3, r7
 8001474:	2200      	movs	r2, #0
 8001476:	4619      	mov	r1, r3
 8001478:	4807      	ldr	r0, [pc, #28]	@ (8001498 <MX_TIM4_Init+0xe8>)
 800147a:	f005 f883 	bl	8006584 <HAL_TIM_PWM_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001484:	f000 fbb2 	bl	8001bec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001488:	4803      	ldr	r0, [pc, #12]	@ (8001498 <MX_TIM4_Init+0xe8>)
 800148a:	f000 fd4b 	bl	8001f24 <HAL_TIM_MspPostInit>

}
 800148e:	bf00      	nop
 8001490:	3738      	adds	r7, #56	@ 0x38
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200002c0 	.word	0x200002c0
 800149c:	40000800 	.word	0x40000800

080014a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80014a6:	4b12      	ldr	r3, [pc, #72]	@ (80014f0 <MX_DMA_Init+0x50>)
 80014a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014aa:	4a11      	ldr	r2, [pc, #68]	@ (80014f0 <MX_DMA_Init+0x50>)
 80014ac:	f043 0304 	orr.w	r3, r3, #4
 80014b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80014b2:	4b0f      	ldr	r3, [pc, #60]	@ (80014f0 <MX_DMA_Init+0x50>)
 80014b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014b6:	f003 0304 	and.w	r3, r3, #4
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014be:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <MX_DMA_Init+0x50>)
 80014c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014c2:	4a0b      	ldr	r2, [pc, #44]	@ (80014f0 <MX_DMA_Init+0x50>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80014ca:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <MX_DMA_Init+0x50>)
 80014cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014d6:	2200      	movs	r2, #0
 80014d8:	2100      	movs	r1, #0
 80014da:	200b      	movs	r0, #11
 80014dc:	f002 fe91 	bl	8004202 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014e0:	200b      	movs	r0, #11
 80014e2:	f002 fea8 	bl	8004236 <HAL_NVIC_EnableIRQ>

}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40021000 	.word	0x40021000

080014f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08a      	sub	sp, #40	@ 0x28
 80014f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fa:	f107 0314 	add.w	r3, r7, #20
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800150a:	4b3a      	ldr	r3, [pc, #232]	@ (80015f4 <MX_GPIO_Init+0x100>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150e:	4a39      	ldr	r2, [pc, #228]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001510:	f043 0304 	orr.w	r3, r3, #4
 8001514:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001516:	4b37      	ldr	r3, [pc, #220]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	f003 0304 	and.w	r3, r3, #4
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001522:	4b34      	ldr	r3, [pc, #208]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001526:	4a33      	ldr	r2, [pc, #204]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001528:	f043 0320 	orr.w	r3, r3, #32
 800152c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800152e:	4b31      	ldr	r3, [pc, #196]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001532:	f003 0320 	and.w	r3, r3, #32
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153a:	4b2e      	ldr	r3, [pc, #184]	@ (80015f4 <MX_GPIO_Init+0x100>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153e:	4a2d      	ldr	r2, [pc, #180]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001546:	4b2b      	ldr	r3, [pc, #172]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001552:	4b28      	ldr	r3, [pc, #160]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001556:	4a27      	ldr	r2, [pc, #156]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001558:	f043 0302 	orr.w	r3, r3, #2
 800155c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800155e:	4b25      	ldr	r3, [pc, #148]	@ (80015f4 <MX_GPIO_Init+0x100>)
 8001560:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 800156a:	2200      	movs	r2, #0
 800156c:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 8001570:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001574:	f003 fa6e 	bl	8004a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8001578:	2200      	movs	r2, #0
 800157a:	2110      	movs	r1, #16
 800157c:	481e      	ldr	r0, [pc, #120]	@ (80015f8 <MX_GPIO_Init+0x104>)
 800157e:	f003 fa69 	bl	8004a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001582:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001586:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001588:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800158c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	2300      	movs	r3, #0
 8001590:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001592:	f107 0314 	add.w	r3, r7, #20
 8001596:	4619      	mov	r1, r3
 8001598:	4817      	ldr	r0, [pc, #92]	@ (80015f8 <MX_GPIO_Init+0x104>)
 800159a:	f003 f8d9 	bl	8004750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin|GPIO_PIN_10;
 800159e:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 80015a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a4:	2301      	movs	r3, #1
 80015a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a8:	2300      	movs	r3, #0
 80015aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ac:	2300      	movs	r3, #0
 80015ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b0:	f107 0314 	add.w	r3, r7, #20
 80015b4:	4619      	mov	r1, r3
 80015b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ba:	f003 f8c9 	bl	8004750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015be:	2310      	movs	r3, #16
 80015c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c2:	2301      	movs	r3, #1
 80015c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ca:	2300      	movs	r3, #0
 80015cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015ce:	f107 0314 	add.w	r3, r7, #20
 80015d2:	4619      	mov	r1, r3
 80015d4:	4808      	ldr	r0, [pc, #32]	@ (80015f8 <MX_GPIO_Init+0x104>)
 80015d6:	f003 f8bb 	bl	8004750 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	2028      	movs	r0, #40	@ 0x28
 80015e0:	f002 fe0f 	bl	8004202 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015e4:	2028      	movs	r0, #40	@ 0x28
 80015e6:	f002 fe26 	bl	8004236 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015ea:	bf00      	nop
 80015ec:	3728      	adds	r7, #40	@ 0x28
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40021000 	.word	0x40021000
 80015f8:	48000800 	.word	0x48000800
 80015fc:	00000000 	.word	0x00000000

08001600 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001600:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
	if(htim == &htim2)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a4e      	ldr	r2, [pc, #312]	@ (8001748 <HAL_TIM_PeriodElapsedCallback+0x148>)
 800160e:	4293      	cmp	r3, r2
 8001610:	f040 8091 	bne.w	8001736 <HAL_TIM_PeriodElapsedCallback+0x136>
	{
		if(Mode == 0){
 8001614:	4b4d      	ldr	r3, [pc, #308]	@ (800174c <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d122      	bne.n	8001662 <HAL_TIM_PeriodElapsedCallback+0x62>
			angular_position = (ADC_RawRead[0] * 359) / 4095;
 800161c:	4b4c      	ldr	r3, [pc, #304]	@ (8001750 <HAL_TIM_PeriodElapsedCallback+0x150>)
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	461a      	mov	r2, r3
 8001622:	f240 1367 	movw	r3, #359	@ 0x167
 8001626:	fb02 f303 	mul.w	r3, r2, r3
 800162a:	4a4a      	ldr	r2, [pc, #296]	@ (8001754 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800162c:	fb82 1203 	smull	r1, r2, r2, r3
 8001630:	441a      	add	r2, r3
 8001632:	12d2      	asrs	r2, r2, #11
 8001634:	17db      	asrs	r3, r3, #31
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	b29a      	uxth	r2, r3
 800163a:	4b47      	ldr	r3, [pc, #284]	@ (8001758 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800163c:	801a      	strh	r2, [r3, #0]
			set_point = (ADC_RawRead[1] * 359) / 4095;
 800163e:	4b44      	ldr	r3, [pc, #272]	@ (8001750 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001640:	885b      	ldrh	r3, [r3, #2]
 8001642:	461a      	mov	r2, r3
 8001644:	f240 1367 	movw	r3, #359	@ 0x167
 8001648:	fb02 f303 	mul.w	r3, r2, r3
 800164c:	4a41      	ldr	r2, [pc, #260]	@ (8001754 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800164e:	fb82 1203 	smull	r1, r2, r2, r3
 8001652:	441a      	add	r2, r3
 8001654:	12d2      	asrs	r2, r2, #11
 8001656:	17db      	asrs	r3, r3, #31
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	b29a      	uxth	r2, r3
 800165c:	4b3f      	ldr	r3, [pc, #252]	@ (800175c <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800165e:	801a      	strh	r2, [r3, #0]
 8001660:	e026      	b.n	80016b0 <HAL_TIM_PeriodElapsedCallback+0xb0>
		}
		else if(Mode == 1){
 8001662:	4b3a      	ldr	r3, [pc, #232]	@ (800174c <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d122      	bne.n	80016b0 <HAL_TIM_PeriodElapsedCallback+0xb0>
			QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim1);
 800166a:	4b3d      	ldr	r3, [pc, #244]	@ (8001760 <HAL_TIM_PeriodElapsedCallback+0x160>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001670:	4a3c      	ldr	r2, [pc, #240]	@ (8001764 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001672:	6013      	str	r3, [r2, #0]
			angular_position = (QEIReadRaw*360)/3072;
 8001674:	4b3b      	ldr	r3, [pc, #236]	@ (8001764 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800167c:	fb02 f303 	mul.w	r3, r2, r3
 8001680:	4a39      	ldr	r2, [pc, #228]	@ (8001768 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001682:	fba2 2303 	umull	r2, r3, r2, r3
 8001686:	0adb      	lsrs	r3, r3, #11
 8001688:	b29a      	uxth	r2, r3
 800168a:	4b33      	ldr	r3, [pc, #204]	@ (8001758 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800168c:	801a      	strh	r2, [r3, #0]
			set_point = (ADC_RawRead[1] * 359) / 4095;
 800168e:	4b30      	ldr	r3, [pc, #192]	@ (8001750 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001690:	885b      	ldrh	r3, [r3, #2]
 8001692:	461a      	mov	r2, r3
 8001694:	f240 1367 	movw	r3, #359	@ 0x167
 8001698:	fb02 f303 	mul.w	r3, r2, r3
 800169c:	4a2d      	ldr	r2, [pc, #180]	@ (8001754 <HAL_TIM_PeriodElapsedCallback+0x154>)
 800169e:	fb82 1203 	smull	r1, r2, r2, r3
 80016a2:	441a      	add	r2, r3
 80016a4:	12d2      	asrs	r2, r2, #11
 80016a6:	17db      	asrs	r3, r3, #31
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	b29a      	uxth	r2, r3
 80016ac:	4b2b      	ldr	r3, [pc, #172]	@ (800175c <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80016ae:	801a      	strh	r2, [r3, #0]
		}


		clockwise = fmod(fabs(set_point - angular_position), 360);
 80016b0:	4b2a      	ldr	r3, [pc, #168]	@ (800175c <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80016b2:	881b      	ldrh	r3, [r3, #0]
 80016b4:	461a      	mov	r2, r3
 80016b6:	4b28      	ldr	r3, [pc, #160]	@ (8001758 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80016b8:	881b      	ldrh	r3, [r3, #0]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	4618      	mov	r0, r3
 80016be:	f7fe fefd 	bl	80004bc <__aeabi_i2d>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	4690      	mov	r8, r2
 80016c8:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80016cc:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8001740 <HAL_TIM_PeriodElapsedCallback+0x140>
 80016d0:	ec49 8b10 	vmov	d0, r8, r9
 80016d4:	f006 fdfa 	bl	80082cc <fmod>
 80016d8:	eeb0 7a40 	vmov.f32	s14, s0
 80016dc:	eef0 7a60 	vmov.f32	s15, s1
 80016e0:	4b22      	ldr	r3, [pc, #136]	@ (800176c <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80016e2:	ed83 7b00 	vstr	d7, [r3]
		counterclockwise = fmod(360 - fabs(set_point - angular_position), 360);
 80016e6:	4b1d      	ldr	r3, [pc, #116]	@ (800175c <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80016e8:	881b      	ldrh	r3, [r3, #0]
 80016ea:	461a      	mov	r2, r3
 80016ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001758 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80016ee:	881b      	ldrh	r3, [r3, #0]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7fe fee2 	bl	80004bc <__aeabi_i2d>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4614      	mov	r4, r2
 80016fe:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001702:	4622      	mov	r2, r4
 8001704:	462b      	mov	r3, r5
 8001706:	f04f 0000 	mov.w	r0, #0
 800170a:	4919      	ldr	r1, [pc, #100]	@ (8001770 <HAL_TIM_PeriodElapsedCallback+0x170>)
 800170c:	f7fe fd88 	bl	8000220 <__aeabi_dsub>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	ec43 2b17 	vmov	d7, r2, r3
 8001718:	ed9f 1b09 	vldr	d1, [pc, #36]	@ 8001740 <HAL_TIM_PeriodElapsedCallback+0x140>
 800171c:	eeb0 0a47 	vmov.f32	s0, s14
 8001720:	eef0 0a67 	vmov.f32	s1, s15
 8001724:	f006 fdd2 	bl	80082cc <fmod>
 8001728:	eeb0 7a40 	vmov.f32	s14, s0
 800172c:	eef0 7a60 	vmov.f32	s15, s1
 8001730:	4b10      	ldr	r3, [pc, #64]	@ (8001774 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001732:	ed83 7b00 	vstr	d7, [r3]
	}
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001740:	00000000 	.word	0x00000000
 8001744:	40768000 	.word	0x40768000
 8001748:	20000228 	.word	0x20000228
 800174c:	2000030c 	.word	0x2000030c
 8001750:	2000033c 	.word	0x2000033c
 8001754:	80080081 	.word	0x80080081
 8001758:	20000338 	.word	0x20000338
 800175c:	2000033a 	.word	0x2000033a
 8001760:	200001dc 	.word	0x200001dc
 8001764:	20000388 	.word	0x20000388
 8001768:	aaaaaaab 	.word	0xaaaaaaab
 800176c:	20000328 	.word	0x20000328
 8001770:	40768000 	.word	0x40768000
 8001774:	20000330 	.word	0x20000330

08001778 <Part_I_PID_ADC>:

void Part_I_PID_ADC(){
 8001778:	b5b0      	push	{r4, r5, r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
	PID.Kp = 0.01;
 800177e:	4b7a      	ldr	r3, [pc, #488]	@ (8001968 <Part_I_PID_ADC+0x1f0>)
 8001780:	4a7a      	ldr	r2, [pc, #488]	@ (800196c <Part_I_PID_ADC+0x1f4>)
 8001782:	619a      	str	r2, [r3, #24]
	PID.Ki = 0.0000045;
 8001784:	4b78      	ldr	r3, [pc, #480]	@ (8001968 <Part_I_PID_ADC+0x1f0>)
 8001786:	4a7a      	ldr	r2, [pc, #488]	@ (8001970 <Part_I_PID_ADC+0x1f8>)
 8001788:	61da      	str	r2, [r3, #28]
	PID.Kd = 0.000009;
 800178a:	4b77      	ldr	r3, [pc, #476]	@ (8001968 <Part_I_PID_ADC+0x1f0>)
 800178c:	4a79      	ldr	r2, [pc, #484]	@ (8001974 <Part_I_PID_ADC+0x1fc>)
 800178e:	621a      	str	r2, [r3, #32]

	static uint32_t timestamp = 0;
	if(timestamp < HAL_GetTick())
 8001790:	f000 fd1a 	bl	80021c8 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	4b78      	ldr	r3, [pc, #480]	@ (8001978 <Part_I_PID_ADC+0x200>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	429a      	cmp	r2, r3
 800179c:	f240 80d9 	bls.w	8001952 <Part_I_PID_ADC+0x1da>
	{
		timestamp = HAL_GetTick() + 10;
 80017a0:	f000 fd12 	bl	80021c8 <HAL_GetTick>
 80017a4:	4603      	mov	r3, r0
 80017a6:	330a      	adds	r3, #10
 80017a8:	4a73      	ldr	r2, [pc, #460]	@ (8001978 <Part_I_PID_ADC+0x200>)
 80017aa:	6013      	str	r3, [r2, #0]

		err = set_point - angular_position;
 80017ac:	4b73      	ldr	r3, [pc, #460]	@ (800197c <Part_I_PID_ADC+0x204>)
 80017ae:	881b      	ldrh	r3, [r3, #0]
 80017b0:	461a      	mov	r2, r3
 80017b2:	4b73      	ldr	r3, [pc, #460]	@ (8001980 <Part_I_PID_ADC+0x208>)
 80017b4:	881b      	ldrh	r3, [r3, #0]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	4a72      	ldr	r2, [pc, #456]	@ (8001984 <Part_I_PID_ADC+0x20c>)
 80017ba:	6013      	str	r3, [r2, #0]
		Vfeedback = arm_pid_f32(&PID, err);
 80017bc:	4b71      	ldr	r3, [pc, #452]	@ (8001984 <Part_I_PID_ADC+0x20c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	ee07 3a90 	vmov	s15, r3
 80017c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017c8:	4b67      	ldr	r3, [pc, #412]	@ (8001968 <Part_I_PID_ADC+0x1f0>)
 80017ca:	60bb      	str	r3, [r7, #8]
 80017cc:	edc7 7a01 	vstr	s15, [r7, #4]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	ed93 7a00 	vldr	s14, [r3]
 80017d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80017da:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	edd3 6a01 	vldr	s13, [r3, #4]
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80017ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80017ee:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	edd3 6a02 	vldr	s13, [r3, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80017fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001802:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800180c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001810:	edc7 7a00 	vstr	s15, [r7]

    /* Update state */
    S->state[1] = S->state[0];
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	68da      	ldr	r2, [r3, #12]
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	683a      	ldr	r2, [r7, #0]
 8001826:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	4a57      	ldr	r2, [pc, #348]	@ (8001988 <Part_I_PID_ADC+0x210>)
 800182c:	6013      	str	r3, [r2, #0]
		absVfb = fabs(Vfeedback) *2.5;
 800182e:	4b56      	ldr	r3, [pc, #344]	@ (8001988 <Part_I_PID_ADC+0x210>)
 8001830:	edd3 7a00 	vldr	s15, [r3]
 8001834:	eef0 7ae7 	vabs.f32	s15, s15
 8001838:	ee17 0a90 	vmov	r0, s15
 800183c:	f7fe fe50 	bl	80004e0 <__aeabi_f2d>
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	4b51      	ldr	r3, [pc, #324]	@ (800198c <Part_I_PID_ADC+0x214>)
 8001846:	f7fe fea3 	bl	8000590 <__aeabi_dmul>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4950      	ldr	r1, [pc, #320]	@ (8001990 <Part_I_PID_ADC+0x218>)
 8001850:	e9c1 2300 	strd	r2, r3, [r1]
		vfbtopwm = (absVfb * 5000)/12;
 8001854:	4b4e      	ldr	r3, [pc, #312]	@ (8001990 <Part_I_PID_ADC+0x218>)
 8001856:	e9d3 0100 	ldrd	r0, r1, [r3]
 800185a:	a341      	add	r3, pc, #260	@ (adr r3, 8001960 <Part_I_PID_ADC+0x1e8>)
 800185c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001860:	f7fe fe96 	bl	8000590 <__aeabi_dmul>
 8001864:	4602      	mov	r2, r0
 8001866:	460b      	mov	r3, r1
 8001868:	4610      	mov	r0, r2
 800186a:	4619      	mov	r1, r3
 800186c:	f04f 0200 	mov.w	r2, #0
 8001870:	4b48      	ldr	r3, [pc, #288]	@ (8001994 <Part_I_PID_ADC+0x21c>)
 8001872:	f7fe ffb7 	bl	80007e4 <__aeabi_ddiv>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	4610      	mov	r0, r2
 800187c:	4619      	mov	r1, r3
 800187e:	f7ff f937 	bl	8000af0 <__aeabi_d2iz>
 8001882:	4603      	mov	r3, r0
 8001884:	4a44      	ldr	r2, [pc, #272]	@ (8001998 <Part_I_PID_ADC+0x220>)
 8001886:	6013      	str	r3, [r2, #0]
		if(vfbtopwm < 1500 && vfbtopwm > 25) usepwm = 1500;
 8001888:	4b43      	ldr	r3, [pc, #268]	@ (8001998 <Part_I_PID_ADC+0x220>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001890:	4293      	cmp	r3, r2
 8001892:	dc08      	bgt.n	80018a6 <Part_I_PID_ADC+0x12e>
 8001894:	4b40      	ldr	r3, [pc, #256]	@ (8001998 <Part_I_PID_ADC+0x220>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b19      	cmp	r3, #25
 800189a:	dd04      	ble.n	80018a6 <Part_I_PID_ADC+0x12e>
 800189c:	4b3f      	ldr	r3, [pc, #252]	@ (800199c <Part_I_PID_ADC+0x224>)
 800189e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	e003      	b.n	80018ae <Part_I_PID_ADC+0x136>
		else usepwm = vfbtopwm;
 80018a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001998 <Part_I_PID_ADC+0x220>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a3c      	ldr	r2, [pc, #240]	@ (800199c <Part_I_PID_ADC+0x224>)
 80018ac:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, usepwm);
 80018ae:	4b3b      	ldr	r3, [pc, #236]	@ (800199c <Part_I_PID_ADC+0x224>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4b3b      	ldr	r3, [pc, #236]	@ (80019a0 <Part_I_PID_ADC+0x228>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	635a      	str	r2, [r3, #52]	@ 0x34
		if(fabs(err) < 7) usepwm = 0;
 80018b8:	4b32      	ldr	r3, [pc, #200]	@ (8001984 <Part_I_PID_ADC+0x20c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7fe fdfd 	bl	80004bc <__aeabi_i2d>
 80018c2:	4602      	mov	r2, r0
 80018c4:	460b      	mov	r3, r1
 80018c6:	4614      	mov	r4, r2
 80018c8:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	4b34      	ldr	r3, [pc, #208]	@ (80019a4 <Part_I_PID_ADC+0x22c>)
 80018d2:	4620      	mov	r0, r4
 80018d4:	4629      	mov	r1, r5
 80018d6:	f7ff f8cd 	bl	8000a74 <__aeabi_dcmplt>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d002      	beq.n	80018e6 <Part_I_PID_ADC+0x16e>
 80018e0:	4b2e      	ldr	r3, [pc, #184]	@ (800199c <Part_I_PID_ADC+0x224>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]

		int errr = set_point - angular_position;
 80018e6:	4b25      	ldr	r3, [pc, #148]	@ (800197c <Part_I_PID_ADC+0x204>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	461a      	mov	r2, r3
 80018ec:	4b24      	ldr	r3, [pc, #144]	@ (8001980 <Part_I_PID_ADC+0x208>)
 80018ee:	881b      	ldrh	r3, [r3, #0]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	60fb      	str	r3, [r7, #12]
		if(errr > 180) errr -= 360;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	2bb4      	cmp	r3, #180	@ 0xb4
 80018f8:	dd04      	ble.n	8001904 <Part_I_PID_ADC+0x18c>
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	e007      	b.n	8001914 <Part_I_PID_ADC+0x19c>
		else if(errr < -180) errr += 360;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f113 0fb4 	cmn.w	r3, #180	@ 0xb4
 800190a:	da03      	bge.n	8001914 <Part_I_PID_ADC+0x19c>
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001912:	60fb      	str	r3, [r7, #12]
//		}
//		else if(set_point - angular_position < 0 ){ //CCW
//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,GPIO_PIN_RESET);
//			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
//		}
		if(errr > 0){
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2b00      	cmp	r3, #0
 8001918:	dd0c      	ble.n	8001934 <Part_I_PID_ADC+0x1bc>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,GPIO_PIN_SET);
 800191a:	2201      	movs	r2, #1
 800191c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001920:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001924:	f003 f896 	bl	8004a54 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_RESET);
 8001928:	2200      	movs	r2, #0
 800192a:	2110      	movs	r1, #16
 800192c:	481e      	ldr	r0, [pc, #120]	@ (80019a8 <Part_I_PID_ADC+0x230>)
 800192e:	f003 f891 	bl	8004a54 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
		}

	}

}
 8001932:	e00e      	b.n	8001952 <Part_I_PID_ADC+0x1da>
		else if(errr < 0){
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2b00      	cmp	r3, #0
 8001938:	da0b      	bge.n	8001952 <Part_I_PID_ADC+0x1da>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10,GPIO_PIN_RESET);
 800193a:	2200      	movs	r2, #0
 800193c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001940:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001944:	f003 f886 	bl	8004a54 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4,GPIO_PIN_SET);
 8001948:	2201      	movs	r2, #1
 800194a:	2110      	movs	r1, #16
 800194c:	4816      	ldr	r0, [pc, #88]	@ (80019a8 <Part_I_PID_ADC+0x230>)
 800194e:	f003 f881 	bl	8004a54 <HAL_GPIO_WritePin>
}
 8001952:	bf00      	nop
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bdb0      	pop	{r4, r5, r7, pc}
 800195a:	bf00      	nop
 800195c:	f3af 8000 	nop.w
 8001960:	00000000 	.word	0x00000000
 8001964:	40b38800 	.word	0x40b38800
 8001968:	20000340 	.word	0x20000340
 800196c:	3c23d70a 	.word	0x3c23d70a
 8001970:	3696feb5 	.word	0x3696feb5
 8001974:	3716feb5 	.word	0x3716feb5
 8001978:	2000038c 	.word	0x2000038c
 800197c:	2000033a 	.word	0x2000033a
 8001980:	20000338 	.word	0x20000338
 8001984:	20000324 	.word	0x20000324
 8001988:	20000314 	.word	0x20000314
 800198c:	40040000 	.word	0x40040000
 8001990:	20000318 	.word	0x20000318
 8001994:	40280000 	.word	0x40280000
 8001998:	20000310 	.word	0x20000310
 800199c:	20000320 	.word	0x20000320
 80019a0:	20000274 	.word	0x20000274
 80019a4:	401c0000 	.word	0x401c0000
 80019a8:	48000800 	.word	0x48000800
 80019ac:	00000000 	.word	0x00000000

080019b0 <Part_II_QEI>:

void Part_II_QEI(){
 80019b0:	b5b0      	push	{r4, r5, r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
	static uint32_t timestamp = 0;
	if(timestamp < HAL_GetTick())
 80019b6:	f000 fc07 	bl	80021c8 <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	4b6c      	ldr	r3, [pc, #432]	@ (8001b70 <Part_II_QEI+0x1c0>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	f240 80cb 	bls.w	8001b5c <Part_II_QEI+0x1ac>
	{
		timestamp = HAL_GetTick() + 10;
 80019c6:	f000 fbff 	bl	80021c8 <HAL_GetTick>
 80019ca:	4603      	mov	r3, r0
 80019cc:	330a      	adds	r3, #10
 80019ce:	4a68      	ldr	r2, [pc, #416]	@ (8001b70 <Part_II_QEI+0x1c0>)
 80019d0:	6013      	str	r3, [r2, #0]

		err = set_point - angular_position;
 80019d2:	4b68      	ldr	r3, [pc, #416]	@ (8001b74 <Part_II_QEI+0x1c4>)
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	461a      	mov	r2, r3
 80019d8:	4b67      	ldr	r3, [pc, #412]	@ (8001b78 <Part_II_QEI+0x1c8>)
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	4a67      	ldr	r2, [pc, #412]	@ (8001b7c <Part_II_QEI+0x1cc>)
 80019e0:	6013      	str	r3, [r2, #0]
		Vfeedback = arm_pid_f32(&PID2, err);
 80019e2:	4b66      	ldr	r3, [pc, #408]	@ (8001b7c <Part_II_QEI+0x1cc>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	ee07 3a90 	vmov	s15, r3
 80019ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ee:	4b64      	ldr	r3, [pc, #400]	@ (8001b80 <Part_II_QEI+0x1d0>)
 80019f0:	60bb      	str	r3, [r7, #8]
 80019f2:	edc7 7a01 	vstr	s15, [r7, #4]
    out = (S->A0 * in) +
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	ed93 7a00 	vldr	s14, [r3]
 80019fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a00:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	edd3 6a01 	vldr	s13, [r3, #4]
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a10:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001a14:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001a18:	68bb      	ldr	r3, [r7, #8]
 8001a1a:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	edd3 7a04 	vldr	s15, [r3, #16]
 8001a24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001a32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a36:	edc7 7a00 	vstr	s15, [r7]
    S->state[1] = S->state[0];
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	68da      	ldr	r2, [r3, #12]
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001a42:	68bb      	ldr	r3, [r7, #8]
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	683a      	ldr	r2, [r7, #0]
 8001a4c:	615a      	str	r2, [r3, #20]
    return (out);
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	4a4c      	ldr	r2, [pc, #304]	@ (8001b84 <Part_II_QEI+0x1d4>)
 8001a52:	6013      	str	r3, [r2, #0]

		absVfb = fabs(Vfeedback) * 2.5;
 8001a54:	4b4b      	ldr	r3, [pc, #300]	@ (8001b84 <Part_II_QEI+0x1d4>)
 8001a56:	edd3 7a00 	vldr	s15, [r3]
 8001a5a:	eef0 7ae7 	vabs.f32	s15, s15
 8001a5e:	ee17 0a90 	vmov	r0, s15
 8001a62:	f7fe fd3d 	bl	80004e0 <__aeabi_f2d>
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	4b47      	ldr	r3, [pc, #284]	@ (8001b88 <Part_II_QEI+0x1d8>)
 8001a6c:	f7fe fd90 	bl	8000590 <__aeabi_dmul>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4945      	ldr	r1, [pc, #276]	@ (8001b8c <Part_II_QEI+0x1dc>)
 8001a76:	e9c1 2300 	strd	r2, r3, [r1]
		vfbtopwm = (absVfb * 5000) / 5.00;
 8001a7a:	4b44      	ldr	r3, [pc, #272]	@ (8001b8c <Part_II_QEI+0x1dc>)
 8001a7c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a80:	a339      	add	r3, pc, #228	@ (adr r3, 8001b68 <Part_II_QEI+0x1b8>)
 8001a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a86:	f7fe fd83 	bl	8000590 <__aeabi_dmul>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	4610      	mov	r0, r2
 8001a90:	4619      	mov	r1, r3
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	4b3e      	ldr	r3, [pc, #248]	@ (8001b90 <Part_II_QEI+0x1e0>)
 8001a98:	f7fe fea4 	bl	80007e4 <__aeabi_ddiv>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f7ff f824 	bl	8000af0 <__aeabi_d2iz>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	4a3a      	ldr	r2, [pc, #232]	@ (8001b94 <Part_II_QEI+0x1e4>)
 8001aac:	6013      	str	r3, [r2, #0]


		if(vfbtopwm > 5000) usepwm = 5000;
 8001aae:	4b39      	ldr	r3, [pc, #228]	@ (8001b94 <Part_II_QEI+0x1e4>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	dd04      	ble.n	8001ac4 <Part_II_QEI+0x114>
 8001aba:	4b37      	ldr	r3, [pc, #220]	@ (8001b98 <Part_II_QEI+0x1e8>)
 8001abc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ac0:	601a      	str	r2, [r3, #0]
 8001ac2:	e01b      	b.n	8001afc <Part_II_QEI+0x14c>
		else if (fabs(err) < 1) usepwm = 0;
 8001ac4:	4b2d      	ldr	r3, [pc, #180]	@ (8001b7c <Part_II_QEI+0x1cc>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fcf7 	bl	80004bc <__aeabi_i2d>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4614      	mov	r4, r2
 8001ad4:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	4b2f      	ldr	r3, [pc, #188]	@ (8001b9c <Part_II_QEI+0x1ec>)
 8001ade:	4620      	mov	r0, r4
 8001ae0:	4629      	mov	r1, r5
 8001ae2:	f7fe ffc7 	bl	8000a74 <__aeabi_dcmplt>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d003      	beq.n	8001af4 <Part_II_QEI+0x144>
 8001aec:	4b2a      	ldr	r3, [pc, #168]	@ (8001b98 <Part_II_QEI+0x1e8>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	e003      	b.n	8001afc <Part_II_QEI+0x14c>
		else usepwm = vfbtopwm;
 8001af4:	4b27      	ldr	r3, [pc, #156]	@ (8001b94 <Part_II_QEI+0x1e4>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a27      	ldr	r2, [pc, #156]	@ (8001b98 <Part_II_QEI+0x1e8>)
 8001afa:	6013      	str	r3, [r2, #0]
//		if(fabs(err) < 7) usepwm = 0;

		int errr = set_point - angular_position;
 8001afc:	4b1d      	ldr	r3, [pc, #116]	@ (8001b74 <Part_II_QEI+0x1c4>)
 8001afe:	881b      	ldrh	r3, [r3, #0]
 8001b00:	461a      	mov	r2, r3
 8001b02:	4b1d      	ldr	r3, [pc, #116]	@ (8001b78 <Part_II_QEI+0x1c8>)
 8001b04:	881b      	ldrh	r3, [r3, #0]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	60fb      	str	r3, [r7, #12]
		if(errr > 180) errr -= 360;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2bb4      	cmp	r3, #180	@ 0xb4
 8001b0e:	dd04      	ble.n	8001b1a <Part_II_QEI+0x16a>
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	e007      	b.n	8001b2a <Part_II_QEI+0x17a>
		else if(errr < -180) errr += 360;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f113 0fb4 	cmn.w	r3, #180	@ 0xb4
 8001b20:	da03      	bge.n	8001b2a <Part_II_QEI+0x17a>
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001b28:	60fb      	str	r3, [r7, #12]
//		}
//		else if(set_point - angular_position < 0 ){ //CCW
//			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
//			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, usepwm);
//		}
		if(errr > 0){
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	dd09      	ble.n	8001b44 <Part_II_QEI+0x194>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, usepwm);
 8001b30:	4b19      	ldr	r3, [pc, #100]	@ (8001b98 <Part_II_QEI+0x1e8>)
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba0 <Part_II_QEI+0x1f0>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8001b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba4 <Part_II_QEI+0x1f4>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, usepwm);
		}

	}

}
 8001b42:	e00b      	b.n	8001b5c <Part_II_QEI+0x1ac>
		else if(errr < 0){
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	da08      	bge.n	8001b5c <Part_II_QEI+0x1ac>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <Part_II_QEI+0x1f0>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, usepwm);
 8001b52:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <Part_II_QEI+0x1e8>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <Part_II_QEI+0x1f4>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001b5c:	bf00      	nop
 8001b5e:	3710      	adds	r7, #16
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bdb0      	pop	{r4, r5, r7, pc}
 8001b64:	f3af 8000 	nop.w
 8001b68:	00000000 	.word	0x00000000
 8001b6c:	40b38800 	.word	0x40b38800
 8001b70:	20000390 	.word	0x20000390
 8001b74:	2000033a 	.word	0x2000033a
 8001b78:	20000338 	.word	0x20000338
 8001b7c:	20000324 	.word	0x20000324
 8001b80:	20000364 	.word	0x20000364
 8001b84:	20000314 	.word	0x20000314
 8001b88:	40040000 	.word	0x40040000
 8001b8c:	20000318 	.word	0x20000318
 8001b90:	40140000 	.word	0x40140000
 8001b94:	20000310 	.word	0x20000310
 8001b98:	20000320 	.word	0x20000320
 8001b9c:	3ff00000 	.word	0x3ff00000
 8001ba0:	20000274 	.word	0x20000274
 8001ba4:	200002c0 	.word	0x200002c0

08001ba8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 8001bb2:	88fb      	ldrh	r3, [r7, #6]
 8001bb4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bb8:	d10d      	bne.n	8001bd6 <HAL_GPIO_EXTI_Callback+0x2e>
	{
		Mode = (Mode + 1) % 3;
 8001bba:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	1c59      	adds	r1, r3, #1
 8001bc0:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <HAL_GPIO_EXTI_Callback+0x40>)
 8001bc2:	fb83 3201 	smull	r3, r2, r3, r1
 8001bc6:	17cb      	asrs	r3, r1, #31
 8001bc8:	1ad2      	subs	r2, r2, r3
 8001bca:	4613      	mov	r3, r2
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	4413      	add	r3, r2
 8001bd0:	1aca      	subs	r2, r1, r3
 8001bd2:	4b04      	ldr	r3, [pc, #16]	@ (8001be4 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001bd4:	601a      	str	r2, [r3, #0]
	}
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	2000030c 	.word	0x2000030c
 8001be8:	55555556 	.word	0x55555556

08001bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf0:	b672      	cpsid	i
}
 8001bf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bf4:	bf00      	nop
 8001bf6:	e7fd      	b.n	8001bf4 <Error_Handler+0x8>

08001bf8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8001c3c <HAL_MspInit+0x44>)
 8001c00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c02:	4a0e      	ldr	r2, [pc, #56]	@ (8001c3c <HAL_MspInit+0x44>)
 8001c04:	f043 0301 	orr.w	r3, r3, #1
 8001c08:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c3c <HAL_MspInit+0x44>)
 8001c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c16:	4b09      	ldr	r3, [pc, #36]	@ (8001c3c <HAL_MspInit+0x44>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1a:	4a08      	ldr	r2, [pc, #32]	@ (8001c3c <HAL_MspInit+0x44>)
 8001c1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c20:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c22:	4b06      	ldr	r3, [pc, #24]	@ (8001c3c <HAL_MspInit+0x44>)
 8001c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c2a:	603b      	str	r3, [r7, #0]
 8001c2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001c2e:	f002 ffe5 	bl	8004bfc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40021000 	.word	0x40021000

08001c40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b09e      	sub	sp, #120	@ 0x78
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c48:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	2254      	movs	r2, #84	@ 0x54
 8001c5e:	2100      	movs	r1, #0
 8001c60:	4618      	mov	r0, r3
 8001c62:	f006 fb01 	bl	8008268 <memset>
  if(hadc->Instance==ADC1)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c6e:	d167      	bne.n	8001d40 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001c70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c74:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001c76:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001c7a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c7c:	f107 0310 	add.w	r3, r7, #16
 8001c80:	4618      	mov	r0, r3
 8001c82:	f003 fcf9 	bl	8005678 <HAL_RCCEx_PeriphCLKConfig>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001c8c:	f7ff ffae 	bl	8001bec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001c90:	4b2d      	ldr	r3, [pc, #180]	@ (8001d48 <HAL_ADC_MspInit+0x108>)
 8001c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c94:	4a2c      	ldr	r2, [pc, #176]	@ (8001d48 <HAL_ADC_MspInit+0x108>)
 8001c96:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c9c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d48 <HAL_ADC_MspInit+0x108>)
 8001c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca8:	4b27      	ldr	r3, [pc, #156]	@ (8001d48 <HAL_ADC_MspInit+0x108>)
 8001caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cac:	4a26      	ldr	r2, [pc, #152]	@ (8001d48 <HAL_ADC_MspInit+0x108>)
 8001cae:	f043 0301 	orr.w	r3, r3, #1
 8001cb2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cb4:	4b24      	ldr	r3, [pc, #144]	@ (8001d48 <HAL_ADC_MspInit+0x108>)
 8001cb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ccc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cd6:	f002 fd3b 	bl	8004750 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001cda:	4b1c      	ldr	r3, [pc, #112]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001cdc:	4a1c      	ldr	r2, [pc, #112]	@ (8001d50 <HAL_ADC_MspInit+0x110>)
 8001cde:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001ce2:	2205      	movs	r2, #5
 8001ce4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ce6:	4b19      	ldr	r3, [pc, #100]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cec:	4b17      	ldr	r3, [pc, #92]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001cf2:	4b16      	ldr	r3, [pc, #88]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001cf4:	2280      	movs	r2, #128	@ 0x80
 8001cf6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cf8:	4b14      	ldr	r3, [pc, #80]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001cfa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cfe:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001d00:	4b12      	ldr	r3, [pc, #72]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001d02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d06:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001d08:	4b10      	ldr	r3, [pc, #64]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001d0a:	2220      	movs	r2, #32
 8001d0c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d14:	480d      	ldr	r0, [pc, #52]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001d16:	f002 faa9 	bl	800426c <HAL_DMA_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001d20:	f7ff ff64 	bl	8001bec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a09      	ldr	r2, [pc, #36]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001d28:	655a      	str	r2, [r3, #84]	@ 0x54
 8001d2a:	4a08      	ldr	r2, [pc, #32]	@ (8001d4c <HAL_ADC_MspInit+0x10c>)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001d30:	2200      	movs	r2, #0
 8001d32:	2100      	movs	r1, #0
 8001d34:	2012      	movs	r0, #18
 8001d36:	f002 fa64 	bl	8004202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001d3a:	2012      	movs	r0, #18
 8001d3c:	f002 fa7b 	bl	8004236 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d40:	bf00      	nop
 8001d42:	3778      	adds	r7, #120	@ 0x78
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	200000e8 	.word	0x200000e8
 8001d50:	40020008 	.word	0x40020008

08001d54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b09e      	sub	sp, #120	@ 0x78
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d6c:	f107 0310 	add.w	r3, r7, #16
 8001d70:	2254      	movs	r2, #84	@ 0x54
 8001d72:	2100      	movs	r1, #0
 8001d74:	4618      	mov	r0, r3
 8001d76:	f006 fa77 	bl	8008268 <memset>
  if(huart->Instance==LPUART1)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8001dfc <HAL_UART_MspInit+0xa8>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d136      	bne.n	8001df2 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001d84:	2320      	movs	r3, #32
 8001d86:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d8c:	f107 0310 	add.w	r3, r7, #16
 8001d90:	4618      	mov	r0, r3
 8001d92:	f003 fc71 	bl	8005678 <HAL_RCCEx_PeriphCLKConfig>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d9c:	f7ff ff26 	bl	8001bec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001da0:	4b17      	ldr	r3, [pc, #92]	@ (8001e00 <HAL_UART_MspInit+0xac>)
 8001da2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da4:	4a16      	ldr	r2, [pc, #88]	@ (8001e00 <HAL_UART_MspInit+0xac>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001dac:	4b14      	ldr	r3, [pc, #80]	@ (8001e00 <HAL_UART_MspInit+0xac>)
 8001dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db8:	4b11      	ldr	r3, [pc, #68]	@ (8001e00 <HAL_UART_MspInit+0xac>)
 8001dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dbc:	4a10      	ldr	r2, [pc, #64]	@ (8001e00 <HAL_UART_MspInit+0xac>)
 8001dbe:	f043 0301 	orr.w	r3, r3, #1
 8001dc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <HAL_UART_MspInit+0xac>)
 8001dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	60bb      	str	r3, [r7, #8]
 8001dce:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001dd0:	230c      	movs	r3, #12
 8001dd2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001de0:	230c      	movs	r3, #12
 8001de2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001de8:	4619      	mov	r1, r3
 8001dea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dee:	f002 fcaf 	bl	8004750 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001df2:	bf00      	nop
 8001df4:	3778      	adds	r7, #120	@ 0x78
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40008000 	.word	0x40008000
 8001e00:	40021000 	.word	0x40021000

08001e04 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	@ 0x28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a17      	ldr	r2, [pc, #92]	@ (8001e80 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d127      	bne.n	8001e76 <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e26:	4b17      	ldr	r3, [pc, #92]	@ (8001e84 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e2a:	4a16      	ldr	r2, [pc, #88]	@ (8001e84 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e2c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e30:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e32:	4b14      	ldr	r3, [pc, #80]	@ (8001e84 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e3a:	613b      	str	r3, [r7, #16]
 8001e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3e:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e42:	4a10      	ldr	r2, [pc, #64]	@ (8001e84 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e84 <HAL_TIM_Encoder_MspInit+0x80>)
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	60fb      	str	r3, [r7, #12]
 8001e54:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e56:	2303      	movs	r3, #3
 8001e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e62:	2300      	movs	r3, #0
 8001e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001e66:	2302      	movs	r3, #2
 8001e68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e6a:	f107 0314 	add.w	r3, r7, #20
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4805      	ldr	r0, [pc, #20]	@ (8001e88 <HAL_TIM_Encoder_MspInit+0x84>)
 8001e72:	f002 fc6d 	bl	8004750 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001e76:	bf00      	nop
 8001e78:	3728      	adds	r7, #40	@ 0x28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40012c00 	.word	0x40012c00
 8001e84:	40021000 	.word	0x40021000
 8001e88:	48000800 	.word	0x48000800

08001e8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b086      	sub	sp, #24
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e9c:	d114      	bne.n	8001ec8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f18 <HAL_TIM_Base_MspInit+0x8c>)
 8001ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8001f18 <HAL_TIM_Base_MspInit+0x8c>)
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8001f18 <HAL_TIM_Base_MspInit+0x8c>)
 8001eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2100      	movs	r1, #0
 8001eba:	201c      	movs	r0, #28
 8001ebc:	f002 f9a1 	bl	8004202 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ec0:	201c      	movs	r0, #28
 8001ec2:	f002 f9b8 	bl	8004236 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ec6:	e022      	b.n	8001f0e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a13      	ldr	r2, [pc, #76]	@ (8001f1c <HAL_TIM_Base_MspInit+0x90>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d10c      	bne.n	8001eec <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ed2:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <HAL_TIM_Base_MspInit+0x8c>)
 8001ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed6:	4a10      	ldr	r2, [pc, #64]	@ (8001f18 <HAL_TIM_Base_MspInit+0x8c>)
 8001ed8:	f043 0302 	orr.w	r3, r3, #2
 8001edc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ede:	4b0e      	ldr	r3, [pc, #56]	@ (8001f18 <HAL_TIM_Base_MspInit+0x8c>)
 8001ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	613b      	str	r3, [r7, #16]
 8001ee8:	693b      	ldr	r3, [r7, #16]
}
 8001eea:	e010      	b.n	8001f0e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a0b      	ldr	r2, [pc, #44]	@ (8001f20 <HAL_TIM_Base_MspInit+0x94>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d10b      	bne.n	8001f0e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ef6:	4b08      	ldr	r3, [pc, #32]	@ (8001f18 <HAL_TIM_Base_MspInit+0x8c>)
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efa:	4a07      	ldr	r2, [pc, #28]	@ (8001f18 <HAL_TIM_Base_MspInit+0x8c>)
 8001efc:	f043 0304 	orr.w	r3, r3, #4
 8001f00:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f02:	4b05      	ldr	r3, [pc, #20]	@ (8001f18 <HAL_TIM_Base_MspInit+0x8c>)
 8001f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	68fb      	ldr	r3, [r7, #12]
}
 8001f0e:	bf00      	nop
 8001f10:	3718      	adds	r7, #24
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	40000400 	.word	0x40000400
 8001f20:	40000800 	.word	0x40000800

08001f24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	@ 0x28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a23      	ldr	r2, [pc, #140]	@ (8001fd0 <HAL_TIM_MspPostInit+0xac>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d11d      	bne.n	8001f82 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f46:	4b23      	ldr	r3, [pc, #140]	@ (8001fd4 <HAL_TIM_MspPostInit+0xb0>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4a:	4a22      	ldr	r2, [pc, #136]	@ (8001fd4 <HAL_TIM_MspPostInit+0xb0>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f52:	4b20      	ldr	r3, [pc, #128]	@ (8001fd4 <HAL_TIM_MspPostInit+0xb0>)
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	613b      	str	r3, [r7, #16]
 8001f5c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f5e:	2340      	movs	r3, #64	@ 0x40
 8001f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f72:	f107 0314 	add.w	r3, r7, #20
 8001f76:	4619      	mov	r1, r3
 8001f78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f7c:	f002 fbe8 	bl	8004750 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001f80:	e022      	b.n	8001fc8 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM4)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a14      	ldr	r2, [pc, #80]	@ (8001fd8 <HAL_TIM_MspPostInit+0xb4>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d11d      	bne.n	8001fc8 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8c:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_TIM_MspPostInit+0xb0>)
 8001f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f90:	4a10      	ldr	r2, [pc, #64]	@ (8001fd4 <HAL_TIM_MspPostInit+0xb0>)
 8001f92:	f043 0301 	orr.w	r3, r3, #1
 8001f96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f98:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd4 <HAL_TIM_MspPostInit+0xb0>)
 8001f9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001fa4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001fa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001faa:	2302      	movs	r3, #2
 8001fac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001fb6:	230a      	movs	r3, #10
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fc4:	f002 fbc4 	bl	8004750 <HAL_GPIO_Init>
}
 8001fc8:	bf00      	nop
 8001fca:	3728      	adds	r7, #40	@ 0x28
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	40000400 	.word	0x40000400
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40000800 	.word	0x40000800

08001fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <NMI_Handler+0x4>

08001fe4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fe8:	bf00      	nop
 8001fea:	e7fd      	b.n	8001fe8 <HardFault_Handler+0x4>

08001fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ff0:	bf00      	nop
 8001ff2:	e7fd      	b.n	8001ff0 <MemManage_Handler+0x4>

08001ff4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ff8:	bf00      	nop
 8001ffa:	e7fd      	b.n	8001ff8 <BusFault_Handler+0x4>

08001ffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002000:	bf00      	nop
 8002002:	e7fd      	b.n	8002000 <UsageFault_Handler+0x4>

08002004 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002012:	b480      	push	{r7}
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002032:	f000 f8b7 	bl	80021a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002040:	4802      	ldr	r0, [pc, #8]	@ (800204c <DMA1_Channel1_IRQHandler+0x10>)
 8002042:	f002 fa36 	bl	80044b2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	200000e8 	.word	0x200000e8

08002050 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002054:	4802      	ldr	r0, [pc, #8]	@ (8002060 <ADC1_2_IRQHandler+0x10>)
 8002056:	f000 fdb9 	bl	8002bcc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	2000007c 	.word	0x2000007c

08002064 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002068:	4802      	ldr	r0, [pc, #8]	@ (8002074 <TIM2_IRQHandler+0x10>)
 800206a:	f004 f93b 	bl	80062e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000228 	.word	0x20000228

08002078 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800207c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002080:	f002 fd00 	bl	8004a84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002084:	bf00      	nop
 8002086:	bd80      	pop	{r7, pc}

08002088 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800208c:	4b06      	ldr	r3, [pc, #24]	@ (80020a8 <SystemInit+0x20>)
 800208e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002092:	4a05      	ldr	r2, [pc, #20]	@ (80020a8 <SystemInit+0x20>)
 8002094:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002098:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800209c:	bf00      	nop
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80020ac:	480d      	ldr	r0, [pc, #52]	@ (80020e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80020ae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020b0:	f7ff ffea 	bl	8002088 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020b4:	480c      	ldr	r0, [pc, #48]	@ (80020e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80020b6:	490d      	ldr	r1, [pc, #52]	@ (80020ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80020b8:	4a0d      	ldr	r2, [pc, #52]	@ (80020f0 <LoopForever+0xe>)
  movs r3, #0
 80020ba:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80020bc:	e002      	b.n	80020c4 <LoopCopyDataInit>

080020be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020c2:	3304      	adds	r3, #4

080020c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020c8:	d3f9      	bcc.n	80020be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ca:	4a0a      	ldr	r2, [pc, #40]	@ (80020f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020cc:	4c0a      	ldr	r4, [pc, #40]	@ (80020f8 <LoopForever+0x16>)
  movs r3, #0
 80020ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020d0:	e001      	b.n	80020d6 <LoopFillZerobss>

080020d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020d4:	3204      	adds	r2, #4

080020d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020d8:	d3fb      	bcc.n	80020d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020da:	f006 f8d3 	bl	8008284 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020de:	f7fe fea7 	bl	8000e30 <main>

080020e2 <LoopForever>:

LoopForever:
    b LoopForever
 80020e2:	e7fe      	b.n	80020e2 <LoopForever>
  ldr   r0, =_estack
 80020e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020ec:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80020f0:	080085b8 	.word	0x080085b8
  ldr r2, =_sbss
 80020f4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80020f8:	200004d0 	.word	0x200004d0

080020fc <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020fc:	e7fe      	b.n	80020fc <ADC3_IRQHandler>

080020fe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b082      	sub	sp, #8
 8002102:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002104:	2300      	movs	r3, #0
 8002106:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002108:	2003      	movs	r0, #3
 800210a:	f002 f86f 	bl	80041ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800210e:	2000      	movs	r0, #0
 8002110:	f000 f80e 	bl	8002130 <HAL_InitTick>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	71fb      	strb	r3, [r7, #7]
 800211e:	e001      	b.n	8002124 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002120:	f7ff fd6a 	bl	8001bf8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002124:	79fb      	ldrb	r3, [r7, #7]

}
 8002126:	4618      	mov	r0, r3
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002138:	2300      	movs	r3, #0
 800213a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800213c:	4b16      	ldr	r3, [pc, #88]	@ (8002198 <HAL_InitTick+0x68>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d022      	beq.n	800218a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002144:	4b15      	ldr	r3, [pc, #84]	@ (800219c <HAL_InitTick+0x6c>)
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	4b13      	ldr	r3, [pc, #76]	@ (8002198 <HAL_InitTick+0x68>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002150:	fbb1 f3f3 	udiv	r3, r1, r3
 8002154:	fbb2 f3f3 	udiv	r3, r2, r3
 8002158:	4618      	mov	r0, r3
 800215a:	f002 f87a 	bl	8004252 <HAL_SYSTICK_Config>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10f      	bne.n	8002184 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b0f      	cmp	r3, #15
 8002168:	d809      	bhi.n	800217e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800216a:	2200      	movs	r2, #0
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	f04f 30ff 	mov.w	r0, #4294967295
 8002172:	f002 f846 	bl	8004202 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002176:	4a0a      	ldr	r2, [pc, #40]	@ (80021a0 <HAL_InitTick+0x70>)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6013      	str	r3, [r2, #0]
 800217c:	e007      	b.n	800218e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	73fb      	strb	r3, [r7, #15]
 8002182:	e004      	b.n	800218e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	73fb      	strb	r3, [r7, #15]
 8002188:	e001      	b.n	800218e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800218e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3710      	adds	r7, #16
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}
 8002198:	20000008 	.word	0x20000008
 800219c:	20000000 	.word	0x20000000
 80021a0:	20000004 	.word	0x20000004

080021a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021a8:	4b05      	ldr	r3, [pc, #20]	@ (80021c0 <HAL_IncTick+0x1c>)
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	4b05      	ldr	r3, [pc, #20]	@ (80021c4 <HAL_IncTick+0x20>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4413      	add	r3, r2
 80021b2:	4a03      	ldr	r2, [pc, #12]	@ (80021c0 <HAL_IncTick+0x1c>)
 80021b4:	6013      	str	r3, [r2, #0]
}
 80021b6:	bf00      	nop
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	20000394 	.word	0x20000394
 80021c4:	20000008 	.word	0x20000008

080021c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  return uwTick;
 80021cc:	4b03      	ldr	r3, [pc, #12]	@ (80021dc <HAL_GetTick+0x14>)
 80021ce:	681b      	ldr	r3, [r3, #0]
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	20000394 	.word	0x20000394

080021e0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	431a      	orrs	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	609a      	str	r2, [r3, #8]
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
 800220e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	609a      	str	r2, [r3, #8]
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800223c:	4618      	mov	r0, r3
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002248:	b480      	push	{r7}
 800224a:	b087      	sub	sp, #28
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
 8002254:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	3360      	adds	r3, #96	@ 0x60
 800225a:	461a      	mov	r2, r3
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b08      	ldr	r3, [pc, #32]	@ (800228c <LL_ADC_SetOffset+0x44>)
 800226a:	4013      	ands	r3, r2
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	4313      	orrs	r3, r2
 8002278:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002280:	bf00      	nop
 8002282:	371c      	adds	r7, #28
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr
 800228c:	03fff000 	.word	0x03fff000

08002290 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3360      	adds	r3, #96	@ 0x60
 800229e:	461a      	mov	r2, r3
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4413      	add	r3, r2
 80022a6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80022bc:	b480      	push	{r7}
 80022be:	b087      	sub	sp, #28
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	3360      	adds	r3, #96	@ 0x60
 80022cc:	461a      	mov	r2, r3
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	4413      	add	r3, r2
 80022d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	431a      	orrs	r2, r3
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80022e6:	bf00      	nop
 80022e8:	371c      	adds	r7, #28
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80022f2:	b480      	push	{r7}
 80022f4:	b087      	sub	sp, #28
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	3360      	adds	r3, #96	@ 0x60
 8002302:	461a      	mov	r2, r3
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	431a      	orrs	r2, r3
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800231c:	bf00      	nop
 800231e:	371c      	adds	r7, #28
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002328:	b480      	push	{r7}
 800232a:	b087      	sub	sp, #28
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	3360      	adds	r3, #96	@ 0x60
 8002338:	461a      	mov	r2, r3
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	431a      	orrs	r2, r3
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002352:	bf00      	nop
 8002354:	371c      	adds	r7, #28
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr

0800235e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
 8002366:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	431a      	orrs	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	615a      	str	r2, [r3, #20]
}
 8002378:	bf00      	nop
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002394:	2b00      	cmp	r3, #0
 8002396:	d101      	bne.n	800239c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002398:	2301      	movs	r3, #1
 800239a:	e000      	b.n	800239e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b087      	sub	sp, #28
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	60f8      	str	r0, [r7, #12]
 80023b2:	60b9      	str	r1, [r7, #8]
 80023b4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	3330      	adds	r3, #48	@ 0x30
 80023ba:	461a      	mov	r2, r3
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	0a1b      	lsrs	r3, r3, #8
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	f003 030c 	and.w	r3, r3, #12
 80023c6:	4413      	add	r3, r2
 80023c8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	f003 031f 	and.w	r3, r3, #31
 80023d4:	211f      	movs	r1, #31
 80023d6:	fa01 f303 	lsl.w	r3, r1, r3
 80023da:	43db      	mvns	r3, r3
 80023dc:	401a      	ands	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	0e9b      	lsrs	r3, r3, #26
 80023e2:	f003 011f 	and.w	r1, r3, #31
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	f003 031f 	and.w	r3, r3, #31
 80023ec:	fa01 f303 	lsl.w	r3, r1, r3
 80023f0:	431a      	orrs	r2, r3
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80023f6:	bf00      	nop
 80023f8:	371c      	adds	r7, #28
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002402:	b480      	push	{r7}
 8002404:	b083      	sub	sp, #12
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002416:	2301      	movs	r3, #1
 8002418:	e000      	b.n	800241c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002428:	b480      	push	{r7}
 800242a:	b087      	sub	sp, #28
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	3314      	adds	r3, #20
 8002438:	461a      	mov	r2, r3
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	0e5b      	lsrs	r3, r3, #25
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	f003 0304 	and.w	r3, r3, #4
 8002444:	4413      	add	r3, r2
 8002446:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	0d1b      	lsrs	r3, r3, #20
 8002450:	f003 031f 	and.w	r3, r3, #31
 8002454:	2107      	movs	r1, #7
 8002456:	fa01 f303 	lsl.w	r3, r1, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	401a      	ands	r2, r3
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	0d1b      	lsrs	r3, r3, #20
 8002462:	f003 031f 	and.w	r3, r3, #31
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	fa01 f303 	lsl.w	r3, r1, r3
 800246c:	431a      	orrs	r2, r3
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002472:	bf00      	nop
 8002474:	371c      	adds	r7, #28
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
	...

08002480 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002498:	43db      	mvns	r3, r3
 800249a:	401a      	ands	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f003 0318 	and.w	r3, r3, #24
 80024a2:	4908      	ldr	r1, [pc, #32]	@ (80024c4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80024a4:	40d9      	lsrs	r1, r3
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	400b      	ands	r3, r1
 80024aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ae:	431a      	orrs	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80024b6:	bf00      	nop
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	0007ffff 	.word	0x0007ffff

080024c8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f003 031f 	and.w	r3, r3, #31
}
 80024d8:	4618      	mov	r0, r3
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002510:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6093      	str	r3, [r2, #8]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002538:	d101      	bne.n	800253e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800253a:	2301      	movs	r3, #1
 800253c:	e000      	b.n	8002540 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800255c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002560:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002584:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002588:	d101      	bne.n	800258e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800258a:	2301      	movs	r3, #1
 800258c:	e000      	b.n	8002590 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800258e:	2300      	movs	r3, #0
}
 8002590:	4618      	mov	r0, r3
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025b0:	f043 0201 	orr.w	r2, r3, #1
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025d8:	f043 0202 	orr.w	r2, r3, #2
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 0301 	and.w	r3, r3, #1
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d101      	bne.n	8002604 <LL_ADC_IsEnabled+0x18>
 8002600:	2301      	movs	r3, #1
 8002602:	e000      	b.n	8002606 <LL_ADC_IsEnabled+0x1a>
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b02      	cmp	r3, #2
 8002624:	d101      	bne.n	800262a <LL_ADC_IsDisableOngoing+0x18>
 8002626:	2301      	movs	r3, #1
 8002628:	e000      	b.n	800262c <LL_ADC_IsDisableOngoing+0x1a>
 800262a:	2300      	movs	r3, #0
}
 800262c:	4618      	mov	r0, r3
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002648:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800264c:	f043 0204 	orr.w	r2, r3, #4
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	2b04      	cmp	r3, #4
 8002672:	d101      	bne.n	8002678 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002674:	2301      	movs	r3, #1
 8002676:	e000      	b.n	800267a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002686:	b480      	push	{r7}
 8002688:	b083      	sub	sp, #12
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f003 0308 	and.w	r3, r3, #8
 8002696:	2b08      	cmp	r3, #8
 8002698:	d101      	bne.n	800269e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800269a:	2301      	movs	r3, #1
 800269c:	e000      	b.n	80026a0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026ac:	b590      	push	{r4, r7, lr}
 80026ae:	b089      	sub	sp, #36	@ 0x24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026b4:	2300      	movs	r3, #0
 80026b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80026b8:	2300      	movs	r3, #0
 80026ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e1a9      	b.n	8002a1a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d109      	bne.n	80026e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7ff fab3 	bl	8001c40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7ff ff19 	bl	8002524 <LL_ADC_IsDeepPowerDownEnabled>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d004      	beq.n	8002702 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7ff feff 	bl	8002500 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff ff34 	bl	8002574 <LL_ADC_IsInternalRegulatorEnabled>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d115      	bne.n	800273e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff ff18 	bl	800254c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800271c:	4b9c      	ldr	r3, [pc, #624]	@ (8002990 <HAL_ADC_Init+0x2e4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	099b      	lsrs	r3, r3, #6
 8002722:	4a9c      	ldr	r2, [pc, #624]	@ (8002994 <HAL_ADC_Init+0x2e8>)
 8002724:	fba2 2303 	umull	r2, r3, r2, r3
 8002728:	099b      	lsrs	r3, r3, #6
 800272a:	3301      	adds	r3, #1
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002730:	e002      	b.n	8002738 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	3b01      	subs	r3, #1
 8002736:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f9      	bne.n	8002732 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff ff16 	bl	8002574 <LL_ADC_IsInternalRegulatorEnabled>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d10d      	bne.n	800276a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002752:	f043 0210 	orr.w	r2, r3, #16
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800275e:	f043 0201 	orr.w	r2, r3, #1
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4618      	mov	r0, r3
 8002770:	f7ff ff76 	bl	8002660 <LL_ADC_REG_IsConversionOngoing>
 8002774:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800277a:	f003 0310 	and.w	r3, r3, #16
 800277e:	2b00      	cmp	r3, #0
 8002780:	f040 8142 	bne.w	8002a08 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	2b00      	cmp	r3, #0
 8002788:	f040 813e 	bne.w	8002a08 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002790:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002794:	f043 0202 	orr.w	r2, r3, #2
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff ff23 	bl	80025ec <LL_ADC_IsEnabled>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d141      	bne.n	8002830 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027b4:	d004      	beq.n	80027c0 <HAL_ADC_Init+0x114>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a77      	ldr	r2, [pc, #476]	@ (8002998 <HAL_ADC_Init+0x2ec>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d10f      	bne.n	80027e0 <HAL_ADC_Init+0x134>
 80027c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80027c4:	f7ff ff12 	bl	80025ec <LL_ADC_IsEnabled>
 80027c8:	4604      	mov	r4, r0
 80027ca:	4873      	ldr	r0, [pc, #460]	@ (8002998 <HAL_ADC_Init+0x2ec>)
 80027cc:	f7ff ff0e 	bl	80025ec <LL_ADC_IsEnabled>
 80027d0:	4603      	mov	r3, r0
 80027d2:	4323      	orrs	r3, r4
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	bf0c      	ite	eq
 80027d8:	2301      	moveq	r3, #1
 80027da:	2300      	movne	r3, #0
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	e012      	b.n	8002806 <HAL_ADC_Init+0x15a>
 80027e0:	486e      	ldr	r0, [pc, #440]	@ (800299c <HAL_ADC_Init+0x2f0>)
 80027e2:	f7ff ff03 	bl	80025ec <LL_ADC_IsEnabled>
 80027e6:	4604      	mov	r4, r0
 80027e8:	486d      	ldr	r0, [pc, #436]	@ (80029a0 <HAL_ADC_Init+0x2f4>)
 80027ea:	f7ff feff 	bl	80025ec <LL_ADC_IsEnabled>
 80027ee:	4603      	mov	r3, r0
 80027f0:	431c      	orrs	r4, r3
 80027f2:	486c      	ldr	r0, [pc, #432]	@ (80029a4 <HAL_ADC_Init+0x2f8>)
 80027f4:	f7ff fefa 	bl	80025ec <LL_ADC_IsEnabled>
 80027f8:	4603      	mov	r3, r0
 80027fa:	4323      	orrs	r3, r4
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	bf0c      	ite	eq
 8002800:	2301      	moveq	r3, #1
 8002802:	2300      	movne	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d012      	beq.n	8002830 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002812:	d004      	beq.n	800281e <HAL_ADC_Init+0x172>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a5f      	ldr	r2, [pc, #380]	@ (8002998 <HAL_ADC_Init+0x2ec>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d101      	bne.n	8002822 <HAL_ADC_Init+0x176>
 800281e:	4a62      	ldr	r2, [pc, #392]	@ (80029a8 <HAL_ADC_Init+0x2fc>)
 8002820:	e000      	b.n	8002824 <HAL_ADC_Init+0x178>
 8002822:	4a62      	ldr	r2, [pc, #392]	@ (80029ac <HAL_ADC_Init+0x300>)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	4619      	mov	r1, r3
 800282a:	4610      	mov	r0, r2
 800282c:	f7ff fcd8 	bl	80021e0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	7f5b      	ldrb	r3, [r3, #29]
 8002834:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800283a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002840:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002846:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800284e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002850:	4313      	orrs	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800285a:	2b01      	cmp	r3, #1
 800285c:	d106      	bne.n	800286c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002862:	3b01      	subs	r3, #1
 8002864:	045b      	lsls	r3, r3, #17
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4313      	orrs	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002870:	2b00      	cmp	r3, #0
 8002872:	d009      	beq.n	8002888 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002878:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002880:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4313      	orrs	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68da      	ldr	r2, [r3, #12]
 800288e:	4b48      	ldr	r3, [pc, #288]	@ (80029b0 <HAL_ADC_Init+0x304>)
 8002890:	4013      	ands	r3, r2
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	69b9      	ldr	r1, [r7, #24]
 8002898:	430b      	orrs	r3, r1
 800289a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff fee5 	bl	8002686 <LL_ADC_INJ_IsConversionOngoing>
 80028bc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d17f      	bne.n	80029c4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d17c      	bne.n	80029c4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80028ce:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80028d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80028d8:	4313      	orrs	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80028e6:	f023 0302 	bic.w	r3, r3, #2
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	69b9      	ldr	r1, [r7, #24]
 80028f0:	430b      	orrs	r3, r1
 80028f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d017      	beq.n	800292c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	691a      	ldr	r2, [r3, #16]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800290a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002914:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002918:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6911      	ldr	r1, [r2, #16]
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	6812      	ldr	r2, [r2, #0]
 8002924:	430b      	orrs	r3, r1
 8002926:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800292a:	e013      	b.n	8002954 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	691a      	ldr	r2, [r3, #16]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800293a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6812      	ldr	r2, [r2, #0]
 8002948:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800294c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002950:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800295a:	2b01      	cmp	r3, #1
 800295c:	d12a      	bne.n	80029b4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002968:	f023 0304 	bic.w	r3, r3, #4
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002974:	4311      	orrs	r1, r2
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800297a:	4311      	orrs	r1, r2
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002980:	430a      	orrs	r2, r1
 8002982:	431a      	orrs	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f042 0201 	orr.w	r2, r2, #1
 800298c:	611a      	str	r2, [r3, #16]
 800298e:	e019      	b.n	80029c4 <HAL_ADC_Init+0x318>
 8002990:	20000000 	.word	0x20000000
 8002994:	053e2d63 	.word	0x053e2d63
 8002998:	50000100 	.word	0x50000100
 800299c:	50000400 	.word	0x50000400
 80029a0:	50000500 	.word	0x50000500
 80029a4:	50000600 	.word	0x50000600
 80029a8:	50000300 	.word	0x50000300
 80029ac:	50000700 	.word	0x50000700
 80029b0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	691a      	ldr	r2, [r3, #16]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 0201 	bic.w	r2, r2, #1
 80029c2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d10c      	bne.n	80029e6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	f023 010f 	bic.w	r1, r3, #15
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1b      	ldr	r3, [r3, #32]
 80029da:	1e5a      	subs	r2, r3, #1
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80029e4:	e007      	b.n	80029f6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 020f 	bic.w	r2, r2, #15
 80029f4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fa:	f023 0303 	bic.w	r3, r3, #3
 80029fe:	f043 0201 	orr.w	r2, r3, #1
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a06:	e007      	b.n	8002a18 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a0c:	f043 0210 	orr.w	r2, r3, #16
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a18:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3724      	adds	r7, #36	@ 0x24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd90      	pop	{r4, r7, pc}
 8002a22:	bf00      	nop

08002a24 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a38:	d004      	beq.n	8002a44 <HAL_ADC_Start_DMA+0x20>
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a5a      	ldr	r2, [pc, #360]	@ (8002ba8 <HAL_ADC_Start_DMA+0x184>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d101      	bne.n	8002a48 <HAL_ADC_Start_DMA+0x24>
 8002a44:	4b59      	ldr	r3, [pc, #356]	@ (8002bac <HAL_ADC_Start_DMA+0x188>)
 8002a46:	e000      	b.n	8002a4a <HAL_ADC_Start_DMA+0x26>
 8002a48:	4b59      	ldr	r3, [pc, #356]	@ (8002bb0 <HAL_ADC_Start_DMA+0x18c>)
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff fd3c 	bl	80024c8 <LL_ADC_GetMultimode>
 8002a50:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7ff fe02 	bl	8002660 <LL_ADC_REG_IsConversionOngoing>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f040 809b 	bne.w	8002b9a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d101      	bne.n	8002a72 <HAL_ADC_Start_DMA+0x4e>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	e096      	b.n	8002ba0 <HAL_ADC_Start_DMA+0x17c>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2201      	movs	r2, #1
 8002a76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a4d      	ldr	r2, [pc, #308]	@ (8002bb4 <HAL_ADC_Start_DMA+0x190>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d008      	beq.n	8002a96 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d005      	beq.n	8002a96 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	2b05      	cmp	r3, #5
 8002a8e:	d002      	beq.n	8002a96 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	2b09      	cmp	r3, #9
 8002a94:	d17a      	bne.n	8002b8c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002a96:	68f8      	ldr	r0, [r7, #12]
 8002a98:	f000 ff60 	bl	800395c <ADC_Enable>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002aa0:	7dfb      	ldrb	r3, [r7, #23]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d16d      	bne.n	8002b82 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aaa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002aae:	f023 0301 	bic.w	r3, r3, #1
 8002ab2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a3a      	ldr	r2, [pc, #232]	@ (8002ba8 <HAL_ADC_Start_DMA+0x184>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d009      	beq.n	8002ad8 <HAL_ADC_Start_DMA+0xb4>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a3b      	ldr	r2, [pc, #236]	@ (8002bb8 <HAL_ADC_Start_DMA+0x194>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d002      	beq.n	8002ad4 <HAL_ADC_Start_DMA+0xb0>
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	e003      	b.n	8002adc <HAL_ADC_Start_DMA+0xb8>
 8002ad4:	4b39      	ldr	r3, [pc, #228]	@ (8002bbc <HAL_ADC_Start_DMA+0x198>)
 8002ad6:	e001      	b.n	8002adc <HAL_ADC_Start_DMA+0xb8>
 8002ad8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	6812      	ldr	r2, [r2, #0]
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d002      	beq.n	8002aea <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d105      	bne.n	8002af6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aee:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002afa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d006      	beq.n	8002b10 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b06:	f023 0206 	bic.w	r2, r3, #6
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	661a      	str	r2, [r3, #96]	@ 0x60
 8002b0e:	e002      	b.n	8002b16 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b1a:	4a29      	ldr	r2, [pc, #164]	@ (8002bc0 <HAL_ADC_Start_DMA+0x19c>)
 8002b1c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b22:	4a28      	ldr	r2, [pc, #160]	@ (8002bc4 <HAL_ADC_Start_DMA+0x1a0>)
 8002b24:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b2a:	4a27      	ldr	r2, [pc, #156]	@ (8002bc8 <HAL_ADC_Start_DMA+0x1a4>)
 8002b2c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	221c      	movs	r2, #28
 8002b34:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f042 0210 	orr.w	r2, r2, #16
 8002b4c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68da      	ldr	r2, [r3, #12]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f042 0201 	orr.w	r2, r2, #1
 8002b5c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	3340      	adds	r3, #64	@ 0x40
 8002b68:	4619      	mov	r1, r3
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f001 fc25 	bl	80043bc <HAL_DMA_Start_IT>
 8002b72:	4603      	mov	r3, r0
 8002b74:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff fd5c 	bl	8002638 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002b80:	e00d      	b.n	8002b9e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002b8a:	e008      	b.n	8002b9e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002b98:	e001      	b.n	8002b9e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3718      	adds	r7, #24
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	50000100 	.word	0x50000100
 8002bac:	50000300 	.word	0x50000300
 8002bb0:	50000700 	.word	0x50000700
 8002bb4:	50000600 	.word	0x50000600
 8002bb8:	50000500 	.word	0x50000500
 8002bbc:	50000400 	.word	0x50000400
 8002bc0:	08003b47 	.word	0x08003b47
 8002bc4:	08003c1f 	.word	0x08003c1f
 8002bc8:	08003c3b 	.word	0x08003c3b

08002bcc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08a      	sub	sp, #40	@ 0x28
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bf0:	d004      	beq.n	8002bfc <HAL_ADC_IRQHandler+0x30>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a8e      	ldr	r2, [pc, #568]	@ (8002e30 <HAL_ADC_IRQHandler+0x264>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d101      	bne.n	8002c00 <HAL_ADC_IRQHandler+0x34>
 8002bfc:	4b8d      	ldr	r3, [pc, #564]	@ (8002e34 <HAL_ADC_IRQHandler+0x268>)
 8002bfe:	e000      	b.n	8002c02 <HAL_ADC_IRQHandler+0x36>
 8002c00:	4b8d      	ldr	r3, [pc, #564]	@ (8002e38 <HAL_ADC_IRQHandler+0x26c>)
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff fc60 	bl	80024c8 <LL_ADC_GetMultimode>
 8002c08:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d017      	beq.n	8002c44 <HAL_ADC_IRQHandler+0x78>
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d012      	beq.n	8002c44 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c22:	f003 0310 	and.w	r3, r3, #16
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d105      	bne.n	8002c36 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f001 f8f6 	bl	8003e28 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2202      	movs	r2, #2
 8002c42:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d004      	beq.n	8002c58 <HAL_ADC_IRQHandler+0x8c>
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	f003 0304 	and.w	r3, r3, #4
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10b      	bne.n	8002c70 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	f000 8094 	beq.w	8002d8c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	f003 0308 	and.w	r3, r3, #8
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 808e 	beq.w	8002d8c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c74:	f003 0310 	and.w	r3, r3, #16
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d105      	bne.n	8002c88 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c80:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff fb79 	bl	8002384 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d072      	beq.n	8002d7e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a64      	ldr	r2, [pc, #400]	@ (8002e30 <HAL_ADC_IRQHandler+0x264>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d009      	beq.n	8002cb6 <HAL_ADC_IRQHandler+0xea>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a65      	ldr	r2, [pc, #404]	@ (8002e3c <HAL_ADC_IRQHandler+0x270>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d002      	beq.n	8002cb2 <HAL_ADC_IRQHandler+0xe6>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	e003      	b.n	8002cba <HAL_ADC_IRQHandler+0xee>
 8002cb2:	4b63      	ldr	r3, [pc, #396]	@ (8002e40 <HAL_ADC_IRQHandler+0x274>)
 8002cb4:	e001      	b.n	8002cba <HAL_ADC_IRQHandler+0xee>
 8002cb6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d008      	beq.n	8002cd4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d005      	beq.n	8002cd4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	2b05      	cmp	r3, #5
 8002ccc:	d002      	beq.n	8002cd4 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	2b09      	cmp	r3, #9
 8002cd2:	d104      	bne.n	8002cde <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	623b      	str	r3, [r7, #32]
 8002cdc:	e014      	b.n	8002d08 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a53      	ldr	r2, [pc, #332]	@ (8002e30 <HAL_ADC_IRQHandler+0x264>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d009      	beq.n	8002cfc <HAL_ADC_IRQHandler+0x130>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a53      	ldr	r2, [pc, #332]	@ (8002e3c <HAL_ADC_IRQHandler+0x270>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d002      	beq.n	8002cf8 <HAL_ADC_IRQHandler+0x12c>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	e003      	b.n	8002d00 <HAL_ADC_IRQHandler+0x134>
 8002cf8:	4b51      	ldr	r3, [pc, #324]	@ (8002e40 <HAL_ADC_IRQHandler+0x274>)
 8002cfa:	e001      	b.n	8002d00 <HAL_ADC_IRQHandler+0x134>
 8002cfc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002d00:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002d08:	6a3b      	ldr	r3, [r7, #32]
 8002d0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d135      	bne.n	8002d7e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0308 	and.w	r3, r3, #8
 8002d1c:	2b08      	cmp	r3, #8
 8002d1e:	d12e      	bne.n	8002d7e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff fc9b 	bl	8002660 <LL_ADC_REG_IsConversionOngoing>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d11a      	bne.n	8002d66 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685a      	ldr	r2, [r3, #4]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 020c 	bic.w	r2, r2, #12
 8002d3e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d112      	bne.n	8002d7e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d5c:	f043 0201 	orr.w	r2, r3, #1
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d64:	e00b      	b.n	8002d7e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6a:	f043 0210 	orr.w	r2, r3, #16
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d76:	f043 0201 	orr.w	r2, r3, #1
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f984 	bl	800308c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	220c      	movs	r2, #12
 8002d8a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	f003 0320 	and.w	r3, r3, #32
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d004      	beq.n	8002da0 <HAL_ADC_IRQHandler+0x1d4>
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	f003 0320 	and.w	r3, r3, #32
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d10b      	bne.n	8002db8 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	f000 80b3 	beq.w	8002f12 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f000 80ad 	beq.w	8002f12 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dbc:	f003 0310 	and.w	r3, r3, #16
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d105      	bne.n	8002dd0 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff fb14 	bl	8002402 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002dda:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff facf 	bl	8002384 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002de6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a10      	ldr	r2, [pc, #64]	@ (8002e30 <HAL_ADC_IRQHandler+0x264>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d009      	beq.n	8002e06 <HAL_ADC_IRQHandler+0x23a>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a11      	ldr	r2, [pc, #68]	@ (8002e3c <HAL_ADC_IRQHandler+0x270>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d002      	beq.n	8002e02 <HAL_ADC_IRQHandler+0x236>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	e003      	b.n	8002e0a <HAL_ADC_IRQHandler+0x23e>
 8002e02:	4b0f      	ldr	r3, [pc, #60]	@ (8002e40 <HAL_ADC_IRQHandler+0x274>)
 8002e04:	e001      	b.n	8002e0a <HAL_ADC_IRQHandler+0x23e>
 8002e06:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6812      	ldr	r2, [r2, #0]
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d008      	beq.n	8002e24 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d005      	beq.n	8002e24 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	2b06      	cmp	r3, #6
 8002e1c:	d002      	beq.n	8002e24 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	2b07      	cmp	r3, #7
 8002e22:	d10f      	bne.n	8002e44 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	623b      	str	r3, [r7, #32]
 8002e2c:	e01f      	b.n	8002e6e <HAL_ADC_IRQHandler+0x2a2>
 8002e2e:	bf00      	nop
 8002e30:	50000100 	.word	0x50000100
 8002e34:	50000300 	.word	0x50000300
 8002e38:	50000700 	.word	0x50000700
 8002e3c:	50000500 	.word	0x50000500
 8002e40:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a8b      	ldr	r2, [pc, #556]	@ (8003078 <HAL_ADC_IRQHandler+0x4ac>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d009      	beq.n	8002e62 <HAL_ADC_IRQHandler+0x296>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a8a      	ldr	r2, [pc, #552]	@ (800307c <HAL_ADC_IRQHandler+0x4b0>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d002      	beq.n	8002e5e <HAL_ADC_IRQHandler+0x292>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	e003      	b.n	8002e66 <HAL_ADC_IRQHandler+0x29a>
 8002e5e:	4b88      	ldr	r3, [pc, #544]	@ (8003080 <HAL_ADC_IRQHandler+0x4b4>)
 8002e60:	e001      	b.n	8002e66 <HAL_ADC_IRQHandler+0x29a>
 8002e62:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e66:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d047      	beq.n	8002f04 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002e74:	6a3b      	ldr	r3, [r7, #32]
 8002e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d007      	beq.n	8002e8e <HAL_ADC_IRQHandler+0x2c2>
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d03f      	beq.n	8002f04 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d13a      	bne.n	8002f04 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e98:	2b40      	cmp	r3, #64	@ 0x40
 8002e9a:	d133      	bne.n	8002f04 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002e9c:	6a3b      	ldr	r3, [r7, #32]
 8002e9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d12e      	bne.n	8002f04 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff fbeb 	bl	8002686 <LL_ADC_INJ_IsConversionOngoing>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d11a      	bne.n	8002eec <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ec4:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d112      	bne.n	8002f04 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee2:	f043 0201 	orr.w	r2, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002eea:	e00b      	b.n	8002f04 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef0:	f043 0210 	orr.w	r2, r3, #16
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002efc:	f043 0201 	orr.w	r2, r3, #1
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 ff67 	bl	8003dd8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2260      	movs	r2, #96	@ 0x60
 8002f10:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d011      	beq.n	8002f40 <HAL_ADC_IRQHandler+0x374>
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00c      	beq.n	8002f40 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f8be 	bl	80030b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2280      	movs	r2, #128	@ 0x80
 8002f3e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d012      	beq.n	8002f70 <HAL_ADC_IRQHandler+0x3a4>
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00d      	beq.n	8002f70 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f58:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f000 ff4d 	bl	8003e00 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f6e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d012      	beq.n	8002fa0 <HAL_ADC_IRQHandler+0x3d4>
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00d      	beq.n	8002fa0 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f88:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 ff3f 	bl	8003e14 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f9e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f003 0310 	and.w	r3, r3, #16
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d043      	beq.n	8003032 <HAL_ADC_IRQHandler+0x466>
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	f003 0310 	and.w	r3, r3, #16
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d03e      	beq.n	8003032 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d102      	bne.n	8002fc2 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fc0:	e021      	b.n	8003006 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d015      	beq.n	8002ff4 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fd0:	d004      	beq.n	8002fdc <HAL_ADC_IRQHandler+0x410>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a28      	ldr	r2, [pc, #160]	@ (8003078 <HAL_ADC_IRQHandler+0x4ac>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d101      	bne.n	8002fe0 <HAL_ADC_IRQHandler+0x414>
 8002fdc:	4b29      	ldr	r3, [pc, #164]	@ (8003084 <HAL_ADC_IRQHandler+0x4b8>)
 8002fde:	e000      	b.n	8002fe2 <HAL_ADC_IRQHandler+0x416>
 8002fe0:	4b29      	ldr	r3, [pc, #164]	@ (8003088 <HAL_ADC_IRQHandler+0x4bc>)
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7ff fa7e 	bl	80024e4 <LL_ADC_GetMultiDMATransfer>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00b      	beq.n	8003006 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff2:	e008      	b.n	8003006 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003002:	2301      	movs	r3, #1
 8003004:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003008:	2b01      	cmp	r3, #1
 800300a:	d10e      	bne.n	800302a <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003010:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800301c:	f043 0202 	orr.w	r2, r3, #2
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 f84f 	bl	80030c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2210      	movs	r2, #16
 8003030:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003038:	2b00      	cmp	r3, #0
 800303a:	d018      	beq.n	800306e <HAL_ADC_IRQHandler+0x4a2>
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003042:	2b00      	cmp	r3, #0
 8003044:	d013      	beq.n	800306e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003056:	f043 0208 	orr.w	r2, r3, #8
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003066:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f000 febf 	bl	8003dec <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800306e:	bf00      	nop
 8003070:	3728      	adds	r7, #40	@ 0x28
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	50000100 	.word	0x50000100
 800307c:	50000500 	.word	0x50000500
 8003080:	50000400 	.word	0x50000400
 8003084:	50000300 	.word	0x50000300
 8003088:	50000700 	.word	0x50000700

0800308c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b0b6      	sub	sp, #216	@ 0xd8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80030ec:	2300      	movs	r3, #0
 80030ee:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d102      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x24>
 80030fa:	2302      	movs	r3, #2
 80030fc:	f000 bc13 	b.w	8003926 <HAL_ADC_ConfigChannel+0x84a>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff faa7 	bl	8002660 <LL_ADC_REG_IsConversionOngoing>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	f040 83f3 	bne.w	8003900 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6818      	ldr	r0, [r3, #0]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	6859      	ldr	r1, [r3, #4]
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	461a      	mov	r2, r3
 8003128:	f7ff f93f 	bl	80023aa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff fa95 	bl	8002660 <LL_ADC_REG_IsConversionOngoing>
 8003136:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4618      	mov	r0, r3
 8003140:	f7ff faa1 	bl	8002686 <LL_ADC_INJ_IsConversionOngoing>
 8003144:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003148:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800314c:	2b00      	cmp	r3, #0
 800314e:	f040 81d9 	bne.w	8003504 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003152:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003156:	2b00      	cmp	r3, #0
 8003158:	f040 81d4 	bne.w	8003504 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003164:	d10f      	bne.n	8003186 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2200      	movs	r2, #0
 8003170:	4619      	mov	r1, r3
 8003172:	f7ff f959 	bl	8002428 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800317e:	4618      	mov	r0, r3
 8003180:	f7ff f8ed 	bl	800235e <LL_ADC_SetSamplingTimeCommonConfig>
 8003184:	e00e      	b.n	80031a4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6818      	ldr	r0, [r3, #0]
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	6819      	ldr	r1, [r3, #0]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	461a      	mov	r2, r3
 8003194:	f7ff f948 	bl	8002428 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2100      	movs	r1, #0
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff f8dd 	bl	800235e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	695a      	ldr	r2, [r3, #20]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	08db      	lsrs	r3, r3, #3
 80031b0:	f003 0303 	and.w	r3, r3, #3
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	2b04      	cmp	r3, #4
 80031c4:	d022      	beq.n	800320c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6818      	ldr	r0, [r3, #0]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	6919      	ldr	r1, [r3, #16]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80031d6:	f7ff f837 	bl	8002248 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6818      	ldr	r0, [r3, #0]
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	6919      	ldr	r1, [r3, #16]
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	461a      	mov	r2, r3
 80031e8:	f7ff f883 	bl	80022f2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6818      	ldr	r0, [r3, #0]
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d102      	bne.n	8003202 <HAL_ADC_ConfigChannel+0x126>
 80031fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003200:	e000      	b.n	8003204 <HAL_ADC_ConfigChannel+0x128>
 8003202:	2300      	movs	r3, #0
 8003204:	461a      	mov	r2, r3
 8003206:	f7ff f88f 	bl	8002328 <LL_ADC_SetOffsetSaturation>
 800320a:	e17b      	b.n	8003504 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2100      	movs	r1, #0
 8003212:	4618      	mov	r0, r3
 8003214:	f7ff f83c 	bl	8002290 <LL_ADC_GetOffsetChannel>
 8003218:	4603      	mov	r3, r0
 800321a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10a      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x15c>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2100      	movs	r1, #0
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff f831 	bl	8002290 <LL_ADC_GetOffsetChannel>
 800322e:	4603      	mov	r3, r0
 8003230:	0e9b      	lsrs	r3, r3, #26
 8003232:	f003 021f 	and.w	r2, r3, #31
 8003236:	e01e      	b.n	8003276 <HAL_ADC_ConfigChannel+0x19a>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	2100      	movs	r1, #0
 800323e:	4618      	mov	r0, r3
 8003240:	f7ff f826 	bl	8002290 <LL_ADC_GetOffsetChannel>
 8003244:	4603      	mov	r3, r0
 8003246:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800324e:	fa93 f3a3 	rbit	r3, r3
 8003252:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003256:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800325a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800325e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003266:	2320      	movs	r3, #32
 8003268:	e004      	b.n	8003274 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800326a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800326e:	fab3 f383 	clz	r3, r3
 8003272:	b2db      	uxtb	r3, r3
 8003274:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800327e:	2b00      	cmp	r3, #0
 8003280:	d105      	bne.n	800328e <HAL_ADC_ConfigChannel+0x1b2>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	0e9b      	lsrs	r3, r3, #26
 8003288:	f003 031f 	and.w	r3, r3, #31
 800328c:	e018      	b.n	80032c0 <HAL_ADC_ConfigChannel+0x1e4>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003296:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800329a:	fa93 f3a3 	rbit	r3, r3
 800329e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80032a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80032aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80032b2:	2320      	movs	r3, #32
 80032b4:	e004      	b.n	80032c0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80032b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80032ba:	fab3 f383 	clz	r3, r3
 80032be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d106      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	2200      	movs	r2, #0
 80032ca:	2100      	movs	r1, #0
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7fe fff5 	bl	80022bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2101      	movs	r1, #1
 80032d8:	4618      	mov	r0, r3
 80032da:	f7fe ffd9 	bl	8002290 <LL_ADC_GetOffsetChannel>
 80032de:	4603      	mov	r3, r0
 80032e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10a      	bne.n	80032fe <HAL_ADC_ConfigChannel+0x222>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2101      	movs	r1, #1
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7fe ffce 	bl	8002290 <LL_ADC_GetOffsetChannel>
 80032f4:	4603      	mov	r3, r0
 80032f6:	0e9b      	lsrs	r3, r3, #26
 80032f8:	f003 021f 	and.w	r2, r3, #31
 80032fc:	e01e      	b.n	800333c <HAL_ADC_ConfigChannel+0x260>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2101      	movs	r1, #1
 8003304:	4618      	mov	r0, r3
 8003306:	f7fe ffc3 	bl	8002290 <LL_ADC_GetOffsetChannel>
 800330a:	4603      	mov	r3, r0
 800330c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003310:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003314:	fa93 f3a3 	rbit	r3, r3
 8003318:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800331c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003320:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003324:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003328:	2b00      	cmp	r3, #0
 800332a:	d101      	bne.n	8003330 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800332c:	2320      	movs	r3, #32
 800332e:	e004      	b.n	800333a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003330:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003334:	fab3 f383 	clz	r3, r3
 8003338:	b2db      	uxtb	r3, r3
 800333a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003344:	2b00      	cmp	r3, #0
 8003346:	d105      	bne.n	8003354 <HAL_ADC_ConfigChannel+0x278>
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	0e9b      	lsrs	r3, r3, #26
 800334e:	f003 031f 	and.w	r3, r3, #31
 8003352:	e018      	b.n	8003386 <HAL_ADC_ConfigChannel+0x2aa>
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800335c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003360:	fa93 f3a3 	rbit	r3, r3
 8003364:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003368:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800336c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003370:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003374:	2b00      	cmp	r3, #0
 8003376:	d101      	bne.n	800337c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003378:	2320      	movs	r3, #32
 800337a:	e004      	b.n	8003386 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800337c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003380:	fab3 f383 	clz	r3, r3
 8003384:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003386:	429a      	cmp	r2, r3
 8003388:	d106      	bne.n	8003398 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2200      	movs	r2, #0
 8003390:	2101      	movs	r1, #1
 8003392:	4618      	mov	r0, r3
 8003394:	f7fe ff92 	bl	80022bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2102      	movs	r1, #2
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fe ff76 	bl	8002290 <LL_ADC_GetOffsetChannel>
 80033a4:	4603      	mov	r3, r0
 80033a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10a      	bne.n	80033c4 <HAL_ADC_ConfigChannel+0x2e8>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2102      	movs	r1, #2
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fe ff6b 	bl	8002290 <LL_ADC_GetOffsetChannel>
 80033ba:	4603      	mov	r3, r0
 80033bc:	0e9b      	lsrs	r3, r3, #26
 80033be:	f003 021f 	and.w	r2, r3, #31
 80033c2:	e01e      	b.n	8003402 <HAL_ADC_ConfigChannel+0x326>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2102      	movs	r1, #2
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7fe ff60 	bl	8002290 <LL_ADC_GetOffsetChannel>
 80033d0:	4603      	mov	r3, r0
 80033d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033da:	fa93 f3a3 	rbit	r3, r3
 80033de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80033e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80033e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80033ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80033f2:	2320      	movs	r3, #32
 80033f4:	e004      	b.n	8003400 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80033f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80033fa:	fab3 f383 	clz	r3, r3
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800340a:	2b00      	cmp	r3, #0
 800340c:	d105      	bne.n	800341a <HAL_ADC_ConfigChannel+0x33e>
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	0e9b      	lsrs	r3, r3, #26
 8003414:	f003 031f 	and.w	r3, r3, #31
 8003418:	e016      	b.n	8003448 <HAL_ADC_ConfigChannel+0x36c>
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003422:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003426:	fa93 f3a3 	rbit	r3, r3
 800342a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800342c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800342e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003432:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800343a:	2320      	movs	r3, #32
 800343c:	e004      	b.n	8003448 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800343e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003442:	fab3 f383 	clz	r3, r3
 8003446:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003448:	429a      	cmp	r2, r3
 800344a:	d106      	bne.n	800345a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2200      	movs	r2, #0
 8003452:	2102      	movs	r1, #2
 8003454:	4618      	mov	r0, r3
 8003456:	f7fe ff31 	bl	80022bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2103      	movs	r1, #3
 8003460:	4618      	mov	r0, r3
 8003462:	f7fe ff15 	bl	8002290 <LL_ADC_GetOffsetChannel>
 8003466:	4603      	mov	r3, r0
 8003468:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10a      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x3aa>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2103      	movs	r1, #3
 8003476:	4618      	mov	r0, r3
 8003478:	f7fe ff0a 	bl	8002290 <LL_ADC_GetOffsetChannel>
 800347c:	4603      	mov	r3, r0
 800347e:	0e9b      	lsrs	r3, r3, #26
 8003480:	f003 021f 	and.w	r2, r3, #31
 8003484:	e017      	b.n	80034b6 <HAL_ADC_ConfigChannel+0x3da>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2103      	movs	r1, #3
 800348c:	4618      	mov	r0, r3
 800348e:	f7fe feff 	bl	8002290 <LL_ADC_GetOffsetChannel>
 8003492:	4603      	mov	r3, r0
 8003494:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003496:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003498:	fa93 f3a3 	rbit	r3, r3
 800349c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800349e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034a0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80034a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80034a8:	2320      	movs	r3, #32
 80034aa:	e003      	b.n	80034b4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80034ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034ae:	fab3 f383 	clz	r3, r3
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d105      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x3f2>
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	0e9b      	lsrs	r3, r3, #26
 80034c8:	f003 031f 	and.w	r3, r3, #31
 80034cc:	e011      	b.n	80034f2 <HAL_ADC_ConfigChannel+0x416>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034d6:	fa93 f3a3 	rbit	r3, r3
 80034da:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80034dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034de:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80034e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d101      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80034e6:	2320      	movs	r3, #32
 80034e8:	e003      	b.n	80034f2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80034ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034ec:	fab3 f383 	clz	r3, r3
 80034f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d106      	bne.n	8003504 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2200      	movs	r2, #0
 80034fc:	2103      	movs	r1, #3
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fe fedc 	bl	80022bc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff f86f 	bl	80025ec <LL_ADC_IsEnabled>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	f040 813d 	bne.w	8003790 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6818      	ldr	r0, [r3, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	6819      	ldr	r1, [r3, #0]
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	461a      	mov	r2, r3
 8003524:	f7fe ffac 	bl	8002480 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	4aa2      	ldr	r2, [pc, #648]	@ (80037b8 <HAL_ADC_ConfigChannel+0x6dc>)
 800352e:	4293      	cmp	r3, r2
 8003530:	f040 812e 	bne.w	8003790 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10b      	bne.n	800355c <HAL_ADC_ConfigChannel+0x480>
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	0e9b      	lsrs	r3, r3, #26
 800354a:	3301      	adds	r3, #1
 800354c:	f003 031f 	and.w	r3, r3, #31
 8003550:	2b09      	cmp	r3, #9
 8003552:	bf94      	ite	ls
 8003554:	2301      	movls	r3, #1
 8003556:	2300      	movhi	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	e019      	b.n	8003590 <HAL_ADC_ConfigChannel+0x4b4>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003562:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003564:	fa93 f3a3 	rbit	r3, r3
 8003568:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800356a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800356c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800356e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003574:	2320      	movs	r3, #32
 8003576:	e003      	b.n	8003580 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003578:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800357a:	fab3 f383 	clz	r3, r3
 800357e:	b2db      	uxtb	r3, r3
 8003580:	3301      	adds	r3, #1
 8003582:	f003 031f 	and.w	r3, r3, #31
 8003586:	2b09      	cmp	r3, #9
 8003588:	bf94      	ite	ls
 800358a:	2301      	movls	r3, #1
 800358c:	2300      	movhi	r3, #0
 800358e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003590:	2b00      	cmp	r3, #0
 8003592:	d079      	beq.n	8003688 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800359c:	2b00      	cmp	r3, #0
 800359e:	d107      	bne.n	80035b0 <HAL_ADC_ConfigChannel+0x4d4>
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	0e9b      	lsrs	r3, r3, #26
 80035a6:	3301      	adds	r3, #1
 80035a8:	069b      	lsls	r3, r3, #26
 80035aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035ae:	e015      	b.n	80035dc <HAL_ADC_ConfigChannel+0x500>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035b8:	fa93 f3a3 	rbit	r3, r3
 80035bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80035be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80035c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d101      	bne.n	80035cc <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80035c8:	2320      	movs	r3, #32
 80035ca:	e003      	b.n	80035d4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80035cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035ce:	fab3 f383 	clz	r3, r3
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	3301      	adds	r3, #1
 80035d6:	069b      	lsls	r3, r3, #26
 80035d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d109      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x520>
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	0e9b      	lsrs	r3, r3, #26
 80035ee:	3301      	adds	r3, #1
 80035f0:	f003 031f 	and.w	r3, r3, #31
 80035f4:	2101      	movs	r1, #1
 80035f6:	fa01 f303 	lsl.w	r3, r1, r3
 80035fa:	e017      	b.n	800362c <HAL_ADC_ConfigChannel+0x550>
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003602:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003604:	fa93 f3a3 	rbit	r3, r3
 8003608:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800360a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800360c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800360e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003610:	2b00      	cmp	r3, #0
 8003612:	d101      	bne.n	8003618 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003614:	2320      	movs	r3, #32
 8003616:	e003      	b.n	8003620 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003618:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800361a:	fab3 f383 	clz	r3, r3
 800361e:	b2db      	uxtb	r3, r3
 8003620:	3301      	adds	r3, #1
 8003622:	f003 031f 	and.w	r3, r3, #31
 8003626:	2101      	movs	r1, #1
 8003628:	fa01 f303 	lsl.w	r3, r1, r3
 800362c:	ea42 0103 	orr.w	r1, r2, r3
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003638:	2b00      	cmp	r3, #0
 800363a:	d10a      	bne.n	8003652 <HAL_ADC_ConfigChannel+0x576>
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	0e9b      	lsrs	r3, r3, #26
 8003642:	3301      	adds	r3, #1
 8003644:	f003 021f 	and.w	r2, r3, #31
 8003648:	4613      	mov	r3, r2
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	4413      	add	r3, r2
 800364e:	051b      	lsls	r3, r3, #20
 8003650:	e018      	b.n	8003684 <HAL_ADC_ConfigChannel+0x5a8>
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800365a:	fa93 f3a3 	rbit	r3, r3
 800365e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003662:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800366a:	2320      	movs	r3, #32
 800366c:	e003      	b.n	8003676 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800366e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003670:	fab3 f383 	clz	r3, r3
 8003674:	b2db      	uxtb	r3, r3
 8003676:	3301      	adds	r3, #1
 8003678:	f003 021f 	and.w	r2, r3, #31
 800367c:	4613      	mov	r3, r2
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	4413      	add	r3, r2
 8003682:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003684:	430b      	orrs	r3, r1
 8003686:	e07e      	b.n	8003786 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003690:	2b00      	cmp	r3, #0
 8003692:	d107      	bne.n	80036a4 <HAL_ADC_ConfigChannel+0x5c8>
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	0e9b      	lsrs	r3, r3, #26
 800369a:	3301      	adds	r3, #1
 800369c:	069b      	lsls	r3, r3, #26
 800369e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036a2:	e015      	b.n	80036d0 <HAL_ADC_ConfigChannel+0x5f4>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036ac:	fa93 f3a3 	rbit	r3, r3
 80036b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80036b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80036b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80036bc:	2320      	movs	r3, #32
 80036be:	e003      	b.n	80036c8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80036c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c2:	fab3 f383 	clz	r3, r3
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	3301      	adds	r3, #1
 80036ca:	069b      	lsls	r3, r3, #26
 80036cc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d109      	bne.n	80036f0 <HAL_ADC_ConfigChannel+0x614>
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	0e9b      	lsrs	r3, r3, #26
 80036e2:	3301      	adds	r3, #1
 80036e4:	f003 031f 	and.w	r3, r3, #31
 80036e8:	2101      	movs	r1, #1
 80036ea:	fa01 f303 	lsl.w	r3, r1, r3
 80036ee:	e017      	b.n	8003720 <HAL_ADC_ConfigChannel+0x644>
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f6:	6a3b      	ldr	r3, [r7, #32]
 80036f8:	fa93 f3a3 	rbit	r3, r3
 80036fc:	61fb      	str	r3, [r7, #28]
  return result;
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003704:	2b00      	cmp	r3, #0
 8003706:	d101      	bne.n	800370c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003708:	2320      	movs	r3, #32
 800370a:	e003      	b.n	8003714 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800370c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370e:	fab3 f383 	clz	r3, r3
 8003712:	b2db      	uxtb	r3, r3
 8003714:	3301      	adds	r3, #1
 8003716:	f003 031f 	and.w	r3, r3, #31
 800371a:	2101      	movs	r1, #1
 800371c:	fa01 f303 	lsl.w	r3, r1, r3
 8003720:	ea42 0103 	orr.w	r1, r2, r3
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800372c:	2b00      	cmp	r3, #0
 800372e:	d10d      	bne.n	800374c <HAL_ADC_ConfigChannel+0x670>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	0e9b      	lsrs	r3, r3, #26
 8003736:	3301      	adds	r3, #1
 8003738:	f003 021f 	and.w	r2, r3, #31
 800373c:	4613      	mov	r3, r2
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	4413      	add	r3, r2
 8003742:	3b1e      	subs	r3, #30
 8003744:	051b      	lsls	r3, r3, #20
 8003746:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800374a:	e01b      	b.n	8003784 <HAL_ADC_ConfigChannel+0x6a8>
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	fa93 f3a3 	rbit	r3, r3
 8003758:	613b      	str	r3, [r7, #16]
  return result;
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003764:	2320      	movs	r3, #32
 8003766:	e003      	b.n	8003770 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	fab3 f383 	clz	r3, r3
 800376e:	b2db      	uxtb	r3, r3
 8003770:	3301      	adds	r3, #1
 8003772:	f003 021f 	and.w	r2, r3, #31
 8003776:	4613      	mov	r3, r2
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	4413      	add	r3, r2
 800377c:	3b1e      	subs	r3, #30
 800377e:	051b      	lsls	r3, r3, #20
 8003780:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003784:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800378a:	4619      	mov	r1, r3
 800378c:	f7fe fe4c 	bl	8002428 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	4b09      	ldr	r3, [pc, #36]	@ (80037bc <HAL_ADC_ConfigChannel+0x6e0>)
 8003796:	4013      	ands	r3, r2
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 80be 	beq.w	800391a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037a6:	d004      	beq.n	80037b2 <HAL_ADC_ConfigChannel+0x6d6>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a04      	ldr	r2, [pc, #16]	@ (80037c0 <HAL_ADC_ConfigChannel+0x6e4>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d10a      	bne.n	80037c8 <HAL_ADC_ConfigChannel+0x6ec>
 80037b2:	4b04      	ldr	r3, [pc, #16]	@ (80037c4 <HAL_ADC_ConfigChannel+0x6e8>)
 80037b4:	e009      	b.n	80037ca <HAL_ADC_ConfigChannel+0x6ee>
 80037b6:	bf00      	nop
 80037b8:	407f0000 	.word	0x407f0000
 80037bc:	80080000 	.word	0x80080000
 80037c0:	50000100 	.word	0x50000100
 80037c4:	50000300 	.word	0x50000300
 80037c8:	4b59      	ldr	r3, [pc, #356]	@ (8003930 <HAL_ADC_ConfigChannel+0x854>)
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fe fd2e 	bl	800222c <LL_ADC_GetCommonPathInternalCh>
 80037d0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a56      	ldr	r2, [pc, #344]	@ (8003934 <HAL_ADC_ConfigChannel+0x858>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d004      	beq.n	80037e8 <HAL_ADC_ConfigChannel+0x70c>
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a55      	ldr	r2, [pc, #340]	@ (8003938 <HAL_ADC_ConfigChannel+0x85c>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d13a      	bne.n	800385e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80037ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d134      	bne.n	800385e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037fc:	d005      	beq.n	800380a <HAL_ADC_ConfigChannel+0x72e>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a4e      	ldr	r2, [pc, #312]	@ (800393c <HAL_ADC_ConfigChannel+0x860>)
 8003804:	4293      	cmp	r3, r2
 8003806:	f040 8085 	bne.w	8003914 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003812:	d004      	beq.n	800381e <HAL_ADC_ConfigChannel+0x742>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a49      	ldr	r2, [pc, #292]	@ (8003940 <HAL_ADC_ConfigChannel+0x864>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d101      	bne.n	8003822 <HAL_ADC_ConfigChannel+0x746>
 800381e:	4a49      	ldr	r2, [pc, #292]	@ (8003944 <HAL_ADC_ConfigChannel+0x868>)
 8003820:	e000      	b.n	8003824 <HAL_ADC_ConfigChannel+0x748>
 8003822:	4a43      	ldr	r2, [pc, #268]	@ (8003930 <HAL_ADC_ConfigChannel+0x854>)
 8003824:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003828:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800382c:	4619      	mov	r1, r3
 800382e:	4610      	mov	r0, r2
 8003830:	f7fe fce9 	bl	8002206 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003834:	4b44      	ldr	r3, [pc, #272]	@ (8003948 <HAL_ADC_ConfigChannel+0x86c>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	099b      	lsrs	r3, r3, #6
 800383a:	4a44      	ldr	r2, [pc, #272]	@ (800394c <HAL_ADC_ConfigChannel+0x870>)
 800383c:	fba2 2303 	umull	r2, r3, r2, r3
 8003840:	099b      	lsrs	r3, r3, #6
 8003842:	1c5a      	adds	r2, r3, #1
 8003844:	4613      	mov	r3, r2
 8003846:	005b      	lsls	r3, r3, #1
 8003848:	4413      	add	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800384e:	e002      	b.n	8003856 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	3b01      	subs	r3, #1
 8003854:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1f9      	bne.n	8003850 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800385c:	e05a      	b.n	8003914 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a3b      	ldr	r2, [pc, #236]	@ (8003950 <HAL_ADC_ConfigChannel+0x874>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d125      	bne.n	80038b4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003868:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800386c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d11f      	bne.n	80038b4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a31      	ldr	r2, [pc, #196]	@ (8003940 <HAL_ADC_ConfigChannel+0x864>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d104      	bne.n	8003888 <HAL_ADC_ConfigChannel+0x7ac>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a34      	ldr	r2, [pc, #208]	@ (8003954 <HAL_ADC_ConfigChannel+0x878>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d047      	beq.n	8003918 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003890:	d004      	beq.n	800389c <HAL_ADC_ConfigChannel+0x7c0>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a2a      	ldr	r2, [pc, #168]	@ (8003940 <HAL_ADC_ConfigChannel+0x864>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d101      	bne.n	80038a0 <HAL_ADC_ConfigChannel+0x7c4>
 800389c:	4a29      	ldr	r2, [pc, #164]	@ (8003944 <HAL_ADC_ConfigChannel+0x868>)
 800389e:	e000      	b.n	80038a2 <HAL_ADC_ConfigChannel+0x7c6>
 80038a0:	4a23      	ldr	r2, [pc, #140]	@ (8003930 <HAL_ADC_ConfigChannel+0x854>)
 80038a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038aa:	4619      	mov	r1, r3
 80038ac:	4610      	mov	r0, r2
 80038ae:	f7fe fcaa 	bl	8002206 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038b2:	e031      	b.n	8003918 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a27      	ldr	r2, [pc, #156]	@ (8003958 <HAL_ADC_ConfigChannel+0x87c>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d12d      	bne.n	800391a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d127      	bne.n	800391a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a1c      	ldr	r2, [pc, #112]	@ (8003940 <HAL_ADC_ConfigChannel+0x864>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d022      	beq.n	800391a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038dc:	d004      	beq.n	80038e8 <HAL_ADC_ConfigChannel+0x80c>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a17      	ldr	r2, [pc, #92]	@ (8003940 <HAL_ADC_ConfigChannel+0x864>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d101      	bne.n	80038ec <HAL_ADC_ConfigChannel+0x810>
 80038e8:	4a16      	ldr	r2, [pc, #88]	@ (8003944 <HAL_ADC_ConfigChannel+0x868>)
 80038ea:	e000      	b.n	80038ee <HAL_ADC_ConfigChannel+0x812>
 80038ec:	4a10      	ldr	r2, [pc, #64]	@ (8003930 <HAL_ADC_ConfigChannel+0x854>)
 80038ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80038f6:	4619      	mov	r1, r3
 80038f8:	4610      	mov	r0, r2
 80038fa:	f7fe fc84 	bl	8002206 <LL_ADC_SetCommonPathInternalCh>
 80038fe:	e00c      	b.n	800391a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003904:	f043 0220 	orr.w	r2, r3, #32
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003912:	e002      	b.n	800391a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003914:	bf00      	nop
 8003916:	e000      	b.n	800391a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003918:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003922:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003926:	4618      	mov	r0, r3
 8003928:	37d8      	adds	r7, #216	@ 0xd8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	50000700 	.word	0x50000700
 8003934:	c3210000 	.word	0xc3210000
 8003938:	90c00010 	.word	0x90c00010
 800393c:	50000600 	.word	0x50000600
 8003940:	50000100 	.word	0x50000100
 8003944:	50000300 	.word	0x50000300
 8003948:	20000000 	.word	0x20000000
 800394c:	053e2d63 	.word	0x053e2d63
 8003950:	c7520000 	.word	0xc7520000
 8003954:	50000500 	.word	0x50000500
 8003958:	cb840000 	.word	0xcb840000

0800395c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003964:	2300      	movs	r3, #0
 8003966:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4618      	mov	r0, r3
 800396e:	f7fe fe3d 	bl	80025ec <LL_ADC_IsEnabled>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d176      	bne.n	8003a66 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689a      	ldr	r2, [r3, #8]
 800397e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a70 <ADC_Enable+0x114>)
 8003980:	4013      	ands	r3, r2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00d      	beq.n	80039a2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800398a:	f043 0210 	orr.w	r2, r3, #16
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003996:	f043 0201 	orr.w	r2, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e062      	b.n	8003a68 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fe fdf8 	bl	800259c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039b4:	d004      	beq.n	80039c0 <ADC_Enable+0x64>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a2e      	ldr	r2, [pc, #184]	@ (8003a74 <ADC_Enable+0x118>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d101      	bne.n	80039c4 <ADC_Enable+0x68>
 80039c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a78 <ADC_Enable+0x11c>)
 80039c2:	e000      	b.n	80039c6 <ADC_Enable+0x6a>
 80039c4:	4b2d      	ldr	r3, [pc, #180]	@ (8003a7c <ADC_Enable+0x120>)
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fe fc30 	bl	800222c <LL_ADC_GetCommonPathInternalCh>
 80039cc:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80039ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d013      	beq.n	80039fe <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003a80 <ADC_Enable+0x124>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	099b      	lsrs	r3, r3, #6
 80039dc:	4a29      	ldr	r2, [pc, #164]	@ (8003a84 <ADC_Enable+0x128>)
 80039de:	fba2 2303 	umull	r2, r3, r2, r3
 80039e2:	099b      	lsrs	r3, r3, #6
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	4613      	mov	r3, r2
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	4413      	add	r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80039f0:	e002      	b.n	80039f8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	3b01      	subs	r3, #1
 80039f6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d1f9      	bne.n	80039f2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80039fe:	f7fe fbe3 	bl	80021c8 <HAL_GetTick>
 8003a02:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a04:	e028      	b.n	8003a58 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fe fdee 	bl	80025ec <LL_ADC_IsEnabled>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d104      	bne.n	8003a20 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fe fdbe 	bl	800259c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a20:	f7fe fbd2 	bl	80021c8 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d914      	bls.n	8003a58 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d00d      	beq.n	8003a58 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a40:	f043 0210 	orr.w	r2, r3, #16
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a4c:	f043 0201 	orr.w	r2, r3, #1
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e007      	b.n	8003a68 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d1cf      	bne.n	8003a06 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a66:	2300      	movs	r3, #0
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3710      	adds	r7, #16
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	8000003f 	.word	0x8000003f
 8003a74:	50000100 	.word	0x50000100
 8003a78:	50000300 	.word	0x50000300
 8003a7c:	50000700 	.word	0x50000700
 8003a80:	20000000 	.word	0x20000000
 8003a84:	053e2d63 	.word	0x053e2d63

08003a88 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7fe fdbc 	bl	8002612 <LL_ADC_IsDisableOngoing>
 8003a9a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7fe fda3 	bl	80025ec <LL_ADC_IsEnabled>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d047      	beq.n	8003b3c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d144      	bne.n	8003b3c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f003 030d 	and.w	r3, r3, #13
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d10c      	bne.n	8003ada <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7fe fd7d 	bl	80025c4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	2203      	movs	r2, #3
 8003ad0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ad2:	f7fe fb79 	bl	80021c8 <HAL_GetTick>
 8003ad6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ad8:	e029      	b.n	8003b2e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ade:	f043 0210 	orr.w	r2, r3, #16
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aea:	f043 0201 	orr.w	r2, r3, #1
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e023      	b.n	8003b3e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003af6:	f7fe fb67 	bl	80021c8 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d914      	bls.n	8003b2e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00d      	beq.n	8003b2e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b16:	f043 0210 	orr.w	r2, r3, #16
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b22:	f043 0201 	orr.w	r2, r3, #1
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e007      	b.n	8003b3e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f003 0301 	and.w	r3, r3, #1
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1dc      	bne.n	8003af6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b084      	sub	sp, #16
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b52:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d14b      	bne.n	8003bf8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b64:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0308 	and.w	r3, r3, #8
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d021      	beq.n	8003bbe <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe fc00 	bl	8002384 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d032      	beq.n	8003bf0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d12b      	bne.n	8003bf0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d11f      	bne.n	8003bf0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb4:	f043 0201 	orr.w	r2, r3, #1
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003bbc:	e018      	b.n	8003bf0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d111      	bne.n	8003bf0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d105      	bne.n	8003bf0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be8:	f043 0201 	orr.w	r2, r3, #1
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f7ff fa4b 	bl	800308c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003bf6:	e00e      	b.n	8003c16 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bfc:	f003 0310 	and.w	r3, r3, #16
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d003      	beq.n	8003c0c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f7ff fa5f 	bl	80030c8 <HAL_ADC_ErrorCallback>
}
 8003c0a:	e004      	b.n	8003c16 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	4798      	blx	r3
}
 8003c16:	bf00      	nop
 8003c18:	3710      	adds	r7, #16
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b084      	sub	sp, #16
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c2a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f7ff fa37 	bl	80030a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c32:	bf00      	nop
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b084      	sub	sp, #16
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c4c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c58:	f043 0204 	orr.w	r2, r3, #4
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f7ff fa31 	bl	80030c8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c66:	bf00      	nop
 8003c68:	3710      	adds	r7, #16
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <LL_ADC_IsEnabled>:
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b083      	sub	sp, #12
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d101      	bne.n	8003c86 <LL_ADC_IsEnabled+0x18>
 8003c82:	2301      	movs	r3, #1
 8003c84:	e000      	b.n	8003c88 <LL_ADC_IsEnabled+0x1a>
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <LL_ADC_StartCalibration>:
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003ca6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	609a      	str	r2, [r3, #8]
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <LL_ADC_IsCalibrationOnGoing>:
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cda:	d101      	bne.n	8003ce0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e000      	b.n	8003ce2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr

08003cee <LL_ADC_REG_IsConversionOngoing>:
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b083      	sub	sp, #12
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f003 0304 	and.w	r3, r3, #4
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d101      	bne.n	8003d06 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003d02:	2301      	movs	r3, #1
 8003d04:	e000      	b.n	8003d08 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d101      	bne.n	8003d30 <HAL_ADCEx_Calibration_Start+0x1c>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	e04d      	b.n	8003dcc <HAL_ADCEx_Calibration_Start+0xb8>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f7ff fea5 	bl	8003a88 <ADC_Disable>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003d42:	7bfb      	ldrb	r3, [r7, #15]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d136      	bne.n	8003db6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003d50:	f023 0302 	bic.w	r3, r3, #2
 8003d54:	f043 0202 	orr.w	r2, r3, #2
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6839      	ldr	r1, [r7, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7ff ff96 	bl	8003c94 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d68:	e014      	b.n	8003d94 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	4a18      	ldr	r2, [pc, #96]	@ (8003dd4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d90d      	bls.n	8003d94 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d7c:	f023 0312 	bic.w	r3, r3, #18
 8003d80:	f043 0210 	orr.w	r2, r3, #16
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e01b      	b.n	8003dcc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7ff ff94 	bl	8003cc6 <LL_ADC_IsCalibrationOnGoing>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1e2      	bne.n	8003d6a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da8:	f023 0303 	bic.w	r3, r3, #3
 8003dac:	f043 0201 	orr.w	r2, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003db4:	e005      	b.n	8003dc2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dba:	f043 0210 	orr.w	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	0004de01 	.word	0x0004de01

08003dd8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003e1c:	bf00      	nop
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003e3c:	b590      	push	{r4, r7, lr}
 8003e3e:	b0a1      	sub	sp, #132	@ 0x84
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e46:	2300      	movs	r3, #0
 8003e48:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d101      	bne.n	8003e5a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003e56:	2302      	movs	r3, #2
 8003e58:	e0e7      	b.n	800402a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003e62:	2300      	movs	r3, #0
 8003e64:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003e66:	2300      	movs	r3, #0
 8003e68:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e72:	d102      	bne.n	8003e7a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003e74:	4b6f      	ldr	r3, [pc, #444]	@ (8004034 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e76:	60bb      	str	r3, [r7, #8]
 8003e78:	e009      	b.n	8003e8e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a6e      	ldr	r2, [pc, #440]	@ (8004038 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d102      	bne.n	8003e8a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003e84:	4b6d      	ldr	r3, [pc, #436]	@ (800403c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003e86:	60bb      	str	r3, [r7, #8]
 8003e88:	e001      	b.n	8003e8e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10b      	bne.n	8003eac <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e98:	f043 0220 	orr.w	r2, r3, #32
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0be      	b.n	800402a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7ff ff1d 	bl	8003cee <LL_ADC_REG_IsConversionOngoing>
 8003eb4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7ff ff17 	bl	8003cee <LL_ADC_REG_IsConversionOngoing>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	f040 80a0 	bne.w	8004008 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003ec8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f040 809c 	bne.w	8004008 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ed8:	d004      	beq.n	8003ee4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a55      	ldr	r2, [pc, #340]	@ (8004034 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d101      	bne.n	8003ee8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003ee4:	4b56      	ldr	r3, [pc, #344]	@ (8004040 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003ee6:	e000      	b.n	8003eea <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003ee8:	4b56      	ldr	r3, [pc, #344]	@ (8004044 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003eea:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d04b      	beq.n	8003f8c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003ef4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	6859      	ldr	r1, [r3, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003f06:	035b      	lsls	r3, r3, #13
 8003f08:	430b      	orrs	r3, r1
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f0e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f18:	d004      	beq.n	8003f24 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a45      	ldr	r2, [pc, #276]	@ (8004034 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d10f      	bne.n	8003f44 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003f24:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003f28:	f7ff fea1 	bl	8003c6e <LL_ADC_IsEnabled>
 8003f2c:	4604      	mov	r4, r0
 8003f2e:	4841      	ldr	r0, [pc, #260]	@ (8004034 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003f30:	f7ff fe9d 	bl	8003c6e <LL_ADC_IsEnabled>
 8003f34:	4603      	mov	r3, r0
 8003f36:	4323      	orrs	r3, r4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	bf0c      	ite	eq
 8003f3c:	2301      	moveq	r3, #1
 8003f3e:	2300      	movne	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	e012      	b.n	8003f6a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003f44:	483c      	ldr	r0, [pc, #240]	@ (8004038 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003f46:	f7ff fe92 	bl	8003c6e <LL_ADC_IsEnabled>
 8003f4a:	4604      	mov	r4, r0
 8003f4c:	483b      	ldr	r0, [pc, #236]	@ (800403c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003f4e:	f7ff fe8e 	bl	8003c6e <LL_ADC_IsEnabled>
 8003f52:	4603      	mov	r3, r0
 8003f54:	431c      	orrs	r4, r3
 8003f56:	483c      	ldr	r0, [pc, #240]	@ (8004048 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003f58:	f7ff fe89 	bl	8003c6e <LL_ADC_IsEnabled>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	4323      	orrs	r3, r4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	bf0c      	ite	eq
 8003f64:	2301      	moveq	r3, #1
 8003f66:	2300      	movne	r3, #0
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d056      	beq.n	800401c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003f6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003f76:	f023 030f 	bic.w	r3, r3, #15
 8003f7a:	683a      	ldr	r2, [r7, #0]
 8003f7c:	6811      	ldr	r1, [r2, #0]
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	6892      	ldr	r2, [r2, #8]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	431a      	orrs	r2, r3
 8003f86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f88:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003f8a:	e047      	b.n	800401c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003f8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f96:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fa0:	d004      	beq.n	8003fac <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a23      	ldr	r2, [pc, #140]	@ (8004034 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d10f      	bne.n	8003fcc <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003fac:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003fb0:	f7ff fe5d 	bl	8003c6e <LL_ADC_IsEnabled>
 8003fb4:	4604      	mov	r4, r0
 8003fb6:	481f      	ldr	r0, [pc, #124]	@ (8004034 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003fb8:	f7ff fe59 	bl	8003c6e <LL_ADC_IsEnabled>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	4323      	orrs	r3, r4
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	bf0c      	ite	eq
 8003fc4:	2301      	moveq	r3, #1
 8003fc6:	2300      	movne	r3, #0
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	e012      	b.n	8003ff2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003fcc:	481a      	ldr	r0, [pc, #104]	@ (8004038 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003fce:	f7ff fe4e 	bl	8003c6e <LL_ADC_IsEnabled>
 8003fd2:	4604      	mov	r4, r0
 8003fd4:	4819      	ldr	r0, [pc, #100]	@ (800403c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003fd6:	f7ff fe4a 	bl	8003c6e <LL_ADC_IsEnabled>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	431c      	orrs	r4, r3
 8003fde:	481a      	ldr	r0, [pc, #104]	@ (8004048 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003fe0:	f7ff fe45 	bl	8003c6e <LL_ADC_IsEnabled>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	4323      	orrs	r3, r4
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	bf0c      	ite	eq
 8003fec:	2301      	moveq	r3, #1
 8003fee:	2300      	movne	r3, #0
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d012      	beq.n	800401c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003ff6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003ffe:	f023 030f 	bic.w	r3, r3, #15
 8004002:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004004:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004006:	e009      	b.n	800401c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800400c:	f043 0220 	orr.w	r2, r3, #32
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800401a:	e000      	b.n	800401e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800401c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004026:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800402a:	4618      	mov	r0, r3
 800402c:	3784      	adds	r7, #132	@ 0x84
 800402e:	46bd      	mov	sp, r7
 8004030:	bd90      	pop	{r4, r7, pc}
 8004032:	bf00      	nop
 8004034:	50000100 	.word	0x50000100
 8004038:	50000400 	.word	0x50000400
 800403c:	50000500 	.word	0x50000500
 8004040:	50000300 	.word	0x50000300
 8004044:	50000700 	.word	0x50000700
 8004048:	50000600 	.word	0x50000600

0800404c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800404c:	b480      	push	{r7}
 800404e:	b085      	sub	sp, #20
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800405c:	4b0c      	ldr	r3, [pc, #48]	@ (8004090 <__NVIC_SetPriorityGrouping+0x44>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004068:	4013      	ands	r3, r2
 800406a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004074:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004078:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800407c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800407e:	4a04      	ldr	r2, [pc, #16]	@ (8004090 <__NVIC_SetPriorityGrouping+0x44>)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	60d3      	str	r3, [r2, #12]
}
 8004084:	bf00      	nop
 8004086:	3714      	adds	r7, #20
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr
 8004090:	e000ed00 	.word	0xe000ed00

08004094 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004098:	4b04      	ldr	r3, [pc, #16]	@ (80040ac <__NVIC_GetPriorityGrouping+0x18>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	0a1b      	lsrs	r3, r3, #8
 800409e:	f003 0307 	and.w	r3, r3, #7
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	e000ed00 	.word	0xe000ed00

080040b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	4603      	mov	r3, r0
 80040b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	db0b      	blt.n	80040da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040c2:	79fb      	ldrb	r3, [r7, #7]
 80040c4:	f003 021f 	and.w	r2, r3, #31
 80040c8:	4907      	ldr	r1, [pc, #28]	@ (80040e8 <__NVIC_EnableIRQ+0x38>)
 80040ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ce:	095b      	lsrs	r3, r3, #5
 80040d0:	2001      	movs	r0, #1
 80040d2:	fa00 f202 	lsl.w	r2, r0, r2
 80040d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	e000e100 	.word	0xe000e100

080040ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	4603      	mov	r3, r0
 80040f4:	6039      	str	r1, [r7, #0]
 80040f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	db0a      	blt.n	8004116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	b2da      	uxtb	r2, r3
 8004104:	490c      	ldr	r1, [pc, #48]	@ (8004138 <__NVIC_SetPriority+0x4c>)
 8004106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410a:	0112      	lsls	r2, r2, #4
 800410c:	b2d2      	uxtb	r2, r2
 800410e:	440b      	add	r3, r1
 8004110:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004114:	e00a      	b.n	800412c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	b2da      	uxtb	r2, r3
 800411a:	4908      	ldr	r1, [pc, #32]	@ (800413c <__NVIC_SetPriority+0x50>)
 800411c:	79fb      	ldrb	r3, [r7, #7]
 800411e:	f003 030f 	and.w	r3, r3, #15
 8004122:	3b04      	subs	r3, #4
 8004124:	0112      	lsls	r2, r2, #4
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	440b      	add	r3, r1
 800412a:	761a      	strb	r2, [r3, #24]
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	e000e100 	.word	0xe000e100
 800413c:	e000ed00 	.word	0xe000ed00

08004140 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004140:	b480      	push	{r7}
 8004142:	b089      	sub	sp, #36	@ 0x24
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f003 0307 	and.w	r3, r3, #7
 8004152:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	f1c3 0307 	rsb	r3, r3, #7
 800415a:	2b04      	cmp	r3, #4
 800415c:	bf28      	it	cs
 800415e:	2304      	movcs	r3, #4
 8004160:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	3304      	adds	r3, #4
 8004166:	2b06      	cmp	r3, #6
 8004168:	d902      	bls.n	8004170 <NVIC_EncodePriority+0x30>
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	3b03      	subs	r3, #3
 800416e:	e000      	b.n	8004172 <NVIC_EncodePriority+0x32>
 8004170:	2300      	movs	r3, #0
 8004172:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004174:	f04f 32ff 	mov.w	r2, #4294967295
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	fa02 f303 	lsl.w	r3, r2, r3
 800417e:	43da      	mvns	r2, r3
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	401a      	ands	r2, r3
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004188:	f04f 31ff 	mov.w	r1, #4294967295
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	fa01 f303 	lsl.w	r3, r1, r3
 8004192:	43d9      	mvns	r1, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004198:	4313      	orrs	r3, r2
         );
}
 800419a:	4618      	mov	r0, r3
 800419c:	3724      	adds	r7, #36	@ 0x24
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
	...

080041a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3b01      	subs	r3, #1
 80041b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041b8:	d301      	bcc.n	80041be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041ba:	2301      	movs	r3, #1
 80041bc:	e00f      	b.n	80041de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041be:	4a0a      	ldr	r2, [pc, #40]	@ (80041e8 <SysTick_Config+0x40>)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	3b01      	subs	r3, #1
 80041c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041c6:	210f      	movs	r1, #15
 80041c8:	f04f 30ff 	mov.w	r0, #4294967295
 80041cc:	f7ff ff8e 	bl	80040ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041d0:	4b05      	ldr	r3, [pc, #20]	@ (80041e8 <SysTick_Config+0x40>)
 80041d2:	2200      	movs	r2, #0
 80041d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041d6:	4b04      	ldr	r3, [pc, #16]	@ (80041e8 <SysTick_Config+0x40>)
 80041d8:	2207      	movs	r2, #7
 80041da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3708      	adds	r7, #8
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	e000e010 	.word	0xe000e010

080041ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f7ff ff29 	bl	800404c <__NVIC_SetPriorityGrouping>
}
 80041fa:	bf00      	nop
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004202:	b580      	push	{r7, lr}
 8004204:	b086      	sub	sp, #24
 8004206:	af00      	add	r7, sp, #0
 8004208:	4603      	mov	r3, r0
 800420a:	60b9      	str	r1, [r7, #8]
 800420c:	607a      	str	r2, [r7, #4]
 800420e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004210:	f7ff ff40 	bl	8004094 <__NVIC_GetPriorityGrouping>
 8004214:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	68b9      	ldr	r1, [r7, #8]
 800421a:	6978      	ldr	r0, [r7, #20]
 800421c:	f7ff ff90 	bl	8004140 <NVIC_EncodePriority>
 8004220:	4602      	mov	r2, r0
 8004222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004226:	4611      	mov	r1, r2
 8004228:	4618      	mov	r0, r3
 800422a:	f7ff ff5f 	bl	80040ec <__NVIC_SetPriority>
}
 800422e:	bf00      	nop
 8004230:	3718      	adds	r7, #24
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b082      	sub	sp, #8
 800423a:	af00      	add	r7, sp, #0
 800423c:	4603      	mov	r3, r0
 800423e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004244:	4618      	mov	r0, r3
 8004246:	f7ff ff33 	bl	80040b0 <__NVIC_EnableIRQ>
}
 800424a:	bf00      	nop
 800424c:	3708      	adds	r7, #8
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}

08004252 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004252:	b580      	push	{r7, lr}
 8004254:	b082      	sub	sp, #8
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7ff ffa4 	bl	80041a8 <SysTick_Config>
 8004260:	4603      	mov	r3, r0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
	...

0800426c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e08d      	b.n	800439a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	461a      	mov	r2, r3
 8004284:	4b47      	ldr	r3, [pc, #284]	@ (80043a4 <HAL_DMA_Init+0x138>)
 8004286:	429a      	cmp	r2, r3
 8004288:	d80f      	bhi.n	80042aa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	461a      	mov	r2, r3
 8004290:	4b45      	ldr	r3, [pc, #276]	@ (80043a8 <HAL_DMA_Init+0x13c>)
 8004292:	4413      	add	r3, r2
 8004294:	4a45      	ldr	r2, [pc, #276]	@ (80043ac <HAL_DMA_Init+0x140>)
 8004296:	fba2 2303 	umull	r2, r3, r2, r3
 800429a:	091b      	lsrs	r3, r3, #4
 800429c:	009a      	lsls	r2, r3, #2
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a42      	ldr	r2, [pc, #264]	@ (80043b0 <HAL_DMA_Init+0x144>)
 80042a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80042a8:	e00e      	b.n	80042c8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	461a      	mov	r2, r3
 80042b0:	4b40      	ldr	r3, [pc, #256]	@ (80043b4 <HAL_DMA_Init+0x148>)
 80042b2:	4413      	add	r3, r2
 80042b4:	4a3d      	ldr	r2, [pc, #244]	@ (80043ac <HAL_DMA_Init+0x140>)
 80042b6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ba:	091b      	lsrs	r3, r3, #4
 80042bc:	009a      	lsls	r2, r3, #2
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a3c      	ldr	r2, [pc, #240]	@ (80043b8 <HAL_DMA_Init+0x14c>)
 80042c6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2202      	movs	r2, #2
 80042cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80042de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80042ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	699b      	ldr	r3, [r3, #24]
 80042fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004304:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	4313      	orrs	r3, r2
 8004310:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68fa      	ldr	r2, [r7, #12]
 8004318:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f000 f9b6 	bl	800468c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004328:	d102      	bne.n	8004330 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004338:	b2d2      	uxtb	r2, r2
 800433a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004344:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d010      	beq.n	8004370 <HAL_DMA_Init+0x104>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	2b04      	cmp	r3, #4
 8004354:	d80c      	bhi.n	8004370 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 f9d6 	bl	8004708 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004360:	2200      	movs	r2, #0
 8004362:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800436c:	605a      	str	r2, [r3, #4]
 800436e:	e008      	b.n	8004382 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	40020407 	.word	0x40020407
 80043a8:	bffdfff8 	.word	0xbffdfff8
 80043ac:	cccccccd 	.word	0xcccccccd
 80043b0:	40020000 	.word	0x40020000
 80043b4:	bffdfbf8 	.word	0xbffdfbf8
 80043b8:	40020400 	.word	0x40020400

080043bc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
 80043c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043ca:	2300      	movs	r3, #0
 80043cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d101      	bne.n	80043dc <HAL_DMA_Start_IT+0x20>
 80043d8:	2302      	movs	r3, #2
 80043da:	e066      	b.n	80044aa <HAL_DMA_Start_IT+0xee>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d155      	bne.n	800449c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2202      	movs	r2, #2
 80043f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 0201 	bic.w	r2, r2, #1
 800440c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	68b9      	ldr	r1, [r7, #8]
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f000 f8fb 	bl	8004610 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800441e:	2b00      	cmp	r3, #0
 8004420:	d008      	beq.n	8004434 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f042 020e 	orr.w	r2, r2, #14
 8004430:	601a      	str	r2, [r3, #0]
 8004432:	e00f      	b.n	8004454 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0204 	bic.w	r2, r2, #4
 8004442:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f042 020a 	orr.w	r2, r2, #10
 8004452:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d007      	beq.n	8004472 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800446c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004470:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004476:	2b00      	cmp	r3, #0
 8004478:	d007      	beq.n	800448a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004484:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004488:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f042 0201 	orr.w	r2, r2, #1
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	e005      	b.n	80044a8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80044a4:	2302      	movs	r3, #2
 80044a6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80044a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3718      	adds	r7, #24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b084      	sub	sp, #16
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ce:	f003 031f 	and.w	r3, r3, #31
 80044d2:	2204      	movs	r2, #4
 80044d4:	409a      	lsls	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	4013      	ands	r3, r2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d026      	beq.n	800452c <HAL_DMA_IRQHandler+0x7a>
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d021      	beq.n	800452c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0320 	and.w	r3, r3, #32
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d107      	bne.n	8004506 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0204 	bic.w	r2, r2, #4
 8004504:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800450a:	f003 021f 	and.w	r2, r3, #31
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	2104      	movs	r1, #4
 8004514:	fa01 f202 	lsl.w	r2, r1, r2
 8004518:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451e:	2b00      	cmp	r3, #0
 8004520:	d071      	beq.n	8004606 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800452a:	e06c      	b.n	8004606 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004530:	f003 031f 	and.w	r3, r3, #31
 8004534:	2202      	movs	r2, #2
 8004536:	409a      	lsls	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4013      	ands	r3, r2
 800453c:	2b00      	cmp	r3, #0
 800453e:	d02e      	beq.n	800459e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d029      	beq.n	800459e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0320 	and.w	r3, r3, #32
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10b      	bne.n	8004570 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 020a 	bic.w	r2, r2, #10
 8004566:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004574:	f003 021f 	and.w	r2, r3, #31
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457c:	2102      	movs	r1, #2
 800457e:	fa01 f202 	lsl.w	r2, r1, r2
 8004582:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004590:	2b00      	cmp	r3, #0
 8004592:	d038      	beq.n	8004606 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800459c:	e033      	b.n	8004606 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a2:	f003 031f 	and.w	r3, r3, #31
 80045a6:	2208      	movs	r2, #8
 80045a8:	409a      	lsls	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4013      	ands	r3, r2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d02a      	beq.n	8004608 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	f003 0308 	and.w	r3, r3, #8
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d025      	beq.n	8004608 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 020e 	bic.w	r2, r2, #14
 80045ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d0:	f003 021f 	and.w	r2, r3, #31
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	2101      	movs	r1, #1
 80045da:	fa01 f202 	lsl.w	r2, r1, r2
 80045de:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d004      	beq.n	8004608 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004606:	bf00      	nop
 8004608:	bf00      	nop
}
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
 800461c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004626:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800462c:	2b00      	cmp	r3, #0
 800462e:	d004      	beq.n	800463a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004638:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463e:	f003 021f 	and.w	r2, r3, #31
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004646:	2101      	movs	r1, #1
 8004648:	fa01 f202 	lsl.w	r2, r1, r2
 800464c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	2b10      	cmp	r3, #16
 800465c:	d108      	bne.n	8004670 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68ba      	ldr	r2, [r7, #8]
 800466c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800466e:	e007      	b.n	8004680 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68ba      	ldr	r2, [r7, #8]
 8004676:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	60da      	str	r2, [r3, #12]
}
 8004680:	bf00      	nop
 8004682:	3714      	adds	r7, #20
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800468c:	b480      	push	{r7}
 800468e:	b087      	sub	sp, #28
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	461a      	mov	r2, r3
 800469a:	4b16      	ldr	r3, [pc, #88]	@ (80046f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800469c:	429a      	cmp	r2, r3
 800469e:	d802      	bhi.n	80046a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80046a0:	4b15      	ldr	r3, [pc, #84]	@ (80046f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	e001      	b.n	80046aa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80046a6:	4b15      	ldr	r3, [pc, #84]	@ (80046fc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80046a8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	3b08      	subs	r3, #8
 80046b6:	4a12      	ldr	r2, [pc, #72]	@ (8004700 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80046b8:	fba2 2303 	umull	r2, r3, r2, r3
 80046bc:	091b      	lsrs	r3, r3, #4
 80046be:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c4:	089b      	lsrs	r3, r3, #2
 80046c6:	009a      	lsls	r2, r3, #2
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	4413      	add	r3, r2
 80046cc:	461a      	mov	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a0b      	ldr	r2, [pc, #44]	@ (8004704 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80046d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f003 031f 	and.w	r3, r3, #31
 80046de:	2201      	movs	r2, #1
 80046e0:	409a      	lsls	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80046e6:	bf00      	nop
 80046e8:	371c      	adds	r7, #28
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	40020407 	.word	0x40020407
 80046f8:	40020800 	.word	0x40020800
 80046fc:	40020820 	.word	0x40020820
 8004700:	cccccccd 	.word	0xcccccccd
 8004704:	40020880 	.word	0x40020880

08004708 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	b2db      	uxtb	r3, r3
 8004716:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	4b0b      	ldr	r3, [pc, #44]	@ (8004748 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800471c:	4413      	add	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	461a      	mov	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a08      	ldr	r2, [pc, #32]	@ (800474c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800472a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	3b01      	subs	r3, #1
 8004730:	f003 031f 	and.w	r3, r3, #31
 8004734:	2201      	movs	r2, #1
 8004736:	409a      	lsls	r2, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800473c:	bf00      	nop
 800473e:	3714      	adds	r7, #20
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	1000823f 	.word	0x1000823f
 800474c:	40020940 	.word	0x40020940

08004750 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004750:	b480      	push	{r7}
 8004752:	b087      	sub	sp, #28
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800475a:	2300      	movs	r3, #0
 800475c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800475e:	e15a      	b.n	8004a16 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	2101      	movs	r1, #1
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	fa01 f303 	lsl.w	r3, r1, r3
 800476c:	4013      	ands	r3, r2
 800476e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b00      	cmp	r3, #0
 8004774:	f000 814c 	beq.w	8004a10 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f003 0303 	and.w	r3, r3, #3
 8004780:	2b01      	cmp	r3, #1
 8004782:	d005      	beq.n	8004790 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800478c:	2b02      	cmp	r3, #2
 800478e:	d130      	bne.n	80047f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	2203      	movs	r2, #3
 800479c:	fa02 f303 	lsl.w	r3, r2, r3
 80047a0:	43db      	mvns	r3, r3
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	4013      	ands	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	68da      	ldr	r2, [r3, #12]
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	005b      	lsls	r3, r3, #1
 80047b0:	fa02 f303 	lsl.w	r3, r2, r3
 80047b4:	693a      	ldr	r2, [r7, #16]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047c6:	2201      	movs	r2, #1
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	fa02 f303 	lsl.w	r3, r2, r3
 80047ce:	43db      	mvns	r3, r3
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	4013      	ands	r3, r2
 80047d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	091b      	lsrs	r3, r3, #4
 80047dc:	f003 0201 	and.w	r2, r3, #1
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	fa02 f303 	lsl.w	r3, r2, r3
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	693a      	ldr	r2, [r7, #16]
 80047f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f003 0303 	and.w	r3, r3, #3
 80047fa:	2b03      	cmp	r3, #3
 80047fc:	d017      	beq.n	800482e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	005b      	lsls	r3, r3, #1
 8004808:	2203      	movs	r2, #3
 800480a:	fa02 f303 	lsl.w	r3, r2, r3
 800480e:	43db      	mvns	r3, r3
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	4013      	ands	r3, r2
 8004814:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	fa02 f303 	lsl.w	r3, r2, r3
 8004822:	693a      	ldr	r2, [r7, #16]
 8004824:	4313      	orrs	r3, r2
 8004826:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f003 0303 	and.w	r3, r3, #3
 8004836:	2b02      	cmp	r3, #2
 8004838:	d123      	bne.n	8004882 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	08da      	lsrs	r2, r3, #3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	3208      	adds	r2, #8
 8004842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004846:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	f003 0307 	and.w	r3, r3, #7
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	220f      	movs	r2, #15
 8004852:	fa02 f303 	lsl.w	r3, r2, r3
 8004856:	43db      	mvns	r3, r3
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	4013      	ands	r3, r2
 800485c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	691a      	ldr	r2, [r3, #16]
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	fa02 f303 	lsl.w	r3, r2, r3
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	4313      	orrs	r3, r2
 8004872:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	08da      	lsrs	r2, r3, #3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	3208      	adds	r2, #8
 800487c:	6939      	ldr	r1, [r7, #16]
 800487e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	005b      	lsls	r3, r3, #1
 800488c:	2203      	movs	r2, #3
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	43db      	mvns	r3, r3
 8004894:	693a      	ldr	r2, [r7, #16]
 8004896:	4013      	ands	r3, r2
 8004898:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f003 0203 	and.w	r2, r3, #3
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	fa02 f303 	lsl.w	r3, r2, r3
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 80a6 	beq.w	8004a10 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048c4:	4b5b      	ldr	r3, [pc, #364]	@ (8004a34 <HAL_GPIO_Init+0x2e4>)
 80048c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048c8:	4a5a      	ldr	r2, [pc, #360]	@ (8004a34 <HAL_GPIO_Init+0x2e4>)
 80048ca:	f043 0301 	orr.w	r3, r3, #1
 80048ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80048d0:	4b58      	ldr	r3, [pc, #352]	@ (8004a34 <HAL_GPIO_Init+0x2e4>)
 80048d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	60bb      	str	r3, [r7, #8]
 80048da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048dc:	4a56      	ldr	r2, [pc, #344]	@ (8004a38 <HAL_GPIO_Init+0x2e8>)
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	089b      	lsrs	r3, r3, #2
 80048e2:	3302      	adds	r3, #2
 80048e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	f003 0303 	and.w	r3, r3, #3
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	220f      	movs	r2, #15
 80048f4:	fa02 f303 	lsl.w	r3, r2, r3
 80048f8:	43db      	mvns	r3, r3
 80048fa:	693a      	ldr	r2, [r7, #16]
 80048fc:	4013      	ands	r3, r2
 80048fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004906:	d01f      	beq.n	8004948 <HAL_GPIO_Init+0x1f8>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a4c      	ldr	r2, [pc, #304]	@ (8004a3c <HAL_GPIO_Init+0x2ec>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d019      	beq.n	8004944 <HAL_GPIO_Init+0x1f4>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	4a4b      	ldr	r2, [pc, #300]	@ (8004a40 <HAL_GPIO_Init+0x2f0>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d013      	beq.n	8004940 <HAL_GPIO_Init+0x1f0>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a4a      	ldr	r2, [pc, #296]	@ (8004a44 <HAL_GPIO_Init+0x2f4>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d00d      	beq.n	800493c <HAL_GPIO_Init+0x1ec>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a49      	ldr	r2, [pc, #292]	@ (8004a48 <HAL_GPIO_Init+0x2f8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d007      	beq.n	8004938 <HAL_GPIO_Init+0x1e8>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a48      	ldr	r2, [pc, #288]	@ (8004a4c <HAL_GPIO_Init+0x2fc>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d101      	bne.n	8004934 <HAL_GPIO_Init+0x1e4>
 8004930:	2305      	movs	r3, #5
 8004932:	e00a      	b.n	800494a <HAL_GPIO_Init+0x1fa>
 8004934:	2306      	movs	r3, #6
 8004936:	e008      	b.n	800494a <HAL_GPIO_Init+0x1fa>
 8004938:	2304      	movs	r3, #4
 800493a:	e006      	b.n	800494a <HAL_GPIO_Init+0x1fa>
 800493c:	2303      	movs	r3, #3
 800493e:	e004      	b.n	800494a <HAL_GPIO_Init+0x1fa>
 8004940:	2302      	movs	r3, #2
 8004942:	e002      	b.n	800494a <HAL_GPIO_Init+0x1fa>
 8004944:	2301      	movs	r3, #1
 8004946:	e000      	b.n	800494a <HAL_GPIO_Init+0x1fa>
 8004948:	2300      	movs	r3, #0
 800494a:	697a      	ldr	r2, [r7, #20]
 800494c:	f002 0203 	and.w	r2, r2, #3
 8004950:	0092      	lsls	r2, r2, #2
 8004952:	4093      	lsls	r3, r2
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	4313      	orrs	r3, r2
 8004958:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800495a:	4937      	ldr	r1, [pc, #220]	@ (8004a38 <HAL_GPIO_Init+0x2e8>)
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	089b      	lsrs	r3, r3, #2
 8004960:	3302      	adds	r3, #2
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004968:	4b39      	ldr	r3, [pc, #228]	@ (8004a50 <HAL_GPIO_Init+0x300>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	43db      	mvns	r3, r3
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	4013      	ands	r3, r2
 8004976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d003      	beq.n	800498c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004984:	693a      	ldr	r2, [r7, #16]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	4313      	orrs	r3, r2
 800498a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800498c:	4a30      	ldr	r2, [pc, #192]	@ (8004a50 <HAL_GPIO_Init+0x300>)
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004992:	4b2f      	ldr	r3, [pc, #188]	@ (8004a50 <HAL_GPIO_Init+0x300>)
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	43db      	mvns	r3, r3
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4013      	ands	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80049b6:	4a26      	ldr	r2, [pc, #152]	@ (8004a50 <HAL_GPIO_Init+0x300>)
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80049bc:	4b24      	ldr	r3, [pc, #144]	@ (8004a50 <HAL_GPIO_Init+0x300>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	43db      	mvns	r3, r3
 80049c6:	693a      	ldr	r2, [r7, #16]
 80049c8:	4013      	ands	r3, r2
 80049ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d003      	beq.n	80049e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	4313      	orrs	r3, r2
 80049de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80049e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004a50 <HAL_GPIO_Init+0x300>)
 80049e2:	693b      	ldr	r3, [r7, #16]
 80049e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80049e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004a50 <HAL_GPIO_Init+0x300>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	43db      	mvns	r3, r3
 80049f0:	693a      	ldr	r2, [r7, #16]
 80049f2:	4013      	ands	r3, r2
 80049f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a0a:	4a11      	ldr	r2, [pc, #68]	@ (8004a50 <HAL_GPIO_Init+0x300>)
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	3301      	adds	r3, #1
 8004a14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f47f ae9d 	bne.w	8004760 <HAL_GPIO_Init+0x10>
  }
}
 8004a26:	bf00      	nop
 8004a28:	bf00      	nop
 8004a2a:	371c      	adds	r7, #28
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	40021000 	.word	0x40021000
 8004a38:	40010000 	.word	0x40010000
 8004a3c:	48000400 	.word	0x48000400
 8004a40:	48000800 	.word	0x48000800
 8004a44:	48000c00 	.word	0x48000c00
 8004a48:	48001000 	.word	0x48001000
 8004a4c:	48001400 	.word	0x48001400
 8004a50:	40010400 	.word	0x40010400

08004a54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	807b      	strh	r3, [r7, #2]
 8004a60:	4613      	mov	r3, r2
 8004a62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a64:	787b      	ldrb	r3, [r7, #1]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d003      	beq.n	8004a72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004a6a:	887a      	ldrh	r2, [r7, #2]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004a70:	e002      	b.n	8004a78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004a72:	887a      	ldrh	r2, [r7, #2]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004a78:	bf00      	nop
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a8e:	4b08      	ldr	r3, [pc, #32]	@ (8004ab0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a90:	695a      	ldr	r2, [r3, #20]
 8004a92:	88fb      	ldrh	r3, [r7, #6]
 8004a94:	4013      	ands	r3, r2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d006      	beq.n	8004aa8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a9a:	4a05      	ldr	r2, [pc, #20]	@ (8004ab0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a9c:	88fb      	ldrh	r3, [r7, #6]
 8004a9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004aa0:	88fb      	ldrh	r3, [r7, #6]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7fd f880 	bl	8001ba8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004aa8:	bf00      	nop
 8004aaa:	3708      	adds	r7, #8
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	40010400 	.word	0x40010400

08004ab4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d141      	bne.n	8004b46 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ac2:	4b4b      	ldr	r3, [pc, #300]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004aca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ace:	d131      	bne.n	8004b34 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ad0:	4b47      	ldr	r3, [pc, #284]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ad6:	4a46      	ldr	r2, [pc, #280]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004adc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ae0:	4b43      	ldr	r3, [pc, #268]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ae8:	4a41      	ldr	r2, [pc, #260]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004aea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004aee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004af0:	4b40      	ldr	r3, [pc, #256]	@ (8004bf4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2232      	movs	r2, #50	@ 0x32
 8004af6:	fb02 f303 	mul.w	r3, r2, r3
 8004afa:	4a3f      	ldr	r2, [pc, #252]	@ (8004bf8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004afc:	fba2 2303 	umull	r2, r3, r2, r3
 8004b00:	0c9b      	lsrs	r3, r3, #18
 8004b02:	3301      	adds	r3, #1
 8004b04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b06:	e002      	b.n	8004b0e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b0e:	4b38      	ldr	r3, [pc, #224]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b1a:	d102      	bne.n	8004b22 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1f2      	bne.n	8004b08 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b22:	4b33      	ldr	r3, [pc, #204]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b2e:	d158      	bne.n	8004be2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e057      	b.n	8004be4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b34:	4b2e      	ldr	r3, [pc, #184]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b3a:	4a2d      	ldr	r2, [pc, #180]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004b44:	e04d      	b.n	8004be2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b4c:	d141      	bne.n	8004bd2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b4e:	4b28      	ldr	r3, [pc, #160]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b5a:	d131      	bne.n	8004bc0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b5c:	4b24      	ldr	r3, [pc, #144]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b62:	4a23      	ldr	r2, [pc, #140]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b6c:	4b20      	ldr	r3, [pc, #128]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b74:	4a1e      	ldr	r2, [pc, #120]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b7a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8004bf4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2232      	movs	r2, #50	@ 0x32
 8004b82:	fb02 f303 	mul.w	r3, r2, r3
 8004b86:	4a1c      	ldr	r2, [pc, #112]	@ (8004bf8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004b88:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8c:	0c9b      	lsrs	r3, r3, #18
 8004b8e:	3301      	adds	r3, #1
 8004b90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b92:	e002      	b.n	8004b9a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	3b01      	subs	r3, #1
 8004b98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b9a:	4b15      	ldr	r3, [pc, #84]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ba6:	d102      	bne.n	8004bae <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1f2      	bne.n	8004b94 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004bae:	4b10      	ldr	r3, [pc, #64]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bba:	d112      	bne.n	8004be2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e011      	b.n	8004be4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bcc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004bd0:	e007      	b.n	8004be2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004bd2:	4b07      	ldr	r3, [pc, #28]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004bda:	4a05      	ldr	r2, [pc, #20]	@ (8004bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bdc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004be0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3714      	adds	r7, #20
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	40007000 	.word	0x40007000
 8004bf4:	20000000 	.word	0x20000000
 8004bf8:	431bde83 	.word	0x431bde83

08004bfc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004c00:	4b05      	ldr	r3, [pc, #20]	@ (8004c18 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	4a04      	ldr	r2, [pc, #16]	@ (8004c18 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004c06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c0a:	6093      	str	r3, [r2, #8]
}
 8004c0c:	bf00      	nop
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	40007000 	.word	0x40007000

08004c1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b088      	sub	sp, #32
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e2fe      	b.n	800522c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d075      	beq.n	8004d26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c3a:	4b97      	ldr	r3, [pc, #604]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f003 030c 	and.w	r3, r3, #12
 8004c42:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c44:	4b94      	ldr	r3, [pc, #592]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004c46:	68db      	ldr	r3, [r3, #12]
 8004c48:	f003 0303 	and.w	r3, r3, #3
 8004c4c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	2b0c      	cmp	r3, #12
 8004c52:	d102      	bne.n	8004c5a <HAL_RCC_OscConfig+0x3e>
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	2b03      	cmp	r3, #3
 8004c58:	d002      	beq.n	8004c60 <HAL_RCC_OscConfig+0x44>
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	2b08      	cmp	r3, #8
 8004c5e:	d10b      	bne.n	8004c78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c60:	4b8d      	ldr	r3, [pc, #564]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d05b      	beq.n	8004d24 <HAL_RCC_OscConfig+0x108>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d157      	bne.n	8004d24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e2d9      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c80:	d106      	bne.n	8004c90 <HAL_RCC_OscConfig+0x74>
 8004c82:	4b85      	ldr	r3, [pc, #532]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a84      	ldr	r2, [pc, #528]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004c88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c8c:	6013      	str	r3, [r2, #0]
 8004c8e:	e01d      	b.n	8004ccc <HAL_RCC_OscConfig+0xb0>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c98:	d10c      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x98>
 8004c9a:	4b7f      	ldr	r3, [pc, #508]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a7e      	ldr	r2, [pc, #504]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004ca0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ca4:	6013      	str	r3, [r2, #0]
 8004ca6:	4b7c      	ldr	r3, [pc, #496]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a7b      	ldr	r2, [pc, #492]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004cac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cb0:	6013      	str	r3, [r2, #0]
 8004cb2:	e00b      	b.n	8004ccc <HAL_RCC_OscConfig+0xb0>
 8004cb4:	4b78      	ldr	r3, [pc, #480]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a77      	ldr	r2, [pc, #476]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004cba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cbe:	6013      	str	r3, [r2, #0]
 8004cc0:	4b75      	ldr	r3, [pc, #468]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a74      	ldr	r2, [pc, #464]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004cc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d013      	beq.n	8004cfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cd4:	f7fd fa78 	bl	80021c8 <HAL_GetTick>
 8004cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cdc:	f7fd fa74 	bl	80021c8 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b64      	cmp	r3, #100	@ 0x64
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e29e      	b.n	800522c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cee:	4b6a      	ldr	r3, [pc, #424]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d0f0      	beq.n	8004cdc <HAL_RCC_OscConfig+0xc0>
 8004cfa:	e014      	b.n	8004d26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfc:	f7fd fa64 	bl	80021c8 <HAL_GetTick>
 8004d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d02:	e008      	b.n	8004d16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d04:	f7fd fa60 	bl	80021c8 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	2b64      	cmp	r3, #100	@ 0x64
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e28a      	b.n	800522c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004d16:	4b60      	ldr	r3, [pc, #384]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1f0      	bne.n	8004d04 <HAL_RCC_OscConfig+0xe8>
 8004d22:	e000      	b.n	8004d26 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d075      	beq.n	8004e1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d32:	4b59      	ldr	r3, [pc, #356]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f003 030c 	and.w	r3, r3, #12
 8004d3a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d3c:	4b56      	ldr	r3, [pc, #344]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	f003 0303 	and.w	r3, r3, #3
 8004d44:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	2b0c      	cmp	r3, #12
 8004d4a:	d102      	bne.n	8004d52 <HAL_RCC_OscConfig+0x136>
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d002      	beq.n	8004d58 <HAL_RCC_OscConfig+0x13c>
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	2b04      	cmp	r3, #4
 8004d56:	d11f      	bne.n	8004d98 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d58:	4b4f      	ldr	r3, [pc, #316]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d005      	beq.n	8004d70 <HAL_RCC_OscConfig+0x154>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d101      	bne.n	8004d70 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e25d      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d70:	4b49      	ldr	r3, [pc, #292]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	061b      	lsls	r3, r3, #24
 8004d7e:	4946      	ldr	r1, [pc, #280]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004d84:	4b45      	ldr	r3, [pc, #276]	@ (8004e9c <HAL_RCC_OscConfig+0x280>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fd f9d1 	bl	8002130 <HAL_InitTick>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d043      	beq.n	8004e1c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e249      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d023      	beq.n	8004de8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004da0:	4b3d      	ldr	r3, [pc, #244]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a3c      	ldr	r2, [pc, #240]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004da6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004daa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dac:	f7fd fa0c 	bl	80021c8 <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004db4:	f7fd fa08 	bl	80021c8 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e232      	b.n	800522c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004dc6:	4b34      	ldr	r3, [pc, #208]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0f0      	beq.n	8004db4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dd2:	4b31      	ldr	r3, [pc, #196]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	061b      	lsls	r3, r3, #24
 8004de0:	492d      	ldr	r1, [pc, #180]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	604b      	str	r3, [r1, #4]
 8004de6:	e01a      	b.n	8004e1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004de8:	4b2b      	ldr	r3, [pc, #172]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a2a      	ldr	r2, [pc, #168]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004dee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004df2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df4:	f7fd f9e8 	bl	80021c8 <HAL_GetTick>
 8004df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004dfa:	e008      	b.n	8004e0e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dfc:	f7fd f9e4 	bl	80021c8 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d901      	bls.n	8004e0e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004e0a:	2303      	movs	r3, #3
 8004e0c:	e20e      	b.n	800522c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e0e:	4b22      	ldr	r3, [pc, #136]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1f0      	bne.n	8004dfc <HAL_RCC_OscConfig+0x1e0>
 8004e1a:	e000      	b.n	8004e1e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e1c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 0308 	and.w	r3, r3, #8
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d041      	beq.n	8004eae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d01c      	beq.n	8004e6c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e32:	4b19      	ldr	r3, [pc, #100]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004e34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e38:	4a17      	ldr	r2, [pc, #92]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004e3a:	f043 0301 	orr.w	r3, r3, #1
 8004e3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e42:	f7fd f9c1 	bl	80021c8 <HAL_GetTick>
 8004e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e48:	e008      	b.n	8004e5c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e4a:	f7fd f9bd 	bl	80021c8 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e1e7      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d0ef      	beq.n	8004e4a <HAL_RCC_OscConfig+0x22e>
 8004e6a:	e020      	b.n	8004eae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004e6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e72:	4a09      	ldr	r2, [pc, #36]	@ (8004e98 <HAL_RCC_OscConfig+0x27c>)
 8004e74:	f023 0301 	bic.w	r3, r3, #1
 8004e78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e7c:	f7fd f9a4 	bl	80021c8 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e82:	e00d      	b.n	8004ea0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e84:	f7fd f9a0 	bl	80021c8 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d906      	bls.n	8004ea0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e1ca      	b.n	800522c <HAL_RCC_OscConfig+0x610>
 8004e96:	bf00      	nop
 8004e98:	40021000 	.word	0x40021000
 8004e9c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ea0:	4b8c      	ldr	r3, [pc, #560]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1ea      	bne.n	8004e84 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0304 	and.w	r3, r3, #4
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f000 80a6 	beq.w	8005008 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ec0:	4b84      	ldr	r3, [pc, #528]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d101      	bne.n	8004ed0 <HAL_RCC_OscConfig+0x2b4>
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e000      	b.n	8004ed2 <HAL_RCC_OscConfig+0x2b6>
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00d      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ed6:	4b7f      	ldr	r3, [pc, #508]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eda:	4a7e      	ldr	r2, [pc, #504]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004edc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ee0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ee2:	4b7c      	ldr	r3, [pc, #496]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eea:	60fb      	str	r3, [r7, #12]
 8004eec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ef2:	4b79      	ldr	r3, [pc, #484]	@ (80050d8 <HAL_RCC_OscConfig+0x4bc>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d118      	bne.n	8004f30 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004efe:	4b76      	ldr	r3, [pc, #472]	@ (80050d8 <HAL_RCC_OscConfig+0x4bc>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a75      	ldr	r2, [pc, #468]	@ (80050d8 <HAL_RCC_OscConfig+0x4bc>)
 8004f04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f0a:	f7fd f95d 	bl	80021c8 <HAL_GetTick>
 8004f0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f10:	e008      	b.n	8004f24 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f12:	f7fd f959 	bl	80021c8 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d901      	bls.n	8004f24 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e183      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f24:	4b6c      	ldr	r3, [pc, #432]	@ (80050d8 <HAL_RCC_OscConfig+0x4bc>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d0f0      	beq.n	8004f12 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d108      	bne.n	8004f4a <HAL_RCC_OscConfig+0x32e>
 8004f38:	4b66      	ldr	r3, [pc, #408]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f3e:	4a65      	ldr	r2, [pc, #404]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f40:	f043 0301 	orr.w	r3, r3, #1
 8004f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f48:	e024      	b.n	8004f94 <HAL_RCC_OscConfig+0x378>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	2b05      	cmp	r3, #5
 8004f50:	d110      	bne.n	8004f74 <HAL_RCC_OscConfig+0x358>
 8004f52:	4b60      	ldr	r3, [pc, #384]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f58:	4a5e      	ldr	r2, [pc, #376]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f5a:	f043 0304 	orr.w	r3, r3, #4
 8004f5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f62:	4b5c      	ldr	r3, [pc, #368]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f68:	4a5a      	ldr	r2, [pc, #360]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f6a:	f043 0301 	orr.w	r3, r3, #1
 8004f6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f72:	e00f      	b.n	8004f94 <HAL_RCC_OscConfig+0x378>
 8004f74:	4b57      	ldr	r3, [pc, #348]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f7a:	4a56      	ldr	r2, [pc, #344]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f7c:	f023 0301 	bic.w	r3, r3, #1
 8004f80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004f84:	4b53      	ldr	r3, [pc, #332]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f8a:	4a52      	ldr	r2, [pc, #328]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004f8c:	f023 0304 	bic.w	r3, r3, #4
 8004f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d016      	beq.n	8004fca <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f9c:	f7fd f914 	bl	80021c8 <HAL_GetTick>
 8004fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fa2:	e00a      	b.n	8004fba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fa4:	f7fd f910 	bl	80021c8 <HAL_GetTick>
 8004fa8:	4602      	mov	r2, r0
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d901      	bls.n	8004fba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e138      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004fba:	4b46      	ldr	r3, [pc, #280]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fc0:	f003 0302 	and.w	r3, r3, #2
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d0ed      	beq.n	8004fa4 <HAL_RCC_OscConfig+0x388>
 8004fc8:	e015      	b.n	8004ff6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fca:	f7fd f8fd 	bl	80021c8 <HAL_GetTick>
 8004fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fd0:	e00a      	b.n	8004fe8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fd2:	f7fd f8f9 	bl	80021c8 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e121      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fe8:	4b3a      	ldr	r3, [pc, #232]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fee:	f003 0302 	and.w	r3, r3, #2
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1ed      	bne.n	8004fd2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004ff6:	7ffb      	ldrb	r3, [r7, #31]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d105      	bne.n	8005008 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ffc:	4b35      	ldr	r3, [pc, #212]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8004ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005000:	4a34      	ldr	r2, [pc, #208]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8005002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005006:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0320 	and.w	r3, r3, #32
 8005010:	2b00      	cmp	r3, #0
 8005012:	d03c      	beq.n	800508e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d01c      	beq.n	8005056 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800501c:	4b2d      	ldr	r3, [pc, #180]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 800501e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005022:	4a2c      	ldr	r2, [pc, #176]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8005024:	f043 0301 	orr.w	r3, r3, #1
 8005028:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800502c:	f7fd f8cc 	bl	80021c8 <HAL_GetTick>
 8005030:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005032:	e008      	b.n	8005046 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005034:	f7fd f8c8 	bl	80021c8 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e0f2      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005046:	4b23      	ldr	r3, [pc, #140]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8005048:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800504c:	f003 0302 	and.w	r3, r3, #2
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0ef      	beq.n	8005034 <HAL_RCC_OscConfig+0x418>
 8005054:	e01b      	b.n	800508e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005056:	4b1f      	ldr	r3, [pc, #124]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8005058:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800505c:	4a1d      	ldr	r2, [pc, #116]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 800505e:	f023 0301 	bic.w	r3, r3, #1
 8005062:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005066:	f7fd f8af 	bl	80021c8 <HAL_GetTick>
 800506a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800506c:	e008      	b.n	8005080 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800506e:	f7fd f8ab 	bl	80021c8 <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	2b02      	cmp	r3, #2
 800507a:	d901      	bls.n	8005080 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	e0d5      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005080:	4b14      	ldr	r3, [pc, #80]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 8005082:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005086:	f003 0302 	and.w	r3, r3, #2
 800508a:	2b00      	cmp	r3, #0
 800508c:	d1ef      	bne.n	800506e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 80c9 	beq.w	800522a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005098:	4b0e      	ldr	r3, [pc, #56]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b0c      	cmp	r3, #12
 80050a2:	f000 8083 	beq.w	80051ac <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	69db      	ldr	r3, [r3, #28]
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d15e      	bne.n	800516c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ae:	4b09      	ldr	r3, [pc, #36]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a08      	ldr	r2, [pc, #32]	@ (80050d4 <HAL_RCC_OscConfig+0x4b8>)
 80050b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80050b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ba:	f7fd f885 	bl	80021c8 <HAL_GetTick>
 80050be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050c0:	e00c      	b.n	80050dc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050c2:	f7fd f881 	bl	80021c8 <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	2b02      	cmp	r3, #2
 80050ce:	d905      	bls.n	80050dc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e0ab      	b.n	800522c <HAL_RCC_OscConfig+0x610>
 80050d4:	40021000 	.word	0x40021000
 80050d8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050dc:	4b55      	ldr	r3, [pc, #340]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d1ec      	bne.n	80050c2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050e8:	4b52      	ldr	r3, [pc, #328]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 80050ea:	68da      	ldr	r2, [r3, #12]
 80050ec:	4b52      	ldr	r3, [pc, #328]	@ (8005238 <HAL_RCC_OscConfig+0x61c>)
 80050ee:	4013      	ands	r3, r2
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6a11      	ldr	r1, [r2, #32]
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80050f8:	3a01      	subs	r2, #1
 80050fa:	0112      	lsls	r2, r2, #4
 80050fc:	4311      	orrs	r1, r2
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005102:	0212      	lsls	r2, r2, #8
 8005104:	4311      	orrs	r1, r2
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800510a:	0852      	lsrs	r2, r2, #1
 800510c:	3a01      	subs	r2, #1
 800510e:	0552      	lsls	r2, r2, #21
 8005110:	4311      	orrs	r1, r2
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005116:	0852      	lsrs	r2, r2, #1
 8005118:	3a01      	subs	r2, #1
 800511a:	0652      	lsls	r2, r2, #25
 800511c:	4311      	orrs	r1, r2
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005122:	06d2      	lsls	r2, r2, #27
 8005124:	430a      	orrs	r2, r1
 8005126:	4943      	ldr	r1, [pc, #268]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 8005128:	4313      	orrs	r3, r2
 800512a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800512c:	4b41      	ldr	r3, [pc, #260]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a40      	ldr	r2, [pc, #256]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 8005132:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005136:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005138:	4b3e      	ldr	r3, [pc, #248]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	4a3d      	ldr	r2, [pc, #244]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 800513e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005142:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005144:	f7fd f840 	bl	80021c8 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800514c:	f7fd f83c 	bl	80021c8 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b02      	cmp	r3, #2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e066      	b.n	800522c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800515e:	4b35      	ldr	r3, [pc, #212]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d0f0      	beq.n	800514c <HAL_RCC_OscConfig+0x530>
 800516a:	e05e      	b.n	800522a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800516c:	4b31      	ldr	r3, [pc, #196]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a30      	ldr	r2, [pc, #192]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 8005172:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005178:	f7fd f826 	bl	80021c8 <HAL_GetTick>
 800517c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800517e:	e008      	b.n	8005192 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005180:	f7fd f822 	bl	80021c8 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	1ad3      	subs	r3, r2, r3
 800518a:	2b02      	cmp	r3, #2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e04c      	b.n	800522c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005192:	4b28      	ldr	r3, [pc, #160]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1f0      	bne.n	8005180 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800519e:	4b25      	ldr	r3, [pc, #148]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 80051a0:	68da      	ldr	r2, [r3, #12]
 80051a2:	4924      	ldr	r1, [pc, #144]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 80051a4:	4b25      	ldr	r3, [pc, #148]	@ (800523c <HAL_RCC_OscConfig+0x620>)
 80051a6:	4013      	ands	r3, r2
 80051a8:	60cb      	str	r3, [r1, #12]
 80051aa:	e03e      	b.n	800522a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	69db      	ldr	r3, [r3, #28]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d101      	bne.n	80051b8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e039      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80051b8:	4b1e      	ldr	r3, [pc, #120]	@ (8005234 <HAL_RCC_OscConfig+0x618>)
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f003 0203 	and.w	r2, r3, #3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a1b      	ldr	r3, [r3, #32]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d12c      	bne.n	8005226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d6:	3b01      	subs	r3, #1
 80051d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051da:	429a      	cmp	r2, r3
 80051dc:	d123      	bne.n	8005226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d11b      	bne.n	8005226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d113      	bne.n	8005226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005208:	085b      	lsrs	r3, r3, #1
 800520a:	3b01      	subs	r3, #1
 800520c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800520e:	429a      	cmp	r2, r3
 8005210:	d109      	bne.n	8005226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800521c:	085b      	lsrs	r3, r3, #1
 800521e:	3b01      	subs	r3, #1
 8005220:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005222:	429a      	cmp	r2, r3
 8005224:	d001      	beq.n	800522a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	e000      	b.n	800522c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3720      	adds	r7, #32
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	40021000 	.word	0x40021000
 8005238:	019f800c 	.word	0x019f800c
 800523c:	feeefffc 	.word	0xfeeefffc

08005240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800524a:	2300      	movs	r3, #0
 800524c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d101      	bne.n	8005258 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e11e      	b.n	8005496 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005258:	4b91      	ldr	r3, [pc, #580]	@ (80054a0 <HAL_RCC_ClockConfig+0x260>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 030f 	and.w	r3, r3, #15
 8005260:	683a      	ldr	r2, [r7, #0]
 8005262:	429a      	cmp	r2, r3
 8005264:	d910      	bls.n	8005288 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005266:	4b8e      	ldr	r3, [pc, #568]	@ (80054a0 <HAL_RCC_ClockConfig+0x260>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f023 020f 	bic.w	r2, r3, #15
 800526e:	498c      	ldr	r1, [pc, #560]	@ (80054a0 <HAL_RCC_ClockConfig+0x260>)
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	4313      	orrs	r3, r2
 8005274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005276:	4b8a      	ldr	r3, [pc, #552]	@ (80054a0 <HAL_RCC_ClockConfig+0x260>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 030f 	and.w	r3, r3, #15
 800527e:	683a      	ldr	r2, [r7, #0]
 8005280:	429a      	cmp	r2, r3
 8005282:	d001      	beq.n	8005288 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e106      	b.n	8005496 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b00      	cmp	r3, #0
 8005292:	d073      	beq.n	800537c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	2b03      	cmp	r3, #3
 800529a:	d129      	bne.n	80052f0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800529c:	4b81      	ldr	r3, [pc, #516]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d101      	bne.n	80052ac <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e0f4      	b.n	8005496 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80052ac:	f000 f99e 	bl	80055ec <RCC_GetSysClockFreqFromPLLSource>
 80052b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	4a7c      	ldr	r2, [pc, #496]	@ (80054a8 <HAL_RCC_ClockConfig+0x268>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d93f      	bls.n	800533a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80052ba:	4b7a      	ldr	r3, [pc, #488]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d009      	beq.n	80052da <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d033      	beq.n	800533a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d12f      	bne.n	800533a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80052da:	4b72      	ldr	r3, [pc, #456]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052e2:	4a70      	ldr	r2, [pc, #448]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80052e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052e8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80052ea:	2380      	movs	r3, #128	@ 0x80
 80052ec:	617b      	str	r3, [r7, #20]
 80052ee:	e024      	b.n	800533a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d107      	bne.n	8005308 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052f8:	4b6a      	ldr	r3, [pc, #424]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d109      	bne.n	8005318 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e0c6      	b.n	8005496 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005308:	4b66      	ldr	r3, [pc, #408]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e0be      	b.n	8005496 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005318:	f000 f8ce 	bl	80054b8 <HAL_RCC_GetSysClockFreq>
 800531c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	4a61      	ldr	r2, [pc, #388]	@ (80054a8 <HAL_RCC_ClockConfig+0x268>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d909      	bls.n	800533a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005326:	4b5f      	ldr	r3, [pc, #380]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800532e:	4a5d      	ldr	r2, [pc, #372]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 8005330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005334:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005336:	2380      	movs	r3, #128	@ 0x80
 8005338:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800533a:	4b5a      	ldr	r3, [pc, #360]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	f023 0203 	bic.w	r2, r3, #3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	4957      	ldr	r1, [pc, #348]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 8005348:	4313      	orrs	r3, r2
 800534a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800534c:	f7fc ff3c 	bl	80021c8 <HAL_GetTick>
 8005350:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005352:	e00a      	b.n	800536a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005354:	f7fc ff38 	bl	80021c8 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005362:	4293      	cmp	r3, r2
 8005364:	d901      	bls.n	800536a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e095      	b.n	8005496 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800536a:	4b4e      	ldr	r3, [pc, #312]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f003 020c 	and.w	r2, r3, #12
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	429a      	cmp	r2, r3
 800537a:	d1eb      	bne.n	8005354 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d023      	beq.n	80053d0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	d005      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005394:	4b43      	ldr	r3, [pc, #268]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	4a42      	ldr	r2, [pc, #264]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 800539a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800539e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0308 	and.w	r3, r3, #8
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d007      	beq.n	80053bc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80053ac:	4b3d      	ldr	r3, [pc, #244]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80053b4:	4a3b      	ldr	r2, [pc, #236]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80053b6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80053ba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053bc:	4b39      	ldr	r3, [pc, #228]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	4936      	ldr	r1, [pc, #216]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	608b      	str	r3, [r1, #8]
 80053ce:	e008      	b.n	80053e2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	2b80      	cmp	r3, #128	@ 0x80
 80053d4:	d105      	bne.n	80053e2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80053d6:	4b33      	ldr	r3, [pc, #204]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	4a32      	ldr	r2, [pc, #200]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 80053dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053e0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053e2:	4b2f      	ldr	r3, [pc, #188]	@ (80054a0 <HAL_RCC_ClockConfig+0x260>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 030f 	and.w	r3, r3, #15
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d21d      	bcs.n	800542c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053f0:	4b2b      	ldr	r3, [pc, #172]	@ (80054a0 <HAL_RCC_ClockConfig+0x260>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f023 020f 	bic.w	r2, r3, #15
 80053f8:	4929      	ldr	r1, [pc, #164]	@ (80054a0 <HAL_RCC_ClockConfig+0x260>)
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005400:	f7fc fee2 	bl	80021c8 <HAL_GetTick>
 8005404:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005406:	e00a      	b.n	800541e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005408:	f7fc fede 	bl	80021c8 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005416:	4293      	cmp	r3, r2
 8005418:	d901      	bls.n	800541e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e03b      	b.n	8005496 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800541e:	4b20      	ldr	r3, [pc, #128]	@ (80054a0 <HAL_RCC_ClockConfig+0x260>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 030f 	and.w	r3, r3, #15
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	429a      	cmp	r2, r3
 800542a:	d1ed      	bne.n	8005408 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0304 	and.w	r3, r3, #4
 8005434:	2b00      	cmp	r3, #0
 8005436:	d008      	beq.n	800544a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005438:	4b1a      	ldr	r3, [pc, #104]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	4917      	ldr	r1, [pc, #92]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 8005446:	4313      	orrs	r3, r2
 8005448:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0308 	and.w	r3, r3, #8
 8005452:	2b00      	cmp	r3, #0
 8005454:	d009      	beq.n	800546a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005456:	4b13      	ldr	r3, [pc, #76]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	00db      	lsls	r3, r3, #3
 8005464:	490f      	ldr	r1, [pc, #60]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 8005466:	4313      	orrs	r3, r2
 8005468:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800546a:	f000 f825 	bl	80054b8 <HAL_RCC_GetSysClockFreq>
 800546e:	4602      	mov	r2, r0
 8005470:	4b0c      	ldr	r3, [pc, #48]	@ (80054a4 <HAL_RCC_ClockConfig+0x264>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	091b      	lsrs	r3, r3, #4
 8005476:	f003 030f 	and.w	r3, r3, #15
 800547a:	490c      	ldr	r1, [pc, #48]	@ (80054ac <HAL_RCC_ClockConfig+0x26c>)
 800547c:	5ccb      	ldrb	r3, [r1, r3]
 800547e:	f003 031f 	and.w	r3, r3, #31
 8005482:	fa22 f303 	lsr.w	r3, r2, r3
 8005486:	4a0a      	ldr	r2, [pc, #40]	@ (80054b0 <HAL_RCC_ClockConfig+0x270>)
 8005488:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800548a:	4b0a      	ldr	r3, [pc, #40]	@ (80054b4 <HAL_RCC_ClockConfig+0x274>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4618      	mov	r0, r3
 8005490:	f7fc fe4e 	bl	8002130 <HAL_InitTick>
 8005494:	4603      	mov	r3, r0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	40022000 	.word	0x40022000
 80054a4:	40021000 	.word	0x40021000
 80054a8:	04c4b400 	.word	0x04c4b400
 80054ac:	08008558 	.word	0x08008558
 80054b0:	20000000 	.word	0x20000000
 80054b4:	20000004 	.word	0x20000004

080054b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b087      	sub	sp, #28
 80054bc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80054be:	4b2c      	ldr	r3, [pc, #176]	@ (8005570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f003 030c 	and.w	r3, r3, #12
 80054c6:	2b04      	cmp	r3, #4
 80054c8:	d102      	bne.n	80054d0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80054ca:	4b2a      	ldr	r3, [pc, #168]	@ (8005574 <HAL_RCC_GetSysClockFreq+0xbc>)
 80054cc:	613b      	str	r3, [r7, #16]
 80054ce:	e047      	b.n	8005560 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80054d0:	4b27      	ldr	r3, [pc, #156]	@ (8005570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	f003 030c 	and.w	r3, r3, #12
 80054d8:	2b08      	cmp	r3, #8
 80054da:	d102      	bne.n	80054e2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80054dc:	4b26      	ldr	r3, [pc, #152]	@ (8005578 <HAL_RCC_GetSysClockFreq+0xc0>)
 80054de:	613b      	str	r3, [r7, #16]
 80054e0:	e03e      	b.n	8005560 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80054e2:	4b23      	ldr	r3, [pc, #140]	@ (8005570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f003 030c 	and.w	r3, r3, #12
 80054ea:	2b0c      	cmp	r3, #12
 80054ec:	d136      	bne.n	800555c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054ee:	4b20      	ldr	r3, [pc, #128]	@ (8005570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	f003 0303 	and.w	r3, r3, #3
 80054f6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054f8:	4b1d      	ldr	r3, [pc, #116]	@ (8005570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	091b      	lsrs	r3, r3, #4
 80054fe:	f003 030f 	and.w	r3, r3, #15
 8005502:	3301      	adds	r3, #1
 8005504:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2b03      	cmp	r3, #3
 800550a:	d10c      	bne.n	8005526 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800550c:	4a1a      	ldr	r2, [pc, #104]	@ (8005578 <HAL_RCC_GetSysClockFreq+0xc0>)
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	fbb2 f3f3 	udiv	r3, r2, r3
 8005514:	4a16      	ldr	r2, [pc, #88]	@ (8005570 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005516:	68d2      	ldr	r2, [r2, #12]
 8005518:	0a12      	lsrs	r2, r2, #8
 800551a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800551e:	fb02 f303 	mul.w	r3, r2, r3
 8005522:	617b      	str	r3, [r7, #20]
      break;
 8005524:	e00c      	b.n	8005540 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005526:	4a13      	ldr	r2, [pc, #76]	@ (8005574 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	fbb2 f3f3 	udiv	r3, r2, r3
 800552e:	4a10      	ldr	r2, [pc, #64]	@ (8005570 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005530:	68d2      	ldr	r2, [r2, #12]
 8005532:	0a12      	lsrs	r2, r2, #8
 8005534:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005538:	fb02 f303 	mul.w	r3, r2, r3
 800553c:	617b      	str	r3, [r7, #20]
      break;
 800553e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005540:	4b0b      	ldr	r3, [pc, #44]	@ (8005570 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	0e5b      	lsrs	r3, r3, #25
 8005546:	f003 0303 	and.w	r3, r3, #3
 800554a:	3301      	adds	r3, #1
 800554c:	005b      	lsls	r3, r3, #1
 800554e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	fbb2 f3f3 	udiv	r3, r2, r3
 8005558:	613b      	str	r3, [r7, #16]
 800555a:	e001      	b.n	8005560 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800555c:	2300      	movs	r3, #0
 800555e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005560:	693b      	ldr	r3, [r7, #16]
}
 8005562:	4618      	mov	r0, r3
 8005564:	371c      	adds	r7, #28
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	40021000 	.word	0x40021000
 8005574:	00f42400 	.word	0x00f42400
 8005578:	016e3600 	.word	0x016e3600

0800557c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800557c:	b480      	push	{r7}
 800557e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005580:	4b03      	ldr	r3, [pc, #12]	@ (8005590 <HAL_RCC_GetHCLKFreq+0x14>)
 8005582:	681b      	ldr	r3, [r3, #0]
}
 8005584:	4618      	mov	r0, r3
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	20000000 	.word	0x20000000

08005594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005598:	f7ff fff0 	bl	800557c <HAL_RCC_GetHCLKFreq>
 800559c:	4602      	mov	r2, r0
 800559e:	4b06      	ldr	r3, [pc, #24]	@ (80055b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	0a1b      	lsrs	r3, r3, #8
 80055a4:	f003 0307 	and.w	r3, r3, #7
 80055a8:	4904      	ldr	r1, [pc, #16]	@ (80055bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80055aa:	5ccb      	ldrb	r3, [r1, r3]
 80055ac:	f003 031f 	and.w	r3, r3, #31
 80055b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	40021000 	.word	0x40021000
 80055bc:	08008568 	.word	0x08008568

080055c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80055c4:	f7ff ffda 	bl	800557c <HAL_RCC_GetHCLKFreq>
 80055c8:	4602      	mov	r2, r0
 80055ca:	4b06      	ldr	r3, [pc, #24]	@ (80055e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	0adb      	lsrs	r3, r3, #11
 80055d0:	f003 0307 	and.w	r3, r3, #7
 80055d4:	4904      	ldr	r1, [pc, #16]	@ (80055e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80055d6:	5ccb      	ldrb	r3, [r1, r3]
 80055d8:	f003 031f 	and.w	r3, r3, #31
 80055dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40021000 	.word	0x40021000
 80055e8:	08008568 	.word	0x08008568

080055ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b087      	sub	sp, #28
 80055f0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80055f2:	4b1e      	ldr	r3, [pc, #120]	@ (800566c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	f003 0303 	and.w	r3, r3, #3
 80055fa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055fc:	4b1b      	ldr	r3, [pc, #108]	@ (800566c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	091b      	lsrs	r3, r3, #4
 8005602:	f003 030f 	and.w	r3, r3, #15
 8005606:	3301      	adds	r3, #1
 8005608:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	2b03      	cmp	r3, #3
 800560e:	d10c      	bne.n	800562a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005610:	4a17      	ldr	r2, [pc, #92]	@ (8005670 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	fbb2 f3f3 	udiv	r3, r2, r3
 8005618:	4a14      	ldr	r2, [pc, #80]	@ (800566c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800561a:	68d2      	ldr	r2, [r2, #12]
 800561c:	0a12      	lsrs	r2, r2, #8
 800561e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005622:	fb02 f303 	mul.w	r3, r2, r3
 8005626:	617b      	str	r3, [r7, #20]
    break;
 8005628:	e00c      	b.n	8005644 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800562a:	4a12      	ldr	r2, [pc, #72]	@ (8005674 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005632:	4a0e      	ldr	r2, [pc, #56]	@ (800566c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005634:	68d2      	ldr	r2, [r2, #12]
 8005636:	0a12      	lsrs	r2, r2, #8
 8005638:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800563c:	fb02 f303 	mul.w	r3, r2, r3
 8005640:	617b      	str	r3, [r7, #20]
    break;
 8005642:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005644:	4b09      	ldr	r3, [pc, #36]	@ (800566c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	0e5b      	lsrs	r3, r3, #25
 800564a:	f003 0303 	and.w	r3, r3, #3
 800564e:	3301      	adds	r3, #1
 8005650:	005b      	lsls	r3, r3, #1
 8005652:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	fbb2 f3f3 	udiv	r3, r2, r3
 800565c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800565e:	687b      	ldr	r3, [r7, #4]
}
 8005660:	4618      	mov	r0, r3
 8005662:	371c      	adds	r7, #28
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	40021000 	.word	0x40021000
 8005670:	016e3600 	.word	0x016e3600
 8005674:	00f42400 	.word	0x00f42400

08005678 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b086      	sub	sp, #24
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005680:	2300      	movs	r3, #0
 8005682:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005684:	2300      	movs	r3, #0
 8005686:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 8098 	beq.w	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005696:	2300      	movs	r3, #0
 8005698:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800569a:	4b43      	ldr	r3, [pc, #268]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800569c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800569e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d10d      	bne.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056a6:	4b40      	ldr	r3, [pc, #256]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056aa:	4a3f      	ldr	r2, [pc, #252]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80056b2:	4b3d      	ldr	r3, [pc, #244]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056ba:	60bb      	str	r3, [r7, #8]
 80056bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056be:	2301      	movs	r3, #1
 80056c0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056c2:	4b3a      	ldr	r3, [pc, #232]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a39      	ldr	r2, [pc, #228]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80056c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056ce:	f7fc fd7b 	bl	80021c8 <HAL_GetTick>
 80056d2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80056d4:	e009      	b.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056d6:	f7fc fd77 	bl	80021c8 <HAL_GetTick>
 80056da:	4602      	mov	r2, r0
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	d902      	bls.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	74fb      	strb	r3, [r7, #19]
        break;
 80056e8:	e005      	b.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80056ea:	4b30      	ldr	r3, [pc, #192]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d0ef      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80056f6:	7cfb      	ldrb	r3, [r7, #19]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d159      	bne.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80056fc:	4b2a      	ldr	r3, [pc, #168]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80056fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005702:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005706:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d01e      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	429a      	cmp	r2, r3
 8005716:	d019      	beq.n	800574c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005718:	4b23      	ldr	r3, [pc, #140]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800571a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800571e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005722:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005724:	4b20      	ldr	r3, [pc, #128]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800572a:	4a1f      	ldr	r2, [pc, #124]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800572c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005734:	4b1c      	ldr	r3, [pc, #112]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800573a:	4a1b      	ldr	r2, [pc, #108]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800573c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005740:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005744:	4a18      	ldr	r2, [pc, #96]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d016      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005756:	f7fc fd37 	bl	80021c8 <HAL_GetTick>
 800575a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800575c:	e00b      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800575e:	f7fc fd33 	bl	80021c8 <HAL_GetTick>
 8005762:	4602      	mov	r2, r0
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	1ad3      	subs	r3, r2, r3
 8005768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800576c:	4293      	cmp	r3, r2
 800576e:	d902      	bls.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	74fb      	strb	r3, [r7, #19]
            break;
 8005774:	e006      	b.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005776:	4b0c      	ldr	r3, [pc, #48]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0ec      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005784:	7cfb      	ldrb	r3, [r7, #19]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10b      	bne.n	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800578a:	4b07      	ldr	r3, [pc, #28]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800578c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005790:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005798:	4903      	ldr	r1, [pc, #12]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800579a:	4313      	orrs	r3, r2
 800579c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80057a0:	e008      	b.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057a2:	7cfb      	ldrb	r3, [r7, #19]
 80057a4:	74bb      	strb	r3, [r7, #18]
 80057a6:	e005      	b.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80057a8:	40021000 	.word	0x40021000
 80057ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057b0:	7cfb      	ldrb	r3, [r7, #19]
 80057b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057b4:	7c7b      	ldrb	r3, [r7, #17]
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d105      	bne.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057ba:	4ba7      	ldr	r3, [pc, #668]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057be:	4aa6      	ldr	r2, [pc, #664]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00a      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057d2:	4ba1      	ldr	r3, [pc, #644]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d8:	f023 0203 	bic.w	r2, r3, #3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	499d      	ldr	r1, [pc, #628]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057e2:	4313      	orrs	r3, r2
 80057e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0302 	and.w	r3, r3, #2
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d00a      	beq.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80057f4:	4b98      	ldr	r3, [pc, #608]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80057f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057fa:	f023 020c 	bic.w	r2, r3, #12
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	4995      	ldr	r1, [pc, #596]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005804:	4313      	orrs	r3, r2
 8005806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0304 	and.w	r3, r3, #4
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00a      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005816:	4b90      	ldr	r3, [pc, #576]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800581c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	498c      	ldr	r1, [pc, #560]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005826:	4313      	orrs	r3, r2
 8005828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0308 	and.w	r3, r3, #8
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00a      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005838:	4b87      	ldr	r3, [pc, #540]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800583a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800583e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	4984      	ldr	r1, [pc, #528]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005848:	4313      	orrs	r3, r2
 800584a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0310 	and.w	r3, r3, #16
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00a      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800585a:	4b7f      	ldr	r3, [pc, #508]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800585c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005860:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	695b      	ldr	r3, [r3, #20]
 8005868:	497b      	ldr	r1, [pc, #492]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800586a:	4313      	orrs	r3, r2
 800586c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0320 	and.w	r3, r3, #32
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00a      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800587c:	4b76      	ldr	r3, [pc, #472]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800587e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005882:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	4973      	ldr	r1, [pc, #460]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800588c:	4313      	orrs	r3, r2
 800588e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00a      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800589e:	4b6e      	ldr	r3, [pc, #440]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	69db      	ldr	r3, [r3, #28]
 80058ac:	496a      	ldr	r1, [pc, #424]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d00a      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80058c0:	4b65      	ldr	r3, [pc, #404]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	4962      	ldr	r1, [pc, #392]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00a      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80058e2:	4b5d      	ldr	r3, [pc, #372]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f0:	4959      	ldr	r1, [pc, #356]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00a      	beq.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005904:	4b54      	ldr	r3, [pc, #336]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005906:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800590a:	f023 0203 	bic.w	r2, r3, #3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005912:	4951      	ldr	r1, [pc, #324]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005914:	4313      	orrs	r3, r2
 8005916:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00a      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005926:	4b4c      	ldr	r3, [pc, #304]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005928:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800592c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005934:	4948      	ldr	r1, [pc, #288]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005936:	4313      	orrs	r3, r2
 8005938:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005944:	2b00      	cmp	r3, #0
 8005946:	d015      	beq.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005948:	4b43      	ldr	r3, [pc, #268]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800594a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800594e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005956:	4940      	ldr	r1, [pc, #256]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005958:	4313      	orrs	r3, r2
 800595a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005962:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005966:	d105      	bne.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005968:	4b3b      	ldr	r3, [pc, #236]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	4a3a      	ldr	r2, [pc, #232]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800596e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005972:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800597c:	2b00      	cmp	r3, #0
 800597e:	d015      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005980:	4b35      	ldr	r3, [pc, #212]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005986:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800598e:	4932      	ldr	r1, [pc, #200]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005990:	4313      	orrs	r3, r2
 8005992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800599a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800599e:	d105      	bne.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059a0:	4b2d      	ldr	r3, [pc, #180]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	4a2c      	ldr	r2, [pc, #176]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059aa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d015      	beq.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80059b8:	4b27      	ldr	r3, [pc, #156]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c6:	4924      	ldr	r1, [pc, #144]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059c8:	4313      	orrs	r3, r2
 80059ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059d6:	d105      	bne.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059d8:	4b1f      	ldr	r3, [pc, #124]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059da:	68db      	ldr	r3, [r3, #12]
 80059dc:	4a1e      	ldr	r2, [pc, #120]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059e2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d015      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059f0:	4b19      	ldr	r3, [pc, #100]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059fe:	4916      	ldr	r1, [pc, #88]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a00:	4313      	orrs	r3, r2
 8005a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a0e:	d105      	bne.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a10:	4b11      	ldr	r3, [pc, #68]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	4a10      	ldr	r2, [pc, #64]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a1a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d019      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a28:	4b0b      	ldr	r3, [pc, #44]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a36:	4908      	ldr	r1, [pc, #32]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a46:	d109      	bne.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a48:	4b03      	ldr	r3, [pc, #12]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	4a02      	ldr	r2, [pc, #8]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a52:	60d3      	str	r3, [r2, #12]
 8005a54:	e002      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005a56:	bf00      	nop
 8005a58:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d015      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005a68:	4b29      	ldr	r3, [pc, #164]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a76:	4926      	ldr	r1, [pc, #152]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a86:	d105      	bne.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005a88:	4b21      	ldr	r3, [pc, #132]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	4a20      	ldr	r2, [pc, #128]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005a8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a92:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d015      	beq.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aae:	4918      	ldr	r1, [pc, #96]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005abe:	d105      	bne.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005ac0:	4b13      	ldr	r3, [pc, #76]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	4a12      	ldr	r2, [pc, #72]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ac6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005aca:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d015      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ada:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ade:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ae6:	490a      	ldr	r1, [pc, #40]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005af2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005af6:	d105      	bne.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005af8:	4b05      	ldr	r3, [pc, #20]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	4a04      	ldr	r2, [pc, #16]	@ (8005b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005afe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b02:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005b04:	7cbb      	ldrb	r3, [r7, #18]
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3718      	adds	r7, #24
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	40021000 	.word	0x40021000

08005b14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e049      	b.n	8005bba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d106      	bne.n	8005b40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f7fc f9a6 	bl	8001e8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2202      	movs	r2, #2
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	3304      	adds	r3, #4
 8005b50:	4619      	mov	r1, r3
 8005b52:	4610      	mov	r0, r2
 8005b54:	f000 ff68 	bl	8006a28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3708      	adds	r7, #8
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
	...

08005bc4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d001      	beq.n	8005bdc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e04c      	b.n	8005c76 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a26      	ldr	r2, [pc, #152]	@ (8005c84 <HAL_TIM_Base_Start+0xc0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d022      	beq.n	8005c34 <HAL_TIM_Base_Start+0x70>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bf6:	d01d      	beq.n	8005c34 <HAL_TIM_Base_Start+0x70>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a22      	ldr	r2, [pc, #136]	@ (8005c88 <HAL_TIM_Base_Start+0xc4>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d018      	beq.n	8005c34 <HAL_TIM_Base_Start+0x70>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a21      	ldr	r2, [pc, #132]	@ (8005c8c <HAL_TIM_Base_Start+0xc8>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d013      	beq.n	8005c34 <HAL_TIM_Base_Start+0x70>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a1f      	ldr	r2, [pc, #124]	@ (8005c90 <HAL_TIM_Base_Start+0xcc>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d00e      	beq.n	8005c34 <HAL_TIM_Base_Start+0x70>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8005c94 <HAL_TIM_Base_Start+0xd0>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d009      	beq.n	8005c34 <HAL_TIM_Base_Start+0x70>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a1c      	ldr	r2, [pc, #112]	@ (8005c98 <HAL_TIM_Base_Start+0xd4>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d004      	beq.n	8005c34 <HAL_TIM_Base_Start+0x70>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8005c9c <HAL_TIM_Base_Start+0xd8>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d115      	bne.n	8005c60 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689a      	ldr	r2, [r3, #8]
 8005c3a:	4b19      	ldr	r3, [pc, #100]	@ (8005ca0 <HAL_TIM_Base_Start+0xdc>)
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2b06      	cmp	r3, #6
 8005c44:	d015      	beq.n	8005c72 <HAL_TIM_Base_Start+0xae>
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c4c:	d011      	beq.n	8005c72 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f042 0201 	orr.w	r2, r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c5e:	e008      	b.n	8005c72 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f042 0201 	orr.w	r2, r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]
 8005c70:	e000      	b.n	8005c74 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c72:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c74:	2300      	movs	r3, #0
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3714      	adds	r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
 8005c82:	bf00      	nop
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40000800 	.word	0x40000800
 8005c90:	40000c00 	.word	0x40000c00
 8005c94:	40013400 	.word	0x40013400
 8005c98:	40014000 	.word	0x40014000
 8005c9c:	40015000 	.word	0x40015000
 8005ca0:	00010007 	.word	0x00010007

08005ca4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b085      	sub	sp, #20
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d001      	beq.n	8005cbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e054      	b.n	8005d66 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f042 0201 	orr.w	r2, r2, #1
 8005cd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a26      	ldr	r2, [pc, #152]	@ (8005d74 <HAL_TIM_Base_Start_IT+0xd0>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d022      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0x80>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ce6:	d01d      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0x80>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a22      	ldr	r2, [pc, #136]	@ (8005d78 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d018      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0x80>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a21      	ldr	r2, [pc, #132]	@ (8005d7c <HAL_TIM_Base_Start_IT+0xd8>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d013      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0x80>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a1f      	ldr	r2, [pc, #124]	@ (8005d80 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d00e      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0x80>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a1e      	ldr	r2, [pc, #120]	@ (8005d84 <HAL_TIM_Base_Start_IT+0xe0>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d009      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0x80>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a1c      	ldr	r2, [pc, #112]	@ (8005d88 <HAL_TIM_Base_Start_IT+0xe4>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d004      	beq.n	8005d24 <HAL_TIM_Base_Start_IT+0x80>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a1b      	ldr	r2, [pc, #108]	@ (8005d8c <HAL_TIM_Base_Start_IT+0xe8>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d115      	bne.n	8005d50 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	689a      	ldr	r2, [r3, #8]
 8005d2a:	4b19      	ldr	r3, [pc, #100]	@ (8005d90 <HAL_TIM_Base_Start_IT+0xec>)
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2b06      	cmp	r3, #6
 8005d34:	d015      	beq.n	8005d62 <HAL_TIM_Base_Start_IT+0xbe>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d3c:	d011      	beq.n	8005d62 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f042 0201 	orr.w	r2, r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d4e:	e008      	b.n	8005d62 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f042 0201 	orr.w	r2, r2, #1
 8005d5e:	601a      	str	r2, [r3, #0]
 8005d60:	e000      	b.n	8005d64 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3714      	adds	r7, #20
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	40012c00 	.word	0x40012c00
 8005d78:	40000400 	.word	0x40000400
 8005d7c:	40000800 	.word	0x40000800
 8005d80:	40000c00 	.word	0x40000c00
 8005d84:	40013400 	.word	0x40013400
 8005d88:	40014000 	.word	0x40014000
 8005d8c:	40015000 	.word	0x40015000
 8005d90:	00010007 	.word	0x00010007

08005d94 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d101      	bne.n	8005da6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e049      	b.n	8005e3a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d106      	bne.n	8005dc0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f841 	bl	8005e42 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	3304      	adds	r3, #4
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	4610      	mov	r0, r2
 8005dd4:	f000 fe28 	bl	8006a28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2201      	movs	r2, #1
 8005e14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e38:	2300      	movs	r3, #0
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3708      	adds	r7, #8
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005e42:	b480      	push	{r7}
 8005e44:	b083      	sub	sp, #12
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005e4a:	bf00      	nop
 8005e4c:	370c      	adds	r7, #12
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr
	...

08005e58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d109      	bne.n	8005e7c <HAL_TIM_PWM_Start+0x24>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	bf14      	ite	ne
 8005e74:	2301      	movne	r3, #1
 8005e76:	2300      	moveq	r3, #0
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	e03c      	b.n	8005ef6 <HAL_TIM_PWM_Start+0x9e>
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	2b04      	cmp	r3, #4
 8005e80:	d109      	bne.n	8005e96 <HAL_TIM_PWM_Start+0x3e>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	bf14      	ite	ne
 8005e8e:	2301      	movne	r3, #1
 8005e90:	2300      	moveq	r3, #0
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	e02f      	b.n	8005ef6 <HAL_TIM_PWM_Start+0x9e>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b08      	cmp	r3, #8
 8005e9a:	d109      	bne.n	8005eb0 <HAL_TIM_PWM_Start+0x58>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	bf14      	ite	ne
 8005ea8:	2301      	movne	r3, #1
 8005eaa:	2300      	moveq	r3, #0
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	e022      	b.n	8005ef6 <HAL_TIM_PWM_Start+0x9e>
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	2b0c      	cmp	r3, #12
 8005eb4:	d109      	bne.n	8005eca <HAL_TIM_PWM_Start+0x72>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	bf14      	ite	ne
 8005ec2:	2301      	movne	r3, #1
 8005ec4:	2300      	moveq	r3, #0
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	e015      	b.n	8005ef6 <HAL_TIM_PWM_Start+0x9e>
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	2b10      	cmp	r3, #16
 8005ece:	d109      	bne.n	8005ee4 <HAL_TIM_PWM_Start+0x8c>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	bf14      	ite	ne
 8005edc:	2301      	movne	r3, #1
 8005ede:	2300      	moveq	r3, #0
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	e008      	b.n	8005ef6 <HAL_TIM_PWM_Start+0x9e>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	bf14      	ite	ne
 8005ef0:	2301      	movne	r3, #1
 8005ef2:	2300      	moveq	r3, #0
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	e0a6      	b.n	800604c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d104      	bne.n	8005f0e <HAL_TIM_PWM_Start+0xb6>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2202      	movs	r2, #2
 8005f08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f0c:	e023      	b.n	8005f56 <HAL_TIM_PWM_Start+0xfe>
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	2b04      	cmp	r3, #4
 8005f12:	d104      	bne.n	8005f1e <HAL_TIM_PWM_Start+0xc6>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f1c:	e01b      	b.n	8005f56 <HAL_TIM_PWM_Start+0xfe>
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2b08      	cmp	r3, #8
 8005f22:	d104      	bne.n	8005f2e <HAL_TIM_PWM_Start+0xd6>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2202      	movs	r2, #2
 8005f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f2c:	e013      	b.n	8005f56 <HAL_TIM_PWM_Start+0xfe>
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	2b0c      	cmp	r3, #12
 8005f32:	d104      	bne.n	8005f3e <HAL_TIM_PWM_Start+0xe6>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2202      	movs	r2, #2
 8005f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f3c:	e00b      	b.n	8005f56 <HAL_TIM_PWM_Start+0xfe>
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	2b10      	cmp	r3, #16
 8005f42:	d104      	bne.n	8005f4e <HAL_TIM_PWM_Start+0xf6>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2202      	movs	r2, #2
 8005f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f4c:	e003      	b.n	8005f56 <HAL_TIM_PWM_Start+0xfe>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2202      	movs	r2, #2
 8005f52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	6839      	ldr	r1, [r7, #0]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f001 f9dc 	bl	800731c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a3a      	ldr	r2, [pc, #232]	@ (8006054 <HAL_TIM_PWM_Start+0x1fc>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d018      	beq.n	8005fa0 <HAL_TIM_PWM_Start+0x148>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a39      	ldr	r2, [pc, #228]	@ (8006058 <HAL_TIM_PWM_Start+0x200>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d013      	beq.n	8005fa0 <HAL_TIM_PWM_Start+0x148>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a37      	ldr	r2, [pc, #220]	@ (800605c <HAL_TIM_PWM_Start+0x204>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00e      	beq.n	8005fa0 <HAL_TIM_PWM_Start+0x148>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a36      	ldr	r2, [pc, #216]	@ (8006060 <HAL_TIM_PWM_Start+0x208>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d009      	beq.n	8005fa0 <HAL_TIM_PWM_Start+0x148>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a34      	ldr	r2, [pc, #208]	@ (8006064 <HAL_TIM_PWM_Start+0x20c>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d004      	beq.n	8005fa0 <HAL_TIM_PWM_Start+0x148>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a33      	ldr	r2, [pc, #204]	@ (8006068 <HAL_TIM_PWM_Start+0x210>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d101      	bne.n	8005fa4 <HAL_TIM_PWM_Start+0x14c>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e000      	b.n	8005fa6 <HAL_TIM_PWM_Start+0x14e>
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d007      	beq.n	8005fba <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005fb8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a25      	ldr	r2, [pc, #148]	@ (8006054 <HAL_TIM_PWM_Start+0x1fc>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d022      	beq.n	800600a <HAL_TIM_PWM_Start+0x1b2>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fcc:	d01d      	beq.n	800600a <HAL_TIM_PWM_Start+0x1b2>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a26      	ldr	r2, [pc, #152]	@ (800606c <HAL_TIM_PWM_Start+0x214>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d018      	beq.n	800600a <HAL_TIM_PWM_Start+0x1b2>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a24      	ldr	r2, [pc, #144]	@ (8006070 <HAL_TIM_PWM_Start+0x218>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d013      	beq.n	800600a <HAL_TIM_PWM_Start+0x1b2>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a23      	ldr	r2, [pc, #140]	@ (8006074 <HAL_TIM_PWM_Start+0x21c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d00e      	beq.n	800600a <HAL_TIM_PWM_Start+0x1b2>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a19      	ldr	r2, [pc, #100]	@ (8006058 <HAL_TIM_PWM_Start+0x200>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d009      	beq.n	800600a <HAL_TIM_PWM_Start+0x1b2>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a18      	ldr	r2, [pc, #96]	@ (800605c <HAL_TIM_PWM_Start+0x204>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d004      	beq.n	800600a <HAL_TIM_PWM_Start+0x1b2>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a18      	ldr	r2, [pc, #96]	@ (8006068 <HAL_TIM_PWM_Start+0x210>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d115      	bne.n	8006036 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	4b19      	ldr	r3, [pc, #100]	@ (8006078 <HAL_TIM_PWM_Start+0x220>)
 8006012:	4013      	ands	r3, r2
 8006014:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2b06      	cmp	r3, #6
 800601a:	d015      	beq.n	8006048 <HAL_TIM_PWM_Start+0x1f0>
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006022:	d011      	beq.n	8006048 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f042 0201 	orr.w	r2, r2, #1
 8006032:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006034:	e008      	b.n	8006048 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f042 0201 	orr.w	r2, r2, #1
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	e000      	b.n	800604a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006048:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	3710      	adds	r7, #16
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}
 8006054:	40012c00 	.word	0x40012c00
 8006058:	40013400 	.word	0x40013400
 800605c:	40014000 	.word	0x40014000
 8006060:	40014400 	.word	0x40014400
 8006064:	40014800 	.word	0x40014800
 8006068:	40015000 	.word	0x40015000
 800606c:	40000400 	.word	0x40000400
 8006070:	40000800 	.word	0x40000800
 8006074:	40000c00 	.word	0x40000c00
 8006078:	00010007 	.word	0x00010007

0800607c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b086      	sub	sp, #24
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d101      	bne.n	8006090 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e097      	b.n	80061c0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b00      	cmp	r3, #0
 800609a:	d106      	bne.n	80060aa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f7fb fead 	bl	8001e04 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2202      	movs	r2, #2
 80060ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	6812      	ldr	r2, [r2, #0]
 80060bc:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80060c0:	f023 0307 	bic.w	r3, r3, #7
 80060c4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	3304      	adds	r3, #4
 80060ce:	4619      	mov	r1, r3
 80060d0:	4610      	mov	r0, r2
 80060d2:	f000 fca9 	bl	8006a28 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	6a1b      	ldr	r3, [r3, #32]
 80060ec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060fe:	f023 0303 	bic.w	r3, r3, #3
 8006102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	689a      	ldr	r2, [r3, #8]
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	699b      	ldr	r3, [r3, #24]
 800610c:	021b      	lsls	r3, r3, #8
 800610e:	4313      	orrs	r3, r2
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	4313      	orrs	r3, r2
 8006114:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800611c:	f023 030c 	bic.w	r3, r3, #12
 8006120:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006128:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800612c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	68da      	ldr	r2, [r3, #12]
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	69db      	ldr	r3, [r3, #28]
 8006136:	021b      	lsls	r3, r3, #8
 8006138:	4313      	orrs	r3, r2
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	4313      	orrs	r3, r2
 800613e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	011a      	lsls	r2, r3, #4
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	6a1b      	ldr	r3, [r3, #32]
 800614a:	031b      	lsls	r3, r3, #12
 800614c:	4313      	orrs	r3, r2
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	4313      	orrs	r3, r2
 8006152:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800615a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006162:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	685a      	ldr	r2, [r3, #4]
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	695b      	ldr	r3, [r3, #20]
 800616c:	011b      	lsls	r3, r3, #4
 800616e:	4313      	orrs	r3, r2
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	4313      	orrs	r3, r2
 8006174:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	693a      	ldr	r2, [r7, #16]
 8006184:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68fa      	ldr	r2, [r7, #12]
 800618c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2201      	movs	r2, #1
 80061aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3718      	adds	r7, #24
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061d8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061e0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061e8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061f0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d110      	bne.n	800621a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80061f8:	7bfb      	ldrb	r3, [r7, #15]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d102      	bne.n	8006204 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80061fe:	7b7b      	ldrb	r3, [r7, #13]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d001      	beq.n	8006208 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e069      	b.n	80062dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2202      	movs	r2, #2
 800620c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006218:	e031      	b.n	800627e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	2b04      	cmp	r3, #4
 800621e:	d110      	bne.n	8006242 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006220:	7bbb      	ldrb	r3, [r7, #14]
 8006222:	2b01      	cmp	r3, #1
 8006224:	d102      	bne.n	800622c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006226:	7b3b      	ldrb	r3, [r7, #12]
 8006228:	2b01      	cmp	r3, #1
 800622a:	d001      	beq.n	8006230 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e055      	b.n	80062dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2202      	movs	r2, #2
 8006234:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2202      	movs	r2, #2
 800623c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006240:	e01d      	b.n	800627e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006242:	7bfb      	ldrb	r3, [r7, #15]
 8006244:	2b01      	cmp	r3, #1
 8006246:	d108      	bne.n	800625a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006248:	7bbb      	ldrb	r3, [r7, #14]
 800624a:	2b01      	cmp	r3, #1
 800624c:	d105      	bne.n	800625a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800624e:	7b7b      	ldrb	r3, [r7, #13]
 8006250:	2b01      	cmp	r3, #1
 8006252:	d102      	bne.n	800625a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006254:	7b3b      	ldrb	r3, [r7, #12]
 8006256:	2b01      	cmp	r3, #1
 8006258:	d001      	beq.n	800625e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e03e      	b.n	80062dc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2202      	movs	r2, #2
 8006262:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2202      	movs	r2, #2
 800626a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2202      	movs	r2, #2
 8006272:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2202      	movs	r2, #2
 800627a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d003      	beq.n	800628c <HAL_TIM_Encoder_Start+0xc4>
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	2b04      	cmp	r3, #4
 8006288:	d008      	beq.n	800629c <HAL_TIM_Encoder_Start+0xd4>
 800628a:	e00f      	b.n	80062ac <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2201      	movs	r2, #1
 8006292:	2100      	movs	r1, #0
 8006294:	4618      	mov	r0, r3
 8006296:	f001 f841 	bl	800731c <TIM_CCxChannelCmd>
      break;
 800629a:	e016      	b.n	80062ca <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	2201      	movs	r2, #1
 80062a2:	2104      	movs	r1, #4
 80062a4:	4618      	mov	r0, r3
 80062a6:	f001 f839 	bl	800731c <TIM_CCxChannelCmd>
      break;
 80062aa:	e00e      	b.n	80062ca <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	2201      	movs	r2, #1
 80062b2:	2100      	movs	r1, #0
 80062b4:	4618      	mov	r0, r3
 80062b6:	f001 f831 	bl	800731c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	2201      	movs	r2, #1
 80062c0:	2104      	movs	r1, #4
 80062c2:	4618      	mov	r0, r3
 80062c4:	f001 f82a 	bl	800731c <TIM_CCxChannelCmd>
      break;
 80062c8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f042 0201 	orr.w	r2, r2, #1
 80062d8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	2b00      	cmp	r3, #0
 8006304:	d020      	beq.n	8006348 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d01b      	beq.n	8006348 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f06f 0202 	mvn.w	r2, #2
 8006318:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 fb5c 	bl	80069ec <HAL_TIM_IC_CaptureCallback>
 8006334:	e005      	b.n	8006342 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 fb4e 	bl	80069d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 fb5f 	bl	8006a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	f003 0304 	and.w	r3, r3, #4
 800634e:	2b00      	cmp	r3, #0
 8006350:	d020      	beq.n	8006394 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f003 0304 	and.w	r3, r3, #4
 8006358:	2b00      	cmp	r3, #0
 800635a:	d01b      	beq.n	8006394 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f06f 0204 	mvn.w	r2, #4
 8006364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2202      	movs	r2, #2
 800636a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fb36 	bl	80069ec <HAL_TIM_IC_CaptureCallback>
 8006380:	e005      	b.n	800638e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 fb28 	bl	80069d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 fb39 	bl	8006a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	f003 0308 	and.w	r3, r3, #8
 800639a:	2b00      	cmp	r3, #0
 800639c:	d020      	beq.n	80063e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f003 0308 	and.w	r3, r3, #8
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d01b      	beq.n	80063e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f06f 0208 	mvn.w	r2, #8
 80063b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2204      	movs	r2, #4
 80063b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	f003 0303 	and.w	r3, r3, #3
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d003      	beq.n	80063ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fb10 	bl	80069ec <HAL_TIM_IC_CaptureCallback>
 80063cc:	e005      	b.n	80063da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 fb02 	bl	80069d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 fb13 	bl	8006a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f003 0310 	and.w	r3, r3, #16
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d020      	beq.n	800642c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f003 0310 	and.w	r3, r3, #16
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d01b      	beq.n	800642c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f06f 0210 	mvn.w	r2, #16
 80063fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2208      	movs	r2, #8
 8006402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	69db      	ldr	r3, [r3, #28]
 800640a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 faea 	bl	80069ec <HAL_TIM_IC_CaptureCallback>
 8006418:	e005      	b.n	8006426 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 fadc 	bl	80069d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 faed 	bl	8006a00 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00c      	beq.n	8006450 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	f003 0301 	and.w	r3, r3, #1
 800643c:	2b00      	cmp	r3, #0
 800643e:	d007      	beq.n	8006450 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f06f 0201 	mvn.w	r2, #1
 8006448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f7fb f8d8 	bl	8001600 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006456:	2b00      	cmp	r3, #0
 8006458:	d104      	bne.n	8006464 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006460:	2b00      	cmp	r3, #0
 8006462:	d00c      	beq.n	800647e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800646a:	2b00      	cmp	r3, #0
 800646c:	d007      	beq.n	800647e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006476:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f001 f815 	bl	80074a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00c      	beq.n	80064a2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800648e:	2b00      	cmp	r3, #0
 8006490:	d007      	beq.n	80064a2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800649a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f001 f80d 	bl	80074bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00c      	beq.n	80064c6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d007      	beq.n	80064c6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 faa7 	bl	8006a14 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	f003 0320 	and.w	r3, r3, #32
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00c      	beq.n	80064ea <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f003 0320 	and.w	r3, r3, #32
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d007      	beq.n	80064ea <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f06f 0220 	mvn.w	r2, #32
 80064e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 ffd5 	bl	8007494 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d00c      	beq.n	800650e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d007      	beq.n	800650e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 ffe1 	bl	80074d0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00c      	beq.n	8006532 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800651e:	2b00      	cmp	r3, #0
 8006520:	d007      	beq.n	8006532 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800652a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 ffd9 	bl	80074e4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006538:	2b00      	cmp	r3, #0
 800653a:	d00c      	beq.n	8006556 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d007      	beq.n	8006556 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800654e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 ffd1 	bl	80074f8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d00c      	beq.n	800657a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d007      	beq.n	800657a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f000 ffc9 	bl	800750c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800657a:	bf00      	nop
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
	...

08006584 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b086      	sub	sp, #24
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006590:	2300      	movs	r3, #0
 8006592:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800659a:	2b01      	cmp	r3, #1
 800659c:	d101      	bne.n	80065a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800659e:	2302      	movs	r3, #2
 80065a0:	e0ff      	b.n	80067a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2b14      	cmp	r3, #20
 80065ae:	f200 80f0 	bhi.w	8006792 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80065b2:	a201      	add	r2, pc, #4	@ (adr r2, 80065b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b8:	0800660d 	.word	0x0800660d
 80065bc:	08006793 	.word	0x08006793
 80065c0:	08006793 	.word	0x08006793
 80065c4:	08006793 	.word	0x08006793
 80065c8:	0800664d 	.word	0x0800664d
 80065cc:	08006793 	.word	0x08006793
 80065d0:	08006793 	.word	0x08006793
 80065d4:	08006793 	.word	0x08006793
 80065d8:	0800668f 	.word	0x0800668f
 80065dc:	08006793 	.word	0x08006793
 80065e0:	08006793 	.word	0x08006793
 80065e4:	08006793 	.word	0x08006793
 80065e8:	080066cf 	.word	0x080066cf
 80065ec:	08006793 	.word	0x08006793
 80065f0:	08006793 	.word	0x08006793
 80065f4:	08006793 	.word	0x08006793
 80065f8:	08006711 	.word	0x08006711
 80065fc:	08006793 	.word	0x08006793
 8006600:	08006793 	.word	0x08006793
 8006604:	08006793 	.word	0x08006793
 8006608:	08006751 	.word	0x08006751
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68b9      	ldr	r1, [r7, #8]
 8006612:	4618      	mov	r0, r3
 8006614:	f000 fabc 	bl	8006b90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	699a      	ldr	r2, [r3, #24]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f042 0208 	orr.w	r2, r2, #8
 8006626:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	699a      	ldr	r2, [r3, #24]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0204 	bic.w	r2, r2, #4
 8006636:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6999      	ldr	r1, [r3, #24]
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	691a      	ldr	r2, [r3, #16]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	619a      	str	r2, [r3, #24]
      break;
 800664a:	e0a5      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68b9      	ldr	r1, [r7, #8]
 8006652:	4618      	mov	r0, r3
 8006654:	f000 fb36 	bl	8006cc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699a      	ldr	r2, [r3, #24]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	699a      	ldr	r2, [r3, #24]
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6999      	ldr	r1, [r3, #24]
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	021a      	lsls	r2, r3, #8
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	430a      	orrs	r2, r1
 800668a:	619a      	str	r2, [r3, #24]
      break;
 800668c:	e084      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	68b9      	ldr	r1, [r7, #8]
 8006694:	4618      	mov	r0, r3
 8006696:	f000 fba9 	bl	8006dec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	69da      	ldr	r2, [r3, #28]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f042 0208 	orr.w	r2, r2, #8
 80066a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	69da      	ldr	r2, [r3, #28]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 0204 	bic.w	r2, r2, #4
 80066b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	69d9      	ldr	r1, [r3, #28]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	691a      	ldr	r2, [r3, #16]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	430a      	orrs	r2, r1
 80066ca:	61da      	str	r2, [r3, #28]
      break;
 80066cc:	e064      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68b9      	ldr	r1, [r7, #8]
 80066d4:	4618      	mov	r0, r3
 80066d6:	f000 fc1b 	bl	8006f10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	69da      	ldr	r2, [r3, #28]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	69da      	ldr	r2, [r3, #28]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	69d9      	ldr	r1, [r3, #28]
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	691b      	ldr	r3, [r3, #16]
 8006704:	021a      	lsls	r2, r3, #8
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	61da      	str	r2, [r3, #28]
      break;
 800670e:	e043      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68b9      	ldr	r1, [r7, #8]
 8006716:	4618      	mov	r0, r3
 8006718:	f000 fc8e 	bl	8007038 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f042 0208 	orr.w	r2, r2, #8
 800672a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f022 0204 	bic.w	r2, r2, #4
 800673a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	691a      	ldr	r2, [r3, #16]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800674e:	e023      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68b9      	ldr	r1, [r7, #8]
 8006756:	4618      	mov	r0, r3
 8006758:	f000 fcd8 	bl	800710c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800676a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800677a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	021a      	lsls	r2, r3, #8
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	430a      	orrs	r2, r1
 800678e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006790:	e002      	b.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	75fb      	strb	r3, [r7, #23]
      break;
 8006796:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3718      	adds	r7, #24
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop

080067ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b084      	sub	sp, #16
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
 80067b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067b6:	2300      	movs	r3, #0
 80067b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d101      	bne.n	80067c8 <HAL_TIM_ConfigClockSource+0x1c>
 80067c4:	2302      	movs	r3, #2
 80067c6:	e0f6      	b.n	80069b6 <HAL_TIM_ConfigClockSource+0x20a>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2202      	movs	r2, #2
 80067d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80067e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80067ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68ba      	ldr	r2, [r7, #8]
 80067fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a6f      	ldr	r2, [pc, #444]	@ (80069c0 <HAL_TIM_ConfigClockSource+0x214>)
 8006802:	4293      	cmp	r3, r2
 8006804:	f000 80c1 	beq.w	800698a <HAL_TIM_ConfigClockSource+0x1de>
 8006808:	4a6d      	ldr	r2, [pc, #436]	@ (80069c0 <HAL_TIM_ConfigClockSource+0x214>)
 800680a:	4293      	cmp	r3, r2
 800680c:	f200 80c6 	bhi.w	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 8006810:	4a6c      	ldr	r2, [pc, #432]	@ (80069c4 <HAL_TIM_ConfigClockSource+0x218>)
 8006812:	4293      	cmp	r3, r2
 8006814:	f000 80b9 	beq.w	800698a <HAL_TIM_ConfigClockSource+0x1de>
 8006818:	4a6a      	ldr	r2, [pc, #424]	@ (80069c4 <HAL_TIM_ConfigClockSource+0x218>)
 800681a:	4293      	cmp	r3, r2
 800681c:	f200 80be 	bhi.w	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 8006820:	4a69      	ldr	r2, [pc, #420]	@ (80069c8 <HAL_TIM_ConfigClockSource+0x21c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	f000 80b1 	beq.w	800698a <HAL_TIM_ConfigClockSource+0x1de>
 8006828:	4a67      	ldr	r2, [pc, #412]	@ (80069c8 <HAL_TIM_ConfigClockSource+0x21c>)
 800682a:	4293      	cmp	r3, r2
 800682c:	f200 80b6 	bhi.w	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 8006830:	4a66      	ldr	r2, [pc, #408]	@ (80069cc <HAL_TIM_ConfigClockSource+0x220>)
 8006832:	4293      	cmp	r3, r2
 8006834:	f000 80a9 	beq.w	800698a <HAL_TIM_ConfigClockSource+0x1de>
 8006838:	4a64      	ldr	r2, [pc, #400]	@ (80069cc <HAL_TIM_ConfigClockSource+0x220>)
 800683a:	4293      	cmp	r3, r2
 800683c:	f200 80ae 	bhi.w	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 8006840:	4a63      	ldr	r2, [pc, #396]	@ (80069d0 <HAL_TIM_ConfigClockSource+0x224>)
 8006842:	4293      	cmp	r3, r2
 8006844:	f000 80a1 	beq.w	800698a <HAL_TIM_ConfigClockSource+0x1de>
 8006848:	4a61      	ldr	r2, [pc, #388]	@ (80069d0 <HAL_TIM_ConfigClockSource+0x224>)
 800684a:	4293      	cmp	r3, r2
 800684c:	f200 80a6 	bhi.w	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 8006850:	4a60      	ldr	r2, [pc, #384]	@ (80069d4 <HAL_TIM_ConfigClockSource+0x228>)
 8006852:	4293      	cmp	r3, r2
 8006854:	f000 8099 	beq.w	800698a <HAL_TIM_ConfigClockSource+0x1de>
 8006858:	4a5e      	ldr	r2, [pc, #376]	@ (80069d4 <HAL_TIM_ConfigClockSource+0x228>)
 800685a:	4293      	cmp	r3, r2
 800685c:	f200 809e 	bhi.w	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 8006860:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006864:	f000 8091 	beq.w	800698a <HAL_TIM_ConfigClockSource+0x1de>
 8006868:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800686c:	f200 8096 	bhi.w	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 8006870:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006874:	f000 8089 	beq.w	800698a <HAL_TIM_ConfigClockSource+0x1de>
 8006878:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800687c:	f200 808e 	bhi.w	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 8006880:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006884:	d03e      	beq.n	8006904 <HAL_TIM_ConfigClockSource+0x158>
 8006886:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800688a:	f200 8087 	bhi.w	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 800688e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006892:	f000 8086 	beq.w	80069a2 <HAL_TIM_ConfigClockSource+0x1f6>
 8006896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800689a:	d87f      	bhi.n	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 800689c:	2b70      	cmp	r3, #112	@ 0x70
 800689e:	d01a      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x12a>
 80068a0:	2b70      	cmp	r3, #112	@ 0x70
 80068a2:	d87b      	bhi.n	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 80068a4:	2b60      	cmp	r3, #96	@ 0x60
 80068a6:	d050      	beq.n	800694a <HAL_TIM_ConfigClockSource+0x19e>
 80068a8:	2b60      	cmp	r3, #96	@ 0x60
 80068aa:	d877      	bhi.n	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 80068ac:	2b50      	cmp	r3, #80	@ 0x50
 80068ae:	d03c      	beq.n	800692a <HAL_TIM_ConfigClockSource+0x17e>
 80068b0:	2b50      	cmp	r3, #80	@ 0x50
 80068b2:	d873      	bhi.n	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 80068b4:	2b40      	cmp	r3, #64	@ 0x40
 80068b6:	d058      	beq.n	800696a <HAL_TIM_ConfigClockSource+0x1be>
 80068b8:	2b40      	cmp	r3, #64	@ 0x40
 80068ba:	d86f      	bhi.n	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 80068bc:	2b30      	cmp	r3, #48	@ 0x30
 80068be:	d064      	beq.n	800698a <HAL_TIM_ConfigClockSource+0x1de>
 80068c0:	2b30      	cmp	r3, #48	@ 0x30
 80068c2:	d86b      	bhi.n	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 80068c4:	2b20      	cmp	r3, #32
 80068c6:	d060      	beq.n	800698a <HAL_TIM_ConfigClockSource+0x1de>
 80068c8:	2b20      	cmp	r3, #32
 80068ca:	d867      	bhi.n	800699c <HAL_TIM_ConfigClockSource+0x1f0>
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d05c      	beq.n	800698a <HAL_TIM_ConfigClockSource+0x1de>
 80068d0:	2b10      	cmp	r3, #16
 80068d2:	d05a      	beq.n	800698a <HAL_TIM_ConfigClockSource+0x1de>
 80068d4:	e062      	b.n	800699c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068e6:	f000 fcf9 	bl	80072dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80068f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	68ba      	ldr	r2, [r7, #8]
 8006900:	609a      	str	r2, [r3, #8]
      break;
 8006902:	e04f      	b.n	80069a4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006914:	f000 fce2 	bl	80072dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	689a      	ldr	r2, [r3, #8]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006926:	609a      	str	r2, [r3, #8]
      break;
 8006928:	e03c      	b.n	80069a4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006936:	461a      	mov	r2, r3
 8006938:	f000 fc54 	bl	80071e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2150      	movs	r1, #80	@ 0x50
 8006942:	4618      	mov	r0, r3
 8006944:	f000 fcad 	bl	80072a2 <TIM_ITRx_SetConfig>
      break;
 8006948:	e02c      	b.n	80069a4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006956:	461a      	mov	r2, r3
 8006958:	f000 fc73 	bl	8007242 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2160      	movs	r1, #96	@ 0x60
 8006962:	4618      	mov	r0, r3
 8006964:	f000 fc9d 	bl	80072a2 <TIM_ITRx_SetConfig>
      break;
 8006968:	e01c      	b.n	80069a4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006976:	461a      	mov	r2, r3
 8006978:	f000 fc34 	bl	80071e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2140      	movs	r1, #64	@ 0x40
 8006982:	4618      	mov	r0, r3
 8006984:	f000 fc8d 	bl	80072a2 <TIM_ITRx_SetConfig>
      break;
 8006988:	e00c      	b.n	80069a4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4619      	mov	r1, r3
 8006994:	4610      	mov	r0, r2
 8006996:	f000 fc84 	bl	80072a2 <TIM_ITRx_SetConfig>
      break;
 800699a:	e003      	b.n	80069a4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]
      break;
 80069a0:	e000      	b.n	80069a4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80069a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80069b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3710      	adds	r7, #16
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	00100070 	.word	0x00100070
 80069c4:	00100060 	.word	0x00100060
 80069c8:	00100050 	.word	0x00100050
 80069cc:	00100040 	.word	0x00100040
 80069d0:	00100030 	.word	0x00100030
 80069d4:	00100020 	.word	0x00100020

080069d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4a4c      	ldr	r2, [pc, #304]	@ (8006b6c <TIM_Base_SetConfig+0x144>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d017      	beq.n	8006a70 <TIM_Base_SetConfig+0x48>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a46:	d013      	beq.n	8006a70 <TIM_Base_SetConfig+0x48>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a49      	ldr	r2, [pc, #292]	@ (8006b70 <TIM_Base_SetConfig+0x148>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d00f      	beq.n	8006a70 <TIM_Base_SetConfig+0x48>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a48      	ldr	r2, [pc, #288]	@ (8006b74 <TIM_Base_SetConfig+0x14c>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d00b      	beq.n	8006a70 <TIM_Base_SetConfig+0x48>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a47      	ldr	r2, [pc, #284]	@ (8006b78 <TIM_Base_SetConfig+0x150>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d007      	beq.n	8006a70 <TIM_Base_SetConfig+0x48>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a46      	ldr	r2, [pc, #280]	@ (8006b7c <TIM_Base_SetConfig+0x154>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d003      	beq.n	8006a70 <TIM_Base_SetConfig+0x48>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a45      	ldr	r2, [pc, #276]	@ (8006b80 <TIM_Base_SetConfig+0x158>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d108      	bne.n	8006a82 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a39      	ldr	r2, [pc, #228]	@ (8006b6c <TIM_Base_SetConfig+0x144>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d023      	beq.n	8006ad2 <TIM_Base_SetConfig+0xaa>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a90:	d01f      	beq.n	8006ad2 <TIM_Base_SetConfig+0xaa>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a36      	ldr	r2, [pc, #216]	@ (8006b70 <TIM_Base_SetConfig+0x148>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d01b      	beq.n	8006ad2 <TIM_Base_SetConfig+0xaa>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a35      	ldr	r2, [pc, #212]	@ (8006b74 <TIM_Base_SetConfig+0x14c>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d017      	beq.n	8006ad2 <TIM_Base_SetConfig+0xaa>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a34      	ldr	r2, [pc, #208]	@ (8006b78 <TIM_Base_SetConfig+0x150>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d013      	beq.n	8006ad2 <TIM_Base_SetConfig+0xaa>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a33      	ldr	r2, [pc, #204]	@ (8006b7c <TIM_Base_SetConfig+0x154>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d00f      	beq.n	8006ad2 <TIM_Base_SetConfig+0xaa>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a33      	ldr	r2, [pc, #204]	@ (8006b84 <TIM_Base_SetConfig+0x15c>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d00b      	beq.n	8006ad2 <TIM_Base_SetConfig+0xaa>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a32      	ldr	r2, [pc, #200]	@ (8006b88 <TIM_Base_SetConfig+0x160>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d007      	beq.n	8006ad2 <TIM_Base_SetConfig+0xaa>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4a31      	ldr	r2, [pc, #196]	@ (8006b8c <TIM_Base_SetConfig+0x164>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d003      	beq.n	8006ad2 <TIM_Base_SetConfig+0xaa>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	4a2c      	ldr	r2, [pc, #176]	@ (8006b80 <TIM_Base_SetConfig+0x158>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d108      	bne.n	8006ae4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	695b      	ldr	r3, [r3, #20]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	689a      	ldr	r2, [r3, #8]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a18      	ldr	r2, [pc, #96]	@ (8006b6c <TIM_Base_SetConfig+0x144>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d013      	beq.n	8006b38 <TIM_Base_SetConfig+0x110>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a1a      	ldr	r2, [pc, #104]	@ (8006b7c <TIM_Base_SetConfig+0x154>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d00f      	beq.n	8006b38 <TIM_Base_SetConfig+0x110>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	4a1a      	ldr	r2, [pc, #104]	@ (8006b84 <TIM_Base_SetConfig+0x15c>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d00b      	beq.n	8006b38 <TIM_Base_SetConfig+0x110>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a19      	ldr	r2, [pc, #100]	@ (8006b88 <TIM_Base_SetConfig+0x160>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d007      	beq.n	8006b38 <TIM_Base_SetConfig+0x110>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a18      	ldr	r2, [pc, #96]	@ (8006b8c <TIM_Base_SetConfig+0x164>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d003      	beq.n	8006b38 <TIM_Base_SetConfig+0x110>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a13      	ldr	r2, [pc, #76]	@ (8006b80 <TIM_Base_SetConfig+0x158>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d103      	bne.n	8006b40 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	691a      	ldr	r2, [r3, #16]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	f003 0301 	and.w	r3, r3, #1
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d105      	bne.n	8006b5e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	f023 0201 	bic.w	r2, r3, #1
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	611a      	str	r2, [r3, #16]
  }
}
 8006b5e:	bf00      	nop
 8006b60:	3714      	adds	r7, #20
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	40012c00 	.word	0x40012c00
 8006b70:	40000400 	.word	0x40000400
 8006b74:	40000800 	.word	0x40000800
 8006b78:	40000c00 	.word	0x40000c00
 8006b7c:	40013400 	.word	0x40013400
 8006b80:	40015000 	.word	0x40015000
 8006b84:	40014000 	.word	0x40014000
 8006b88:	40014400 	.word	0x40014400
 8006b8c:	40014800 	.word	0x40014800

08006b90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b087      	sub	sp, #28
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
 8006b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a1b      	ldr	r3, [r3, #32]
 8006b9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a1b      	ldr	r3, [r3, #32]
 8006ba4:	f023 0201 	bic.w	r2, r3, #1
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f023 0303 	bic.w	r3, r3, #3
 8006bca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	f023 0302 	bic.w	r3, r3, #2
 8006bdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	4313      	orrs	r3, r2
 8006be6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a30      	ldr	r2, [pc, #192]	@ (8006cac <TIM_OC1_SetConfig+0x11c>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d013      	beq.n	8006c18 <TIM_OC1_SetConfig+0x88>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a2f      	ldr	r2, [pc, #188]	@ (8006cb0 <TIM_OC1_SetConfig+0x120>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d00f      	beq.n	8006c18 <TIM_OC1_SetConfig+0x88>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4a2e      	ldr	r2, [pc, #184]	@ (8006cb4 <TIM_OC1_SetConfig+0x124>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d00b      	beq.n	8006c18 <TIM_OC1_SetConfig+0x88>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a2d      	ldr	r2, [pc, #180]	@ (8006cb8 <TIM_OC1_SetConfig+0x128>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d007      	beq.n	8006c18 <TIM_OC1_SetConfig+0x88>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a2c      	ldr	r2, [pc, #176]	@ (8006cbc <TIM_OC1_SetConfig+0x12c>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d003      	beq.n	8006c18 <TIM_OC1_SetConfig+0x88>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a2b      	ldr	r2, [pc, #172]	@ (8006cc0 <TIM_OC1_SetConfig+0x130>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d10c      	bne.n	8006c32 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	f023 0308 	bic.w	r3, r3, #8
 8006c1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	697a      	ldr	r2, [r7, #20]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f023 0304 	bic.w	r3, r3, #4
 8006c30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a1d      	ldr	r2, [pc, #116]	@ (8006cac <TIM_OC1_SetConfig+0x11c>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d013      	beq.n	8006c62 <TIM_OC1_SetConfig+0xd2>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a1c      	ldr	r2, [pc, #112]	@ (8006cb0 <TIM_OC1_SetConfig+0x120>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d00f      	beq.n	8006c62 <TIM_OC1_SetConfig+0xd2>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a1b      	ldr	r2, [pc, #108]	@ (8006cb4 <TIM_OC1_SetConfig+0x124>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d00b      	beq.n	8006c62 <TIM_OC1_SetConfig+0xd2>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a1a      	ldr	r2, [pc, #104]	@ (8006cb8 <TIM_OC1_SetConfig+0x128>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d007      	beq.n	8006c62 <TIM_OC1_SetConfig+0xd2>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a19      	ldr	r2, [pc, #100]	@ (8006cbc <TIM_OC1_SetConfig+0x12c>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d003      	beq.n	8006c62 <TIM_OC1_SetConfig+0xd2>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a18      	ldr	r2, [pc, #96]	@ (8006cc0 <TIM_OC1_SetConfig+0x130>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d111      	bne.n	8006c86 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	699b      	ldr	r3, [r3, #24]
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	685a      	ldr	r2, [r3, #4]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	697a      	ldr	r2, [r7, #20]
 8006c9e:	621a      	str	r2, [r3, #32]
}
 8006ca0:	bf00      	nop
 8006ca2:	371c      	adds	r7, #28
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr
 8006cac:	40012c00 	.word	0x40012c00
 8006cb0:	40013400 	.word	0x40013400
 8006cb4:	40014000 	.word	0x40014000
 8006cb8:	40014400 	.word	0x40014400
 8006cbc:	40014800 	.word	0x40014800
 8006cc0:	40015000 	.word	0x40015000

08006cc4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b087      	sub	sp, #28
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6a1b      	ldr	r3, [r3, #32]
 8006cd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6a1b      	ldr	r3, [r3, #32]
 8006cd8:	f023 0210 	bic.w	r2, r3, #16
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	699b      	ldr	r3, [r3, #24]
 8006cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	021b      	lsls	r3, r3, #8
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	f023 0320 	bic.w	r3, r3, #32
 8006d12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	011b      	lsls	r3, r3, #4
 8006d1a:	697a      	ldr	r2, [r7, #20]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a2c      	ldr	r2, [pc, #176]	@ (8006dd4 <TIM_OC2_SetConfig+0x110>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d007      	beq.n	8006d38 <TIM_OC2_SetConfig+0x74>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4a2b      	ldr	r2, [pc, #172]	@ (8006dd8 <TIM_OC2_SetConfig+0x114>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d003      	beq.n	8006d38 <TIM_OC2_SetConfig+0x74>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a2a      	ldr	r2, [pc, #168]	@ (8006ddc <TIM_OC2_SetConfig+0x118>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d10d      	bne.n	8006d54 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	011b      	lsls	r3, r3, #4
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	4a1f      	ldr	r2, [pc, #124]	@ (8006dd4 <TIM_OC2_SetConfig+0x110>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d013      	beq.n	8006d84 <TIM_OC2_SetConfig+0xc0>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a1e      	ldr	r2, [pc, #120]	@ (8006dd8 <TIM_OC2_SetConfig+0x114>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d00f      	beq.n	8006d84 <TIM_OC2_SetConfig+0xc0>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	4a1e      	ldr	r2, [pc, #120]	@ (8006de0 <TIM_OC2_SetConfig+0x11c>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d00b      	beq.n	8006d84 <TIM_OC2_SetConfig+0xc0>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	4a1d      	ldr	r2, [pc, #116]	@ (8006de4 <TIM_OC2_SetConfig+0x120>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d007      	beq.n	8006d84 <TIM_OC2_SetConfig+0xc0>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a1c      	ldr	r2, [pc, #112]	@ (8006de8 <TIM_OC2_SetConfig+0x124>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d003      	beq.n	8006d84 <TIM_OC2_SetConfig+0xc0>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a17      	ldr	r2, [pc, #92]	@ (8006ddc <TIM_OC2_SetConfig+0x118>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d113      	bne.n	8006dac <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	695b      	ldr	r3, [r3, #20]
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	009b      	lsls	r3, r3, #2
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	697a      	ldr	r2, [r7, #20]
 8006dc4:	621a      	str	r2, [r3, #32]
}
 8006dc6:	bf00      	nop
 8006dc8:	371c      	adds	r7, #28
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
 8006dd2:	bf00      	nop
 8006dd4:	40012c00 	.word	0x40012c00
 8006dd8:	40013400 	.word	0x40013400
 8006ddc:	40015000 	.word	0x40015000
 8006de0:	40014000 	.word	0x40014000
 8006de4:	40014400 	.word	0x40014400
 8006de8:	40014800 	.word	0x40014800

08006dec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b087      	sub	sp, #28
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6a1b      	ldr	r3, [r3, #32]
 8006dfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a1b      	ldr	r3, [r3, #32]
 8006e00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	69db      	ldr	r3, [r3, #28]
 8006e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f023 0303 	bic.w	r3, r3, #3
 8006e26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	68fa      	ldr	r2, [r7, #12]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	021b      	lsls	r3, r3, #8
 8006e40:	697a      	ldr	r2, [r7, #20]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	4a2b      	ldr	r2, [pc, #172]	@ (8006ef8 <TIM_OC3_SetConfig+0x10c>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d007      	beq.n	8006e5e <TIM_OC3_SetConfig+0x72>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	4a2a      	ldr	r2, [pc, #168]	@ (8006efc <TIM_OC3_SetConfig+0x110>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d003      	beq.n	8006e5e <TIM_OC3_SetConfig+0x72>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	4a29      	ldr	r2, [pc, #164]	@ (8006f00 <TIM_OC3_SetConfig+0x114>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d10d      	bne.n	8006e7a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	021b      	lsls	r3, r3, #8
 8006e6c:	697a      	ldr	r2, [r7, #20]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a1e      	ldr	r2, [pc, #120]	@ (8006ef8 <TIM_OC3_SetConfig+0x10c>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d013      	beq.n	8006eaa <TIM_OC3_SetConfig+0xbe>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	4a1d      	ldr	r2, [pc, #116]	@ (8006efc <TIM_OC3_SetConfig+0x110>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d00f      	beq.n	8006eaa <TIM_OC3_SetConfig+0xbe>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	4a1d      	ldr	r2, [pc, #116]	@ (8006f04 <TIM_OC3_SetConfig+0x118>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d00b      	beq.n	8006eaa <TIM_OC3_SetConfig+0xbe>
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a1c      	ldr	r2, [pc, #112]	@ (8006f08 <TIM_OC3_SetConfig+0x11c>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d007      	beq.n	8006eaa <TIM_OC3_SetConfig+0xbe>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8006f0c <TIM_OC3_SetConfig+0x120>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d003      	beq.n	8006eaa <TIM_OC3_SetConfig+0xbe>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a16      	ldr	r2, [pc, #88]	@ (8006f00 <TIM_OC3_SetConfig+0x114>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d113      	bne.n	8006ed2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006eb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	695b      	ldr	r3, [r3, #20]
 8006ebe:	011b      	lsls	r3, r3, #4
 8006ec0:	693a      	ldr	r2, [r7, #16]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	699b      	ldr	r3, [r3, #24]
 8006eca:	011b      	lsls	r3, r3, #4
 8006ecc:	693a      	ldr	r2, [r7, #16]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	693a      	ldr	r2, [r7, #16]
 8006ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	68fa      	ldr	r2, [r7, #12]
 8006edc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	685a      	ldr	r2, [r3, #4]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	697a      	ldr	r2, [r7, #20]
 8006eea:	621a      	str	r2, [r3, #32]
}
 8006eec:	bf00      	nop
 8006eee:	371c      	adds	r7, #28
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr
 8006ef8:	40012c00 	.word	0x40012c00
 8006efc:	40013400 	.word	0x40013400
 8006f00:	40015000 	.word	0x40015000
 8006f04:	40014000 	.word	0x40014000
 8006f08:	40014400 	.word	0x40014400
 8006f0c:	40014800 	.word	0x40014800

08006f10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b087      	sub	sp, #28
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a1b      	ldr	r3, [r3, #32]
 8006f1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	69db      	ldr	r3, [r3, #28]
 8006f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	021b      	lsls	r3, r3, #8
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	031b      	lsls	r3, r3, #12
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a2c      	ldr	r2, [pc, #176]	@ (8007020 <TIM_OC4_SetConfig+0x110>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d007      	beq.n	8006f84 <TIM_OC4_SetConfig+0x74>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a2b      	ldr	r2, [pc, #172]	@ (8007024 <TIM_OC4_SetConfig+0x114>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d003      	beq.n	8006f84 <TIM_OC4_SetConfig+0x74>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a2a      	ldr	r2, [pc, #168]	@ (8007028 <TIM_OC4_SetConfig+0x118>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d10d      	bne.n	8006fa0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006f8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	031b      	lsls	r3, r3, #12
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a1f      	ldr	r2, [pc, #124]	@ (8007020 <TIM_OC4_SetConfig+0x110>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d013      	beq.n	8006fd0 <TIM_OC4_SetConfig+0xc0>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a1e      	ldr	r2, [pc, #120]	@ (8007024 <TIM_OC4_SetConfig+0x114>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d00f      	beq.n	8006fd0 <TIM_OC4_SetConfig+0xc0>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a1e      	ldr	r2, [pc, #120]	@ (800702c <TIM_OC4_SetConfig+0x11c>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d00b      	beq.n	8006fd0 <TIM_OC4_SetConfig+0xc0>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a1d      	ldr	r2, [pc, #116]	@ (8007030 <TIM_OC4_SetConfig+0x120>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d007      	beq.n	8006fd0 <TIM_OC4_SetConfig+0xc0>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8007034 <TIM_OC4_SetConfig+0x124>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d003      	beq.n	8006fd0 <TIM_OC4_SetConfig+0xc0>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a17      	ldr	r2, [pc, #92]	@ (8007028 <TIM_OC4_SetConfig+0x118>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d113      	bne.n	8006ff8 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006fd6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006fde:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	019b      	lsls	r3, r3, #6
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	699b      	ldr	r3, [r3, #24]
 8006ff0:	019b      	lsls	r3, r3, #6
 8006ff2:	693a      	ldr	r2, [r7, #16]
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	693a      	ldr	r2, [r7, #16]
 8006ffc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	685a      	ldr	r2, [r3, #4]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	697a      	ldr	r2, [r7, #20]
 8007010:	621a      	str	r2, [r3, #32]
}
 8007012:	bf00      	nop
 8007014:	371c      	adds	r7, #28
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	40012c00 	.word	0x40012c00
 8007024:	40013400 	.word	0x40013400
 8007028:	40015000 	.word	0x40015000
 800702c:	40014000 	.word	0x40014000
 8007030:	40014400 	.word	0x40014400
 8007034:	40014800 	.word	0x40014800

08007038 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007038:	b480      	push	{r7}
 800703a:	b087      	sub	sp, #28
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6a1b      	ldr	r3, [r3, #32]
 8007046:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6a1b      	ldr	r3, [r3, #32]
 800704c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800705e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800706a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	4313      	orrs	r3, r2
 8007074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800707c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	041b      	lsls	r3, r3, #16
 8007084:	693a      	ldr	r2, [r7, #16]
 8007086:	4313      	orrs	r3, r2
 8007088:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a19      	ldr	r2, [pc, #100]	@ (80070f4 <TIM_OC5_SetConfig+0xbc>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d013      	beq.n	80070ba <TIM_OC5_SetConfig+0x82>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a18      	ldr	r2, [pc, #96]	@ (80070f8 <TIM_OC5_SetConfig+0xc0>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d00f      	beq.n	80070ba <TIM_OC5_SetConfig+0x82>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a17      	ldr	r2, [pc, #92]	@ (80070fc <TIM_OC5_SetConfig+0xc4>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d00b      	beq.n	80070ba <TIM_OC5_SetConfig+0x82>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a16      	ldr	r2, [pc, #88]	@ (8007100 <TIM_OC5_SetConfig+0xc8>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d007      	beq.n	80070ba <TIM_OC5_SetConfig+0x82>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a15      	ldr	r2, [pc, #84]	@ (8007104 <TIM_OC5_SetConfig+0xcc>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d003      	beq.n	80070ba <TIM_OC5_SetConfig+0x82>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a14      	ldr	r2, [pc, #80]	@ (8007108 <TIM_OC5_SetConfig+0xd0>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d109      	bne.n	80070ce <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	695b      	ldr	r3, [r3, #20]
 80070c6:	021b      	lsls	r3, r3, #8
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	4313      	orrs	r3, r2
 80070cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	685a      	ldr	r2, [r3, #4]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	621a      	str	r2, [r3, #32]
}
 80070e8:	bf00      	nop
 80070ea:	371c      	adds	r7, #28
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr
 80070f4:	40012c00 	.word	0x40012c00
 80070f8:	40013400 	.word	0x40013400
 80070fc:	40014000 	.word	0x40014000
 8007100:	40014400 	.word	0x40014400
 8007104:	40014800 	.word	0x40014800
 8007108:	40015000 	.word	0x40015000

0800710c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800710c:	b480      	push	{r7}
 800710e:	b087      	sub	sp, #28
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6a1b      	ldr	r3, [r3, #32]
 800711a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a1b      	ldr	r3, [r3, #32]
 8007120:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800713a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800713e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	021b      	lsls	r3, r3, #8
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	4313      	orrs	r3, r2
 800714a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007152:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	051b      	lsls	r3, r3, #20
 800715a:	693a      	ldr	r2, [r7, #16]
 800715c:	4313      	orrs	r3, r2
 800715e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	4a1a      	ldr	r2, [pc, #104]	@ (80071cc <TIM_OC6_SetConfig+0xc0>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d013      	beq.n	8007190 <TIM_OC6_SetConfig+0x84>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	4a19      	ldr	r2, [pc, #100]	@ (80071d0 <TIM_OC6_SetConfig+0xc4>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d00f      	beq.n	8007190 <TIM_OC6_SetConfig+0x84>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4a18      	ldr	r2, [pc, #96]	@ (80071d4 <TIM_OC6_SetConfig+0xc8>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d00b      	beq.n	8007190 <TIM_OC6_SetConfig+0x84>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	4a17      	ldr	r2, [pc, #92]	@ (80071d8 <TIM_OC6_SetConfig+0xcc>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d007      	beq.n	8007190 <TIM_OC6_SetConfig+0x84>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a16      	ldr	r2, [pc, #88]	@ (80071dc <TIM_OC6_SetConfig+0xd0>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d003      	beq.n	8007190 <TIM_OC6_SetConfig+0x84>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a15      	ldr	r2, [pc, #84]	@ (80071e0 <TIM_OC6_SetConfig+0xd4>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d109      	bne.n	80071a4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007196:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	695b      	ldr	r3, [r3, #20]
 800719c:	029b      	lsls	r3, r3, #10
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	4313      	orrs	r3, r2
 80071a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	697a      	ldr	r2, [r7, #20]
 80071a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	685a      	ldr	r2, [r3, #4]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	693a      	ldr	r2, [r7, #16]
 80071bc:	621a      	str	r2, [r3, #32]
}
 80071be:	bf00      	nop
 80071c0:	371c      	adds	r7, #28
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	40012c00 	.word	0x40012c00
 80071d0:	40013400 	.word	0x40013400
 80071d4:	40014000 	.word	0x40014000
 80071d8:	40014400 	.word	0x40014400
 80071dc:	40014800 	.word	0x40014800
 80071e0:	40015000 	.word	0x40015000

080071e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b087      	sub	sp, #28
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6a1b      	ldr	r3, [r3, #32]
 80071f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6a1b      	ldr	r3, [r3, #32]
 80071fa:	f023 0201 	bic.w	r2, r3, #1
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800720e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	011b      	lsls	r3, r3, #4
 8007214:	693a      	ldr	r2, [r7, #16]
 8007216:	4313      	orrs	r3, r2
 8007218:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	f023 030a 	bic.w	r3, r3, #10
 8007220:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007222:	697a      	ldr	r2, [r7, #20]
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	4313      	orrs	r3, r2
 8007228:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	693a      	ldr	r2, [r7, #16]
 800722e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	697a      	ldr	r2, [r7, #20]
 8007234:	621a      	str	r2, [r3, #32]
}
 8007236:	bf00      	nop
 8007238:	371c      	adds	r7, #28
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr

08007242 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007242:	b480      	push	{r7}
 8007244:	b087      	sub	sp, #28
 8007246:	af00      	add	r7, sp, #0
 8007248:	60f8      	str	r0, [r7, #12]
 800724a:	60b9      	str	r1, [r7, #8]
 800724c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6a1b      	ldr	r3, [r3, #32]
 8007252:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6a1b      	ldr	r3, [r3, #32]
 8007258:	f023 0210 	bic.w	r2, r3, #16
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	699b      	ldr	r3, [r3, #24]
 8007264:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800726c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	031b      	lsls	r3, r3, #12
 8007272:	693a      	ldr	r2, [r7, #16]
 8007274:	4313      	orrs	r3, r2
 8007276:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800727e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	011b      	lsls	r3, r3, #4
 8007284:	697a      	ldr	r2, [r7, #20]
 8007286:	4313      	orrs	r3, r2
 8007288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	621a      	str	r2, [r3, #32]
}
 8007296:	bf00      	nop
 8007298:	371c      	adds	r7, #28
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr

080072a2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80072a2:	b480      	push	{r7}
 80072a4:	b085      	sub	sp, #20
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	6078      	str	r0, [r7, #4]
 80072aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80072b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80072be:	683a      	ldr	r2, [r7, #0]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	4313      	orrs	r3, r2
 80072c4:	f043 0307 	orr.w	r3, r3, #7
 80072c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	609a      	str	r2, [r3, #8]
}
 80072d0:	bf00      	nop
 80072d2:	3714      	adds	r7, #20
 80072d4:	46bd      	mov	sp, r7
 80072d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072da:	4770      	bx	lr

080072dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80072dc:	b480      	push	{r7}
 80072de:	b087      	sub	sp, #28
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	607a      	str	r2, [r7, #4]
 80072e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	689b      	ldr	r3, [r3, #8]
 80072ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	021a      	lsls	r2, r3, #8
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	431a      	orrs	r2, r3
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	4313      	orrs	r3, r2
 8007304:	697a      	ldr	r2, [r7, #20]
 8007306:	4313      	orrs	r3, r2
 8007308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	609a      	str	r2, [r3, #8]
}
 8007310:	bf00      	nop
 8007312:	371c      	adds	r7, #28
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800731c:	b480      	push	{r7}
 800731e:	b087      	sub	sp, #28
 8007320:	af00      	add	r7, sp, #0
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	f003 031f 	and.w	r3, r3, #31
 800732e:	2201      	movs	r2, #1
 8007330:	fa02 f303 	lsl.w	r3, r2, r3
 8007334:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6a1a      	ldr	r2, [r3, #32]
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	43db      	mvns	r3, r3
 800733e:	401a      	ands	r2, r3
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6a1a      	ldr	r2, [r3, #32]
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	f003 031f 	and.w	r3, r3, #31
 800734e:	6879      	ldr	r1, [r7, #4]
 8007350:	fa01 f303 	lsl.w	r3, r1, r3
 8007354:	431a      	orrs	r2, r3
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	621a      	str	r2, [r3, #32]
}
 800735a:	bf00      	nop
 800735c:	371c      	adds	r7, #28
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr
	...

08007368 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007378:	2b01      	cmp	r3, #1
 800737a:	d101      	bne.n	8007380 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800737c:	2302      	movs	r3, #2
 800737e:	e074      	b.n	800746a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2202      	movs	r2, #2
 800738c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a34      	ldr	r2, [pc, #208]	@ (8007478 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d009      	beq.n	80073be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a33      	ldr	r2, [pc, #204]	@ (800747c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d004      	beq.n	80073be <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4a31      	ldr	r2, [pc, #196]	@ (8007480 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d108      	bne.n	80073d0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80073c4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	68fa      	ldr	r2, [r7, #12]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80073d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68fa      	ldr	r2, [r7, #12]
 80073ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a21      	ldr	r2, [pc, #132]	@ (8007478 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d022      	beq.n	800743e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007400:	d01d      	beq.n	800743e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a1f      	ldr	r2, [pc, #124]	@ (8007484 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d018      	beq.n	800743e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	4a1d      	ldr	r2, [pc, #116]	@ (8007488 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d013      	beq.n	800743e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a1c      	ldr	r2, [pc, #112]	@ (800748c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d00e      	beq.n	800743e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a15      	ldr	r2, [pc, #84]	@ (800747c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d009      	beq.n	800743e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a18      	ldr	r2, [pc, #96]	@ (8007490 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d004      	beq.n	800743e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a11      	ldr	r2, [pc, #68]	@ (8007480 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d10c      	bne.n	8007458 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007444:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	68ba      	ldr	r2, [r7, #8]
 800744c:	4313      	orrs	r3, r2
 800744e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68ba      	ldr	r2, [r7, #8]
 8007456:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007468:	2300      	movs	r3, #0
}
 800746a:	4618      	mov	r0, r3
 800746c:	3714      	adds	r7, #20
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr
 8007476:	bf00      	nop
 8007478:	40012c00 	.word	0x40012c00
 800747c:	40013400 	.word	0x40013400
 8007480:	40015000 	.word	0x40015000
 8007484:	40000400 	.word	0x40000400
 8007488:	40000800 	.word	0x40000800
 800748c:	40000c00 	.word	0x40000c00
 8007490:	40014000 	.word	0x40014000

08007494 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80074c4:	bf00      	nop
 80074c6:	370c      	adds	r7, #12
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80074d8:	bf00      	nop
 80074da:	370c      	adds	r7, #12
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007500:	bf00      	nop
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr

0800750c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8007514:	bf00      	nop
 8007516:	370c      	adds	r7, #12
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d101      	bne.n	8007532 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e042      	b.n	80075b8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007538:	2b00      	cmp	r3, #0
 800753a:	d106      	bne.n	800754a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7fa fc05 	bl	8001d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2224      	movs	r2, #36	@ 0x24
 800754e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f022 0201 	bic.w	r2, r2, #1
 8007560:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007566:	2b00      	cmp	r3, #0
 8007568:	d002      	beq.n	8007570 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 fb24 	bl	8007bb8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f825 	bl	80075c0 <UART_SetConfig>
 8007576:	4603      	mov	r3, r0
 8007578:	2b01      	cmp	r3, #1
 800757a:	d101      	bne.n	8007580 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e01b      	b.n	80075b8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	685a      	ldr	r2, [r3, #4]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800758e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	689a      	ldr	r2, [r3, #8]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800759e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f042 0201 	orr.w	r2, r2, #1
 80075ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 fba3 	bl	8007cfc <UART_CheckIdleState>
 80075b6:	4603      	mov	r3, r0
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3708      	adds	r7, #8
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075c4:	b08c      	sub	sp, #48	@ 0x30
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075ca:	2300      	movs	r3, #0
 80075cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	689a      	ldr	r2, [r3, #8]
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	431a      	orrs	r2, r3
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	695b      	ldr	r3, [r3, #20]
 80075de:	431a      	orrs	r2, r3
 80075e0:	697b      	ldr	r3, [r7, #20]
 80075e2:	69db      	ldr	r3, [r3, #28]
 80075e4:	4313      	orrs	r3, r2
 80075e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	4baa      	ldr	r3, [pc, #680]	@ (8007898 <UART_SetConfig+0x2d8>)
 80075f0:	4013      	ands	r3, r2
 80075f2:	697a      	ldr	r2, [r7, #20]
 80075f4:	6812      	ldr	r2, [r2, #0]
 80075f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075f8:	430b      	orrs	r3, r1
 80075fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	68da      	ldr	r2, [r3, #12]
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	430a      	orrs	r2, r1
 8007610:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	699b      	ldr	r3, [r3, #24]
 8007616:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a9f      	ldr	r2, [pc, #636]	@ (800789c <UART_SetConfig+0x2dc>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d004      	beq.n	800762c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007628:	4313      	orrs	r3, r2
 800762a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007636:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	6812      	ldr	r2, [r2, #0]
 800763e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007640:	430b      	orrs	r3, r1
 8007642:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800764a:	f023 010f 	bic.w	r1, r3, #15
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	430a      	orrs	r2, r1
 8007658:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a90      	ldr	r2, [pc, #576]	@ (80078a0 <UART_SetConfig+0x2e0>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d125      	bne.n	80076b0 <UART_SetConfig+0xf0>
 8007664:	4b8f      	ldr	r3, [pc, #572]	@ (80078a4 <UART_SetConfig+0x2e4>)
 8007666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800766a:	f003 0303 	and.w	r3, r3, #3
 800766e:	2b03      	cmp	r3, #3
 8007670:	d81a      	bhi.n	80076a8 <UART_SetConfig+0xe8>
 8007672:	a201      	add	r2, pc, #4	@ (adr r2, 8007678 <UART_SetConfig+0xb8>)
 8007674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007678:	08007689 	.word	0x08007689
 800767c:	08007699 	.word	0x08007699
 8007680:	08007691 	.word	0x08007691
 8007684:	080076a1 	.word	0x080076a1
 8007688:	2301      	movs	r3, #1
 800768a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800768e:	e116      	b.n	80078be <UART_SetConfig+0x2fe>
 8007690:	2302      	movs	r3, #2
 8007692:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007696:	e112      	b.n	80078be <UART_SetConfig+0x2fe>
 8007698:	2304      	movs	r3, #4
 800769a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800769e:	e10e      	b.n	80078be <UART_SetConfig+0x2fe>
 80076a0:	2308      	movs	r3, #8
 80076a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076a6:	e10a      	b.n	80078be <UART_SetConfig+0x2fe>
 80076a8:	2310      	movs	r3, #16
 80076aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ae:	e106      	b.n	80078be <UART_SetConfig+0x2fe>
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a7c      	ldr	r2, [pc, #496]	@ (80078a8 <UART_SetConfig+0x2e8>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d138      	bne.n	800772c <UART_SetConfig+0x16c>
 80076ba:	4b7a      	ldr	r3, [pc, #488]	@ (80078a4 <UART_SetConfig+0x2e4>)
 80076bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076c0:	f003 030c 	and.w	r3, r3, #12
 80076c4:	2b0c      	cmp	r3, #12
 80076c6:	d82d      	bhi.n	8007724 <UART_SetConfig+0x164>
 80076c8:	a201      	add	r2, pc, #4	@ (adr r2, 80076d0 <UART_SetConfig+0x110>)
 80076ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ce:	bf00      	nop
 80076d0:	08007705 	.word	0x08007705
 80076d4:	08007725 	.word	0x08007725
 80076d8:	08007725 	.word	0x08007725
 80076dc:	08007725 	.word	0x08007725
 80076e0:	08007715 	.word	0x08007715
 80076e4:	08007725 	.word	0x08007725
 80076e8:	08007725 	.word	0x08007725
 80076ec:	08007725 	.word	0x08007725
 80076f0:	0800770d 	.word	0x0800770d
 80076f4:	08007725 	.word	0x08007725
 80076f8:	08007725 	.word	0x08007725
 80076fc:	08007725 	.word	0x08007725
 8007700:	0800771d 	.word	0x0800771d
 8007704:	2300      	movs	r3, #0
 8007706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800770a:	e0d8      	b.n	80078be <UART_SetConfig+0x2fe>
 800770c:	2302      	movs	r3, #2
 800770e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007712:	e0d4      	b.n	80078be <UART_SetConfig+0x2fe>
 8007714:	2304      	movs	r3, #4
 8007716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800771a:	e0d0      	b.n	80078be <UART_SetConfig+0x2fe>
 800771c:	2308      	movs	r3, #8
 800771e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007722:	e0cc      	b.n	80078be <UART_SetConfig+0x2fe>
 8007724:	2310      	movs	r3, #16
 8007726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800772a:	e0c8      	b.n	80078be <UART_SetConfig+0x2fe>
 800772c:	697b      	ldr	r3, [r7, #20]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a5e      	ldr	r2, [pc, #376]	@ (80078ac <UART_SetConfig+0x2ec>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d125      	bne.n	8007782 <UART_SetConfig+0x1c2>
 8007736:	4b5b      	ldr	r3, [pc, #364]	@ (80078a4 <UART_SetConfig+0x2e4>)
 8007738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800773c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007740:	2b30      	cmp	r3, #48	@ 0x30
 8007742:	d016      	beq.n	8007772 <UART_SetConfig+0x1b2>
 8007744:	2b30      	cmp	r3, #48	@ 0x30
 8007746:	d818      	bhi.n	800777a <UART_SetConfig+0x1ba>
 8007748:	2b20      	cmp	r3, #32
 800774a:	d00a      	beq.n	8007762 <UART_SetConfig+0x1a2>
 800774c:	2b20      	cmp	r3, #32
 800774e:	d814      	bhi.n	800777a <UART_SetConfig+0x1ba>
 8007750:	2b00      	cmp	r3, #0
 8007752:	d002      	beq.n	800775a <UART_SetConfig+0x19a>
 8007754:	2b10      	cmp	r3, #16
 8007756:	d008      	beq.n	800776a <UART_SetConfig+0x1aa>
 8007758:	e00f      	b.n	800777a <UART_SetConfig+0x1ba>
 800775a:	2300      	movs	r3, #0
 800775c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007760:	e0ad      	b.n	80078be <UART_SetConfig+0x2fe>
 8007762:	2302      	movs	r3, #2
 8007764:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007768:	e0a9      	b.n	80078be <UART_SetConfig+0x2fe>
 800776a:	2304      	movs	r3, #4
 800776c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007770:	e0a5      	b.n	80078be <UART_SetConfig+0x2fe>
 8007772:	2308      	movs	r3, #8
 8007774:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007778:	e0a1      	b.n	80078be <UART_SetConfig+0x2fe>
 800777a:	2310      	movs	r3, #16
 800777c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007780:	e09d      	b.n	80078be <UART_SetConfig+0x2fe>
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a4a      	ldr	r2, [pc, #296]	@ (80078b0 <UART_SetConfig+0x2f0>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d125      	bne.n	80077d8 <UART_SetConfig+0x218>
 800778c:	4b45      	ldr	r3, [pc, #276]	@ (80078a4 <UART_SetConfig+0x2e4>)
 800778e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007792:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007796:	2bc0      	cmp	r3, #192	@ 0xc0
 8007798:	d016      	beq.n	80077c8 <UART_SetConfig+0x208>
 800779a:	2bc0      	cmp	r3, #192	@ 0xc0
 800779c:	d818      	bhi.n	80077d0 <UART_SetConfig+0x210>
 800779e:	2b80      	cmp	r3, #128	@ 0x80
 80077a0:	d00a      	beq.n	80077b8 <UART_SetConfig+0x1f8>
 80077a2:	2b80      	cmp	r3, #128	@ 0x80
 80077a4:	d814      	bhi.n	80077d0 <UART_SetConfig+0x210>
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d002      	beq.n	80077b0 <UART_SetConfig+0x1f0>
 80077aa:	2b40      	cmp	r3, #64	@ 0x40
 80077ac:	d008      	beq.n	80077c0 <UART_SetConfig+0x200>
 80077ae:	e00f      	b.n	80077d0 <UART_SetConfig+0x210>
 80077b0:	2300      	movs	r3, #0
 80077b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077b6:	e082      	b.n	80078be <UART_SetConfig+0x2fe>
 80077b8:	2302      	movs	r3, #2
 80077ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077be:	e07e      	b.n	80078be <UART_SetConfig+0x2fe>
 80077c0:	2304      	movs	r3, #4
 80077c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077c6:	e07a      	b.n	80078be <UART_SetConfig+0x2fe>
 80077c8:	2308      	movs	r3, #8
 80077ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077ce:	e076      	b.n	80078be <UART_SetConfig+0x2fe>
 80077d0:	2310      	movs	r3, #16
 80077d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077d6:	e072      	b.n	80078be <UART_SetConfig+0x2fe>
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a35      	ldr	r2, [pc, #212]	@ (80078b4 <UART_SetConfig+0x2f4>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d12a      	bne.n	8007838 <UART_SetConfig+0x278>
 80077e2:	4b30      	ldr	r3, [pc, #192]	@ (80078a4 <UART_SetConfig+0x2e4>)
 80077e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077f0:	d01a      	beq.n	8007828 <UART_SetConfig+0x268>
 80077f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077f6:	d81b      	bhi.n	8007830 <UART_SetConfig+0x270>
 80077f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077fc:	d00c      	beq.n	8007818 <UART_SetConfig+0x258>
 80077fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007802:	d815      	bhi.n	8007830 <UART_SetConfig+0x270>
 8007804:	2b00      	cmp	r3, #0
 8007806:	d003      	beq.n	8007810 <UART_SetConfig+0x250>
 8007808:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800780c:	d008      	beq.n	8007820 <UART_SetConfig+0x260>
 800780e:	e00f      	b.n	8007830 <UART_SetConfig+0x270>
 8007810:	2300      	movs	r3, #0
 8007812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007816:	e052      	b.n	80078be <UART_SetConfig+0x2fe>
 8007818:	2302      	movs	r3, #2
 800781a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800781e:	e04e      	b.n	80078be <UART_SetConfig+0x2fe>
 8007820:	2304      	movs	r3, #4
 8007822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007826:	e04a      	b.n	80078be <UART_SetConfig+0x2fe>
 8007828:	2308      	movs	r3, #8
 800782a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800782e:	e046      	b.n	80078be <UART_SetConfig+0x2fe>
 8007830:	2310      	movs	r3, #16
 8007832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007836:	e042      	b.n	80078be <UART_SetConfig+0x2fe>
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a17      	ldr	r2, [pc, #92]	@ (800789c <UART_SetConfig+0x2dc>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d13a      	bne.n	80078b8 <UART_SetConfig+0x2f8>
 8007842:	4b18      	ldr	r3, [pc, #96]	@ (80078a4 <UART_SetConfig+0x2e4>)
 8007844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007848:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800784c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007850:	d01a      	beq.n	8007888 <UART_SetConfig+0x2c8>
 8007852:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007856:	d81b      	bhi.n	8007890 <UART_SetConfig+0x2d0>
 8007858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800785c:	d00c      	beq.n	8007878 <UART_SetConfig+0x2b8>
 800785e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007862:	d815      	bhi.n	8007890 <UART_SetConfig+0x2d0>
 8007864:	2b00      	cmp	r3, #0
 8007866:	d003      	beq.n	8007870 <UART_SetConfig+0x2b0>
 8007868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800786c:	d008      	beq.n	8007880 <UART_SetConfig+0x2c0>
 800786e:	e00f      	b.n	8007890 <UART_SetConfig+0x2d0>
 8007870:	2300      	movs	r3, #0
 8007872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007876:	e022      	b.n	80078be <UART_SetConfig+0x2fe>
 8007878:	2302      	movs	r3, #2
 800787a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800787e:	e01e      	b.n	80078be <UART_SetConfig+0x2fe>
 8007880:	2304      	movs	r3, #4
 8007882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007886:	e01a      	b.n	80078be <UART_SetConfig+0x2fe>
 8007888:	2308      	movs	r3, #8
 800788a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800788e:	e016      	b.n	80078be <UART_SetConfig+0x2fe>
 8007890:	2310      	movs	r3, #16
 8007892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007896:	e012      	b.n	80078be <UART_SetConfig+0x2fe>
 8007898:	cfff69f3 	.word	0xcfff69f3
 800789c:	40008000 	.word	0x40008000
 80078a0:	40013800 	.word	0x40013800
 80078a4:	40021000 	.word	0x40021000
 80078a8:	40004400 	.word	0x40004400
 80078ac:	40004800 	.word	0x40004800
 80078b0:	40004c00 	.word	0x40004c00
 80078b4:	40005000 	.word	0x40005000
 80078b8:	2310      	movs	r3, #16
 80078ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4aae      	ldr	r2, [pc, #696]	@ (8007b7c <UART_SetConfig+0x5bc>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	f040 8097 	bne.w	80079f8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80078ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80078ce:	2b08      	cmp	r3, #8
 80078d0:	d823      	bhi.n	800791a <UART_SetConfig+0x35a>
 80078d2:	a201      	add	r2, pc, #4	@ (adr r2, 80078d8 <UART_SetConfig+0x318>)
 80078d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078d8:	080078fd 	.word	0x080078fd
 80078dc:	0800791b 	.word	0x0800791b
 80078e0:	08007905 	.word	0x08007905
 80078e4:	0800791b 	.word	0x0800791b
 80078e8:	0800790b 	.word	0x0800790b
 80078ec:	0800791b 	.word	0x0800791b
 80078f0:	0800791b 	.word	0x0800791b
 80078f4:	0800791b 	.word	0x0800791b
 80078f8:	08007913 	.word	0x08007913
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078fc:	f7fd fe4a 	bl	8005594 <HAL_RCC_GetPCLK1Freq>
 8007900:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007902:	e010      	b.n	8007926 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007904:	4b9e      	ldr	r3, [pc, #632]	@ (8007b80 <UART_SetConfig+0x5c0>)
 8007906:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007908:	e00d      	b.n	8007926 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800790a:	f7fd fdd5 	bl	80054b8 <HAL_RCC_GetSysClockFreq>
 800790e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007910:	e009      	b.n	8007926 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007912:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007916:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007918:	e005      	b.n	8007926 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800791a:	2300      	movs	r3, #0
 800791c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007924:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 8130 	beq.w	8007b8e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007932:	4a94      	ldr	r2, [pc, #592]	@ (8007b84 <UART_SetConfig+0x5c4>)
 8007934:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007938:	461a      	mov	r2, r3
 800793a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800793c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007940:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	685a      	ldr	r2, [r3, #4]
 8007946:	4613      	mov	r3, r2
 8007948:	005b      	lsls	r3, r3, #1
 800794a:	4413      	add	r3, r2
 800794c:	69ba      	ldr	r2, [r7, #24]
 800794e:	429a      	cmp	r2, r3
 8007950:	d305      	bcc.n	800795e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007958:	69ba      	ldr	r2, [r7, #24]
 800795a:	429a      	cmp	r2, r3
 800795c:	d903      	bls.n	8007966 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007964:	e113      	b.n	8007b8e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007968:	2200      	movs	r2, #0
 800796a:	60bb      	str	r3, [r7, #8]
 800796c:	60fa      	str	r2, [r7, #12]
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007972:	4a84      	ldr	r2, [pc, #528]	@ (8007b84 <UART_SetConfig+0x5c4>)
 8007974:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007978:	b29b      	uxth	r3, r3
 800797a:	2200      	movs	r2, #0
 800797c:	603b      	str	r3, [r7, #0]
 800797e:	607a      	str	r2, [r7, #4]
 8007980:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007984:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007988:	f7f9 f8da 	bl	8000b40 <__aeabi_uldivmod>
 800798c:	4602      	mov	r2, r0
 800798e:	460b      	mov	r3, r1
 8007990:	4610      	mov	r0, r2
 8007992:	4619      	mov	r1, r3
 8007994:	f04f 0200 	mov.w	r2, #0
 8007998:	f04f 0300 	mov.w	r3, #0
 800799c:	020b      	lsls	r3, r1, #8
 800799e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80079a2:	0202      	lsls	r2, r0, #8
 80079a4:	6979      	ldr	r1, [r7, #20]
 80079a6:	6849      	ldr	r1, [r1, #4]
 80079a8:	0849      	lsrs	r1, r1, #1
 80079aa:	2000      	movs	r0, #0
 80079ac:	460c      	mov	r4, r1
 80079ae:	4605      	mov	r5, r0
 80079b0:	eb12 0804 	adds.w	r8, r2, r4
 80079b4:	eb43 0905 	adc.w	r9, r3, r5
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	469a      	mov	sl, r3
 80079c0:	4693      	mov	fp, r2
 80079c2:	4652      	mov	r2, sl
 80079c4:	465b      	mov	r3, fp
 80079c6:	4640      	mov	r0, r8
 80079c8:	4649      	mov	r1, r9
 80079ca:	f7f9 f8b9 	bl	8000b40 <__aeabi_uldivmod>
 80079ce:	4602      	mov	r2, r0
 80079d0:	460b      	mov	r3, r1
 80079d2:	4613      	mov	r3, r2
 80079d4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80079d6:	6a3b      	ldr	r3, [r7, #32]
 80079d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079dc:	d308      	bcc.n	80079f0 <UART_SetConfig+0x430>
 80079de:	6a3b      	ldr	r3, [r7, #32]
 80079e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079e4:	d204      	bcs.n	80079f0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	6a3a      	ldr	r2, [r7, #32]
 80079ec:	60da      	str	r2, [r3, #12]
 80079ee:	e0ce      	b.n	8007b8e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80079f6:	e0ca      	b.n	8007b8e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	69db      	ldr	r3, [r3, #28]
 80079fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a00:	d166      	bne.n	8007ad0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007a02:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007a06:	2b08      	cmp	r3, #8
 8007a08:	d827      	bhi.n	8007a5a <UART_SetConfig+0x49a>
 8007a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a10 <UART_SetConfig+0x450>)
 8007a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a10:	08007a35 	.word	0x08007a35
 8007a14:	08007a3d 	.word	0x08007a3d
 8007a18:	08007a45 	.word	0x08007a45
 8007a1c:	08007a5b 	.word	0x08007a5b
 8007a20:	08007a4b 	.word	0x08007a4b
 8007a24:	08007a5b 	.word	0x08007a5b
 8007a28:	08007a5b 	.word	0x08007a5b
 8007a2c:	08007a5b 	.word	0x08007a5b
 8007a30:	08007a53 	.word	0x08007a53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a34:	f7fd fdae 	bl	8005594 <HAL_RCC_GetPCLK1Freq>
 8007a38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a3a:	e014      	b.n	8007a66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a3c:	f7fd fdc0 	bl	80055c0 <HAL_RCC_GetPCLK2Freq>
 8007a40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a42:	e010      	b.n	8007a66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a44:	4b4e      	ldr	r3, [pc, #312]	@ (8007b80 <UART_SetConfig+0x5c0>)
 8007a46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a48:	e00d      	b.n	8007a66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a4a:	f7fd fd35 	bl	80054b8 <HAL_RCC_GetSysClockFreq>
 8007a4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a50:	e009      	b.n	8007a66 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a58:	e005      	b.n	8007a66 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007a64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	f000 8090 	beq.w	8007b8e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a72:	4a44      	ldr	r2, [pc, #272]	@ (8007b84 <UART_SetConfig+0x5c4>)
 8007a74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a78:	461a      	mov	r2, r3
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a80:	005a      	lsls	r2, r3, #1
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	085b      	lsrs	r3, r3, #1
 8007a88:	441a      	add	r2, r3
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a92:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a94:	6a3b      	ldr	r3, [r7, #32]
 8007a96:	2b0f      	cmp	r3, #15
 8007a98:	d916      	bls.n	8007ac8 <UART_SetConfig+0x508>
 8007a9a:	6a3b      	ldr	r3, [r7, #32]
 8007a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007aa0:	d212      	bcs.n	8007ac8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007aa2:	6a3b      	ldr	r3, [r7, #32]
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	f023 030f 	bic.w	r3, r3, #15
 8007aaa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007aac:	6a3b      	ldr	r3, [r7, #32]
 8007aae:	085b      	lsrs	r3, r3, #1
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	f003 0307 	and.w	r3, r3, #7
 8007ab6:	b29a      	uxth	r2, r3
 8007ab8:	8bfb      	ldrh	r3, [r7, #30]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	8bfa      	ldrh	r2, [r7, #30]
 8007ac4:	60da      	str	r2, [r3, #12]
 8007ac6:	e062      	b.n	8007b8e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007ace:	e05e      	b.n	8007b8e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ad0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007ad4:	2b08      	cmp	r3, #8
 8007ad6:	d828      	bhi.n	8007b2a <UART_SetConfig+0x56a>
 8007ad8:	a201      	add	r2, pc, #4	@ (adr r2, 8007ae0 <UART_SetConfig+0x520>)
 8007ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ade:	bf00      	nop
 8007ae0:	08007b05 	.word	0x08007b05
 8007ae4:	08007b0d 	.word	0x08007b0d
 8007ae8:	08007b15 	.word	0x08007b15
 8007aec:	08007b2b 	.word	0x08007b2b
 8007af0:	08007b1b 	.word	0x08007b1b
 8007af4:	08007b2b 	.word	0x08007b2b
 8007af8:	08007b2b 	.word	0x08007b2b
 8007afc:	08007b2b 	.word	0x08007b2b
 8007b00:	08007b23 	.word	0x08007b23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b04:	f7fd fd46 	bl	8005594 <HAL_RCC_GetPCLK1Freq>
 8007b08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b0a:	e014      	b.n	8007b36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b0c:	f7fd fd58 	bl	80055c0 <HAL_RCC_GetPCLK2Freq>
 8007b10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b12:	e010      	b.n	8007b36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b14:	4b1a      	ldr	r3, [pc, #104]	@ (8007b80 <UART_SetConfig+0x5c0>)
 8007b16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b18:	e00d      	b.n	8007b36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b1a:	f7fd fccd 	bl	80054b8 <HAL_RCC_GetSysClockFreq>
 8007b1e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b20:	e009      	b.n	8007b36 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b28:	e005      	b.n	8007b36 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007b34:	bf00      	nop
    }

    if (pclk != 0U)
 8007b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d028      	beq.n	8007b8e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b40:	4a10      	ldr	r2, [pc, #64]	@ (8007b84 <UART_SetConfig+0x5c4>)
 8007b42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b46:	461a      	mov	r2, r3
 8007b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	085b      	lsrs	r3, r3, #1
 8007b54:	441a      	add	r2, r3
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b5e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b60:	6a3b      	ldr	r3, [r7, #32]
 8007b62:	2b0f      	cmp	r3, #15
 8007b64:	d910      	bls.n	8007b88 <UART_SetConfig+0x5c8>
 8007b66:	6a3b      	ldr	r3, [r7, #32]
 8007b68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b6c:	d20c      	bcs.n	8007b88 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b6e:	6a3b      	ldr	r3, [r7, #32]
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	697b      	ldr	r3, [r7, #20]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	60da      	str	r2, [r3, #12]
 8007b78:	e009      	b.n	8007b8e <UART_SetConfig+0x5ce>
 8007b7a:	bf00      	nop
 8007b7c:	40008000 	.word	0x40008000
 8007b80:	00f42400 	.word	0x00f42400
 8007b84:	08008570 	.word	0x08008570
      }
      else
      {
        ret = HAL_ERROR;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	2201      	movs	r2, #1
 8007b92:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	2201      	movs	r2, #1
 8007b9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007baa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3730      	adds	r7, #48	@ 0x30
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007bb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc4:	f003 0308 	and.w	r3, r3, #8
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d00a      	beq.n	8007be2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	430a      	orrs	r2, r1
 8007be0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be6:	f003 0301 	and.w	r3, r3, #1
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d00a      	beq.n	8007c04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	430a      	orrs	r2, r1
 8007c02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c08:	f003 0302 	and.w	r3, r3, #2
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d00a      	beq.n	8007c26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2a:	f003 0304 	and.w	r3, r3, #4
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00a      	beq.n	8007c48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	430a      	orrs	r2, r1
 8007c46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c4c:	f003 0310 	and.w	r3, r3, #16
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00a      	beq.n	8007c6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	430a      	orrs	r2, r1
 8007c68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c6e:	f003 0320 	and.w	r3, r3, #32
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d00a      	beq.n	8007c8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	689b      	ldr	r3, [r3, #8]
 8007c7c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	430a      	orrs	r2, r1
 8007c8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d01a      	beq.n	8007cce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	430a      	orrs	r2, r1
 8007cac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cb6:	d10a      	bne.n	8007cce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	430a      	orrs	r2, r1
 8007ccc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00a      	beq.n	8007cf0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	430a      	orrs	r2, r1
 8007cee:	605a      	str	r2, [r3, #4]
  }
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b098      	sub	sp, #96	@ 0x60
 8007d00:	af02      	add	r7, sp, #8
 8007d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d0c:	f7fa fa5c 	bl	80021c8 <HAL_GetTick>
 8007d10:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 0308 	and.w	r3, r3, #8
 8007d1c:	2b08      	cmp	r3, #8
 8007d1e:	d12f      	bne.n	8007d80 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d20:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d24:	9300      	str	r3, [sp, #0]
 8007d26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 f88e 	bl	8007e50 <UART_WaitOnFlagUntilTimeout>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d022      	beq.n	8007d80 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d42:	e853 3f00 	ldrex	r3, [r3]
 8007d46:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d4e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	461a      	mov	r2, r3
 8007d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d58:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d5a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d60:	e841 2300 	strex	r3, r2, [r1]
 8007d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d1e6      	bne.n	8007d3a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2220      	movs	r2, #32
 8007d70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d7c:	2303      	movs	r3, #3
 8007d7e:	e063      	b.n	8007e48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 0304 	and.w	r3, r3, #4
 8007d8a:	2b04      	cmp	r3, #4
 8007d8c:	d149      	bne.n	8007e22 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d8e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d92:	9300      	str	r3, [sp, #0]
 8007d94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d96:	2200      	movs	r2, #0
 8007d98:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 f857 	bl	8007e50 <UART_WaitOnFlagUntilTimeout>
 8007da2:	4603      	mov	r3, r0
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d03c      	beq.n	8007e22 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	e853 3f00 	ldrex	r3, [r3]
 8007db4:	623b      	str	r3, [r7, #32]
   return(result);
 8007db6:	6a3b      	ldr	r3, [r7, #32]
 8007db8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007dc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007dcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dce:	e841 2300 	strex	r3, r2, [r1]
 8007dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d1e6      	bne.n	8007da8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	3308      	adds	r3, #8
 8007de0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	e853 3f00 	ldrex	r3, [r3]
 8007de8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f023 0301 	bic.w	r3, r3, #1
 8007df0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	3308      	adds	r3, #8
 8007df8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007dfa:	61fa      	str	r2, [r7, #28]
 8007dfc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfe:	69b9      	ldr	r1, [r7, #24]
 8007e00:	69fa      	ldr	r2, [r7, #28]
 8007e02:	e841 2300 	strex	r3, r2, [r1]
 8007e06:	617b      	str	r3, [r7, #20]
   return(result);
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d1e5      	bne.n	8007dda <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2220      	movs	r2, #32
 8007e12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e1e:	2303      	movs	r3, #3
 8007e20:	e012      	b.n	8007e48 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2220      	movs	r2, #32
 8007e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2220      	movs	r2, #32
 8007e2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e46:	2300      	movs	r3, #0
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3758      	adds	r7, #88	@ 0x58
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}

08007e50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	60b9      	str	r1, [r7, #8]
 8007e5a:	603b      	str	r3, [r7, #0]
 8007e5c:	4613      	mov	r3, r2
 8007e5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e60:	e04f      	b.n	8007f02 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e68:	d04b      	beq.n	8007f02 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e6a:	f7fa f9ad 	bl	80021c8 <HAL_GetTick>
 8007e6e:	4602      	mov	r2, r0
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	1ad3      	subs	r3, r2, r3
 8007e74:	69ba      	ldr	r2, [r7, #24]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d302      	bcc.n	8007e80 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d101      	bne.n	8007e84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e80:	2303      	movs	r3, #3
 8007e82:	e04e      	b.n	8007f22 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 0304 	and.w	r3, r3, #4
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d037      	beq.n	8007f02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	2b80      	cmp	r3, #128	@ 0x80
 8007e96:	d034      	beq.n	8007f02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	2b40      	cmp	r3, #64	@ 0x40
 8007e9c:	d031      	beq.n	8007f02 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	69db      	ldr	r3, [r3, #28]
 8007ea4:	f003 0308 	and.w	r3, r3, #8
 8007ea8:	2b08      	cmp	r3, #8
 8007eaa:	d110      	bne.n	8007ece <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2208      	movs	r2, #8
 8007eb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 f838 	bl	8007f2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2208      	movs	r2, #8
 8007ebe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e029      	b.n	8007f22 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	69db      	ldr	r3, [r3, #28]
 8007ed4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ed8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007edc:	d111      	bne.n	8007f02 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ee6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ee8:	68f8      	ldr	r0, [r7, #12]
 8007eea:	f000 f81e 	bl	8007f2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2220      	movs	r2, #32
 8007ef2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007efe:	2303      	movs	r3, #3
 8007f00:	e00f      	b.n	8007f22 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	69da      	ldr	r2, [r3, #28]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	68ba      	ldr	r2, [r7, #8]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	bf0c      	ite	eq
 8007f12:	2301      	moveq	r3, #1
 8007f14:	2300      	movne	r3, #0
 8007f16:	b2db      	uxtb	r3, r3
 8007f18:	461a      	mov	r2, r3
 8007f1a:	79fb      	ldrb	r3, [r7, #7]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d0a0      	beq.n	8007e62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f20:	2300      	movs	r3, #0
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3710      	adds	r7, #16
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}

08007f2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b095      	sub	sp, #84	@ 0x54
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f3a:	e853 3f00 	ldrex	r3, [r3]
 8007f3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	461a      	mov	r2, r3
 8007f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f50:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f52:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f58:	e841 2300 	strex	r3, r2, [r1]
 8007f5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d1e6      	bne.n	8007f32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	3308      	adds	r3, #8
 8007f6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6c:	6a3b      	ldr	r3, [r7, #32]
 8007f6e:	e853 3f00 	ldrex	r3, [r3]
 8007f72:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f7a:	f023 0301 	bic.w	r3, r3, #1
 8007f7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	3308      	adds	r3, #8
 8007f86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f90:	e841 2300 	strex	r3, r2, [r1]
 8007f94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d1e3      	bne.n	8007f64 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d118      	bne.n	8007fd6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	e853 3f00 	ldrex	r3, [r3]
 8007fb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	f023 0310 	bic.w	r3, r3, #16
 8007fb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007fc2:	61bb      	str	r3, [r7, #24]
 8007fc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc6:	6979      	ldr	r1, [r7, #20]
 8007fc8:	69ba      	ldr	r2, [r7, #24]
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	613b      	str	r3, [r7, #16]
   return(result);
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1e6      	bne.n	8007fa4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2220      	movs	r2, #32
 8007fda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007fea:	bf00      	nop
 8007fec:	3754      	adds	r7, #84	@ 0x54
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr

08007ff6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ff6:	b480      	push	{r7}
 8007ff8:	b085      	sub	sp, #20
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008004:	2b01      	cmp	r3, #1
 8008006:	d101      	bne.n	800800c <HAL_UARTEx_DisableFifoMode+0x16>
 8008008:	2302      	movs	r3, #2
 800800a:	e027      	b.n	800805c <HAL_UARTEx_DisableFifoMode+0x66>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2224      	movs	r2, #36	@ 0x24
 8008018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f022 0201 	bic.w	r2, r2, #1
 8008032:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800803a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68fa      	ldr	r2, [r7, #12]
 8008048:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2220      	movs	r2, #32
 800804e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3714      	adds	r7, #20
 8008060:	46bd      	mov	sp, r7
 8008062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008066:	4770      	bx	lr

08008068 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b084      	sub	sp, #16
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008078:	2b01      	cmp	r3, #1
 800807a:	d101      	bne.n	8008080 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800807c:	2302      	movs	r3, #2
 800807e:	e02d      	b.n	80080dc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2224      	movs	r2, #36	@ 0x24
 800808c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681a      	ldr	r2, [r3, #0]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f022 0201 	bic.w	r2, r2, #1
 80080a6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	683a      	ldr	r2, [r7, #0]
 80080b8:	430a      	orrs	r2, r1
 80080ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f000 f84f 	bl	8008160 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2220      	movs	r2, #32
 80080ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3710      	adds	r7, #16
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d101      	bne.n	80080fc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80080f8:	2302      	movs	r3, #2
 80080fa:	e02d      	b.n	8008158 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2224      	movs	r2, #36	@ 0x24
 8008108:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f022 0201 	bic.w	r2, r2, #1
 8008122:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	683a      	ldr	r2, [r7, #0]
 8008134:	430a      	orrs	r2, r1
 8008136:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f000 f811 	bl	8008160 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2220      	movs	r2, #32
 800814a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008156:	2300      	movs	r3, #0
}
 8008158:	4618      	mov	r0, r3
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008160:	b480      	push	{r7}
 8008162:	b085      	sub	sp, #20
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800816c:	2b00      	cmp	r3, #0
 800816e:	d108      	bne.n	8008182 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008180:	e031      	b.n	80081e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008182:	2308      	movs	r3, #8
 8008184:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008186:	2308      	movs	r3, #8
 8008188:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	0e5b      	lsrs	r3, r3, #25
 8008192:	b2db      	uxtb	r3, r3
 8008194:	f003 0307 	and.w	r3, r3, #7
 8008198:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	0f5b      	lsrs	r3, r3, #29
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	f003 0307 	and.w	r3, r3, #7
 80081a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80081aa:	7bbb      	ldrb	r3, [r7, #14]
 80081ac:	7b3a      	ldrb	r2, [r7, #12]
 80081ae:	4911      	ldr	r1, [pc, #68]	@ (80081f4 <UARTEx_SetNbDataToProcess+0x94>)
 80081b0:	5c8a      	ldrb	r2, [r1, r2]
 80081b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80081b6:	7b3a      	ldrb	r2, [r7, #12]
 80081b8:	490f      	ldr	r1, [pc, #60]	@ (80081f8 <UARTEx_SetNbDataToProcess+0x98>)
 80081ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80081bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80081c0:	b29a      	uxth	r2, r3
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80081c8:	7bfb      	ldrb	r3, [r7, #15]
 80081ca:	7b7a      	ldrb	r2, [r7, #13]
 80081cc:	4909      	ldr	r1, [pc, #36]	@ (80081f4 <UARTEx_SetNbDataToProcess+0x94>)
 80081ce:	5c8a      	ldrb	r2, [r1, r2]
 80081d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80081d4:	7b7a      	ldrb	r2, [r7, #13]
 80081d6:	4908      	ldr	r1, [pc, #32]	@ (80081f8 <UARTEx_SetNbDataToProcess+0x98>)
 80081d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80081da:	fb93 f3f2 	sdiv	r3, r3, r2
 80081de:	b29a      	uxth	r2, r3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80081e6:	bf00      	nop
 80081e8:	3714      	adds	r7, #20
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr
 80081f2:	bf00      	nop
 80081f4:	08008588 	.word	0x08008588
 80081f8:	08008590 	.word	0x08008590

080081fc <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b082      	sub	sp, #8
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	ed93 7a06 	vldr	s14, [r3, #24]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	edd3 7a07 	vldr	s15, [r3, #28]
 8008212:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	edd3 7a08 	vldr	s15, [r3, #32]
 800821c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	edd3 7a06 	vldr	s15, [r3, #24]
 800822c:	eeb1 7a67 	vneg.f32	s14, s15
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	edd3 7a08 	vldr	s15, [r3, #32]
 8008236:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800823a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a1a      	ldr	r2, [r3, #32]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d006      	beq.n	8008260 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	330c      	adds	r3, #12
 8008256:	220c      	movs	r2, #12
 8008258:	2100      	movs	r1, #0
 800825a:	4618      	mov	r0, r3
 800825c:	f000 f804 	bl	8008268 <memset>
  }

}
 8008260:	bf00      	nop
 8008262:	3708      	adds	r7, #8
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <memset>:
 8008268:	4402      	add	r2, r0
 800826a:	4603      	mov	r3, r0
 800826c:	4293      	cmp	r3, r2
 800826e:	d100      	bne.n	8008272 <memset+0xa>
 8008270:	4770      	bx	lr
 8008272:	f803 1b01 	strb.w	r1, [r3], #1
 8008276:	e7f9      	b.n	800826c <memset+0x4>

08008278 <__errno>:
 8008278:	4b01      	ldr	r3, [pc, #4]	@ (8008280 <__errno+0x8>)
 800827a:	6818      	ldr	r0, [r3, #0]
 800827c:	4770      	bx	lr
 800827e:	bf00      	nop
 8008280:	2000000c 	.word	0x2000000c

08008284 <__libc_init_array>:
 8008284:	b570      	push	{r4, r5, r6, lr}
 8008286:	4d0d      	ldr	r5, [pc, #52]	@ (80082bc <__libc_init_array+0x38>)
 8008288:	4c0d      	ldr	r4, [pc, #52]	@ (80082c0 <__libc_init_array+0x3c>)
 800828a:	1b64      	subs	r4, r4, r5
 800828c:	10a4      	asrs	r4, r4, #2
 800828e:	2600      	movs	r6, #0
 8008290:	42a6      	cmp	r6, r4
 8008292:	d109      	bne.n	80082a8 <__libc_init_array+0x24>
 8008294:	4d0b      	ldr	r5, [pc, #44]	@ (80082c4 <__libc_init_array+0x40>)
 8008296:	4c0c      	ldr	r4, [pc, #48]	@ (80082c8 <__libc_init_array+0x44>)
 8008298:	f000 f950 	bl	800853c <_init>
 800829c:	1b64      	subs	r4, r4, r5
 800829e:	10a4      	asrs	r4, r4, #2
 80082a0:	2600      	movs	r6, #0
 80082a2:	42a6      	cmp	r6, r4
 80082a4:	d105      	bne.n	80082b2 <__libc_init_array+0x2e>
 80082a6:	bd70      	pop	{r4, r5, r6, pc}
 80082a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80082ac:	4798      	blx	r3
 80082ae:	3601      	adds	r6, #1
 80082b0:	e7ee      	b.n	8008290 <__libc_init_array+0xc>
 80082b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80082b6:	4798      	blx	r3
 80082b8:	3601      	adds	r6, #1
 80082ba:	e7f2      	b.n	80082a2 <__libc_init_array+0x1e>
 80082bc:	080085b0 	.word	0x080085b0
 80082c0:	080085b0 	.word	0x080085b0
 80082c4:	080085b0 	.word	0x080085b0
 80082c8:	080085b4 	.word	0x080085b4

080082cc <fmod>:
 80082cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ce:	ed2d 8b02 	vpush	{d8}
 80082d2:	ec57 6b10 	vmov	r6, r7, d0
 80082d6:	ec55 4b11 	vmov	r4, r5, d1
 80082da:	f000 f825 	bl	8008328 <__ieee754_fmod>
 80082de:	4622      	mov	r2, r4
 80082e0:	462b      	mov	r3, r5
 80082e2:	4630      	mov	r0, r6
 80082e4:	4639      	mov	r1, r7
 80082e6:	eeb0 8a40 	vmov.f32	s16, s0
 80082ea:	eef0 8a60 	vmov.f32	s17, s1
 80082ee:	f7f8 fbe9 	bl	8000ac4 <__aeabi_dcmpun>
 80082f2:	b990      	cbnz	r0, 800831a <fmod+0x4e>
 80082f4:	2200      	movs	r2, #0
 80082f6:	2300      	movs	r3, #0
 80082f8:	4620      	mov	r0, r4
 80082fa:	4629      	mov	r1, r5
 80082fc:	f7f8 fbb0 	bl	8000a60 <__aeabi_dcmpeq>
 8008300:	b158      	cbz	r0, 800831a <fmod+0x4e>
 8008302:	f7ff ffb9 	bl	8008278 <__errno>
 8008306:	2321      	movs	r3, #33	@ 0x21
 8008308:	6003      	str	r3, [r0, #0]
 800830a:	2200      	movs	r2, #0
 800830c:	2300      	movs	r3, #0
 800830e:	4610      	mov	r0, r2
 8008310:	4619      	mov	r1, r3
 8008312:	f7f8 fa67 	bl	80007e4 <__aeabi_ddiv>
 8008316:	ec41 0b18 	vmov	d8, r0, r1
 800831a:	eeb0 0a48 	vmov.f32	s0, s16
 800831e:	eef0 0a68 	vmov.f32	s1, s17
 8008322:	ecbd 8b02 	vpop	{d8}
 8008326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008328 <__ieee754_fmod>:
 8008328:	ec53 2b11 	vmov	r2, r3, d1
 800832c:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 8008330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008334:	ea52 040c 	orrs.w	r4, r2, ip
 8008338:	ec51 0b10 	vmov	r0, r1, d0
 800833c:	461e      	mov	r6, r3
 800833e:	4617      	mov	r7, r2
 8008340:	4696      	mov	lr, r2
 8008342:	d00c      	beq.n	800835e <__ieee754_fmod+0x36>
 8008344:	4c77      	ldr	r4, [pc, #476]	@ (8008524 <__ieee754_fmod+0x1fc>)
 8008346:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 800834a:	45a0      	cmp	r8, r4
 800834c:	4689      	mov	r9, r1
 800834e:	d806      	bhi.n	800835e <__ieee754_fmod+0x36>
 8008350:	4254      	negs	r4, r2
 8008352:	4d75      	ldr	r5, [pc, #468]	@ (8008528 <__ieee754_fmod+0x200>)
 8008354:	4314      	orrs	r4, r2
 8008356:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800835a:	42ac      	cmp	r4, r5
 800835c:	d909      	bls.n	8008372 <__ieee754_fmod+0x4a>
 800835e:	f7f8 f917 	bl	8000590 <__aeabi_dmul>
 8008362:	4602      	mov	r2, r0
 8008364:	460b      	mov	r3, r1
 8008366:	f7f8 fa3d 	bl	80007e4 <__aeabi_ddiv>
 800836a:	ec41 0b10 	vmov	d0, r0, r1
 800836e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008372:	45e0      	cmp	r8, ip
 8008374:	4682      	mov	sl, r0
 8008376:	4604      	mov	r4, r0
 8008378:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800837c:	dc09      	bgt.n	8008392 <__ieee754_fmod+0x6a>
 800837e:	dbf4      	blt.n	800836a <__ieee754_fmod+0x42>
 8008380:	4282      	cmp	r2, r0
 8008382:	d8f2      	bhi.n	800836a <__ieee754_fmod+0x42>
 8008384:	d105      	bne.n	8008392 <__ieee754_fmod+0x6a>
 8008386:	4b69      	ldr	r3, [pc, #420]	@ (800852c <__ieee754_fmod+0x204>)
 8008388:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800838c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008390:	e7eb      	b.n	800836a <__ieee754_fmod+0x42>
 8008392:	4a65      	ldr	r2, [pc, #404]	@ (8008528 <__ieee754_fmod+0x200>)
 8008394:	ea19 0f02 	tst.w	r9, r2
 8008398:	d148      	bne.n	800842c <__ieee754_fmod+0x104>
 800839a:	f1b8 0f00 	cmp.w	r8, #0
 800839e:	d13d      	bne.n	800841c <__ieee754_fmod+0xf4>
 80083a0:	4963      	ldr	r1, [pc, #396]	@ (8008530 <__ieee754_fmod+0x208>)
 80083a2:	4653      	mov	r3, sl
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	dc36      	bgt.n	8008416 <__ieee754_fmod+0xee>
 80083a8:	4216      	tst	r6, r2
 80083aa:	d14f      	bne.n	800844c <__ieee754_fmod+0x124>
 80083ac:	f1bc 0f00 	cmp.w	ip, #0
 80083b0:	d144      	bne.n	800843c <__ieee754_fmod+0x114>
 80083b2:	4a5f      	ldr	r2, [pc, #380]	@ (8008530 <__ieee754_fmod+0x208>)
 80083b4:	463b      	mov	r3, r7
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	dc3d      	bgt.n	8008436 <__ieee754_fmod+0x10e>
 80083ba:	485e      	ldr	r0, [pc, #376]	@ (8008534 <__ieee754_fmod+0x20c>)
 80083bc:	4281      	cmp	r1, r0
 80083be:	db4a      	blt.n	8008456 <__ieee754_fmod+0x12e>
 80083c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80083c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083c8:	485a      	ldr	r0, [pc, #360]	@ (8008534 <__ieee754_fmod+0x20c>)
 80083ca:	4282      	cmp	r2, r0
 80083cc:	db57      	blt.n	800847e <__ieee754_fmod+0x156>
 80083ce:	f3c6 0613 	ubfx	r6, r6, #0, #20
 80083d2:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 80083d6:	1a89      	subs	r1, r1, r2
 80083d8:	1b98      	subs	r0, r3, r6
 80083da:	eba4 070e 	sub.w	r7, r4, lr
 80083de:	2900      	cmp	r1, #0
 80083e0:	d162      	bne.n	80084a8 <__ieee754_fmod+0x180>
 80083e2:	4574      	cmp	r4, lr
 80083e4:	bf38      	it	cc
 80083e6:	f100 30ff 	addcc.w	r0, r0, #4294967295
 80083ea:	2800      	cmp	r0, #0
 80083ec:	bfa4      	itt	ge
 80083ee:	463c      	movge	r4, r7
 80083f0:	4603      	movge	r3, r0
 80083f2:	ea53 0104 	orrs.w	r1, r3, r4
 80083f6:	d0c6      	beq.n	8008386 <__ieee754_fmod+0x5e>
 80083f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80083fc:	db69      	blt.n	80084d2 <__ieee754_fmod+0x1aa>
 80083fe:	494d      	ldr	r1, [pc, #308]	@ (8008534 <__ieee754_fmod+0x20c>)
 8008400:	428a      	cmp	r2, r1
 8008402:	db6c      	blt.n	80084de <__ieee754_fmod+0x1b6>
 8008404:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008408:	432b      	orrs	r3, r5
 800840a:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 800840e:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008412:	4620      	mov	r0, r4
 8008414:	e7a9      	b.n	800836a <__ieee754_fmod+0x42>
 8008416:	3901      	subs	r1, #1
 8008418:	005b      	lsls	r3, r3, #1
 800841a:	e7c3      	b.n	80083a4 <__ieee754_fmod+0x7c>
 800841c:	4945      	ldr	r1, [pc, #276]	@ (8008534 <__ieee754_fmod+0x20c>)
 800841e:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8008422:	2b00      	cmp	r3, #0
 8008424:	ddc0      	ble.n	80083a8 <__ieee754_fmod+0x80>
 8008426:	3901      	subs	r1, #1
 8008428:	005b      	lsls	r3, r3, #1
 800842a:	e7fa      	b.n	8008422 <__ieee754_fmod+0xfa>
 800842c:	ea4f 5128 	mov.w	r1, r8, asr #20
 8008430:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8008434:	e7b8      	b.n	80083a8 <__ieee754_fmod+0x80>
 8008436:	3a01      	subs	r2, #1
 8008438:	005b      	lsls	r3, r3, #1
 800843a:	e7bc      	b.n	80083b6 <__ieee754_fmod+0x8e>
 800843c:	4a3d      	ldr	r2, [pc, #244]	@ (8008534 <__ieee754_fmod+0x20c>)
 800843e:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 8008442:	2b00      	cmp	r3, #0
 8008444:	ddb9      	ble.n	80083ba <__ieee754_fmod+0x92>
 8008446:	3a01      	subs	r2, #1
 8008448:	005b      	lsls	r3, r3, #1
 800844a:	e7fa      	b.n	8008442 <__ieee754_fmod+0x11a>
 800844c:	ea4f 522c 	mov.w	r2, ip, asr #20
 8008450:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8008454:	e7b1      	b.n	80083ba <__ieee754_fmod+0x92>
 8008456:	1a40      	subs	r0, r0, r1
 8008458:	281f      	cmp	r0, #31
 800845a:	dc0a      	bgt.n	8008472 <__ieee754_fmod+0x14a>
 800845c:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 8008460:	fa08 f800 	lsl.w	r8, r8, r0
 8008464:	fa2a f303 	lsr.w	r3, sl, r3
 8008468:	ea43 0308 	orr.w	r3, r3, r8
 800846c:	fa0a f400 	lsl.w	r4, sl, r0
 8008470:	e7aa      	b.n	80083c8 <__ieee754_fmod+0xa0>
 8008472:	4b31      	ldr	r3, [pc, #196]	@ (8008538 <__ieee754_fmod+0x210>)
 8008474:	1a5b      	subs	r3, r3, r1
 8008476:	fa0a f303 	lsl.w	r3, sl, r3
 800847a:	2400      	movs	r4, #0
 800847c:	e7a4      	b.n	80083c8 <__ieee754_fmod+0xa0>
 800847e:	1a80      	subs	r0, r0, r2
 8008480:	281f      	cmp	r0, #31
 8008482:	dc0a      	bgt.n	800849a <__ieee754_fmod+0x172>
 8008484:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 8008488:	fa0c fc00 	lsl.w	ip, ip, r0
 800848c:	fa27 f606 	lsr.w	r6, r7, r6
 8008490:	ea46 060c 	orr.w	r6, r6, ip
 8008494:	fa07 fe00 	lsl.w	lr, r7, r0
 8008498:	e79d      	b.n	80083d6 <__ieee754_fmod+0xae>
 800849a:	4e27      	ldr	r6, [pc, #156]	@ (8008538 <__ieee754_fmod+0x210>)
 800849c:	1ab6      	subs	r6, r6, r2
 800849e:	fa07 f606 	lsl.w	r6, r7, r6
 80084a2:	f04f 0e00 	mov.w	lr, #0
 80084a6:	e796      	b.n	80083d6 <__ieee754_fmod+0xae>
 80084a8:	4574      	cmp	r4, lr
 80084aa:	bf38      	it	cc
 80084ac:	f100 30ff 	addcc.w	r0, r0, #4294967295
 80084b0:	2800      	cmp	r0, #0
 80084b2:	da05      	bge.n	80084c0 <__ieee754_fmod+0x198>
 80084b4:	0fe0      	lsrs	r0, r4, #31
 80084b6:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80084ba:	0064      	lsls	r4, r4, #1
 80084bc:	3901      	subs	r1, #1
 80084be:	e78b      	b.n	80083d8 <__ieee754_fmod+0xb0>
 80084c0:	ea50 0307 	orrs.w	r3, r0, r7
 80084c4:	f43f af5f 	beq.w	8008386 <__ieee754_fmod+0x5e>
 80084c8:	0ffb      	lsrs	r3, r7, #31
 80084ca:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80084ce:	007c      	lsls	r4, r7, #1
 80084d0:	e7f4      	b.n	80084bc <__ieee754_fmod+0x194>
 80084d2:	0fe1      	lsrs	r1, r4, #31
 80084d4:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80084d8:	0064      	lsls	r4, r4, #1
 80084da:	3a01      	subs	r2, #1
 80084dc:	e78c      	b.n	80083f8 <__ieee754_fmod+0xd0>
 80084de:	1a89      	subs	r1, r1, r2
 80084e0:	2914      	cmp	r1, #20
 80084e2:	dc0a      	bgt.n	80084fa <__ieee754_fmod+0x1d2>
 80084e4:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 80084e8:	fa03 f202 	lsl.w	r2, r3, r2
 80084ec:	40cc      	lsrs	r4, r1
 80084ee:	4322      	orrs	r2, r4
 80084f0:	410b      	asrs	r3, r1
 80084f2:	ea43 0105 	orr.w	r1, r3, r5
 80084f6:	4610      	mov	r0, r2
 80084f8:	e737      	b.n	800836a <__ieee754_fmod+0x42>
 80084fa:	291f      	cmp	r1, #31
 80084fc:	dc07      	bgt.n	800850e <__ieee754_fmod+0x1e6>
 80084fe:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 8008502:	40cc      	lsrs	r4, r1
 8008504:	fa03 f202 	lsl.w	r2, r3, r2
 8008508:	4322      	orrs	r2, r4
 800850a:	462b      	mov	r3, r5
 800850c:	e7f1      	b.n	80084f2 <__ieee754_fmod+0x1ca>
 800850e:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 8008512:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8008516:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 800851a:	32e2      	adds	r2, #226	@ 0xe2
 800851c:	fa43 f202 	asr.w	r2, r3, r2
 8008520:	e7f3      	b.n	800850a <__ieee754_fmod+0x1e2>
 8008522:	bf00      	nop
 8008524:	7fefffff 	.word	0x7fefffff
 8008528:	7ff00000 	.word	0x7ff00000
 800852c:	08008598 	.word	0x08008598
 8008530:	fffffbed 	.word	0xfffffbed
 8008534:	fffffc02 	.word	0xfffffc02
 8008538:	fffffbe2 	.word	0xfffffbe2

0800853c <_init>:
 800853c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800853e:	bf00      	nop
 8008540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008542:	bc08      	pop	{r3}
 8008544:	469e      	mov	lr, r3
 8008546:	4770      	bx	lr

08008548 <_fini>:
 8008548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800854a:	bf00      	nop
 800854c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800854e:	bc08      	pop	{r3}
 8008550:	469e      	mov	lr, r3
 8008552:	4770      	bx	lr
