/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2021 - 2023, Shanghai Yunsilicon Technology Co., Ltd.
 * All rights reserved.
 */

#ifndef _HIF_CPM_CSR_DEFINES_H_
#define _HIF_CPM_CSR_DEFINES_H_

#define HIF_CPM_SOFT_RESET_REG_ADDR   0xa0000000
#define HIF_CPM_SOFT_RESET_REG_WIDTH  32
#define HIF_CPM_SOFT_RESET_REG_LENGTH 32
#define HIF_CPM_SOFT_RESET_REG_SOFT_RESET_MASK  0x1
#define HIF_CPM_SOFT_RESET_REG_SOFT_RESET_SHIFT 0
#define HIF_CPM_SOFT_RESET_REG_SOFT_RESET_WIDTH 1
#define HIF_CPM_SOFT_RESET_REG_SOFT_RESET_MAX_VAL 0x1
#define HIF_CPM_SOFT_RESET_REG_SOFT_RESET_MIN_VAL 0x0

#define HIF_CPM_CHIP_VERSION_H_REG_ADDR   0xa0000010
#define HIF_CPM_CHIP_VERSION_H_REG_WIDTH  32
#define HIF_CPM_CHIP_VERSION_H_REG_LENGTH 32
#define HIF_CPM_CHIP_VERSION_H_REG_CHIP_VERSION_H_MASK  0xffffffff
#define HIF_CPM_CHIP_VERSION_H_REG_CHIP_VERSION_H_SHIFT 0
#define HIF_CPM_CHIP_VERSION_H_REG_CHIP_VERSION_H_WIDTH 32

#define HIF_CPM_CHIP_VERSION_M_REG_ADDR   0xa0000014
#define HIF_CPM_CHIP_VERSION_M_REG_WIDTH  32
#define HIF_CPM_CHIP_VERSION_M_REG_LENGTH 32
#define HIF_CPM_CHIP_VERSION_M_REG_CHIP_VERSION_M_MASK  0xffffffff
#define HIF_CPM_CHIP_VERSION_M_REG_CHIP_VERSION_M_SHIFT 0
#define HIF_CPM_CHIP_VERSION_M_REG_CHIP_VERSION_M_WIDTH 32

#define HIF_CPM_CHIP_VERSION_L_REG_ADDR   0xa0000018
#define HIF_CPM_CHIP_VERSION_L_REG_WIDTH  32
#define HIF_CPM_CHIP_VERSION_L_REG_LENGTH 32
#define HIF_CPM_CHIP_VERSION_L_REG_CHIP_VERSION_L_MASK  0xffffffff
#define HIF_CPM_CHIP_VERSION_L_REG_CHIP_VERSION_L_SHIFT 0
#define HIF_CPM_CHIP_VERSION_L_REG_CHIP_VERSION_L_WIDTH 32

#define HIF_CPM_SIMULATION_MODE_REG_ADDR   0xa000001c
#define HIF_CPM_SIMULATION_MODE_REG_WIDTH  32
#define HIF_CPM_SIMULATION_MODE_REG_LENGTH 32
#define HIF_CPM_SIMULATION_MODE_REG_SIMULATION_MODE_MASK  0x1
#define HIF_CPM_SIMULATION_MODE_REG_SIMULATION_MODE_SHIFT 0
#define HIF_CPM_SIMULATION_MODE_REG_SIMULATION_MODE_WIDTH 1

#define HIF_CPM_IDA_CMD_REG_ADDR   0xa0000020
#define HIF_CPM_IDA_CMD_REG_WIDTH  32
#define HIF_CPM_IDA_CMD_REG_LENGTH 32
#define HIF_CPM_IDA_CMD_REG_IDA_IDX_MASK  0x1f
#define HIF_CPM_IDA_CMD_REG_IDA_IDX_SHIFT 0
#define HIF_CPM_IDA_CMD_REG_IDA_IDX_WIDTH 5
#define HIF_CPM_IDA_CMD_REG_IDA_IDX_MAX_VAL 0x1f
#define HIF_CPM_IDA_CMD_REG_IDA_IDX_MIN_VAL 0x0
#define HIF_CPM_IDA_CMD_REG_IDA_LEN_MASK  0x1e0
#define HIF_CPM_IDA_CMD_REG_IDA_LEN_SHIFT 5
#define HIF_CPM_IDA_CMD_REG_IDA_LEN_WIDTH 4
#define HIF_CPM_IDA_CMD_REG_IDA_LEN_MAX_VAL 0xf
#define HIF_CPM_IDA_CMD_REG_IDA_LEN_MIN_VAL 0x0
#define HIF_CPM_IDA_CMD_REG_IDA_R0W1_MASK  0x200
#define HIF_CPM_IDA_CMD_REG_IDA_R0W1_SHIFT 9
#define HIF_CPM_IDA_CMD_REG_IDA_R0W1_WIDTH 1
#define HIF_CPM_IDA_CMD_REG_IDA_R0W1_MAX_VAL 0x1
#define HIF_CPM_IDA_CMD_REG_IDA_R0W1_MIN_VAL 0x0

#define HIF_CPM_IDA_ADDR_REG_ADDR   0xa0000080
#define HIF_CPM_IDA_ADDR_REG_WIDTH  32
#define HIF_CPM_IDA_ADDR_REG_LENGTH 32
#define HIF_CPM_IDA_ADDR_REG_SIZE   32
#define HIF_CPM_IDA_ADDR_REG_STRIDE 0x4
#define HIF_CPM_IDA_ADDR_REG_IDA_ADDR_MASK  0xffffffff
#define HIF_CPM_IDA_ADDR_REG_IDA_ADDR_SHIFT 0
#define HIF_CPM_IDA_ADDR_REG_IDA_ADDR_WIDTH 32
#define HIF_CPM_IDA_ADDR_REG_IDA_ADDR_MAX_VAL 0xffffffff
#define HIF_CPM_IDA_ADDR_REG_IDA_ADDR_MIN_VAL 0x0

#define HIF_CPM_IDA_BUSY_REG_ADDR   0xa0000100
#define HIF_CPM_IDA_BUSY_REG_WIDTH  32
#define HIF_CPM_IDA_BUSY_REG_LENGTH 32
#define HIF_CPM_IDA_BUSY_REG_IDA_BUSY_MASK  0xffffffff
#define HIF_CPM_IDA_BUSY_REG_IDA_BUSY_SHIFT 0
#define HIF_CPM_IDA_BUSY_REG_IDA_BUSY_WIDTH 32

#define HIF_CPM_LOCK_GET_REG_ADDR   0xa0000104
#define HIF_CPM_LOCK_GET_REG_WIDTH  32
#define HIF_CPM_LOCK_GET_REG_LENGTH 32
#define HIF_CPM_LOCK_GET_REG_LOCK_IDX_MASK  0x1f
#define HIF_CPM_LOCK_GET_REG_LOCK_IDX_SHIFT 0
#define HIF_CPM_LOCK_GET_REG_LOCK_IDX_WIDTH 5
#define HIF_CPM_LOCK_GET_REG_LOCK_VLD_MASK  0x20
#define HIF_CPM_LOCK_GET_REG_LOCK_VLD_SHIFT 5
#define HIF_CPM_LOCK_GET_REG_LOCK_VLD_WIDTH 1

#define HIF_CPM_LOCK_PUT_REG_ADDR   0xa0000108
#define HIF_CPM_LOCK_PUT_REG_WIDTH  32
#define HIF_CPM_LOCK_PUT_REG_LENGTH 32
#define HIF_CPM_LOCK_PUT_REG_LOCK_IDX_MASK  0x1f
#define HIF_CPM_LOCK_PUT_REG_LOCK_IDX_SHIFT 0
#define HIF_CPM_LOCK_PUT_REG_LOCK_IDX_WIDTH 5
#define HIF_CPM_LOCK_PUT_REG_LOCK_IDX_MAX_VAL 0x1f
#define HIF_CPM_LOCK_PUT_REG_LOCK_IDX_MIN_VAL 0x0

#define HIF_CPM_LOCK_AVAIL_REG_ADDR   0xa000010c
#define HIF_CPM_LOCK_AVAIL_REG_WIDTH  32
#define HIF_CPM_LOCK_AVAIL_REG_LENGTH 32
#define HIF_CPM_LOCK_AVAIL_REG_LOCK_AVAIL_MASK  0xffffffff
#define HIF_CPM_LOCK_AVAIL_REG_LOCK_AVAIL_SHIFT 0
#define HIF_CPM_LOCK_AVAIL_REG_LOCK_AVAIL_WIDTH 32

#define HIF_CPM_BUSY_SWITCH_REG_ADDR   0xa0000110
#define HIF_CPM_BUSY_SWITCH_REG_WIDTH  32
#define HIF_CPM_BUSY_SWITCH_REG_LENGTH 32
#define HIF_CPM_BUSY_SWITCH_REG_BUSY_SWITCH_MASK  0x1
#define HIF_CPM_BUSY_SWITCH_REG_BUSY_SWITCH_SHIFT 0
#define HIF_CPM_BUSY_SWITCH_REG_BUSY_SWITCH_WIDTH 1
#define HIF_CPM_BUSY_SWITCH_REG_BUSY_SWITCH_MAX_VAL 0x1
#define HIF_CPM_BUSY_SWITCH_REG_BUSY_SWITCH_MIN_VAL 0x0

#define HIF_CPM_AXIS_IDA_WR_REQ_CNT_REG_ADDR   0xa0000114
#define HIF_CPM_AXIS_IDA_WR_REQ_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_WR_REQ_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_WR_REQ_CNT_REG_AXIS_IDA_WR_REQ_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_IDA_WR_REQ_CNT_REG_AXIS_IDA_WR_REQ_CNT_SHIFT 0
#define HIF_CPM_AXIS_IDA_WR_REQ_CNT_REG_AXIS_IDA_WR_REQ_CNT_WIDTH 32

#define HIF_CPM_AXIS_DA_WR_REQ_CNT_REG_ADDR   0xa0000118
#define HIF_CPM_AXIS_DA_WR_REQ_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_WR_REQ_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_WR_REQ_CNT_REG_AXIS_DA_WR_REQ_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_DA_WR_REQ_CNT_REG_AXIS_DA_WR_REQ_CNT_SHIFT 0
#define HIF_CPM_AXIS_DA_WR_REQ_CNT_REG_AXIS_DA_WR_REQ_CNT_WIDTH 32

#define HIF_CPM_AXIS_IDA_WR_RSP_CNT_REG_ADDR   0xa000011c
#define HIF_CPM_AXIS_IDA_WR_RSP_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_WR_RSP_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_WR_RSP_CNT_REG_AXIS_IDA_WR_RSP_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_IDA_WR_RSP_CNT_REG_AXIS_IDA_WR_RSP_CNT_SHIFT 0
#define HIF_CPM_AXIS_IDA_WR_RSP_CNT_REG_AXIS_IDA_WR_RSP_CNT_WIDTH 32

#define HIF_CPM_AXIS_DA_WR_RSP_CNT_REG_ADDR   0xa0000120
#define HIF_CPM_AXIS_DA_WR_RSP_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_WR_RSP_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_WR_RSP_CNT_REG_AXIS_DA_WR_RSP_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_DA_WR_RSP_CNT_REG_AXIS_DA_WR_RSP_CNT_SHIFT 0
#define HIF_CPM_AXIS_DA_WR_RSP_CNT_REG_AXIS_DA_WR_RSP_CNT_WIDTH 32

#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_CNT_REG_ADDR   0xa0000124
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_CNT_REG_AXIS_IDA_WR_RSP_ERR_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_CNT_REG_AXIS_IDA_WR_RSP_ERR_CNT_SHIFT 0
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_CNT_REG_AXIS_IDA_WR_RSP_ERR_CNT_WIDTH 32

#define HIF_CPM_AXIS_DA_WR_RSP_ERR_CNT_REG_ADDR   0xa0000128
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_CNT_REG_AXIS_DA_WR_RSP_ERR_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_CNT_REG_AXIS_DA_WR_RSP_ERR_CNT_SHIFT 0
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_CNT_REG_AXIS_DA_WR_RSP_ERR_CNT_WIDTH 32

#define HIF_CPM_AXIS_IDA_WR_ERROR_ADDR_REG_ADDR   0xa000012c
#define HIF_CPM_AXIS_IDA_WR_ERROR_ADDR_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_WR_ERROR_ADDR_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_WR_ERROR_ADDR_REG_AXIS_IDA_WR_ERROR_ADDR_MASK  0xffffffff
#define HIF_CPM_AXIS_IDA_WR_ERROR_ADDR_REG_AXIS_IDA_WR_ERROR_ADDR_SHIFT 0
#define HIF_CPM_AXIS_IDA_WR_ERROR_ADDR_REG_AXIS_IDA_WR_ERROR_ADDR_WIDTH 32

#define HIF_CPM_AXIS_DA_WR_ERROR_ADDR_REG_ADDR   0xa0000130
#define HIF_CPM_AXIS_DA_WR_ERROR_ADDR_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_WR_ERROR_ADDR_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_WR_ERROR_ADDR_REG_AXIS_DA_WR_ERROR_ADDR_MASK  0xffffffff
#define HIF_CPM_AXIS_DA_WR_ERROR_ADDR_REG_AXIS_DA_WR_ERROR_ADDR_SHIFT 0
#define HIF_CPM_AXIS_DA_WR_ERROR_ADDR_REG_AXIS_DA_WR_ERROR_ADDR_WIDTH 32

#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_REG_ADDR   0xa0000134
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_REG_AXIS_IDA_WR_RSP_ERR_MASK  0x1
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_REG_AXIS_IDA_WR_RSP_ERR_SHIFT 0
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_REG_AXIS_IDA_WR_RSP_ERR_WIDTH 1

#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_INT_MASK_REG_ADDR   0xa0000138
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_INT_MASK_REG_AXIS_IDA_WR_RSP_ERR_INT_MASK_MASK  0x1
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_INT_MASK_REG_AXIS_IDA_WR_RSP_ERR_INT_MASK_SHIFT 0
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_INT_MASK_REG_AXIS_IDA_WR_RSP_ERR_INT_MASK_WIDTH 1
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_INT_MASK_REG_AXIS_IDA_WR_RSP_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_AXIS_IDA_WR_RSP_ERR_INT_MASK_REG_AXIS_IDA_WR_RSP_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_AXIS_DA_WR_RSP_ERR_REG_ADDR   0xa000013c
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_REG_AXIS_DA_WR_RSP_ERR_MASK  0x1
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_REG_AXIS_DA_WR_RSP_ERR_SHIFT 0
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_REG_AXIS_DA_WR_RSP_ERR_WIDTH 1

#define HIF_CPM_AXIS_DA_WR_RSP_ERR_INT_MASK_REG_ADDR   0xa0000140
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_INT_MASK_REG_AXIS_DA_WR_RSP_ERR_INT_MASK_MASK  0x1
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_INT_MASK_REG_AXIS_DA_WR_RSP_ERR_INT_MASK_SHIFT 0
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_INT_MASK_REG_AXIS_DA_WR_RSP_ERR_INT_MASK_WIDTH 1
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_INT_MASK_REG_AXIS_DA_WR_RSP_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_AXIS_DA_WR_RSP_ERR_INT_MASK_REG_AXIS_DA_WR_RSP_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_AXIS_IDA_RD_REQ_CNT_REG_ADDR   0xa0000144
#define HIF_CPM_AXIS_IDA_RD_REQ_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_RD_REQ_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_RD_REQ_CNT_REG_AXIS_IDA_RD_REQ_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_IDA_RD_REQ_CNT_REG_AXIS_IDA_RD_REQ_CNT_SHIFT 0
#define HIF_CPM_AXIS_IDA_RD_REQ_CNT_REG_AXIS_IDA_RD_REQ_CNT_WIDTH 32

#define HIF_CPM_AXIS_DA_RD_REQ_CNT_REG_ADDR   0xa0000148
#define HIF_CPM_AXIS_DA_RD_REQ_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_RD_REQ_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_RD_REQ_CNT_REG_AXIS_DA_RD_REQ_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_DA_RD_REQ_CNT_REG_AXIS_DA_RD_REQ_CNT_SHIFT 0
#define HIF_CPM_AXIS_DA_RD_REQ_CNT_REG_AXIS_DA_RD_REQ_CNT_WIDTH 32

#define HIF_CPM_AXIS_IDA_RD_RSP_CNT_REG_ADDR   0xa000014c
#define HIF_CPM_AXIS_IDA_RD_RSP_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_RD_RSP_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_RD_RSP_CNT_REG_AXIS_IDA_RD_RSP_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_IDA_RD_RSP_CNT_REG_AXIS_IDA_RD_RSP_CNT_SHIFT 0
#define HIF_CPM_AXIS_IDA_RD_RSP_CNT_REG_AXIS_IDA_RD_RSP_CNT_WIDTH 32

#define HIF_CPM_AXIS_DA_RD_RSP_CNT_REG_ADDR   0xa0000150
#define HIF_CPM_AXIS_DA_RD_RSP_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_RD_RSP_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_RD_RSP_CNT_REG_AXIS_DA_RD_RSP_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_DA_RD_RSP_CNT_REG_AXIS_DA_RD_RSP_CNT_SHIFT 0
#define HIF_CPM_AXIS_DA_RD_RSP_CNT_REG_AXIS_DA_RD_RSP_CNT_WIDTH 32

#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_CNT_REG_ADDR   0xa0000154
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_CNT_REG_AXIS_IDA_RD_RSP_ERR_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_CNT_REG_AXIS_IDA_RD_RSP_ERR_CNT_SHIFT 0
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_CNT_REG_AXIS_IDA_RD_RSP_ERR_CNT_WIDTH 32

#define HIF_CPM_AXIS_DA_RD_RSP_ERR_CNT_REG_ADDR   0xa0000158
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_CNT_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_CNT_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_CNT_REG_AXIS_DA_RD_RSP_ERR_CNT_MASK  0xffffffff
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_CNT_REG_AXIS_DA_RD_RSP_ERR_CNT_SHIFT 0
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_CNT_REG_AXIS_DA_RD_RSP_ERR_CNT_WIDTH 32

#define HIF_CPM_AXIS_IDA_RD_ERROR_ADDR_REG_ADDR   0xa000015c
#define HIF_CPM_AXIS_IDA_RD_ERROR_ADDR_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_RD_ERROR_ADDR_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_RD_ERROR_ADDR_REG_AXIS_IDA_RD_ERROR_ADDR_MASK  0xffffffff
#define HIF_CPM_AXIS_IDA_RD_ERROR_ADDR_REG_AXIS_IDA_RD_ERROR_ADDR_SHIFT 0
#define HIF_CPM_AXIS_IDA_RD_ERROR_ADDR_REG_AXIS_IDA_RD_ERROR_ADDR_WIDTH 32

#define HIF_CPM_AXIS_DA_RD_ERROR_ADDR_REG_ADDR   0xa0000160
#define HIF_CPM_AXIS_DA_RD_ERROR_ADDR_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_RD_ERROR_ADDR_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_RD_ERROR_ADDR_REG_AXIS_DA_RD_ERROR_ADDR_MASK  0xffffffff
#define HIF_CPM_AXIS_DA_RD_ERROR_ADDR_REG_AXIS_DA_RD_ERROR_ADDR_SHIFT 0
#define HIF_CPM_AXIS_DA_RD_ERROR_ADDR_REG_AXIS_DA_RD_ERROR_ADDR_WIDTH 32

#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_REG_ADDR   0xa0000164
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_REG_AXIS_IDA_RD_RSP_ERR_MASK  0x1
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_REG_AXIS_IDA_RD_RSP_ERR_SHIFT 0
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_REG_AXIS_IDA_RD_RSP_ERR_WIDTH 1

#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_INT_MASK_REG_ADDR   0xa0000168
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_INT_MASK_REG_AXIS_IDA_RD_RSP_ERR_INT_MASK_MASK  0x1
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_INT_MASK_REG_AXIS_IDA_RD_RSP_ERR_INT_MASK_SHIFT 0
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_INT_MASK_REG_AXIS_IDA_RD_RSP_ERR_INT_MASK_WIDTH 1
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_INT_MASK_REG_AXIS_IDA_RD_RSP_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_AXIS_IDA_RD_RSP_ERR_INT_MASK_REG_AXIS_IDA_RD_RSP_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_AXIS_DA_RD_RSP_ERR_REG_ADDR   0xa000016c
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_REG_AXIS_DA_RD_RSP_ERR_MASK  0x1
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_REG_AXIS_DA_RD_RSP_ERR_SHIFT 0
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_REG_AXIS_DA_RD_RSP_ERR_WIDTH 1

#define HIF_CPM_AXIS_DA_RD_RSP_ERR_INT_MASK_REG_ADDR   0xa0000170
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_INT_MASK_REG_AXIS_DA_RD_RSP_ERR_INT_MASK_MASK  0x1
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_INT_MASK_REG_AXIS_DA_RD_RSP_ERR_INT_MASK_SHIFT 0
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_INT_MASK_REG_AXIS_DA_RD_RSP_ERR_INT_MASK_WIDTH 1
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_INT_MASK_REG_AXIS_DA_RD_RSP_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_AXIS_DA_RD_RSP_ERR_INT_MASK_REG_AXIS_DA_RD_RSP_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_AXIM_IDA_WR_REQ_CNT_REG_ADDR   0xa0000174
#define HIF_CPM_AXIM_IDA_WR_REQ_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_WR_REQ_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_WR_REQ_CNT_REG_AXIM_IDA_WR_REQ_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_IDA_WR_REQ_CNT_REG_AXIM_IDA_WR_REQ_CNT_SHIFT 0
#define HIF_CPM_AXIM_IDA_WR_REQ_CNT_REG_AXIM_IDA_WR_REQ_CNT_WIDTH 32

#define HIF_CPM_AXIM_DA_WR_REQ_CNT_REG_ADDR   0xa0000178
#define HIF_CPM_AXIM_DA_WR_REQ_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_WR_REQ_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_WR_REQ_CNT_REG_AXIM_DA_WR_REQ_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_DA_WR_REQ_CNT_REG_AXIM_DA_WR_REQ_CNT_SHIFT 0
#define HIF_CPM_AXIM_DA_WR_REQ_CNT_REG_AXIM_DA_WR_REQ_CNT_WIDTH 32

#define HIF_CPM_AXIM_IDA_WR_RSP_CNT_REG_ADDR   0xa000017c
#define HIF_CPM_AXIM_IDA_WR_RSP_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_WR_RSP_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_WR_RSP_CNT_REG_AXIM_IDA_WR_RSP_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_IDA_WR_RSP_CNT_REG_AXIM_IDA_WR_RSP_CNT_SHIFT 0
#define HIF_CPM_AXIM_IDA_WR_RSP_CNT_REG_AXIM_IDA_WR_RSP_CNT_WIDTH 32

#define HIF_CPM_AXIM_DA_WR_RSP_CNT_REG_ADDR   0xa0000180
#define HIF_CPM_AXIM_DA_WR_RSP_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_WR_RSP_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_WR_RSP_CNT_REG_AXIM_DA_WR_RSP_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_DA_WR_RSP_CNT_REG_AXIM_DA_WR_RSP_CNT_SHIFT 0
#define HIF_CPM_AXIM_DA_WR_RSP_CNT_REG_AXIM_DA_WR_RSP_CNT_WIDTH 32

#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_CNT_REG_ADDR   0xa0000184
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_CNT_REG_AXIM_IDA_WR_RSP_ERR_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_CNT_REG_AXIM_IDA_WR_RSP_ERR_CNT_SHIFT 0
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_CNT_REG_AXIM_IDA_WR_RSP_ERR_CNT_WIDTH 32

#define HIF_CPM_AXIM_DA_WR_RSP_ERR_CNT_REG_ADDR   0xa0000188
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_CNT_REG_AXIM_DA_WR_RSP_ERR_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_CNT_REG_AXIM_DA_WR_RSP_ERR_CNT_SHIFT 0
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_CNT_REG_AXIM_DA_WR_RSP_ERR_CNT_WIDTH 32

#define HIF_CPM_AXIM_IDA_WR_ERROR_ADDR_REG_ADDR   0xa000018c
#define HIF_CPM_AXIM_IDA_WR_ERROR_ADDR_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_WR_ERROR_ADDR_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_WR_ERROR_ADDR_REG_AXIM_IDA_WR_ERROR_ADDR_MASK  0xffffffff
#define HIF_CPM_AXIM_IDA_WR_ERROR_ADDR_REG_AXIM_IDA_WR_ERROR_ADDR_SHIFT 0
#define HIF_CPM_AXIM_IDA_WR_ERROR_ADDR_REG_AXIM_IDA_WR_ERROR_ADDR_WIDTH 32

#define HIF_CPM_AXIM_DA_WR_ERROR_ADDR_REG_ADDR   0xa0000190
#define HIF_CPM_AXIM_DA_WR_ERROR_ADDR_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_WR_ERROR_ADDR_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_WR_ERROR_ADDR_REG_AXIM_DA_WR_ERROR_ADDR_MASK  0xffffffff
#define HIF_CPM_AXIM_DA_WR_ERROR_ADDR_REG_AXIM_DA_WR_ERROR_ADDR_SHIFT 0
#define HIF_CPM_AXIM_DA_WR_ERROR_ADDR_REG_AXIM_DA_WR_ERROR_ADDR_WIDTH 32

#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_REG_ADDR   0xa0000194
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_REG_AXIM_IDA_WR_RSP_ERR_MASK  0x1
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_REG_AXIM_IDA_WR_RSP_ERR_SHIFT 0
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_REG_AXIM_IDA_WR_RSP_ERR_WIDTH 1

#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_INT_MASK_REG_ADDR   0xa0000198
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_INT_MASK_REG_AXIM_IDA_WR_RSP_ERR_INT_MASK_MASK  0x1
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_INT_MASK_REG_AXIM_IDA_WR_RSP_ERR_INT_MASK_SHIFT 0
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_INT_MASK_REG_AXIM_IDA_WR_RSP_ERR_INT_MASK_WIDTH 1
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_INT_MASK_REG_AXIM_IDA_WR_RSP_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_AXIM_IDA_WR_RSP_ERR_INT_MASK_REG_AXIM_IDA_WR_RSP_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_AXIM_DA_WR_RSP_ERR_REG_ADDR   0xa000019c
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_REG_AXIM_DA_WR_RSP_ERR_MASK  0x1
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_REG_AXIM_DA_WR_RSP_ERR_SHIFT 0
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_REG_AXIM_DA_WR_RSP_ERR_WIDTH 1

#define HIF_CPM_AXIM_DA_WR_RSP_ERR_INT_MASK_REG_ADDR   0xa00001a0
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_INT_MASK_REG_AXIM_DA_WR_RSP_ERR_INT_MASK_MASK  0x1
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_INT_MASK_REG_AXIM_DA_WR_RSP_ERR_INT_MASK_SHIFT 0
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_INT_MASK_REG_AXIM_DA_WR_RSP_ERR_INT_MASK_WIDTH 1
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_INT_MASK_REG_AXIM_DA_WR_RSP_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_AXIM_DA_WR_RSP_ERR_INT_MASK_REG_AXIM_DA_WR_RSP_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_AXIM_IDA_RD_REQ_CNT_REG_ADDR   0xa00001a4
#define HIF_CPM_AXIM_IDA_RD_REQ_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_RD_REQ_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_RD_REQ_CNT_REG_AXIM_IDA_RD_REQ_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_IDA_RD_REQ_CNT_REG_AXIM_IDA_RD_REQ_CNT_SHIFT 0
#define HIF_CPM_AXIM_IDA_RD_REQ_CNT_REG_AXIM_IDA_RD_REQ_CNT_WIDTH 32

#define HIF_CPM_AXIM_DA_RD_REQ_CNT_REG_ADDR   0xa00001a8
#define HIF_CPM_AXIM_DA_RD_REQ_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_RD_REQ_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_RD_REQ_CNT_REG_AXIM_DA_RD_REQ_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_DA_RD_REQ_CNT_REG_AXIM_DA_RD_REQ_CNT_SHIFT 0
#define HIF_CPM_AXIM_DA_RD_REQ_CNT_REG_AXIM_DA_RD_REQ_CNT_WIDTH 32

#define HIF_CPM_AXIM_IDA_RD_RSP_CNT_REG_ADDR   0xa00001ac
#define HIF_CPM_AXIM_IDA_RD_RSP_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_RD_RSP_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_RD_RSP_CNT_REG_AXIM_IDA_RD_RSP_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_IDA_RD_RSP_CNT_REG_AXIM_IDA_RD_RSP_CNT_SHIFT 0
#define HIF_CPM_AXIM_IDA_RD_RSP_CNT_REG_AXIM_IDA_RD_RSP_CNT_WIDTH 32

#define HIF_CPM_AXIM_DA_RD_RSP_CNT_REG_ADDR   0xa00001b0
#define HIF_CPM_AXIM_DA_RD_RSP_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_RD_RSP_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_RD_RSP_CNT_REG_AXIM_DA_RD_RSP_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_DA_RD_RSP_CNT_REG_AXIM_DA_RD_RSP_CNT_SHIFT 0
#define HIF_CPM_AXIM_DA_RD_RSP_CNT_REG_AXIM_DA_RD_RSP_CNT_WIDTH 32

#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_CNT_REG_ADDR   0xa00001b4
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_CNT_REG_AXIM_IDA_RD_RSP_ERR_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_CNT_REG_AXIM_IDA_RD_RSP_ERR_CNT_SHIFT 0
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_CNT_REG_AXIM_IDA_RD_RSP_ERR_CNT_WIDTH 32

#define HIF_CPM_AXIM_DA_RD_RSP_ERR_CNT_REG_ADDR   0xa00001b8
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_CNT_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_CNT_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_CNT_REG_AXIM_DA_RD_RSP_ERR_CNT_MASK  0xffffffff
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_CNT_REG_AXIM_DA_RD_RSP_ERR_CNT_SHIFT 0
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_CNT_REG_AXIM_DA_RD_RSP_ERR_CNT_WIDTH 32

#define HIF_CPM_AXIM_IDA_RD_ERROR_ADDR_REG_ADDR   0xa00001bc
#define HIF_CPM_AXIM_IDA_RD_ERROR_ADDR_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_RD_ERROR_ADDR_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_RD_ERROR_ADDR_REG_AXIM_IDA_RD_ERROR_ADDR_MASK  0xffffffff
#define HIF_CPM_AXIM_IDA_RD_ERROR_ADDR_REG_AXIM_IDA_RD_ERROR_ADDR_SHIFT 0
#define HIF_CPM_AXIM_IDA_RD_ERROR_ADDR_REG_AXIM_IDA_RD_ERROR_ADDR_WIDTH 32

#define HIF_CPM_AXIM_DA_RD_ERROR_ADDR_REG_ADDR   0xa00001c0
#define HIF_CPM_AXIM_DA_RD_ERROR_ADDR_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_RD_ERROR_ADDR_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_RD_ERROR_ADDR_REG_AXIM_DA_RD_ERROR_ADDR_MASK  0xffffffff
#define HIF_CPM_AXIM_DA_RD_ERROR_ADDR_REG_AXIM_DA_RD_ERROR_ADDR_SHIFT 0
#define HIF_CPM_AXIM_DA_RD_ERROR_ADDR_REG_AXIM_DA_RD_ERROR_ADDR_WIDTH 32

#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_REG_ADDR   0xa00001c4
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_REG_AXIM_IDA_RD_RSP_ERR_MASK  0x1
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_REG_AXIM_IDA_RD_RSP_ERR_SHIFT 0
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_REG_AXIM_IDA_RD_RSP_ERR_WIDTH 1

#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_INT_MASK_REG_ADDR   0xa00001c8
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_INT_MASK_REG_AXIM_IDA_RD_RSP_ERR_INT_MASK_MASK  0x1
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_INT_MASK_REG_AXIM_IDA_RD_RSP_ERR_INT_MASK_SHIFT 0
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_INT_MASK_REG_AXIM_IDA_RD_RSP_ERR_INT_MASK_WIDTH 1
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_INT_MASK_REG_AXIM_IDA_RD_RSP_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_AXIM_IDA_RD_RSP_ERR_INT_MASK_REG_AXIM_IDA_RD_RSP_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_AXIM_DA_RD_RSP_ERR_REG_ADDR   0xa00001cc
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_REG_AXIM_DA_RD_RSP_ERR_MASK  0x1
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_REG_AXIM_DA_RD_RSP_ERR_SHIFT 0
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_REG_AXIM_DA_RD_RSP_ERR_WIDTH 1

#define HIF_CPM_AXIM_DA_RD_RSP_ERR_INT_MASK_REG_ADDR   0xa00001d0
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_INT_MASK_REG_AXIM_DA_RD_RSP_ERR_INT_MASK_MASK  0x1
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_INT_MASK_REG_AXIM_DA_RD_RSP_ERR_INT_MASK_SHIFT 0
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_INT_MASK_REG_AXIM_DA_RD_RSP_ERR_INT_MASK_WIDTH 1
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_INT_MASK_REG_AXIM_DA_RD_RSP_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_AXIM_DA_RD_RSP_ERR_INT_MASK_REG_AXIM_DA_RD_RSP_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_STRB_ERR_REG_ADDR   0xa00001d4
#define HIF_CPM_STRB_ERR_REG_WIDTH  32
#define HIF_CPM_STRB_ERR_REG_LENGTH 32
#define HIF_CPM_STRB_ERR_REG_STRB_ERR_MASK  0x1
#define HIF_CPM_STRB_ERR_REG_STRB_ERR_SHIFT 0
#define HIF_CPM_STRB_ERR_REG_STRB_ERR_WIDTH 1

#define HIF_CPM_STRB_ERR_INT_MASK_REG_ADDR   0xa00001d8
#define HIF_CPM_STRB_ERR_INT_MASK_REG_WIDTH  32
#define HIF_CPM_STRB_ERR_INT_MASK_REG_LENGTH 32
#define HIF_CPM_STRB_ERR_INT_MASK_REG_STRB_ERR_INT_MASK_MASK  0x1
#define HIF_CPM_STRB_ERR_INT_MASK_REG_STRB_ERR_INT_MASK_SHIFT 0
#define HIF_CPM_STRB_ERR_INT_MASK_REG_STRB_ERR_INT_MASK_WIDTH 1
#define HIF_CPM_STRB_ERR_INT_MASK_REG_STRB_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_STRB_ERR_INT_MASK_REG_STRB_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_IDA_OPCMD_BUSY_IDX_ERR_CNT_REG_ADDR   0xa00001dc
#define HIF_CPM_IDA_OPCMD_BUSY_IDX_ERR_CNT_REG_WIDTH  32
#define HIF_CPM_IDA_OPCMD_BUSY_IDX_ERR_CNT_REG_LENGTH 32
#define HIF_CPM_IDA_OPCMD_BUSY_IDX_ERR_CNT_REG_IDA_OPCMD_BUSY_IDX_ERR_CNT_MASK  0xffffffff
#define HIF_CPM_IDA_OPCMD_BUSY_IDX_ERR_CNT_REG_IDA_OPCMD_BUSY_IDX_ERR_CNT_SHIFT 0
#define HIF_CPM_IDA_OPCMD_BUSY_IDX_ERR_CNT_REG_IDA_OPCMD_BUSY_IDX_ERR_CNT_WIDTH 32

#define HIF_CPM_CSR_MON_ADDR_REG_ADDR   0xa00001e0
#define HIF_CPM_CSR_MON_ADDR_REG_WIDTH  32
#define HIF_CPM_CSR_MON_ADDR_REG_LENGTH 32
#define HIF_CPM_CSR_MON_ADDR_REG_CSR_MON_ADDR_MASK  0xffffffff
#define HIF_CPM_CSR_MON_ADDR_REG_CSR_MON_ADDR_SHIFT 0
#define HIF_CPM_CSR_MON_ADDR_REG_CSR_MON_ADDR_WIDTH 32
#define HIF_CPM_CSR_MON_ADDR_REG_CSR_MON_ADDR_MAX_VAL 0xffffffff
#define HIF_CPM_CSR_MON_ADDR_REG_CSR_MON_ADDR_MIN_VAL 0x0

#define HIF_CPM_CSR_MON_WR_CNT_REG_ADDR   0xa00001e4
#define HIF_CPM_CSR_MON_WR_CNT_REG_WIDTH  32
#define HIF_CPM_CSR_MON_WR_CNT_REG_LENGTH 32
#define HIF_CPM_CSR_MON_WR_CNT_REG_CSR_MON_WR_CNT_MASK  0xff
#define HIF_CPM_CSR_MON_WR_CNT_REG_CSR_MON_WR_CNT_SHIFT 0
#define HIF_CPM_CSR_MON_WR_CNT_REG_CSR_MON_WR_CNT_WIDTH 8

#define HIF_CPM_CSR_MON_WR_DATA_REG_ADDR   0xa00001e8
#define HIF_CPM_CSR_MON_WR_DATA_REG_WIDTH  32
#define HIF_CPM_CSR_MON_WR_DATA_REG_LENGTH 32
#define HIF_CPM_CSR_MON_WR_DATA_REG_CSR_MON_WR_DATA_MASK  0xffffffff
#define HIF_CPM_CSR_MON_WR_DATA_REG_CSR_MON_WR_DATA_SHIFT 0
#define HIF_CPM_CSR_MON_WR_DATA_REG_CSR_MON_WR_DATA_WIDTH 32

#define HIF_CPM_CSR_MON_RD_CNT_REG_ADDR   0xa00001ec
#define HIF_CPM_CSR_MON_RD_CNT_REG_WIDTH  32
#define HIF_CPM_CSR_MON_RD_CNT_REG_LENGTH 32
#define HIF_CPM_CSR_MON_RD_CNT_REG_CSR_MON_RD_CNT_MASK  0xff
#define HIF_CPM_CSR_MON_RD_CNT_REG_CSR_MON_RD_CNT_SHIFT 0
#define HIF_CPM_CSR_MON_RD_CNT_REG_CSR_MON_RD_CNT_WIDTH 8

#define HIF_CPM_CHIP_HOTFIX_NUM_REG_ADDR   0xa00001f0
#define HIF_CPM_CHIP_HOTFIX_NUM_REG_WIDTH  32
#define HIF_CPM_CHIP_HOTFIX_NUM_REG_LENGTH 32
#define HIF_CPM_CHIP_HOTFIX_NUM_REG_CHIP_HOTFIX_NUM_MASK  0xffffffff
#define HIF_CPM_CHIP_HOTFIX_NUM_REG_CHIP_HOTFIX_NUM_SHIFT 0
#define HIF_CPM_CHIP_HOTFIX_NUM_REG_CHIP_HOTFIX_NUM_WIDTH 32

#define HIF_CPM_CHIP_FEATURE_FLAG_REG_ADDR   0xa00001f4
#define HIF_CPM_CHIP_FEATURE_FLAG_REG_WIDTH  32
#define HIF_CPM_CHIP_FEATURE_FLAG_REG_LENGTH 32
#define HIF_CPM_CHIP_FEATURE_FLAG_REG_CHIP_FEATURE_FLAG_MASK  0xffffffff
#define HIF_CPM_CHIP_FEATURE_FLAG_REG_CHIP_FEATURE_FLAG_SHIFT 0
#define HIF_CPM_CHIP_FEATURE_FLAG_REG_CHIP_FEATURE_FLAG_WIDTH 32

#define HIF_CPM_IDA_DATA_MEM_ADDR   0xa0000800
#define HIF_CPM_IDA_DATA_MEM_WIDTH  32
#define HIF_CPM_IDA_DATA_MEM_LENGTH 32
#define HIF_CPM_IDA_DATA_MEM_DEPTH  512
#define HIF_CPM_IDA_DATA_MEM_DATA_MASK  0xffffffff
#define HIF_CPM_IDA_DATA_MEM_DATA_SHIFT 0
#define HIF_CPM_IDA_DATA_MEM_DATA_WIDTH 32

#define HIF_CPM_MEM_ERROR_INT_ADDR   0xa0001000
#define HIF_CPM_MEM_ERROR_INT_WIDTH  32
#define HIF_CPM_MEM_ERROR_INT_LENGTH 32
#define HIF_CPM_MEM_ERROR_INT_IDA_DATA_MEM_SB_ERR_MASK  0x1
#define HIF_CPM_MEM_ERROR_INT_IDA_DATA_MEM_SB_ERR_SHIFT 0
#define HIF_CPM_MEM_ERROR_INT_IDA_DATA_MEM_SB_ERR_WIDTH 1
#define HIF_CPM_MEM_ERROR_INT_IDA_DATA_MEM_DB_ERR_MASK  0x2
#define HIF_CPM_MEM_ERROR_INT_IDA_DATA_MEM_DB_ERR_SHIFT 1
#define HIF_CPM_MEM_ERROR_INT_IDA_DATA_MEM_DB_ERR_WIDTH 1

#define HIF_CPM_MEM_INIT_CTRL_ADDR   0xa0001008
#define HIF_CPM_MEM_INIT_CTRL_WIDTH  32
#define HIF_CPM_MEM_INIT_CTRL_LENGTH 32
#define HIF_CPM_MEM_INIT_CTRL_IDA_DATA_MEM_INIT_RST_N_MASK  0x1
#define HIF_CPM_MEM_INIT_CTRL_IDA_DATA_MEM_INIT_RST_N_SHIFT 0
#define HIF_CPM_MEM_INIT_CTRL_IDA_DATA_MEM_INIT_RST_N_WIDTH 1
#define HIF_CPM_MEM_INIT_CTRL_IDA_DATA_MEM_INIT_RST_N_MAX_VAL 0x1
#define HIF_CPM_MEM_INIT_CTRL_IDA_DATA_MEM_INIT_RST_N_MIN_VAL 0x0

#define HIF_CPM_TIMEOUT_INT_REG_ADDR   0xa0001010
#define HIF_CPM_TIMEOUT_INT_REG_WIDTH  32
#define HIF_CPM_TIMEOUT_INT_REG_LENGTH 32
#define HIF_CPM_TIMEOUT_INT_REG_LOCK_GET_REG_TIMEOUT_MASK  0x1
#define HIF_CPM_TIMEOUT_INT_REG_LOCK_GET_REG_TIMEOUT_SHIFT 0
#define HIF_CPM_TIMEOUT_INT_REG_LOCK_GET_REG_TIMEOUT_WIDTH 1
#define HIF_CPM_TIMEOUT_INT_REG_IDA_DATA_MEM_TIMEOUT_MASK  0x2
#define HIF_CPM_TIMEOUT_INT_REG_IDA_DATA_MEM_TIMEOUT_SHIFT 1
#define HIF_CPM_TIMEOUT_INT_REG_IDA_DATA_MEM_TIMEOUT_WIDTH 1

#define HIF_CPM_TIMEOUT_INT_MASK_REG_ADDR   0xa0001014
#define HIF_CPM_TIMEOUT_INT_MASK_REG_WIDTH  32
#define HIF_CPM_TIMEOUT_INT_MASK_REG_LENGTH 32
#define HIF_CPM_TIMEOUT_INT_MASK_REG_LOCK_GET_REG_TIMEOUT_INT_MASK_MASK  0x1
#define HIF_CPM_TIMEOUT_INT_MASK_REG_LOCK_GET_REG_TIMEOUT_INT_MASK_SHIFT 0
#define HIF_CPM_TIMEOUT_INT_MASK_REG_LOCK_GET_REG_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CPM_TIMEOUT_INT_MASK_REG_LOCK_GET_REG_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_TIMEOUT_INT_MASK_REG_LOCK_GET_REG_TIMEOUT_INT_MASK_MIN_VAL 0x0
#define HIF_CPM_TIMEOUT_INT_MASK_REG_IDA_DATA_MEM_TIMEOUT_INT_MASK_MASK  0x2
#define HIF_CPM_TIMEOUT_INT_MASK_REG_IDA_DATA_MEM_TIMEOUT_INT_MASK_SHIFT 1
#define HIF_CPM_TIMEOUT_INT_MASK_REG_IDA_DATA_MEM_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_CPM_TIMEOUT_INT_MASK_REG_IDA_DATA_MEM_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_CPM_TIMEOUT_INT_MASK_REG_IDA_DATA_MEM_TIMEOUT_INT_MASK_MIN_VAL 0x0

#define HIF_CPM_TIMEOUT_CFG_REG_ADDR   0xa0001018
#define HIF_CPM_TIMEOUT_CFG_REG_WIDTH  32
#define HIF_CPM_TIMEOUT_CFG_REG_LENGTH 32
#define HIF_CPM_TIMEOUT_CFG_REG_TIMEOUT_PARA_MASK  0xffff
#define HIF_CPM_TIMEOUT_CFG_REG_TIMEOUT_PARA_SHIFT 0
#define HIF_CPM_TIMEOUT_CFG_REG_TIMEOUT_PARA_WIDTH 16
#define HIF_CPM_TIMEOUT_CFG_REG_TIMEOUT_PARA_MAX_VAL 0xffff
#define HIF_CPM_TIMEOUT_CFG_REG_TIMEOUT_PARA_MIN_VAL 0x0

#endif
