// Seed: 295188010
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output tri id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output wire id_7
);
  uwire id_9 = 1, id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    output logic id_5,
    input supply0 id_6,
    input wire id_7,
    input wand id_8,
    output tri id_9,
    output uwire id_10,
    input logic id_11,
    output uwire id_12,
    output wor id_13,
    output wor id_14,
    output uwire id_15,
    output uwire id_16
);
  assign id_10 = id_2;
  wire id_18;
  assign id_13 = 1'b0;
  always id_5 <= id_11;
  logic   id_19;
  supply1 id_20 = id_6(1, id_11, id_19);
  module_0(
      id_20, id_14, id_20, id_4, id_6, id_6, id_6, id_9
  );
endmodule
