div_inf_by_inf	invalid_trigger	1.0
underflow_trigger	inexact_trigger	1.0
underflow_trigger	except_trigger	1.0
underflow_trigger	out_0	1.0
underflow_trigger	underflow	1.0
out_inf	out_1	1.0
divide	div_inf_by_inf	1.0
divide	div_by_inf	1.0
divide	div_0_by_0	1.0
divide	div_inf	1.0
divide	div_by_0	1.0
divide	div_uf	1.0
div_0_by_0	invalid_trigger	1.0
out_pos_inf	inf_round_down_trigger	1.0
NaN_input	inexact_trigger	1.0
NaN_input	enable_trigger	1.0
NaN_input	NaN_out_trigger	1.0
NaN_input	overflow_trigger	1.0
NaN_output_0	NaN_output	1.0
rmode	round_to_zero	1.0
rmode	round_to_neg_inf	1.0
rmode	round_nearest	1.0
rmode	round_to_pos_inf	1.0
NaN_output	out_2	1.0
inexact_trigger	except_trigger	1.0
inexact_trigger	inexact	1.0
multiply	mul_0_by_inf	1.0
multiply	mul_uf	1.0
multiply	mul_inf	1.0
overflow_trigger	except_trigger	1.0
overflow_trigger	overflow	1.0
addsub_inf_invalid	addsub_inf	1.0
addsub_inf_invalid	invalid_trigger	1.0
opa_QNaN	a_NaN	1.0
opa_QNaN	NaN_input	1.0
addsub_inf	out_inf_trigger	1.0
opb_neg_inf	addsub_inf_invalid	1.0
invalid_trigger	except_trigger	1.0
invalid_trigger	SNaN_trigger	1.0
invalid_trigger	NaN_out_trigger	1.0
invalid_trigger	invalid	1.0
except_trigger	enable_trigger	1.0
except_trigger	exception	1.0
in_et_zero	mul_uf	1.0
in_et_zero	div_uf	1.0
a_NaN	NaN_output_0	1.0
mantissa_max	inf_round_down	1.0
opb_SNaN	SNaN_input	1.0
opb_SNaN	NaN_input	1.0
exp_2046	inf_round_down	1.0
add	add_inf	1.0
add	addsub_inf_invalid	1.0
div_inf	out_inf_trigger	1.0
opa_et_zero	mul_0_by_inf	1.0
opa_et_zero	div_by_0	1.0
opa_et_zero	div_uf	1.0
opa_et_zero	mul_uf	1.0
opa_et_zero	div_0_by_0	1.0
round_to_pos_inf	inf_round_down_trigger	1.0
mul_0_by_inf	mul_inf	1.0
mul_0_by_inf	invalid_trigger	1.0
div_by_0	out_inf_trigger	1.0
SNaN_trigger	NaN_output	1.0
out_inf_trigger	inexact_trigger	1.0
out_inf_trigger	out_neg_inf	1.0
out_inf_trigger	enable_trigger	1.0
out_inf_trigger	out_pos_inf	1.0
out_inf_trigger	inf_round_down_trigger	1.0
out_inf_trigger	out_1	1.0
out_inf_trigger	overflow_trigger	1.0
fpu_op	multiply	1.0
fpu_op	add	1.0
fpu_op	subtract	1.0
fpu_op	divide	1.0
in_except	in_et_zero	1.0
in_except	out_neg_inf	1.0
in_except	input_et_zero	1.0
in_except	out_pos_inf	1.0
in_except	out_0	1.0
in_except	out_1	1.0
in_except	out_2	1.0
enable	div_inf_by_inf	1.0
enable	underflow_trigger	1.0
enable	out_inf	1.0
enable	divide	1.0
enable	div_0_by_0	1.0
enable	overflow_trigger	1.0
enable	NaN_output_0	1.0
enable	addsub_inf_invalid	1.0
enable	inexact_trigger	1.0
enable	NaN_input	1.0
enable	addsub_inf	1.0
enable	opa_inf	1.0
enable	invalid_trigger	1.0
enable	inf_round_down_trigger	1.0
enable	in_et_zero	1.0
enable	div_uf	1.0
enable	a_NaN	1.0
enable	subtract	1.0
enable	opb_SNaN	1.0
enable	out_pos_inf	1.0
enable	div_inf	1.0
enable	invalid	1.0
enable	underflow	1.0
enable	add	1.0
enable	opa_et_zero	1.0
enable	ex_enable	1.0
enable	round_to_pos_inf	1.0
enable	mul_0_by_inf	1.0
enable	opa_pos_inf	1.0
enable	SNaN_trigger	1.0
enable	out_inf_trigger	1.0
enable	opb_QNaN	1.0
enable	div_by_inf	1.0
enable	enable_trigger	1.0
enable	input_et_zero	1.0
enable	sub_inf	1.0
enable	inexact	1.0
enable	mul_uf	1.0
enable	NaN_out_trigger	1.0
enable	out_1	1.0
enable	out_2	1.0
enable	multiply	1.0
enable	opa_QNaN	1.0
enable	overflow	1.0
enable	NaN_output	1.0
enable	opb_neg_inf	1.0
enable	inf_round_down	1.0
enable	mul_inf	1.0
enable	exception	1.0
enable	opb_et_zero	1.0
enable	out_neg_inf	1.0
enable	div_by_0	1.0
enable	opb_pos_inf	1.0
enable	SNaN_input	1.0
enable	round_nearest	1.0
enable	except_trigger	1.0
enable	round_to_zero	1.0
enable	opa_SNaN	1.0
enable	out_0	1.0
enable	add_inf	1.0
enable	out	1.0
enable	opa_neg_inf	1.0
enable	opb_inf	1.0
enable	round_to_neg_inf	1.0
exp_2047	out_inf	1.0
exp_2047	NaN_output_0	1.0
exp_2047	NaN_output	1.0
exponent_in	out_inf_trigger	1.0
mul_inf	out_inf_trigger	1.0
enable_trigger	ex_enable	1.0
sub_inf	addsub_inf	1.0
mul_uf	underflow_trigger	1.0
out_0	out_1	1.0
out_1	out_2	1.0
out_2	out	1.0
mantissa_in	inexact_trigger	1.0
rst	div_inf_by_inf	2.0
rst	underflow_trigger	2.0
rst	out_inf	2.0
rst	divide	2.0
rst	div_0_by_0	2.0
rst	overflow_trigger	2.0
rst	NaN_output_0	2.0
rst	addsub_inf_invalid	2.0
rst	inexact_trigger	2.0
rst	NaN_input	2.0
rst	addsub_inf	2.0
rst	opa_inf	2.0
rst	invalid_trigger	2.0
rst	inf_round_down_trigger	2.0
rst	in_et_zero	2.0
rst	div_uf	2.0
rst	a_NaN	2.0
rst	subtract	2.0
rst	opb_SNaN	2.0
rst	out_pos_inf	2.0
rst	div_inf	2.0
rst	invalid	2.0
rst	underflow	2.0
rst	add	2.0
rst	opa_et_zero	2.0
rst	ex_enable	2.0
rst	round_to_pos_inf	2.0
rst	mul_0_by_inf	2.0
rst	opa_pos_inf	2.0
rst	SNaN_trigger	2.0
rst	out_inf_trigger	2.0
rst	opb_QNaN	2.0
rst	div_by_inf	2.0
rst	enable_trigger	2.0
rst	input_et_zero	2.0
rst	sub_inf	2.0
rst	inexact	2.0
rst	mul_uf	2.0
rst	NaN_out_trigger	2.0
rst	out_1	2.0
rst	out_2	2.0
rst	multiply	2.0
rst	opa_QNaN	2.0
rst	overflow	2.0
rst	NaN_output	2.0
rst	opb_neg_inf	2.0
rst	inf_round_down	2.0
rst	mul_inf	2.0
rst	exception	2.0
rst	opb_et_zero	2.0
rst	out_neg_inf	2.0
rst	div_by_0	2.0
rst	opb_pos_inf	2.0
rst	SNaN_input	2.0
rst	round_nearest	2.0
rst	except_trigger	2.0
rst	round_to_zero	2.0
rst	opa_SNaN	2.0
rst	out_0	2.0
rst	add_inf	2.0
rst	out	2.0
rst	opa_neg_inf	2.0
rst	opb_inf	2.0
rst	round_to_neg_inf	2.0
SNaN_input	SNaN_trigger	1.0
SNaN_input	invalid_trigger	1.0
div_uf	underflow_trigger	1.0
subtract	sub_inf	1.0
subtract	addsub_inf_invalid	1.0
inf_round_down	out_inf	1.0
div_by_inf	underflow_trigger	1.0
opb_et_zero	mul_0_by_inf	1.0
opb_et_zero	div_by_0	1.0
opb_et_zero	mul_uf	1.0
opb_et_zero	div_0_by_0	1.0
out_neg_inf	inf_round_down_trigger	1.0
opa_inf	div_inf_by_inf	1.0
opa_inf	mul_inf	1.0
opa_inf	sub_inf	1.0
opa_inf	div_inf	1.0
opa_inf	div_by_inf	1.0
opa_inf	mul_0_by_inf	1.0
opa_inf	add_inf	1.0
opb_pos_inf	addsub_inf_invalid	1.0
opb	opb_et_zero	1.0
opb	opb_QNaN	1.0
opb	opb_pos_inf	1.0
opb	opb_SNaN	1.0
opb	NaN_output_0	1.0
opb	opb_neg_inf	1.0
opb	opb_inf	1.0
inf_round_down_trigger	out_inf	1.0
round_to_zero	inf_round_down_trigger	1.0
opa_SNaN	SNaN_input	1.0
opa_SNaN	a_NaN	1.0
opa_SNaN	NaN_input	1.0
opb_QNaN	NaN_input	1.0
opa_pos_inf	addsub_inf_invalid	1.0
NaN_out_trigger	out_2	1.0
add_inf	addsub_inf	1.0
round_to_neg_inf	inf_round_down_trigger	1.0
opa_neg_inf	addsub_inf_invalid	1.0
opb_inf	div_inf_by_inf	1.0
opb_inf	mul_inf	1.0
opb_inf	sub_inf	1.0
opb_inf	div_inf	1.0
opb_inf	div_by_inf	1.0
opb_inf	mul_0_by_inf	1.0
opb_inf	add_inf	1.0
opa	opa_neg_inf	1.0
opa	NaN_output_0	1.0
opa	NaN_output	1.0
opa	opa_SNaN	1.0
opa	opa_et_zero	1.0
opa	opa_QNaN	1.0
opa	opa_pos_inf	1.0
opa	opa_inf	1.0