Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Mon Aug 18 20:58:57 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.6 (Blue Onyx)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file can_test_wrapper_timing_summary_routed.rpt -pb can_test_wrapper_timing_summary_routed.pb -rpx can_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : can_test_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  4           
TIMING-9  Warning   Unknown CDC Logic             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.304        0.000                      0                 3379        0.029        0.000                      0                 3379        0.500        0.000                       0                  1544  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
user_si570_sysclk_clk_p          {0.000 1.666}        3.333           300.030         
  clk_out1_can_test_clk_wiz_0_2  {0.000 4.999}        9.999           100.010         
  clk_out2_can_test_clk_wiz_0_2  {0.000 20.831}       41.662          24.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
user_si570_sysclk_clk_p                                                                                                                                                            0.500        0.000                       0                     1  
  clk_out1_can_test_clk_wiz_0_2        7.304        0.000                      0                 2183        0.029        0.000                      0                 2183        4.457        0.000                       0                  1086  
  clk_out2_can_test_clk_wiz_0_2       37.830        0.000                      0                  849        0.031        0.000                      0                  849       20.289        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2        8.116        0.000                      0                  347        0.157        0.000                      0                  347  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_can_test_clk_wiz_0_2                                 
(none)                         clk_out2_can_test_clk_wiz_0_2                                 
(none)                                                        clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  user_si570_sysclk_clk_p
  To Clock:  user_si570_sysclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_si570_sysclk_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { user_si570_sysclk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.326ns (13.380%)  route 2.110ns (86.620%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.260 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.653ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.865     5.358    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X81Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.537    13.260    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X81Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[24]/C
                         clock pessimism             -0.476    12.784    
                         clock uncertainty           -0.062    12.722    
    SLICE_X81Y58         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    12.662    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[24]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.326ns (13.380%)  route 2.110ns (86.620%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.260 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.653ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.865     5.358    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X81Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.537    13.260    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X81Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[31]/C
                         clock pessimism             -0.476    12.784    
                         clock uncertainty           -0.062    12.722    
    SLICE_X81Y58         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    12.662    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[31]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.326ns (13.386%)  route 2.109ns (86.614%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.260 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.653ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.864     5.357    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X81Y55         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.537    13.260    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X81Y55         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[13]/C
                         clock pessimism             -0.476    12.784    
                         clock uncertainty           -0.062    12.722    
    SLICE_X81Y55         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    12.662    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[13]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.326ns (13.386%)  route 2.109ns (86.614%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.260 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.653ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.864     5.357    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X81Y55         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.537    13.260    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X81Y55         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[14]/C
                         clock pessimism             -0.476    12.784    
                         clock uncertainty           -0.062    12.722    
    SLICE_X81Y55         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    12.662    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[14]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.326ns (13.649%)  route 2.062ns (86.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.260 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.653ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.817     5.310    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.537    13.260    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X81Y56         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[25]/C
                         clock pessimism             -0.476    12.784    
                         clock uncertainty           -0.062    12.722    
    SLICE_X81Y56         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    12.662    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[25]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.326ns (13.649%)  route 2.062ns (86.351%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 13.260 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.653ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.817     5.310    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.537    13.260    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X81Y56         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[28]/C
                         clock pessimism             -0.476    12.784    
                         clock uncertainty           -0.062    12.722    
    SLICE_X81Y56         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    12.662    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[28]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.326ns (14.056%)  route 1.993ns (85.944%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.653ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.748     5.241    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X83Y56         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.548    13.271    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X83Y56         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[22]/C
                         clock pessimism             -0.476    12.795    
                         clock uncertainty           -0.062    12.733    
    SLICE_X83Y56         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    12.673    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[22]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.326ns (14.056%)  route 1.993ns (85.944%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 13.271 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.653ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.748     5.241    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X83Y56         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.548    13.271    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X83Y56         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[27]/C
                         clock pessimism             -0.476    12.795    
                         clock uncertainty           -0.062    12.733    
    SLICE_X83Y56         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    12.673    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.326ns (14.126%)  route 1.982ns (85.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 13.272 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.653ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.737     5.230    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X82Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.549    13.272    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X82Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[29]/C
                         clock pessimism             -0.476    12.796    
                         clock uncertainty           -0.062    12.734    
    SLICE_X82Y58         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    12.673    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[29]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.326ns (14.126%)  route 1.982ns (85.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.273ns = ( 13.272 - 9.999 ) 
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.716ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.653ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.740     2.922    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.998 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.949     3.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X85Y52         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     4.047 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_awaddr[5]_i_1__0/O
                         net (fo=51, routed)          0.241     4.289    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0
    SLICE_X84Y47         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     4.339 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0/O
                         net (fo=4, routed)           0.054     4.393    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_i_2__0_n_0
    SLICE_X84Y47         LUT4 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     4.493 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1/O
                         net (fo=32, routed)          0.737     5.230    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0
    SLICE_X82Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.549    13.272    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X82Y58         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[2]/C
                         clock pessimism             -0.476    12.796    
                         clock uncertainty           -0.062    12.734    
    SLICE_X82Y58         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    12.673    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[2]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  7.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/last_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.082ns (45.126%)  route 0.100ns (54.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Net Delay (Source):      1.546ns (routing 0.653ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.716ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.546     3.270    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/last_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.330 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/last_araddr_reg[5]/Q
                         net (fo=7, routed)           0.071     3.401    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/last_araddr[5]
    SLICE_X85Y47         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     3.423 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_i_1/O
                         net (fo=1, routed)           0.029     3.452    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_i_1_n_0
    SLICE_X85Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.754     2.935    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
                         clock pessimism              0.428     3.363    
    SLICE_X85Y47         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.423    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/latched_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.095ns (44.393%)  route 0.119ns (55.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Net Delay (Source):      1.537ns (routing 0.653ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.716ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.537     3.261    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/m00_axi_aclk
    SLICE_X81Y59         FDCE                                         r  can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/latched_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.321 r  can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/latched_reg[30]/Q
                         net (fo=1, routed)           0.090     3.411    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/latched[30]
    SLICE_X82Y60         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.035     3.446 r  can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/axi_wdata[30]_i_1__0/O
                         net (fo=1, routed)           0.029     3.475    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[30]_0
    SLICE_X82Y60         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.727     2.909    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X82Y60         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[30]/C
                         clock pessimism              0.476     3.385    
    SLICE_X82Y60         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.445    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.475    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Net Delay (Source):      1.552ns (routing 0.653ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.716ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.552     3.277    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y56         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.335 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]/Q
                         net (fo=1, routed)           0.071     3.406    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_WDATA[28]
    SLICE_X84Y56         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.762     2.943    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y56         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[3]/C
                         clock pessimism              0.367     3.310    
    SLICE_X84Y56         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.372    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.435ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.956     1.918    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X83Y44         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y44         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.957 r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.058     2.015    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[1]_2[1]
    SLICE_X83Y44         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.084     1.700    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y44         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/C
                         clock pessimism              0.234     1.934    
    SLICE_X83Y44         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.981    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/last_araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/clean_icr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.082ns (43.683%)  route 0.106ns (56.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Net Delay (Source):      1.546ns (routing 0.653ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.716ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.546     3.270    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/last_araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.330 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/last_araddr_reg[5]/Q
                         net (fo=7, routed)           0.071     3.401    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/last_araddr[5]
    SLICE_X85Y47         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     3.423 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/clean_icr_i_1/O
                         net (fo=1, routed)           0.035     3.458    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/clean_icr_i_1_n_0
    SLICE_X85Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/clean_icr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.754     2.935    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/clean_icr_reg/C
                         clock pessimism              0.428     3.363    
    SLICE_X85Y47         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.423    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/clean_icr_reg
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.083ns (46.606%)  route 0.095ns (53.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Net Delay (Source):      1.533ns (routing 0.653ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.716ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.533     3.257    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y44         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y44         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.317 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/Q
                         net (fo=40, routed)          0.071     3.388    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[1]_0[1]
    SLICE_X81Y43         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     3.411 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[3]_i_1/O
                         net (fo=1, routed)           0.024     3.435    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[12]
    SLICE_X81Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.730     2.911    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[3]/C
                         clock pessimism              0.428     3.339    
    SLICE_X81Y43         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.399    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_rready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/start_single_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.073ns (52.001%)  route 0.067ns (47.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.965ns (routing 0.392ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.435ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.965     1.927    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y54         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_rready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.966 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_rready_reg/Q
                         net (fo=7, routed)           0.059     2.025    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_rready_reg_0
    SLICE_X85Y54         LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.034     2.059 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/start_single_read_i_1__0/O
                         net (fo=1, routed)           0.008     2.067    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/start_single_read_i_1__0_n_0
    SLICE_X85Y54         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/start_single_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.098     1.714    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y54         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/start_single_read_reg/C
                         clock pessimism              0.269     1.983    
    SLICE_X85Y54         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.030    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/start_single_read_reg
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.204%)  route 0.090ns (60.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      1.548ns (routing 0.653ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.716ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.548     3.272    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X82Y51         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y51         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.330 r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=5, routed)           0.090     3.420    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_rdata[3]
    SLICE_X82Y50         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.759     2.940    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X82Y50         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[3]/C
                         clock pessimism              0.380     3.321    
    SLICE_X82Y50         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.381    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.094ns (48.252%)  route 0.101ns (51.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Net Delay (Source):      1.550ns (routing 0.653ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.716ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.550     3.274    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y55         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y55         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.333 f  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wvalid_reg/Q
                         net (fo=7, routed)           0.066     3.399    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_WVALID
    SLICE_X85Y55         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     3.434 r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.035     3.469    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1_n_0
    SLICE_X85Y55         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.757     2.938    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X85Y55         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.428     3.366    
    SLICE_X85Y55         FDSE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.426    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      0.971ns (routing 0.392ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.435ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.971     1.934    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y56         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.973 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[11]/Q
                         net (fo=1, routed)           0.078     2.051    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/dinb[20]
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.163     1.779    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.234     2.013    
    RAMB36_X11Y11        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[20])
                                                     -0.005     2.008    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         9.999       8.709      BUFGCE_X0Y2    can_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         9.999       8.928      MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         9.999       8.935      SLICE_X85Y68   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X83Y52   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X81Y57   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X81Y57   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X82Y49   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[12]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         4.999       4.467      SLICE_X85Y68   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         4.999       4.467      SLICE_X85Y68   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X83Y52   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X83Y52   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         4.999       4.468      SLICE_X85Y68   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X85Y68   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X83Y52   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X83Y52   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack       37.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.830ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.828ns (51.167%)  route 1.745ns (48.833%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 45.152 - 41.662 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.897ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.819ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.108     3.296    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y8         RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y8         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     4.259 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.474     4.733    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[31]
    SLICE_X83Y41         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     4.832 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41/O
                         net (fo=1, routed)           0.010     4.842    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41_n_0
    SLICE_X83Y41         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.906 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_36/O
                         net (fo=1, routed)           0.180     5.086    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_1
    SLICE_X83Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     5.185 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18/O
                         net (fo=1, routed)           0.208     5.393    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18_n_0
    SLICE_X82Y43         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     5.541 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.337     5.878    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X80Y43         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     5.929 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.101     6.030    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X78Y43         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     6.153 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.241     6.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X78Y37         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.491 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.089     6.580    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X78Y36         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.616 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2/O
                         net (fo=1, routed)           0.056     6.672    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2_n_0
    SLICE_X78Y36         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     6.820 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.049     6.869    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1_n_0
    SLICE_X78Y36         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.759    45.152    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X78Y36         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/C
                         clock pessimism             -0.402    44.750    
                         clock uncertainty           -0.076    44.674    
    SLICE_X78Y36         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    44.699    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.699    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                 37.830    

Slack (MET) :             37.851ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 1.769ns (49.767%)  route 1.786ns (50.233%))
  Logic Levels:           9  (LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 45.155 - 41.662 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.897ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.819ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.108     3.296    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y8         RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y8         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     4.259 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.474     4.733    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[31]
    SLICE_X83Y41         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     4.832 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41/O
                         net (fo=1, routed)           0.010     4.842    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41_n_0
    SLICE_X83Y41         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.906 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_36/O
                         net (fo=1, routed)           0.180     5.086    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_1
    SLICE_X83Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     5.185 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18/O
                         net (fo=1, routed)           0.208     5.393    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18_n_0
    SLICE_X82Y43         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     5.541 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.337     5.878    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X80Y43         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     5.929 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.101     6.030    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X78Y43         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     6.153 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.241     6.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X78Y37         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.491 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.089     6.580    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X78Y36         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.615 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_3/O
                         net (fo=1, routed)           0.088     6.703    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I2
    SLICE_X77Y36         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     6.793 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.058     6.851    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1_n_0
    SLICE_X77Y36         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.762    45.155    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y36         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/C
                         clock pessimism             -0.402    44.753    
                         clock uncertainty           -0.076    44.677    
    SLICE_X77Y36         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    44.702    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.702    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                 37.851    

Slack (MET) :             37.963ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.438ns (40.837%)  route 2.083ns (59.163%))
  Logic Levels:           8  (LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 45.253 - 41.662 ) 
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.897ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.819ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.126     3.314    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y11        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[25])
                                                      0.879     4.193 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[25]
                         net (fo=1, routed)           0.702     4.895    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[6]
    SLICE_X84Y59         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.994 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_35/O
                         net (fo=1, routed)           0.009     5.003    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_35_n_0
    SLICE_X84Y59         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.066 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_17/O
                         net (fo=1, routed)           0.620     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_4
    SLICE_X89Y70         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.776 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_9/O
                         net (fo=1, routed)           0.087     5.863    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_9_n_0
    SLICE_X90Y70         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.915 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.048     5.963    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X90Y70         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.016 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.297     6.314    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X88Y53         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.366 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.172     6.538    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X90Y57         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     6.636 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_3/O
                         net (fo=1, routed)           0.089     6.725    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I2
    SLICE_X90Y57         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     6.777 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.059     6.836    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1_n_0
    SLICE_X90Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.860    45.253    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X90Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/C
                         clock pessimism             -0.403    44.850    
                         clock uncertainty           -0.076    44.774    
    SLICE_X90Y57         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    44.799    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.799    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                 37.963    

Slack (MET) :             37.966ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 1.391ns (39.536%)  route 2.127ns (60.464%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 45.253 - 41.662 ) 
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.126ns (routing 0.897ns, distribution 1.229ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.819ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.126     3.314    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y11        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[25])
                                                      0.879     4.193 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[25]
                         net (fo=1, routed)           0.702     4.895    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[6]
    SLICE_X84Y59         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.994 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_35/O
                         net (fo=1, routed)           0.009     5.003    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_35_n_0
    SLICE_X84Y59         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.066 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_17/O
                         net (fo=1, routed)           0.620     5.686    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_4
    SLICE_X89Y70         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.776 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_9/O
                         net (fo=1, routed)           0.087     5.863    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_9_n_0
    SLICE_X90Y70         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.915 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.048     5.963    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X90Y70         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.016 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.297     6.314    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X88Y53         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     6.366 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.173     6.539    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X90Y57         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.591 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2/O
                         net (fo=1, routed)           0.125     6.716    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2_n_0
    SLICE_X90Y57         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     6.767 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.066     6.833    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1_n_0
    SLICE_X90Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.860    45.253    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X90Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/C
                         clock pessimism             -0.403    44.850    
                         clock uncertainty           -0.076    44.774    
    SLICE_X90Y57         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    44.799    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.799    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                 37.966    

Slack (MET) :             38.096ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.606ns (20.022%)  route 2.421ns (79.978%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 45.228 - 41.662 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.897ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.819ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.071     3.260    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X93Y75         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.336 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/Q
                         net (fo=36, routed)          0.342     3.678    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]
    SLICE_X91Y71         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.801 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_4/O
                         net (fo=6, routed)           0.246     4.047    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_4_n_0
    SLICE_X90Y71         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     4.169 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_2/O
                         net (fo=2, routed)           0.099     4.268    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.365 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_D1_i_2/O
                         net (fo=2, routed)           0.046     4.411    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_I
    SLICE_X89Y71         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.501 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_10/O
                         net (fo=10, routed)          1.252     5.752    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_10_n_0
    SLICE_X84Y58         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     5.850 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_5/O
                         net (fo=1, routed)           0.436     6.286    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/addra[5]
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.835    45.228    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.460    44.768    
                         clock uncertainty           -0.076    44.692    
    RAMB36_X11Y11        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.309    44.383    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         44.383    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 38.096    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.620ns (20.555%)  route 2.396ns (79.445%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 45.228 - 41.662 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.897ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.819ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.071     3.260    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X93Y75         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.336 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/Q
                         net (fo=36, routed)          0.342     3.678    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]
    SLICE_X91Y71         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.801 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_4/O
                         net (fo=6, routed)           0.246     4.047    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_4_n_0
    SLICE_X90Y71         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     4.169 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_2/O
                         net (fo=2, routed)           0.099     4.268    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.365 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_D1_i_2/O
                         net (fo=2, routed)           0.046     4.411    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_I
    SLICE_X89Y71         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.501 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_10/O
                         net (fo=10, routed)          1.252     5.752    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_10_n_0
    SLICE_X84Y58         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.112     5.864 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_7/O
                         net (fo=1, routed)           0.412     6.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/addra[3]
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.835    45.228    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.460    44.768    
                         clock uncertainty           -0.076    44.692    
    RAMB36_X11Y11        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    44.386    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         44.386    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.139ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.605ns (20.498%)  route 2.346ns (79.502%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 45.228 - 41.662 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.897ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.819ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.071     3.260    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X93Y75         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.336 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/Q
                         net (fo=36, routed)          0.342     3.678    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]
    SLICE_X91Y71         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.801 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_4/O
                         net (fo=6, routed)           0.246     4.047    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_4_n_0
    SLICE_X90Y71         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     4.169 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_2/O
                         net (fo=2, routed)           0.099     4.268    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.365 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_D1_i_2/O
                         net (fo=2, routed)           0.046     4.411    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_I
    SLICE_X89Y71         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.501 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_10/O
                         net (fo=10, routed)          0.937     5.438    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_10_n_0
    SLICE_X87Y59         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     5.535 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_1/O
                         net (fo=1, routed)           0.676     6.211    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/ena
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.835    45.228    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.460    44.768    
                         clock uncertainty           -0.076    44.692    
    RAMB36_X11Y11        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    44.350    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         44.350    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                 38.139    

Slack (MET) :             38.147ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.680ns (51.661%)  route 1.572ns (48.339%))
  Logic Levels:           7  (LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 45.149 - 41.662 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.897ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.819ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.108     3.296    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y8         RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y8         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     4.259 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.474     4.733    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[31]
    SLICE_X83Y41         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     4.832 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41/O
                         net (fo=1, routed)           0.010     4.842    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41_n_0
    SLICE_X83Y41         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.906 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_36/O
                         net (fo=1, routed)           0.180     5.086    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_1
    SLICE_X83Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     5.185 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18/O
                         net (fo=1, routed)           0.208     5.393    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18_n_0
    SLICE_X82Y43         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     5.541 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.337     5.878    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X80Y43         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     5.929 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.101     6.030    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X78Y43         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     6.153 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.247     6.400    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X78Y37         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.533 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_i_1/O
                         net (fo=1, routed)           0.015     6.548    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_i_1_n_0
    SLICE_X78Y37         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.756    45.149    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X78Y37         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_reg/C
                         clock pessimism             -0.402    44.747    
                         clock uncertainty           -0.076    44.670    
    SLICE_X78Y37         FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    44.695    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT_FD_reg
  -------------------------------------------------------------------
                         required time                         44.695    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                 38.147    

Slack (MET) :             38.166ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 1.597ns (49.390%)  route 1.636ns (50.610%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 45.149 - 41.662 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.897ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.819ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.108     3.296    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y8         RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X11Y8         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     4.259 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.474     4.733    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[31]
    SLICE_X83Y41         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     4.832 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41/O
                         net (fo=1, routed)           0.010     4.842    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41_n_0
    SLICE_X83Y41         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     4.906 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_36/O
                         net (fo=1, routed)           0.180     5.086    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_1
    SLICE_X83Y44         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     5.185 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18/O
                         net (fo=1, routed)           0.208     5.393    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18_n_0
    SLICE_X82Y43         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     5.541 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.337     5.878    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X80Y43         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     5.929 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.101     6.030    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X78Y43         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     6.153 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.276     6.430    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X78Y37         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.480 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1/O
                         net (fo=1, routed)           0.050     6.530    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1_n_0
    SLICE_X78Y37         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.756    45.149    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X78Y37         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                         clock pessimism             -0.402    44.747    
                         clock uncertainty           -0.076    44.670    
    SLICE_X78Y37         FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025    44.695    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg
  -------------------------------------------------------------------
                         required time                         44.695    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                 38.166    

Slack (MET) :             38.184ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.606ns (20.454%)  route 2.357ns (79.546%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 45.228 - 41.662 ) 
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.071ns (routing 0.897ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.819ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.071     3.260    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X93Y75         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.336 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/Q
                         net (fo=36, routed)          0.342     3.678    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]
    SLICE_X91Y71         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.801 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_4/O
                         net (fo=6, routed)           0.246     4.047    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_4_n_0
    SLICE_X90Y71         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     4.169 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_2/O
                         net (fo=2, routed)           0.099     4.268    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PREFETCH_FD_i_2_n_0
    SLICE_X89Y71         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.365 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_D1_i_2/O
                         net (fo=2, routed)           0.046     4.411    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TX_REN_I
    SLICE_X89Y71         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.501 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_10/O
                         net (fo=10, routed)          1.201     5.702    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_10_n_0
    SLICE_X84Y60         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     5.800 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/memtx_i_8/O
                         net (fo=1, routed)           0.422     6.223    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/addra[2]
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.835    45.228    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X11Y11        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism             -0.460    44.768    
                         clock uncertainty           -0.076    44.692    
    RAMB36_X11Y11        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.285    44.407    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         44.407    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                 38.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_DLC_I_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.417%)  route 0.068ns (53.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.184ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.777ns (routing 0.819ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.897ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.777     3.507    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y45         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.566 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[31]/Q
                         net (fo=11, routed)          0.068     3.634    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg_n_0_[31]
    SLICE_X80Y46         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_DLC_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.996     3.184    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y46         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_DLC_I_reg[0]/C
                         clock pessimism              0.357     3.541    
    SLICE_X80Y46         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.603    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_DLC_I_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.058ns (40.136%)  route 0.087ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.774ns (routing 0.819ns, distribution 0.955ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.897ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.774     3.505    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X77Y50         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y50         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.563 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[10]/Q
                         net (fo=4, routed)           0.087     3.649    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg_n_0_[10]
    SLICE_X77Y49         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.001     3.189    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X77Y49         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[9]/C
                         clock pessimism              0.357     3.546    
    SLICE_X77Y49         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.608    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.608    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.125ns (routing 0.488ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.542ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.125     2.091    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y75         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.130 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/Q
                         net (fo=4, routed)           0.027     2.157    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[6]
    SLICE_X89Y75         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     2.172 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[6]_i_1/O
                         net (fo=1, routed)           0.015     2.187    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I2[6]
    SLICE_X89Y75         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.264     1.885    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y75         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/C
                         clock pessimism              0.212     2.097    
    SLICE_X89Y75         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.143    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.211%)  route 0.055ns (50.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      1.119ns (routing 0.488ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.542ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.119     2.086    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y59         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.124 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/Q
                         net (fo=6, routed)           0.034     2.157    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]_0[5]
    SLICE_X85Y58         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     2.172 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_i_1/O
                         net (fo=1, routed)           0.021     2.193    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/eqOp
    SLICE_X85Y58         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.261     1.881    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y58         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/C
                         clock pessimism              0.221     2.103    
    SLICE_X85Y58         FDPE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.149    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.925%)  route 0.080ns (57.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.257ns
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    -0.352ns
  Clock Net Delay (Source):      1.845ns (routing 0.819ns, distribution 1.026ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.897ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.845     3.576    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X92Y78         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y78         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.636 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[30]/Q
                         net (fo=7, routed)           0.080     3.716    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg_n_0_[30]
    SLICE_X92Y76         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.069     3.257    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X92Y76         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[29]/C
                         clock pessimism              0.352     3.609    
    SLICE_X92Y76         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.671    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.119%)  route 0.061ns (60.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.133ns (routing 0.488ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.542ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.133     2.099    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X92Y78         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y78         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.138 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/Q
                         net (fo=4, routed)           0.061     2.199    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[14]_0[2]
    SLICE_X92Y78         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.274     1.894    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X92Y78         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[25]/C
                         clock pessimism              0.211     2.105    
    SLICE_X92Y78         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.152    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.265%)  route 0.064ns (62.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.128ns (routing 0.488ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.542ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.128     2.095    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y69         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.133 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[0]/Q
                         net (fo=4, routed)           0.064     2.196    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg_n_0_[0]
    SLICE_X90Y69         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.270     1.890    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y69         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[1]/C
                         clock pessimism              0.210     2.101    
    SLICE_X90Y69         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.148    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT_I_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT_I_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.364%)  route 0.048ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Net Delay (Source):      1.087ns (routing 0.488ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.542ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.087     2.053    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X78Y35         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y35         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.092 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT_I_reg/Q
                         net (fo=78, routed)          0.032     2.124    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT
    SLICE_X78Y35         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     2.138 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT_I_i_1/O
                         net (fo=1, routed)           0.016     2.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT_I_i_1_n_0
    SLICE_X78Y35         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.225     1.846    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X78Y35         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT_I_reg/C
                         clock pessimism              0.213     2.059    
    SLICE_X78Y35         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.105    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_RXBIT_I_reg
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.095%)  route 0.063ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.096ns (routing 0.488ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.542ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.096     2.062    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X78Y48         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.101 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/Q
                         net (fo=4, routed)           0.063     2.164    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[8]
    SLICE_X78Y48         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.236     1.857    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X78Y48         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]/C
                         clock pessimism              0.211     2.068    
    SLICE_X78Y48         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.115    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.052ns (51.139%)  route 0.050ns (48.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    -0.209ns
  Clock Net Delay (Source):      1.098ns (routing 0.488ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.542ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.098     2.065    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y43         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.103 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]/Q
                         net (fo=14, routed)          0.029     2.131    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/p_0_in11_in
    SLICE_X79Y43         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     2.145 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.021     2.166    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[10]_i_1_n_0
    SLICE_X79Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.241     1.862    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.209     2.071    
    SLICE_X79Y43         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.117    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 20.831 }
Period(ns):         41.662
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         41.662      40.372     BUFGCE_X0Y11   can_test_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         41.662      40.591     MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         41.662      41.113     SLICE_X77Y36   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X82Y42   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X82Y42   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X82Y43   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X82Y43   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X77Y36   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X77Y36   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X82Y42   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X82Y42   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X10Y20  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y8   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y11  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X77Y36   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X77Y36   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X82Y42   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X82Y42   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        8.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg/PRE
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.079ns (4.700%)  route 1.602ns (95.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 13.263 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.653ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.602     4.591    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDPE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.539    13.263    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg/C
                         clock pessimism             -0.428    12.835    
                         clock uncertainty           -0.062    12.773    
    SLICE_X79Y53         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066    12.707    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.079ns (4.700%)  route 1.602ns (95.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 13.263 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.653ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.602     4.591    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.539    13.263    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]/C
                         clock pessimism             -0.428    12.835    
                         clock uncertainty           -0.062    12.773    
    SLICE_X79Y53         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.707    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.079ns (4.700%)  route 1.602ns (95.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 13.263 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.653ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.602     4.591    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.539    13.263    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/C
                         clock pessimism             -0.428    12.835    
                         clock uncertainty           -0.062    12.773    
    SLICE_X79Y53         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.707    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.079ns (4.700%)  route 1.602ns (95.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 13.263 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.653ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.602     4.591    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.539    13.263    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/C
                         clock pessimism             -0.428    12.835    
                         clock uncertainty           -0.062    12.773    
    SLICE_X79Y53         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.707    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.079ns (4.700%)  route 1.602ns (95.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 13.263 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.653ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.602     4.591    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.539    13.263    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[6]/C
                         clock pessimism             -0.428    12.835    
                         clock uncertainty           -0.062    12.773    
    SLICE_X79Y53         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    12.707    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.079ns (4.700%)  route 1.602ns (95.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 13.263 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.653ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.602     4.591    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.539    13.263    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[6]/C
                         clock pessimism             -0.428    12.835    
                         clock uncertainty           -0.062    12.773    
    SLICE_X79Y53         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    12.707    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[6]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.116ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.079ns (4.700%)  route 1.602ns (95.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.264ns = ( 13.263 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.653ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.602     4.591    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.539    13.263    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[6]/C
                         clock pessimism             -0.428    12.835    
                         clock uncertainty           -0.062    12.773    
    SLICE_X79Y53         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.707    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[6]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  8.116    

Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.079ns (4.709%)  route 1.599ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.262 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.653ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.599     4.588    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.538    13.262    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/C
                         clock pessimism             -0.428    12.834    
                         clock uncertainty           -0.062    12.772    
    SLICE_X79Y53         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    12.706    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  8.118    

Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.079ns (4.709%)  route 1.599ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.262 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.653ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.599     4.588    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.538    13.262    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[2]/C
                         clock pessimism             -0.428    12.834    
                         clock uncertainty           -0.062    12.772    
    SLICE_X79Y53         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.706    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  8.118    

Slack (MET) :             8.118ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.079ns (4.709%)  route 1.599ns (95.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.263ns = ( 13.262 - 9.999 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.729ns (routing 0.716ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.653ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.729     2.910    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.989 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.599     4.588    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X79Y53         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.538    13.262    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[2]/C
                         clock pessimism             -0.428    12.834    
                         clock uncertainty           -0.062    12.772    
    SLICE_X79Y53         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    12.706    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  8.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_FULL_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.039ns (20.045%)  route 0.156ns (79.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.435ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.985     1.947    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X86Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.986 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.156     2.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X89Y58         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_FULL_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.120     1.736    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X89Y58         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_FULL_I_reg/C
                         clock pessimism              0.269     2.005    
    SLICE_X89Y58         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.985    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_FULL_I_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.039ns (20.045%)  route 0.156ns (79.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.435ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.985     1.947    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X86Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.986 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.156     2.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X89Y58         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.120     1.736    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X89Y58         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/C
                         clock pessimism              0.269     2.005    
    SLICE_X89Y58         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.985    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.039ns (20.045%)  route 0.156ns (79.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.435ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.985     1.947    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X86Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.986 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.156     2.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X89Y58         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.120     1.736    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X89Y58         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg/C
                         clock pessimism              0.269     2.005    
    SLICE_X89Y58         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.985    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.039ns (20.045%)  route 0.156ns (79.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.435ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.985     1.947    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X86Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.986 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.156     2.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X89Y58         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.120     1.736    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X89Y58         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg/C
                         clock pessimism              0.269     2.005    
    SLICE_X89Y58         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.985    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.039ns (20.045%)  route 0.156ns (79.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.435ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.985     1.947    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X86Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.986 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.156     2.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X89Y58         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.120     1.736    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X89Y58         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg/C
                         clock pessimism              0.269     2.005    
    SLICE_X89Y58         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.985    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.039ns (20.515%)  route 0.151ns (79.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.956     1.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.957 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.151     2.108    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y40         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.085     1.700    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/C
                         clock pessimism              0.269     1.969    
    SLICE_X84Y40         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.949    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.039ns (20.515%)  route 0.151ns (79.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      0.956ns (routing 0.392ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.956     1.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X81Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.957 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.151     2.108    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y40         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.085     1.700    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
                         clock pessimism              0.269     1.969    
    SLICE_X84Y40         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.949    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.038ns (15.652%)  route 0.205ns (84.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.955ns (routing 0.392ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.435ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.955     1.917    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.955 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.205     2.160    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/m00_axi_aresetn
    SLICE_X82Y57         FDCE                                         f  can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.095     1.710    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/m00_axi_aclk
    SLICE_X82Y57         FDCE                                         r  can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[15]/C
                         clock pessimism              0.301     2.011    
    SLICE_X82Y57         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.991    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.038ns (15.652%)  route 0.205ns (84.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.955ns (routing 0.392ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.435ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.955     1.917    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.955 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.205     2.160    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/m00_axi_aresetn
    SLICE_X82Y57         FDCE                                         f  can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.095     1.710    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/m00_axi_aclk
    SLICE_X82Y57         FDCE                                         r  can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[21]/C
                         clock pessimism              0.301     2.011    
    SLICE_X82Y57         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.991    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[79]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.038ns (15.652%)  route 0.205ns (84.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.955ns (routing 0.392ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.435ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.955     1.917    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y69         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.955 r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=295, routed)         0.205     2.160    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/m00_axi_aresetn
    SLICE_X82Y57         FDCE                                         f  can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[79]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.095     1.710    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/m00_axi_aclk
    SLICE_X82Y57         FDCE                                         r  can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[79]/C
                         clock pessimism              0.301     2.011    
    SLICE_X82Y57         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.991    can_test_i/Gateway_Logik_0/U0/u_cdc_canframe/buf_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.169    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 1.255ns (56.471%)  route 0.967ns (43.529%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.546ns (routing 0.653ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.255     1.255 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.255    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.255 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.967     2.222    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X85Y68         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.546     3.270    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X85Y68         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.832ns (65.498%)  route 0.438ns (34.502%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.083ns (routing 0.435ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.832     0.832 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.832    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.832 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.438     1.270    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X85Y68         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.083     1.699    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X85Y68         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.912ns  (logic 0.178ns (19.517%)  route 0.734ns (80.483%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.716ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.653ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.731     2.912    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X79Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.988 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[7]/Q
                         net (fo=21, routed)          0.349     3.337    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[1]
    SLICE_X78Y39         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     3.388 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[14]_i_2/O
                         net (fo=1, routed)           0.313     3.701    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[14]
    SLICE_X82Y40         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.752 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[14]_i_1/O
                         net (fo=1, routed)           0.072     3.824    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[1]
    SLICE_X82Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.541     3.265    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.789ns  (logic 0.324ns (41.063%)  route 0.465ns (58.937%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.653ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.284     3.282    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[2]
    SLICE_X83Y39         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     3.428 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_4/O
                         net (fo=1, routed)           0.010     3.438    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_4_n_0
    SLICE_X83Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.502 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]_i_2/O
                         net (fo=1, routed)           0.123     3.625    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[13]
    SLICE_X83Y40         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     3.660 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[13]_i_1/O
                         net (fo=1, routed)           0.048     3.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[2]
    SLICE_X83Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.537     3.261    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.302ns (37.986%)  route 0.493ns (62.014%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.716ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.653ns, distribution 0.876ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.724     2.905    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.986 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/Q
                         net (fo=9, routed)           0.303     3.289    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][1]
    SLICE_X81Y42         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     3.412 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_4/O
                         net (fo=1, routed)           0.142     3.554    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_4_n_0
    SLICE_X81Y43         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     3.652 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_1/O
                         net (fo=1, routed)           0.048     3.700    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[6]
    SLICE_X81Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.529     3.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.360ns (50.204%)  route 0.357ns (49.796%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.716ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.791     2.972    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X87Y55         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.051 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/Q
                         net (fo=13, routed)          0.114     3.166    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[3]
    SLICE_X87Y57         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     3.289 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_4/O
                         net (fo=1, routed)           0.021     3.310    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_4_n_0
    SLICE_X87Y57         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.378 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.169     3.547    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X87Y57         LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     3.637 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.053     3.690    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_0
    SLICE_X87Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.585     3.310    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X87Y57         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.744ns  (logic 0.245ns (32.916%)  route 0.499ns (67.084%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.716ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.653ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.739     2.920    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.998 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/Q
                         net (fo=3, routed)           0.254     3.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[3]
    SLICE_X81Y39         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.304 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3/O
                         net (fo=1, routed)           0.010     3.314    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3_n_0
    SLICE_X81Y39         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     3.378 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.176     3.554    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X82Y40         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     3.606 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.059     3.665    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[3]
    SLICE_X82Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.541     3.265    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.341ns (49.924%)  route 0.342ns (50.076%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.653ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.996 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/Q
                         net (fo=10, routed)          0.096     3.093    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[4]
    SLICE_X82Y39         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     3.193 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_4/O
                         net (fo=1, routed)           0.017     3.210    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_4_n_0
    SLICE_X82Y39         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     3.277 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_i_2/O
                         net (fo=1, routed)           0.179     3.456    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[11]
    SLICE_X81Y40         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     3.552 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[11]_i_1/O
                         net (fo=1, routed)           0.050     3.602    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[4]
    SLICE_X81Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.526     3.250    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.204ns (33.221%)  route 0.410ns (66.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.716ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.653ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.745     2.926    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X79Y39         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y39         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.005 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=14, routed)          0.095     3.101    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][3]
    SLICE_X80Y39         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     3.190 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_3/O
                         net (fo=1, routed)           0.266     3.456    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_3_n_0
    SLICE_X80Y39         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     3.492 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_1/O
                         net (fo=1, routed)           0.049     3.541    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[8]
    SLICE_X80Y39         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.531     3.255    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y39         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.573ns  (logic 0.321ns (56.017%)  route 0.252ns (43.983%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.716ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.653ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.739     2.920    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]/Q
                         net (fo=3, routed)           0.111     3.109    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[7]
    SLICE_X81Y38         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.255 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[8]_i_3/O
                         net (fo=1, routed)           0.093     3.348    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[8]
    SLICE_X81Y40         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     3.446 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[8]_i_1/O
                         net (fo=1, routed)           0.048     3.494    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[7]
    SLICE_X81Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.526     3.250    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.569ns  (logic 0.295ns (51.820%)  route 0.274ns (48.180%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.716ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.653ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.739     2.920    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.000 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[7]/Q
                         net (fo=3, routed)           0.106     3.107    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[14]_i_3_0[0]
    SLICE_X82Y37         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.144 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[15]_i_5/O
                         net (fo=1, routed)           0.021     3.165    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[15]_i_5_n_0
    SLICE_X82Y37         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.233 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[15]_i_3/O
                         net (fo=1, routed)           0.131     3.364    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[15]_i_3_n_0
    SLICE_X81Y37         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     3.474 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[15]_i_1/O
                         net (fo=1, routed)           0.016     3.490    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[0]
    SLICE_X81Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.522     3.246    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[15]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.522ns  (logic 0.263ns (50.352%)  route 0.259ns (49.648%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.716ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.653ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.739     2.920    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.998 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/Q
                         net (fo=3, routed)           0.150     3.149    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[5]
    SLICE_X82Y37         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.201 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[10]_i_3/O
                         net (fo=1, routed)           0.094     3.295    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[10]
    SLICE_X81Y37         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.428 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[10]_i_1/O
                         net (fo=1, routed)           0.015     3.443    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[5]
    SLICE_X81Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.522     3.246    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.949ns (routing 0.392ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.435ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.949     1.911    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X78Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.951 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.082     2.033    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/IC_SYNC_SR_BIDLE_FS2
    SLICE_X78Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.073     1.689    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X78Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.953ns (routing 0.392ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.435ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.953     1.916    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y36         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y36         FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.955 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.086     2.041    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0
    SLICE_X79Y36         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.078     1.694    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y36         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.392ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.435ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.963     1.925    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y40         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.964 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.086     2.050    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X82Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.090     1.705    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.392ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.435ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.951     1.913    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X77Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.953 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.104     2.057    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/IC_SYNC_SR_ESTAT_FS2[1]
    SLICE_X77Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.077     1.693    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X77Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.977ns (routing 0.392ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.435ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.977     1.939    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X88Y64         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.978 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.086     2.064    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X88Y64         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.102     1.718    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X88Y64         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.586%)  route 0.105ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.962     1.924    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X83Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y37         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.964 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.105     2.069    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/IC_SYNC_SR_ESTAT_FS2[0]
    SLICE_X83Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.085     1.700    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X83Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.040ns (26.316%)  route 0.112ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.700ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.392ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.960     1.922    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y38         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.962 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.112     2.074    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/IC_SYNC_SR_SLEEP_FS2
    SLICE_X80Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.085     1.700    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.094ns (56.058%)  route 0.074ns (43.942%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.953ns (routing 0.392ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.435ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.953     1.915    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.954 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/Q
                         net (fo=8, routed)           0.027     1.981    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][0]
    SLICE_X81Y37         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     2.016 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[10]_i_4/O
                         net (fo=1, routed)           0.041     2.057    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[10]_i_4_n_0
    SLICE_X81Y37         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     2.077 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[10]_i_1/O
                         net (fo=1, routed)           0.006     2.083    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[5]
    SLICE_X81Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.074     1.690    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.977ns (routing 0.392ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.435ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.977     1.939    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X88Y63         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.978 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.120     2.098    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/out
    SLICE_X88Y63         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.102     1.718    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X88Y63         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.977ns (routing 0.392ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.435ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.977     1.939    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X88Y62         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.978 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.120     2.098    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/IC_SYNC_SR_SLEEP_FS2
    SLICE_X88Y62         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.102     1.718    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X88Y62         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.913ns  (logic 0.080ns (8.762%)  route 0.833ns (91.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.050ns (routing 0.897ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.653ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.050     3.238    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X87Y70         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.318 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/Q
                         net (fo=2, routed)           0.833     4.151    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/IC_SYNC_ESR_BERR
    SLICE_X86Y60         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.561     3.286    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/S_AXI_ACLK
    SLICE_X86Y60         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.785ns  (logic 0.076ns (9.682%)  route 0.709ns (90.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.027ns (routing 0.897ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.653ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.027     3.215    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y57         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.291 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[4]/Q
                         net (fo=1, routed)           0.709     4.000    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[4]
    SLICE_X85Y57         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.551     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y57         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.524ns  (logic 0.079ns (15.076%)  route 0.445ns (84.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.018ns (routing 0.897ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.653ns, distribution 0.872ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.018     3.206    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X83Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y42         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.285 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/Q
                         net (fo=2, routed)           0.445     3.730    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/IC_SYNC_ISR_TXOK
    SLICE_X83Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.525     3.250    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X83Y42         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/TXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.077ns (15.469%)  route 0.421ns (84.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.276ns
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.029ns (routing 0.897ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.653ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.029     3.217    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y59         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.294 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.421     3.715    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]
    SLICE_X85Y58         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.551     3.276    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y58         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.503ns  (logic 0.078ns (15.507%)  route 0.425ns (84.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.999ns (routing 0.897ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.653ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.999     3.187    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X79Y41         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.265 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[2]/Q
                         net (fo=1, routed)           0.425     3.690    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[13]
    SLICE_X79Y41         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.522     3.247    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X79Y41         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.487ns  (logic 0.079ns (16.209%)  route 0.408ns (83.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.003ns (routing 0.897ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.653ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.003     3.191    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y49         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y49         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.270 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/Q
                         net (fo=2, routed)           0.408     3.679    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/IC_SYNC_ISR_RXOK
    SLICE_X82Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.534     3.258    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.491ns  (logic 0.080ns (16.293%)  route 0.411ns (83.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.999ns (routing 0.897ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.653ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.999     3.187    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X79Y41         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y41         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.267 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]/Q
                         net (fo=1, routed)           0.411     3.678    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[12]
    SLICE_X79Y41         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.522     3.247    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X79Y41         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.476ns  (logic 0.076ns (15.980%)  route 0.400ns (84.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.011ns (routing 0.897ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.653ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.011     3.199    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y45         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.275 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/Q
                         net (fo=2, routed)           0.400     3.675    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/IC_SYNC_ESR_BERR
    SLICE_X78Y45         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.523     3.248    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/S_AXI_ACLK
    SLICE_X78Y45         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.490ns  (logic 0.081ns (16.531%)  route 0.409ns (83.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.974ns (routing 0.897ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.653ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.974     3.162    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X80Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y40         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.243 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[6]/Q
                         net (fo=1, routed)           0.409     3.652    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[9]
    SLICE_X80Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.523     3.247    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.464ns  (logic 0.079ns (17.026%)  route 0.385ns (82.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.997ns (routing 0.897ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.653ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.997     3.185    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/CAN_CLK
    SLICE_X80Y41         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y41         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.264 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.385     3.649    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg__0
    SLICE_X79Y36         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.526     3.251    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y36         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_STUFF_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.929%)  route 0.052ns (57.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.087ns (routing 0.488ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.435ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.087     2.054    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y36         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_STUFF_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y36         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.093 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_STUFF_ERROR_I_reg/Q
                         net (fo=2, routed)           0.052     2.144    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/IC_SYNC_ESR_STER
    SLICE_X80Y36         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.075     1.691    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y36         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.094ns (routing 0.488ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.435ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.094     2.061    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y51         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.099 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[0]/Q
                         net (fo=1, routed)           0.060     2.159    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[0]
    SLICE_X79Y51         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.077     1.692    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y51         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.097ns (routing 0.488ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.435ns, distribution 0.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.097     2.063    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/CAN_CLK
    SLICE_X78Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y40         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.058     2.160    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X78Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.076     1.692    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X78Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.488ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.435ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.100     2.067    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X77Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y53         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.060     2.165    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[3]
    SLICE_X77Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.078     1.693    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X77Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.488ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.435ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.100     2.067    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X78Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y53         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.106 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/Q
                         net (fo=1, routed)           0.061     2.167    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[2]
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.086     1.702    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.FOR_REG_PLEVEL_IN[0].REG_PLEVEL_IN_p_level_in_bus_d1_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.488ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.435ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.103     2.069    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/CAN_CLK
    SLICE_X83Y36         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.FOR_REG_PLEVEL_IN[0].REG_PLEVEL_IN_p_level_in_bus_d1_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.108 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.INPUT_FLOP_BUS.FOR_REG_PLEVEL_IN[0].REG_PLEVEL_IN_p_level_in_bus_d1_cdc_from/Q
                         net (fo=1, routed)           0.060     2.168    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/D
    SLICE_X83Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.089     1.704    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X83Y37         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.395%)  route 0.071ns (64.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.094ns (routing 0.488ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.435ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.094     2.061    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y54         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y54         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.100 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.071     2.171    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.088     1.704    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.090ns (routing 0.488ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.435ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.090     2.057    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/CAN_CLK
    SLICE_X78Y36         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y36         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.096 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.082     2.178    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X78Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.069     1.685    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X78Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.090ns (routing 0.488ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.435ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.090     2.057    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X80Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y40         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.096 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[10]/Q
                         net (fo=1, routed)           0.086     2.182    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[5]
    SLICE_X80Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.074     1.690    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y40         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[10]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.092ns (routing 0.488ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.435ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.092     2.058    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X78Y39         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y39         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.098 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/Q
                         net (fo=1, routed)           0.084     2.182    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[3]
    SLICE_X78Y39         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.073     1.689    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X78Y39         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 0.837ns (28.679%)  route 2.081ns (71.321%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.485     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[6]
    SLICE_X79Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.573 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.374     3.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X79Y36         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.148     4.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.401 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.623    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.747 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.143 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.351    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.501 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.336     5.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 0.837ns (28.679%)  route 2.081ns (71.321%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.485     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[6]
    SLICE_X79Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.573 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.374     3.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X79Y36         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.148     4.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.401 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.623    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.747 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.143 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.351    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.501 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.336     5.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 0.837ns (28.679%)  route 2.081ns (71.321%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.485     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[6]
    SLICE_X79Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.573 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.374     3.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X79Y36         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.148     4.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.401 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.623    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.747 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.143 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.351    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.501 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.336     5.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.833ns  (logic 0.837ns (29.550%)  route 1.996ns (70.450%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.819ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.485     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[6]
    SLICE_X79Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.573 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.374     3.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X79Y36         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.148     4.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.401 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.623    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.747 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.143 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.351    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.501 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.250     5.751    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X77Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.750     3.481    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.557ns  (logic 0.776ns (30.344%)  route 1.781ns (69.656%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.485     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[6]
    SLICE_X79Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.573 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.374     3.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X79Y36         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.148     4.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.401 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.623    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.747 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.143 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.185     5.328    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y34         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     5.417 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1/O
                         net (fo=1, routed)           0.059     5.476    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1_n_0
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.484ns  (logic 0.708ns (28.508%)  route 1.776ns (71.492%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.791ns (routing 0.716ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.819ns, distribution 1.036ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.791     2.972    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X87Y55         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.048 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.297     3.346    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X89Y54         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     3.482 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.174     3.656    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X89Y54         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.692 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.323     4.015    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y57         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.115 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9/O
                         net (fo=2, routed)           0.169     4.284    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9_n_0
    SLICE_X88Y56         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.374 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.368     4.742    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X89Y57         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.889 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.156     5.045    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X89Y55         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.168 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.288     5.456    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X90Y56         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.855     3.586    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X90Y56         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.484ns  (logic 0.708ns (28.508%)  route 1.776ns (71.492%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.791ns (routing 0.716ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.819ns, distribution 1.036ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.791     2.972    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X87Y55         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.048 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.297     3.346    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X89Y54         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     3.482 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.174     3.656    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X89Y54         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     3.692 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.323     4.015    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y57         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     4.115 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9/O
                         net (fo=2, routed)           0.169     4.284    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9_n_0
    SLICE_X88Y56         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     4.374 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.368     4.742    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X89Y57         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.889 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.156     5.045    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X89Y55         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.168 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.288     5.456    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X90Y56         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.855     3.586    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X90Y56         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.534ns  (logic 0.790ns (31.173%)  route 1.744ns (68.827%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.819ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.485     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[6]
    SLICE_X79Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.573 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.374     3.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X79Y36         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.148     4.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.401 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.623    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.747 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.143 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.181     5.324    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     5.427 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1/O
                         net (fo=1, routed)           0.026     5.453    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1_n_0
    SLICE_X77Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.750     3.481    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.525ns  (logic 0.824ns (32.638%)  route 1.701ns (67.362%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.485     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[6]
    SLICE_X79Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.573 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.374     3.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X79Y36         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.148     4.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.401 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.235     4.636    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y33         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.786 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=6, routed)           0.135     4.921    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I11
    SLICE_X77Y34         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     5.069 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_8/O
                         net (fo=1, routed)           0.257     5.326    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_8_n_0
    SLICE_X77Y34         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     5.377 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2/O
                         net (fo=1, routed)           0.066     5.443    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2_n_0
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.519ns  (logic 0.724ns (28.738%)  route 1.795ns (71.262%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.918ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.716ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.737     2.918    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y38         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y38         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.997 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.485     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[6]
    SLICE_X79Y36         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     3.573 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.374     3.947    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X79Y36         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     4.105 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.148     4.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.401 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.623    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     4.747 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.143 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.186     5.329    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y34         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     5.366 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1/O
                         net (fo=1, routed)           0.072     5.438    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1_n_0
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.954ns (routing 0.392ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.542ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.954     1.917    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y37         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.956 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.055     2.011    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[3]
    SLICE_X84Y37         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.252     1.872    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y37         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.959ns (routing 0.392ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.542ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.959     1.922    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y40         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.961 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/Q
                         net (fo=1, routed)           0.050     2.011    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[5]
    SLICE_X84Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.250     1.870    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.960ns (routing 0.392ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.542ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.960     1.923    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y39         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y39         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.962 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/Q
                         net (fo=1, routed)           0.059     2.021    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[2]
    SLICE_X85Y39         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.257     1.877    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y39         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.542ns, distribution 0.716ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.961     1.924    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y40         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.963 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/Q
                         net (fo=1, routed)           0.059     2.022    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[4]
    SLICE_X85Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.258     1.878    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.542ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.962     1.925    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y54         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y54         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.963 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[5]/Q
                         net (fo=1, routed)           0.060     2.023    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[5]
    SLICE_X79Y54         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.235     1.855    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X79Y54         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.959ns (routing 0.392ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.542ns, distribution 0.716ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.959     1.922    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y40         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.962 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/Q
                         net (fo=1, routed)           0.067     2.029    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[1]
    SLICE_X85Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.258     1.878    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y40         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.954ns (routing 0.392ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.542ns, distribution 0.695ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.954     1.917    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y50         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y50         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.955 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/Q
                         net (fo=1, routed)           0.085     2.040    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[0]
    SLICE_X78Y50         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.237     1.858    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X78Y50         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.038ns (32.203%)  route 0.080ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.542ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.961     1.924    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X79Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.962 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[1]/Q
                         net (fo=1, routed)           0.080     2.042    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[1]
    SLICE_X78Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.238     1.859    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X78Y53         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS1_cdc_to_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.712%)  route 0.090ns (69.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.954ns (routing 0.392ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.542ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.954     1.916    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X83Y41         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y41         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.956 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_reg/Q
                         net (fo=3, routed)           0.090     2.046    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR
    SLICE_X82Y42         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.253     1.874    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X82Y42         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.960ns (routing 0.392ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.542ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.960     1.923    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y39         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y39         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.961 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]/Q
                         net (fo=1, routed)           0.086     2.047    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[0]
    SLICE_X85Y39         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.257     1.877    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X85Y39         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           527 Endpoints
Min Delay           527 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 0.670ns (22.476%)  route 2.311ns (77.524%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.897ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.010     3.198    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.278 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.698     3.976    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X78Y34         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158     4.134 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.260     4.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X78Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.429 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.279     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.743 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.965    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.089 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.485 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.693    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.843 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.336     6.179    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 0.670ns (22.476%)  route 2.311ns (77.524%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.897ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.010     3.198    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.278 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.698     3.976    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X78Y34         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158     4.134 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.260     4.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X78Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.429 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.279     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.743 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.965    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.089 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.485 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.693    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.843 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.336     6.179    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 0.670ns (22.476%)  route 2.311ns (77.524%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.897ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.010     3.198    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.278 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.698     3.976    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X78Y34         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158     4.134 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.260     4.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X78Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.429 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.279     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.743 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.965    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.089 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.485 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.693    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.843 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.336     6.179    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.895ns  (logic 0.670ns (23.143%)  route 2.225ns (76.857%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.897ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.819ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.010     3.198    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.278 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.698     3.976    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X78Y34         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158     4.134 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.260     4.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X78Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.429 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.279     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.743 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.965    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.089 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.485 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.693    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.843 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.250     6.094    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X77Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.750     3.481    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.620ns  (logic 0.609ns (23.245%)  route 2.011ns (76.755%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.897ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.010     3.198    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.278 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.698     3.976    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X78Y34         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158     4.134 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.260     4.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X78Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.429 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.279     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.743 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.965    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.089 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.485 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.185     5.670    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y34         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     5.759 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1/O
                         net (fo=1, routed)           0.059     5.818    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1_n_0
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.597ns  (logic 0.623ns (23.992%)  route 1.974ns (76.008%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.897ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.819ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.010     3.198    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.278 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.698     3.976    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X78Y34         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158     4.134 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.260     4.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X78Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.429 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.279     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.743 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.965    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.089 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.485 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.181     5.666    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y33         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.103     5.769 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1/O
                         net (fo=1, routed)           0.026     5.795    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1_n_0
    SLICE_X77Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.750     3.481    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y33         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.587ns  (logic 0.657ns (25.394%)  route 1.930ns (74.606%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.897ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.010     3.198    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.278 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.698     3.976    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X78Y34         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158     4.134 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.260     4.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X78Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.429 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.279     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.743 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.235     4.978    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y33         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     5.128 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=6, routed)           0.135     5.264    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I11
    SLICE_X77Y34         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     5.412 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_8/O
                         net (fo=1, routed)           0.257     5.669    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_8_n_0
    SLICE_X77Y34         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     5.720 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2/O
                         net (fo=1, routed)           0.066     5.786    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2_n_0
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.582ns  (logic 0.557ns (21.574%)  route 2.025ns (78.426%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.897ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.819ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.010     3.198    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.278 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.698     3.976    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X78Y34         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.158     4.134 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.260     4.394    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X78Y34         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     4.429 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.279     4.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X78Y36         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     4.743 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.222     4.965    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X78Y34         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.089 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.308     5.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X77Y35         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.485 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.186     5.671    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X77Y34         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     5.708 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1/O
                         net (fo=1, routed)           0.072     5.780    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1_n_0
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.752     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X77Y34         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.579ns  (logic 0.445ns (17.256%)  route 2.134ns (82.744%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.010ns (routing 0.897ns, distribution 1.113ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.819ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.010     3.198    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.278 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.600     3.879    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X79Y34         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     3.978 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_3/O
                         net (fo=4, routed)           0.387     4.365    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_I4_in[3]
    SLICE_X80Y35         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.489 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1/O
                         net (fo=5, routed)           0.340     4.829    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp5_out
    SLICE_X77Y36         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051     4.880 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0/O
                         net (fo=10, routed)          0.223     5.102    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/E[0]
    SLICE_X77Y44         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     5.193 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/RXE_SREG_I[0]_i_1/O
                         net (fo=32, routed)          0.584     5.777    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[0]_0[0]
    SLICE_X78Y49         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.771     3.502    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y49         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.470ns  (logic 0.698ns (28.263%)  route 1.772ns (71.737%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 0.897ns, distribution 1.170ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.819ns, distribution 1.036ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.067     3.255    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X87Y57         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.334 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         0.425     3.760    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X90Y55         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.919 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_5/O
                         net (fo=3, routed)           0.232     4.151    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SJW_I[1]
    SLICE_X90Y55         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     4.241 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_25/O
                         net (fo=2, routed)           0.302     4.543    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_25_n_0
    SLICE_X88Y56         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.643 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.368     5.011    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X89Y57         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     5.158 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.156     5.315    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X89Y55         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.438 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.288     5.725    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X90Y56         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.855     3.586    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X90Y56         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_EMPTY_I_reg/PRE
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.488ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.542ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.109     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y42         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.115 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.079     2.193    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]_1[0]
    SLICE_X82Y42         FDPE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_EMPTY_I_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.253     1.874    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X82Y42         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_EMPTY_I_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.488ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.542ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.109     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y42         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.115 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.079     2.193    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]_1[0]
    SLICE_X82Y42         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.253     1.874    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X82Y42         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS1_cdc_to_reg/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.488ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.542ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.109     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y42         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.115 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.079     2.193    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]_1[0]
    SLICE_X82Y42         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS1_cdc_to_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.253     1.874    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X82Y42         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS2_reg/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.488ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.542ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.109     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y42         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.115 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.079     2.193    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]_1[0]
    SLICE_X82Y42         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.253     1.874    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X82Y42         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_WPTR_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.041ns (31.211%)  route 0.090ns (68.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.107ns (routing 0.488ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.542ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.107     2.073    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.114 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/Q
                         net (fo=4, routed)           0.090     2.204    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.249     1.870    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.981%)  route 0.124ns (76.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.488ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.542ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.109     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y42         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.115 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.124     2.238    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]_1[0]
    SLICE_X83Y39         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.238     1.858    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y39         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.981%)  route 0.124ns (76.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.488ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.542ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.109     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y42         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.115 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.124     2.238    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]_1[0]
    SLICE_X83Y39         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.238     1.858    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y39         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.981%)  route 0.124ns (76.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.109ns (routing 0.488ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.542ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.109     2.076    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y42         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y42         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.115 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.124     2.238    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]_1[0]
    SLICE_X83Y39         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.238     1.858    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y39         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PASSTX_I_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.038%)  route 0.130ns (76.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.107ns (routing 0.488ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.542ns, distribution 0.697ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.107     2.073    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.112 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.130     2.242    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X79Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PASSTX_I_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.239     1.860    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_PASSTX_I_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.903%)  route 0.131ns (77.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.107ns (routing 0.488ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.542ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.107     2.073    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X82Y43         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y43         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.112 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.131     2.243    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X79Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.241     1.862    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X79Y43         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 2.906ns (54.260%)  route 2.450ns (45.740%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 fall edge)
                                                      4.999     4.999 f  
    AL8                                               0.000     4.999 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     5.099    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     5.589 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.639 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     6.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     5.909 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.181 f  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1085, routed)        2.206     8.387    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.878    11.265 f  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000    11.265    PMOD0_3
    A21                                                               f  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.953ns  (logic 2.859ns (72.327%)  route 1.094ns (27.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.745ns (routing 0.716ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.745     2.926    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y54         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.005 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=21, routed)          1.094     4.099    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.780     6.879 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     6.879    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.897ns  (logic 2.857ns (73.308%)  route 1.040ns (26.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.743ns (routing 0.716ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.743     2.924    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y50         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.000 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/Q
                         net (fo=2, routed)           1.040     4.041    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.781     6.822 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     6.822    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.866ns  (logic 2.887ns (74.693%)  route 0.978ns (25.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.742ns (routing 0.716ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.742     2.923    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.002 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=37, routed)          0.978     3.981    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.808     6.789 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     6.789    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.588ns  (logic 2.864ns (79.823%)  route 0.724ns (20.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.782ns (routing 0.716ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.782     2.963    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X86Y44         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y44         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.042 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/Q
                         net (fo=1, routed)           0.724     3.766    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.785     6.552 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.552    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.584ns  (logic 2.859ns (79.765%)  route 0.725ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.754ns (routing 0.716ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.754     2.935    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y47         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.013 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/Q
                         net (fo=4, routed)           0.725     3.739    GPIO_LED_4_OBUF
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     6.520 r  GPIO_LED_4_OBUF_inst/O
                         net (fo=0)                   0.000     6.520    GPIO_LED_4
    AJ15                                                              r  GPIO_LED_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.581ns  (logic 2.867ns (80.056%)  route 0.714ns (19.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.755ns (routing 0.716ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.755     2.936    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y49         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.014 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/Q
                         net (fo=2, routed)           0.714     3.729    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.789     6.518 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     6.518    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.453ns  (logic 2.867ns (83.031%)  route 0.586ns (16.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.782ns (routing 0.716ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        1.782     2.963    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X86Y44         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y44         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.044 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/Q
                         net (fo=1, routed)           0.586     3.630    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.786     6.417 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.417    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.483ns (84.546%)  route 0.271ns (15.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.985     1.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X86Y44         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y44         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.987 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/Q
                         net (fo=1, routed)           0.271     2.258    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.443     3.701 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.701    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.551ns (53.439%)  route 1.351ns (46.561%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1085, routed)        1.206     2.169    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.534     3.702 r  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.702    PMOD0_3
    A21                                                               r  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.484ns (80.086%)  route 0.369ns (19.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.970ns (routing 0.392ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.970     1.932    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y49         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.971 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/Q
                         net (fo=2, routed)           0.369     2.340    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.445     3.785 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.785    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.475ns (79.467%)  route 0.381ns (20.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.969ns (routing 0.392ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.969     1.931    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y47         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.969 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/Q
                         net (fo=4, routed)           0.381     2.350    GPIO_LED_4_OBUF
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     3.787 r  GPIO_LED_4_OBUF_inst/O
                         net (fo=0)                   0.000     3.787    GPIO_LED_4
    AJ15                                                              r  GPIO_LED_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.480ns (79.404%)  route 0.384ns (20.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.985ns (routing 0.392ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.985     1.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X86Y44         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y44         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.986 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/Q
                         net (fo=1, routed)           0.384     2.370    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.441     3.812 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.812    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.503ns (76.569%)  route 0.460ns (23.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.963ns (routing 0.392ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.963     1.925    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y47         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.964 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=37, routed)          0.460     2.424    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.464     3.888 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     3.888    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.475ns (75.065%)  route 0.490ns (24.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.965ns (routing 0.392ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.965     1.928    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y50         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.966 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/Q
                         net (fo=2, routed)           0.490     2.456    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.437     3.893 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.893    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.475ns (73.287%)  route 0.538ns (26.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.965ns (routing 0.392ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1085, routed)        0.965     1.927    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y54         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y54         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.966 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=21, routed)          0.538     2.504    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.436     3.940 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     3.940    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 2.898ns (51.444%)  route 2.735ns (48.556%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 fall edge)
                                                     20.831    20.831 f  
    AL8                                               0.000    20.831 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100    20.931    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489    21.421 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    21.471    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    21.471 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    21.868    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    21.741 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    21.992    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.020 f  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=456, routed)         2.484    24.504    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.870    27.373 f  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000    27.373    PMOD0_5
    C21                                                               f  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.039ns (52.050%)  route 2.799ns (47.950%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.982ns (routing 0.897ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.982     3.170    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X77Y39         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y39         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.249 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=8, routed)           0.408     3.658    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X80Y43         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     3.746 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           2.391     6.137    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.872     9.008 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.008    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.207ns  (logic 3.029ns (58.168%)  route 2.178ns (41.832%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.073ns (routing 0.897ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         2.073     3.261    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X88Y53         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.339 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.287     3.626    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X88Y65         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     3.724 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.891     5.615    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.853     8.468 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.468    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.050ns  (logic 1.542ns (50.557%)  route 1.508ns (49.443%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=456, routed)         1.359     2.326    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.525     3.850 r  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000     3.850    PMOD0_5
    C21                                                               r  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.570ns (58.735%)  route 1.103ns (41.265%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.143ns (routing 0.488ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.143     2.109    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X89Y58         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y58         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.149 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=8, routed)           0.155     2.304    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X88Y65         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.326 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           0.948     3.274    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.508     4.782 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.782    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.606ns (55.441%)  route 1.291ns (44.559%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.088ns (routing 0.488ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.088     2.054    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X78Y37         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.093 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.118     2.211    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X80Y43         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     2.251 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.173     3.424    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.527     4.951 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.951    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.674ns  (logic 1.316ns (35.819%)  route 2.358ns (64.181%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.771ns (routing 0.819ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.316     1.316 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.316    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.316 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.358     3.674    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X80Y43         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.771     3.502    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X80Y43         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 1.301ns (39.785%)  route 1.969ns (60.215%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.838ns (routing 0.819ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.301     1.301 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.301    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.301 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.969     3.270    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X88Y65         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.838     3.568    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X88Y65         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.877ns (47.164%)  route 0.983ns (52.836%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.269ns (routing 0.542ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.877     0.877 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.877    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.877 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.983     1.860    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X88Y65         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.269     1.890    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X88Y65         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.075ns  (logic 0.892ns (42.998%)  route 1.183ns (57.002%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.240ns (routing 0.542ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.892     0.892 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.892    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.183     2.075    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X80Y43         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.240     1.861    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X80Y43         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C





