

================================================================
== Vitis HLS Report for 'sha256_Pipeline_VITIS_LOOP_64_1'
================================================================
* Date:           Thu Jul 27 01:34:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shat
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |       32|       32|         1|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     5423|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        8|     5450|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln65_2_fu_100_p2      |         +|   0|  0|    12|           5|           1|
    |add_ln65_3_fu_114_p2      |         +|   0|  0|    15|           8|           2|
    |i_10_fu_85_p2             |         +|   0|  0|    13|           6|           1|
    |sub_ln714_1_fu_164_p2     |         -|   0|  0|    17|          10|          10|
    |sub_ln714_2_fu_194_p2     |         -|   0|  0|    17|           9|          10|
    |sub_ln714_fu_152_p2       |         -|   0|  0|    17|          10|          10|
    |p_Result_s_fu_220_p2      |       and|   0|  0|   511|         512|         512|
    |icmp_ln64_fu_79_p2        |      icmp|   0|  0|    10|           6|           7|
    |icmp_ln714_fu_128_p2      |      icmp|   0|  0|    11|           8|           8|
    |lshr_ln714_1_fu_214_p2    |      lshr|   0|  0|  2171|           2|         512|
    |lshr_ln714_fu_208_p2      |      lshr|   0|  0|  2171|         512|         512|
    |select_ln714_1_fu_178_p3  |    select|   0|  0|   428|           1|         512|
    |select_ln714_2_fu_186_p3  |    select|   0|  0|    10|           1|          10|
    |select_ln714_fu_170_p3    |    select|   0|  0|    10|           1|          10|
    |xor_ln714_fu_158_p2       |       xor|   0|  0|    10|          10|           9|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  5423|        1101|        2126|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9  |   9|          2|    6|         12|
    |i_fu_48               |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   13|         26|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_48      |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sha256_Pipeline_VITIS_LOOP_64_1|  return value|
|hash_tdata_V        |   in|  512|     ap_none|                     hash_tdata_V|        scalar|
|signature_address0  |  out|    6|   ap_memory|                        signature|         array|
|signature_ce0       |  out|    1|   ap_memory|                        signature|         array|
|signature_we0       |  out|    1|   ap_memory|                        signature|         array|
|signature_d0        |  out|    8|   ap_memory|                        signature|         array|
+--------------------+-----+-----+------------+---------------------------------+--------------+

