\hypertarget{structSCB__Type}{}\section{S\+C\+B\+\_\+\+Type Struct Reference}
\label{structSCB__Type}\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control Block (S\+CB).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}



Collaboration diagram for S\+C\+B\+\_\+\+Type\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSCB__Type_aaedf846e435ed05c68784b40d3db2bf2}{A\+DR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_aeb77053c84f49c261ab5b8374e8958ef}{A\+F\+SR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_a6ed3c9064013343ea9fd0a73a734f29d}{A\+I\+R\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_a31f79afe86c949c9862e7d5fce077c3a}{B\+F\+AR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_a6d273c6b90bad15c91dfbbad0f6e92d8}{C\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_a2f94bf549b16fdeb172352e22309e3c4}{C\+F\+SR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_af460b56ce524a8e3534173f0aee78e85}{C\+P\+A\+CR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSCB__Type_afa7a9ee34dfa1da0b60b4525da285032}{C\+P\+U\+ID}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSCB__Type_a586a5225467262b378c0f231ccc77f86}{D\+FR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_ad7d61d9525fa9162579c3da0b87bff8d}{D\+F\+SR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_a7bed53391da4f66d8a2a236a839d4c3d}{H\+F\+SR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_a3e66570ab689d28aebefa7e84e85dc4a}{I\+C\+SR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSCB__Type_acee8e458f054aac964268f4fe647ea4f}{I\+S\+AR} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_ac49b24b3f222508464f111772f2c44dd}{M\+M\+F\+AR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSCB__Type_aec2f8283d2737c6897188568a4214976}{M\+M\+FR} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structSCB__Type_a3f51c43f952f3799951d0c54e76b0cb7}{P\+FR} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{structSCB__Type_ac89a5d9901e3748d22a7090bfca2bee6}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_abfad14e7b4534d73d329819625d77a16}{S\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_ae9891a59abbe51b0b2067ca507ca212f}{S\+H\+C\+SR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structSCB__Type_af6336103f8be0cab29de51daed5a65f4}{S\+HP} \mbox{[}12\mbox{]}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structSCB__Type_a0faf96f964931cadfb71cfa54e051f6f}{V\+T\+OR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\+CB). 

Definition at line 328 of file core\+\_\+cm3.\+h.



\subsection{Member Data Documentation}
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+DR@{A\+DR}}
\index{A\+DR@{A\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+DR}{ADR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+DR}\hypertarget{structSCB__Type_aaedf846e435ed05c68784b40d3db2bf2}{}\label{structSCB__Type_aaedf846e435ed05c68784b40d3db2bf2}
Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line 346 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+F\+SR@{A\+F\+SR}}
\index{A\+F\+SR@{A\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+F\+SR}{AFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+F\+SR}\hypertarget{structSCB__Type_aeb77053c84f49c261ab5b8374e8958ef}{}\label{structSCB__Type_aeb77053c84f49c261ab5b8374e8958ef}
Offset\+: 0x03C (R/W) Auxiliary Fault Status Register 

Definition at line 343 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+I\+R\+CR}\hypertarget{structSCB__Type_a6ed3c9064013343ea9fd0a73a734f29d}{}\label{structSCB__Type_a6ed3c9064013343ea9fd0a73a734f29d}
Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register 

Definition at line 333 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!B\+F\+AR@{B\+F\+AR}}
\index{B\+F\+AR@{B\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{B\+F\+AR}{BFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+B\+F\+AR}\hypertarget{structSCB__Type_a31f79afe86c949c9862e7d5fce077c3a}{}\label{structSCB__Type_a31f79afe86c949c9862e7d5fce077c3a}
Offset\+: 0x038 (R/W) Bus\+Fault Address Register 

Definition at line 342 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+CR}\hypertarget{structSCB__Type_a6d273c6b90bad15c91dfbbad0f6e92d8}{}\label{structSCB__Type_a6d273c6b90bad15c91dfbbad0f6e92d8}
Offset\+: 0x014 (R/W) Configuration Control Register 

Definition at line 335 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+F\+SR@{C\+F\+SR}}
\index{C\+F\+SR@{C\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+F\+SR}{CFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+F\+SR}\hypertarget{structSCB__Type_a2f94bf549b16fdeb172352e22309e3c4}{}\label{structSCB__Type_a2f94bf549b16fdeb172352e22309e3c4}
Offset\+: 0x028 (R/W) Configurable Fault Status Register 

Definition at line 338 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+A\+CR@{C\+P\+A\+CR}}
\index{C\+P\+A\+CR@{C\+P\+A\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+A\+CR}{CPACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+P\+A\+CR}\hypertarget{structSCB__Type_af460b56ce524a8e3534173f0aee78e85}{}\label{structSCB__Type_af460b56ce524a8e3534173f0aee78e85}
Offset\+: 0x088 (R/W) Coprocessor Access Control Register 

Definition at line 350 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+U\+ID}{CPUID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+P\+U\+ID}\hypertarget{structSCB__Type_afa7a9ee34dfa1da0b60b4525da285032}{}\label{structSCB__Type_afa7a9ee34dfa1da0b60b4525da285032}
Offset\+: 0x000 (R/ ) C\+P\+U\+ID Base Register 

Definition at line 330 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+FR@{D\+FR}}
\index{D\+FR@{D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+FR}{DFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+FR}\hypertarget{structSCB__Type_a586a5225467262b378c0f231ccc77f86}{}\label{structSCB__Type_a586a5225467262b378c0f231ccc77f86}
Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line 345 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+F\+SR}{DFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+F\+SR}\hypertarget{structSCB__Type_ad7d61d9525fa9162579c3da0b87bff8d}{}\label{structSCB__Type_ad7d61d9525fa9162579c3da0b87bff8d}
Offset\+: 0x030 (R/W) Debug Fault Status Register 

Definition at line 340 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!H\+F\+SR@{H\+F\+SR}}
\index{H\+F\+SR@{H\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{H\+F\+SR}{HFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+H\+F\+SR}\hypertarget{structSCB__Type_a7bed53391da4f66d8a2a236a839d4c3d}{}\label{structSCB__Type_a7bed53391da4f66d8a2a236a839d4c3d}
Offset\+: 0x02C (R/W) Hard\+Fault Status Register 

Definition at line 339 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+SR}{ICSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+SR}\hypertarget{structSCB__Type_a3e66570ab689d28aebefa7e84e85dc4a}{}\label{structSCB__Type_a3e66570ab689d28aebefa7e84e85dc4a}
Offset\+: 0x004 (R/W) Interrupt Control and State Register 

Definition at line 331 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+S\+AR@{I\+S\+AR}}
\index{I\+S\+AR@{I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+AR}{ISAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+S\+AR\mbox{[}5\mbox{]}}\hypertarget{structSCB__Type_acee8e458f054aac964268f4fe647ea4f}{}\label{structSCB__Type_acee8e458f054aac964268f4fe647ea4f}
Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line 348 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+F\+AR@{M\+M\+F\+AR}}
\index{M\+M\+F\+AR@{M\+M\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+M\+F\+AR}{MMFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+F\+AR}\hypertarget{structSCB__Type_ac49b24b3f222508464f111772f2c44dd}{}\label{structSCB__Type_ac49b24b3f222508464f111772f2c44dd}
Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register 

Definition at line 341 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+FR@{M\+M\+FR}}
\index{M\+M\+FR@{M\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+M\+FR}{MMFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+FR\mbox{[}4\mbox{]}}\hypertarget{structSCB__Type_aec2f8283d2737c6897188568a4214976}{}\label{structSCB__Type_aec2f8283d2737c6897188568a4214976}
Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line 347 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!P\+FR@{P\+FR}}
\index{P\+FR@{P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+FR}{PFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+P\+FR\mbox{[}2\mbox{]}}\hypertarget{structSCB__Type_a3f51c43f952f3799951d0c54e76b0cb7}{}\label{structSCB__Type_a3f51c43f952f3799951d0c54e76b0cb7}
Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line 344 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}5\mbox{]}}\hypertarget{structSCB__Type_ac89a5d9901e3748d22a7090bfca2bee6}{}\label{structSCB__Type_ac89a5d9901e3748d22a7090bfca2bee6}


Definition at line 349 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+CR}\hypertarget{structSCB__Type_abfad14e7b4534d73d329819625d77a16}{}\label{structSCB__Type_abfad14e7b4534d73d329819625d77a16}
Offset\+: 0x010 (R/W) System Control Register 

Definition at line 334 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+H\+C\+SR}\hypertarget{structSCB__Type_ae9891a59abbe51b0b2067ca507ca212f}{}\label{structSCB__Type_ae9891a59abbe51b0b2067ca507ca212f}
Offset\+: 0x024 (R/W) System Handler Control and State Register 

Definition at line 337 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+HP}{SHP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+HP\mbox{[}12\mbox{]}}\hypertarget{structSCB__Type_af6336103f8be0cab29de51daed5a65f4}{}\label{structSCB__Type_af6336103f8be0cab29de51daed5a65f4}
Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line 336 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{V\+T\+OR}{VTOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+V\+T\+OR}\hypertarget{structSCB__Type_a0faf96f964931cadfb71cfa54e051f6f}{}\label{structSCB__Type_a0faf96f964931cadfb71cfa54e051f6f}
Offset\+: 0x008 (R/W) Vector Table Offset Register 

Definition at line 332 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\end{DoxyCompactItemize}
