
`timescale 1ns / 1ns

module test;


wire  q;

reg  d, en;



latch top(q, d, en); 
 
