int\r\nF_1 (\r\nT_1 * V_1 ,\r\nunsigned int * V_2 ,\r\nunsigned int * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister unsigned int V_5 , V_6 ;\r\nregister int V_7 ;\r\nregister boolean V_8 = FALSE ;\r\nV_5 = * V_1 ;\r\nV_7 = F_2 ( V_5 ) - V_9 ;\r\nif ( V_7 > V_10 + 1 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_6 = 0 ;\r\n} else {\r\nV_6 = 0xffffffff ;\r\n}\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\n* V_3 = V_6 ;\r\nreturn ( V_12 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_6 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\n* V_3 = V_6 ;\r\nreturn ( V_12 ) ;\r\n}\r\nF_6 ( V_5 ) ;\r\nF_7 ( V_5 , V_7 , V_6 ) ;\r\nif ( F_8 ( V_5 , V_7 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_9 () ) {\r\ncase V_13 :\r\nV_6 ++ ;\r\nbreak;\r\ncase V_14 :\r\nbreak;\r\ncase V_15 :\r\nif ( F_10 ( V_5 , V_7 ) &&\r\n( F_11 ( V_5 , V_7 ) ||\r\n( V_6 & 1 ) ) ) {\r\nV_6 ++ ;\r\n}\r\nbreak;\r\n}\r\n}\r\n} else {\r\nV_6 = 0 ;\r\nif ( F_12 ( V_5 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_9 () ) {\r\ncase V_13 :\r\nif ( F_13 ( V_5 ) ) {\r\nV_6 ++ ;\r\n}\r\nbreak;\r\ncase V_14 :\r\nif ( F_3 ( V_5 ) ) {\r\nV_6 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nV_8 = FALSE ;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( V_7 == - 1 &&\r\nF_14 ( V_5 ) ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_6 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nV_8 = FALSE ;\r\n}\r\nelse V_6 ++ ;\r\n}\r\nbreak;\r\n}\r\n}\r\n}\r\n* V_3 = V_6 ;\r\nif ( V_8 ) {\r\nif ( F_15 () ) return ( V_16 ) ;\r\nelse F_16 () ;\r\n}\r\nreturn ( V_12 ) ;\r\n}\r\nint\r\nF_17 (\r\nT_1 * V_1 ,\r\nunsigned int * V_2 ,\r\nT_2 * V_3 ,\r\nunsigned int * V_4 )\r\n{\r\nregister int V_7 ;\r\nregister unsigned int V_5 , V_17 , V_18 ;\r\nregister boolean V_8 = FALSE ;\r\nV_5 = * V_1 ;\r\nV_7 = F_2 ( V_5 ) - V_9 ;\r\nif ( V_7 > V_19 + 1 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_17 = V_18 = 0 ;\r\n} else {\r\nV_17 = V_18 = 0xffffffff ;\r\n}\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nF_18 ( V_17 , V_18 , V_3 ) ;\r\nreturn ( V_12 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_17 = V_18 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nF_18 ( V_17 , V_18 , V_3 ) ;\r\nreturn ( V_12 ) ;\r\n}\r\nF_6 ( V_5 ) ;\r\nF_19 ( V_5 , V_7 , V_17 , V_18 ) ;\r\nif ( F_8 ( V_5 , V_7 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_9 () ) {\r\ncase V_13 :\r\nF_20 ( V_17 , V_18 ) ;\r\nbreak;\r\ncase V_14 :\r\nbreak;\r\ncase V_15 :\r\nif ( F_10 ( V_5 , V_7 ) &&\r\n( F_11 ( V_5 , V_7 ) ||\r\nF_21 ( V_18 ) ) ) {\r\nF_20 ( V_17 , V_18 ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\n} else {\r\nF_22 ( V_17 , V_18 ) ;\r\nif ( F_12 ( V_5 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_9 () ) {\r\ncase V_13 :\r\nif ( F_13 ( V_5 ) ) {\r\nF_20 ( V_17 , V_18 ) ;\r\n}\r\nbreak;\r\ncase V_14 :\r\nif ( F_3 ( V_5 ) ) {\r\nV_17 = V_18 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nV_8 = FALSE ;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( V_7 == - 1 &&\r\nF_14 ( V_5 ) ) {\r\nif ( F_3 ( V_5 ) ) {\r\nV_17 = 0 ;\r\nV_18 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nV_8 = FALSE ;\r\n}\r\nelse F_20 ( V_17 , V_18 ) ;\r\n}\r\n}\r\n}\r\n}\r\nF_18 ( V_17 , V_18 , V_3 ) ;\r\nif ( V_8 ) {\r\nif ( F_15 () ) return ( V_16 ) ;\r\nelse F_16 () ;\r\n}\r\nreturn ( V_12 ) ;\r\n}\r\nint\r\nF_23 ( T_3 * V_1 , unsigned int * V_2 ,\r\nunsigned int * V_3 , unsigned int * V_4 )\r\n{\r\nregister unsigned int V_20 , V_21 , V_6 ;\r\nregister int V_7 ;\r\nregister boolean V_8 = FALSE ;\r\nF_24 ( V_1 , V_20 , V_21 ) ;\r\nV_7 = F_25 ( V_20 ) - V_22 ;\r\nif ( V_7 > V_10 + 1 ) {\r\nif ( F_26 ( V_20 ) ) {\r\nV_6 = 0 ;\r\n} else {\r\nV_6 = 0xffffffff ;\r\n}\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\n* V_3 = V_6 ;\r\nreturn ( V_12 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nif ( F_26 ( V_20 ) ) {\r\nV_6 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\n* V_3 = V_6 ;\r\nreturn ( V_12 ) ;\r\n}\r\nF_27 ( V_20 ) ;\r\nF_28 ( V_20 , V_21 , V_7 , V_6 ) ;\r\nif ( F_29 ( V_20 , V_21 , V_7 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_9 () ) {\r\ncase V_13 :\r\nV_6 ++ ;\r\nbreak;\r\ncase V_14 :\r\nbreak;\r\ncase V_15 :\r\nif( F_30 ( V_20 , V_21 , V_7 ) &&\r\n( F_31 ( V_20 , V_21 , V_7 ) ||\r\nV_6 & 1 ) )\r\nV_6 ++ ;\r\nbreak;\r\n}\r\nif ( V_6 == 0 ) {\r\nV_6 = 0xffffffff ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\n* V_3 = V_6 ;\r\nreturn ( V_12 ) ;\r\n}\r\n}\r\n} else {\r\nV_6 = 0 ;\r\nif ( F_32 ( V_20 , V_21 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_9 () ) {\r\ncase V_13 :\r\nif ( F_33 ( V_20 ) ) V_6 ++ ;\r\nbreak;\r\ncase V_14 :\r\nif ( F_26 ( V_20 ) ) {\r\nV_6 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nV_8 = FALSE ;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( V_7 == - 1 &&\r\nF_34 ( V_20 , V_21 ) )\r\nif ( F_26 ( V_20 ) ) {\r\nV_6 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nV_8 = FALSE ;\r\n}\r\nelse V_6 ++ ;\r\n}\r\n}\r\n}\r\n* V_3 = V_6 ;\r\nif ( V_8 ) {\r\nif ( F_15 () ) return ( V_16 ) ;\r\nelse F_16 () ;\r\n}\r\nreturn ( V_12 ) ;\r\n}\r\nint\r\nF_35 ( T_3 * V_1 , unsigned int * V_2 ,\r\nT_2 * V_3 , unsigned int * V_4 )\r\n{\r\nregister int V_7 ;\r\nregister unsigned int V_20 , V_21 , V_17 , V_18 ;\r\nregister boolean V_8 = FALSE ;\r\nF_24 ( V_1 , V_20 , V_21 ) ;\r\nV_7 = F_25 ( V_20 ) - V_22 ;\r\nif ( V_7 > V_19 + 1 ) {\r\nif ( F_26 ( V_20 ) ) {\r\nV_17 = V_18 = 0 ;\r\n} else {\r\nV_17 = V_18 = 0xffffffff ;\r\n}\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nF_18 ( V_17 , V_18 , V_3 ) ;\r\nreturn ( V_12 ) ;\r\n}\r\nif ( V_7 >= 0 ) {\r\nif ( F_26 ( V_20 ) ) {\r\nV_17 = V_18 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nF_18 ( V_17 , V_18 , V_3 ) ;\r\nreturn ( V_12 ) ;\r\n}\r\nF_27 ( V_20 ) ;\r\nF_36 ( V_20 , V_21 , V_7 , V_17 ,\r\nV_18 ) ;\r\nif ( F_29 ( V_20 , V_21 , V_7 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_9 () ) {\r\ncase V_13 :\r\nF_20 ( V_17 , V_18 ) ;\r\nbreak;\r\ncase V_14 :\r\nbreak;\r\ncase V_15 :\r\nif( F_30 ( V_20 , V_21 , V_7 ) )\r\nif( F_31 ( V_20 , V_21 , V_7 ) ||\r\nF_21 ( V_18 ) )\r\nF_20 ( V_17 , V_18 ) ;\r\n}\r\n}\r\n} else {\r\nF_22 ( V_17 , V_18 ) ;\r\nif ( F_32 ( V_20 , V_21 ) ) {\r\nV_8 = TRUE ;\r\nswitch ( F_9 () ) {\r\ncase V_13 :\r\nif ( F_33 ( V_20 ) ) {\r\nF_20 ( V_17 , V_18 ) ;\r\n}\r\nbreak;\r\ncase V_14 :\r\nif ( F_26 ( V_20 ) ) {\r\nV_17 = V_18 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nV_8 = FALSE ;\r\n}\r\nbreak;\r\ncase V_15 :\r\nif ( V_7 == - 1 &&\r\nF_34 ( V_20 , V_21 ) )\r\nif ( F_33 ( V_20 ) ) {\r\nF_20 ( V_17 , V_18 ) ;\r\n} else {\r\nV_17 = 0 ;\r\nV_18 = 0 ;\r\nif ( F_4 () ) {\r\nreturn ( V_11 ) ;\r\n}\r\nF_5 () ;\r\nV_8 = FALSE ;\r\n}\r\n}\r\n}\r\n}\r\nF_18 ( V_17 , V_18 , V_3 ) ;\r\nif ( V_8 ) {\r\nif ( F_15 () ) return ( V_16 ) ;\r\nelse F_16 () ;\r\n}\r\nreturn ( V_12 ) ;\r\n}
