Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar  7 16:46:36 2025
| Host         : DESKTOP-VV48MO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP_timing_summary_routed.rpt -pb DSP_timing_summary_routed.pb -rpx DSP_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 172 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 134 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.528        0.000                      0                  105        0.410        0.000                      0                  105        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.528        0.000                      0                  105        0.410        0.000                      0                  105        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CARRYOUT_REG/Reg_in_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.070ns (39.873%)  route 3.121ns (60.127%))
  Logic Levels:           16  (CARRY4=13 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.782 r  P_REG/Reg_in_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    P_REG/Reg_in_reg[43]_i_1_n_0
    SLICE_X159Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.871 r  P_REG/Reg_in_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.871    P_REG/Reg_in_reg[47]_i_1_n_0
    SLICE_X159Y172       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.041 r  P_REG/Reg_in_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.595     9.636    CARRYOUT_REG/O[0]
    SLICE_X157Y171       FDRE                                         r  CARRYOUT_REG/Reg_in_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.275    14.165    CARRYOUT_REG/CLK
    SLICE_X157Y171       FDRE                                         r  CARRYOUT_REG/Reg_in_reg[0]_lopt_replica/C
                         clock pessimism              0.215    14.380    
                         clock uncertainty           -0.035    14.345    
    SLICE_X157Y171       FDRE (Setup_fdre_C_D)       -0.181    14.164    CARRYOUT_REG/Reg_in_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.164    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CARRYOUT_REG/Reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 2.070ns (45.034%)  route 2.527ns (54.966%))
  Logic Levels:           16  (CARRY4=13 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.782 r  P_REG/Reg_in_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    P_REG/Reg_in_reg[43]_i_1_n_0
    SLICE_X159Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.871 r  P_REG/Reg_in_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.871    P_REG/Reg_in_reg[47]_i_1_n_0
    SLICE_X159Y172       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.041 r  P_REG/Reg_in_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000     9.041    CARRYOUT_REG/O[0]
    SLICE_X159Y172       FDRE                                         r  CARRYOUT_REG/Reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.275    14.165    CARRYOUT_REG/CLK
    SLICE_X159Y172       FDRE                                         r  CARRYOUT_REG/Reg_in_reg[0]/C
                         clock pessimism              0.215    14.380    
                         clock uncertainty           -0.035    14.345    
    SLICE_X159Y172       FDRE (Setup_fdre_C_D)        0.049    14.394    CARRYOUT_REG/Reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         14.394    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.045ns (44.734%)  route 2.527ns (55.266%))
  Logic Levels:           15  (CARRY4=12 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.782 r  P_REG/Reg_in_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    P_REG/Reg_in_reg[43]_i_1_n_0
    SLICE_X159Y171       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.016 r  P_REG/Reg_in_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.016    P_REG/Reg_in_reg[47]_i_1_n_4
    SLICE_X159Y171       FDRE                                         r  P_REG/Reg_in_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.275    14.165    P_REG/CLK
    SLICE_X159Y171       FDRE                                         r  P_REG/Reg_in_reg[47]/C
                         clock pessimism              0.215    14.380    
                         clock uncertainty           -0.035    14.345    
    SLICE_X159Y171       FDRE (Setup_fdre_C_D)        0.056    14.401    P_REG/Reg_in_reg[47]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.385    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 2.041ns (44.685%)  route 2.527ns (55.315%))
  Logic Levels:           15  (CARRY4=12 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.782 r  P_REG/Reg_in_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    P_REG/Reg_in_reg[43]_i_1_n_0
    SLICE_X159Y171       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.012 r  P_REG/Reg_in_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.012    P_REG/Reg_in_reg[47]_i_1_n_6
    SLICE_X159Y171       FDRE                                         r  P_REG/Reg_in_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.275    14.165    P_REG/CLK
    SLICE_X159Y171       FDRE                                         r  P_REG/Reg_in_reg[45]/C
                         clock pessimism              0.215    14.380    
                         clock uncertainty           -0.035    14.345    
    SLICE_X159Y171       FDRE (Setup_fdre_C_D)        0.056    14.401    P_REG/Reg_in_reg[45]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.992ns (44.085%)  route 2.527ns (55.915%))
  Logic Levels:           15  (CARRY4=12 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.782 r  P_REG/Reg_in_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    P_REG/Reg_in_reg[43]_i_1_n_0
    SLICE_X159Y171       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.963 r  P_REG/Reg_in_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.963    P_REG/Reg_in_reg[47]_i_1_n_5
    SLICE_X159Y171       FDRE                                         r  P_REG/Reg_in_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.275    14.165    P_REG/CLK
    SLICE_X159Y171       FDRE                                         r  P_REG/Reg_in_reg[46]/C
                         clock pessimism              0.215    14.380    
                         clock uncertainty           -0.035    14.345    
    SLICE_X159Y171       FDRE (Setup_fdre_C_D)        0.056    14.401    P_REG/Reg_in_reg[46]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 1.970ns (43.812%)  route 2.527ns (56.188%))
  Logic Levels:           15  (CARRY4=12 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.782 r  P_REG/Reg_in_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    P_REG/Reg_in_reg[43]_i_1_n_0
    SLICE_X159Y171       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.941 r  P_REG/Reg_in_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.941    P_REG/Reg_in_reg[47]_i_1_n_7
    SLICE_X159Y171       FDRE                                         r  P_REG/Reg_in_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.275    14.165    P_REG/CLK
    SLICE_X159Y171       FDRE                                         r  P_REG/Reg_in_reg[44]/C
                         clock pessimism              0.215    14.380    
                         clock uncertainty           -0.035    14.345    
    SLICE_X159Y171       FDRE (Setup_fdre_C_D)        0.056    14.401    P_REG/Reg_in_reg[44]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.956ns (43.636%)  route 2.527ns (56.364%))
  Logic Levels:           14  (CARRY4=11 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.927 r  P_REG/Reg_in_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.927    P_REG/Reg_in_reg[43]_i_1_n_4
    SLICE_X159Y170       FDRE                                         r  P_REG/Reg_in_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.277    14.167    P_REG/CLK
    SLICE_X159Y170       FDRE                                         r  P_REG/Reg_in_reg[43]/C
                         clock pessimism              0.215    14.382    
                         clock uncertainty           -0.035    14.347    
    SLICE_X159Y170       FDRE (Setup_fdre_C_D)        0.056    14.403    P_REG/Reg_in_reg[43]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.952ns (43.586%)  route 2.527ns (56.414%))
  Logic Levels:           14  (CARRY4=11 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.923 r  P_REG/Reg_in_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.923    P_REG/Reg_in_reg[43]_i_1_n_6
    SLICE_X159Y170       FDRE                                         r  P_REG/Reg_in_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.277    14.167    P_REG/CLK
    SLICE_X159Y170       FDRE                                         r  P_REG/Reg_in_reg[41]/C
                         clock pessimism              0.215    14.382    
                         clock uncertainty           -0.035    14.347    
    SLICE_X159Y170       FDRE (Setup_fdre_C_D)        0.056    14.403    P_REG/Reg_in_reg[41]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.903ns (42.962%)  route 2.527ns (57.038%))
  Logic Levels:           14  (CARRY4=11 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.874 r  P_REG/Reg_in_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.874    P_REG/Reg_in_reg[43]_i_1_n_5
    SLICE_X159Y170       FDRE                                         r  P_REG/Reg_in_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.277    14.167    P_REG/CLK
    SLICE_X159Y170       FDRE                                         r  P_REG/Reg_in_reg[42]/C
                         clock pessimism              0.215    14.382    
                         clock uncertainty           -0.035    14.347    
    SLICE_X159Y170       FDRE (Setup_fdre_C_D)        0.056    14.403    P_REG/Reg_in_reg[42]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 M_REG/Reg_in_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.881ns (42.677%)  route 2.527ns (57.323%))
  Logic Levels:           14  (CARRY4=11 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.167ns = ( 14.167 - 10.000 ) 
    Source Clock Delay      (SCD):    4.444ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.399     4.444    M_REG/CLK
    DSP48_X8Y66          DSP48E1                                      r  M_REG/Reg_in_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y66          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     4.773 r  M_REG/Reg_in_reg/P[0]
                         net (fo=2, routed)           1.402     6.175    B1_REG/P[0]
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.097     6.272 r  B1_REG/Reg_in[3]_i_15/O
                         net (fo=2, routed)           0.723     6.995    B1_REG/XWIRE[0]
    SLICE_X158Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.092 r  B1_REG/Reg_in[3]_i_11/O
                         net (fo=3, routed)           0.402     7.494    B1_REG/Reg_in[3]_i_11_n_0
    SLICE_X159Y160       LUT4 (Prop_lut4_I0_O)        0.097     7.591 r  B1_REG/Reg_in[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.591    P_REG/S[1]
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.892 r  P_REG/Reg_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.892    P_REG/Reg_in_reg[3]_i_1_n_0
    SLICE_X159Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.981 r  P_REG/Reg_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.981    P_REG/Reg_in_reg[7]_i_1_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.070 r  P_REG/Reg_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.070    P_REG/Reg_in_reg[11]_i_1_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.159 r  P_REG/Reg_in_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.159    P_REG/Reg_in_reg[15]_i_1_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.248 r  P_REG/Reg_in_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.248    P_REG/Reg_in_reg[19]_i_1_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.337 r  P_REG/Reg_in_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.337    P_REG/Reg_in_reg[23]_i_1_n_0
    SLICE_X159Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.426 r  P_REG/Reg_in_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    P_REG/Reg_in_reg[27]_i_1_n_0
    SLICE_X159Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.515 r  P_REG/Reg_in_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    P_REG/Reg_in_reg[31]_i_1_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.604 r  P_REG/Reg_in_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    P_REG/Reg_in_reg[35]_i_1_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.693 r  P_REG/Reg_in_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.693    P_REG/Reg_in_reg[39]_i_1_n_0
    SLICE_X159Y170       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.852 r  P_REG/Reg_in_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.852    P_REG/Reg_in_reg[43]_i_1_n_7
    SLICE_X159Y170       FDRE                                         r  P_REG/Reg_in_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.277    14.167    P_REG/CLK
    SLICE_X159Y170       FDRE                                         r  P_REG/Reg_in_reg[40]/C
                         clock pessimism              0.215    14.382    
                         clock uncertainty           -0.035    14.347    
    SLICE_X159Y170       FDRE (Setup_fdre_C_D)        0.056    14.403    P_REG/Reg_in_reg[40]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 P_REG/Reg_in_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.301ns (56.983%)  route 0.227ns (43.017%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.638     1.630    P_REG/CLK
    SLICE_X159Y168       FDRE                                         r  P_REG/Reg_in_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  P_REG/Reg_in_reg[35]/Q
                         net (fo=7, routed)           0.136     1.907    P_REG/Q[35]
    SLICE_X157Y169       LUT4 (Prop_lut4_I1_O)        0.045     1.952 r  P_REG/Reg_in[39]_i_25/O
                         net (fo=1, routed)           0.091     2.044    P_REG/XWIRE[35]
    SLICE_X159Y169       LUT4 (Prop_lut4_I3_O)        0.045     2.089 r  P_REG/Reg_in[39]_i_9/O
                         net (fo=1, routed)           0.000     2.089    P_REG/Reg_in[39]_i_9_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.159 r  P_REG/Reg_in_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.159    P_REG/Reg_in_reg[39]_i_1_n_7
    SLICE_X159Y169       FDRE                                         r  P_REG/Reg_in_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.907     2.149    P_REG/CLK
    SLICE_X159Y169       FDRE                                         r  P_REG/Reg_in_reg[36]/C
                         clock pessimism             -0.506     1.643    
    SLICE_X159Y169       FDRE (Hold_fdre_C_D)         0.105     1.748    P_REG/Reg_in_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 B1_REG/Reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.297ns (55.794%)  route 0.235ns (44.206%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.633    B1_REG/CLK
    SLICE_X156Y163       FDRE                                         r  B1_REG/Reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  B1_REG/Reg_in_reg[10]/Q
                         net (fo=3, routed)           0.106     1.880    P_REG/Reg_in_reg[17]_0[8]
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  P_REG/Reg_in[11]_i_11/O
                         net (fo=2, routed)           0.130     2.055    P_REG/Reg_in[11]_i_11_n_0
    SLICE_X159Y162       LUT4 (Prop_lut4_I1_O)        0.045     2.100 r  P_REG/Reg_in[11]_i_7/O
                         net (fo=1, routed)           0.000     2.100    P_REG/Reg_in[11]_i_7_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.166 r  P_REG/Reg_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.166    P_REG/Reg_in_reg[11]_i_1_n_5
    SLICE_X159Y162       FDRE                                         r  P_REG/Reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.914     2.155    P_REG/CLK
    SLICE_X159Y162       FDRE                                         r  P_REG/Reg_in_reg[10]/C
                         clock pessimism             -0.506     1.649    
    SLICE_X159Y162       FDRE (Hold_fdre_C_D)         0.105     1.754    P_REG/Reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 B1_REG/Reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.296ns (54.791%)  route 0.244ns (45.209%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.633    B1_REG/CLK
    SLICE_X156Y164       FDRE                                         r  B1_REG/Reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y164       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  B1_REG/Reg_in_reg[12]/Q
                         net (fo=3, routed)           0.109     1.884    B1_REG/Q[12]
    SLICE_X158Y163       LUT5 (Prop_lut5_I0_O)        0.045     1.929 r  B1_REG/Reg_in[15]_i_23/O
                         net (fo=1, routed)           0.135     2.064    P_REG/Reg_in_reg[17]_2[12]
    SLICE_X159Y163       LUT4 (Prop_lut4_I3_O)        0.045     2.109 r  P_REG/Reg_in[15]_i_8/O
                         net (fo=1, routed)           0.000     2.109    P_REG/Reg_in[15]_i_8_n_0
    SLICE_X159Y163       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.174 r  P_REG/Reg_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.174    P_REG/Reg_in_reg[15]_i_1_n_6
    SLICE_X159Y163       FDRE                                         r  P_REG/Reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.912     2.154    P_REG/CLK
    SLICE_X159Y163       FDRE                                         r  P_REG/Reg_in_reg[13]/C
                         clock pessimism             -0.506     1.648    
    SLICE_X159Y163       FDRE (Hold_fdre_C_D)         0.105     1.753    P_REG/Reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 P_REG/Reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.301ns (56.404%)  route 0.233ns (43.596%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.633    P_REG/CLK
    SLICE_X159Y165       FDRE                                         r  P_REG/Reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y165       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  P_REG/Reg_in_reg[20]/Q
                         net (fo=7, routed)           0.121     1.895    P_REG/Q[20]
    SLICE_X158Y165       LUT5 (Prop_lut5_I3_O)        0.045     1.940 r  P_REG/Reg_in[23]_i_15/O
                         net (fo=2, routed)           0.112     2.052    P_REG/Reg_in[23]_i_15_n_0
    SLICE_X159Y165       LUT4 (Prop_lut4_I1_O)        0.045     2.097 r  P_REG/Reg_in[23]_i_9/O
                         net (fo=1, routed)           0.000     2.097    P_REG/Reg_in[23]_i_9_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.167 r  P_REG/Reg_in_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.167    P_REG/Reg_in_reg[23]_i_1_n_7
    SLICE_X159Y165       FDRE                                         r  P_REG/Reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.911     2.153    P_REG/CLK
    SLICE_X159Y165       FDRE                                         r  P_REG/Reg_in_reg[20]/C
                         clock pessimism             -0.520     1.633    
    SLICE_X159Y165       FDRE (Hold_fdre_C_D)         0.105     1.738    P_REG/Reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 P_REG/Reg_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.310ns (56.285%)  route 0.241ns (43.715%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.639     1.631    P_REG/CLK
    SLICE_X159Y167       FDRE                                         r  P_REG/Reg_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y167       FDRE (Prop_fdre_C_Q)         0.141     1.772 r  P_REG/Reg_in_reg[30]/Q
                         net (fo=7, routed)           0.144     1.916    P_REG/Q[30]
    SLICE_X157Y167       LUT6 (Prop_lut6_I1_O)        0.045     1.961 r  P_REG/Reg_in[35]_i_5/O
                         net (fo=1, routed)           0.097     2.058    P_REG/Reg_in[35]_i_5_n_0
    SLICE_X159Y168       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.182 r  P_REG/Reg_in_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.182    P_REG/Reg_in_reg[35]_i_1_n_6
    SLICE_X159Y168       FDRE                                         r  P_REG/Reg_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.909     2.150    P_REG/CLK
    SLICE_X159Y168       FDRE                                         r  P_REG/Reg_in_reg[33]/C
                         clock pessimism             -0.506     1.644    
    SLICE_X159Y168       FDRE (Hold_fdre_C_D)         0.105     1.749    P_REG/Reg_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 B1_REG/Reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.330ns (58.375%)  route 0.235ns (41.625%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.633    B1_REG/CLK
    SLICE_X156Y163       FDRE                                         r  B1_REG/Reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  B1_REG/Reg_in_reg[10]/Q
                         net (fo=3, routed)           0.106     1.880    P_REG/Reg_in_reg[17]_0[8]
    SLICE_X157Y163       LUT6 (Prop_lut6_I5_O)        0.045     1.925 r  P_REG/Reg_in[11]_i_11/O
                         net (fo=2, routed)           0.130     2.055    P_REG/Reg_in[11]_i_11_n_0
    SLICE_X159Y162       LUT4 (Prop_lut4_I1_O)        0.045     2.100 r  P_REG/Reg_in[11]_i_7/O
                         net (fo=1, routed)           0.000     2.100    P_REG/Reg_in[11]_i_7_n_0
    SLICE_X159Y162       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.199 r  P_REG/Reg_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.199    P_REG/Reg_in_reg[11]_i_1_n_4
    SLICE_X159Y162       FDRE                                         r  P_REG/Reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.914     2.155    P_REG/CLK
    SLICE_X159Y162       FDRE                                         r  P_REG/Reg_in_reg[11]/C
                         clock pessimism             -0.506     1.649    
    SLICE_X159Y162       FDRE (Hold_fdre_C_D)         0.105     1.754    P_REG/Reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 A1_REG/Reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.310ns (55.028%)  route 0.253ns (44.972%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.633    A1_REG/clk
    SLICE_X156Y165       FDRE                                         r  A1_REG/Reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y165       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  A1_REG/Reg_in_reg[0]/Q
                         net (fo=5, routed)           0.114     1.889    P_REG/Reg_in_reg[17]_1[0]
    SLICE_X158Y165       LUT6 (Prop_lut6_I3_O)        0.045     1.934 r  P_REG/Reg_in[23]_i_5/O
                         net (fo=1, routed)           0.139     2.073    P_REG/Reg_in[23]_i_5_n_0
    SLICE_X159Y165       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.197 r  P_REG/Reg_in_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.197    P_REG/Reg_in_reg[23]_i_1_n_6
    SLICE_X159Y165       FDRE                                         r  P_REG/Reg_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.911     2.153    P_REG/CLK
    SLICE_X159Y165       FDRE                                         r  P_REG/Reg_in_reg[21]/C
                         clock pessimism             -0.506     1.647    
    SLICE_X159Y165       FDRE (Hold_fdre_C_D)         0.105     1.752    P_REG/Reg_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 P_REG/Reg_in_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.337ns (59.728%)  route 0.227ns (40.272%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.638     1.630    P_REG/CLK
    SLICE_X159Y168       FDRE                                         r  P_REG/Reg_in_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y168       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  P_REG/Reg_in_reg[35]/Q
                         net (fo=7, routed)           0.136     1.907    P_REG/Q[35]
    SLICE_X157Y169       LUT4 (Prop_lut4_I1_O)        0.045     1.952 r  P_REG/Reg_in[39]_i_25/O
                         net (fo=1, routed)           0.091     2.044    P_REG/XWIRE[35]
    SLICE_X159Y169       LUT4 (Prop_lut4_I3_O)        0.045     2.089 r  P_REG/Reg_in[39]_i_9/O
                         net (fo=1, routed)           0.000     2.089    P_REG/Reg_in[39]_i_9_n_0
    SLICE_X159Y169       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.195 r  P_REG/Reg_in_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.195    P_REG/Reg_in_reg[39]_i_1_n_6
    SLICE_X159Y169       FDRE                                         r  P_REG/Reg_in_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.907     2.149    P_REG/CLK
    SLICE_X159Y169       FDRE                                         r  P_REG/Reg_in_reg[37]/C
                         clock pessimism             -0.506     1.643    
    SLICE_X159Y169       FDRE (Hold_fdre_C_D)         0.105     1.748    P_REG/Reg_in_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 B1_REG/Reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.294ns (51.796%)  route 0.274ns (48.204%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.643     1.635    B1_REG/CLK
    SLICE_X156Y160       FDRE                                         r  B1_REG/Reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y160       FDRE (Prop_fdre_C_Q)         0.141     1.776 r  B1_REG/Reg_in_reg[2]/Q
                         net (fo=3, routed)           0.118     1.894    B1_REG/Q[2]
    SLICE_X158Y160       LUT5 (Prop_lut5_I0_O)        0.045     1.939 r  B1_REG/Reg_in[3]_i_13/O
                         net (fo=1, routed)           0.155     2.095    P_REG/Reg_in_reg[17]_2[2]
    SLICE_X159Y160       LUT6 (Prop_lut6_I5_O)        0.045     2.140 r  P_REG/Reg_in[3]_i_4__0/O
                         net (fo=1, routed)           0.000     2.140    P_REG/Reg_in[3]_i_4__0_n_0
    SLICE_X159Y160       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.203 r  P_REG/Reg_in_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.203    P_REG/Reg_in_reg[3]_i_1_n_4
    SLICE_X159Y160       FDRE                                         r  P_REG/Reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.915     2.157    P_REG/CLK
    SLICE_X159Y160       FDRE                                         r  P_REG/Reg_in_reg[3]/C
                         clock pessimism             -0.506     1.651    
    SLICE_X159Y160       FDRE (Hold_fdre_C_D)         0.105     1.756    P_REG/Reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 A1_REG/Reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/Reg_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.294ns (50.568%)  route 0.287ns (49.432%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.641     1.633    A1_REG/clk
    SLICE_X156Y165       FDRE                                         r  A1_REG/Reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y165       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  A1_REG/Reg_in_reg[1]/Q
                         net (fo=4, routed)           0.156     1.930    P_REG/Reg_in_reg[17]_1[1]
    SLICE_X157Y165       LUT5 (Prop_lut5_I1_O)        0.045     1.975 r  P_REG/Reg_in[23]_i_17/O
                         net (fo=2, routed)           0.132     2.107    P_REG/Reg_in[23]_i_17_n_0
    SLICE_X159Y164       LUT4 (Prop_lut4_I1_O)        0.045     2.152 r  P_REG/Reg_in[19]_i_6/O
                         net (fo=1, routed)           0.000     2.152    P_REG/Reg_in[19]_i_6_n_0
    SLICE_X159Y164       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.215 r  P_REG/Reg_in_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.215    P_REG/Reg_in_reg[19]_i_1_n_4
    SLICE_X159Y164       FDRE                                         r  P_REG/Reg_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.912     2.154    P_REG/CLK
    SLICE_X159Y164       FDRE                                         r  P_REG/Reg_in_reg[19]/C
                         clock pessimism             -0.506     1.648    
    SLICE_X159Y164       FDRE (Hold_fdre_C_D)         0.105     1.753    P_REG/Reg_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.461    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y66     M_REG/Reg_in_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y165  A1_REG/Reg_in_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y167  A1_REG/Reg_in_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y167  A1_REG/Reg_in_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X154Y167  A1_REG/Reg_in_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X155Y168  A1_REG/Reg_in_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X154Y168  A1_REG/Reg_in_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X154Y168  A1_REG/Reg_in_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X154Y168  A1_REG/Reg_in_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y171  D_REG/Reg_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y168  P_REG/Reg_in_reg[32]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y168  P_REG/Reg_in_reg[33]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y168  P_REG/Reg_in_reg[34]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y168  P_REG/Reg_in_reg[35]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y169  P_REG/Reg_in_reg[36]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y169  P_REG/Reg_in_reg[37]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y169  P_REG/Reg_in_reg[38]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y169  P_REG/Reg_in_reg[39]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y163  B1_REG/Reg_in_reg[12]_lopt_replica/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y167  A1_REG/Reg_in_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y164  B1_REG/Reg_in_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y163  B1_REG/Reg_in_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y164  B1_REG/Reg_in_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y164  B1_REG/Reg_in_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y163  B1_REG/Reg_in_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y163  B1_REG/Reg_in_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y164  B1_REG/Reg_in_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y164  B1_REG/Reg_in_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y160  B1_REG/Reg_in_reg[1]_lopt_replica/C



