
ADalwadi_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004938  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000125c  08004ae4  08004ae4  00005ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d40  08005d40  0000701c  2**0
                  CONTENTS
  4 .ARM          00000008  08005d40  08005d40  00006d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d48  08005d48  0000701c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d48  08005d48  00006d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d4c  08005d4c  00006d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08005d50  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000701c  2**0
                  CONTENTS
 10 .bss          00025a64  2000001c  2000001c  0000701c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20025a80  20025a80  0000701c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000701c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001077c  00000000  00000000  0000704c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cef  00000000  00000000  000177c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001078  00000000  00000000  0001a4b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c89  00000000  00000000  0001b530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e43  00000000  00000000  0001c1b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014a9a  00000000  00000000  00042ffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1e57  00000000  00000000  00057a96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001398ed  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004418  00000000  00000000  00139930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009e  00000000  00000000  0013dd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000001c 	.word	0x2000001c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08004acc 	.word	0x08004acc

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000020 	.word	0x20000020
 80001e8:	08004acc 	.word	0x08004acc

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <ApplicationInit>:
void LCDTouchScreenInterruptGPIOInit(void);
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS

void ApplicationInit(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 80004e0:	f001 ff5a 	bl	8002398 <initialise_monitor_handles>
    LTCD__Init();
 80004e4:	f000 f9d2 	bl	800088c <LTCD__Init>
    LTCD_Layer_Init(0);
 80004e8:	2000      	movs	r0, #0
 80004ea:	f000 f98f 	bl	800080c <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_BLACK);
 80004ee:	2100      	movs	r1, #0
 80004f0:	2000      	movs	r0, #0
 80004f2:	f000 fa95 	bl	8000a20 <LCD_Clear>

    Button_Init_InterruptMode();
 80004f6:	f000 f891 	bl	800061c <Button_Init_InterruptMode>

    Timer6Init();
 80004fa:	f001 f9d7 	bl	80018ac <Timer6Init>
	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS
}
 80004fe:	bf00      	nop
 8000500:	bd80      	pop	{r7, pc}

08000502 <LCD_Visual_Demo>:

void LCD_Visual_Demo(void)
{
 8000502:	b580      	push	{r7, lr}
 8000504:	af00      	add	r7, sp, #0

//	DrawStartScreen(board);

//	tetrominoe = BuildTetrominoe(T, board);

	DrawEndScreen();
 8000506:	f001 f997 	bl	8001838 <DrawEndScreen>


}
 800050a:	bf00      	nop
 800050c:	bd80      	pop	{r7, pc}
	...

08000510 <EXTI0_IRQHandler>:
}
#endif // TOUCH_INTERRUPT_ENABLED
#endif // COMPILE_TOUCH_FUNCTIONS


void EXTI0_IRQHandler(){
 8000510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000512:	b0db      	sub	sp, #364	@ 0x16c
 8000514:	af2e      	add	r7, sp, #184	@ 0xb8

	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8000516:	2006      	movs	r0, #6
 8000518:	f002 f941 	bl	800279e <HAL_NVIC_DisableIRQ>

	if(CheckCollision(tetrominoe, board)){
 800051c:	4c3d      	ldr	r4, [pc, #244]	@ (8000614 <EXTI0_IRQHandler+0x104>)
 800051e:	4a3e      	ldr	r2, [pc, #248]	@ (8000618 <EXTI0_IRQHandler+0x108>)
 8000520:	ab03      	add	r3, sp, #12
 8000522:	4611      	mov	r1, r2
 8000524:	22a8      	movs	r2, #168	@ 0xa8
 8000526:	4618      	mov	r0, r3
 8000528:	f004 fac2 	bl	8004ab0 <memcpy>
 800052c:	466b      	mov	r3, sp
 800052e:	f104 0210 	add.w	r2, r4, #16
 8000532:	ca07      	ldmia	r2, {r0, r1, r2}
 8000534:	c303      	stmia	r3!, {r0, r1}
 8000536:	801a      	strh	r2, [r3, #0]
 8000538:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800053c:	f001 f88a 	bl	8001654 <CheckCollision>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d03c      	beq.n	80005c0 <EXTI0_IRQHandler+0xb0>

		board = SetTetrominoe(tetrominoe, board);
 8000546:	4b34      	ldr	r3, [pc, #208]	@ (8000618 <EXTI0_IRQHandler+0x108>)
 8000548:	607b      	str	r3, [r7, #4]
 800054a:	f107 0608 	add.w	r6, r7, #8
 800054e:	4d31      	ldr	r5, [pc, #196]	@ (8000614 <EXTI0_IRQHandler+0x104>)
 8000550:	4a31      	ldr	r2, [pc, #196]	@ (8000618 <EXTI0_IRQHandler+0x108>)
 8000552:	ab04      	add	r3, sp, #16
 8000554:	4611      	mov	r1, r2
 8000556:	22a8      	movs	r2, #168	@ 0xa8
 8000558:	4618      	mov	r0, r3
 800055a:	f004 faa9 	bl	8004ab0 <memcpy>
 800055e:	466c      	mov	r4, sp
 8000560:	f105 030c 	add.w	r3, r5, #12
 8000564:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000566:	c407      	stmia	r4!, {r0, r1, r2}
 8000568:	8023      	strh	r3, [r4, #0]
 800056a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 800056e:	4630      	mov	r0, r6
 8000570:	f001 f8c1 	bl	80016f6 <SetTetrominoe>
 8000574:	6878      	ldr	r0, [r7, #4]
 8000576:	f107 0308 	add.w	r3, r7, #8
 800057a:	22a8      	movs	r2, #168	@ 0xa8
 800057c:	4619      	mov	r1, r3
 800057e:	f004 fa97 	bl	8004ab0 <memcpy>

		tetrominoe = BuildTetrominoe(L, board);
 8000582:	4e24      	ldr	r6, [pc, #144]	@ (8000614 <EXTI0_IRQHandler+0x104>)
 8000584:	f107 0508 	add.w	r5, r7, #8
 8000588:	4c23      	ldr	r4, [pc, #140]	@ (8000618 <EXTI0_IRQHandler+0x108>)
 800058a:	4668      	mov	r0, sp
 800058c:	f104 0308 	add.w	r3, r4, #8
 8000590:	22a0      	movs	r2, #160	@ 0xa0
 8000592:	4619      	mov	r1, r3
 8000594:	f004 fa8c 	bl	8004ab0 <memcpy>
 8000598:	e894 000c 	ldmia.w	r4, {r2, r3}
 800059c:	2107      	movs	r1, #7
 800059e:	4628      	mov	r0, r5
 80005a0:	f000 fb16 	bl	8000bd0 <BuildTetrominoe>
 80005a4:	4634      	mov	r4, r6
 80005a6:	f107 0508 	add.w	r5, r7, #8
 80005aa:	6828      	ldr	r0, [r5, #0]
 80005ac:	6869      	ldr	r1, [r5, #4]
 80005ae:	68aa      	ldr	r2, [r5, #8]
 80005b0:	68eb      	ldr	r3, [r5, #12]
 80005b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b4:	6928      	ldr	r0, [r5, #16]
 80005b6:	6969      	ldr	r1, [r5, #20]
 80005b8:	c403      	stmia	r4!, {r0, r1}
 80005ba:	8b2b      	ldrh	r3, [r5, #24]
 80005bc:	8023      	strh	r3, [r4, #0]
 80005be:	e01e      	b.n	80005fe <EXTI0_IRQHandler+0xee>

	}

	else{

		tetrominoe = ShiftTetrominoe(tetrominoe, DOWN);
 80005c0:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <EXTI0_IRQHandler+0x104>)
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	f107 0608 	add.w	r6, r7, #8
 80005c8:	4d12      	ldr	r5, [pc, #72]	@ (8000614 <EXTI0_IRQHandler+0x104>)
 80005ca:	2300      	movs	r3, #0
 80005cc:	9304      	str	r3, [sp, #16]
 80005ce:	466c      	mov	r4, sp
 80005d0:	f105 030c 	add.w	r3, r5, #12
 80005d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005d6:	c407      	stmia	r4!, {r0, r1, r2}
 80005d8:	8023      	strh	r3, [r4, #0]
 80005da:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80005de:	4630      	mov	r0, r6
 80005e0:	f000 fd52 	bl	8001088 <ShiftTetrominoe>
 80005e4:	687c      	ldr	r4, [r7, #4]
 80005e6:	f107 0508 	add.w	r5, r7, #8
 80005ea:	6828      	ldr	r0, [r5, #0]
 80005ec:	6869      	ldr	r1, [r5, #4]
 80005ee:	68aa      	ldr	r2, [r5, #8]
 80005f0:	68eb      	ldr	r3, [r5, #12]
 80005f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f4:	6928      	ldr	r0, [r5, #16]
 80005f6:	6969      	ldr	r1, [r5, #20]
 80005f8:	c403      	stmia	r4!, {r0, r1}
 80005fa:	8b2b      	ldrh	r3, [r5, #24]
 80005fc:	8023      	strh	r3, [r4, #0]

	}

	HAL_EXTI_ClearPending(EXTI_GPIOA, EXTI_TRIGGER_RISING);
 80005fe:	2101      	movs	r1, #1
 8000600:	2000      	movs	r0, #0
 8000602:	f002 f8e7 	bl	80027d4 <HAL_EXTI_ClearPending>

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000606:	2006      	movs	r0, #6
 8000608:	f002 f8bb 	bl	8002782 <HAL_NVIC_EnableIRQ>

}
 800060c:	bf00      	nop
 800060e:	37b4      	adds	r7, #180	@ 0xb4
 8000610:	46bd      	mov	sp, r7
 8000612:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000614:	20000038 	.word	0x20000038
 8000618:	20000054 	.word	0x20000054

0800061c <Button_Init_InterruptMode>:
	HAL_GPIO_Init(BUTTON_PORT_VALUE, &config);

}


void Button_Init_InterruptMode(){
 800061c:	b580      	push	{r7, lr}
 800061e:	b086      	sub	sp, #24
 8000620:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef config = {0};
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]

	config.Pin = BUTTON_PIN_NUMBER;
 8000630:	2301      	movs	r3, #1
 8000632:	607b      	str	r3, [r7, #4]
	config.Mode = GPIO_MODE_IT_RISING;
 8000634:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000638:	60bb      	str	r3, [r7, #8]
	config.Speed = GPIO_SPEED_FREQ_HIGH;
 800063a:	2302      	movs	r3, #2
 800063c:	613b      	str	r3, [r7, #16]


	__HAL_RCC_GPIOA_CLK_ENABLE();
 800063e:	2300      	movs	r3, #0
 8000640:	603b      	str	r3, [r7, #0]
 8000642:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <Button_Init_InterruptMode+0x58>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000646:	4a0b      	ldr	r2, [pc, #44]	@ (8000674 <Button_Init_InterruptMode+0x58>)
 8000648:	f043 0301 	orr.w	r3, r3, #1
 800064c:	6313      	str	r3, [r2, #48]	@ 0x30
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <Button_Init_InterruptMode+0x58>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	603b      	str	r3, [r7, #0]
 8000658:	683b      	ldr	r3, [r7, #0]

	HAL_GPIO_Init(BUTTON_PORT_VALUE, &config);
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	4619      	mov	r1, r3
 800065e:	4806      	ldr	r0, [pc, #24]	@ (8000678 <Button_Init_InterruptMode+0x5c>)
 8000660:	f002 f8d0 	bl	8002804 <HAL_GPIO_Init>

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000664:	2006      	movs	r0, #6
 8000666:	f002 f88c 	bl	8002782 <HAL_NVIC_EnableIRQ>

}
 800066a:	bf00      	nop
 800066c:	3718      	adds	r7, #24
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40023800 	.word	0x40023800
 8000678:	40020000 	.word	0x40020000

0800067c <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08c      	sub	sp, #48	@ 0x30
 8000680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000682:	2300      	movs	r3, #0
 8000684:	61bb      	str	r3, [r7, #24]
 8000686:	4b5a      	ldr	r3, [pc, #360]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 8000688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800068a:	4a59      	ldr	r2, [pc, #356]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 800068c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000690:	6453      	str	r3, [r2, #68]	@ 0x44
 8000692:	4b57      	ldr	r3, [pc, #348]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 8000694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000696:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800069a:	61bb      	str	r3, [r7, #24]
 800069c:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	617b      	str	r3, [r7, #20]
 80006a2:	4b53      	ldr	r3, [pc, #332]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	4a52      	ldr	r2, [pc, #328]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006a8:	f043 0301 	orr.w	r3, r3, #1
 80006ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ae:	4b50      	ldr	r3, [pc, #320]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b2:	f003 0301 	and.w	r3, r3, #1
 80006b6:	617b      	str	r3, [r7, #20]
 80006b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ba:	2300      	movs	r3, #0
 80006bc:	613b      	str	r3, [r7, #16]
 80006be:	4b4c      	ldr	r3, [pc, #304]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c2:	4a4b      	ldr	r2, [pc, #300]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006c4:	f043 0302 	orr.w	r3, r3, #2
 80006c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ca:	4b49      	ldr	r3, [pc, #292]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ce:	f003 0302 	and.w	r3, r3, #2
 80006d2:	613b      	str	r3, [r7, #16]
 80006d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	60fb      	str	r3, [r7, #12]
 80006da:	4b45      	ldr	r3, [pc, #276]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	4a44      	ldr	r2, [pc, #272]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006e0:	f043 0304 	orr.w	r3, r3, #4
 80006e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e6:	4b42      	ldr	r3, [pc, #264]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	f003 0304 	and.w	r3, r3, #4
 80006ee:	60fb      	str	r3, [r7, #12]
 80006f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	4b3e      	ldr	r3, [pc, #248]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fa:	4a3d      	ldr	r2, [pc, #244]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 80006fc:	f043 0308 	orr.w	r3, r3, #8
 8000700:	6313      	str	r3, [r2, #48]	@ 0x30
 8000702:	4b3b      	ldr	r3, [pc, #236]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000706:	f003 0308 	and.w	r3, r3, #8
 800070a:	60bb      	str	r3, [r7, #8]
 800070c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800070e:	2300      	movs	r3, #0
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	4b37      	ldr	r3, [pc, #220]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	4a36      	ldr	r2, [pc, #216]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 8000718:	f043 0320 	orr.w	r3, r3, #32
 800071c:	6313      	str	r3, [r2, #48]	@ 0x30
 800071e:	4b34      	ldr	r3, [pc, #208]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	f003 0320 	and.w	r3, r3, #32
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	603b      	str	r3, [r7, #0]
 800072e:	4b30      	ldr	r3, [pc, #192]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a2f      	ldr	r2, [pc, #188]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 8000734:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <LCD_GPIO_Init+0x174>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000742:	603b      	str	r3, [r7, #0]
 8000744:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000746:	f641 0358 	movw	r3, #6232	@ 0x1858
 800074a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800074c:	2302      	movs	r3, #2
 800074e:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000754:	2302      	movs	r3, #2
 8000756:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000758:	230e      	movs	r3, #14
 800075a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800075c:	f107 031c 	add.w	r3, r7, #28
 8000760:	4619      	mov	r1, r3
 8000762:	4824      	ldr	r0, [pc, #144]	@ (80007f4 <LCD_GPIO_Init+0x178>)
 8000764:	f002 f84e 	bl	8002804 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000768:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800076c:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800076e:	f107 031c 	add.w	r3, r7, #28
 8000772:	4619      	mov	r1, r3
 8000774:	4820      	ldr	r0, [pc, #128]	@ (80007f8 <LCD_GPIO_Init+0x17c>)
 8000776:	f002 f845 	bl	8002804 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800077a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800077e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000780:	f107 031c 	add.w	r3, r7, #28
 8000784:	4619      	mov	r1, r3
 8000786:	481d      	ldr	r0, [pc, #116]	@ (80007fc <LCD_GPIO_Init+0x180>)
 8000788:	f002 f83c 	bl	8002804 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800078c:	2348      	movs	r3, #72	@ 0x48
 800078e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000790:	f107 031c 	add.w	r3, r7, #28
 8000794:	4619      	mov	r1, r3
 8000796:	481a      	ldr	r0, [pc, #104]	@ (8000800 <LCD_GPIO_Init+0x184>)
 8000798:	f002 f834 	bl	8002804 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800079c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80007a2:	f107 031c 	add.w	r3, r7, #28
 80007a6:	4619      	mov	r1, r3
 80007a8:	4816      	ldr	r0, [pc, #88]	@ (8000804 <LCD_GPIO_Init+0x188>)
 80007aa:	f002 f82b 	bl	8002804 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80007ae:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80007b2:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80007b4:	f107 031c 	add.w	r3, r7, #28
 80007b8:	4619      	mov	r1, r3
 80007ba:	4813      	ldr	r0, [pc, #76]	@ (8000808 <LCD_GPIO_Init+0x18c>)
 80007bc:	f002 f822 	bl	8002804 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80007c0:	2303      	movs	r3, #3
 80007c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80007c4:	2309      	movs	r3, #9
 80007c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80007c8:	f107 031c 	add.w	r3, r7, #28
 80007cc:	4619      	mov	r1, r3
 80007ce:	480a      	ldr	r0, [pc, #40]	@ (80007f8 <LCD_GPIO_Init+0x17c>)
 80007d0:	f002 f818 	bl	8002804 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80007d4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	4619      	mov	r1, r3
 80007e0:	4809      	ldr	r0, [pc, #36]	@ (8000808 <LCD_GPIO_Init+0x18c>)
 80007e2:	f002 f80f 	bl	8002804 <HAL_GPIO_Init>
}
 80007e6:	bf00      	nop
 80007e8:	3730      	adds	r7, #48	@ 0x30
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800
 80007f4:	40020000 	.word	0x40020000
 80007f8:	40020400 	.word	0x40020400
 80007fc:	40020800 	.word	0x40020800
 8000800:	40020c00 	.word	0x40020c00
 8000804:	40021400 	.word	0x40021400
 8000808:	40021800 	.word	0x40021800

0800080c <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b090      	sub	sp, #64	@ 0x40
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 800081a:	23f0      	movs	r3, #240	@ 0xf0
 800081c:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000822:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000826:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000828:	2302      	movs	r3, #2
 800082a:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 800082c:	23ff      	movs	r3, #255	@ 0xff
 800082e:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000834:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000838:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800083a:	2305      	movs	r3, #5
 800083c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d101      	bne.n	8000848 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000844:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <LTCD_Layer_Init+0x78>)
 8000846:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000848:	23f0      	movs	r3, #240	@ 0xf0
 800084a:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 800084c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000850:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000858:	2300      	movs	r3, #0
 800085a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000864:	79fa      	ldrb	r2, [r7, #7]
 8000866:	f107 030c 	add.w	r3, r7, #12
 800086a:	4619      	mov	r1, r3
 800086c:	4806      	ldr	r0, [pc, #24]	@ (8000888 <LTCD_Layer_Init+0x7c>)
 800086e:	f002 fb6b 	bl	8002f48 <HAL_LTDC_ConfigLayer>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000878:	f000 f9a4 	bl	8000bc4 <LCD_Error_Handler>
	}
}
 800087c:	bf00      	nop
 800087e:	3740      	adds	r7, #64	@ 0x40
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	200001d8 	.word	0x200001d8
 8000888:	200000fc 	.word	0x200000fc

0800088c <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8000890:	4b2a      	ldr	r3, [pc, #168]	@ (800093c <LTCD__Init+0xb0>)
 8000892:	4a2b      	ldr	r2, [pc, #172]	@ (8000940 <LTCD__Init+0xb4>)
 8000894:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000896:	4b29      	ldr	r3, [pc, #164]	@ (800093c <LTCD__Init+0xb0>)
 8000898:	2209      	movs	r2, #9
 800089a:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 800089c:	4b27      	ldr	r3, [pc, #156]	@ (800093c <LTCD__Init+0xb0>)
 800089e:	2201      	movs	r2, #1
 80008a0:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 80008a2:	4b26      	ldr	r3, [pc, #152]	@ (800093c <LTCD__Init+0xb0>)
 80008a4:	221d      	movs	r2, #29
 80008a6:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 80008a8:	4b24      	ldr	r3, [pc, #144]	@ (800093c <LTCD__Init+0xb0>)
 80008aa:	2203      	movs	r2, #3
 80008ac:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 80008ae:	4b23      	ldr	r3, [pc, #140]	@ (800093c <LTCD__Init+0xb0>)
 80008b0:	f240 120d 	movw	r2, #269	@ 0x10d
 80008b4:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 80008b6:	4b21      	ldr	r3, [pc, #132]	@ (800093c <LTCD__Init+0xb0>)
 80008b8:	f240 1243 	movw	r2, #323	@ 0x143
 80008bc:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 80008be:	4b1f      	ldr	r3, [pc, #124]	@ (800093c <LTCD__Init+0xb0>)
 80008c0:	f240 1217 	movw	r2, #279	@ 0x117
 80008c4:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 80008c6:	4b1d      	ldr	r3, [pc, #116]	@ (800093c <LTCD__Init+0xb0>)
 80008c8:	f240 1247 	movw	r2, #327	@ 0x147
 80008cc:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 80008ce:	4b1b      	ldr	r3, [pc, #108]	@ (800093c <LTCD__Init+0xb0>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 80008d6:	4b19      	ldr	r3, [pc, #100]	@ (800093c <LTCD__Init+0xb0>)
 80008d8:	2200      	movs	r2, #0
 80008da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 80008de:	4b17      	ldr	r3, [pc, #92]	@ (800093c <LTCD__Init+0xb0>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80008e6:	4b17      	ldr	r3, [pc, #92]	@ (8000944 <LTCD__Init+0xb8>)
 80008e8:	2208      	movs	r2, #8
 80008ea:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80008ec:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <LTCD__Init+0xb8>)
 80008ee:	22c0      	movs	r2, #192	@ 0xc0
 80008f0:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80008f2:	4b14      	ldr	r3, [pc, #80]	@ (8000944 <LTCD__Init+0xb8>)
 80008f4:	2204      	movs	r2, #4
 80008f6:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80008f8:	4b12      	ldr	r3, [pc, #72]	@ (8000944 <LTCD__Init+0xb8>)
 80008fa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80008fe:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000900:	4810      	ldr	r0, [pc, #64]	@ (8000944 <LTCD__Init+0xb8>)
 8000902:	f003 f95b 	bl	8003bbc <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000906:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <LTCD__Init+0xb0>)
 8000908:	2200      	movs	r2, #0
 800090a:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800090c:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <LTCD__Init+0xb0>)
 800090e:	2200      	movs	r2, #0
 8000910:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000912:	4b0a      	ldr	r3, [pc, #40]	@ (800093c <LTCD__Init+0xb0>)
 8000914:	2200      	movs	r2, #0
 8000916:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000918:	4b08      	ldr	r3, [pc, #32]	@ (800093c <LTCD__Init+0xb0>)
 800091a:	2200      	movs	r2, #0
 800091c:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 800091e:	f7ff fead 	bl	800067c <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000922:	4806      	ldr	r0, [pc, #24]	@ (800093c <LTCD__Init+0xb0>)
 8000924:	f002 fa40 	bl	8002da8 <HAL_LTDC_Init>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 800092e:	f000 f949 	bl	8000bc4 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000932:	f000 fff9 	bl	8001928 <ili9341_Init>
}
 8000936:	bf00      	nop
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	200000fc 	.word	0x200000fc
 8000940:	40016800 	.word	0x40016800
 8000944:	200001a4 	.word	0x200001a4

08000948 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	80fb      	strh	r3, [r7, #6]
 8000952:	460b      	mov	r3, r1
 8000954:	80bb      	strh	r3, [r7, #4]
 8000956:	4613      	mov	r3, r2
 8000958:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 800095a:	88ba      	ldrh	r2, [r7, #4]
 800095c:	4613      	mov	r3, r2
 800095e:	011b      	lsls	r3, r3, #4
 8000960:	1a9b      	subs	r3, r3, r2
 8000962:	011b      	lsls	r3, r3, #4
 8000964:	461a      	mov	r2, r3
 8000966:	88fb      	ldrh	r3, [r7, #6]
 8000968:	4413      	add	r3, r2
 800096a:	4905      	ldr	r1, [pc, #20]	@ (8000980 <LCD_Draw_Pixel+0x38>)
 800096c:	887a      	ldrh	r2, [r7, #2]
 800096e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000972:	bf00      	nop
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	200001d8 	.word	0x200001d8

08000984 <LCD_Draw_Vertical_Line>:
        }
    }
}

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	b085      	sub	sp, #20
 8000988:	af00      	add	r7, sp, #0
 800098a:	4604      	mov	r4, r0
 800098c:	4608      	mov	r0, r1
 800098e:	4611      	mov	r1, r2
 8000990:	461a      	mov	r2, r3
 8000992:	4623      	mov	r3, r4
 8000994:	80fb      	strh	r3, [r7, #6]
 8000996:	4603      	mov	r3, r0
 8000998:	80bb      	strh	r3, [r7, #4]
 800099a:	460b      	mov	r3, r1
 800099c:	807b      	strh	r3, [r7, #2]
 800099e:	4613      	mov	r3, r2
 80009a0:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 80009a2:	2300      	movs	r3, #0
 80009a4:	81fb      	strh	r3, [r7, #14]
 80009a6:	e00b      	b.n	80009c0 <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 80009a8:	89fa      	ldrh	r2, [r7, #14]
 80009aa:	88bb      	ldrh	r3, [r7, #4]
 80009ac:	4413      	add	r3, r2
 80009ae:	b299      	uxth	r1, r3
 80009b0:	883a      	ldrh	r2, [r7, #0]
 80009b2:	88fb      	ldrh	r3, [r7, #6]
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff ffc7 	bl	8000948 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 80009ba:	89fb      	ldrh	r3, [r7, #14]
 80009bc:	3301      	adds	r3, #1
 80009be:	81fb      	strh	r3, [r7, #14]
 80009c0:	89fa      	ldrh	r2, [r7, #14]
 80009c2:	887b      	ldrh	r3, [r7, #2]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d3ef      	bcc.n	80009a8 <LCD_Draw_Vertical_Line+0x24>
  }
}
 80009c8:	bf00      	nop
 80009ca:	bf00      	nop
 80009cc:	3714      	adds	r7, #20
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd90      	pop	{r4, r7, pc}

080009d2 <LCD_Draw_Horizontal_Line>:

void LCD_Draw_Horizontal_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 80009d2:	b590      	push	{r4, r7, lr}
 80009d4:	b085      	sub	sp, #20
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	4604      	mov	r4, r0
 80009da:	4608      	mov	r0, r1
 80009dc:	4611      	mov	r1, r2
 80009de:	461a      	mov	r2, r3
 80009e0:	4623      	mov	r3, r4
 80009e2:	80fb      	strh	r3, [r7, #6]
 80009e4:	4603      	mov	r3, r0
 80009e6:	80bb      	strh	r3, [r7, #4]
 80009e8:	460b      	mov	r3, r1
 80009ea:	807b      	strh	r3, [r7, #2]
 80009ec:	4613      	mov	r3, r2
 80009ee:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 80009f0:	2300      	movs	r3, #0
 80009f2:	81fb      	strh	r3, [r7, #14]
 80009f4:	e00b      	b.n	8000a0e <LCD_Draw_Horizontal_Line+0x3c>
  {
	  LCD_Draw_Pixel(x+i, y, color);
 80009f6:	88fa      	ldrh	r2, [r7, #6]
 80009f8:	89fb      	ldrh	r3, [r7, #14]
 80009fa:	4413      	add	r3, r2
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	883a      	ldrh	r2, [r7, #0]
 8000a00:	88b9      	ldrh	r1, [r7, #4]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ffa0 	bl	8000948 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000a08:	89fb      	ldrh	r3, [r7, #14]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	81fb      	strh	r3, [r7, #14]
 8000a0e:	89fa      	ldrh	r2, [r7, #14]
 8000a10:	887b      	ldrh	r3, [r7, #2]
 8000a12:	429a      	cmp	r2, r3
 8000a14:	d3ef      	bcc.n	80009f6 <LCD_Draw_Horizontal_Line+0x24>
  }
}
 8000a16:	bf00      	nop
 8000a18:	bf00      	nop
 8000a1a:	3714      	adds	r7, #20
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd90      	pop	{r4, r7, pc}

08000a20 <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	460a      	mov	r2, r1
 8000a2a:	71fb      	strb	r3, [r7, #7]
 8000a2c:	4613      	mov	r3, r2
 8000a2e:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d10e      	bne.n	8000a54 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000a36:	2300      	movs	r3, #0
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	e007      	b.n	8000a4c <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000a3c:	4908      	ldr	r1, [pc, #32]	@ (8000a60 <LCD_Clear+0x40>)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	88ba      	ldrh	r2, [r7, #4]
 8000a42:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000a52:	d3f3      	bcc.n	8000a3c <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000a54:	bf00      	nop
 8000a56:	3714      	adds	r7, #20
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr
 8000a60:	200001d8 	.word	0x200001d8

08000a64 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000a6e:	4a04      	ldr	r2, [pc, #16]	@ (8000a80 <LCD_SetTextColor+0x1c>)
 8000a70:	88fb      	ldrh	r3, [r7, #6]
 8000a72:	8013      	strh	r3, [r2, #0]
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	20000000 	.word	0x20000000

08000a84 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000a8c:	4a04      	ldr	r2, [pc, #16]	@ (8000aa0 <LCD_SetFont+0x1c>)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6013      	str	r3, [r2, #0]
}
 8000a92:	bf00      	nop
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	200001d4 	.word	0x200001d4

08000aa4 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	603a      	str	r2, [r7, #0]
 8000aae:	80fb      	strh	r3, [r7, #6]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000abc:	2300      	movs	r3, #0
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	e04c      	b.n	8000b5c <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60bb      	str	r3, [r7, #8]
 8000ac6:	e03f      	b.n	8000b48 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	683a      	ldr	r2, [r7, #0]
 8000ace:	4413      	add	r3, r2
 8000ad0:	881b      	ldrh	r3, [r3, #0]
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4b27      	ldr	r3, [pc, #156]	@ (8000b74 <LCD_Draw_Char+0xd0>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	889b      	ldrh	r3, [r3, #4]
 8000ada:	4a27      	ldr	r2, [pc, #156]	@ (8000b78 <LCD_Draw_Char+0xd4>)
 8000adc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ae0:	08db      	lsrs	r3, r3, #3
 8000ae2:	b29b      	uxth	r3, r3
 8000ae4:	00db      	lsls	r3, r3, #3
 8000ae6:	2280      	movs	r2, #128	@ 0x80
 8000ae8:	409a      	lsls	r2, r3
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	fa42 f303 	asr.w	r3, r2, r3
 8000af0:	400b      	ands	r3, r1
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d104      	bne.n	8000b00 <LCD_Draw_Char+0x5c>
 8000af6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b74 <LCD_Draw_Char+0xd0>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	889b      	ldrh	r3, [r3, #4]
 8000afc:	2b0c      	cmp	r3, #12
 8000afe:	d920      	bls.n	8000b42 <LCD_Draw_Char+0x9e>
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	683a      	ldr	r2, [r7, #0]
 8000b06:	4413      	add	r3, r2
 8000b08:	881b      	ldrh	r3, [r3, #0]
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	fa42 f303 	asr.w	r3, r2, r3
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d104      	bne.n	8000b24 <LCD_Draw_Char+0x80>
 8000b1a:	4b16      	ldr	r3, [pc, #88]	@ (8000b74 <LCD_Draw_Char+0xd0>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	889b      	ldrh	r3, [r3, #4]
 8000b20:	2b0c      	cmp	r3, #12
 8000b22:	d80e      	bhi.n	8000b42 <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	88fb      	ldrh	r3, [r7, #6]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	b298      	uxth	r0, r3
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	b29a      	uxth	r2, r3
 8000b32:	88bb      	ldrh	r3, [r7, #4]
 8000b34:	4413      	add	r3, r2
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	4a10      	ldr	r2, [pc, #64]	@ (8000b7c <LCD_Draw_Char+0xd8>)
 8000b3a:	8812      	ldrh	r2, [r2, #0]
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	f7ff ff03 	bl	8000948 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	3301      	adds	r3, #1
 8000b46:	60bb      	str	r3, [r7, #8]
 8000b48:	4b0a      	ldr	r3, [pc, #40]	@ (8000b74 <LCD_Draw_Char+0xd0>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	889b      	ldrh	r3, [r3, #4]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d3b8      	bcc.n	8000ac8 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	4b05      	ldr	r3, [pc, #20]	@ (8000b74 <LCD_Draw_Char+0xd0>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	88db      	ldrh	r3, [r3, #6]
 8000b62:	461a      	mov	r2, r3
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d3ab      	bcc.n	8000ac2 <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000b6a:	bf00      	nop
 8000b6c:	bf00      	nop
 8000b6e:	3710      	adds	r7, #16
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	200001d4 	.word	0x200001d4
 8000b78:	aaaaaaab 	.word	0xaaaaaaab
 8000b7c:	20000000 	.word	0x20000000

08000b80 <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	80fb      	strh	r3, [r7, #6]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	80bb      	strh	r3, [r7, #4]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	3b20      	subs	r3, #32
 8000b96:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000b98:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <LCD_DisplayChar+0x40>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	78fb      	ldrb	r3, [r7, #3]
 8000ba0:	4907      	ldr	r1, [pc, #28]	@ (8000bc0 <LCD_DisplayChar+0x40>)
 8000ba2:	6809      	ldr	r1, [r1, #0]
 8000ba4:	88c9      	ldrh	r1, [r1, #6]
 8000ba6:	fb01 f303 	mul.w	r3, r1, r3
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	441a      	add	r2, r3
 8000bae:	88b9      	ldrh	r1, [r7, #4]
 8000bb0:	88fb      	ldrh	r3, [r7, #6]
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff ff76 	bl	8000aa4 <LCD_Draw_Char>
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	200001d4 	.word	0x200001d4

08000bc4 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc8:	b672      	cpsid	i
}
 8000bca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <LCD_Error_Handler+0x8>

08000bd0 <BuildTetrominoe>:

#include "Tetris_Logic.h"



Tetrominoe BuildTetrominoe(uint8_t c, Board b){
 8000bd0:	b082      	sub	sp, #8
 8000bd2:	b5b0      	push	{r4, r5, r7, lr}
 8000bd4:	b0e2      	sub	sp, #392	@ 0x188
 8000bd6:	af2e      	add	r7, sp, #184	@ 0xb8
 8000bd8:	6078      	str	r0, [r7, #4]
 8000bda:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 8000bde:	e880 000c 	stmia.w	r0, {r2, r3}
 8000be2:	460b      	mov	r3, r1
 8000be4:	70fb      	strb	r3, [r7, #3]

	Tetrominoe tetrominoe = {0};
 8000be6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
 8000bf2:	60da      	str	r2, [r3, #12]
 8000bf4:	611a      	str	r2, [r3, #16]
 8000bf6:	615a      	str	r2, [r3, #20]
 8000bf8:	831a      	strh	r2, [r3, #24]

	switch(c){
 8000bfa:	78fb      	ldrb	r3, [r7, #3]
 8000bfc:	3b02      	subs	r3, #2
 8000bfe:	2b06      	cmp	r3, #6
 8000c00:	f200 81fc 	bhi.w	8000ffc <BuildTetrominoe+0x42c>
 8000c04:	a201      	add	r2, pc, #4	@ (adr r2, 8000c0c <BuildTetrominoe+0x3c>)
 8000c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c0a:	bf00      	nop
 8000c0c:	08000c29 	.word	0x08000c29
 8000c10:	08000cb1 	.word	0x08000cb1
 8000c14:	08000d39 	.word	0x08000d39
 8000c18:	08000dc1 	.word	0x08000dc1
 8000c1c:	08000e49 	.word	0x08000e49
 8000c20:	08000ed1 	.word	0x08000ed1
 8000c24:	08000f59 	.word	0x08000f59

			case O:

				bool blk0[4][4] = {{X, X, U, U},
 8000c28:	4bd2      	ldr	r3, [pc, #840]	@ (8000f74 <BuildTetrominoe+0x3a4>)
 8000c2a:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8000c2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, X, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000c34:	2300      	movs	r3, #0
 8000c36:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000c3a:	e027      	b.n	8000c8c <BuildTetrominoe+0xbc>
					for(int j = 0; j < 3; j++){
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000c42:	e01a      	b.n	8000c7a <BuildTetrominoe+0xaa>

						tetrominoe.Structure[i][j] = blk0[i][j];
 8000c44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	33d0      	adds	r3, #208	@ 0xd0
 8000c4c:	19da      	adds	r2, r3, r7
 8000c4e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000c52:	4413      	add	r3, r2
 8000c54:	3b64      	subs	r3, #100	@ 0x64
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	4619      	mov	r1, r3
 8000c5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	33d0      	adds	r3, #208	@ 0xd0
 8000c62:	19da      	adds	r2, r3, r7
 8000c64:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000c68:	4413      	add	r3, r2
 8000c6a:	3b53      	subs	r3, #83	@ 0x53
 8000c6c:	460a      	mov	r2, r1
 8000c6e:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000c70:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000c74:	3301      	adds	r3, #1
 8000c76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8000c7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000c7e:	2b02      	cmp	r3, #2
 8000c80:	dde0      	ble.n	8000c44 <BuildTetrominoe+0x74>
				for(int i = 0; i < 3; i++){
 8000c82:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000c86:	3301      	adds	r3, #1
 8000c88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000c8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000c90:	2b02      	cmp	r3, #2
 8000c92:	ddd3      	ble.n	8000c3c <BuildTetrominoe+0x6c>

					}
				}


				tetrominoe.Name = O;
 8000c94:	2302      	movs	r3, #2
 8000c96:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_YELLOW;
 8000c9a:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000c9e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 2;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000cae:	e1a5      	b.n	8000ffc <BuildTetrominoe+0x42c>


			case I:

				bool blk1[4][4] = {{X, X, X, X},
 8000cb0:	4bb1      	ldr	r3, [pc, #708]	@ (8000f78 <BuildTetrominoe+0x3a8>)
 8000cb2:	f107 045c 	add.w	r4, r7, #92	@ 0x5c
 8000cb6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000cb8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, U, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 4; i++){
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000cc2:	e027      	b.n	8000d14 <BuildTetrominoe+0x144>
					for(int j = 0; j < 4; j++){
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000cca:	e01a      	b.n	8000d02 <BuildTetrominoe+0x132>

						tetrominoe.Structure[i][j] = blk1[i][j];
 8000ccc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000cd0:	009b      	lsls	r3, r3, #2
 8000cd2:	33d0      	adds	r3, #208	@ 0xd0
 8000cd4:	19da      	adds	r2, r3, r7
 8000cd6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000cda:	4413      	add	r3, r2
 8000cdc:	3b74      	subs	r3, #116	@ 0x74
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	33d0      	adds	r3, #208	@ 0xd0
 8000cea:	19da      	adds	r2, r3, r7
 8000cec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000cf0:	4413      	add	r3, r2
 8000cf2:	3b53      	subs	r3, #83	@ 0x53
 8000cf4:	460a      	mov	r2, r1
 8000cf6:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 4; j++){
 8000cf8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8000d02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8000d06:	2b03      	cmp	r3, #3
 8000d08:	dde0      	ble.n	8000ccc <BuildTetrominoe+0xfc>
				for(int i = 0; i < 4; i++){
 8000d0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000d0e:	3301      	adds	r3, #1
 8000d10:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000d14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000d18:	2b03      	cmp	r3, #3
 8000d1a:	ddd3      	ble.n	8000cc4 <BuildTetrominoe+0xf4>

					}
				}


				tetrominoe.Name = I;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_CYAN;
 8000d22:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000d26:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 4;
 8000d2a:	2304      	movs	r3, #4
 8000d2c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 1;
 8000d30:	2301      	movs	r3, #1
 8000d32:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000d36:	e161      	b.n	8000ffc <BuildTetrominoe+0x42c>


			case S:

				bool blk2[4][4] = {{U, X, X, U},
 8000d38:	4b90      	ldr	r3, [pc, #576]	@ (8000f7c <BuildTetrominoe+0x3ac>)
 8000d3a:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8000d3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, X, U, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000d44:	2300      	movs	r3, #0
 8000d46:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000d4a:	e027      	b.n	8000d9c <BuildTetrominoe+0x1cc>
					for(int j = 0; j < 3; j++){
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000d52:	e01a      	b.n	8000d8a <BuildTetrominoe+0x1ba>

						tetrominoe.Structure[i][j] = blk2[i][j];
 8000d54:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000d58:	009b      	lsls	r3, r3, #2
 8000d5a:	33d0      	adds	r3, #208	@ 0xd0
 8000d5c:	19da      	adds	r2, r3, r7
 8000d5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000d62:	4413      	add	r3, r2
 8000d64:	3b84      	subs	r3, #132	@ 0x84
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000d6e:	009b      	lsls	r3, r3, #2
 8000d70:	33d0      	adds	r3, #208	@ 0xd0
 8000d72:	19da      	adds	r2, r3, r7
 8000d74:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000d78:	4413      	add	r3, r2
 8000d7a:	3b53      	subs	r3, #83	@ 0x53
 8000d7c:	460a      	mov	r2, r1
 8000d7e:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000d80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000d84:	3301      	adds	r3, #1
 8000d86:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000d8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	dde0      	ble.n	8000d54 <BuildTetrominoe+0x184>
				for(int i = 0; i < 3; i++){
 8000d92:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000d96:	3301      	adds	r3, #1
 8000d98:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8000d9c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	ddd3      	ble.n	8000d4c <BuildTetrominoe+0x17c>

					}
				}


				tetrominoe.Name = S;
 8000da4:	2304      	movs	r3, #4
 8000da6:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_GREEN;
 8000daa:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000dae:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 8000db2:	2303      	movs	r3, #3
 8000db4:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8000db8:	2302      	movs	r3, #2
 8000dba:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000dbe:	e11d      	b.n	8000ffc <BuildTetrominoe+0x42c>


			case Z:

				bool blk3[4][4] = {{X, X, U, U},
 8000dc0:	4b6f      	ldr	r3, [pc, #444]	@ (8000f80 <BuildTetrominoe+0x3b0>)
 8000dc2:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000dc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000dc8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, X, X, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000dcc:	2300      	movs	r3, #0
 8000dce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000dd2:	e027      	b.n	8000e24 <BuildTetrominoe+0x254>
					for(int j = 0; j < 3; j++){
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000dda:	e01a      	b.n	8000e12 <BuildTetrominoe+0x242>

						tetrominoe.Structure[i][j] = blk3[i][j];
 8000ddc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	33d0      	adds	r3, #208	@ 0xd0
 8000de4:	19da      	adds	r2, r3, r7
 8000de6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000dea:	4413      	add	r3, r2
 8000dec:	3b94      	subs	r3, #148	@ 0x94
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	4619      	mov	r1, r3
 8000df2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	33d0      	adds	r3, #208	@ 0xd0
 8000dfa:	19da      	adds	r2, r3, r7
 8000dfc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e00:	4413      	add	r3, r2
 8000e02:	3b53      	subs	r3, #83	@ 0x53
 8000e04:	460a      	mov	r2, r1
 8000e06:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000e08:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000e12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	dde0      	ble.n	8000ddc <BuildTetrominoe+0x20c>
				for(int i = 0; i < 3; i++){
 8000e1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000e1e:	3301      	adds	r3, #1
 8000e20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8000e24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	ddd3      	ble.n	8000dd4 <BuildTetrominoe+0x204>

					}
				}


				tetrominoe.Name = Z;
 8000e2c:	2305      	movs	r3, #5
 8000e2e:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_RED;
 8000e32:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000e36:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8000e40:	2302      	movs	r3, #2
 8000e42:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000e46:	e0d9      	b.n	8000ffc <BuildTetrominoe+0x42c>


			case J:

				bool blk4[4][4] = {{U, X, U, U},
 8000e48:	4b4e      	ldr	r3, [pc, #312]	@ (8000f84 <BuildTetrominoe+0x3b4>)
 8000e4a:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8000e4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, X, U, U},
								   {X, X, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000e54:	2300      	movs	r3, #0
 8000e56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000e5a:	e027      	b.n	8000eac <BuildTetrominoe+0x2dc>
					for(int j = 0; j < 3; j++){
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000e62:	e01a      	b.n	8000e9a <BuildTetrominoe+0x2ca>

						tetrominoe.Structure[i][j] = blk4[i][j];
 8000e64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	33d0      	adds	r3, #208	@ 0xd0
 8000e6c:	19da      	adds	r2, r3, r7
 8000e6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000e72:	4413      	add	r3, r2
 8000e74:	3ba4      	subs	r3, #164	@ 0xa4
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	33d0      	adds	r3, #208	@ 0xd0
 8000e82:	19da      	adds	r2, r3, r7
 8000e84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000e88:	4413      	add	r3, r2
 8000e8a:	3b53      	subs	r3, #83	@ 0x53
 8000e8c:	460a      	mov	r2, r1
 8000e8e:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000e90:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000e94:	3301      	adds	r3, #1
 8000e96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000e9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000e9e:	2b02      	cmp	r3, #2
 8000ea0:	dde0      	ble.n	8000e64 <BuildTetrominoe+0x294>
				for(int i = 0; i < 3; i++){
 8000ea2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8000eac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	ddd3      	ble.n	8000e5c <BuildTetrominoe+0x28c>

					}
				}


				tetrominoe.Name = J;
 8000eb4:	2306      	movs	r3, #6
 8000eb6:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_ORANGE;
 8000eba:	f64f 3381 	movw	r3, #64385	@ 0xfb81
 8000ebe:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 2;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 3;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000ece:	e095      	b.n	8000ffc <BuildTetrominoe+0x42c>


			case L:

				bool blk5[4][4] = {{U, X, U, U},
 8000ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8000f88 <BuildTetrominoe+0x3b8>)
 8000ed2:	f107 041c 	add.w	r4, r7, #28
 8000ed6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ed8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {U, X, U, U},
								   {U, X, X, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000edc:	2300      	movs	r3, #0
 8000ede:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8000ee2:	e027      	b.n	8000f34 <BuildTetrominoe+0x364>
					for(int j = 0; j < 3; j++){
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000eea:	e01a      	b.n	8000f22 <BuildTetrominoe+0x352>

						tetrominoe.Structure[i][j] = blk5[i][j];
 8000eec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	33d0      	adds	r3, #208	@ 0xd0
 8000ef4:	19da      	adds	r2, r3, r7
 8000ef6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000efa:	4413      	add	r3, r2
 8000efc:	3bb4      	subs	r3, #180	@ 0xb4
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	4619      	mov	r1, r3
 8000f02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	33d0      	adds	r3, #208	@ 0xd0
 8000f0a:	19da      	adds	r2, r3, r7
 8000f0c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000f10:	4413      	add	r3, r2
 8000f12:	3b53      	subs	r3, #83	@ 0x53
 8000f14:	460a      	mov	r2, r1
 8000f16:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000f18:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000f22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	dde0      	ble.n	8000eec <BuildTetrominoe+0x31c>
				for(int i = 0; i < 3; i++){
 8000f2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000f2e:	3301      	adds	r3, #1
 8000f30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8000f34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	ddd3      	ble.n	8000ee4 <BuildTetrominoe+0x314>

					}
				}


				tetrominoe.Name = L;
 8000f3c:	2307      	movs	r3, #7
 8000f3e:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_MAGENTA;
 8000f42:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000f46:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 2;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 3;
 8000f50:	2303      	movs	r3, #3
 8000f52:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000f56:	e051      	b.n	8000ffc <BuildTetrominoe+0x42c>


			case T:

				bool blk6[4][4] = {{U, X, U, U},
 8000f58:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <BuildTetrominoe+0x3bc>)
 8000f5a:	f107 040c 	add.w	r4, r7, #12
 8000f5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								   {X, X, X, U},
								   {U, U, U, U},
								   {U, U, U, U}};

				for(int i = 0; i < 3; i++){
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000f6a:	e035      	b.n	8000fd8 <BuildTetrominoe+0x408>
					for(int j = 0; j < 3; j++){
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000f72:	e028      	b.n	8000fc6 <BuildTetrominoe+0x3f6>
 8000f74:	08004ae4 	.word	0x08004ae4
 8000f78:	08004af4 	.word	0x08004af4
 8000f7c:	08004b04 	.word	0x08004b04
 8000f80:	08004b14 	.word	0x08004b14
 8000f84:	08004b24 	.word	0x08004b24
 8000f88:	08004b34 	.word	0x08004b34
 8000f8c:	08004b44 	.word	0x08004b44

						tetrominoe.Structure[i][j] = blk6[i][j];
 8000f90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	33d0      	adds	r3, #208	@ 0xd0
 8000f98:	19da      	adds	r2, r3, r7
 8000f9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000f9e:	4413      	add	r3, r2
 8000fa0:	3bc4      	subs	r3, #196	@ 0xc4
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	33d0      	adds	r3, #208	@ 0xd0
 8000fae:	19da      	adds	r2, r3, r7
 8000fb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000fb4:	4413      	add	r3, r2
 8000fb6:	3b53      	subs	r3, #83	@ 0x53
 8000fb8:	460a      	mov	r2, r1
 8000fba:	701a      	strb	r2, [r3, #0]
					for(int j = 0; j < 3; j++){
 8000fbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000fc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	dde0      	ble.n	8000f90 <BuildTetrominoe+0x3c0>
				for(int i = 0; i < 3; i++){
 8000fce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8000fd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000fdc:	2b02      	cmp	r3, #2
 8000fde:	ddc5      	ble.n	8000f6c <BuildTetrominoe+0x39c>

					}
				}


				tetrominoe.Name = T;
 8000fe0:	2308      	movs	r3, #8
 8000fe2:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
				tetrominoe.Color = LCD_COLOR_BLUE2;
 8000fe6:	f240 531f 	movw	r3, #1311	@ 0x51f
 8000fea:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
				tetrominoe.Width = 3;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
				tetrominoe.Height = 2;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91

				break;
 8000ffa:	bf00      	nop
			default:
				;

	}

	tetrominoe.XPosition = START_POSITION_X;
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
	tetrominoe.YPosition = START_POSITION_Y;
 8001002:	2300      	movs	r3, #0
 8001004:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
	tetrominoe.Set = U;
 8001008:	2300      	movs	r3, #0
 800100a:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94


	if(CheckValidSpawn(tetrominoe, b)){
 800100e:	ab03      	add	r3, sp, #12
 8001010:	f107 01e0 	add.w	r1, r7, #224	@ 0xe0
 8001014:	22a8      	movs	r2, #168	@ 0xa8
 8001016:	4618      	mov	r0, r3
 8001018:	f003 fd4a 	bl	8004ab0 <memcpy>
 800101c:	466b      	mov	r3, sp
 800101e:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8001022:	ca07      	ldmia	r2, {r0, r1, r2}
 8001024:	c303      	stmia	r3!, {r0, r1}
 8001026:	801a      	strh	r2, [r3, #0]
 8001028:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800102c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800102e:	f000 fbc1 	bl	80017b4 <CheckValidSpawn>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d00f      	beq.n	8001058 <BuildTetrominoe+0x488>

		DrawTetrominoe(tetrominoe, tetrominoe.Color);
 8001038:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800103c:	b29b      	uxth	r3, r3
 800103e:	9303      	str	r3, [sp, #12]
 8001040:	466b      	mov	r3, sp
 8001042:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8001046:	ca07      	ldmia	r2, {r0, r1, r2}
 8001048:	c303      	stmia	r3!, {r0, r1}
 800104a:	801a      	strh	r2, [r3, #0]
 800104c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001050:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001052:	f000 faba 	bl	80015ca <DrawTetrominoe>
 8001056:	e001      	b.n	800105c <BuildTetrominoe+0x48c>

	}

	else{

		DrawEndScreen();
 8001058:	f000 fbee 	bl	8001838 <DrawEndScreen>

	}

	return tetrominoe;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	461d      	mov	r5, r3
 8001060:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 8001064:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001066:	6028      	str	r0, [r5, #0]
 8001068:	6069      	str	r1, [r5, #4]
 800106a:	60aa      	str	r2, [r5, #8]
 800106c:	60eb      	str	r3, [r5, #12]
 800106e:	cc03      	ldmia	r4!, {r0, r1}
 8001070:	6128      	str	r0, [r5, #16]
 8001072:	6169      	str	r1, [r5, #20]
 8001074:	8823      	ldrh	r3, [r4, #0]
 8001076:	832b      	strh	r3, [r5, #24]

}
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	37d0      	adds	r7, #208	@ 0xd0
 800107c:	46bd      	mov	sp, r7
 800107e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001082:	b002      	add	sp, #8
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <ShiftTetrominoe>:
	return newTetrominoe;

}


Tetrominoe ShiftTetrominoe(Tetrominoe oldTetrominoe, uint8_t dir){
 8001088:	b084      	sub	sp, #16
 800108a:	b5b0      	push	{r4, r5, r7, lr}
 800108c:	b096      	sub	sp, #88	@ 0x58
 800108e:	af04      	add	r7, sp, #16
 8001090:	6078      	str	r0, [r7, #4]
 8001092:	f107 005c 	add.w	r0, r7, #92	@ 0x5c
 8001096:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	DrawTetrominoe(oldTetrominoe, LCD_COLOR_BLACK);
 800109a:	2300      	movs	r3, #0
 800109c:	9303      	str	r3, [sp, #12]
 800109e:	466b      	mov	r3, sp
 80010a0:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 80010a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80010a6:	c303      	stmia	r3!, {r0, r1}
 80010a8:	801a      	strh	r2, [r3, #0]
 80010aa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010b0:	f000 fa8b 	bl	80015ca <DrawTetrominoe>

	Tetrominoe newTetrominoe = {0};
 80010b4:	f107 030c 	add.w	r3, r7, #12
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
 80010c4:	615a      	str	r2, [r3, #20]
 80010c6:	831a      	strh	r2, [r3, #24]

	newTetrominoe.Name = oldTetrominoe.Name;
 80010c8:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	733b      	strb	r3, [r7, #12]

	for(int i = 0; i < 4; i++){
 80010d0:	2300      	movs	r3, #0
 80010d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80010d4:	e01d      	b.n	8001112 <ShiftTetrominoe+0x8a>
		for(int j = 0; j < 4; j++){
 80010d6:	2300      	movs	r3, #0
 80010d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80010da:	e014      	b.n	8001106 <ShiftTetrominoe+0x7e>
			newTetrominoe.Structure[i][j] = oldTetrominoe.Structure[i][j];
 80010dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	3358      	adds	r3, #88	@ 0x58
 80010e2:	19da      	adds	r2, r3, r7
 80010e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010e6:	4413      	add	r3, r2
 80010e8:	3305      	adds	r3, #5
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	b2d9      	uxtb	r1, r3
 80010ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010f0:	009b      	lsls	r3, r3, #2
 80010f2:	3348      	adds	r3, #72	@ 0x48
 80010f4:	19da      	adds	r2, r3, r7
 80010f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80010f8:	4413      	add	r3, r2
 80010fa:	3b3b      	subs	r3, #59	@ 0x3b
 80010fc:	460a      	mov	r2, r1
 80010fe:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 4; j++){
 8001100:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001102:	3301      	adds	r3, #1
 8001104:	643b      	str	r3, [r7, #64]	@ 0x40
 8001106:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001108:	2b03      	cmp	r3, #3
 800110a:	dde7      	ble.n	80010dc <ShiftTetrominoe+0x54>
	for(int i = 0; i < 4; i++){
 800110c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800110e:	3301      	adds	r3, #1
 8001110:	647b      	str	r3, [r7, #68]	@ 0x44
 8001112:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001114:	2b03      	cmp	r3, #3
 8001116:	ddde      	ble.n	80010d6 <ShiftTetrominoe+0x4e>
		}
	}

	newTetrominoe.Color = oldTetrominoe.Color;
 8001118:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800111c:	b29b      	uxth	r3, r3
 800111e:	83fb      	strh	r3, [r7, #30]
	newTetrominoe.Width = oldTetrominoe.Width;
 8001120:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8001124:	b2db      	uxtb	r3, r3
 8001126:	f887 3020 	strb.w	r3, [r7, #32]
	newTetrominoe.Height = oldTetrominoe.Height;
 800112a:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 800112e:	b2db      	uxtb	r3, r3
 8001130:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	newTetrominoe.XPosition = oldTetrominoe.XPosition;
 8001134:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001138:	b25b      	sxtb	r3, r3
 800113a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	newTetrominoe.YPosition = oldTetrominoe.YPosition;
 800113e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001142:	b25b      	sxtb	r3, r3
 8001144:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	newTetrominoe.Set = oldTetrominoe.Set;
 8001148:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800114c:	b2db      	uxtb	r3, r3
 800114e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24


	switch(dir){
 8001152:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8001156:	2b02      	cmp	r3, #2
 8001158:	f000 808f 	beq.w	800127a <ShiftTetrominoe+0x1f2>
 800115c:	2b02      	cmp	r3, #2
 800115e:	f300 80da 	bgt.w	8001316 <ShiftTetrominoe+0x28e>
 8001162:	2b00      	cmp	r3, #0
 8001164:	d002      	beq.n	800116c <ShiftTetrominoe+0xe4>
 8001166:	2b01      	cmp	r3, #1
 8001168:	d04b      	beq.n	8001202 <ShiftTetrominoe+0x17a>
 800116a:	e0d4      	b.n	8001316 <ShiftTetrominoe+0x28e>

	case DOWN:

		if(oldTetrominoe.YPosition > BOARD_L_MAX - oldTetrominoe.Height){
 800116c:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001170:	b25b      	sxtb	r3, r3
 8001172:	461a      	mov	r2, r3
 8001174:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 8001178:	b2db      	uxtb	r3, r3
 800117a:	f1c3 030b 	rsb	r3, r3, #11
 800117e:	429a      	cmp	r2, r3
 8001180:	dd29      	ble.n	80011d6 <ShiftTetrominoe+0x14e>

			int temp = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	63fb      	str	r3, [r7, #60]	@ 0x3c

			for(int k = 0; k < 4; k++){
 8001186:	2300      	movs	r3, #0
 8001188:	63bb      	str	r3, [r7, #56]	@ 0x38
 800118a:	e013      	b.n	80011b4 <ShiftTetrominoe+0x12c>
				temp += oldTetrominoe.Structure[BOARD_L_MAX - oldTetrominoe.YPosition - X][k];
 800118c:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001190:	b25b      	sxtb	r3, r3
 8001192:	f1c3 030a 	rsb	r3, r3, #10
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	3358      	adds	r3, #88	@ 0x58
 800119a:	19da      	adds	r2, r3, r7
 800119c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800119e:	4413      	add	r3, r2
 80011a0:	3305      	adds	r3, #5
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	461a      	mov	r2, r3
 80011a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011aa:	4413      	add	r3, r2
 80011ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
			for(int k = 0; k < 4; k++){
 80011ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011b0:	3301      	adds	r3, #1
 80011b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80011b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011b6:	2b03      	cmp	r3, #3
 80011b8:	dde8      	ble.n	800118c <ShiftTetrominoe+0x104>
			}

			if(temp == 0){
 80011ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80011bc:	2b00      	cmp	r3, #0
 80011be:	f040 80a5 	bne.w	800130c <ShiftTetrominoe+0x284>
				newTetrominoe.YPosition = oldTetrominoe.YPosition + X;
 80011c2:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80011c6:	b25b      	sxtb	r3, r3
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	3301      	adds	r3, #1
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	b25b      	sxtb	r3, r3
 80011d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			newTetrominoe.YPosition = oldTetrominoe.YPosition + X;
		}



		break;
 80011d4:	e09a      	b.n	800130c <ShiftTetrominoe+0x284>
		else if(oldTetrominoe.YPosition <= BOARD_L_MAX - oldTetrominoe.Height){
 80011d6:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80011da:	b25b      	sxtb	r3, r3
 80011dc:	461a      	mov	r2, r3
 80011de:	f897 3071 	ldrb.w	r3, [r7, #113]	@ 0x71
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	f1c3 030b 	rsb	r3, r3, #11
 80011e8:	429a      	cmp	r2, r3
 80011ea:	f300 808f 	bgt.w	800130c <ShiftTetrominoe+0x284>
			newTetrominoe.YPosition = oldTetrominoe.YPosition + X;
 80011ee:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80011f2:	b25b      	sxtb	r3, r3
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	3301      	adds	r3, #1
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	b25b      	sxtb	r3, r3
 80011fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		break;
 8001200:	e084      	b.n	800130c <ShiftTetrominoe+0x284>

	case LEFT:

		if(oldTetrominoe.XPosition == BOARD_W_MIN){
 8001202:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001206:	b25b      	sxtb	r3, r3
 8001208:	2b00      	cmp	r3, #0
 800120a:	d127      	bne.n	800125c <ShiftTetrominoe+0x1d4>

			int temp = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	637b      	str	r3, [r7, #52]	@ 0x34

			for(int k = 0; k < 4; k++){
 8001210:	2300      	movs	r3, #0
 8001212:	633b      	str	r3, [r7, #48]	@ 0x30
 8001214:	e012      	b.n	800123c <ShiftTetrominoe+0x1b4>
				temp += oldTetrominoe.Structure[k][oldTetrominoe.XPosition];
 8001216:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800121a:	b25b      	sxtb	r3, r3
 800121c:	461a      	mov	r2, r3
 800121e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	3358      	adds	r3, #88	@ 0x58
 8001224:	443b      	add	r3, r7
 8001226:	4413      	add	r3, r2
 8001228:	3305      	adds	r3, #5
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	461a      	mov	r2, r3
 8001230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001232:	4413      	add	r3, r2
 8001234:	637b      	str	r3, [r7, #52]	@ 0x34
			for(int k = 0; k < 4; k++){
 8001236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001238:	3301      	adds	r3, #1
 800123a:	633b      	str	r3, [r7, #48]	@ 0x30
 800123c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800123e:	2b03      	cmp	r3, #3
 8001240:	dde9      	ble.n	8001216 <ShiftTetrominoe+0x18e>
			}

			if(temp == 0){
 8001242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001244:	2b00      	cmp	r3, #0
 8001246:	d163      	bne.n	8001310 <ShiftTetrominoe+0x288>

				newTetrominoe.XPosition = oldTetrominoe.XPosition - X;
 8001248:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800124c:	b25b      	sxtb	r3, r3
 800124e:	b2db      	uxtb	r3, r3
 8001250:	3b01      	subs	r3, #1
 8001252:	b2db      	uxtb	r3, r3
 8001254:	b25b      	sxtb	r3, r3
 8001256:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

			newTetrominoe.XPosition = oldTetrominoe.XPosition - X;

		}

		break;
 800125a:	e059      	b.n	8001310 <ShiftTetrominoe+0x288>
		else if(oldTetrominoe.XPosition > BOARD_W_MIN){
 800125c:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 8001260:	b25b      	sxtb	r3, r3
 8001262:	2b00      	cmp	r3, #0
 8001264:	dd54      	ble.n	8001310 <ShiftTetrominoe+0x288>
			newTetrominoe.XPosition = oldTetrominoe.XPosition - X;
 8001266:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800126a:	b25b      	sxtb	r3, r3
 800126c:	b2db      	uxtb	r3, r3
 800126e:	3b01      	subs	r3, #1
 8001270:	b2db      	uxtb	r3, r3
 8001272:	b25b      	sxtb	r3, r3
 8001274:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		break;
 8001278:	e04a      	b.n	8001310 <ShiftTetrominoe+0x288>

	case RIGHT:

		if(oldTetrominoe.XPosition >= BOARD_W_MAX - oldTetrominoe.Width){
 800127a:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800127e:	b25b      	sxtb	r3, r3
 8001280:	461a      	mov	r2, r3
 8001282:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8001286:	b2db      	uxtb	r3, r3
 8001288:	f1c3 0309 	rsb	r3, r3, #9
 800128c:	429a      	cmp	r2, r3
 800128e:	db28      	blt.n	80012e2 <ShiftTetrominoe+0x25a>

			int temp = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	62fb      	str	r3, [r7, #44]	@ 0x2c

			for(int k = 0; k < 4; k++){
 8001294:	2300      	movs	r3, #0
 8001296:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001298:	e013      	b.n	80012c2 <ShiftTetrominoe+0x23a>
				temp += oldTetrominoe.Structure[k][BOARD_W_MAX - oldTetrominoe.XPosition];
 800129a:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 800129e:	b25b      	sxtb	r3, r3
 80012a0:	f1c3 0309 	rsb	r3, r3, #9
 80012a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012a6:	0092      	lsls	r2, r2, #2
 80012a8:	3258      	adds	r2, #88	@ 0x58
 80012aa:	443a      	add	r2, r7
 80012ac:	4413      	add	r3, r2
 80012ae:	3305      	adds	r3, #5
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	461a      	mov	r2, r3
 80012b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012b8:	4413      	add	r3, r2
 80012ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
			for(int k = 0; k < 4; k++){
 80012bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012be:	3301      	adds	r3, #1
 80012c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80012c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012c4:	2b03      	cmp	r3, #3
 80012c6:	dde8      	ble.n	800129a <ShiftTetrominoe+0x212>
			}

			if(temp == 0){
 80012c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d122      	bne.n	8001314 <ShiftTetrominoe+0x28c>

				newTetrominoe.XPosition = oldTetrominoe.XPosition + 1;
 80012ce:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80012d2:	b25b      	sxtb	r3, r3
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	3301      	adds	r3, #1
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

			newTetrominoe.XPosition = oldTetrominoe.XPosition + X;

		}

		break;
 80012e0:	e018      	b.n	8001314 <ShiftTetrominoe+0x28c>
		else if(oldTetrominoe.XPosition < BOARD_W_MAX - oldTetrominoe.Width){
 80012e2:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80012e6:	b25b      	sxtb	r3, r3
 80012e8:	461a      	mov	r2, r3
 80012ea:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	f1c3 0309 	rsb	r3, r3, #9
 80012f4:	429a      	cmp	r2, r3
 80012f6:	da0d      	bge.n	8001314 <ShiftTetrominoe+0x28c>
			newTetrominoe.XPosition = oldTetrominoe.XPosition + X;
 80012f8:	f897 3072 	ldrb.w	r3, [r7, #114]	@ 0x72
 80012fc:	b25b      	sxtb	r3, r3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	3301      	adds	r3, #1
 8001302:	b2db      	uxtb	r3, r3
 8001304:	b25b      	sxtb	r3, r3
 8001306:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		break;
 800130a:	e003      	b.n	8001314 <ShiftTetrominoe+0x28c>
		break;
 800130c:	bf00      	nop
 800130e:	e002      	b.n	8001316 <ShiftTetrominoe+0x28e>
		break;
 8001310:	bf00      	nop
 8001312:	e000      	b.n	8001316 <ShiftTetrominoe+0x28e>
		break;
 8001314:	bf00      	nop
		;

	}


	DrawTetrominoe(newTetrominoe, newTetrominoe.Color);
 8001316:	8bfb      	ldrh	r3, [r7, #30]
 8001318:	b29b      	uxth	r3, r3
 800131a:	9303      	str	r3, [sp, #12]
 800131c:	466b      	mov	r3, sp
 800131e:	f107 021c 	add.w	r2, r7, #28
 8001322:	ca07      	ldmia	r2, {r0, r1, r2}
 8001324:	c303      	stmia	r3!, {r0, r1}
 8001326:	801a      	strh	r2, [r3, #0]
 8001328:	f107 030c 	add.w	r3, r7, #12
 800132c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800132e:	f000 f94c 	bl	80015ca <DrawTetrominoe>


	return newTetrominoe;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	461d      	mov	r5, r3
 8001336:	f107 040c 	add.w	r4, r7, #12
 800133a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800133c:	6028      	str	r0, [r5, #0]
 800133e:	6069      	str	r1, [r5, #4]
 8001340:	60aa      	str	r2, [r5, #8]
 8001342:	60eb      	str	r3, [r5, #12]
 8001344:	cc03      	ldmia	r4!, {r0, r1}
 8001346:	6128      	str	r0, [r5, #16]
 8001348:	6169      	str	r1, [r5, #20]
 800134a:	8823      	ldrh	r3, [r4, #0]
 800134c:	832b      	strh	r3, [r5, #24]

}
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	3748      	adds	r7, #72	@ 0x48
 8001352:	46bd      	mov	sp, r7
 8001354:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001358:	b004      	add	sp, #16
 800135a:	4770      	bx	lr

0800135c <DrawBoard>:


void DrawBoard(Board b){
 800135c:	b084      	sub	sp, #16
 800135e:	b580      	push	{r7, lr}
 8001360:	b084      	sub	sp, #16
 8001362:	af00      	add	r7, sp, #0
 8001364:	f107 0c18 	add.w	ip, r7, #24
 8001368:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	LCD_Clear(0, LCD_COLOR_BLACK);
 800136c:	2100      	movs	r1, #0
 800136e:	2000      	movs	r0, #0
 8001370:	f7ff fb56 	bl	8000a20 <LCD_Clear>

	for(uint16_t i = U; i <= BOARD_MARGIN; i++){
 8001374:	2300      	movs	r3, #0
 8001376:	81fb      	strh	r3, [r7, #14]
 8001378:	e015      	b.n	80013a6 <DrawBoard+0x4a>

		LCD_Draw_Vertical_Line(i, MIN_GRID_Y, LCD_PIXEL_HEIGHT - MIN_GRID_Y, LCD_COLOR_WHITE);
 800137a:	89f8      	ldrh	r0, [r7, #14]
 800137c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001380:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 8001384:	2126      	movs	r1, #38	@ 0x26
 8001386:	f7ff fafd 	bl	8000984 <LCD_Draw_Vertical_Line>
		LCD_Draw_Vertical_Line((LCD_PIXEL_WIDTH - i), MIN_GRID_Y, LCD_PIXEL_HEIGHT - MIN_GRID_Y, LCD_COLOR_WHITE);
 800138a:	89fb      	ldrh	r3, [r7, #14]
 800138c:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001390:	b298      	uxth	r0, r3
 8001392:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001396:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 800139a:	2126      	movs	r1, #38	@ 0x26
 800139c:	f7ff faf2 	bl	8000984 <LCD_Draw_Vertical_Line>
	for(uint16_t i = U; i <= BOARD_MARGIN; i++){
 80013a0:	89fb      	ldrh	r3, [r7, #14]
 80013a2:	3301      	adds	r3, #1
 80013a4:	81fb      	strh	r3, [r7, #14]
 80013a6:	89fb      	ldrh	r3, [r7, #14]
 80013a8:	2b05      	cmp	r3, #5
 80013aa:	d9e6      	bls.n	800137a <DrawBoard+0x1e>

	}


	for(uint16_t i = BOARD_MARGIN + LCD_BLOCK_SIZE + X; i < LCD_PIXEL_WIDTH - BOARD_MARGIN; i += LCD_BLOCK_SIZE + X){
 80013ac:	231c      	movs	r3, #28
 80013ae:	81bb      	strh	r3, [r7, #12]
 80013b0:	e00a      	b.n	80013c8 <DrawBoard+0x6c>

		LCD_Draw_Vertical_Line(i, MIN_GRID_Y + X, LCD_PIXEL_HEIGHT - MIN_GRID_Y, LCD_COLOR_WHITE);
 80013b2:	89b8      	ldrh	r0, [r7, #12]
 80013b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013b8:	f44f 728d 	mov.w	r2, #282	@ 0x11a
 80013bc:	2127      	movs	r1, #39	@ 0x27
 80013be:	f7ff fae1 	bl	8000984 <LCD_Draw_Vertical_Line>
	for(uint16_t i = BOARD_MARGIN + LCD_BLOCK_SIZE + X; i < LCD_PIXEL_WIDTH - BOARD_MARGIN; i += LCD_BLOCK_SIZE + X){
 80013c2:	89bb      	ldrh	r3, [r7, #12]
 80013c4:	3317      	adds	r3, #23
 80013c6:	81bb      	strh	r3, [r7, #12]
 80013c8:	89bb      	ldrh	r3, [r7, #12]
 80013ca:	2bea      	cmp	r3, #234	@ 0xea
 80013cc:	d9f1      	bls.n	80013b2 <DrawBoard+0x56>

	}


	for(uint16_t j = LCD_PIXEL_HEIGHT; j >= LCD_PIXEL_HEIGHT - BOARD_MARGIN; j--){
 80013ce:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80013d2:	817b      	strh	r3, [r7, #10]
 80013d4:	e013      	b.n	80013fe <DrawBoard+0xa2>

		LCD_Draw_Horizontal_Line(U, j, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 80013d6:	8979      	ldrh	r1, [r7, #10]
 80013d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013dc:	22f0      	movs	r2, #240	@ 0xf0
 80013de:	2000      	movs	r0, #0
 80013e0:	f7ff faf7 	bl	80009d2 <LCD_Draw_Horizontal_Line>
		LCD_Draw_Horizontal_Line(U, j - LCD_PIXEL_HEIGHT + MIN_GRID_Y + X, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 80013e4:	897b      	ldrh	r3, [r7, #10]
 80013e6:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80013ea:	b299      	uxth	r1, r3
 80013ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013f0:	22f0      	movs	r2, #240	@ 0xf0
 80013f2:	2000      	movs	r0, #0
 80013f4:	f7ff faed 	bl	80009d2 <LCD_Draw_Horizontal_Line>
	for(uint16_t j = LCD_PIXEL_HEIGHT; j >= LCD_PIXEL_HEIGHT - BOARD_MARGIN; j--){
 80013f8:	897b      	ldrh	r3, [r7, #10]
 80013fa:	3b01      	subs	r3, #1
 80013fc:	817b      	strh	r3, [r7, #10]
 80013fe:	897b      	ldrh	r3, [r7, #10]
 8001400:	f5b3 7f9d 	cmp.w	r3, #314	@ 0x13a
 8001404:	d8e7      	bhi.n	80013d6 <DrawBoard+0x7a>

	}


	for(uint16_t j = MIN_GRID_Y + X; j < LCD_PIXEL_HEIGHT - BOARD_MARGIN; j += LCD_BLOCK_SIZE + X){
 8001406:	2327      	movs	r3, #39	@ 0x27
 8001408:	813b      	strh	r3, [r7, #8]
 800140a:	e009      	b.n	8001420 <DrawBoard+0xc4>

		LCD_Draw_Horizontal_Line(U, j, LCD_PIXEL_WIDTH, LCD_COLOR_WHITE);
 800140c:	8939      	ldrh	r1, [r7, #8]
 800140e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001412:	22f0      	movs	r2, #240	@ 0xf0
 8001414:	2000      	movs	r0, #0
 8001416:	f7ff fadc 	bl	80009d2 <LCD_Draw_Horizontal_Line>
	for(uint16_t j = MIN_GRID_Y + X; j < LCD_PIXEL_HEIGHT - BOARD_MARGIN; j += LCD_BLOCK_SIZE + X){
 800141a:	893b      	ldrh	r3, [r7, #8]
 800141c:	3317      	adds	r3, #23
 800141e:	813b      	strh	r3, [r7, #8]
 8001420:	893b      	ldrh	r3, [r7, #8]
 8001422:	f5b3 7f9d 	cmp.w	r3, #314	@ 0x13a
 8001426:	d9f1      	bls.n	800140c <DrawBoard+0xb0>

	}



	for(int k = 1; k <= BOARD_LENGTH + 1; k++){
 8001428:	2301      	movs	r3, #1
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	e08e      	b.n	800154c <DrawBoard+0x1f0>
		for(int l = 0; l <= BOARD_WIDTH + 1; l++){
 800142e:	2300      	movs	r3, #0
 8001430:	603b      	str	r3, [r7, #0]
 8001432:	e084      	b.n	800153e <DrawBoard+0x1e2>

			switch(b.Field[k][l]){
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	4613      	mov	r3, r2
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	4413      	add	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	3318      	adds	r3, #24
 8001440:	19da      	adds	r2, r3, r7
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	4413      	add	r3, r2
 8001446:	f993 3000 	ldrsb.w	r3, [r3]
 800144a:	3b02      	subs	r3, #2
 800144c:	2b06      	cmp	r3, #6
 800144e:	d873      	bhi.n	8001538 <DrawBoard+0x1dc>
 8001450:	a201      	add	r2, pc, #4	@ (adr r2, 8001458 <DrawBoard+0xfc>)
 8001452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001456:	bf00      	nop
 8001458:	08001475 	.word	0x08001475
 800145c:	08001491 	.word	0x08001491
 8001460:	080014ad 	.word	0x080014ad
 8001464:	080014c9 	.word	0x080014c9
 8001468:	080014e5 	.word	0x080014e5
 800146c:	08001501 	.word	0x08001501
 8001470:	0800151d 	.word	0x0800151d

			case O:
				DrawBlock(l-1, k-1, LCD_COLOR_YELLOW);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b29b      	uxth	r3, r3
 8001478:	3b01      	subs	r3, #1
 800147a:	b298      	uxth	r0, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	b29b      	uxth	r3, r3
 8001480:	3b01      	subs	r3, #1
 8001482:	b29b      	uxth	r3, r3
 8001484:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001488:	4619      	mov	r1, r3
 800148a:	f000 f86b 	bl	8001564 <DrawBlock>
				break;
 800148e:	e053      	b.n	8001538 <DrawBoard+0x1dc>

			case I:
				DrawBlock(l-1, k-1, LCD_COLOR_CYAN);
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	b29b      	uxth	r3, r3
 8001494:	3b01      	subs	r3, #1
 8001496:	b298      	uxth	r0, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	b29b      	uxth	r3, r3
 800149c:	3b01      	subs	r3, #1
 800149e:	b29b      	uxth	r3, r3
 80014a0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80014a4:	4619      	mov	r1, r3
 80014a6:	f000 f85d 	bl	8001564 <DrawBlock>
				break;
 80014aa:	e045      	b.n	8001538 <DrawBoard+0x1dc>

			case S:
				DrawBlock(l-1, k-1, LCD_COLOR_GREEN);
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	3b01      	subs	r3, #1
 80014b2:	b298      	uxth	r0, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	3b01      	subs	r3, #1
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80014c0:	4619      	mov	r1, r3
 80014c2:	f000 f84f 	bl	8001564 <DrawBlock>
				break;
 80014c6:	e037      	b.n	8001538 <DrawBoard+0x1dc>

			case Z:
				DrawBlock(l-1, k-1, LCD_COLOR_RED);
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	3b01      	subs	r3, #1
 80014ce:	b298      	uxth	r0, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	3b01      	subs	r3, #1
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80014dc:	4619      	mov	r1, r3
 80014de:	f000 f841 	bl	8001564 <DrawBlock>
				break;
 80014e2:	e029      	b.n	8001538 <DrawBoard+0x1dc>

			case J:
				DrawBlock(l-1, k-1, LCD_COLOR_ORANGE);
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	3b01      	subs	r3, #1
 80014ea:	b298      	uxth	r0, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	3b01      	subs	r3, #1
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	f64f 3281 	movw	r2, #64385	@ 0xfb81
 80014f8:	4619      	mov	r1, r3
 80014fa:	f000 f833 	bl	8001564 <DrawBlock>
				break;
 80014fe:	e01b      	b.n	8001538 <DrawBoard+0x1dc>

			case L:
				DrawBlock(l-1, k-1, LCD_COLOR_MAGENTA);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	b29b      	uxth	r3, r3
 8001504:	3b01      	subs	r3, #1
 8001506:	b298      	uxth	r0, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	b29b      	uxth	r3, r3
 800150c:	3b01      	subs	r3, #1
 800150e:	b29b      	uxth	r3, r3
 8001510:	f64f 021f 	movw	r2, #63519	@ 0xf81f
 8001514:	4619      	mov	r1, r3
 8001516:	f000 f825 	bl	8001564 <DrawBlock>
				break;
 800151a:	e00d      	b.n	8001538 <DrawBoard+0x1dc>

			case T:
				DrawBlock(l-1, k-1, LCD_COLOR_BLUE2);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	b29b      	uxth	r3, r3
 8001520:	3b01      	subs	r3, #1
 8001522:	b298      	uxth	r0, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	b29b      	uxth	r3, r3
 8001528:	3b01      	subs	r3, #1
 800152a:	b29b      	uxth	r3, r3
 800152c:	f240 521f 	movw	r2, #1311	@ 0x51f
 8001530:	4619      	mov	r1, r3
 8001532:	f000 f817 	bl	8001564 <DrawBlock>
				break;
 8001536:	bf00      	nop
		for(int l = 0; l <= BOARD_WIDTH + 1; l++){
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	3301      	adds	r3, #1
 800153c:	603b      	str	r3, [r7, #0]
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2b0b      	cmp	r3, #11
 8001542:	f77f af77 	ble.w	8001434 <DrawBoard+0xd8>
	for(int k = 1; k <= BOARD_LENGTH + 1; k++){
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	3301      	adds	r3, #1
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2b0d      	cmp	r3, #13
 8001550:	f77f af6d 	ble.w	800142e <DrawBoard+0xd2>

			}
		}
	}

}
 8001554:	bf00      	nop
 8001556:	bf00      	nop
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001560:	b004      	add	sp, #16
 8001562:	4770      	bx	lr

08001564 <DrawBlock>:


void DrawBlock(uint16_t x, uint16_t y, uint16_t color){
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	80fb      	strh	r3, [r7, #6]
 800156e:	460b      	mov	r3, r1
 8001570:	80bb      	strh	r3, [r7, #4]
 8001572:	4613      	mov	r3, r2
 8001574:	807b      	strh	r3, [r7, #2]

	uint16_t startX = LCD_X_MIN + x*(LCD_BLOCK_SIZE + X);
 8001576:	88fb      	ldrh	r3, [r7, #6]
 8001578:	461a      	mov	r2, r3
 800157a:	0052      	lsls	r2, r2, #1
 800157c:	441a      	add	r2, r3
 800157e:	00d2      	lsls	r2, r2, #3
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	b29b      	uxth	r3, r3
 8001584:	3306      	adds	r3, #6
 8001586:	81bb      	strh	r3, [r7, #12]
	uint16_t endX = startX + LCD_BLOCK_SIZE;
 8001588:	89bb      	ldrh	r3, [r7, #12]
 800158a:	3316      	adds	r3, #22
 800158c:	817b      	strh	r3, [r7, #10]

	uint16_t startY = LCD_Y_MIN + y*(LCD_BLOCK_SIZE + X);
 800158e:	88bb      	ldrh	r3, [r7, #4]
 8001590:	461a      	mov	r2, r3
 8001592:	0052      	lsls	r2, r2, #1
 8001594:	441a      	add	r2, r3
 8001596:	00d2      	lsls	r2, r2, #3
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	b29b      	uxth	r3, r3
 800159c:	3328      	adds	r3, #40	@ 0x28
 800159e:	813b      	strh	r3, [r7, #8]


	for(uint16_t k = startX; k < endX; k++){
 80015a0:	89bb      	ldrh	r3, [r7, #12]
 80015a2:	81fb      	strh	r3, [r7, #14]
 80015a4:	e008      	b.n	80015b8 <DrawBlock+0x54>

		LCD_Draw_Vertical_Line(k, startY, LCD_BLOCK_SIZE, color);
 80015a6:	887b      	ldrh	r3, [r7, #2]
 80015a8:	8939      	ldrh	r1, [r7, #8]
 80015aa:	89f8      	ldrh	r0, [r7, #14]
 80015ac:	2216      	movs	r2, #22
 80015ae:	f7ff f9e9 	bl	8000984 <LCD_Draw_Vertical_Line>
	for(uint16_t k = startX; k < endX; k++){
 80015b2:	89fb      	ldrh	r3, [r7, #14]
 80015b4:	3301      	adds	r3, #1
 80015b6:	81fb      	strh	r3, [r7, #14]
 80015b8:	89fa      	ldrh	r2, [r7, #14]
 80015ba:	897b      	ldrh	r3, [r7, #10]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d3f2      	bcc.n	80015a6 <DrawBlock+0x42>
	}

}
 80015c0:	bf00      	nop
 80015c2:	bf00      	nop
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <DrawTetrominoe>:


void DrawTetrominoe(Tetrominoe tetrominoe, uint16_t color){
 80015ca:	b084      	sub	sp, #16
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	f107 0c18 	add.w	ip, r7, #24
 80015d6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int x = tetrominoe.XPosition;
 80015da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80015de:	b25b      	sxtb	r3, r3
 80015e0:	607b      	str	r3, [r7, #4]
	int y = tetrominoe.YPosition;
 80015e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015e6:	b25b      	sxtb	r3, r3
 80015e8:	603b      	str	r3, [r7, #0]



	for(int i = 0; i < 4; i++){
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	e026      	b.n	800163e <DrawTetrominoe+0x74>
		for(int j = 0; j < 4; j++){
 80015f0:	2300      	movs	r3, #0
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	e01d      	b.n	8001632 <DrawTetrominoe+0x68>

			if(tetrominoe.Structure[i][j] == X){
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	3318      	adds	r3, #24
 80015fc:	19da      	adds	r2, r3, r7
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	4413      	add	r3, r2
 8001602:	3301      	adds	r3, #1
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	b2db      	uxtb	r3, r3
 8001608:	2b01      	cmp	r3, #1
 800160a:	d10f      	bne.n	800162c <DrawTetrominoe+0x62>

				DrawBlock(x + j, y + i, color);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	b29a      	uxth	r2, r3
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	b29b      	uxth	r3, r3
 8001614:	4413      	add	r3, r2
 8001616:	b298      	uxth	r0, r3
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	b29a      	uxth	r2, r3
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	b29b      	uxth	r3, r3
 8001620:	4413      	add	r3, r2
 8001622:	b29b      	uxth	r3, r3
 8001624:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001626:	4619      	mov	r1, r3
 8001628:	f7ff ff9c 	bl	8001564 <DrawBlock>
		for(int j = 0; j < 4; j++){
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	3301      	adds	r3, #1
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	2b03      	cmp	r3, #3
 8001636:	ddde      	ble.n	80015f6 <DrawTetrominoe+0x2c>
	for(int i = 0; i < 4; i++){
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	3301      	adds	r3, #1
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2b03      	cmp	r3, #3
 8001642:	ddd5      	ble.n	80015f0 <DrawTetrominoe+0x26>
			}

		}
	}

}
 8001644:	bf00      	nop
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001650:	b004      	add	sp, #16
 8001652:	4770      	bx	lr

08001654 <CheckCollision>:


bool CheckCollision(Tetrominoe tetrominoe, Board b){
 8001654:	b084      	sub	sp, #16
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	f107 0c18 	add.w	ip, r7, #24
 8001660:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int8_t x = tetrominoe.XPosition;
 8001664:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001668:	71fb      	strb	r3, [r7, #7]
	int8_t y = tetrominoe.YPosition;
 800166a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800166e:	71bb      	strb	r3, [r7, #6]

	for(int i = 0; i < 4; i++){
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	e034      	b.n	80016e0 <CheckCollision+0x8c>
		for(int j = 0; j < 4; j++){
 8001676:	2300      	movs	r3, #0
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	e02b      	b.n	80016d4 <CheckCollision+0x80>

			int8_t below = b.Field[y + i + 2][x + j + 1];
 800167c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	1c9a      	adds	r2, r3, #2
 8001686:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	440b      	add	r3, r1
 800168e:	1c59      	adds	r1, r3, #1
 8001690:	4613      	mov	r3, r2
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	4413      	add	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	3318      	adds	r3, #24
 800169a:	443b      	add	r3, r7
 800169c:	440b      	add	r3, r1
 800169e:	331c      	adds	r3, #28
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	717b      	strb	r3, [r7, #5]

			if(tetrominoe.Structure[i][j] == X && (below != U && below != X)){
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	3318      	adds	r3, #24
 80016aa:	19da      	adds	r2, r3, r7
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	4413      	add	r3, r2
 80016b0:	3301      	adds	r3, #1
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d109      	bne.n	80016ce <CheckCollision+0x7a>
 80016ba:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d005      	beq.n	80016ce <CheckCollision+0x7a>
 80016c2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d001      	beq.n	80016ce <CheckCollision+0x7a>
				return true;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e00c      	b.n	80016e8 <CheckCollision+0x94>
		for(int j = 0; j < 4; j++){
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	3301      	adds	r3, #1
 80016d2:	60bb      	str	r3, [r7, #8]
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	ddd0      	ble.n	800167c <CheckCollision+0x28>
	for(int i = 0; i < 4; i++){
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	3301      	adds	r3, #1
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	ddc7      	ble.n	8001676 <CheckCollision+0x22>
			}

		}
	}

	return false;
 80016e6:	2300      	movs	r3, #0

}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3714      	adds	r7, #20
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	b004      	add	sp, #16
 80016f4:	4770      	bx	lr

080016f6 <SetTetrominoe>:
	return new;

}


Board SetTetrominoe(Tetrominoe t, Board b){
 80016f6:	b084      	sub	sp, #16
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b0ac      	sub	sp, #176	@ 0xb0
 80016fc:	af26      	add	r7, sp, #152	@ 0x98
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001704:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	int8_t x = t.XPosition;
 8001708:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800170c:	73fb      	strb	r3, [r7, #15]
	int8_t y = t.YPosition;
 800170e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001712:	73bb      	strb	r3, [r7, #14]

	for(int i = 0; i < 4; i++){
 8001714:	2300      	movs	r3, #0
 8001716:	617b      	str	r3, [r7, #20]
 8001718:	e02e      	b.n	8001778 <SetTetrominoe+0x82>
		for(int j = 0; j < 4; j++){
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	e025      	b.n	800176c <SetTetrominoe+0x76>

			if(t.Structure[i][j] == X){
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	3320      	adds	r3, #32
 8001726:	19da      	adds	r2, r3, r7
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	4413      	add	r3, r2
 800172c:	3305      	adds	r3, #5
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b01      	cmp	r3, #1
 8001734:	d117      	bne.n	8001766 <SetTetrominoe+0x70>
				b.Field[y + i + 1][x + j + 1] = t.Name;
 8001736:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800173a:	b2d8      	uxtb	r0, r3
 800173c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	4413      	add	r3, r2
 8001744:	1c5a      	adds	r2, r3, #1
 8001746:	f997 100f 	ldrsb.w	r1, [r7, #15]
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	440b      	add	r3, r1
 800174e:	1c59      	adds	r1, r3, #1
 8001750:	b240      	sxtb	r0, r0
 8001752:	4613      	mov	r3, r2
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	4413      	add	r3, r2
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	3320      	adds	r3, #32
 800175c:	443b      	add	r3, r7
 800175e:	440b      	add	r3, r1
 8001760:	3320      	adds	r3, #32
 8001762:	4602      	mov	r2, r0
 8001764:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 4; j++){
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	3301      	adds	r3, #1
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	2b03      	cmp	r3, #3
 8001770:	ddd6      	ble.n	8001720 <SetTetrominoe+0x2a>
	for(int i = 0; i < 4; i++){
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	3301      	adds	r3, #1
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	2b03      	cmp	r3, #3
 800177c:	ddcd      	ble.n	800171a <SetTetrominoe+0x24>
			}

		}
	}

	DrawBoard(b);
 800177e:	4668      	mov	r0, sp
 8001780:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001784:	2298      	movs	r2, #152	@ 0x98
 8001786:	4619      	mov	r1, r3
 8001788:	f003 f992 	bl	8004ab0 <memcpy>
 800178c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001790:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001792:	f7ff fde3 	bl	800135c <DrawBoard>

	return b;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4618      	mov	r0, r3
 800179a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800179e:	22a8      	movs	r2, #168	@ 0xa8
 80017a0:	4619      	mov	r1, r3
 80017a2:	f003 f985 	bl	8004ab0 <memcpy>

}
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017b0:	b004      	add	sp, #16
 80017b2:	4770      	bx	lr

080017b4 <CheckValidSpawn>:


bool CheckValidSpawn(Tetrominoe t, Board b){
 80017b4:	b084      	sub	sp, #16
 80017b6:	b480      	push	{r7}
 80017b8:	b083      	sub	sp, #12
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	f107 0c10 	add.w	ip, r7, #16
 80017c0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	int8_t x = t.XPosition + 1;
 80017c4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	3301      	adds	r3, #1
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	70fb      	strb	r3, [r7, #3]
	int8_t y = t.YPosition + 1;
 80017d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017d6:	b25b      	sxtb	r3, r3
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	3301      	adds	r3, #1
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	70bb      	strb	r3, [r7, #2]

	int8_t bottom = y + t.Height;
 80017e0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	78bb      	ldrb	r3, [r7, #2]
 80017e8:	4413      	add	r3, r2
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	707b      	strb	r3, [r7, #1]

	for(int i = 0; i < 4; i++){
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
 80017f2:	e016      	b.n	8001822 <CheckValidSpawn+0x6e>

		if(b.Field[bottom][x + i] != U){
 80017f4:	f997 2001 	ldrsb.w	r2, [r7, #1]
 80017f8:	f997 1003 	ldrsb.w	r1, [r7, #3]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4419      	add	r1, r3
 8001800:	4613      	mov	r3, r2
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	4413      	add	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	3310      	adds	r3, #16
 800180a:	443b      	add	r3, r7
 800180c:	440b      	add	r3, r1
 800180e:	331c      	adds	r3, #28
 8001810:	f993 3000 	ldrsb.w	r3, [r3]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <CheckValidSpawn+0x68>
			return false;
 8001818:	2300      	movs	r3, #0
 800181a:	e006      	b.n	800182a <CheckValidSpawn+0x76>
	for(int i = 0; i < 4; i++){
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	3301      	adds	r3, #1
 8001820:	607b      	str	r3, [r7, #4]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2b03      	cmp	r3, #3
 8001826:	dde5      	ble.n	80017f4 <CheckValidSpawn+0x40>
		}

	}

	return true;
 8001828:	2301      	movs	r3, #1

}
 800182a:	4618      	mov	r0, r3
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	b004      	add	sp, #16
 8001836:	4770      	bx	lr

08001838 <DrawEndScreen>:


void DrawEndScreen(){
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0

	LCD_Clear(0, LCD_COLOR_BLACK);
 800183c:	2100      	movs	r1, #0
 800183e:	2000      	movs	r0, #0
 8001840:	f7ff f8ee 	bl	8000a20 <LCD_Clear>

	LCD_SetTextColor(LCD_COLOR_WHITE);
 8001844:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001848:	f7ff f90c 	bl	8000a64 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 800184c:	4816      	ldr	r0, [pc, #88]	@ (80018a8 <DrawEndScreen+0x70>)
 800184e:	f7ff f919 	bl	8000a84 <LCD_SetFont>

	LCD_DisplayChar(90, 100, 'G');
 8001852:	2247      	movs	r2, #71	@ 0x47
 8001854:	2164      	movs	r1, #100	@ 0x64
 8001856:	205a      	movs	r0, #90	@ 0x5a
 8001858:	f7ff f992 	bl	8000b80 <LCD_DisplayChar>
	LCD_DisplayChar(105, 100, 'A');
 800185c:	2241      	movs	r2, #65	@ 0x41
 800185e:	2164      	movs	r1, #100	@ 0x64
 8001860:	2069      	movs	r0, #105	@ 0x69
 8001862:	f7ff f98d 	bl	8000b80 <LCD_DisplayChar>
	LCD_DisplayChar(120, 100, 'M');
 8001866:	224d      	movs	r2, #77	@ 0x4d
 8001868:	2164      	movs	r1, #100	@ 0x64
 800186a:	2078      	movs	r0, #120	@ 0x78
 800186c:	f7ff f988 	bl	8000b80 <LCD_DisplayChar>
	LCD_DisplayChar(136, 100, 'E');
 8001870:	2245      	movs	r2, #69	@ 0x45
 8001872:	2164      	movs	r1, #100	@ 0x64
 8001874:	2088      	movs	r0, #136	@ 0x88
 8001876:	f7ff f983 	bl	8000b80 <LCD_DisplayChar>

	LCD_DisplayChar(90, 120, 'O');
 800187a:	224f      	movs	r2, #79	@ 0x4f
 800187c:	2178      	movs	r1, #120	@ 0x78
 800187e:	205a      	movs	r0, #90	@ 0x5a
 8001880:	f7ff f97e 	bl	8000b80 <LCD_DisplayChar>
	LCD_DisplayChar(105, 120, 'V');
 8001884:	2256      	movs	r2, #86	@ 0x56
 8001886:	2178      	movs	r1, #120	@ 0x78
 8001888:	2069      	movs	r0, #105	@ 0x69
 800188a:	f7ff f979 	bl	8000b80 <LCD_DisplayChar>
	LCD_DisplayChar(120, 120, 'E');
 800188e:	2245      	movs	r2, #69	@ 0x45
 8001890:	2178      	movs	r1, #120	@ 0x78
 8001892:	2078      	movs	r0, #120	@ 0x78
 8001894:	f7ff f974 	bl	8000b80 <LCD_DisplayChar>
	LCD_DisplayChar(136, 120, 'R');
 8001898:	2252      	movs	r2, #82	@ 0x52
 800189a:	2178      	movs	r1, #120	@ 0x78
 800189c:	2088      	movs	r0, #136	@ 0x88
 800189e:	f7ff f96f 	bl	8000b80 <LCD_DisplayChar>

}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000004 	.word	0x20000004

080018ac <Timer6Init>:


TIM_HandleTypeDef htim6;


void Timer6Init(){
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0

	__HAL_RCC_TIM6_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	4b19      	ldr	r3, [pc, #100]	@ (800191c <Timer6Init+0x70>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ba:	4a18      	ldr	r2, [pc, #96]	@ (800191c <Timer6Init+0x70>)
 80018bc:	f043 0310 	orr.w	r3, r3, #16
 80018c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c2:	4b16      	ldr	r3, [pc, #88]	@ (800191c <Timer6Init+0x70>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c6:	f003 0310 	and.w	r3, r3, #16
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]

	//HAL code below
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ce:	f107 0308 	add.w	r3, r7, #8
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]

	htim6.Instance = TIM6;
 80018d8:	4b11      	ldr	r3, [pc, #68]	@ (8001920 <Timer6Init+0x74>)
 80018da:	4a12      	ldr	r2, [pc, #72]	@ (8001924 <Timer6Init+0x78>)
 80018dc:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = PSC_VAL;
 80018de:	4b10      	ldr	r3, [pc, #64]	@ (8001920 <Timer6Init+0x74>)
 80018e0:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80018e4:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001920 <Timer6Init+0x74>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = ARR_VAL;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001920 <Timer6Init+0x74>)
 80018ee:	f641 0269 	movw	r2, #6249	@ 0x1869
 80018f2:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <Timer6Init+0x74>)
 80018f6:	2280      	movs	r2, #128	@ 0x80
 80018f8:	619a      	str	r2, [r3, #24]

	HAL_TIM_Base_Init(&htim6);
 80018fa:	4809      	ldr	r0, [pc, #36]	@ (8001920 <Timer6Init+0x74>)
 80018fc:	f002 fdfe 	bl	80044fc <HAL_TIM_Base_Init>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001900:	2300      	movs	r3, #0
 8001902:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001904:	2300      	movs	r3, #0
 8001906:	60fb      	str	r3, [r7, #12]

	HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig);
 8001908:	f107 0308 	add.w	r3, r7, #8
 800190c:	4619      	mov	r1, r3
 800190e:	4804      	ldr	r0, [pc, #16]	@ (8001920 <Timer6Init+0x74>)
 8001910:	f003 f812 	bl	8004938 <HAL_TIMEx_MasterConfigSynchronization>

}
 8001914:	bf00      	nop
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40023800 	.word	0x40023800
 8001920:	200259d8 	.word	0x200259d8
 8001924:	40001000 	.word	0x40001000

08001928 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800192c:	f000 f9fe 	bl	8001d2c <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8001930:	20ca      	movs	r0, #202	@ 0xca
 8001932:	f000 f943 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8001936:	20c3      	movs	r0, #195	@ 0xc3
 8001938:	f000 f94d 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 800193c:	2008      	movs	r0, #8
 800193e:	f000 f94a 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8001942:	2050      	movs	r0, #80	@ 0x50
 8001944:	f000 f947 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8001948:	20cf      	movs	r0, #207	@ 0xcf
 800194a:	f000 f937 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 800194e:	2000      	movs	r0, #0
 8001950:	f000 f941 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8001954:	20c1      	movs	r0, #193	@ 0xc1
 8001956:	f000 f93e 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 800195a:	2030      	movs	r0, #48	@ 0x30
 800195c:	f000 f93b 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8001960:	20ed      	movs	r0, #237	@ 0xed
 8001962:	f000 f92b 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8001966:	2064      	movs	r0, #100	@ 0x64
 8001968:	f000 f935 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 800196c:	2003      	movs	r0, #3
 800196e:	f000 f932 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001972:	2012      	movs	r0, #18
 8001974:	f000 f92f 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8001978:	2081      	movs	r0, #129	@ 0x81
 800197a:	f000 f92c 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 800197e:	20e8      	movs	r0, #232	@ 0xe8
 8001980:	f000 f91c 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8001984:	2085      	movs	r0, #133	@ 0x85
 8001986:	f000 f926 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800198a:	2000      	movs	r0, #0
 800198c:	f000 f923 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001990:	2078      	movs	r0, #120	@ 0x78
 8001992:	f000 f920 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8001996:	20cb      	movs	r0, #203	@ 0xcb
 8001998:	f000 f910 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 800199c:	2039      	movs	r0, #57	@ 0x39
 800199e:	f000 f91a 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 80019a2:	202c      	movs	r0, #44	@ 0x2c
 80019a4:	f000 f917 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80019a8:	2000      	movs	r0, #0
 80019aa:	f000 f914 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 80019ae:	2034      	movs	r0, #52	@ 0x34
 80019b0:	f000 f911 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 80019b4:	2002      	movs	r0, #2
 80019b6:	f000 f90e 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 80019ba:	20f7      	movs	r0, #247	@ 0xf7
 80019bc:	f000 f8fe 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 80019c0:	2020      	movs	r0, #32
 80019c2:	f000 f908 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 80019c6:	20ea      	movs	r0, #234	@ 0xea
 80019c8:	f000 f8f8 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80019cc:	2000      	movs	r0, #0
 80019ce:	f000 f902 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80019d2:	2000      	movs	r0, #0
 80019d4:	f000 f8ff 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 80019d8:	20b1      	movs	r0, #177	@ 0xb1
 80019da:	f000 f8ef 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80019de:	2000      	movs	r0, #0
 80019e0:	f000 f8f9 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80019e4:	201b      	movs	r0, #27
 80019e6:	f000 f8f6 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 80019ea:	20b6      	movs	r0, #182	@ 0xb6
 80019ec:	f000 f8e6 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 80019f0:	200a      	movs	r0, #10
 80019f2:	f000 f8f0 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 80019f6:	20a2      	movs	r0, #162	@ 0xa2
 80019f8:	f000 f8ed 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 80019fc:	20c0      	movs	r0, #192	@ 0xc0
 80019fe:	f000 f8dd 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001a02:	2010      	movs	r0, #16
 8001a04:	f000 f8e7 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8001a08:	20c1      	movs	r0, #193	@ 0xc1
 8001a0a:	f000 f8d7 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001a0e:	2010      	movs	r0, #16
 8001a10:	f000 f8e1 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8001a14:	20c5      	movs	r0, #197	@ 0xc5
 8001a16:	f000 f8d1 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8001a1a:	2045      	movs	r0, #69	@ 0x45
 8001a1c:	f000 f8db 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8001a20:	2015      	movs	r0, #21
 8001a22:	f000 f8d8 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8001a26:	20c7      	movs	r0, #199	@ 0xc7
 8001a28:	f000 f8c8 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8001a2c:	2090      	movs	r0, #144	@ 0x90
 8001a2e:	f000 f8d2 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8001a32:	2036      	movs	r0, #54	@ 0x36
 8001a34:	f000 f8c2 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8001a38:	20c8      	movs	r0, #200	@ 0xc8
 8001a3a:	f000 f8cc 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8001a3e:	20f2      	movs	r0, #242	@ 0xf2
 8001a40:	f000 f8bc 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001a44:	2000      	movs	r0, #0
 8001a46:	f000 f8c6 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8001a4a:	20b0      	movs	r0, #176	@ 0xb0
 8001a4c:	f000 f8b6 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8001a50:	20c2      	movs	r0, #194	@ 0xc2
 8001a52:	f000 f8c0 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001a56:	20b6      	movs	r0, #182	@ 0xb6
 8001a58:	f000 f8b0 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001a5c:	200a      	movs	r0, #10
 8001a5e:	f000 f8ba 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8001a62:	20a7      	movs	r0, #167	@ 0xa7
 8001a64:	f000 f8b7 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8001a68:	2027      	movs	r0, #39	@ 0x27
 8001a6a:	f000 f8b4 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001a6e:	2004      	movs	r0, #4
 8001a70:	f000 f8b1 	bl	8001bd6 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8001a74:	202a      	movs	r0, #42	@ 0x2a
 8001a76:	f000 f8a1 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f000 f8ab 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001a80:	2000      	movs	r0, #0
 8001a82:	f000 f8a8 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001a86:	2000      	movs	r0, #0
 8001a88:	f000 f8a5 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001a8c:	20ef      	movs	r0, #239	@ 0xef
 8001a8e:	f000 f8a2 	bl	8001bd6 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001a92:	202b      	movs	r0, #43	@ 0x2b
 8001a94:	f000 f892 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001a98:	2000      	movs	r0, #0
 8001a9a:	f000 f89c 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001a9e:	2000      	movs	r0, #0
 8001aa0:	f000 f899 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001aa4:	2001      	movs	r0, #1
 8001aa6:	f000 f896 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001aaa:	203f      	movs	r0, #63	@ 0x3f
 8001aac:	f000 f893 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001ab0:	20f6      	movs	r0, #246	@ 0xf6
 8001ab2:	f000 f883 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f000 f88d 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001abc:	2000      	movs	r0, #0
 8001abe:	f000 f88a 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001ac2:	2006      	movs	r0, #6
 8001ac4:	f000 f887 	bl	8001bd6 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001ac8:	202c      	movs	r0, #44	@ 0x2c
 8001aca:	f000 f877 	bl	8001bbc <ili9341_Write_Reg>
  LCD_Delay(200);
 8001ace:	20c8      	movs	r0, #200	@ 0xc8
 8001ad0:	f000 f9e8 	bl	8001ea4 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001ad4:	2026      	movs	r0, #38	@ 0x26
 8001ad6:	f000 f871 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001ada:	2001      	movs	r0, #1
 8001adc:	f000 f87b 	bl	8001bd6 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001ae0:	20e0      	movs	r0, #224	@ 0xe0
 8001ae2:	f000 f86b 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001ae6:	200f      	movs	r0, #15
 8001ae8:	f000 f875 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001aec:	2029      	movs	r0, #41	@ 0x29
 8001aee:	f000 f872 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001af2:	2024      	movs	r0, #36	@ 0x24
 8001af4:	f000 f86f 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001af8:	200c      	movs	r0, #12
 8001afa:	f000 f86c 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001afe:	200e      	movs	r0, #14
 8001b00:	f000 f869 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001b04:	2009      	movs	r0, #9
 8001b06:	f000 f866 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8001b0a:	204e      	movs	r0, #78	@ 0x4e
 8001b0c:	f000 f863 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001b10:	2078      	movs	r0, #120	@ 0x78
 8001b12:	f000 f860 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001b16:	203c      	movs	r0, #60	@ 0x3c
 8001b18:	f000 f85d 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001b1c:	2009      	movs	r0, #9
 8001b1e:	f000 f85a 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001b22:	2013      	movs	r0, #19
 8001b24:	f000 f857 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001b28:	2005      	movs	r0, #5
 8001b2a:	f000 f854 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8001b2e:	2017      	movs	r0, #23
 8001b30:	f000 f851 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001b34:	2011      	movs	r0, #17
 8001b36:	f000 f84e 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 f84b 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8001b40:	20e1      	movs	r0, #225	@ 0xe1
 8001b42:	f000 f83b 	bl	8001bbc <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001b46:	2000      	movs	r0, #0
 8001b48:	f000 f845 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8001b4c:	2016      	movs	r0, #22
 8001b4e:	f000 f842 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8001b52:	201b      	movs	r0, #27
 8001b54:	f000 f83f 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001b58:	2004      	movs	r0, #4
 8001b5a:	f000 f83c 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001b5e:	2011      	movs	r0, #17
 8001b60:	f000 f839 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8001b64:	2007      	movs	r0, #7
 8001b66:	f000 f836 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001b6a:	2031      	movs	r0, #49	@ 0x31
 8001b6c:	f000 f833 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001b70:	2033      	movs	r0, #51	@ 0x33
 8001b72:	f000 f830 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8001b76:	2042      	movs	r0, #66	@ 0x42
 8001b78:	f000 f82d 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001b7c:	2005      	movs	r0, #5
 8001b7e:	f000 f82a 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001b82:	200c      	movs	r0, #12
 8001b84:	f000 f827 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8001b88:	200a      	movs	r0, #10
 8001b8a:	f000 f824 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001b8e:	2028      	movs	r0, #40	@ 0x28
 8001b90:	f000 f821 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8001b94:	202f      	movs	r0, #47	@ 0x2f
 8001b96:	f000 f81e 	bl	8001bd6 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001b9a:	200f      	movs	r0, #15
 8001b9c:	f000 f81b 	bl	8001bd6 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001ba0:	2011      	movs	r0, #17
 8001ba2:	f000 f80b 	bl	8001bbc <ili9341_Write_Reg>
  LCD_Delay(200);
 8001ba6:	20c8      	movs	r0, #200	@ 0xc8
 8001ba8:	f000 f97c 	bl	8001ea4 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001bac:	2029      	movs	r0, #41	@ 0x29
 8001bae:	f000 f805 	bl	8001bbc <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001bb2:	202c      	movs	r0, #44	@ 0x2c
 8001bb4:	f000 f802 	bl	8001bbc <ili9341_Write_Reg>
}
 8001bb8:	bf00      	nop
 8001bba:	bd80      	pop	{r7, pc}

08001bbc <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f000 f949 	bl	8001e60 <LCD_IO_WriteReg>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b082      	sub	sp, #8
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	4603      	mov	r3, r0
 8001bde:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001be0:	88fb      	ldrh	r3, [r7, #6]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f000 f91a 	bl	8001e1c <LCD_IO_WriteData>
}
 8001be8:	bf00      	nop
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001bf4:	4819      	ldr	r0, [pc, #100]	@ (8001c5c <SPI_Init+0x6c>)
 8001bf6:	f002 fb96 	bl	8004326 <HAL_SPI_GetState>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d12b      	bne.n	8001c58 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001c00:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <SPI_Init+0x6c>)
 8001c02:	4a17      	ldr	r2, [pc, #92]	@ (8001c60 <SPI_Init+0x70>)
 8001c04:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c06:	4b15      	ldr	r3, [pc, #84]	@ (8001c5c <SPI_Init+0x6c>)
 8001c08:	2218      	movs	r2, #24
 8001c0a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001c0c:	4b13      	ldr	r3, [pc, #76]	@ (8001c5c <SPI_Init+0x6c>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001c12:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <SPI_Init+0x6c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001c18:	4b10      	ldr	r3, [pc, #64]	@ (8001c5c <SPI_Init+0x6c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <SPI_Init+0x6c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001c24:	4b0d      	ldr	r3, [pc, #52]	@ (8001c5c <SPI_Init+0x6c>)
 8001c26:	2207      	movs	r2, #7
 8001c28:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c5c <SPI_Init+0x6c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001c30:	4b0a      	ldr	r3, [pc, #40]	@ (8001c5c <SPI_Init+0x6c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001c36:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <SPI_Init+0x6c>)
 8001c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c3c:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001c3e:	4b07      	ldr	r3, [pc, #28]	@ (8001c5c <SPI_Init+0x6c>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001c44:	4b05      	ldr	r3, [pc, #20]	@ (8001c5c <SPI_Init+0x6c>)
 8001c46:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c4a:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8001c4c:	4803      	ldr	r0, [pc, #12]	@ (8001c5c <SPI_Init+0x6c>)
 8001c4e:	f000 f833 	bl	8001cb8 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001c52:	4802      	ldr	r0, [pc, #8]	@ (8001c5c <SPI_Init+0x6c>)
 8001c54:	f002 f972 	bl	8003f3c <HAL_SPI_Init>
  }
}
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20025a20 	.word	0x20025a20
 8001c60:	40015000 	.word	0x40015000

08001c64 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8001c72:	4b09      	ldr	r3, [pc, #36]	@ (8001c98 <SPI_Write+0x34>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	1db9      	adds	r1, r7, #6
 8001c78:	2201      	movs	r2, #1
 8001c7a:	4808      	ldr	r0, [pc, #32]	@ (8001c9c <SPI_Write+0x38>)
 8001c7c:	f002 fa0f 	bl	800409e <HAL_SPI_Transmit>
 8001c80:	4603      	mov	r3, r0
 8001c82:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001c8a:	f000 f809 	bl	8001ca0 <SPI_Error>
  }
}
 8001c8e:	bf00      	nop
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	2000000c 	.word	0x2000000c
 8001c9c:	20025a20 	.word	0x20025a20

08001ca0 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001ca4:	4803      	ldr	r0, [pc, #12]	@ (8001cb4 <SPI_Error+0x14>)
 8001ca6:	f002 f9d2 	bl	800404e <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8001caa:	f7ff ffa1 	bl	8001bf0 <SPI_Init>
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20025a20 	.word	0x20025a20

08001cb8 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08a      	sub	sp, #40	@ 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	4b17      	ldr	r3, [pc, #92]	@ (8001d24 <SPI_MspInit+0x6c>)
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc8:	4a16      	ldr	r2, [pc, #88]	@ (8001d24 <SPI_MspInit+0x6c>)
 8001cca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001cce:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd0:	4b14      	ldr	r3, [pc, #80]	@ (8001d24 <SPI_MspInit+0x6c>)
 8001cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cd8:	613b      	str	r3, [r7, #16]
 8001cda:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	4b10      	ldr	r3, [pc, #64]	@ (8001d24 <SPI_MspInit+0x6c>)
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce4:	4a0f      	ldr	r2, [pc, #60]	@ (8001d24 <SPI_MspInit+0x6c>)
 8001ce6:	f043 0320 	orr.w	r3, r3, #32
 8001cea:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cec:	4b0d      	ldr	r3, [pc, #52]	@ (8001d24 <SPI_MspInit+0x6c>)
 8001cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf0:	f003 0320 	and.w	r3, r3, #32
 8001cf4:	60fb      	str	r3, [r7, #12]
 8001cf6:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001cf8:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001cfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001d02:	2302      	movs	r3, #2
 8001d04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001d06:	2301      	movs	r3, #1
 8001d08:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 8001d0a:	2305      	movs	r3, #5
 8001d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	4619      	mov	r1, r3
 8001d14:	4804      	ldr	r0, [pc, #16]	@ (8001d28 <SPI_MspInit+0x70>)
 8001d16:	f000 fd75 	bl	8002804 <HAL_GPIO_Init>
}
 8001d1a:	bf00      	nop
 8001d1c:	3728      	adds	r7, #40	@ 0x28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40023800 	.word	0x40023800
 8001d28:	40021400 	.word	0x40021400

08001d2c <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001d32:	4b36      	ldr	r3, [pc, #216]	@ (8001e0c <LCD_IO_Init+0xe0>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d164      	bne.n	8001e04 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 8001d3a:	4b34      	ldr	r3, [pc, #208]	@ (8001e0c <LCD_IO_Init+0xe0>)
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8001d40:	2300      	movs	r3, #0
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	4b32      	ldr	r3, [pc, #200]	@ (8001e10 <LCD_IO_Init+0xe4>)
 8001d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d48:	4a31      	ldr	r2, [pc, #196]	@ (8001e10 <LCD_IO_Init+0xe4>)
 8001d4a:	f043 0308 	orr.w	r3, r3, #8
 8001d4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d50:	4b2f      	ldr	r3, [pc, #188]	@ (8001e10 <LCD_IO_Init+0xe4>)
 8001d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8001d5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d60:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001d62:	2301      	movs	r3, #1
 8001d64:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001d6e:	f107 030c 	add.w	r3, r7, #12
 8001d72:	4619      	mov	r1, r3
 8001d74:	4827      	ldr	r0, [pc, #156]	@ (8001e14 <LCD_IO_Init+0xe8>)
 8001d76:	f000 fd45 	bl	8002804 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	607b      	str	r3, [r7, #4]
 8001d7e:	4b24      	ldr	r3, [pc, #144]	@ (8001e10 <LCD_IO_Init+0xe4>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	4a23      	ldr	r2, [pc, #140]	@ (8001e10 <LCD_IO_Init+0xe4>)
 8001d84:	f043 0308 	orr.w	r3, r3, #8
 8001d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8a:	4b21      	ldr	r3, [pc, #132]	@ (8001e10 <LCD_IO_Init+0xe4>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	f003 0308 	and.w	r3, r3, #8
 8001d92:	607b      	str	r3, [r7, #4]
 8001d94:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8001d96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001da4:	2302      	movs	r3, #2
 8001da6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001da8:	f107 030c 	add.w	r3, r7, #12
 8001dac:	4619      	mov	r1, r3
 8001dae:	4819      	ldr	r0, [pc, #100]	@ (8001e14 <LCD_IO_Init+0xe8>)
 8001db0:	f000 fd28 	bl	8002804 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001db4:	2300      	movs	r3, #0
 8001db6:	603b      	str	r3, [r7, #0]
 8001db8:	4b15      	ldr	r3, [pc, #84]	@ (8001e10 <LCD_IO_Init+0xe4>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbc:	4a14      	ldr	r2, [pc, #80]	@ (8001e10 <LCD_IO_Init+0xe4>)
 8001dbe:	f043 0304 	orr.w	r3, r3, #4
 8001dc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dc4:	4b12      	ldr	r3, [pc, #72]	@ (8001e10 <LCD_IO_Init+0xe4>)
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc8:	f003 0304 	and.w	r3, r3, #4
 8001dcc:	603b      	str	r3, [r7, #0]
 8001dce:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001dd0:	2304      	movs	r3, #4
 8001dd2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001de0:	f107 030c 	add.w	r3, r7, #12
 8001de4:	4619      	mov	r1, r3
 8001de6:	480c      	ldr	r0, [pc, #48]	@ (8001e18 <LCD_IO_Init+0xec>)
 8001de8:	f000 fd0c 	bl	8002804 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001dec:	2200      	movs	r2, #0
 8001dee:	2104      	movs	r1, #4
 8001df0:	4809      	ldr	r0, [pc, #36]	@ (8001e18 <LCD_IO_Init+0xec>)
 8001df2:	f000 ffbf 	bl	8002d74 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001df6:	2201      	movs	r2, #1
 8001df8:	2104      	movs	r1, #4
 8001dfa:	4807      	ldr	r0, [pc, #28]	@ (8001e18 <LCD_IO_Init+0xec>)
 8001dfc:	f000 ffba 	bl	8002d74 <HAL_GPIO_WritePin>

    SPI_Init();
 8001e00:	f7ff fef6 	bl	8001bf0 <SPI_Init>
  }
}
 8001e04:	bf00      	nop
 8001e06:	3720      	adds	r7, #32
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	20025a78 	.word	0x20025a78
 8001e10:	40023800 	.word	0x40023800
 8001e14:	40020c00 	.word	0x40020c00
 8001e18:	40020800 	.word	0x40020800

08001e1c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	4603      	mov	r3, r0
 8001e24:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001e26:	2201      	movs	r2, #1
 8001e28:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e2c:	480a      	ldr	r0, [pc, #40]	@ (8001e58 <LCD_IO_WriteData+0x3c>)
 8001e2e:	f000 ffa1 	bl	8002d74 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001e32:	2200      	movs	r2, #0
 8001e34:	2104      	movs	r1, #4
 8001e36:	4809      	ldr	r0, [pc, #36]	@ (8001e5c <LCD_IO_WriteData+0x40>)
 8001e38:	f000 ff9c 	bl	8002d74 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 8001e3c:	88fb      	ldrh	r3, [r7, #6]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7ff ff10 	bl	8001c64 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001e44:	2201      	movs	r2, #1
 8001e46:	2104      	movs	r1, #4
 8001e48:	4804      	ldr	r0, [pc, #16]	@ (8001e5c <LCD_IO_WriteData+0x40>)
 8001e4a:	f000 ff93 	bl	8002d74 <HAL_GPIO_WritePin>
}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40020c00 	.word	0x40020c00
 8001e5c:	40020800 	.word	0x40020800

08001e60 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e70:	480a      	ldr	r0, [pc, #40]	@ (8001e9c <LCD_IO_WriteReg+0x3c>)
 8001e72:	f000 ff7f 	bl	8002d74 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8001e76:	2200      	movs	r2, #0
 8001e78:	2104      	movs	r1, #4
 8001e7a:	4809      	ldr	r0, [pc, #36]	@ (8001ea0 <LCD_IO_WriteReg+0x40>)
 8001e7c:	f000 ff7a 	bl	8002d74 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff feed 	bl	8001c64 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	2104      	movs	r1, #4
 8001e8e:	4804      	ldr	r0, [pc, #16]	@ (8001ea0 <LCD_IO_WriteReg+0x40>)
 8001e90:	f000 ff70 	bl	8002d74 <HAL_GPIO_WritePin>
}
 8001e94:	bf00      	nop
 8001e96:	3708      	adds	r7, #8
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40020c00 	.word	0x40020c00
 8001ea0:	40020800 	.word	0x40020800

08001ea4 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 fb29 	bl	8002504 <HAL_Delay>
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	af00      	add	r7, sp, #0

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ebe:	f000 faaf 	bl	8002420 <HAL_Init>

  // The default system configuration function is "suspect" so we need to make our own clock configuration
  // Note - You, the developer, MAY have to play with some of this configuration as you progress in your project
  SystemClockOverride();
 8001ec2:	f000 f80b 	bl	8001edc <SystemClockOverride>

  ApplicationInit(); // Initializes the LCD functionality
 8001ec6:	f7fe fb09 	bl	80004dc <ApplicationInit>

  LCD_Visual_Demo();
 8001eca:	f7fe fb1a 	bl	8000502 <LCD_Visual_Demo>

//  StartTimer();

  HAL_Delay(5000);
 8001ece:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001ed2:	f000 fb17 	bl	8002504 <HAL_Delay>

  // DO NOT CALL THIS FUNCTION WHEN INTERRUPT MODE IS SELECTED IN THE COMPILE SWITCH IN stmpe811.h
  // Un-comment the below function after setting COMPILE_TOUCH to 1 in stmpe811.h
  //LCD_Touch_Polling_Demo(); // This function Will not return

  while (1)
 8001ed6:	bf00      	nop
 8001ed8:	e7fd      	b.n	8001ed6 <main+0x1c>
	...

08001edc <SystemClockOverride>:
    Error_Handler();
  }
}

void SystemClockOverride(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b092      	sub	sp, #72	@ 0x48
 8001ee0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	603b      	str	r3, [r7, #0]
 8001ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f58 <SystemClockOverride+0x7c>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	4a1b      	ldr	r2, [pc, #108]	@ (8001f58 <SystemClockOverride+0x7c>)
 8001eec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ef0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ef2:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <SystemClockOverride+0x7c>)
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efa:	603b      	str	r3, [r7, #0]
 8001efc:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001efe:	2301      	movs	r3, #1
 8001f00:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f02:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f06:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f0c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f10:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f12:	2308      	movs	r3, #8
 8001f14:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f16:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f20:	2307      	movs	r3, #7
 8001f22:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001f24:	1d3b      	adds	r3, r7, #4
 8001f26:	4618      	mov	r0, r3
 8001f28:	f001 f9e4 	bl	80032f4 <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001f2c:	230f      	movs	r3, #15
 8001f2e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f30:	2302      	movs	r3, #2
 8001f32:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f34:	2300      	movs	r3, #0
 8001f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f38:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f3c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f42:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001f44:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f48:	2105      	movs	r1, #5
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f001 fc4a 	bl	80037e4 <HAL_RCC_ClockConfig>
}
 8001f50:	bf00      	nop
 8001f52:	3748      	adds	r7, #72	@ 0x48
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40023800 	.word	0x40023800

08001f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f60:	b672      	cpsid	i
}
 8001f62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <Error_Handler+0x8>

08001f68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	4b10      	ldr	r3, [pc, #64]	@ (8001fb4 <HAL_MspInit+0x4c>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	4a0f      	ldr	r2, [pc, #60]	@ (8001fb4 <HAL_MspInit+0x4c>)
 8001f78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb4 <HAL_MspInit+0x4c>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f86:	607b      	str	r3, [r7, #4]
 8001f88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	603b      	str	r3, [r7, #0]
 8001f8e:	4b09      	ldr	r3, [pc, #36]	@ (8001fb4 <HAL_MspInit+0x4c>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	4a08      	ldr	r2, [pc, #32]	@ (8001fb4 <HAL_MspInit+0x4c>)
 8001f94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f9a:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <HAL_MspInit+0x4c>)
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa2:	603b      	str	r3, [r7, #0]
 8001fa4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001fa6:	2007      	movs	r0, #7
 8001fa8:	f000 fbc4 	bl	8002734 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fac:	bf00      	nop
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40023800 	.word	0x40023800

08001fb8 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b09a      	sub	sp, #104	@ 0x68
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	60da      	str	r2, [r3, #12]
 8001fce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fd4:	2230      	movs	r2, #48	@ 0x30
 8001fd6:	2100      	movs	r1, #0
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f002 fd3d 	bl	8004a58 <memset>
  if(hltdc->Instance==LTDC)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a81      	ldr	r2, [pc, #516]	@ (80021e8 <HAL_LTDC_MspInit+0x230>)
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	f040 80fa 	bne.w	80021de <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001fea:	2308      	movs	r3, #8
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001fee:	2332      	movs	r3, #50	@ 0x32
 8001ff0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ffa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ffe:	4618      	mov	r0, r3
 8002000:	f001 fddc 	bl	8003bbc <HAL_RCCEx_PeriphCLKConfig>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 800200a:	f7ff ffa7 	bl	8001f5c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	623b      	str	r3, [r7, #32]
 8002012:	4b76      	ldr	r3, [pc, #472]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002016:	4a75      	ldr	r2, [pc, #468]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002018:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800201c:	6453      	str	r3, [r2, #68]	@ 0x44
 800201e:	4b73      	ldr	r3, [pc, #460]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002022:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002026:	623b      	str	r3, [r7, #32]
 8002028:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	61fb      	str	r3, [r7, #28]
 800202e:	4b6f      	ldr	r3, [pc, #444]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002032:	4a6e      	ldr	r2, [pc, #440]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002034:	f043 0320 	orr.w	r3, r3, #32
 8002038:	6313      	str	r3, [r2, #48]	@ 0x30
 800203a:	4b6c      	ldr	r3, [pc, #432]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	f003 0320 	and.w	r3, r3, #32
 8002042:	61fb      	str	r3, [r7, #28]
 8002044:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	61bb      	str	r3, [r7, #24]
 800204a:	4b68      	ldr	r3, [pc, #416]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 800204c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204e:	4a67      	ldr	r2, [pc, #412]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002050:	f043 0301 	orr.w	r3, r3, #1
 8002054:	6313      	str	r3, [r2, #48]	@ 0x30
 8002056:	4b65      	ldr	r3, [pc, #404]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	61bb      	str	r3, [r7, #24]
 8002060:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	4b61      	ldr	r3, [pc, #388]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	4a60      	ldr	r2, [pc, #384]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 800206c:	f043 0302 	orr.w	r3, r3, #2
 8002070:	6313      	str	r3, [r2, #48]	@ 0x30
 8002072:	4b5e      	ldr	r3, [pc, #376]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	4b5a      	ldr	r3, [pc, #360]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	4a59      	ldr	r2, [pc, #356]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002088:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800208c:	6313      	str	r3, [r2, #48]	@ 0x30
 800208e:	4b57      	ldr	r3, [pc, #348]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002096:	613b      	str	r3, [r7, #16]
 8002098:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
 800209e:	4b53      	ldr	r3, [pc, #332]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	4a52      	ldr	r2, [pc, #328]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 80020a4:	f043 0304 	orr.w	r3, r3, #4
 80020a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020aa:	4b50      	ldr	r3, [pc, #320]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	f003 0304 	and.w	r3, r3, #4
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	4b4c      	ldr	r3, [pc, #304]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	4a4b      	ldr	r2, [pc, #300]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 80020c0:	f043 0308 	orr.w	r3, r3, #8
 80020c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c6:	4b49      	ldr	r3, [pc, #292]	@ (80021ec <HAL_LTDC_MspInit+0x234>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ca:	f003 0308 	and.w	r3, r3, #8
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80020d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020d6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d8:	2302      	movs	r3, #2
 80020da:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e0:	2300      	movs	r3, #0
 80020e2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020e4:	230e      	movs	r3, #14
 80020e6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80020e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020ec:	4619      	mov	r1, r3
 80020ee:	4840      	ldr	r0, [pc, #256]	@ (80021f0 <HAL_LTDC_MspInit+0x238>)
 80020f0:	f000 fb88 	bl	8002804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80020f4:	f641 0358 	movw	r3, #6232	@ 0x1858
 80020f8:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fa:	2302      	movs	r3, #2
 80020fc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002102:	2300      	movs	r3, #0
 8002104:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002106:	230e      	movs	r3, #14
 8002108:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800210e:	4619      	mov	r1, r3
 8002110:	4838      	ldr	r0, [pc, #224]	@ (80021f4 <HAL_LTDC_MspInit+0x23c>)
 8002112:	f000 fb77 	bl	8002804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002116:	2303      	movs	r3, #3
 8002118:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	2302      	movs	r3, #2
 800211c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002122:	2300      	movs	r3, #0
 8002124:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002126:	2309      	movs	r3, #9
 8002128:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800212a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800212e:	4619      	mov	r1, r3
 8002130:	4831      	ldr	r0, [pc, #196]	@ (80021f8 <HAL_LTDC_MspInit+0x240>)
 8002132:	f000 fb67 	bl	8002804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8002136:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800213a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002144:	2300      	movs	r3, #0
 8002146:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002148:	230e      	movs	r3, #14
 800214a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002150:	4619      	mov	r1, r3
 8002152:	4829      	ldr	r0, [pc, #164]	@ (80021f8 <HAL_LTDC_MspInit+0x240>)
 8002154:	f000 fb56 	bl	8002804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002158:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800215c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215e:	2302      	movs	r3, #2
 8002160:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002166:	2300      	movs	r3, #0
 8002168:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800216a:	230e      	movs	r3, #14
 800216c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800216e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002172:	4619      	mov	r1, r3
 8002174:	4821      	ldr	r0, [pc, #132]	@ (80021fc <HAL_LTDC_MspInit+0x244>)
 8002176:	f000 fb45 	bl	8002804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 800217a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800217e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002180:	2302      	movs	r3, #2
 8002182:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002188:	2300      	movs	r3, #0
 800218a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800218c:	230e      	movs	r3, #14
 800218e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002190:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002194:	4619      	mov	r1, r3
 8002196:	481a      	ldr	r0, [pc, #104]	@ (8002200 <HAL_LTDC_MspInit+0x248>)
 8002198:	f000 fb34 	bl	8002804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800219c:	2348      	movs	r3, #72	@ 0x48
 800219e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a0:	2302      	movs	r3, #2
 80021a2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a4:	2300      	movs	r3, #0
 80021a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a8:	2300      	movs	r3, #0
 80021aa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021ac:	230e      	movs	r3, #14
 80021ae:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021b4:	4619      	mov	r1, r3
 80021b6:	4813      	ldr	r0, [pc, #76]	@ (8002204 <HAL_LTDC_MspInit+0x24c>)
 80021b8:	f000 fb24 	bl	8002804 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80021bc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80021c0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c2:	2302      	movs	r3, #2
 80021c4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ca:	2300      	movs	r3, #0
 80021cc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80021ce:	2309      	movs	r3, #9
 80021d0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021d2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80021d6:	4619      	mov	r1, r3
 80021d8:	4808      	ldr	r0, [pc, #32]	@ (80021fc <HAL_LTDC_MspInit+0x244>)
 80021da:	f000 fb13 	bl	8002804 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 80021de:	bf00      	nop
 80021e0:	3768      	adds	r7, #104	@ 0x68
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40016800 	.word	0x40016800
 80021ec:	40023800 	.word	0x40023800
 80021f0:	40021400 	.word	0x40021400
 80021f4:	40020000 	.word	0x40020000
 80021f8:	40020400 	.word	0x40020400
 80021fc:	40021800 	.word	0x40021800
 8002200:	40020800 	.word	0x40020800
 8002204:	40020c00 	.word	0x40020c00

08002208 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08a      	sub	sp, #40	@ 0x28
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a19      	ldr	r2, [pc, #100]	@ (800228c <HAL_SPI_MspInit+0x84>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d12c      	bne.n	8002284 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	4b18      	ldr	r3, [pc, #96]	@ (8002290 <HAL_SPI_MspInit+0x88>)
 8002230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002232:	4a17      	ldr	r2, [pc, #92]	@ (8002290 <HAL_SPI_MspInit+0x88>)
 8002234:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002238:	6453      	str	r3, [r2, #68]	@ 0x44
 800223a:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <HAL_SPI_MspInit+0x88>)
 800223c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	4b11      	ldr	r3, [pc, #68]	@ (8002290 <HAL_SPI_MspInit+0x88>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224e:	4a10      	ldr	r2, [pc, #64]	@ (8002290 <HAL_SPI_MspInit+0x88>)
 8002250:	f043 0320 	orr.w	r3, r3, #32
 8002254:	6313      	str	r3, [r2, #48]	@ 0x30
 8002256:	4b0e      	ldr	r3, [pc, #56]	@ (8002290 <HAL_SPI_MspInit+0x88>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	f003 0320 	and.w	r3, r3, #32
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002262:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002266:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002268:	2302      	movs	r3, #2
 800226a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002270:	2300      	movs	r3, #0
 8002272:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002274:	2305      	movs	r3, #5
 8002276:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002278:	f107 0314 	add.w	r3, r7, #20
 800227c:	4619      	mov	r1, r3
 800227e:	4805      	ldr	r0, [pc, #20]	@ (8002294 <HAL_SPI_MspInit+0x8c>)
 8002280:	f000 fac0 	bl	8002804 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8002284:	bf00      	nop
 8002286:	3728      	adds	r7, #40	@ 0x28
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40015000 	.word	0x40015000
 8002290:	40023800 	.word	0x40023800
 8002294:	40021400 	.word	0x40021400

08002298 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a08      	ldr	r2, [pc, #32]	@ (80022c8 <HAL_SPI_MspDeInit+0x30>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d10a      	bne.n	80022c0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80022aa:	4b08      	ldr	r3, [pc, #32]	@ (80022cc <HAL_SPI_MspDeInit+0x34>)
 80022ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ae:	4a07      	ldr	r2, [pc, #28]	@ (80022cc <HAL_SPI_MspDeInit+0x34>)
 80022b0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80022b4:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 80022b6:	f44f 7160 	mov.w	r1, #896	@ 0x380
 80022ba:	4805      	ldr	r0, [pc, #20]	@ (80022d0 <HAL_SPI_MspDeInit+0x38>)
 80022bc:	f000 fc4e 	bl	8002b5c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 80022c0:	bf00      	nop
 80022c2:	3708      	adds	r7, #8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40015000 	.word	0x40015000
 80022cc:	40023800 	.word	0x40023800
 80022d0:	40021400 	.word	0x40021400

080022d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a0e      	ldr	r2, [pc, #56]	@ (800231c <HAL_TIM_Base_MspInit+0x48>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d115      	bne.n	8002312 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002320 <HAL_TIM_Base_MspInit+0x4c>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002320 <HAL_TIM_Base_MspInit+0x4c>)
 80022f0:	f043 0310 	orr.w	r3, r3, #16
 80022f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002320 <HAL_TIM_Base_MspInit+0x4c>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fa:	f003 0310 	and.w	r3, r3, #16
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002302:	2200      	movs	r2, #0
 8002304:	2100      	movs	r1, #0
 8002306:	2036      	movs	r0, #54	@ 0x36
 8002308:	f000 fa1f 	bl	800274a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800230c:	2036      	movs	r0, #54	@ 0x36
 800230e:	f000 fa38 	bl	8002782 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 8002312:	bf00      	nop
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40001000 	.word	0x40001000
 8002320:	40023800 	.word	0x40023800

08002324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002328:	bf00      	nop
 800232a:	e7fd      	b.n	8002328 <NMI_Handler+0x4>

0800232c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002330:	bf00      	nop
 8002332:	e7fd      	b.n	8002330 <HardFault_Handler+0x4>

08002334 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <MemManage_Handler+0x4>

0800233c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <BusFault_Handler+0x4>

08002344 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002348:	bf00      	nop
 800234a:	e7fd      	b.n	8002348 <UsageFault_Handler+0x4>

0800234c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr

0800235a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800235a:	b480      	push	{r7}
 800235c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800237a:	f000 f8a3 	bl	80024c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
	...

08002384 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002388:	4802      	ldr	r0, [pc, #8]	@ (8002394 <TIM6_DAC_IRQHandler+0x10>)
 800238a:	f002 f906 	bl	800459a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	200259d8 	.word	0x200259d8

08002398 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
	...

080023a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023ac:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <SystemInit+0x20>)
 80023ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023b2:	4a05      	ldr	r2, [pc, #20]	@ (80023c8 <SystemInit+0x20>)
 80023b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	e000ed00 	.word	0xe000ed00

080023cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80023cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002404 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023d0:	f7ff ffea 	bl	80023a8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023d4:	480c      	ldr	r0, [pc, #48]	@ (8002408 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023d6:	490d      	ldr	r1, [pc, #52]	@ (800240c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002410 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023dc:	e002      	b.n	80023e4 <LoopCopyDataInit>

080023de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023e2:	3304      	adds	r3, #4

080023e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023e8:	d3f9      	bcc.n	80023de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002414 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002418 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023f0:	e001      	b.n	80023f6 <LoopFillZerobss>

080023f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023f4:	3204      	adds	r2, #4

080023f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023f8:	d3fb      	bcc.n	80023f2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80023fa:	f002 fb35 	bl	8004a68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023fe:	f7ff fd5c 	bl	8001eba <main>
  bx  lr    
 8002402:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002404:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800240c:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8002410:	08005d50 	.word	0x08005d50
  ldr r2, =_sbss
 8002414:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8002418:	20025a80 	.word	0x20025a80

0800241c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800241c:	e7fe      	b.n	800241c <ADC_IRQHandler>
	...

08002420 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002424:	4b0e      	ldr	r3, [pc, #56]	@ (8002460 <HAL_Init+0x40>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a0d      	ldr	r2, [pc, #52]	@ (8002460 <HAL_Init+0x40>)
 800242a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800242e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002430:	4b0b      	ldr	r3, [pc, #44]	@ (8002460 <HAL_Init+0x40>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a0a      	ldr	r2, [pc, #40]	@ (8002460 <HAL_Init+0x40>)
 8002436:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800243a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800243c:	4b08      	ldr	r3, [pc, #32]	@ (8002460 <HAL_Init+0x40>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a07      	ldr	r2, [pc, #28]	@ (8002460 <HAL_Init+0x40>)
 8002442:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002446:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002448:	2003      	movs	r0, #3
 800244a:	f000 f973 	bl	8002734 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800244e:	2000      	movs	r0, #0
 8002450:	f000 f808 	bl	8002464 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002454:	f7ff fd88 	bl	8001f68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40023c00 	.word	0x40023c00

08002464 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800246c:	4b12      	ldr	r3, [pc, #72]	@ (80024b8 <HAL_InitTick+0x54>)
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	4b12      	ldr	r3, [pc, #72]	@ (80024bc <HAL_InitTick+0x58>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	4619      	mov	r1, r3
 8002476:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800247a:	fbb3 f3f1 	udiv	r3, r3, r1
 800247e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002482:	4618      	mov	r0, r3
 8002484:	f000 f999 	bl	80027ba <HAL_SYSTICK_Config>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e00e      	b.n	80024b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b0f      	cmp	r3, #15
 8002496:	d80a      	bhi.n	80024ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002498:	2200      	movs	r2, #0
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	f04f 30ff 	mov.w	r0, #4294967295
 80024a0:	f000 f953 	bl	800274a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024a4:	4a06      	ldr	r2, [pc, #24]	@ (80024c0 <HAL_InitTick+0x5c>)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
 80024ac:	e000      	b.n	80024b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	20000010 	.word	0x20000010
 80024bc:	20000018 	.word	0x20000018
 80024c0:	20000014 	.word	0x20000014

080024c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024c8:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <HAL_IncTick+0x20>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	461a      	mov	r2, r3
 80024ce:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <HAL_IncTick+0x24>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4413      	add	r3, r2
 80024d4:	4a04      	ldr	r2, [pc, #16]	@ (80024e8 <HAL_IncTick+0x24>)
 80024d6:	6013      	str	r3, [r2, #0]
}
 80024d8:	bf00      	nop
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	20000018 	.word	0x20000018
 80024e8:	20025a7c 	.word	0x20025a7c

080024ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  return uwTick;
 80024f0:	4b03      	ldr	r3, [pc, #12]	@ (8002500 <HAL_GetTick+0x14>)
 80024f2:	681b      	ldr	r3, [r3, #0]
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	20025a7c 	.word	0x20025a7c

08002504 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800250c:	f7ff ffee 	bl	80024ec <HAL_GetTick>
 8002510:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251c:	d005      	beq.n	800252a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800251e:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <HAL_Delay+0x44>)
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	461a      	mov	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	4413      	add	r3, r2
 8002528:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800252a:	bf00      	nop
 800252c:	f7ff ffde 	bl	80024ec <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	429a      	cmp	r2, r3
 800253a:	d8f7      	bhi.n	800252c <HAL_Delay+0x28>
  {
  }
}
 800253c:	bf00      	nop
 800253e:	bf00      	nop
 8002540:	3710      	adds	r7, #16
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000018 	.word	0x20000018

0800254c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800255c:	4b0c      	ldr	r3, [pc, #48]	@ (8002590 <__NVIC_SetPriorityGrouping+0x44>)
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002562:	68ba      	ldr	r2, [r7, #8]
 8002564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002568:	4013      	ands	r3, r2
 800256a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002574:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800257c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800257e:	4a04      	ldr	r2, [pc, #16]	@ (8002590 <__NVIC_SetPriorityGrouping+0x44>)
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	60d3      	str	r3, [r2, #12]
}
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002598:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <__NVIC_GetPriorityGrouping+0x18>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	0a1b      	lsrs	r3, r3, #8
 800259e:	f003 0307 	and.w	r3, r3, #7
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	db0b      	blt.n	80025da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	f003 021f 	and.w	r2, r3, #31
 80025c8:	4907      	ldr	r1, [pc, #28]	@ (80025e8 <__NVIC_EnableIRQ+0x38>)
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	095b      	lsrs	r3, r3, #5
 80025d0:	2001      	movs	r0, #1
 80025d2:	fa00 f202 	lsl.w	r2, r0, r2
 80025d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025da:	bf00      	nop
 80025dc:	370c      	adds	r7, #12
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000e100 	.word	0xe000e100

080025ec <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	db12      	blt.n	8002624 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	f003 021f 	and.w	r2, r3, #31
 8002604:	490a      	ldr	r1, [pc, #40]	@ (8002630 <__NVIC_DisableIRQ+0x44>)
 8002606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260a:	095b      	lsrs	r3, r3, #5
 800260c:	2001      	movs	r0, #1
 800260e:	fa00 f202 	lsl.w	r2, r0, r2
 8002612:	3320      	adds	r3, #32
 8002614:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002618:	f3bf 8f4f 	dsb	sy
}
 800261c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800261e:	f3bf 8f6f 	isb	sy
}
 8002622:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000e100 	.word	0xe000e100

08002634 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	4603      	mov	r3, r0
 800263c:	6039      	str	r1, [r7, #0]
 800263e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002644:	2b00      	cmp	r3, #0
 8002646:	db0a      	blt.n	800265e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	b2da      	uxtb	r2, r3
 800264c:	490c      	ldr	r1, [pc, #48]	@ (8002680 <__NVIC_SetPriority+0x4c>)
 800264e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002652:	0112      	lsls	r2, r2, #4
 8002654:	b2d2      	uxtb	r2, r2
 8002656:	440b      	add	r3, r1
 8002658:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800265c:	e00a      	b.n	8002674 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	b2da      	uxtb	r2, r3
 8002662:	4908      	ldr	r1, [pc, #32]	@ (8002684 <__NVIC_SetPriority+0x50>)
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	f003 030f 	and.w	r3, r3, #15
 800266a:	3b04      	subs	r3, #4
 800266c:	0112      	lsls	r2, r2, #4
 800266e:	b2d2      	uxtb	r2, r2
 8002670:	440b      	add	r3, r1
 8002672:	761a      	strb	r2, [r3, #24]
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	e000e100 	.word	0xe000e100
 8002684:	e000ed00 	.word	0xe000ed00

08002688 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002688:	b480      	push	{r7}
 800268a:	b089      	sub	sp, #36	@ 0x24
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	f1c3 0307 	rsb	r3, r3, #7
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	bf28      	it	cs
 80026a6:	2304      	movcs	r3, #4
 80026a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	3304      	adds	r3, #4
 80026ae:	2b06      	cmp	r3, #6
 80026b0:	d902      	bls.n	80026b8 <NVIC_EncodePriority+0x30>
 80026b2:	69fb      	ldr	r3, [r7, #28]
 80026b4:	3b03      	subs	r3, #3
 80026b6:	e000      	b.n	80026ba <NVIC_EncodePriority+0x32>
 80026b8:	2300      	movs	r3, #0
 80026ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026bc:	f04f 32ff 	mov.w	r2, #4294967295
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43da      	mvns	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	401a      	ands	r2, r3
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026d0:	f04f 31ff 	mov.w	r1, #4294967295
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	fa01 f303 	lsl.w	r3, r1, r3
 80026da:	43d9      	mvns	r1, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e0:	4313      	orrs	r3, r2
         );
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3724      	adds	r7, #36	@ 0x24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
	...

080026f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3b01      	subs	r3, #1
 80026fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002700:	d301      	bcc.n	8002706 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002702:	2301      	movs	r3, #1
 8002704:	e00f      	b.n	8002726 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002706:	4a0a      	ldr	r2, [pc, #40]	@ (8002730 <SysTick_Config+0x40>)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3b01      	subs	r3, #1
 800270c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800270e:	210f      	movs	r1, #15
 8002710:	f04f 30ff 	mov.w	r0, #4294967295
 8002714:	f7ff ff8e 	bl	8002634 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002718:	4b05      	ldr	r3, [pc, #20]	@ (8002730 <SysTick_Config+0x40>)
 800271a:	2200      	movs	r2, #0
 800271c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800271e:	4b04      	ldr	r3, [pc, #16]	@ (8002730 <SysTick_Config+0x40>)
 8002720:	2207      	movs	r2, #7
 8002722:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	e000e010 	.word	0xe000e010

08002734 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff ff05 	bl	800254c <__NVIC_SetPriorityGrouping>
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800274a:	b580      	push	{r7, lr}
 800274c:	b086      	sub	sp, #24
 800274e:	af00      	add	r7, sp, #0
 8002750:	4603      	mov	r3, r0
 8002752:	60b9      	str	r1, [r7, #8]
 8002754:	607a      	str	r2, [r7, #4]
 8002756:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800275c:	f7ff ff1a 	bl	8002594 <__NVIC_GetPriorityGrouping>
 8002760:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	68b9      	ldr	r1, [r7, #8]
 8002766:	6978      	ldr	r0, [r7, #20]
 8002768:	f7ff ff8e 	bl	8002688 <NVIC_EncodePriority>
 800276c:	4602      	mov	r2, r0
 800276e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002772:	4611      	mov	r1, r2
 8002774:	4618      	mov	r0, r3
 8002776:	f7ff ff5d 	bl	8002634 <__NVIC_SetPriority>
}
 800277a:	bf00      	nop
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b082      	sub	sp, #8
 8002786:	af00      	add	r7, sp, #0
 8002788:	4603      	mov	r3, r0
 800278a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800278c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff ff0d 	bl	80025b0 <__NVIC_EnableIRQ>
}
 8002796:	bf00      	nop
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	4603      	mov	r3, r0
 80027a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80027a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff1d 	bl	80025ec <__NVIC_DisableIRQ>
}
 80027b2:	bf00      	nop
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b082      	sub	sp, #8
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f7ff ff94 	bl	80026f0 <SysTick_Config>
 80027c8:	4603      	mov	r3, r0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
	...

080027d4 <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 031f 	and.w	r3, r3, #31
 80027e6:	2201      	movs	r2, #1
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 80027ee:	4a04      	ldr	r2, [pc, #16]	@ (8002800 <HAL_EXTI_ClearPending+0x2c>)
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6153      	str	r3, [r2, #20]
}
 80027f4:	bf00      	nop
 80027f6:	3714      	adds	r7, #20
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	40013c00 	.word	0x40013c00

08002804 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002804:	b480      	push	{r7}
 8002806:	b089      	sub	sp, #36	@ 0x24
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800280e:	2300      	movs	r3, #0
 8002810:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002812:	2300      	movs	r3, #0
 8002814:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002816:	2300      	movs	r3, #0
 8002818:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800281a:	2300      	movs	r3, #0
 800281c:	61fb      	str	r3, [r7, #28]
 800281e:	e177      	b.n	8002b10 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002820:	2201      	movs	r2, #1
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	697a      	ldr	r2, [r7, #20]
 8002830:	4013      	ands	r3, r2
 8002832:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	429a      	cmp	r2, r3
 800283a:	f040 8166 	bne.w	8002b0a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	2b01      	cmp	r3, #1
 8002848:	d005      	beq.n	8002856 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002852:	2b02      	cmp	r3, #2
 8002854:	d130      	bne.n	80028b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	005b      	lsls	r3, r3, #1
 8002860:	2203      	movs	r2, #3
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	43db      	mvns	r3, r3
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	4013      	ands	r3, r2
 800286c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	68da      	ldr	r2, [r3, #12]
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4313      	orrs	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800288c:	2201      	movs	r2, #1
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	43db      	mvns	r3, r3
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	4013      	ands	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	091b      	lsrs	r3, r3, #4
 80028a2:	f003 0201 	and.w	r2, r3, #1
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f003 0303 	and.w	r3, r3, #3
 80028c0:	2b03      	cmp	r3, #3
 80028c2:	d017      	beq.n	80028f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	2203      	movs	r2, #3
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f003 0303 	and.w	r3, r3, #3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d123      	bne.n	8002948 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	08da      	lsrs	r2, r3, #3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3208      	adds	r2, #8
 8002908:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800290c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	f003 0307 	and.w	r3, r3, #7
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	220f      	movs	r2, #15
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	43db      	mvns	r3, r3
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	4013      	ands	r3, r2
 8002922:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	691a      	ldr	r2, [r3, #16]
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	4313      	orrs	r3, r2
 8002938:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	08da      	lsrs	r2, r3, #3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	3208      	adds	r2, #8
 8002942:	69b9      	ldr	r1, [r7, #24]
 8002944:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	2203      	movs	r2, #3
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	43db      	mvns	r3, r3
 800295a:	69ba      	ldr	r2, [r7, #24]
 800295c:	4013      	ands	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f003 0203 	and.w	r2, r3, #3
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	4313      	orrs	r3, r2
 8002974:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002984:	2b00      	cmp	r3, #0
 8002986:	f000 80c0 	beq.w	8002b0a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800298a:	2300      	movs	r3, #0
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	4b66      	ldr	r3, [pc, #408]	@ (8002b28 <HAL_GPIO_Init+0x324>)
 8002990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002992:	4a65      	ldr	r2, [pc, #404]	@ (8002b28 <HAL_GPIO_Init+0x324>)
 8002994:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002998:	6453      	str	r3, [r2, #68]	@ 0x44
 800299a:	4b63      	ldr	r3, [pc, #396]	@ (8002b28 <HAL_GPIO_Init+0x324>)
 800299c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029a2:	60fb      	str	r3, [r7, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029a6:	4a61      	ldr	r2, [pc, #388]	@ (8002b2c <HAL_GPIO_Init+0x328>)
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	089b      	lsrs	r3, r3, #2
 80029ac:	3302      	adds	r3, #2
 80029ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	f003 0303 	and.w	r3, r3, #3
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	220f      	movs	r2, #15
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43db      	mvns	r3, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4013      	ands	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a58      	ldr	r2, [pc, #352]	@ (8002b30 <HAL_GPIO_Init+0x32c>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d037      	beq.n	8002a42 <HAL_GPIO_Init+0x23e>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a57      	ldr	r2, [pc, #348]	@ (8002b34 <HAL_GPIO_Init+0x330>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d031      	beq.n	8002a3e <HAL_GPIO_Init+0x23a>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a56      	ldr	r2, [pc, #344]	@ (8002b38 <HAL_GPIO_Init+0x334>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d02b      	beq.n	8002a3a <HAL_GPIO_Init+0x236>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a55      	ldr	r2, [pc, #340]	@ (8002b3c <HAL_GPIO_Init+0x338>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d025      	beq.n	8002a36 <HAL_GPIO_Init+0x232>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a54      	ldr	r2, [pc, #336]	@ (8002b40 <HAL_GPIO_Init+0x33c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d01f      	beq.n	8002a32 <HAL_GPIO_Init+0x22e>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a53      	ldr	r2, [pc, #332]	@ (8002b44 <HAL_GPIO_Init+0x340>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d019      	beq.n	8002a2e <HAL_GPIO_Init+0x22a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a52      	ldr	r2, [pc, #328]	@ (8002b48 <HAL_GPIO_Init+0x344>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d013      	beq.n	8002a2a <HAL_GPIO_Init+0x226>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a51      	ldr	r2, [pc, #324]	@ (8002b4c <HAL_GPIO_Init+0x348>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d00d      	beq.n	8002a26 <HAL_GPIO_Init+0x222>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a50      	ldr	r2, [pc, #320]	@ (8002b50 <HAL_GPIO_Init+0x34c>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d007      	beq.n	8002a22 <HAL_GPIO_Init+0x21e>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a4f      	ldr	r2, [pc, #316]	@ (8002b54 <HAL_GPIO_Init+0x350>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d101      	bne.n	8002a1e <HAL_GPIO_Init+0x21a>
 8002a1a:	2309      	movs	r3, #9
 8002a1c:	e012      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a1e:	230a      	movs	r3, #10
 8002a20:	e010      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a22:	2308      	movs	r3, #8
 8002a24:	e00e      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a26:	2307      	movs	r3, #7
 8002a28:	e00c      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a2a:	2306      	movs	r3, #6
 8002a2c:	e00a      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a2e:	2305      	movs	r3, #5
 8002a30:	e008      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a32:	2304      	movs	r3, #4
 8002a34:	e006      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a36:	2303      	movs	r3, #3
 8002a38:	e004      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	e002      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <HAL_GPIO_Init+0x240>
 8002a42:	2300      	movs	r3, #0
 8002a44:	69fa      	ldr	r2, [r7, #28]
 8002a46:	f002 0203 	and.w	r2, r2, #3
 8002a4a:	0092      	lsls	r2, r2, #2
 8002a4c:	4093      	lsls	r3, r2
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a54:	4935      	ldr	r1, [pc, #212]	@ (8002b2c <HAL_GPIO_Init+0x328>)
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	089b      	lsrs	r3, r3, #2
 8002a5a:	3302      	adds	r3, #2
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a62:	4b3d      	ldr	r3, [pc, #244]	@ (8002b58 <HAL_GPIO_Init+0x354>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d003      	beq.n	8002a86 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002a7e:	69ba      	ldr	r2, [r7, #24]
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a86:	4a34      	ldr	r2, [pc, #208]	@ (8002b58 <HAL_GPIO_Init+0x354>)
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a8c:	4b32      	ldr	r3, [pc, #200]	@ (8002b58 <HAL_GPIO_Init+0x354>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	43db      	mvns	r3, r3
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d003      	beq.n	8002ab0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ab0:	4a29      	ldr	r2, [pc, #164]	@ (8002b58 <HAL_GPIO_Init+0x354>)
 8002ab2:	69bb      	ldr	r3, [r7, #24]
 8002ab4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ab6:	4b28      	ldr	r3, [pc, #160]	@ (8002b58 <HAL_GPIO_Init+0x354>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ada:	4a1f      	ldr	r2, [pc, #124]	@ (8002b58 <HAL_GPIO_Init+0x354>)
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b58 <HAL_GPIO_Init+0x354>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4013      	ands	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d003      	beq.n	8002b04 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002afc:	69ba      	ldr	r2, [r7, #24]
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b04:	4a14      	ldr	r2, [pc, #80]	@ (8002b58 <HAL_GPIO_Init+0x354>)
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	61fb      	str	r3, [r7, #28]
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	2b0f      	cmp	r3, #15
 8002b14:	f67f ae84 	bls.w	8002820 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b18:	bf00      	nop
 8002b1a:	bf00      	nop
 8002b1c:	3724      	adds	r7, #36	@ 0x24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	40023800 	.word	0x40023800
 8002b2c:	40013800 	.word	0x40013800
 8002b30:	40020000 	.word	0x40020000
 8002b34:	40020400 	.word	0x40020400
 8002b38:	40020800 	.word	0x40020800
 8002b3c:	40020c00 	.word	0x40020c00
 8002b40:	40021000 	.word	0x40021000
 8002b44:	40021400 	.word	0x40021400
 8002b48:	40021800 	.word	0x40021800
 8002b4c:	40021c00 	.word	0x40021c00
 8002b50:	40022000 	.word	0x40022000
 8002b54:	40022400 	.word	0x40022400
 8002b58:	40013c00 	.word	0x40013c00

08002b5c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b087      	sub	sp, #28
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b72:	2300      	movs	r3, #0
 8002b74:	617b      	str	r3, [r7, #20]
 8002b76:	e0d9      	b.n	8002d2c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b78:	2201      	movs	r2, #1
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	4013      	ands	r3, r2
 8002b88:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	f040 80c9 	bne.w	8002d26 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002b94:	4a6b      	ldr	r2, [pc, #428]	@ (8002d44 <HAL_GPIO_DeInit+0x1e8>)
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	089b      	lsrs	r3, r3, #2
 8002b9a:	3302      	adds	r3, #2
 8002b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ba0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f003 0303 	and.w	r3, r3, #3
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	220f      	movs	r2, #15
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	68ba      	ldr	r2, [r7, #8]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a63      	ldr	r2, [pc, #396]	@ (8002d48 <HAL_GPIO_DeInit+0x1ec>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d037      	beq.n	8002c2e <HAL_GPIO_DeInit+0xd2>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a62      	ldr	r2, [pc, #392]	@ (8002d4c <HAL_GPIO_DeInit+0x1f0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d031      	beq.n	8002c2a <HAL_GPIO_DeInit+0xce>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a61      	ldr	r2, [pc, #388]	@ (8002d50 <HAL_GPIO_DeInit+0x1f4>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d02b      	beq.n	8002c26 <HAL_GPIO_DeInit+0xca>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a60      	ldr	r2, [pc, #384]	@ (8002d54 <HAL_GPIO_DeInit+0x1f8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d025      	beq.n	8002c22 <HAL_GPIO_DeInit+0xc6>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a5f      	ldr	r2, [pc, #380]	@ (8002d58 <HAL_GPIO_DeInit+0x1fc>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d01f      	beq.n	8002c1e <HAL_GPIO_DeInit+0xc2>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a5e      	ldr	r2, [pc, #376]	@ (8002d5c <HAL_GPIO_DeInit+0x200>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d019      	beq.n	8002c1a <HAL_GPIO_DeInit+0xbe>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a5d      	ldr	r2, [pc, #372]	@ (8002d60 <HAL_GPIO_DeInit+0x204>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d013      	beq.n	8002c16 <HAL_GPIO_DeInit+0xba>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a5c      	ldr	r2, [pc, #368]	@ (8002d64 <HAL_GPIO_DeInit+0x208>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d00d      	beq.n	8002c12 <HAL_GPIO_DeInit+0xb6>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a5b      	ldr	r2, [pc, #364]	@ (8002d68 <HAL_GPIO_DeInit+0x20c>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d007      	beq.n	8002c0e <HAL_GPIO_DeInit+0xb2>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a5a      	ldr	r2, [pc, #360]	@ (8002d6c <HAL_GPIO_DeInit+0x210>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d101      	bne.n	8002c0a <HAL_GPIO_DeInit+0xae>
 8002c06:	2309      	movs	r3, #9
 8002c08:	e012      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c0a:	230a      	movs	r3, #10
 8002c0c:	e010      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c0e:	2308      	movs	r3, #8
 8002c10:	e00e      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c12:	2307      	movs	r3, #7
 8002c14:	e00c      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c16:	2306      	movs	r3, #6
 8002c18:	e00a      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c1a:	2305      	movs	r3, #5
 8002c1c:	e008      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c1e:	2304      	movs	r3, #4
 8002c20:	e006      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c22:	2303      	movs	r3, #3
 8002c24:	e004      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c26:	2302      	movs	r3, #2
 8002c28:	e002      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e000      	b.n	8002c30 <HAL_GPIO_DeInit+0xd4>
 8002c2e:	2300      	movs	r3, #0
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	f002 0203 	and.w	r2, r2, #3
 8002c36:	0092      	lsls	r2, r2, #2
 8002c38:	4093      	lsls	r3, r2
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d132      	bne.n	8002ca6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002c40:	4b4b      	ldr	r3, [pc, #300]	@ (8002d70 <HAL_GPIO_DeInit+0x214>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	43db      	mvns	r3, r3
 8002c48:	4949      	ldr	r1, [pc, #292]	@ (8002d70 <HAL_GPIO_DeInit+0x214>)
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002c4e:	4b48      	ldr	r3, [pc, #288]	@ (8002d70 <HAL_GPIO_DeInit+0x214>)
 8002c50:	685a      	ldr	r2, [r3, #4]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	43db      	mvns	r3, r3
 8002c56:	4946      	ldr	r1, [pc, #280]	@ (8002d70 <HAL_GPIO_DeInit+0x214>)
 8002c58:	4013      	ands	r3, r2
 8002c5a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002c5c:	4b44      	ldr	r3, [pc, #272]	@ (8002d70 <HAL_GPIO_DeInit+0x214>)
 8002c5e:	68da      	ldr	r2, [r3, #12]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	43db      	mvns	r3, r3
 8002c64:	4942      	ldr	r1, [pc, #264]	@ (8002d70 <HAL_GPIO_DeInit+0x214>)
 8002c66:	4013      	ands	r3, r2
 8002c68:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002c6a:	4b41      	ldr	r3, [pc, #260]	@ (8002d70 <HAL_GPIO_DeInit+0x214>)
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	43db      	mvns	r3, r3
 8002c72:	493f      	ldr	r1, [pc, #252]	@ (8002d70 <HAL_GPIO_DeInit+0x214>)
 8002c74:	4013      	ands	r3, r2
 8002c76:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	f003 0303 	and.w	r3, r3, #3
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	220f      	movs	r2, #15
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002c88:	4a2e      	ldr	r2, [pc, #184]	@ (8002d44 <HAL_GPIO_DeInit+0x1e8>)
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	089b      	lsrs	r3, r3, #2
 8002c8e:	3302      	adds	r3, #2
 8002c90:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	43da      	mvns	r2, r3
 8002c98:	482a      	ldr	r0, [pc, #168]	@ (8002d44 <HAL_GPIO_DeInit+0x1e8>)
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	089b      	lsrs	r3, r3, #2
 8002c9e:	400a      	ands	r2, r1
 8002ca0:	3302      	adds	r3, #2
 8002ca2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	2103      	movs	r1, #3
 8002cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	401a      	ands	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	08da      	lsrs	r2, r3, #3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	3208      	adds	r2, #8
 8002cc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	f003 0307 	and.w	r3, r3, #7
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	220f      	movs	r2, #15
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	08d2      	lsrs	r2, r2, #3
 8002cdc:	4019      	ands	r1, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	3208      	adds	r2, #8
 8002ce2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	2103      	movs	r1, #3
 8002cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	401a      	ands	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	2101      	movs	r1, #1
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	fa01 f303 	lsl.w	r3, r1, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	2103      	movs	r1, #3
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	401a      	ands	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	2b0f      	cmp	r3, #15
 8002d30:	f67f af22 	bls.w	8002b78 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002d34:	bf00      	nop
 8002d36:	bf00      	nop
 8002d38:	371c      	adds	r7, #28
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	40013800 	.word	0x40013800
 8002d48:	40020000 	.word	0x40020000
 8002d4c:	40020400 	.word	0x40020400
 8002d50:	40020800 	.word	0x40020800
 8002d54:	40020c00 	.word	0x40020c00
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40021400 	.word	0x40021400
 8002d60:	40021800 	.word	0x40021800
 8002d64:	40021c00 	.word	0x40021c00
 8002d68:	40022000 	.word	0x40022000
 8002d6c:	40022400 	.word	0x40022400
 8002d70:	40013c00 	.word	0x40013c00

08002d74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	807b      	strh	r3, [r7, #2]
 8002d80:	4613      	mov	r3, r2
 8002d82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d84:	787b      	ldrb	r3, [r7, #1]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d003      	beq.n	8002d92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d8a:	887a      	ldrh	r2, [r7, #2]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d90:	e003      	b.n	8002d9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d92:	887b      	ldrh	r3, [r7, #2]
 8002d94:	041a      	lsls	r2, r3, #16
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	619a      	str	r2, [r3, #24]
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
	...

08002da8 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e0bf      	b.n	8002f3a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d106      	bne.n	8002dd4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff f8f2 	bl	8001fb8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	699a      	ldr	r2, [r3, #24]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002dea:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6999      	ldr	r1, [r3, #24]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685a      	ldr	r2, [r3, #4]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002e00:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6899      	ldr	r1, [r3, #8]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	4b4a      	ldr	r3, [pc, #296]	@ (8002f44 <HAL_LTDC_Init+0x19c>)
 8002e1c:	400b      	ands	r3, r1
 8002e1e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	041b      	lsls	r3, r3, #16
 8002e26:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6899      	ldr	r1, [r3, #8]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	699a      	ldr	r2, [r3, #24]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	431a      	orrs	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68d9      	ldr	r1, [r3, #12]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	4b3e      	ldr	r3, [pc, #248]	@ (8002f44 <HAL_LTDC_Init+0x19c>)
 8002e4a:	400b      	ands	r3, r1
 8002e4c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	041b      	lsls	r3, r3, #16
 8002e54:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68d9      	ldr	r1, [r3, #12]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a1a      	ldr	r2, [r3, #32]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	431a      	orrs	r2, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6919      	ldr	r1, [r3, #16]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	4b33      	ldr	r3, [pc, #204]	@ (8002f44 <HAL_LTDC_Init+0x19c>)
 8002e78:	400b      	ands	r3, r1
 8002e7a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e80:	041b      	lsls	r3, r3, #16
 8002e82:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6919      	ldr	r1, [r3, #16]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	431a      	orrs	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	6959      	ldr	r1, [r3, #20]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4b27      	ldr	r3, [pc, #156]	@ (8002f44 <HAL_LTDC_Init+0x19c>)
 8002ea6:	400b      	ands	r3, r1
 8002ea8:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eae:	041b      	lsls	r3, r3, #16
 8002eb0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	6959      	ldr	r1, [r3, #20]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	431a      	orrs	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ece:	021b      	lsls	r3, r3, #8
 8002ed0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002ed8:	041b      	lsls	r3, r3, #16
 8002eda:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8002eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8002efe:	431a      	orrs	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0206 	orr.w	r2, r2, #6
 8002f16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	699a      	ldr	r2, [r3, #24]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	f000f800 	.word	0xf000f800

08002f48 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002f48:	b5b0      	push	{r4, r5, r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d101      	bne.n	8002f62 <HAL_LTDC_ConfigLayer+0x1a>
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e02c      	b.n	8002fbc <HAL_LTDC_ConfigLayer+0x74>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2134      	movs	r1, #52	@ 0x34
 8002f78:	fb01 f303 	mul.w	r3, r1, r3
 8002f7c:	4413      	add	r3, r2
 8002f7e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	4614      	mov	r4, r2
 8002f86:	461d      	mov	r5, r3
 8002f88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f94:	682b      	ldr	r3, [r5, #0]
 8002f96:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	68b9      	ldr	r1, [r7, #8]
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 f811 	bl	8002fc4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bdb0      	pop	{r4, r5, r7, pc}

08002fc4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b089      	sub	sp, #36	@ 0x24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	685a      	ldr	r2, [r3, #4]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	0c1b      	lsrs	r3, r3, #16
 8002fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe0:	4413      	add	r3, r2
 8002fe2:	041b      	lsls	r3, r3, #16
 8002fe4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	461a      	mov	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	01db      	lsls	r3, r3, #7
 8002ff0:	4413      	add	r3, r2
 8002ff2:	3384      	adds	r3, #132	@ 0x84
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	6812      	ldr	r2, [r2, #0]
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	01d2      	lsls	r2, r2, #7
 8003000:	440a      	add	r2, r1
 8003002:	3284      	adds	r2, #132	@ 0x84
 8003004:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003008:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	0c1b      	lsrs	r3, r3, #16
 8003016:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800301a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800301c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4619      	mov	r1, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	01db      	lsls	r3, r3, #7
 8003028:	440b      	add	r3, r1
 800302a:	3384      	adds	r3, #132	@ 0x84
 800302c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003032:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	68da      	ldr	r2, [r3, #12]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003042:	4413      	add	r3, r2
 8003044:	041b      	lsls	r3, r3, #16
 8003046:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	01db      	lsls	r3, r3, #7
 8003052:	4413      	add	r3, r2
 8003054:	3384      	adds	r3, #132	@ 0x84
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	6812      	ldr	r2, [r2, #0]
 800305c:	4611      	mov	r1, r2
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	01d2      	lsls	r2, r2, #7
 8003062:	440a      	add	r2, r1
 8003064:	3284      	adds	r2, #132	@ 0x84
 8003066:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800306a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800307a:	4413      	add	r3, r2
 800307c:	1c5a      	adds	r2, r3, #1
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4619      	mov	r1, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	01db      	lsls	r3, r3, #7
 8003088:	440b      	add	r3, r1
 800308a:	3384      	adds	r3, #132	@ 0x84
 800308c:	4619      	mov	r1, r3
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	4313      	orrs	r3, r2
 8003092:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	461a      	mov	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	01db      	lsls	r3, r3, #7
 800309e:	4413      	add	r3, r2
 80030a0:	3384      	adds	r3, #132	@ 0x84
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	6812      	ldr	r2, [r2, #0]
 80030a8:	4611      	mov	r1, r2
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	01d2      	lsls	r2, r2, #7
 80030ae:	440a      	add	r2, r1
 80030b0:	3284      	adds	r2, #132	@ 0x84
 80030b2:	f023 0307 	bic.w	r3, r3, #7
 80030b6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	461a      	mov	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	01db      	lsls	r3, r3, #7
 80030c2:	4413      	add	r3, r2
 80030c4:	3384      	adds	r3, #132	@ 0x84
 80030c6:	461a      	mov	r2, r3
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	691b      	ldr	r3, [r3, #16]
 80030cc:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80030d4:	021b      	lsls	r3, r3, #8
 80030d6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80030de:	041b      	lsls	r3, r3, #16
 80030e0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	061b      	lsls	r3, r3, #24
 80030e8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	461a      	mov	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	01db      	lsls	r3, r3, #7
 80030f4:	4413      	add	r3, r2
 80030f6:	3384      	adds	r3, #132	@ 0x84
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	461a      	mov	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	01db      	lsls	r3, r3, #7
 8003104:	4413      	add	r3, r2
 8003106:	3384      	adds	r3, #132	@ 0x84
 8003108:	461a      	mov	r2, r3
 800310a:	2300      	movs	r3, #0
 800310c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003114:	461a      	mov	r2, r3
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	431a      	orrs	r2, r3
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	431a      	orrs	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4619      	mov	r1, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	01db      	lsls	r3, r3, #7
 8003128:	440b      	add	r3, r1
 800312a:	3384      	adds	r3, #132	@ 0x84
 800312c:	4619      	mov	r1, r3
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	4313      	orrs	r3, r2
 8003132:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	461a      	mov	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	01db      	lsls	r3, r3, #7
 800313e:	4413      	add	r3, r2
 8003140:	3384      	adds	r3, #132	@ 0x84
 8003142:	695b      	ldr	r3, [r3, #20]
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	4611      	mov	r1, r2
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	01d2      	lsls	r2, r2, #7
 800314e:	440a      	add	r2, r1
 8003150:	3284      	adds	r2, #132	@ 0x84
 8003152:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003156:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	461a      	mov	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	01db      	lsls	r3, r3, #7
 8003162:	4413      	add	r3, r2
 8003164:	3384      	adds	r3, #132	@ 0x84
 8003166:	461a      	mov	r2, r3
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	695b      	ldr	r3, [r3, #20]
 800316c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	01db      	lsls	r3, r3, #7
 8003178:	4413      	add	r3, r2
 800317a:	3384      	adds	r3, #132	@ 0x84
 800317c:	69db      	ldr	r3, [r3, #28]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	6812      	ldr	r2, [r2, #0]
 8003182:	4611      	mov	r1, r2
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	01d2      	lsls	r2, r2, #7
 8003188:	440a      	add	r2, r1
 800318a:	3284      	adds	r2, #132	@ 0x84
 800318c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003190:	f023 0307 	bic.w	r3, r3, #7
 8003194:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	69da      	ldr	r2, [r3, #28]
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	68f9      	ldr	r1, [r7, #12]
 80031a0:	6809      	ldr	r1, [r1, #0]
 80031a2:	4608      	mov	r0, r1
 80031a4:	6879      	ldr	r1, [r7, #4]
 80031a6:	01c9      	lsls	r1, r1, #7
 80031a8:	4401      	add	r1, r0
 80031aa:	3184      	adds	r1, #132	@ 0x84
 80031ac:	4313      	orrs	r3, r2
 80031ae:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	461a      	mov	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	01db      	lsls	r3, r3, #7
 80031ba:	4413      	add	r3, r2
 80031bc:	3384      	adds	r3, #132	@ 0x84
 80031be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	461a      	mov	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	01db      	lsls	r3, r3, #7
 80031ca:	4413      	add	r3, r2
 80031cc:	3384      	adds	r3, #132	@ 0x84
 80031ce:	461a      	mov	r2, r3
 80031d0:	2300      	movs	r3, #0
 80031d2:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	461a      	mov	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	01db      	lsls	r3, r3, #7
 80031de:	4413      	add	r3, r2
 80031e0:	3384      	adds	r3, #132	@ 0x84
 80031e2:	461a      	mov	r2, r3
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e8:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d102      	bne.n	80031f8 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80031f2:	2304      	movs	r3, #4
 80031f4:	61fb      	str	r3, [r7, #28]
 80031f6:	e01b      	b.n	8003230 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d102      	bne.n	8003206 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8003200:	2303      	movs	r3, #3
 8003202:	61fb      	str	r3, [r7, #28]
 8003204:	e014      	b.n	8003230 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	691b      	ldr	r3, [r3, #16]
 800320a:	2b04      	cmp	r3, #4
 800320c:	d00b      	beq.n	8003226 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003212:	2b02      	cmp	r3, #2
 8003214:	d007      	beq.n	8003226 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800321a:	2b03      	cmp	r3, #3
 800321c:	d003      	beq.n	8003226 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003222:	2b07      	cmp	r3, #7
 8003224:	d102      	bne.n	800322c <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8003226:	2302      	movs	r3, #2
 8003228:	61fb      	str	r3, [r7, #28]
 800322a:	e001      	b.n	8003230 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 800322c:	2301      	movs	r3, #1
 800322e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	461a      	mov	r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	01db      	lsls	r3, r3, #7
 800323a:	4413      	add	r3, r2
 800323c:	3384      	adds	r3, #132	@ 0x84
 800323e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	4611      	mov	r1, r2
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	01d2      	lsls	r2, r2, #7
 800324a:	440a      	add	r2, r1
 800324c:	3284      	adds	r2, #132	@ 0x84
 800324e:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8003252:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003258:	69fa      	ldr	r2, [r7, #28]
 800325a:	fb02 f303 	mul.w	r3, r2, r3
 800325e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	6859      	ldr	r1, [r3, #4]
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	1acb      	subs	r3, r1, r3
 800326a:	69f9      	ldr	r1, [r7, #28]
 800326c:	fb01 f303 	mul.w	r3, r1, r3
 8003270:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003272:	68f9      	ldr	r1, [r7, #12]
 8003274:	6809      	ldr	r1, [r1, #0]
 8003276:	4608      	mov	r0, r1
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	01c9      	lsls	r1, r1, #7
 800327c:	4401      	add	r1, r0
 800327e:	3184      	adds	r1, #132	@ 0x84
 8003280:	4313      	orrs	r3, r2
 8003282:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	461a      	mov	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	01db      	lsls	r3, r3, #7
 800328e:	4413      	add	r3, r2
 8003290:	3384      	adds	r3, #132	@ 0x84
 8003292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	6812      	ldr	r2, [r2, #0]
 8003298:	4611      	mov	r1, r2
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	01d2      	lsls	r2, r2, #7
 800329e:	440a      	add	r2, r1
 80032a0:	3284      	adds	r2, #132	@ 0x84
 80032a2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80032a6:	f023 0307 	bic.w	r3, r3, #7
 80032aa:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	461a      	mov	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	01db      	lsls	r3, r3, #7
 80032b6:	4413      	add	r3, r2
 80032b8:	3384      	adds	r3, #132	@ 0x84
 80032ba:	461a      	mov	r2, r3
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032c0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	01db      	lsls	r3, r3, #7
 80032cc:	4413      	add	r3, r2
 80032ce:	3384      	adds	r3, #132	@ 0x84
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	6812      	ldr	r2, [r2, #0]
 80032d6:	4611      	mov	r1, r2
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	01d2      	lsls	r2, r2, #7
 80032dc:	440a      	add	r2, r1
 80032de:	3284      	adds	r2, #132	@ 0x84
 80032e0:	f043 0301 	orr.w	r3, r3, #1
 80032e4:	6013      	str	r3, [r2, #0]
}
 80032e6:	bf00      	nop
 80032e8:	3724      	adds	r7, #36	@ 0x24
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d101      	bne.n	8003306 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e267      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	2b00      	cmp	r3, #0
 8003310:	d075      	beq.n	80033fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003312:	4b88      	ldr	r3, [pc, #544]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 030c 	and.w	r3, r3, #12
 800331a:	2b04      	cmp	r3, #4
 800331c:	d00c      	beq.n	8003338 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800331e:	4b85      	ldr	r3, [pc, #532]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003326:	2b08      	cmp	r3, #8
 8003328:	d112      	bne.n	8003350 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800332a:	4b82      	ldr	r3, [pc, #520]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003332:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003336:	d10b      	bne.n	8003350 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003338:	4b7e      	ldr	r3, [pc, #504]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d05b      	beq.n	80033fc <HAL_RCC_OscConfig+0x108>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d157      	bne.n	80033fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e242      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003358:	d106      	bne.n	8003368 <HAL_RCC_OscConfig+0x74>
 800335a:	4b76      	ldr	r3, [pc, #472]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a75      	ldr	r2, [pc, #468]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003364:	6013      	str	r3, [r2, #0]
 8003366:	e01d      	b.n	80033a4 <HAL_RCC_OscConfig+0xb0>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003370:	d10c      	bne.n	800338c <HAL_RCC_OscConfig+0x98>
 8003372:	4b70      	ldr	r3, [pc, #448]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a6f      	ldr	r2, [pc, #444]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003378:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800337c:	6013      	str	r3, [r2, #0]
 800337e:	4b6d      	ldr	r3, [pc, #436]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a6c      	ldr	r2, [pc, #432]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003388:	6013      	str	r3, [r2, #0]
 800338a:	e00b      	b.n	80033a4 <HAL_RCC_OscConfig+0xb0>
 800338c:	4b69      	ldr	r3, [pc, #420]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a68      	ldr	r2, [pc, #416]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003396:	6013      	str	r3, [r2, #0]
 8003398:	4b66      	ldr	r3, [pc, #408]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a65      	ldr	r2, [pc, #404]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 800339e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d013      	beq.n	80033d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ac:	f7ff f89e 	bl	80024ec <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033b4:	f7ff f89a 	bl	80024ec <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b64      	cmp	r3, #100	@ 0x64
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e207      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033c6:	4b5b      	ldr	r3, [pc, #364]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0f0      	beq.n	80033b4 <HAL_RCC_OscConfig+0xc0>
 80033d2:	e014      	b.n	80033fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d4:	f7ff f88a 	bl	80024ec <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033dc:	f7ff f886 	bl	80024ec <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b64      	cmp	r3, #100	@ 0x64
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e1f3      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ee:	4b51      	ldr	r3, [pc, #324]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f0      	bne.n	80033dc <HAL_RCC_OscConfig+0xe8>
 80033fa:	e000      	b.n	80033fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d063      	beq.n	80034d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800340a:	4b4a      	ldr	r3, [pc, #296]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 030c 	and.w	r3, r3, #12
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00b      	beq.n	800342e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003416:	4b47      	ldr	r3, [pc, #284]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800341e:	2b08      	cmp	r3, #8
 8003420:	d11c      	bne.n	800345c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003422:	4b44      	ldr	r3, [pc, #272]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d116      	bne.n	800345c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800342e:	4b41      	ldr	r3, [pc, #260]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d005      	beq.n	8003446 <HAL_RCC_OscConfig+0x152>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d001      	beq.n	8003446 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e1c7      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003446:	4b3b      	ldr	r3, [pc, #236]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	00db      	lsls	r3, r3, #3
 8003454:	4937      	ldr	r1, [pc, #220]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003456:	4313      	orrs	r3, r2
 8003458:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800345a:	e03a      	b.n	80034d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d020      	beq.n	80034a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003464:	4b34      	ldr	r3, [pc, #208]	@ (8003538 <HAL_RCC_OscConfig+0x244>)
 8003466:	2201      	movs	r2, #1
 8003468:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346a:	f7ff f83f 	bl	80024ec <HAL_GetTick>
 800346e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003470:	e008      	b.n	8003484 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003472:	f7ff f83b 	bl	80024ec <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	2b02      	cmp	r3, #2
 800347e:	d901      	bls.n	8003484 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e1a8      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003484:	4b2b      	ldr	r3, [pc, #172]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d0f0      	beq.n	8003472 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003490:	4b28      	ldr	r3, [pc, #160]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	4925      	ldr	r1, [pc, #148]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	600b      	str	r3, [r1, #0]
 80034a4:	e015      	b.n	80034d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034a6:	4b24      	ldr	r3, [pc, #144]	@ (8003538 <HAL_RCC_OscConfig+0x244>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ac:	f7ff f81e 	bl	80024ec <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034b4:	f7ff f81a 	bl	80024ec <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e187      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f0      	bne.n	80034b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0308 	and.w	r3, r3, #8
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d036      	beq.n	800354c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d016      	beq.n	8003514 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034e6:	4b15      	ldr	r3, [pc, #84]	@ (800353c <HAL_RCC_OscConfig+0x248>)
 80034e8:	2201      	movs	r2, #1
 80034ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ec:	f7fe fffe 	bl	80024ec <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034f4:	f7fe fffa 	bl	80024ec <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e167      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003506:	4b0b      	ldr	r3, [pc, #44]	@ (8003534 <HAL_RCC_OscConfig+0x240>)
 8003508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d0f0      	beq.n	80034f4 <HAL_RCC_OscConfig+0x200>
 8003512:	e01b      	b.n	800354c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003514:	4b09      	ldr	r3, [pc, #36]	@ (800353c <HAL_RCC_OscConfig+0x248>)
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800351a:	f7fe ffe7 	bl	80024ec <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003520:	e00e      	b.n	8003540 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003522:	f7fe ffe3 	bl	80024ec <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d907      	bls.n	8003540 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e150      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
 8003534:	40023800 	.word	0x40023800
 8003538:	42470000 	.word	0x42470000
 800353c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003540:	4b88      	ldr	r3, [pc, #544]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003542:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1ea      	bne.n	8003522 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0304 	and.w	r3, r3, #4
 8003554:	2b00      	cmp	r3, #0
 8003556:	f000 8097 	beq.w	8003688 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800355a:	2300      	movs	r3, #0
 800355c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800355e:	4b81      	ldr	r3, [pc, #516]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10f      	bne.n	800358a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800356a:	2300      	movs	r3, #0
 800356c:	60bb      	str	r3, [r7, #8]
 800356e:	4b7d      	ldr	r3, [pc, #500]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	4a7c      	ldr	r2, [pc, #496]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003574:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003578:	6413      	str	r3, [r2, #64]	@ 0x40
 800357a:	4b7a      	ldr	r3, [pc, #488]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 800357c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003582:	60bb      	str	r3, [r7, #8]
 8003584:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003586:	2301      	movs	r3, #1
 8003588:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358a:	4b77      	ldr	r3, [pc, #476]	@ (8003768 <HAL_RCC_OscConfig+0x474>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003592:	2b00      	cmp	r3, #0
 8003594:	d118      	bne.n	80035c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003596:	4b74      	ldr	r3, [pc, #464]	@ (8003768 <HAL_RCC_OscConfig+0x474>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a73      	ldr	r2, [pc, #460]	@ (8003768 <HAL_RCC_OscConfig+0x474>)
 800359c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035a2:	f7fe ffa3 	bl	80024ec <HAL_GetTick>
 80035a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035a8:	e008      	b.n	80035bc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035aa:	f7fe ff9f 	bl	80024ec <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d901      	bls.n	80035bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e10c      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035bc:	4b6a      	ldr	r3, [pc, #424]	@ (8003768 <HAL_RCC_OscConfig+0x474>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d0f0      	beq.n	80035aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d106      	bne.n	80035de <HAL_RCC_OscConfig+0x2ea>
 80035d0:	4b64      	ldr	r3, [pc, #400]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 80035d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d4:	4a63      	ldr	r2, [pc, #396]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 80035d6:	f043 0301 	orr.w	r3, r3, #1
 80035da:	6713      	str	r3, [r2, #112]	@ 0x70
 80035dc:	e01c      	b.n	8003618 <HAL_RCC_OscConfig+0x324>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	2b05      	cmp	r3, #5
 80035e4:	d10c      	bne.n	8003600 <HAL_RCC_OscConfig+0x30c>
 80035e6:	4b5f      	ldr	r3, [pc, #380]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 80035e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ea:	4a5e      	ldr	r2, [pc, #376]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 80035ec:	f043 0304 	orr.w	r3, r3, #4
 80035f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80035f2:	4b5c      	ldr	r3, [pc, #368]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 80035f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f6:	4a5b      	ldr	r2, [pc, #364]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 80035f8:	f043 0301 	orr.w	r3, r3, #1
 80035fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80035fe:	e00b      	b.n	8003618 <HAL_RCC_OscConfig+0x324>
 8003600:	4b58      	ldr	r3, [pc, #352]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003604:	4a57      	ldr	r2, [pc, #348]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003606:	f023 0301 	bic.w	r3, r3, #1
 800360a:	6713      	str	r3, [r2, #112]	@ 0x70
 800360c:	4b55      	ldr	r3, [pc, #340]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 800360e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003610:	4a54      	ldr	r2, [pc, #336]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003612:	f023 0304 	bic.w	r3, r3, #4
 8003616:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d015      	beq.n	800364c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003620:	f7fe ff64 	bl	80024ec <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003626:	e00a      	b.n	800363e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003628:	f7fe ff60 	bl	80024ec <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003636:	4293      	cmp	r3, r2
 8003638:	d901      	bls.n	800363e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e0cb      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800363e:	4b49      	ldr	r3, [pc, #292]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	2b00      	cmp	r3, #0
 8003648:	d0ee      	beq.n	8003628 <HAL_RCC_OscConfig+0x334>
 800364a:	e014      	b.n	8003676 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800364c:	f7fe ff4e 	bl	80024ec <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003652:	e00a      	b.n	800366a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003654:	f7fe ff4a 	bl	80024ec <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003662:	4293      	cmp	r3, r2
 8003664:	d901      	bls.n	800366a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003666:	2303      	movs	r3, #3
 8003668:	e0b5      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800366a:	4b3e      	ldr	r3, [pc, #248]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 800366c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1ee      	bne.n	8003654 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003676:	7dfb      	ldrb	r3, [r7, #23]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d105      	bne.n	8003688 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800367c:	4b39      	ldr	r3, [pc, #228]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 800367e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003680:	4a38      	ldr	r2, [pc, #224]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003682:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003686:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	2b00      	cmp	r3, #0
 800368e:	f000 80a1 	beq.w	80037d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003692:	4b34      	ldr	r3, [pc, #208]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f003 030c 	and.w	r3, r3, #12
 800369a:	2b08      	cmp	r3, #8
 800369c:	d05c      	beq.n	8003758 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d141      	bne.n	800372a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036a6:	4b31      	ldr	r3, [pc, #196]	@ (800376c <HAL_RCC_OscConfig+0x478>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ac:	f7fe ff1e 	bl	80024ec <HAL_GetTick>
 80036b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036b2:	e008      	b.n	80036c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036b4:	f7fe ff1a 	bl	80024ec <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e087      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036c6:	4b27      	ldr	r3, [pc, #156]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f0      	bne.n	80036b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	69da      	ldr	r2, [r3, #28]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	431a      	orrs	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e0:	019b      	lsls	r3, r3, #6
 80036e2:	431a      	orrs	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e8:	085b      	lsrs	r3, r3, #1
 80036ea:	3b01      	subs	r3, #1
 80036ec:	041b      	lsls	r3, r3, #16
 80036ee:	431a      	orrs	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f4:	061b      	lsls	r3, r3, #24
 80036f6:	491b      	ldr	r1, [pc, #108]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036fc:	4b1b      	ldr	r3, [pc, #108]	@ (800376c <HAL_RCC_OscConfig+0x478>)
 80036fe:	2201      	movs	r2, #1
 8003700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003702:	f7fe fef3 	bl	80024ec <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003708:	e008      	b.n	800371c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800370a:	f7fe feef 	bl	80024ec <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	2b02      	cmp	r3, #2
 8003716:	d901      	bls.n	800371c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003718:	2303      	movs	r3, #3
 800371a:	e05c      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800371c:	4b11      	ldr	r3, [pc, #68]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d0f0      	beq.n	800370a <HAL_RCC_OscConfig+0x416>
 8003728:	e054      	b.n	80037d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800372a:	4b10      	ldr	r3, [pc, #64]	@ (800376c <HAL_RCC_OscConfig+0x478>)
 800372c:	2200      	movs	r2, #0
 800372e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003730:	f7fe fedc 	bl	80024ec <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003738:	f7fe fed8 	bl	80024ec <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e045      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800374a:	4b06      	ldr	r3, [pc, #24]	@ (8003764 <HAL_RCC_OscConfig+0x470>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1f0      	bne.n	8003738 <HAL_RCC_OscConfig+0x444>
 8003756:	e03d      	b.n	80037d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	699b      	ldr	r3, [r3, #24]
 800375c:	2b01      	cmp	r3, #1
 800375e:	d107      	bne.n	8003770 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e038      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
 8003764:	40023800 	.word	0x40023800
 8003768:	40007000 	.word	0x40007000
 800376c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003770:	4b1b      	ldr	r3, [pc, #108]	@ (80037e0 <HAL_RCC_OscConfig+0x4ec>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d028      	beq.n	80037d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003788:	429a      	cmp	r2, r3
 800378a:	d121      	bne.n	80037d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003796:	429a      	cmp	r2, r3
 8003798:	d11a      	bne.n	80037d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80037a0:	4013      	ands	r3, r2
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80037a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d111      	bne.n	80037d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b6:	085b      	lsrs	r3, r3, #1
 80037b8:	3b01      	subs	r3, #1
 80037ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037bc:	429a      	cmp	r2, r3
 80037be:	d107      	bne.n	80037d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d001      	beq.n	80037d4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e000      	b.n	80037d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	40023800 	.word	0x40023800

080037e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d101      	bne.n	80037f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e0cc      	b.n	8003992 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037f8:	4b68      	ldr	r3, [pc, #416]	@ (800399c <HAL_RCC_ClockConfig+0x1b8>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 030f 	and.w	r3, r3, #15
 8003800:	683a      	ldr	r2, [r7, #0]
 8003802:	429a      	cmp	r2, r3
 8003804:	d90c      	bls.n	8003820 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003806:	4b65      	ldr	r3, [pc, #404]	@ (800399c <HAL_RCC_ClockConfig+0x1b8>)
 8003808:	683a      	ldr	r2, [r7, #0]
 800380a:	b2d2      	uxtb	r2, r2
 800380c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800380e:	4b63      	ldr	r3, [pc, #396]	@ (800399c <HAL_RCC_ClockConfig+0x1b8>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 030f 	and.w	r3, r3, #15
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	429a      	cmp	r2, r3
 800381a:	d001      	beq.n	8003820 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e0b8      	b.n	8003992 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d020      	beq.n	800386e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	2b00      	cmp	r3, #0
 8003836:	d005      	beq.n	8003844 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003838:	4b59      	ldr	r3, [pc, #356]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 800383a:	689b      	ldr	r3, [r3, #8]
 800383c:	4a58      	ldr	r2, [pc, #352]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 800383e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003842:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0308 	and.w	r3, r3, #8
 800384c:	2b00      	cmp	r3, #0
 800384e:	d005      	beq.n	800385c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003850:	4b53      	ldr	r3, [pc, #332]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	4a52      	ldr	r2, [pc, #328]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003856:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800385a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800385c:	4b50      	ldr	r3, [pc, #320]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	494d      	ldr	r1, [pc, #308]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 800386a:	4313      	orrs	r3, r2
 800386c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b00      	cmp	r3, #0
 8003878:	d044      	beq.n	8003904 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	2b01      	cmp	r3, #1
 8003880:	d107      	bne.n	8003892 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003882:	4b47      	ldr	r3, [pc, #284]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d119      	bne.n	80038c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e07f      	b.n	8003992 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	2b02      	cmp	r3, #2
 8003898:	d003      	beq.n	80038a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800389e:	2b03      	cmp	r3, #3
 80038a0:	d107      	bne.n	80038b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038a2:	4b3f      	ldr	r3, [pc, #252]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d109      	bne.n	80038c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e06f      	b.n	8003992 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b2:	4b3b      	ldr	r3, [pc, #236]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e067      	b.n	8003992 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038c2:	4b37      	ldr	r3, [pc, #220]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f023 0203 	bic.w	r2, r3, #3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	4934      	ldr	r1, [pc, #208]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038d4:	f7fe fe0a 	bl	80024ec <HAL_GetTick>
 80038d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038da:	e00a      	b.n	80038f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038dc:	f7fe fe06 	bl	80024ec <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d901      	bls.n	80038f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	e04f      	b.n	8003992 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f2:	4b2b      	ldr	r3, [pc, #172]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 020c 	and.w	r2, r3, #12
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	429a      	cmp	r2, r3
 8003902:	d1eb      	bne.n	80038dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003904:	4b25      	ldr	r3, [pc, #148]	@ (800399c <HAL_RCC_ClockConfig+0x1b8>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 030f 	and.w	r3, r3, #15
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	429a      	cmp	r2, r3
 8003910:	d20c      	bcs.n	800392c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003912:	4b22      	ldr	r3, [pc, #136]	@ (800399c <HAL_RCC_ClockConfig+0x1b8>)
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	b2d2      	uxtb	r2, r2
 8003918:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800391a:	4b20      	ldr	r3, [pc, #128]	@ (800399c <HAL_RCC_ClockConfig+0x1b8>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 030f 	and.w	r3, r3, #15
 8003922:	683a      	ldr	r2, [r7, #0]
 8003924:	429a      	cmp	r2, r3
 8003926:	d001      	beq.n	800392c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e032      	b.n	8003992 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0304 	and.w	r3, r3, #4
 8003934:	2b00      	cmp	r3, #0
 8003936:	d008      	beq.n	800394a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003938:	4b19      	ldr	r3, [pc, #100]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	4916      	ldr	r1, [pc, #88]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003946:	4313      	orrs	r3, r2
 8003948:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0308 	and.w	r3, r3, #8
 8003952:	2b00      	cmp	r3, #0
 8003954:	d009      	beq.n	800396a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003956:	4b12      	ldr	r3, [pc, #72]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	00db      	lsls	r3, r3, #3
 8003964:	490e      	ldr	r1, [pc, #56]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003966:	4313      	orrs	r3, r2
 8003968:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800396a:	f000 f821 	bl	80039b0 <HAL_RCC_GetSysClockFreq>
 800396e:	4602      	mov	r2, r0
 8003970:	4b0b      	ldr	r3, [pc, #44]	@ (80039a0 <HAL_RCC_ClockConfig+0x1bc>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	091b      	lsrs	r3, r3, #4
 8003976:	f003 030f 	and.w	r3, r3, #15
 800397a:	490a      	ldr	r1, [pc, #40]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c0>)
 800397c:	5ccb      	ldrb	r3, [r1, r3]
 800397e:	fa22 f303 	lsr.w	r3, r2, r3
 8003982:	4a09      	ldr	r2, [pc, #36]	@ (80039a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003984:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003986:	4b09      	ldr	r3, [pc, #36]	@ (80039ac <HAL_RCC_ClockConfig+0x1c8>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4618      	mov	r0, r3
 800398c:	f7fe fd6a 	bl	8002464 <HAL_InitTick>

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40023c00 	.word	0x40023c00
 80039a0:	40023800 	.word	0x40023800
 80039a4:	08005d30 	.word	0x08005d30
 80039a8:	20000010 	.word	0x20000010
 80039ac:	20000014 	.word	0x20000014

080039b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039b4:	b094      	sub	sp, #80	@ 0x50
 80039b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80039bc:	2300      	movs	r3, #0
 80039be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039c8:	4b79      	ldr	r3, [pc, #484]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x200>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f003 030c 	and.w	r3, r3, #12
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d00d      	beq.n	80039f0 <HAL_RCC_GetSysClockFreq+0x40>
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	f200 80e1 	bhi.w	8003b9c <HAL_RCC_GetSysClockFreq+0x1ec>
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d002      	beq.n	80039e4 <HAL_RCC_GetSysClockFreq+0x34>
 80039de:	2b04      	cmp	r3, #4
 80039e0:	d003      	beq.n	80039ea <HAL_RCC_GetSysClockFreq+0x3a>
 80039e2:	e0db      	b.n	8003b9c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039e4:	4b73      	ldr	r3, [pc, #460]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x204>)
 80039e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039e8:	e0db      	b.n	8003ba2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039ea:	4b73      	ldr	r3, [pc, #460]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x208>)
 80039ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039ee:	e0d8      	b.n	8003ba2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039f0:	4b6f      	ldr	r3, [pc, #444]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x200>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039f8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039fa:	4b6d      	ldr	r3, [pc, #436]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x200>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d063      	beq.n	8003ace <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a06:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	099b      	lsrs	r3, r3, #6
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a10:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a18:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a1e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a22:	4622      	mov	r2, r4
 8003a24:	462b      	mov	r3, r5
 8003a26:	f04f 0000 	mov.w	r0, #0
 8003a2a:	f04f 0100 	mov.w	r1, #0
 8003a2e:	0159      	lsls	r1, r3, #5
 8003a30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a34:	0150      	lsls	r0, r2, #5
 8003a36:	4602      	mov	r2, r0
 8003a38:	460b      	mov	r3, r1
 8003a3a:	4621      	mov	r1, r4
 8003a3c:	1a51      	subs	r1, r2, r1
 8003a3e:	6139      	str	r1, [r7, #16]
 8003a40:	4629      	mov	r1, r5
 8003a42:	eb63 0301 	sbc.w	r3, r3, r1
 8003a46:	617b      	str	r3, [r7, #20]
 8003a48:	f04f 0200 	mov.w	r2, #0
 8003a4c:	f04f 0300 	mov.w	r3, #0
 8003a50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a54:	4659      	mov	r1, fp
 8003a56:	018b      	lsls	r3, r1, #6
 8003a58:	4651      	mov	r1, sl
 8003a5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a5e:	4651      	mov	r1, sl
 8003a60:	018a      	lsls	r2, r1, #6
 8003a62:	4651      	mov	r1, sl
 8003a64:	ebb2 0801 	subs.w	r8, r2, r1
 8003a68:	4659      	mov	r1, fp
 8003a6a:	eb63 0901 	sbc.w	r9, r3, r1
 8003a6e:	f04f 0200 	mov.w	r2, #0
 8003a72:	f04f 0300 	mov.w	r3, #0
 8003a76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a82:	4690      	mov	r8, r2
 8003a84:	4699      	mov	r9, r3
 8003a86:	4623      	mov	r3, r4
 8003a88:	eb18 0303 	adds.w	r3, r8, r3
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	462b      	mov	r3, r5
 8003a90:	eb49 0303 	adc.w	r3, r9, r3
 8003a94:	60fb      	str	r3, [r7, #12]
 8003a96:	f04f 0200 	mov.w	r2, #0
 8003a9a:	f04f 0300 	mov.w	r3, #0
 8003a9e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003aa2:	4629      	mov	r1, r5
 8003aa4:	024b      	lsls	r3, r1, #9
 8003aa6:	4621      	mov	r1, r4
 8003aa8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003aac:	4621      	mov	r1, r4
 8003aae:	024a      	lsls	r2, r1, #9
 8003ab0:	4610      	mov	r0, r2
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003aba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003abc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ac0:	f7fc fb94 	bl	80001ec <__aeabi_uldivmod>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	4613      	mov	r3, r2
 8003aca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003acc:	e058      	b.n	8003b80 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ace:	4b38      	ldr	r3, [pc, #224]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	099b      	lsrs	r3, r3, #6
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	4611      	mov	r1, r2
 8003ada:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ade:	623b      	str	r3, [r7, #32]
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ae4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ae8:	4642      	mov	r2, r8
 8003aea:	464b      	mov	r3, r9
 8003aec:	f04f 0000 	mov.w	r0, #0
 8003af0:	f04f 0100 	mov.w	r1, #0
 8003af4:	0159      	lsls	r1, r3, #5
 8003af6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003afa:	0150      	lsls	r0, r2, #5
 8003afc:	4602      	mov	r2, r0
 8003afe:	460b      	mov	r3, r1
 8003b00:	4641      	mov	r1, r8
 8003b02:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b06:	4649      	mov	r1, r9
 8003b08:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b18:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b1c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b20:	ebb2 040a 	subs.w	r4, r2, sl
 8003b24:	eb63 050b 	sbc.w	r5, r3, fp
 8003b28:	f04f 0200 	mov.w	r2, #0
 8003b2c:	f04f 0300 	mov.w	r3, #0
 8003b30:	00eb      	lsls	r3, r5, #3
 8003b32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b36:	00e2      	lsls	r2, r4, #3
 8003b38:	4614      	mov	r4, r2
 8003b3a:	461d      	mov	r5, r3
 8003b3c:	4643      	mov	r3, r8
 8003b3e:	18e3      	adds	r3, r4, r3
 8003b40:	603b      	str	r3, [r7, #0]
 8003b42:	464b      	mov	r3, r9
 8003b44:	eb45 0303 	adc.w	r3, r5, r3
 8003b48:	607b      	str	r3, [r7, #4]
 8003b4a:	f04f 0200 	mov.w	r2, #0
 8003b4e:	f04f 0300 	mov.w	r3, #0
 8003b52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b56:	4629      	mov	r1, r5
 8003b58:	028b      	lsls	r3, r1, #10
 8003b5a:	4621      	mov	r1, r4
 8003b5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b60:	4621      	mov	r1, r4
 8003b62:	028a      	lsls	r2, r1, #10
 8003b64:	4610      	mov	r0, r2
 8003b66:	4619      	mov	r1, r3
 8003b68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	61bb      	str	r3, [r7, #24]
 8003b6e:	61fa      	str	r2, [r7, #28]
 8003b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b74:	f7fc fb3a 	bl	80001ec <__aeabi_uldivmod>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b80:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	0c1b      	lsrs	r3, r3, #16
 8003b86:	f003 0303 	and.w	r3, r3, #3
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003b90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b98:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b9a:	e002      	b.n	8003ba2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b9c:	4b05      	ldr	r3, [pc, #20]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003b9e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ba0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ba2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3750      	adds	r7, #80	@ 0x50
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bae:	bf00      	nop
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	00f42400 	.word	0x00f42400
 8003bb8:	007a1200 	.word	0x007a1200

08003bbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d10b      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d105      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d075      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003bf0:	4b91      	ldr	r3, [pc, #580]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003bf6:	f7fe fc79 	bl	80024ec <HAL_GetTick>
 8003bfa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003bfc:	e008      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003bfe:	f7fe fc75 	bl	80024ec <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e189      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c10:	4b8a      	ldr	r3, [pc, #552]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1f0      	bne.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d009      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	019a      	lsls	r2, r3, #6
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	071b      	lsls	r3, r3, #28
 8003c34:	4981      	ldr	r1, [pc, #516]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d01f      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003c48:	4b7c      	ldr	r3, [pc, #496]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c4e:	0f1b      	lsrs	r3, r3, #28
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	019a      	lsls	r2, r3, #6
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	061b      	lsls	r3, r3, #24
 8003c62:	431a      	orrs	r2, r3
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	071b      	lsls	r3, r3, #28
 8003c68:	4974      	ldr	r1, [pc, #464]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003c70:	4b72      	ldr	r3, [pc, #456]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c76:	f023 021f 	bic.w	r2, r3, #31
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69db      	ldr	r3, [r3, #28]
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	496e      	ldr	r1, [pc, #440]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00d      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	019a      	lsls	r2, r3, #6
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	061b      	lsls	r3, r3, #24
 8003ca0:	431a      	orrs	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	071b      	lsls	r3, r3, #28
 8003ca8:	4964      	ldr	r1, [pc, #400]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003caa:	4313      	orrs	r3, r2
 8003cac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003cb0:	4b61      	ldr	r3, [pc, #388]	@ (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003cb6:	f7fe fc19 	bl	80024ec <HAL_GetTick>
 8003cba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003cbe:	f7fe fc15 	bl	80024ec <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e129      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003cd0:	4b5a      	ldr	r3, [pc, #360]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0f0      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0304 	and.w	r3, r3, #4
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d105      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d079      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003cf4:	4b52      	ldr	r3, [pc, #328]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003cfa:	f7fe fbf7 	bl	80024ec <HAL_GetTick>
 8003cfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003d00:	e008      	b.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003d02:	f7fe fbf3 	bl	80024ec <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e107      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003d14:	4b49      	ldr	r3, [pc, #292]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d20:	d0ef      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0304 	and.w	r3, r3, #4
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d020      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003d2e:	4b43      	ldr	r3, [pc, #268]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d34:	0f1b      	lsrs	r3, r3, #28
 8003d36:	f003 0307 	and.w	r3, r3, #7
 8003d3a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	019a      	lsls	r2, r3, #6
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	061b      	lsls	r3, r3, #24
 8003d48:	431a      	orrs	r2, r3
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	071b      	lsls	r3, r3, #28
 8003d4e:	493b      	ldr	r1, [pc, #236]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003d56:	4b39      	ldr	r3, [pc, #228]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d5c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	3b01      	subs	r3, #1
 8003d66:	021b      	lsls	r3, r3, #8
 8003d68:	4934      	ldr	r1, [pc, #208]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0308 	and.w	r3, r3, #8
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d01e      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003d7c:	4b2f      	ldr	r3, [pc, #188]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d82:	0e1b      	lsrs	r3, r3, #24
 8003d84:	f003 030f 	and.w	r3, r3, #15
 8003d88:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	691b      	ldr	r3, [r3, #16]
 8003d8e:	019a      	lsls	r2, r3, #6
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	061b      	lsls	r3, r3, #24
 8003d94:	431a      	orrs	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	071b      	lsls	r3, r3, #28
 8003d9c:	4927      	ldr	r1, [pc, #156]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003da4:	4b25      	ldr	r3, [pc, #148]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003da6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003daa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db2:	4922      	ldr	r1, [pc, #136]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003dba:	4b21      	ldr	r3, [pc, #132]	@ (8003e40 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003dc0:	f7fe fb94 	bl	80024ec <HAL_GetTick>
 8003dc4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003dc8:	f7fe fb90 	bl	80024ec <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e0a4      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003dda:	4b18      	ldr	r3, [pc, #96]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003de2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003de6:	d1ef      	bne.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0320 	and.w	r3, r3, #32
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	f000 808b 	beq.w	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003df6:	2300      	movs	r3, #0
 8003df8:	60fb      	str	r3, [r7, #12]
 8003dfa:	4b10      	ldr	r3, [pc, #64]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	4a0f      	ldr	r2, [pc, #60]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e06:	4b0d      	ldr	r3, [pc, #52]	@ (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003e12:	4b0c      	ldr	r3, [pc, #48]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a0b      	ldr	r2, [pc, #44]	@ (8003e44 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e1c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e1e:	f7fe fb65 	bl	80024ec <HAL_GetTick>
 8003e22:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003e24:	e010      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e26:	f7fe fb61 	bl	80024ec <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d909      	bls.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e075      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003e38:	42470068 	.word	0x42470068
 8003e3c:	40023800 	.word	0x40023800
 8003e40:	42470070 	.word	0x42470070
 8003e44:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003e48:	4b38      	ldr	r3, [pc, #224]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0e8      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e54:	4b36      	ldr	r3, [pc, #216]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e5c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d02f      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d028      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e72:	4b2f      	ldr	r3, [pc, #188]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e7a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e7c:	4b2d      	ldr	r3, [pc, #180]	@ (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003e7e:	2201      	movs	r2, #1
 8003e80:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e82:	4b2c      	ldr	r3, [pc, #176]	@ (8003f34 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003e88:	4a29      	ldr	r2, [pc, #164]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003e8e:	4b28      	ldr	r3, [pc, #160]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003e90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e92:	f003 0301 	and.w	r3, r3, #1
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d114      	bne.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003e9a:	f7fe fb27 	bl	80024ec <HAL_GetTick>
 8003e9e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ea0:	e00a      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ea2:	f7fe fb23 	bl	80024ec <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e035      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0ee      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ecc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ed0:	d10d      	bne.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003ed2:	4b17      	ldr	r3, [pc, #92]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ede:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003ee2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ee6:	4912      	ldr	r1, [pc, #72]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	608b      	str	r3, [r1, #8]
 8003eec:	e005      	b.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8003eee:	4b10      	ldr	r3, [pc, #64]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	4a0f      	ldr	r2, [pc, #60]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ef4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003ef8:	6093      	str	r3, [r2, #8]
 8003efa:	4b0d      	ldr	r3, [pc, #52]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003efc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f06:	490a      	ldr	r1, [pc, #40]	@ (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0310 	and.w	r3, r3, #16
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d004      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8003f1e:	4b06      	ldr	r3, [pc, #24]	@ (8003f38 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8003f20:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3718      	adds	r7, #24
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40007000 	.word	0x40007000
 8003f30:	40023800 	.word	0x40023800
 8003f34:	42470e40 	.word	0x42470e40
 8003f38:	424711e0 	.word	0x424711e0

08003f3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d101      	bne.n	8003f4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e07b      	b.n	8004046 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d108      	bne.n	8003f68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f5e:	d009      	beq.n	8003f74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	61da      	str	r2, [r3, #28]
 8003f66:	e005      	b.n	8003f74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d106      	bne.n	8003f94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f7fe f93a 	bl	8002208 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003faa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	f003 0302 	and.w	r3, r3, #2
 8003fd0:	431a      	orrs	r2, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	69db      	ldr	r3, [r3, #28]
 8003fea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff8:	ea42 0103 	orr.w	r1, r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004000:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	430a      	orrs	r2, r1
 800400a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	0c1b      	lsrs	r3, r3, #16
 8004012:	f003 0104 	and.w	r1, r3, #4
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401a:	f003 0210 	and.w	r2, r3, #16
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	430a      	orrs	r2, r1
 8004024:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	69da      	ldr	r2, [r3, #28]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004034:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3708      	adds	r7, #8
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b082      	sub	sp, #8
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d101      	bne.n	8004060 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e01a      	b.n	8004096 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004076:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f7fe f90d 	bl	8002298 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b088      	sub	sp, #32
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	60f8      	str	r0, [r7, #12]
 80040a6:	60b9      	str	r1, [r7, #8]
 80040a8:	603b      	str	r3, [r7, #0]
 80040aa:	4613      	mov	r3, r2
 80040ac:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040ae:	f7fe fa1d 	bl	80024ec <HAL_GetTick>
 80040b2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80040b4:	88fb      	ldrh	r3, [r7, #6]
 80040b6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d001      	beq.n	80040c8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80040c4:	2302      	movs	r3, #2
 80040c6:	e12a      	b.n	800431e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d002      	beq.n	80040d4 <HAL_SPI_Transmit+0x36>
 80040ce:	88fb      	ldrh	r3, [r7, #6]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d101      	bne.n	80040d8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	e122      	b.n	800431e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d101      	bne.n	80040e6 <HAL_SPI_Transmit+0x48>
 80040e2:	2302      	movs	r3, #2
 80040e4:	e11b      	b.n	800431e <HAL_SPI_Transmit+0x280>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2201      	movs	r2, #1
 80040ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2203      	movs	r2, #3
 80040f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	68ba      	ldr	r2, [r7, #8]
 8004100:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	88fa      	ldrh	r2, [r7, #6]
 8004106:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	88fa      	ldrh	r2, [r7, #6]
 800410c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004134:	d10f      	bne.n	8004156 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004144:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004154:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004160:	2b40      	cmp	r3, #64	@ 0x40
 8004162:	d007      	beq.n	8004174 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004172:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800417c:	d152      	bne.n	8004224 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <HAL_SPI_Transmit+0xee>
 8004186:	8b7b      	ldrh	r3, [r7, #26]
 8004188:	2b01      	cmp	r3, #1
 800418a:	d145      	bne.n	8004218 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004190:	881a      	ldrh	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419c:	1c9a      	adds	r2, r3, #2
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	3b01      	subs	r3, #1
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80041b0:	e032      	b.n	8004218 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d112      	bne.n	80041e6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041c4:	881a      	ldrh	r2, [r3, #0]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d0:	1c9a      	adds	r2, r3, #2
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041da:	b29b      	uxth	r3, r3
 80041dc:	3b01      	subs	r3, #1
 80041de:	b29a      	uxth	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80041e4:	e018      	b.n	8004218 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041e6:	f7fe f981 	bl	80024ec <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d803      	bhi.n	80041fe <HAL_SPI_Transmit+0x160>
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fc:	d102      	bne.n	8004204 <HAL_SPI_Transmit+0x166>
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d109      	bne.n	8004218 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	e082      	b.n	800431e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1c7      	bne.n	80041b2 <HAL_SPI_Transmit+0x114>
 8004222:	e053      	b.n	80042cc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d002      	beq.n	8004232 <HAL_SPI_Transmit+0x194>
 800422c:	8b7b      	ldrh	r3, [r7, #26]
 800422e:	2b01      	cmp	r3, #1
 8004230:	d147      	bne.n	80042c2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	330c      	adds	r3, #12
 800423c:	7812      	ldrb	r2, [r2, #0]
 800423e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800424e:	b29b      	uxth	r3, r3
 8004250:	3b01      	subs	r3, #1
 8004252:	b29a      	uxth	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004258:	e033      	b.n	80042c2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b02      	cmp	r3, #2
 8004266:	d113      	bne.n	8004290 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	330c      	adds	r3, #12
 8004272:	7812      	ldrb	r2, [r2, #0]
 8004274:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	1c5a      	adds	r2, r3, #1
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004284:	b29b      	uxth	r3, r3
 8004286:	3b01      	subs	r3, #1
 8004288:	b29a      	uxth	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800428e:	e018      	b.n	80042c2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004290:	f7fe f92c 	bl	80024ec <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	429a      	cmp	r2, r3
 800429e:	d803      	bhi.n	80042a8 <HAL_SPI_Transmit+0x20a>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a6:	d102      	bne.n	80042ae <HAL_SPI_Transmit+0x210>
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d109      	bne.n	80042c2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e02d      	b.n	800431e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1c6      	bne.n	800425a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042cc:	69fa      	ldr	r2, [r7, #28]
 80042ce:	6839      	ldr	r1, [r7, #0]
 80042d0:	68f8      	ldr	r0, [r7, #12]
 80042d2:	f000 f8bf 	bl	8004454 <SPI_EndRxTxTransaction>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d002      	beq.n	80042e2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2220      	movs	r2, #32
 80042e0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10a      	bne.n	8004300 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042ea:	2300      	movs	r3, #0
 80042ec:	617b      	str	r3, [r7, #20]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	617b      	str	r3, [r7, #20]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	617b      	str	r3, [r7, #20]
 80042fe:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e000      	b.n	800431e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800431c:	2300      	movs	r3, #0
  }
}
 800431e:	4618      	mov	r0, r3
 8004320:	3720      	adds	r7, #32
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}

08004326 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004326:	b480      	push	{r7}
 8004328:	b083      	sub	sp, #12
 800432a:	af00      	add	r7, sp, #0
 800432c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004334:	b2db      	uxtb	r3, r3
}
 8004336:	4618      	mov	r0, r3
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
	...

08004344 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b088      	sub	sp, #32
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	603b      	str	r3, [r7, #0]
 8004350:	4613      	mov	r3, r2
 8004352:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004354:	f7fe f8ca 	bl	80024ec <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435c:	1a9b      	subs	r3, r3, r2
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	4413      	add	r3, r2
 8004362:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004364:	f7fe f8c2 	bl	80024ec <HAL_GetTick>
 8004368:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800436a:	4b39      	ldr	r3, [pc, #228]	@ (8004450 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	015b      	lsls	r3, r3, #5
 8004370:	0d1b      	lsrs	r3, r3, #20
 8004372:	69fa      	ldr	r2, [r7, #28]
 8004374:	fb02 f303 	mul.w	r3, r2, r3
 8004378:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800437a:	e054      	b.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004382:	d050      	beq.n	8004426 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004384:	f7fe f8b2 	bl	80024ec <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	429a      	cmp	r2, r3
 8004392:	d902      	bls.n	800439a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004394:	69fb      	ldr	r3, [r7, #28]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d13d      	bne.n	8004416 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	685a      	ldr	r2, [r3, #4]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043b2:	d111      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043bc:	d004      	beq.n	80043c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043c6:	d107      	bne.n	80043d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043e0:	d10f      	bne.n	8004402 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004400:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e017      	b.n	8004446 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d101      	bne.n	8004420 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	3b01      	subs	r3, #1
 8004424:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	4013      	ands	r3, r2
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	429a      	cmp	r2, r3
 8004434:	bf0c      	ite	eq
 8004436:	2301      	moveq	r3, #1
 8004438:	2300      	movne	r3, #0
 800443a:	b2db      	uxtb	r3, r3
 800443c:	461a      	mov	r2, r3
 800443e:	79fb      	ldrb	r3, [r7, #7]
 8004440:	429a      	cmp	r2, r3
 8004442:	d19b      	bne.n	800437c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3720      	adds	r7, #32
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	20000010 	.word	0x20000010

08004454 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b088      	sub	sp, #32
 8004458:	af02      	add	r7, sp, #8
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	9300      	str	r3, [sp, #0]
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	2201      	movs	r2, #1
 8004468:	2102      	movs	r1, #2
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f7ff ff6a 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d007      	beq.n	8004486 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800447a:	f043 0220 	orr.w	r2, r3, #32
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e032      	b.n	80044ec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004486:	4b1b      	ldr	r3, [pc, #108]	@ (80044f4 <SPI_EndRxTxTransaction+0xa0>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a1b      	ldr	r2, [pc, #108]	@ (80044f8 <SPI_EndRxTxTransaction+0xa4>)
 800448c:	fba2 2303 	umull	r2, r3, r2, r3
 8004490:	0d5b      	lsrs	r3, r3, #21
 8004492:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004496:	fb02 f303 	mul.w	r3, r2, r3
 800449a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044a4:	d112      	bne.n	80044cc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	9300      	str	r3, [sp, #0]
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	2200      	movs	r2, #0
 80044ae:	2180      	movs	r1, #128	@ 0x80
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f7ff ff47 	bl	8004344 <SPI_WaitFlagStateUntilTimeout>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d016      	beq.n	80044ea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c0:	f043 0220 	orr.w	r2, r3, #32
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e00f      	b.n	80044ec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00a      	beq.n	80044e8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	3b01      	subs	r3, #1
 80044d6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044e2:	2b80      	cmp	r3, #128	@ 0x80
 80044e4:	d0f2      	beq.n	80044cc <SPI_EndRxTxTransaction+0x78>
 80044e6:	e000      	b.n	80044ea <SPI_EndRxTxTransaction+0x96>
        break;
 80044e8:	bf00      	nop
  }

  return HAL_OK;
 80044ea:	2300      	movs	r3, #0
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3718      	adds	r7, #24
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	20000010 	.word	0x20000010
 80044f8:	165e9f81 	.word	0x165e9f81

080044fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b082      	sub	sp, #8
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d101      	bne.n	800450e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e041      	b.n	8004592 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d106      	bne.n	8004528 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f7fd fed6 	bl	80022d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2202      	movs	r2, #2
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3304      	adds	r3, #4
 8004538:	4619      	mov	r1, r3
 800453a:	4610      	mov	r0, r2
 800453c:	f000 f950 	bl	80047e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800459a:	b580      	push	{r7, lr}
 800459c:	b084      	sub	sp, #16
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d020      	beq.n	80045fe <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d01b      	beq.n	80045fe <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f06f 0202 	mvn.w	r2, #2
 80045ce:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	f003 0303 	and.w	r3, r3, #3
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d003      	beq.n	80045ec <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f000 f8dc 	bl	80047a2 <HAL_TIM_IC_CaptureCallback>
 80045ea:	e005      	b.n	80045f8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 f8ce 	bl	800478e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f000 f8df 	bl	80047b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	f003 0304 	and.w	r3, r3, #4
 8004604:	2b00      	cmp	r3, #0
 8004606:	d020      	beq.n	800464a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f003 0304 	and.w	r3, r3, #4
 800460e:	2b00      	cmp	r3, #0
 8004610:	d01b      	beq.n	800464a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f06f 0204 	mvn.w	r2, #4
 800461a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800462c:	2b00      	cmp	r3, #0
 800462e:	d003      	beq.n	8004638 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 f8b6 	bl	80047a2 <HAL_TIM_IC_CaptureCallback>
 8004636:	e005      	b.n	8004644 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 f8a8 	bl	800478e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 f8b9 	bl	80047b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	f003 0308 	and.w	r3, r3, #8
 8004650:	2b00      	cmp	r3, #0
 8004652:	d020      	beq.n	8004696 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f003 0308 	and.w	r3, r3, #8
 800465a:	2b00      	cmp	r3, #0
 800465c:	d01b      	beq.n	8004696 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f06f 0208 	mvn.w	r2, #8
 8004666:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2204      	movs	r2, #4
 800466c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	69db      	ldr	r3, [r3, #28]
 8004674:	f003 0303 	and.w	r3, r3, #3
 8004678:	2b00      	cmp	r3, #0
 800467a:	d003      	beq.n	8004684 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f890 	bl	80047a2 <HAL_TIM_IC_CaptureCallback>
 8004682:	e005      	b.n	8004690 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f000 f882 	bl	800478e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f893 	bl	80047b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	f003 0310 	and.w	r3, r3, #16
 800469c:	2b00      	cmp	r3, #0
 800469e:	d020      	beq.n	80046e2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f003 0310 	and.w	r3, r3, #16
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d01b      	beq.n	80046e2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f06f 0210 	mvn.w	r2, #16
 80046b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2208      	movs	r2, #8
 80046b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	69db      	ldr	r3, [r3, #28]
 80046c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d003      	beq.n	80046d0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f000 f86a 	bl	80047a2 <HAL_TIM_IC_CaptureCallback>
 80046ce:	e005      	b.n	80046dc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f85c 	bl	800478e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f86d 	bl	80047b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00c      	beq.n	8004706 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d007      	beq.n	8004706 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f06f 0201 	mvn.w	r2, #1
 80046fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 f83a 	bl	800477a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00c      	beq.n	800472a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004716:	2b00      	cmp	r3, #0
 8004718:	d007      	beq.n	800472a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004722:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f98d 	bl	8004a44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00c      	beq.n	800474e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800473a:	2b00      	cmp	r3, #0
 800473c:	d007      	beq.n	800474e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 f83e 	bl	80047ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	f003 0320 	and.w	r3, r3, #32
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00c      	beq.n	8004772 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f003 0320 	and.w	r3, r3, #32
 800475e:	2b00      	cmp	r3, #0
 8004760:	d007      	beq.n	8004772 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f06f 0220 	mvn.w	r2, #32
 800476a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 f95f 	bl	8004a30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004772:	bf00      	nop
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}

0800477a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800477a:	b480      	push	{r7}
 800477c:	b083      	sub	sp, #12
 800477e:	af00      	add	r7, sp, #0
 8004780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004782:	bf00      	nop
 8004784:	370c      	adds	r7, #12
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr

080047a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047a2:	b480      	push	{r7}
 80047a4:	b083      	sub	sp, #12
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047aa:	bf00      	nop
 80047ac:	370c      	adds	r7, #12
 80047ae:	46bd      	mov	sp, r7
 80047b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b4:	4770      	bx	lr

080047b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047b6:	b480      	push	{r7}
 80047b8:	b083      	sub	sp, #12
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047be:	bf00      	nop
 80047c0:	370c      	adds	r7, #12
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr

080047ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047ca:	b480      	push	{r7}
 80047cc:	b083      	sub	sp, #12
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047d2:	bf00      	nop
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
	...

080047e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b085      	sub	sp, #20
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a46      	ldr	r2, [pc, #280]	@ (800490c <TIM_Base_SetConfig+0x12c>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d013      	beq.n	8004820 <TIM_Base_SetConfig+0x40>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047fe:	d00f      	beq.n	8004820 <TIM_Base_SetConfig+0x40>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a43      	ldr	r2, [pc, #268]	@ (8004910 <TIM_Base_SetConfig+0x130>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d00b      	beq.n	8004820 <TIM_Base_SetConfig+0x40>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a42      	ldr	r2, [pc, #264]	@ (8004914 <TIM_Base_SetConfig+0x134>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d007      	beq.n	8004820 <TIM_Base_SetConfig+0x40>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a41      	ldr	r2, [pc, #260]	@ (8004918 <TIM_Base_SetConfig+0x138>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d003      	beq.n	8004820 <TIM_Base_SetConfig+0x40>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4a40      	ldr	r2, [pc, #256]	@ (800491c <TIM_Base_SetConfig+0x13c>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d108      	bne.n	8004832 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004826:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	4313      	orrs	r3, r2
 8004830:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a35      	ldr	r2, [pc, #212]	@ (800490c <TIM_Base_SetConfig+0x12c>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d02b      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004840:	d027      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a32      	ldr	r2, [pc, #200]	@ (8004910 <TIM_Base_SetConfig+0x130>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d023      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a31      	ldr	r2, [pc, #196]	@ (8004914 <TIM_Base_SetConfig+0x134>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d01f      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a30      	ldr	r2, [pc, #192]	@ (8004918 <TIM_Base_SetConfig+0x138>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d01b      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a2f      	ldr	r2, [pc, #188]	@ (800491c <TIM_Base_SetConfig+0x13c>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d017      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a2e      	ldr	r2, [pc, #184]	@ (8004920 <TIM_Base_SetConfig+0x140>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d013      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a2d      	ldr	r2, [pc, #180]	@ (8004924 <TIM_Base_SetConfig+0x144>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d00f      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a2c      	ldr	r2, [pc, #176]	@ (8004928 <TIM_Base_SetConfig+0x148>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d00b      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a2b      	ldr	r2, [pc, #172]	@ (800492c <TIM_Base_SetConfig+0x14c>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d007      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a2a      	ldr	r2, [pc, #168]	@ (8004930 <TIM_Base_SetConfig+0x150>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d003      	beq.n	8004892 <TIM_Base_SetConfig+0xb2>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a29      	ldr	r2, [pc, #164]	@ (8004934 <TIM_Base_SetConfig+0x154>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d108      	bne.n	80048a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004898:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	68fa      	ldr	r2, [r7, #12]
 80048b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	689a      	ldr	r2, [r3, #8]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a10      	ldr	r2, [pc, #64]	@ (800490c <TIM_Base_SetConfig+0x12c>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d003      	beq.n	80048d8 <TIM_Base_SetConfig+0xf8>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	4a12      	ldr	r2, [pc, #72]	@ (800491c <TIM_Base_SetConfig+0x13c>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d103      	bne.n	80048e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	691b      	ldr	r3, [r3, #16]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d105      	bne.n	80048fe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	f023 0201 	bic.w	r2, r3, #1
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	611a      	str	r2, [r3, #16]
  }
}
 80048fe:	bf00      	nop
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	40010000 	.word	0x40010000
 8004910:	40000400 	.word	0x40000400
 8004914:	40000800 	.word	0x40000800
 8004918:	40000c00 	.word	0x40000c00
 800491c:	40010400 	.word	0x40010400
 8004920:	40014000 	.word	0x40014000
 8004924:	40014400 	.word	0x40014400
 8004928:	40014800 	.word	0x40014800
 800492c:	40001800 	.word	0x40001800
 8004930:	40001c00 	.word	0x40001c00
 8004934:	40002000 	.word	0x40002000

08004938 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004938:	b480      	push	{r7}
 800493a:	b085      	sub	sp, #20
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004948:	2b01      	cmp	r3, #1
 800494a:	d101      	bne.n	8004950 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800494c:	2302      	movs	r3, #2
 800494e:	e05a      	b.n	8004a06 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2202      	movs	r2, #2
 800495c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004976:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	4313      	orrs	r3, r2
 8004980:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68fa      	ldr	r2, [r7, #12]
 8004988:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a21      	ldr	r2, [pc, #132]	@ (8004a14 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d022      	beq.n	80049da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800499c:	d01d      	beq.n	80049da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004a18 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d018      	beq.n	80049da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a1b      	ldr	r2, [pc, #108]	@ (8004a1c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d013      	beq.n	80049da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a1a      	ldr	r2, [pc, #104]	@ (8004a20 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d00e      	beq.n	80049da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a18      	ldr	r2, [pc, #96]	@ (8004a24 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d009      	beq.n	80049da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a17      	ldr	r2, [pc, #92]	@ (8004a28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d004      	beq.n	80049da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a15      	ldr	r2, [pc, #84]	@ (8004a2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d10c      	bne.n	80049f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	68ba      	ldr	r2, [r7, #8]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68ba      	ldr	r2, [r7, #8]
 80049f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3714      	adds	r7, #20
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	40010000 	.word	0x40010000
 8004a18:	40000400 	.word	0x40000400
 8004a1c:	40000800 	.word	0x40000800
 8004a20:	40000c00 	.word	0x40000c00
 8004a24:	40010400 	.word	0x40010400
 8004a28:	40014000 	.word	0x40014000
 8004a2c:	40001800 	.word	0x40001800

08004a30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <memset>:
 8004a58:	4402      	add	r2, r0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d100      	bne.n	8004a62 <memset+0xa>
 8004a60:	4770      	bx	lr
 8004a62:	f803 1b01 	strb.w	r1, [r3], #1
 8004a66:	e7f9      	b.n	8004a5c <memset+0x4>

08004a68 <__libc_init_array>:
 8004a68:	b570      	push	{r4, r5, r6, lr}
 8004a6a:	4d0d      	ldr	r5, [pc, #52]	@ (8004aa0 <__libc_init_array+0x38>)
 8004a6c:	4c0d      	ldr	r4, [pc, #52]	@ (8004aa4 <__libc_init_array+0x3c>)
 8004a6e:	1b64      	subs	r4, r4, r5
 8004a70:	10a4      	asrs	r4, r4, #2
 8004a72:	2600      	movs	r6, #0
 8004a74:	42a6      	cmp	r6, r4
 8004a76:	d109      	bne.n	8004a8c <__libc_init_array+0x24>
 8004a78:	4d0b      	ldr	r5, [pc, #44]	@ (8004aa8 <__libc_init_array+0x40>)
 8004a7a:	4c0c      	ldr	r4, [pc, #48]	@ (8004aac <__libc_init_array+0x44>)
 8004a7c:	f000 f826 	bl	8004acc <_init>
 8004a80:	1b64      	subs	r4, r4, r5
 8004a82:	10a4      	asrs	r4, r4, #2
 8004a84:	2600      	movs	r6, #0
 8004a86:	42a6      	cmp	r6, r4
 8004a88:	d105      	bne.n	8004a96 <__libc_init_array+0x2e>
 8004a8a:	bd70      	pop	{r4, r5, r6, pc}
 8004a8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a90:	4798      	blx	r3
 8004a92:	3601      	adds	r6, #1
 8004a94:	e7ee      	b.n	8004a74 <__libc_init_array+0xc>
 8004a96:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a9a:	4798      	blx	r3
 8004a9c:	3601      	adds	r6, #1
 8004a9e:	e7f2      	b.n	8004a86 <__libc_init_array+0x1e>
 8004aa0:	08005d48 	.word	0x08005d48
 8004aa4:	08005d48 	.word	0x08005d48
 8004aa8:	08005d48 	.word	0x08005d48
 8004aac:	08005d4c 	.word	0x08005d4c

08004ab0 <memcpy>:
 8004ab0:	440a      	add	r2, r1
 8004ab2:	4291      	cmp	r1, r2
 8004ab4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ab8:	d100      	bne.n	8004abc <memcpy+0xc>
 8004aba:	4770      	bx	lr
 8004abc:	b510      	push	{r4, lr}
 8004abe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ac2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ac6:	4291      	cmp	r1, r2
 8004ac8:	d1f9      	bne.n	8004abe <memcpy+0xe>
 8004aca:	bd10      	pop	{r4, pc}

08004acc <_init>:
 8004acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ace:	bf00      	nop
 8004ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ad2:	bc08      	pop	{r3}
 8004ad4:	469e      	mov	lr, r3
 8004ad6:	4770      	bx	lr

08004ad8 <_fini>:
 8004ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ada:	bf00      	nop
 8004adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ade:	bc08      	pop	{r3}
 8004ae0:	469e      	mov	lr, r3
 8004ae2:	4770      	bx	lr
