

*** CYCLE 0
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	add x0 x0 x0
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	addi x1 x0 #3
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	addi x3 x0 #4
IQ:
		0  addi x1 x0 #3  READY (0)  READY (3)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  addi x1 x0 #3  NOT COMPLETED



*** CYCLE 3
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	addi x4 x0 #8
IQ:
		1  addi x3 x0 #4  READY (0)  READY (4)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 0
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  addi x1 x0 #3  NOT COMPLETED
		1  addi x3 x0 #4  NOT COMPLETED



*** CYCLE 4
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	addi x5 x0 #12
IQ:
		2  addi x4 x0 #8  READY (0)  READY (8)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 1
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 0, result = 0x00000003
floating writeback ports:
branch PC update:
ROB:
		0  addi x1 x0 #3  NOT COMPLETED
		1  addi x3 x0 #4  NOT COMPLETED
		2  addi x4 x0 #8  NOT COMPLETED



*** CYCLE 5
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	beq x1 x0 #124
IQ:
		3  addi x5 x0 #12  READY (0)  READY (12)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 2
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 1, result = 0x00000004
floating writeback ports:
branch PC update:
ROB:
		0  addi x1 x0 #3  COMPLETED
		1  addi x3 x0 #4  NOT COMPLETED
		2  addi x4 x0 #8  NOT COMPLETED
		3  addi x5 x0 #12  NOT COMPLETED



*** CYCLE 6
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
		4  beq x1 x0 #124  READY (3)  READY (0)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 3
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 2, result = 0x00000008
floating writeback ports:
branch PC update:
ROB:
		1  addi x3 x0 #4  COMPLETED
		2  addi x4 x0 #8  NOT COMPLETED
		3  addi x5 x0 #12  NOT COMPLETED
		4  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 7
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000004
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 4
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 3, result = 0x0000000C
floating writeback ports:
branch PC update:
ROB:
		2  addi x4 x0 #8  COMPLETED
		3  addi x5 x0 #12  NOT COMPLETED
		4  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 8
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 4, outcome = 0, target = 0x0000008C
ROB:
		3  addi x5 x0 #12  COMPLETED
		4  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 9
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	flw f0 (144)x2
IQ:
		5  addi x1 x1 #-1  READY (3)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		4  beq x1 x0 #124  COMPLETED
		5  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 10
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	flw f8 (192)x2
IQ:
		6  flw f0 (144)x2  READY (0)  READY (144)  NOT ISSUED
CQ:
		6  flw f0 (144)x2  TAG=70  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 5
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		5  addi x1 x1 #-1  NOT COMPLETED
		6  flw f0 (144)x2  NOT COMPLETED



*** CYCLE 11
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	flw f16 (240)x2
IQ:
		7  flw f8 (192)x2  READY (0)  READY (192)  NOT ISSUED
CQ:
		6  flw f0 (144)x2  TAG=70  READY   NOT ISSUED
		7  flw f8 (192)x2  TAG=71  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 70
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 5, result = 0x00000002
floating writeback ports:
branch PC update:
ROB:
		5  addi x1 x1 #-1  NOT COMPLETED
		6  flw f0 (144)x2  NOT COMPLETED
		7  flw f8 (192)x2  NOT COMPLETED



*** CYCLE 12
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000003	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	flw f2 (144)x3
IQ:
		8  flw f16 (240)x2  READY (0)  READY (240)  NOT ISSUED
CQ:
		6  flw f0 (144)x2  TAG=70  READY   NOT ISSUED
		7  flw f8 (192)x2  TAG=71  READY   NOT ISSUED
		8  flw f16 (240)x2  TAG=72  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 71
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 70, result = 0x00000090
floating writeback ports:
branch PC update:
ROB:
		5  addi x1 x1 #-1  COMPLETED
		6  flw f0 (144)x2  NOT COMPLETED
		7  flw f8 (192)x2  NOT COMPLETED
		8  flw f16 (240)x2  NOT COMPLETED



*** CYCLE 13
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	flw f10 (192)x3
IQ:
		9  flw f2 (144)x3  READY (4)  READY (144)  NOT ISSUED
CQ:
		7  flw f8 (192)x2  TAG=71  READY   NOT ISSUED
		8  flw f16 (240)x2  TAG=72  READY   NOT ISSUED
		9  flw f2 (144)x3  TAG=73  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 6
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 71, result = 0x000000C0
floating writeback ports:
branch PC update:
ROB:
		6  flw f0 (144)x2  NOT COMPLETED
		7  flw f8 (192)x2  NOT COMPLETED
		8  flw f16 (240)x2  NOT COMPLETED
		9  flw f2 (144)x3  NOT COMPLETED



*** CYCLE 14
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	flw f18 (240)x3
IQ:
		10  flw f10 (192)x3  READY (4)  READY (192)  NOT ISSUED
CQ:
		8  flw f16 (240)x2  TAG=72  READY   NOT ISSUED
		9  flw f2 (144)x3  TAG=73  READY   NOT ISSUED
		10  flw f10 (192)x3  TAG=74  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 73
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 7
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000F0
floating writeback ports:
		TAG = 6, result = 0x3C23D70A
branch PC update:
ROB:
		6  flw f0 (144)x2  NOT COMPLETED
		7  flw f8 (192)x2  NOT COMPLETED
		8  flw f16 (240)x2  NOT COMPLETED
		9  flw f2 (144)x3  NOT COMPLETED
		10  flw f10 (192)x3  NOT COMPLETED



*** CYCLE 15
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	flw f4 (144)x4
IQ:
		11  flw f18 (240)x3  READY (4)  READY (240)  NOT ISSUED
CQ:
		9  flw f2 (144)x3  TAG=73  READY   NOT ISSUED
		10  flw f10 (192)x3  TAG=74  READY   NOT ISSUED
		11  flw f18 (240)x3  TAG=75  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 74
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 8
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 73, result = 0x00000094
floating writeback ports:
		TAG = 7, result = 0x3F800000
branch PC update:
ROB:
		6  flw f0 (144)x2  COMPLETED
		7  flw f8 (192)x2  NOT COMPLETED
		8  flw f16 (240)x2  NOT COMPLETED
		9  flw f2 (144)x3  NOT COMPLETED
		10  flw f10 (192)x3  NOT COMPLETED
		11  flw f18 (240)x3  NOT COMPLETED



*** CYCLE 16
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	flw f12 (192)x4
IQ:
		12  flw f4 (144)x4  READY (8)  READY (144)  NOT ISSUED
CQ:
		10  flw f10 (192)x3  TAG=74  READY   NOT ISSUED
		11  flw f18 (240)x3  TAG=75  READY   NOT ISSUED
		12  flw f4 (144)x4  TAG=76  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 75
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 9
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 74, result = 0x000000C4
floating writeback ports:
		TAG = 8, result = 0x42C80000
branch PC update:
ROB:
		7  flw f8 (192)x2  COMPLETED
		8  flw f16 (240)x2  NOT COMPLETED
		9  flw f2 (144)x3  NOT COMPLETED
		10  flw f10 (192)x3  NOT COMPLETED
		11  flw f18 (240)x3  NOT COMPLETED
		12  flw f4 (144)x4  NOT COMPLETED



*** CYCLE 17
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	flw f20 (240)x4
IQ:
		13  flw f12 (192)x4  READY (8)  READY (192)  NOT ISSUED
CQ:
		11  flw f18 (240)x3  TAG=75  READY   NOT ISSUED
		12  flw f4 (144)x4  TAG=76  READY   NOT ISSUED
		13  flw f12 (192)x4  TAG=77  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 76
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 10
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 75, result = 0x000000F4
floating writeback ports:
		TAG = 9, result = 0x3CA3D70A
branch PC update:
ROB:
		8  flw f16 (240)x2  COMPLETED
		9  flw f2 (144)x3  NOT COMPLETED
		10  flw f10 (192)x3  NOT COMPLETED
		11  flw f18 (240)x3  NOT COMPLETED
		12  flw f4 (144)x4  NOT COMPLETED
		13  flw f12 (192)x4  NOT COMPLETED



*** CYCLE 18
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	flw f6 (144)x5
IQ:
		14  flw f20 (240)x4  READY (8)  READY (240)  NOT ISSUED
CQ:
		12  flw f4 (144)x4  TAG=76  READY   NOT ISSUED
		13  flw f12 (192)x4  TAG=77  READY   NOT ISSUED
		14  flw f20 (240)x4  TAG=78  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 77
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 11
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 76, result = 0x00000098
floating writeback ports:
		TAG = 10, result = 0x40000000
branch PC update:
ROB:
		9  flw f2 (144)x3  COMPLETED
		10  flw f10 (192)x3  NOT COMPLETED
		11  flw f18 (240)x3  NOT COMPLETED
		12  flw f4 (144)x4  NOT COMPLETED
		13  flw f12 (192)x4  NOT COMPLETED
		14  flw f20 (240)x4  NOT COMPLETED



*** CYCLE 19
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	flw f14 (192)x5
IQ:
		15  flw f6 (144)x5  READY (12)  READY (144)  NOT ISSUED
CQ:
		13  flw f12 (192)x4  TAG=77  READY   NOT ISSUED
		14  flw f20 (240)x4  TAG=78  READY   NOT ISSUED
		15  flw f6 (144)x5  TAG=79  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 78
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 12
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 77, result = 0x000000C8
floating writeback ports:
		TAG = 11, result = 0x42CA0000
branch PC update:
ROB:
		10  flw f10 (192)x3  COMPLETED
		11  flw f18 (240)x3  NOT COMPLETED
		12  flw f4 (144)x4  NOT COMPLETED
		13  flw f12 (192)x4  NOT COMPLETED
		14  flw f20 (240)x4  NOT COMPLETED
		15  flw f6 (144)x5  NOT COMPLETED



*** CYCLE 20
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	flw f22 (240)x5
IQ:
		16  flw f14 (192)x5  READY (12)  READY (192)  NOT ISSUED
CQ:
		14  flw f20 (240)x4  TAG=78  READY   NOT ISSUED
		15  flw f6 (144)x5  TAG=79  READY   NOT ISSUED
		16  flw f14 (192)x5  TAG=80  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 79
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 13
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 78, result = 0x000000F8
floating writeback ports:
		TAG = 12, result = 0x3CF5C28F
branch PC update:
ROB:
		11  flw f18 (240)x3  COMPLETED
		12  flw f4 (144)x4  NOT COMPLETED
		13  flw f12 (192)x4  NOT COMPLETED
		14  flw f20 (240)x4  NOT COMPLETED
		15  flw f6 (144)x5  NOT COMPLETED
		16  flw f14 (192)x5  NOT COMPLETED



*** CYCLE 21
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		17  flw f22 (240)x5  READY (12)  READY (240)  NOT ISSUED
CQ:
		15  flw f6 (144)x5  TAG=79  READY   NOT ISSUED
		16  flw f14 (192)x5  TAG=80  READY   NOT ISSUED
		17  flw f22 (240)x5  TAG=81  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 80
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 14
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 79, result = 0x0000009C
floating writeback ports:
		TAG = 13, result = 0x40400000
branch PC update:
ROB:
		12  flw f4 (144)x4  COMPLETED
		13  flw f12 (192)x4  NOT COMPLETED
		14  flw f20 (240)x4  NOT COMPLETED
		15  flw f6 (144)x5  NOT COMPLETED
		16  flw f14 (192)x5  NOT COMPLETED
		17  flw f22 (240)x5  NOT COMPLETED



*** CYCLE 22
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0.03      	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	fmult.s f2 f2 f10
IQ:
		18  fmult.s f0 f0 f8  READY (1008981770)  READY (1065353216)  NOT ISSUED
CQ:
		16  flw f14 (192)x5  TAG=80  READY   NOT ISSUED
		17  flw f22 (240)x5  TAG=81  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 81
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 15
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 80, result = 0x000000CC
floating writeback ports:
		TAG = 14, result = 0x42CC0000
branch PC update:
ROB:
		13  flw f12 (192)x4  COMPLETED
		14  flw f20 (240)x4  NOT COMPLETED
		15  flw f6 (144)x5  NOT COMPLETED
		16  flw f14 (192)x5  NOT COMPLETED
		17  flw f22 (240)x5  NOT COMPLETED
		18  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 23
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0.03      	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	fmult.s f4 f4 f12
IQ:
		19  fmult.s f2 f2 f10  READY (1017370378)  READY (1073741824)  NOT ISSUED
CQ:
		17  flw f22 (240)x5  TAG=81  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 16
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 18
DIV fu:
integer writeback ports:
		TAG = 81, result = 0x000000FC
floating writeback ports:
		TAG = 15, result = 0x3D23D70A
branch PC update:
ROB:
		14  flw f20 (240)x4  COMPLETED
		15  flw f6 (144)x5  NOT COMPLETED
		16  flw f14 (192)x5  NOT COMPLETED
		17  flw f22 (240)x5  NOT COMPLETED
		18  fmult.s f0 f0 f8  NOT COMPLETED
		19  fmult.s f2 f2 f10  NOT COMPLETED



*** CYCLE 24
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0.03      	F5=0         	F6=0         	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	fmult.s f6 f6 f14
IQ:
		20  fmult.s f4 f4 f12  READY (1022739087)  READY (1077936128)  NOT ISSUED
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 17
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 18
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 19
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 16, result = 0x40800000
branch PC update:
ROB:
		15  flw f6 (144)x5  COMPLETED
		16  flw f14 (192)x5  NOT COMPLETED
		17  flw f22 (240)x5  NOT COMPLETED
		18  fmult.s f0 f0 f8  NOT COMPLETED
		19  fmult.s f2 f2 f10  NOT COMPLETED
		20  fmult.s f4 f4 f12  NOT COMPLETED



*** CYCLE 25
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0.03      	F5=0         	F6=0.04      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=0         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		21  fmult.s f6 f6 f14  READY (1025758986)  READY (1082130432)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 18
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 19
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 20
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 17, result = 0x42CE0000
branch PC update:
ROB:
		16  flw f14 (192)x5  COMPLETED
		17  flw f22 (240)x5  NOT COMPLETED
		18  fmult.s f0 f0 f8  NOT COMPLETED
		19  fmult.s f2 f2 f10  NOT COMPLETED
		20  fmult.s f4 f4 f12  NOT COMPLETED
		21  fmult.s f6 f6 f14  NOT COMPLETED



*** CYCLE 26
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0.03      	F5=0         	F6=0.04      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	fadd.s f2 f2 f18
IQ:
		22  fadd.s f0 f0 f16  TAG=18  READY (1120403456)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 18
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 19
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 20
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 21
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		17  flw f22 (240)x5  COMPLETED
		18  fmult.s f0 f0 f8  NOT COMPLETED
		19  fmult.s f2 f2 f10  NOT COMPLETED
		20  fmult.s f4 f4 f12  NOT COMPLETED
		21  fmult.s f6 f6 f14  NOT COMPLETED
		22  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 27
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0.03      	F5=0         	F6=0.04      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	fadd.s f4 f4 f20
IQ:
		22  fadd.s f0 f0 f16  TAG=18  READY (1120403456)  NOT ISSUED
		23  fadd.s f2 f2 f18  TAG=19  READY (1120534528)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 19
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 20
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 21
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 18, result = 0x3C23D70A
branch PC update:
ROB:
		18  fmult.s f0 f0 f8  NOT COMPLETED
		19  fmult.s f2 f2 f10  NOT COMPLETED
		20  fmult.s f4 f4 f12  NOT COMPLETED
		21  fmult.s f6 f6 f14  NOT COMPLETED
		22  fadd.s f0 f0 f16  NOT COMPLETED
		23  fadd.s f2 f2 f18  NOT COMPLETED



*** CYCLE 28
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0.03      	F5=0         	F6=0.04      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000068
ifid:
	instr	fadd.s f6 f6 f22
IQ:
		23  fadd.s f2 f2 f18  TAG=19  READY (1120534528)  NOT ISSUED
		24  fadd.s f4 f4 f20  TAG=20  READY (1120665600)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 22
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 20
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 21
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 19, result = 0x3D23D70A
branch PC update:
ROB:
		18  fmult.s f0 f0 f8  COMPLETED
		19  fmult.s f2 f2 f10  NOT COMPLETED
		20  fmult.s f4 f4 f12  NOT COMPLETED
		21  fmult.s f6 f6 f14  NOT COMPLETED
		22  fadd.s f0 f0 f16  NOT COMPLETED
		23  fadd.s f2 f2 f18  NOT COMPLETED
		24  fadd.s f4 f4 f20  NOT COMPLETED



*** CYCLE 29
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.02      	F3=0         
	F4=0.03      	F5=0         	F6=0.04      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000006C
ifid:
	instr	fsw f0 (288)x2
IQ:
		24  fadd.s f4 f4 f20  TAG=20  READY (1120665600)  NOT ISSUED
		25  fadd.s f6 f6 f22  TAG=21  READY (1120796672)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 22
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 23
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 21
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 20, result = 0x3DB851EB
branch PC update:
ROB:
		19  fmult.s f2 f2 f10  COMPLETED
		20  fmult.s f4 f4 f12  NOT COMPLETED
		21  fmult.s f6 f6 f14  NOT COMPLETED
		22  fadd.s f0 f0 f16  NOT COMPLETED
		23  fadd.s f2 f2 f18  NOT COMPLETED
		24  fadd.s f4 f4 f20  NOT COMPLETED
		25  fadd.s f6 f6 f22  NOT COMPLETED



*** CYCLE 30
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.04      	F3=0         
	F4=0.03      	F5=0         	F6=0.04      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000070
ifid:
	instr	fsw f2 (288)x3
IQ:
		25  fadd.s f6 f6 f22  TAG=21  READY (1120796672)  NOT ISSUED
		26  fsw f0 (288)x2  READY (0)  READY (288)  NOT ISSUED
CQ:
		26  fsw f0 (288)x2  TAG=90  TAG=22  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 22
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 23
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 24
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 21, result = 0x3E23D70A
branch PC update:
ROB:
		20  fmult.s f4 f4 f12  COMPLETED
		21  fmult.s f6 f6 f14  NOT COMPLETED
		22  fadd.s f0 f0 f16  NOT COMPLETED
		23  fadd.s f2 f2 f18  NOT COMPLETED
		24  fadd.s f4 f4 f20  NOT COMPLETED
		25  fadd.s f6 f6 f22  NOT COMPLETED
		26  fsw f0 (288)x2  NOT COMPLETED



*** CYCLE 31
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.04      	F3=0         
	F4=0.09      	F5=0         	F6=0.04      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000074
ifid:
	instr	fsw f4 (288)x4
IQ:
		26  fsw f0 (288)x2  READY (0)  READY (288)  NOT ISSUED
		27  fsw f2 (288)x3  READY (4)  READY (288)  NOT ISSUED
CQ:
		26  fsw f0 (288)x2  TAG=90  TAG=22  NOT ISSUED
		27  fsw f2 (288)x3  TAG=91  TAG=23  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 23
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 24
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 25
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 22, result = 0x42C8051F
branch PC update:
ROB:
		21  fmult.s f6 f6 f14  COMPLETED
		22  fadd.s f0 f0 f16  NOT COMPLETED
		23  fadd.s f2 f2 f18  NOT COMPLETED
		24  fadd.s f4 f4 f20  NOT COMPLETED
		25  fadd.s f6 f6 f22  NOT COMPLETED
		26  fsw f0 (288)x2  NOT COMPLETED
		27  fsw f2 (288)x3  NOT COMPLETED



*** CYCLE 32
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.01      	F1=0         	F2=0.04      	F3=0         
	F4=0.09      	F5=0         	F6=0.16      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000078
ifid:
	instr	fsw f6 (288)x5
IQ:
		27  fsw f2 (288)x3  READY (4)  READY (288)  NOT ISSUED
		28  fsw f4 (288)x4  READY (8)  READY (288)  NOT ISSUED
CQ:
		26  fsw f0 (288)x2  TAG=90  READY   NOT ISSUED
		27  fsw f2 (288)x3  TAG=91  TAG=23  NOT ISSUED
		28  fsw f4 (288)x4  TAG=92  TAG=24  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 90
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 24
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 25
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 23, result = 0x42CA147B
branch PC update:
ROB:
		22  fadd.s f0 f0 f16  COMPLETED
		23  fadd.s f2 f2 f18  NOT COMPLETED
		24  fadd.s f4 f4 f20  NOT COMPLETED
		25  fadd.s f6 f6 f22  NOT COMPLETED
		26  fsw f0 (288)x2  NOT COMPLETED
		27  fsw f2 (288)x3  NOT COMPLETED
		28  fsw f4 (288)x4  NOT COMPLETED



*** CYCLE 33
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=0.04      	F3=0         
	F4=0.09      	F5=0         	F6=0.16      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000007C
ifid:
	instr	addi x2 x2 #16
IQ:
		28  fsw f4 (288)x4  READY (8)  READY (288)  NOT ISSUED
		29  fsw f6 (288)x5  READY (12)  READY (288)  NOT ISSUED
CQ:
		26  fsw f0 (288)x2  TAG=90  READY   NOT ISSUED
		27  fsw f2 (288)x3  TAG=91  READY   NOT ISSUED
		28  fsw f4 (288)x4  TAG=92  TAG=24  NOT ISSUED
		29  fsw f6 (288)x5  TAG=93  TAG=25  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 91
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 25
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 90, result = 0x00000120
floating writeback ports:
		TAG = 24, result = 0x42CC2E14
branch PC update:
ROB:
		23  fadd.s f2 f2 f18  COMPLETED
		24  fadd.s f4 f4 f20  NOT COMPLETED
		25  fadd.s f6 f6 f22  NOT COMPLETED
		26  fsw f0 (288)x2  NOT COMPLETED
		27  fsw f2 (288)x3  NOT COMPLETED
		28  fsw f4 (288)x4  NOT COMPLETED
		29  fsw f6 (288)x5  NOT COMPLETED



*** CYCLE 34
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=0.09      	F5=0         	F6=0.16      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000080
ifid:
	instr	addi x3 x3 #16
IQ:
		29  fsw f6 (288)x5  READY (12)  READY (288)  NOT ISSUED
		30  addi x2 x2 #16  READY (0)  READY (16)  NOT ISSUED
CQ:
		27  fsw f2 (288)x3  TAG=91  READY   NOT ISSUED
		28  fsw f4 (288)x4  TAG=92  READY   NOT ISSUED
		29  fsw f6 (288)x5  TAG=93  TAG=25  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 92
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 91, result = 0x00000124
floating writeback ports:
		TAG = 25, result = 0x42CE51EC
branch PC update:
ROB:
		24  fadd.s f4 f4 f20  COMPLETED
		25  fadd.s f6 f6 f22  NOT COMPLETED
		26  fsw f0 (288)x2  COMPLETED
		27  fsw f2 (288)x3  NOT COMPLETED
		28  fsw f4 (288)x4  NOT COMPLETED
		29  fsw f6 (288)x5  NOT COMPLETED
		30  addi x2 x2 #16  NOT COMPLETED



*** CYCLE 35
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=0.16      	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000084
ifid:
	instr	addi x4 x4 #16
IQ:
		30  addi x2 x2 #16  READY (0)  READY (16)  NOT ISSUED
		31  addi x3 x3 #16  READY (4)  READY (16)  NOT ISSUED
CQ:
		28  fsw f4 (288)x4  TAG=92  READY   NOT ISSUED
		29  fsw f6 (288)x5  TAG=93  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 93
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 92, result = 0x00000128
floating writeback ports:
branch PC update:
ROB:
		25  fadd.s f6 f6 f22  COMPLETED
		26  fsw f0 (288)x2  COMPLETED
		27  fsw f2 (288)x3  COMPLETED
		28  fsw f4 (288)x4  NOT COMPLETED
		29  fsw f6 (288)x5  NOT COMPLETED
		30  addi x2 x2 #16  NOT COMPLETED
		31  addi x3 x3 #16  NOT COMPLETED



*** CYCLE 36
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000088
ifid:
	instr	addi x5 x5 #16
IQ:
		31  addi x3 x3 #16  READY (4)  READY (16)  NOT ISSUED
		32  addi x4 x4 #16  READY (8)  READY (16)  NOT ISSUED
CQ:
		29  fsw f6 (288)x5  TAG=93  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 30
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 93, result = 0x0000012C
floating writeback ports:
branch PC update:
ROB:
		26  fsw f0 (288)x2  COMPLETED
		27  fsw f2 (288)x3  COMPLETED
		28  fsw f4 (288)x4  COMPLETED
		29  fsw f6 (288)x5  NOT COMPLETED
		30  addi x2 x2 #16  NOT COMPLETED
		31  addi x3 x3 #16  NOT COMPLETED
		32  addi x4 x4 #16  NOT COMPLETED



*** CYCLE 37
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000008C
ifid:
	instr	jal x0 #-120
IQ:
		32  addi x4 x4 #16  READY (8)  READY (16)  NOT ISSUED
		33  addi x5 x5 #16  READY (12)  READY (16)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 31
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 26
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 30, result = 0x00000010
floating writeback ports:
branch PC update:
ROB:
		27  fsw f2 (288)x3  COMPLETED
		28  fsw f4 (288)x4  COMPLETED
		29  fsw f6 (288)x5  COMPLETED
		30  addi x2 x2 #16  NOT COMPLETED
		31  addi x3 x3 #16  NOT COMPLETED
		32  addi x4 x4 #16  NOT COMPLETED
		33  addi x5 x5 #16  NOT COMPLETED



*** CYCLE 38
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
		33  addi x5 x5 #16  READY (12)  READY (16)  NOT ISSUED
		34  jal x0 #-120  READY (0)  READY (8)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 32
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 31, result = 0x00000014
floating writeback ports:
branch PC update:
ROB:
		27  fsw f2 (288)x3  COMPLETED
		28  fsw f4 (288)x4  COMPLETED
		29  fsw f6 (288)x5  COMPLETED
		30  addi x2 x2 #16  COMPLETED
		31  addi x3 x3 #16  NOT COMPLETED
		32  addi x4 x4 #16  NOT COMPLETED
		33  addi x5 x5 #16  NOT COMPLETED
		34  jal x0 #-120  NOT COMPLETED



*** CYCLE 39
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
		34  jal x0 #-120  READY (0)  READY (8)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 33
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 27
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 32, result = 0x00000018
floating writeback ports:
branch PC update:
ROB:
		28  fsw f4 (288)x4  COMPLETED
		29  fsw f6 (288)x5  COMPLETED
		30  addi x2 x2 #16  COMPLETED
		31  addi x3 x3 #16  COMPLETED
		32  addi x4 x4 #16  NOT COMPLETED
		33  addi x5 x5 #16  NOT COMPLETED
		34  jal x0 #-120  NOT COMPLETED



*** CYCLE 40
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 00 00 00 00 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 34
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 33, result = 0x0000001C
floating writeback ports:
branch PC update:
ROB:
		28  fsw f4 (288)x4  COMPLETED
		29  fsw f6 (288)x5  COMPLETED
		30  addi x2 x2 #16  COMPLETED
		31  addi x3 x3 #16  COMPLETED
		32  addi x4 x4 #16  COMPLETED
		33  addi x5 x5 #16  NOT COMPLETED
		34  jal x0 #-120  NOT COMPLETED



*** CYCLE 41
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 28
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 34, result = 0x00000088
floating writeback ports:
branch PC update:
		TAG = 34, outcome = 136, target = 0x00000010
ROB:
		29  fsw f6 (288)x5  COMPLETED
		30  addi x2 x2 #16  COMPLETED
		31  addi x3 x3 #16  COMPLETED
		32  addi x4 x4 #16  COMPLETED
		33  addi x5 x5 #16  COMPLETED
		34  jal x0 #-120  NOT COMPLETED



*** CYCLE 42
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 00 00 00 00
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	beq x1 x0 #124
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		29  fsw f6 (288)x5  COMPLETED
		30  addi x2 x2 #16  COMPLETED
		31  addi x3 x3 #16  COMPLETED
		32  addi x4 x4 #16  COMPLETED
		33  addi x5 x5 #16  COMPLETED
		34  jal x0 #-120  COMPLETED



*** CYCLE 43
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000000	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
		35  beq x1 x0 #124  READY (2)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 29
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		30  addi x2 x2 #16  COMPLETED
		31  addi x3 x3 #16  COMPLETED
		32  addi x4 x4 #16  COMPLETED
		33  addi x5 x5 #16  COMPLETED
		34  jal x0 #-120  COMPLETED
		35  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 44
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000010	R3=0x00000004
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 35
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  addi x3 x3 #16  COMPLETED
		32  addi x4 x4 #16  COMPLETED
		33  addi x5 x5 #16  COMPLETED
		34  jal x0 #-120  COMPLETED
		35  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 45
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000010	R3=0x00000014
	R4=0x00000008	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 35, outcome = 0, target = 0x0000008C
ROB:
		32  addi x4 x4 #16  COMPLETED
		33  addi x5 x5 #16  COMPLETED
		34  jal x0 #-120  COMPLETED
		35  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 46
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000000C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	flw f0 (144)x2
IQ:
		36  addi x1 x1 #-1  READY (2)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  addi x5 x5 #16  COMPLETED
		34  jal x0 #-120  COMPLETED
		35  beq x1 x0 #124  COMPLETED
		36  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 47
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	flw f8 (192)x2
IQ:
		37  flw f0 (144)x2  READY (16)  READY (144)  NOT ISSUED
CQ:
		37  flw f0 (144)x2  TAG=101  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 36
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		34  jal x0 #-120  COMPLETED
		35  beq x1 x0 #124  COMPLETED
		36  addi x1 x1 #-1  NOT COMPLETED
		37  flw f0 (144)x2  NOT COMPLETED



*** CYCLE 48
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	flw f16 (240)x2
IQ:
		38  flw f8 (192)x2  READY (16)  READY (192)  NOT ISSUED
CQ:
		37  flw f0 (144)x2  TAG=101  READY   NOT ISSUED
		38  flw f8 (192)x2  TAG=102  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 101
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 36, result = 0x00000001
floating writeback ports:
branch PC update:
ROB:
		35  beq x1 x0 #124  COMPLETED
		36  addi x1 x1 #-1  NOT COMPLETED
		37  flw f0 (144)x2  NOT COMPLETED
		38  flw f8 (192)x2  NOT COMPLETED



*** CYCLE 49
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000002	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	flw f2 (144)x3
IQ:
		39  flw f16 (240)x2  READY (16)  READY (240)  NOT ISSUED
CQ:
		37  flw f0 (144)x2  TAG=101  READY   NOT ISSUED
		38  flw f8 (192)x2  TAG=102  READY   NOT ISSUED
		39  flw f16 (240)x2  TAG=103  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 102
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 101, result = 0x000000A0
floating writeback ports:
branch PC update:
ROB:
		36  addi x1 x1 #-1  COMPLETED
		37  flw f0 (144)x2  NOT COMPLETED
		38  flw f8 (192)x2  NOT COMPLETED
		39  flw f16 (240)x2  NOT COMPLETED



*** CYCLE 50
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	flw f10 (192)x3
IQ:
		40  flw f2 (144)x3  READY (20)  READY (144)  NOT ISSUED
CQ:
		38  flw f8 (192)x2  TAG=102  READY   NOT ISSUED
		39  flw f16 (240)x2  TAG=103  READY   NOT ISSUED
		40  flw f2 (144)x3  TAG=104  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 103
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 37
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 102, result = 0x000000D0
floating writeback ports:
branch PC update:
ROB:
		37  flw f0 (144)x2  NOT COMPLETED
		38  flw f8 (192)x2  NOT COMPLETED
		39  flw f16 (240)x2  NOT COMPLETED
		40  flw f2 (144)x3  NOT COMPLETED



*** CYCLE 51
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	flw f18 (240)x3
IQ:
		41  flw f10 (192)x3  READY (20)  READY (192)  NOT ISSUED
CQ:
		39  flw f16 (240)x2  TAG=103  READY   NOT ISSUED
		40  flw f2 (144)x3  TAG=104  READY   NOT ISSUED
		41  flw f10 (192)x3  TAG=105  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 104
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 38
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 103, result = 0x00000100
floating writeback ports:
		TAG = 37, result = 0x3D4CCCCD
branch PC update:
ROB:
		37  flw f0 (144)x2  NOT COMPLETED
		38  flw f8 (192)x2  NOT COMPLETED
		39  flw f16 (240)x2  NOT COMPLETED
		40  flw f2 (144)x3  NOT COMPLETED
		41  flw f10 (192)x3  NOT COMPLETED



*** CYCLE 52
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=100.01    	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	flw f4 (144)x4
IQ:
		42  flw f18 (240)x3  READY (20)  READY (240)  NOT ISSUED
CQ:
		40  flw f2 (144)x3  TAG=104  READY   NOT ISSUED
		41  flw f10 (192)x3  TAG=105  READY   NOT ISSUED
		42  flw f18 (240)x3  TAG=106  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 105
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 39
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 104, result = 0x000000A4
floating writeback ports:
		TAG = 38, result = 0x40A00000
branch PC update:
ROB:
		37  flw f0 (144)x2  COMPLETED
		38  flw f8 (192)x2  NOT COMPLETED
		39  flw f16 (240)x2  NOT COMPLETED
		40  flw f2 (144)x3  NOT COMPLETED
		41  flw f10 (192)x3  NOT COMPLETED
		42  flw f18 (240)x3  NOT COMPLETED



*** CYCLE 53
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=1         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	flw f12 (192)x4
IQ:
		43  flw f4 (144)x4  READY (24)  READY (144)  NOT ISSUED
CQ:
		41  flw f10 (192)x3  TAG=105  READY   NOT ISSUED
		42  flw f18 (240)x3  TAG=106  READY   NOT ISSUED
		43  flw f4 (144)x4  TAG=107  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 106
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 40
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 105, result = 0x000000D4
floating writeback ports:
		TAG = 39, result = 0x42D00000
branch PC update:
ROB:
		38  flw f8 (192)x2  COMPLETED
		39  flw f16 (240)x2  NOT COMPLETED
		40  flw f2 (144)x3  NOT COMPLETED
		41  flw f10 (192)x3  NOT COMPLETED
		42  flw f18 (240)x3  NOT COMPLETED
		43  flw f4 (144)x4  NOT COMPLETED



*** CYCLE 54
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=5         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=100       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	flw f20 (240)x4
IQ:
		44  flw f12 (192)x4  READY (24)  READY (192)  NOT ISSUED
CQ:
		42  flw f18 (240)x3  TAG=106  READY   NOT ISSUED
		43  flw f4 (144)x4  TAG=107  READY   NOT ISSUED
		44  flw f12 (192)x4  TAG=108  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 107
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 41
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 106, result = 0x00000104
floating writeback ports:
		TAG = 40, result = 0x3D75C28F
branch PC update:
ROB:
		39  flw f16 (240)x2  COMPLETED
		40  flw f2 (144)x3  NOT COMPLETED
		41  flw f10 (192)x3  NOT COMPLETED
		42  flw f18 (240)x3  NOT COMPLETED
		43  flw f4 (144)x4  NOT COMPLETED
		44  flw f12 (192)x4  NOT COMPLETED



*** CYCLE 55
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=101.04    	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=5         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=104       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	flw f6 (144)x5
IQ:
		45  flw f20 (240)x4  READY (24)  READY (240)  NOT ISSUED
CQ:
		43  flw f4 (144)x4  TAG=107  READY   NOT ISSUED
		44  flw f12 (192)x4  TAG=108  READY   NOT ISSUED
		45  flw f20 (240)x4  TAG=109  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 108
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 42
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 107, result = 0x000000A8
floating writeback ports:
		TAG = 41, result = 0x40C00000
branch PC update:
ROB:
		40  flw f2 (144)x3  COMPLETED
		41  flw f10 (192)x3  NOT COMPLETED
		42  flw f18 (240)x3  NOT COMPLETED
		43  flw f4 (144)x4  NOT COMPLETED
		44  flw f12 (192)x4  NOT COMPLETED
		45  flw f20 (240)x4  NOT COMPLETED



*** CYCLE 56
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=5         	F9=0         	F10=2         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=104       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	flw f14 (192)x5
IQ:
		46  flw f6 (144)x5  READY (28)  READY (144)  NOT ISSUED
CQ:
		44  flw f12 (192)x4  TAG=108  READY   NOT ISSUED
		45  flw f20 (240)x4  TAG=109  READY   NOT ISSUED
		46  flw f6 (144)x5  TAG=110  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 109
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 43
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 108, result = 0x000000D8
floating writeback ports:
		TAG = 42, result = 0x42D20000
branch PC update:
ROB:
		41  flw f10 (192)x3  COMPLETED
		42  flw f18 (240)x3  NOT COMPLETED
		43  flw f4 (144)x4  NOT COMPLETED
		44  flw f12 (192)x4  NOT COMPLETED
		45  flw f20 (240)x4  NOT COMPLETED
		46  flw f6 (144)x5  NOT COMPLETED



*** CYCLE 57
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=104       	F17=0         	F18=101       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	flw f22 (240)x5
IQ:
		47  flw f14 (192)x5  READY (28)  READY (192)  NOT ISSUED
CQ:
		45  flw f20 (240)x4  TAG=109  READY   NOT ISSUED
		46  flw f6 (144)x5  TAG=110  READY   NOT ISSUED
		47  flw f14 (192)x5  TAG=111  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 110
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 44
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 109, result = 0x00000108
floating writeback ports:
		TAG = 43, result = 0x3D8F5C29
branch PC update:
ROB:
		42  flw f18 (240)x3  COMPLETED
		43  flw f4 (144)x4  NOT COMPLETED
		44  flw f12 (192)x4  NOT COMPLETED
		45  flw f20 (240)x4  NOT COMPLETED
		46  flw f6 (144)x5  NOT COMPLETED
		47  flw f14 (192)x5  NOT COMPLETED



*** CYCLE 58
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=102.09    	F5=0         	F6=103.16    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		48  flw f22 (240)x5  READY (28)  READY (240)  NOT ISSUED
CQ:
		46  flw f6 (144)x5  TAG=110  READY   NOT ISSUED
		47  flw f14 (192)x5  TAG=111  READY   NOT ISSUED
		48  flw f22 (240)x5  TAG=112  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 111
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 45
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 110, result = 0x000000AC
floating writeback ports:
		TAG = 44, result = 0x40E00000
branch PC update:
ROB:
		43  flw f4 (144)x4  COMPLETED
		44  flw f12 (192)x4  NOT COMPLETED
		45  flw f20 (240)x4  NOT COMPLETED
		46  flw f6 (144)x5  NOT COMPLETED
		47  flw f14 (192)x5  NOT COMPLETED
		48  flw f22 (240)x5  NOT COMPLETED



*** CYCLE 59
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=0.07      	F5=0         	F6=103.16    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=3         	F13=0         	F14=4         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	fmult.s f2 f2 f10
IQ:
		49  fmult.s f0 f0 f8  READY (1028443341)  READY (1084227584)  NOT ISSUED
CQ:
		47  flw f14 (192)x5  TAG=111  READY   NOT ISSUED
		48  flw f22 (240)x5  TAG=112  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 112
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 46
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 111, result = 0x000000DC
floating writeback ports:
		TAG = 45, result = 0x42D40000
branch PC update:
ROB:
		44  flw f12 (192)x4  COMPLETED
		45  flw f20 (240)x4  NOT COMPLETED
		46  flw f6 (144)x5  NOT COMPLETED
		47  flw f14 (192)x5  NOT COMPLETED
		48  flw f22 (240)x5  NOT COMPLETED
		49  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 60
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=0.07      	F5=0         	F6=103.16    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=4         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=102       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	fmult.s f4 f4 f12
IQ:
		50  fmult.s f2 f2 f10  READY (1031127695)  READY (1086324736)  NOT ISSUED
CQ:
		48  flw f22 (240)x5  TAG=112  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 47
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 49
DIV fu:
integer writeback ports:
		TAG = 112, result = 0x0000010C
floating writeback ports:
		TAG = 46, result = 0x3DA3D70A
branch PC update:
ROB:
		45  flw f20 (240)x4  COMPLETED
		46  flw f6 (144)x5  NOT COMPLETED
		47  flw f14 (192)x5  NOT COMPLETED
		48  flw f22 (240)x5  NOT COMPLETED
		49  fmult.s f0 f0 f8  NOT COMPLETED
		50  fmult.s f2 f2 f10  NOT COMPLETED



*** CYCLE 61
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=0.07      	F5=0         	F6=103.16    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=4         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	fmult.s f6 f6 f14
IQ:
		51  fmult.s f4 f4 f12  READY (1032805417)  READY (1088421888)  NOT ISSUED
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 48
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 49
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 50
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 47, result = 0x41000000
branch PC update:
ROB:
		46  flw f6 (144)x5  COMPLETED
		47  flw f14 (192)x5  NOT COMPLETED
		48  flw f22 (240)x5  NOT COMPLETED
		49  fmult.s f0 f0 f8  NOT COMPLETED
		50  fmult.s f2 f2 f10  NOT COMPLETED
		51  fmult.s f4 f4 f12  NOT COMPLETED



*** CYCLE 62
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=0.07      	F5=0         	F6=0.08      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=4         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		52  fmult.s f6 f6 f14  READY (1034147594)  READY (1090519040)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 49
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 50
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 51
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 48, result = 0x42D60000
branch PC update:
ROB:
		47  flw f14 (192)x5  COMPLETED
		48  flw f22 (240)x5  NOT COMPLETED
		49  fmult.s f0 f0 f8  NOT COMPLETED
		50  fmult.s f2 f2 f10  NOT COMPLETED
		51  fmult.s f4 f4 f12  NOT COMPLETED
		52  fmult.s f6 f6 f14  NOT COMPLETED



*** CYCLE 63
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=0.07      	F5=0         	F6=0.08      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=103       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	fadd.s f2 f2 f18
IQ:
		53  fadd.s f0 f0 f16  TAG=49  READY (1120927744)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 49
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 50
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 51
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 52
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		48  flw f22 (240)x5  COMPLETED
		49  fmult.s f0 f0 f8  NOT COMPLETED
		50  fmult.s f2 f2 f10  NOT COMPLETED
		51  fmult.s f4 f4 f12  NOT COMPLETED
		52  fmult.s f6 f6 f14  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 64
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=0.07      	F5=0         	F6=0.08      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	fadd.s f4 f4 f20
IQ:
		53  fadd.s f0 f0 f16  TAG=49  READY (1120927744)  NOT ISSUED
		54  fadd.s f2 f2 f18  TAG=50  READY (1121058816)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 50
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 51
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 52
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 49, result = 0x3E800000
branch PC update:
ROB:
		49  fmult.s f0 f0 f8  NOT COMPLETED
		50  fmult.s f2 f2 f10  NOT COMPLETED
		51  fmult.s f4 f4 f12  NOT COMPLETED
		52  fmult.s f6 f6 f14  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fadd.s f2 f2 f18  NOT COMPLETED



*** CYCLE 65
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.05      	F1=0         	F2=0.06      	F3=0         
	F4=0.07      	F5=0         	F6=0.08      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000068
ifid:
	instr	fadd.s f6 f6 f22
IQ:
		54  fadd.s f2 f2 f18  TAG=50  READY (1121058816)  NOT ISSUED
		55  fadd.s f4 f4 f20  TAG=51  READY (1121189888)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 53
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 51
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 52
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 50, result = 0x3EB851EB
branch PC update:
ROB:
		49  fmult.s f0 f0 f8  COMPLETED
		50  fmult.s f2 f2 f10  NOT COMPLETED
		51  fmult.s f4 f4 f12  NOT COMPLETED
		52  fmult.s f6 f6 f14  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fadd.s f2 f2 f18  NOT COMPLETED
		55  fadd.s f4 f4 f20  NOT COMPLETED



*** CYCLE 66
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0.06      	F3=0         
	F4=0.07      	F5=0         	F6=0.08      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000006C
ifid:
	instr	fsw f0 (288)x2
IQ:
		55  fadd.s f4 f4 f20  TAG=51  READY (1121189888)  NOT ISSUED
		56  fadd.s f6 f6 f22  TAG=52  READY (1121320960)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 53
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 54
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 52
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 51, result = 0x3EFAE148
branch PC update:
ROB:
		50  fmult.s f2 f2 f10  COMPLETED
		51  fmult.s f4 f4 f12  NOT COMPLETED
		52  fmult.s f6 f6 f14  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fadd.s f2 f2 f18  NOT COMPLETED
		55  fadd.s f4 f4 f20  NOT COMPLETED
		56  fadd.s f6 f6 f22  NOT COMPLETED



*** CYCLE 67
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0.36      	F3=0         
	F4=0.07      	F5=0         	F6=0.08      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000070
ifid:
	instr	fsw f2 (288)x3
IQ:
		56  fadd.s f6 f6 f22  TAG=52  READY (1121320960)  NOT ISSUED
		57  fsw f0 (288)x2  READY (16)  READY (288)  NOT ISSUED
CQ:
		57  fsw f0 (288)x2  TAG=121  TAG=53  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 53
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 54
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 55
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 52, result = 0x3F23D70A
branch PC update:
ROB:
		51  fmult.s f4 f4 f12  COMPLETED
		52  fmult.s f6 f6 f14  NOT COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fadd.s f2 f2 f18  NOT COMPLETED
		55  fadd.s f4 f4 f20  NOT COMPLETED
		56  fadd.s f6 f6 f22  NOT COMPLETED
		57  fsw f0 (288)x2  NOT COMPLETED



*** CYCLE 68
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0.36      	F3=0         
	F4=0.49      	F5=0         	F6=0.08      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000074
ifid:
	instr	fsw f4 (288)x4
IQ:
		57  fsw f0 (288)x2  READY (16)  READY (288)  NOT ISSUED
		58  fsw f2 (288)x3  READY (20)  READY (288)  NOT ISSUED
CQ:
		57  fsw f0 (288)x2  TAG=121  TAG=53  NOT ISSUED
		58  fsw f2 (288)x3  TAG=122  TAG=54  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 54
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 55
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 56
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 53, result = 0x42D08000
branch PC update:
ROB:
		52  fmult.s f6 f6 f14  COMPLETED
		53  fadd.s f0 f0 f16  NOT COMPLETED
		54  fadd.s f2 f2 f18  NOT COMPLETED
		55  fadd.s f4 f4 f20  NOT COMPLETED
		56  fadd.s f6 f6 f22  NOT COMPLETED
		57  fsw f0 (288)x2  NOT COMPLETED
		58  fsw f2 (288)x3  NOT COMPLETED



*** CYCLE 69
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.25      	F1=0         	F2=0.36      	F3=0         
	F4=0.49      	F5=0         	F6=0.64      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000078
ifid:
	instr	fsw f6 (288)x5
IQ:
		58  fsw f2 (288)x3  READY (20)  READY (288)  NOT ISSUED
		59  fsw f4 (288)x4  READY (24)  READY (288)  NOT ISSUED
CQ:
		57  fsw f0 (288)x2  TAG=121  READY   NOT ISSUED
		58  fsw f2 (288)x3  TAG=122  TAG=54  NOT ISSUED
		59  fsw f4 (288)x4  TAG=123  TAG=55  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 121
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 55
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 56
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 54, result = 0x42D2B852
branch PC update:
ROB:
		53  fadd.s f0 f0 f16  COMPLETED
		54  fadd.s f2 f2 f18  NOT COMPLETED
		55  fadd.s f4 f4 f20  NOT COMPLETED
		56  fadd.s f6 f6 f22  NOT COMPLETED
		57  fsw f0 (288)x2  NOT COMPLETED
		58  fsw f2 (288)x3  NOT COMPLETED
		59  fsw f4 (288)x4  NOT COMPLETED



*** CYCLE 70
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=0.36      	F3=0         
	F4=0.49      	F5=0         	F6=0.64      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000007C
ifid:
	instr	addi x2 x2 #16
IQ:
		59  fsw f4 (288)x4  READY (24)  READY (288)  NOT ISSUED
		60  fsw f6 (288)x5  READY (28)  READY (288)  NOT ISSUED
CQ:
		57  fsw f0 (288)x2  TAG=121  READY   NOT ISSUED
		58  fsw f2 (288)x3  TAG=122  READY   NOT ISSUED
		59  fsw f4 (288)x4  TAG=123  TAG=55  NOT ISSUED
		60  fsw f6 (288)x5  TAG=124  TAG=56  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 122
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 56
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 121, result = 0x00000130
floating writeback ports:
		TAG = 55, result = 0x42D4FAE1
branch PC update:
ROB:
		54  fadd.s f2 f2 f18  COMPLETED
		55  fadd.s f4 f4 f20  NOT COMPLETED
		56  fadd.s f6 f6 f22  NOT COMPLETED
		57  fsw f0 (288)x2  NOT COMPLETED
		58  fsw f2 (288)x3  NOT COMPLETED
		59  fsw f4 (288)x4  NOT COMPLETED
		60  fsw f6 (288)x5  NOT COMPLETED



*** CYCLE 71
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=0.49      	F5=0         	F6=0.64      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000080
ifid:
	instr	addi x3 x3 #16
IQ:
		60  fsw f6 (288)x5  READY (28)  READY (288)  NOT ISSUED
		61  addi x2 x2 #16  READY (16)  READY (16)  NOT ISSUED
CQ:
		58  fsw f2 (288)x3  TAG=122  READY   NOT ISSUED
		59  fsw f4 (288)x4  TAG=123  READY   NOT ISSUED
		60  fsw f6 (288)x5  TAG=124  TAG=56  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 123
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 122, result = 0x00000134
floating writeback ports:
		TAG = 56, result = 0x42D747AE
branch PC update:
ROB:
		55  fadd.s f4 f4 f20  COMPLETED
		56  fadd.s f6 f6 f22  NOT COMPLETED
		57  fsw f0 (288)x2  COMPLETED
		58  fsw f2 (288)x3  NOT COMPLETED
		59  fsw f4 (288)x4  NOT COMPLETED
		60  fsw f6 (288)x5  NOT COMPLETED
		61  addi x2 x2 #16  NOT COMPLETED



*** CYCLE 72
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=0.64      	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000084
ifid:
	instr	addi x4 x4 #16
IQ:
		61  addi x2 x2 #16  READY (16)  READY (16)  NOT ISSUED
		62  addi x3 x3 #16  READY (20)  READY (16)  NOT ISSUED
CQ:
		59  fsw f4 (288)x4  TAG=123  READY   NOT ISSUED
		60  fsw f6 (288)x5  TAG=124  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 124
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 123, result = 0x00000138
floating writeback ports:
branch PC update:
ROB:
		56  fadd.s f6 f6 f22  COMPLETED
		57  fsw f0 (288)x2  COMPLETED
		58  fsw f2 (288)x3  COMPLETED
		59  fsw f4 (288)x4  NOT COMPLETED
		60  fsw f6 (288)x5  NOT COMPLETED
		61  addi x2 x2 #16  NOT COMPLETED
		62  addi x3 x3 #16  NOT COMPLETED



*** CYCLE 73
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000088
ifid:
	instr	addi x5 x5 #16
IQ:
		62  addi x3 x3 #16  READY (20)  READY (16)  NOT ISSUED
		63  addi x4 x4 #16  READY (24)  READY (16)  NOT ISSUED
CQ:
		60  fsw f6 (288)x5  TAG=124  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 61
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 124, result = 0x0000013C
floating writeback ports:
branch PC update:
ROB:
		57  fsw f0 (288)x2  COMPLETED
		58  fsw f2 (288)x3  COMPLETED
		59  fsw f4 (288)x4  COMPLETED
		60  fsw f6 (288)x5  NOT COMPLETED
		61  addi x2 x2 #16  NOT COMPLETED
		62  addi x3 x3 #16  NOT COMPLETED
		63  addi x4 x4 #16  NOT COMPLETED



*** CYCLE 74
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000008C
ifid:
	instr	jal x0 #-120
IQ:
		63  addi x4 x4 #16  READY (24)  READY (16)  NOT ISSUED
		0  addi x5 x5 #16  READY (28)  READY (16)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 62
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 57
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 61, result = 0x00000020
floating writeback ports:
branch PC update:
ROB:
		58  fsw f2 (288)x3  COMPLETED
		59  fsw f4 (288)x4  COMPLETED
		60  fsw f6 (288)x5  COMPLETED
		61  addi x2 x2 #16  NOT COMPLETED
		62  addi x3 x3 #16  NOT COMPLETED
		63  addi x4 x4 #16  NOT COMPLETED
		0  addi x5 x5 #16  NOT COMPLETED



*** CYCLE 75
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 00 00 00 00 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
		0  addi x5 x5 #16  READY (28)  READY (16)  NOT ISSUED
		1  jal x0 #-120  READY (12)  READY (16)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 63
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 62, result = 0x00000024
floating writeback ports:
branch PC update:
ROB:
		58  fsw f2 (288)x3  COMPLETED
		59  fsw f4 (288)x4  COMPLETED
		60  fsw f6 (288)x5  COMPLETED
		61  addi x2 x2 #16  COMPLETED
		62  addi x3 x3 #16  NOT COMPLETED
		63  addi x4 x4 #16  NOT COMPLETED
		0  addi x5 x5 #16  NOT COMPLETED
		1  jal x0 #-120  NOT COMPLETED



*** CYCLE 76
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
		1  jal x0 #-120  READY (12)  READY (16)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 0
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 58
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 63, result = 0x00000028
floating writeback ports:
branch PC update:
ROB:
		59  fsw f4 (288)x4  COMPLETED
		60  fsw f6 (288)x5  COMPLETED
		61  addi x2 x2 #16  COMPLETED
		62  addi x3 x3 #16  COMPLETED
		63  addi x4 x4 #16  NOT COMPLETED
		0  addi x5 x5 #16  NOT COMPLETED
		1  jal x0 #-120  NOT COMPLETED



*** CYCLE 77
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 00 00 00 00 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 1
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 0, result = 0x0000002C
floating writeback ports:
branch PC update:
ROB:
		59  fsw f4 (288)x4  COMPLETED
		60  fsw f6 (288)x5  COMPLETED
		61  addi x2 x2 #16  COMPLETED
		62  addi x3 x3 #16  COMPLETED
		63  addi x4 x4 #16  COMPLETED
		0  addi x5 x5 #16  NOT COMPLETED
		1  jal x0 #-120  NOT COMPLETED



*** CYCLE 78
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 59
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 1, result = 0x00000088
floating writeback ports:
branch PC update:
		TAG = 1, outcome = 136, target = 0x00000010
ROB:
		60  fsw f6 (288)x5  COMPLETED
		61  addi x2 x2 #16  COMPLETED
		62  addi x3 x3 #16  COMPLETED
		63  addi x4 x4 #16  COMPLETED
		0  addi x5 x5 #16  COMPLETED
		1  jal x0 #-120  NOT COMPLETED



*** CYCLE 79
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 00 00 00 00
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	beq x1 x0 #124
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		60  fsw f6 (288)x5  COMPLETED
		61  addi x2 x2 #16  COMPLETED
		62  addi x3 x3 #16  COMPLETED
		63  addi x4 x4 #16  COMPLETED
		0  addi x5 x5 #16  COMPLETED
		1  jal x0 #-120  COMPLETED



*** CYCLE 80
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000010	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
		2  beq x1 x0 #124  READY (1)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 60
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		61  addi x2 x2 #16  COMPLETED
		62  addi x3 x3 #16  COMPLETED
		63  addi x4 x4 #16  COMPLETED
		0  addi x5 x5 #16  COMPLETED
		1  jal x0 #-120  COMPLETED
		2  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 81
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000020	R3=0x00000014
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 2
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		62  addi x3 x3 #16  COMPLETED
		63  addi x4 x4 #16  COMPLETED
		0  addi x5 x5 #16  COMPLETED
		1  jal x0 #-120  COMPLETED
		2  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 82
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000020	R3=0x00000024
	R4=0x00000018	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 2, outcome = 0, target = 0x0000008C
ROB:
		63  addi x4 x4 #16  COMPLETED
		0  addi x5 x5 #16  COMPLETED
		1  jal x0 #-120  COMPLETED
		2  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 83
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000001C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	flw f0 (144)x2
IQ:
		3  addi x1 x1 #-1  READY (1)  READY (-1)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		0  addi x5 x5 #16  COMPLETED
		1  jal x0 #-120  COMPLETED
		2  beq x1 x0 #124  COMPLETED
		3  addi x1 x1 #-1  NOT COMPLETED



*** CYCLE 84
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	flw f8 (192)x2
IQ:
		4  flw f0 (144)x2  READY (32)  READY (144)  NOT ISSUED
CQ:
		4  flw f0 (144)x2  TAG=68  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 3
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		1  jal x0 #-120  COMPLETED
		2  beq x1 x0 #124  COMPLETED
		3  addi x1 x1 #-1  NOT COMPLETED
		4  flw f0 (144)x2  NOT COMPLETED



*** CYCLE 85
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	flw f16 (240)x2
IQ:
		5  flw f8 (192)x2  READY (32)  READY (192)  NOT ISSUED
CQ:
		4  flw f0 (144)x2  TAG=68  READY   NOT ISSUED
		5  flw f8 (192)x2  TAG=69  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 68
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 3, result = 0x00000000
floating writeback ports:
branch PC update:
ROB:
		2  beq x1 x0 #124  COMPLETED
		3  addi x1 x1 #-1  NOT COMPLETED
		4  flw f0 (144)x2  NOT COMPLETED
		5  flw f8 (192)x2  NOT COMPLETED



*** CYCLE 86
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000001	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000028
ifid:
	instr	flw f2 (144)x3
IQ:
		6  flw f16 (240)x2  READY (32)  READY (240)  NOT ISSUED
CQ:
		4  flw f0 (144)x2  TAG=68  READY   NOT ISSUED
		5  flw f8 (192)x2  TAG=69  READY   NOT ISSUED
		6  flw f16 (240)x2  TAG=70  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 69
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 68, result = 0x000000B0
floating writeback ports:
branch PC update:
ROB:
		3  addi x1 x1 #-1  COMPLETED
		4  flw f0 (144)x2  NOT COMPLETED
		5  flw f8 (192)x2  NOT COMPLETED
		6  flw f16 (240)x2  NOT COMPLETED



*** CYCLE 87
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000002C
ifid:
	instr	flw f10 (192)x3
IQ:
		7  flw f2 (144)x3  READY (36)  READY (144)  NOT ISSUED
CQ:
		5  flw f8 (192)x2  TAG=69  READY   NOT ISSUED
		6  flw f16 (240)x2  TAG=70  READY   NOT ISSUED
		7  flw f2 (144)x3  TAG=71  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 70
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 4
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 69, result = 0x000000E0
floating writeback ports:
branch PC update:
ROB:
		4  flw f0 (144)x2  NOT COMPLETED
		5  flw f8 (192)x2  NOT COMPLETED
		6  flw f16 (240)x2  NOT COMPLETED
		7  flw f2 (144)x3  NOT COMPLETED



*** CYCLE 88
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000030
ifid:
	instr	flw f18 (240)x3
IQ:
		8  flw f10 (192)x3  READY (36)  READY (192)  NOT ISSUED
CQ:
		6  flw f16 (240)x2  TAG=70  READY   NOT ISSUED
		7  flw f2 (144)x3  TAG=71  READY   NOT ISSUED
		8  flw f10 (192)x3  TAG=72  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 71
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 5
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 70, result = 0x00000110
floating writeback ports:
		TAG = 4, result = 0x3DB851EC
branch PC update:
ROB:
		4  flw f0 (144)x2  NOT COMPLETED
		5  flw f8 (192)x2  NOT COMPLETED
		6  flw f16 (240)x2  NOT COMPLETED
		7  flw f2 (144)x3  NOT COMPLETED
		8  flw f10 (192)x3  NOT COMPLETED



*** CYCLE 89
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=104.25    	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000034
ifid:
	instr	flw f4 (144)x4
IQ:
		9  flw f18 (240)x3  READY (36)  READY (240)  NOT ISSUED
CQ:
		7  flw f2 (144)x3  TAG=71  READY   NOT ISSUED
		8  flw f10 (192)x3  TAG=72  READY   NOT ISSUED
		9  flw f18 (240)x3  TAG=73  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 72
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 6
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 71, result = 0x000000B4
floating writeback ports:
		TAG = 5, result = 0x41100000
branch PC update:
ROB:
		4  flw f0 (144)x2  COMPLETED
		5  flw f8 (192)x2  NOT COMPLETED
		6  flw f16 (240)x2  NOT COMPLETED
		7  flw f2 (144)x3  NOT COMPLETED
		8  flw f10 (192)x3  NOT COMPLETED
		9  flw f18 (240)x3  NOT COMPLETED



*** CYCLE 90
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=5         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000038
ifid:
	instr	flw f12 (192)x4
IQ:
		10  flw f4 (144)x4  READY (40)  READY (144)  NOT ISSUED
CQ:
		8  flw f10 (192)x3  TAG=72  READY   NOT ISSUED
		9  flw f18 (240)x3  TAG=73  READY   NOT ISSUED
		10  flw f4 (144)x4  TAG=74  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 73
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 7
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 72, result = 0x000000E4
floating writeback ports:
		TAG = 6, result = 0x42D80000
branch PC update:
ROB:
		5  flw f8 (192)x2  COMPLETED
		6  flw f16 (240)x2  NOT COMPLETED
		7  flw f2 (144)x3  NOT COMPLETED
		8  flw f10 (192)x3  NOT COMPLETED
		9  flw f18 (240)x3  NOT COMPLETED
		10  flw f4 (144)x4  NOT COMPLETED



*** CYCLE 91
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=9         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=104       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000003C
ifid:
	instr	flw f20 (240)x4
IQ:
		11  flw f12 (192)x4  READY (40)  READY (192)  NOT ISSUED
CQ:
		9  flw f18 (240)x3  TAG=73  READY   NOT ISSUED
		10  flw f4 (144)x4  TAG=74  READY   NOT ISSUED
		11  flw f12 (192)x4  TAG=75  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 74
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 8
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 73, result = 0x00000114
floating writeback ports:
		TAG = 7, result = 0x3DCCCCCD
branch PC update:
ROB:
		6  flw f16 (240)x2  COMPLETED
		7  flw f2 (144)x3  NOT COMPLETED
		8  flw f10 (192)x3  NOT COMPLETED
		9  flw f18 (240)x3  NOT COMPLETED
		10  flw f4 (144)x4  NOT COMPLETED
		11  flw f12 (192)x4  NOT COMPLETED



*** CYCLE 92
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=105.36    	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=9         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=108       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000040
ifid:
	instr	flw f6 (144)x5
IQ:
		12  flw f20 (240)x4  READY (40)  READY (240)  NOT ISSUED
CQ:
		10  flw f4 (144)x4  TAG=74  READY   NOT ISSUED
		11  flw f12 (192)x4  TAG=75  READY   NOT ISSUED
		12  flw f20 (240)x4  TAG=76  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 75
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 9
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 74, result = 0x000000B8
floating writeback ports:
		TAG = 8, result = 0x41200000
branch PC update:
ROB:
		7  flw f2 (144)x3  COMPLETED
		8  flw f10 (192)x3  NOT COMPLETED
		9  flw f18 (240)x3  NOT COMPLETED
		10  flw f4 (144)x4  NOT COMPLETED
		11  flw f12 (192)x4  NOT COMPLETED
		12  flw f20 (240)x4  NOT COMPLETED



*** CYCLE 93
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=9         	F9=0         	F10=6         	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=108       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000044
ifid:
	instr	flw f14 (192)x5
IQ:
		13  flw f6 (144)x5  READY (44)  READY (144)  NOT ISSUED
CQ:
		11  flw f12 (192)x4  TAG=75  READY   NOT ISSUED
		12  flw f20 (240)x4  TAG=76  READY   NOT ISSUED
		13  flw f6 (144)x5  TAG=77  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 76
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 10
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 75, result = 0x000000E8
floating writeback ports:
		TAG = 9, result = 0x42DA0000
branch PC update:
ROB:
		8  flw f10 (192)x3  COMPLETED
		9  flw f18 (240)x3  NOT COMPLETED
		10  flw f4 (144)x4  NOT COMPLETED
		11  flw f12 (192)x4  NOT COMPLETED
		12  flw f20 (240)x4  NOT COMPLETED
		13  flw f6 (144)x5  NOT COMPLETED



*** CYCLE 94
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=108       	F17=0         	F18=105       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000048
ifid:
	instr	flw f22 (240)x5
IQ:
		14  flw f14 (192)x5  READY (44)  READY (192)  NOT ISSUED
CQ:
		12  flw f20 (240)x4  TAG=76  READY   NOT ISSUED
		13  flw f6 (144)x5  TAG=77  READY   NOT ISSUED
		14  flw f14 (192)x5  TAG=78  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 77
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 11
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 76, result = 0x00000118
floating writeback ports:
		TAG = 10, result = 0x3DE147AE
branch PC update:
ROB:
		9  flw f18 (240)x3  COMPLETED
		10  flw f4 (144)x4  NOT COMPLETED
		11  flw f12 (192)x4  NOT COMPLETED
		12  flw f20 (240)x4  NOT COMPLETED
		13  flw f6 (144)x5  NOT COMPLETED
		14  flw f14 (192)x5  NOT COMPLETED



*** CYCLE 95
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=106.49    	F5=0         	F6=107.64    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fmult.s f0 f0 f8
IQ:
		15  flw f22 (240)x5  READY (44)  READY (240)  NOT ISSUED
CQ:
		13  flw f6 (144)x5  TAG=77  READY   NOT ISSUED
		14  flw f14 (192)x5  TAG=78  READY   NOT ISSUED
		15  flw f22 (240)x5  TAG=79  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 78
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 12
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 77, result = 0x000000BC
floating writeback ports:
		TAG = 11, result = 0x41300000
branch PC update:
ROB:
		10  flw f4 (144)x4  COMPLETED
		11  flw f12 (192)x4  NOT COMPLETED
		12  flw f20 (240)x4  NOT COMPLETED
		13  flw f6 (144)x5  NOT COMPLETED
		14  flw f14 (192)x5  NOT COMPLETED
		15  flw f22 (240)x5  NOT COMPLETED



*** CYCLE 96
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=0.11      	F5=0         	F6=107.64    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=7         	F13=0         	F14=8         	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	fmult.s f2 f2 f10
IQ:
		16  fmult.s f0 f0 f8  READY (1035489772)  READY (1091567616)  NOT ISSUED
CQ:
		14  flw f14 (192)x5  TAG=78  READY   NOT ISSUED
		15  flw f22 (240)x5  TAG=79  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 79
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 13
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 78, result = 0x000000EC
floating writeback ports:
		TAG = 12, result = 0x42DC0000
branch PC update:
ROB:
		11  flw f12 (192)x4  COMPLETED
		12  flw f20 (240)x4  NOT COMPLETED
		13  flw f6 (144)x5  NOT COMPLETED
		14  flw f14 (192)x5  NOT COMPLETED
		15  flw f22 (240)x5  NOT COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED



*** CYCLE 97
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=0.11      	F5=0         	F6=107.64    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=8         	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=106       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000054
ifid:
	instr	fmult.s f4 f4 f12
IQ:
		17  fmult.s f2 f2 f10  READY (1036831949)  READY (1092616192)  NOT ISSUED
CQ:
		15  flw f22 (240)x5  TAG=79  READY   NOT ISSUED
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 14
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 16
DIV fu:
integer writeback ports:
		TAG = 79, result = 0x0000011C
floating writeback ports:
		TAG = 13, result = 0x3DF5C28F
branch PC update:
ROB:
		12  flw f20 (240)x4  COMPLETED
		13  flw f6 (144)x5  NOT COMPLETED
		14  flw f14 (192)x5  NOT COMPLETED
		15  flw f22 (240)x5  NOT COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fmult.s f2 f2 f10  NOT COMPLETED



*** CYCLE 98
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=0.11      	F5=0         	F6=107.64    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=8         	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000058
ifid:
	instr	fmult.s f6 f6 f14
IQ:
		18  fmult.s f4 f4 f12  READY (1038174126)  READY (1093664768)  NOT ISSUED
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 15
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 16
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 17
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 14, result = 0x41400000
branch PC update:
ROB:
		13  flw f6 (144)x5  COMPLETED
		14  flw f14 (192)x5  NOT COMPLETED
		15  flw f22 (240)x5  NOT COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fmult.s f2 f2 f10  NOT COMPLETED
		18  fmult.s f4 f4 f12  NOT COMPLETED



*** CYCLE 99
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=0.11      	F5=0         	F6=0.12      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=8         	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fadd.s f0 f0 f16
IQ:
		19  fmult.s f6 f6 f14  READY (1039516303)  READY (1094713344)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 16
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 17
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 18
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 15, result = 0x42DE0000
branch PC update:
ROB:
		14  flw f14 (192)x5  COMPLETED
		15  flw f22 (240)x5  NOT COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fmult.s f2 f2 f10  NOT COMPLETED
		18  fmult.s f4 f4 f12  NOT COMPLETED
		19  fmult.s f6 f6 f14  NOT COMPLETED



*** CYCLE 100
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=0.11      	F5=0         	F6=0.12      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=107       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000060
ifid:
	instr	fadd.s f2 f2 f18
IQ:
		20  fadd.s f0 f0 f16  TAG=16  READY (1121452032)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 16
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 17
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 18
		name 'MULT', stage 3 (from end), cycle 0/1, TAG = 19
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		15  flw f22 (240)x5  COMPLETED
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fmult.s f2 f2 f10  NOT COMPLETED
		18  fmult.s f4 f4 f12  NOT COMPLETED
		19  fmult.s f6 f6 f14  NOT COMPLETED
		20  fadd.s f0 f0 f16  NOT COMPLETED



*** CYCLE 101
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=0.11      	F5=0         	F6=0.12      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000064
ifid:
	instr	fadd.s f4 f4 f20
IQ:
		20  fadd.s f0 f0 f16  TAG=16  READY (1121452032)  NOT ISSUED
		21  fadd.s f2 f2 f18  TAG=17  READY (1121583104)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 17
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 18
		name 'MULT', stage 2 (from end), cycle 0/1, TAG = 19
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 16, result = 0x3F4F5C2A
branch PC update:
ROB:
		16  fmult.s f0 f0 f8  NOT COMPLETED
		17  fmult.s f2 f2 f10  NOT COMPLETED
		18  fmult.s f4 f4 f12  NOT COMPLETED
		19  fmult.s f6 f6 f14  NOT COMPLETED
		20  fadd.s f0 f0 f16  NOT COMPLETED
		21  fadd.s f2 f2 f18  NOT COMPLETED



*** CYCLE 102
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.09      	F1=0         	F2=0.1       	F3=0         
	F4=0.11      	F5=0         	F6=0.12      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000068
ifid:
	instr	fadd.s f6 f6 f22
IQ:
		21  fadd.s f2 f2 f18  TAG=17  READY (1121583104)  NOT ISSUED
		22  fadd.s f4 f4 f20  TAG=18  READY (1121714176)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 20
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 18
		name 'MULT', stage 1 (from end), cycle 0/1, TAG = 19
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 17, result = 0x3F800000
branch PC update:
ROB:
		16  fmult.s f0 f0 f8  COMPLETED
		17  fmult.s f2 f2 f10  NOT COMPLETED
		18  fmult.s f4 f4 f12  NOT COMPLETED
		19  fmult.s f6 f6 f14  NOT COMPLETED
		20  fadd.s f0 f0 f16  NOT COMPLETED
		21  fadd.s f2 f2 f18  NOT COMPLETED
		22  fadd.s f4 f4 f20  NOT COMPLETED



*** CYCLE 103
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=0.1       	F3=0         
	F4=0.11      	F5=0         	F6=0.12      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000006C
ifid:
	instr	fsw f0 (288)x2
IQ:
		22  fadd.s f4 f4 f20  TAG=18  READY (1121714176)  NOT ISSUED
		23  fadd.s f6 f6 f22  TAG=19  READY (1121845248)  NOT ISSUED
CQ:
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 20
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 21
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, TAG = 19
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 18, result = 0x3F9AE148
branch PC update:
ROB:
		17  fmult.s f2 f2 f10  COMPLETED
		18  fmult.s f4 f4 f12  NOT COMPLETED
		19  fmult.s f6 f6 f14  NOT COMPLETED
		20  fadd.s f0 f0 f16  NOT COMPLETED
		21  fadd.s f2 f2 f18  NOT COMPLETED
		22  fadd.s f4 f4 f20  NOT COMPLETED
		23  fadd.s f6 f6 f22  NOT COMPLETED



*** CYCLE 104
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=1         	F3=0         
	F4=0.11      	F5=0         	F6=0.12      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000070
ifid:
	instr	fsw f2 (288)x3
IQ:
		23  fadd.s f6 f6 f22  TAG=19  READY (1121845248)  NOT ISSUED
		24  fsw f0 (288)x2  READY (32)  READY (288)  NOT ISSUED
CQ:
		24  fsw f0 (288)x2  TAG=88  TAG=20  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 20
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 21
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 22
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 19, result = 0x3FB851EB
branch PC update:
ROB:
		18  fmult.s f4 f4 f12  COMPLETED
		19  fmult.s f6 f6 f14  NOT COMPLETED
		20  fadd.s f0 f0 f16  NOT COMPLETED
		21  fadd.s f2 f2 f18  NOT COMPLETED
		22  fadd.s f4 f4 f20  NOT COMPLETED
		23  fadd.s f6 f6 f22  NOT COMPLETED
		24  fsw f0 (288)x2  NOT COMPLETED



*** CYCLE 105
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=1         	F3=0         
	F4=1.21      	F5=0         	F6=0.12      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000074
ifid:
	instr	fsw f4 (288)x4
IQ:
		24  fsw f0 (288)x2  READY (32)  READY (288)  NOT ISSUED
		25  fsw f2 (288)x3  READY (36)  READY (288)  NOT ISSUED
CQ:
		24  fsw f0 (288)x2  TAG=88  TAG=20  NOT ISSUED
		25  fsw f2 (288)x3  TAG=89  TAG=21  NOT ISSUED
INT fu:
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 21
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 22
		name 'ADD', stage 2 (from end), cycle 0/1, TAG = 23
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 20, result = 0x42D99EB8
branch PC update:
ROB:
		19  fmult.s f6 f6 f14  COMPLETED
		20  fadd.s f0 f0 f16  NOT COMPLETED
		21  fadd.s f2 f2 f18  NOT COMPLETED
		22  fadd.s f4 f4 f20  NOT COMPLETED
		23  fadd.s f6 f6 f22  NOT COMPLETED
		24  fsw f0 (288)x2  NOT COMPLETED
		25  fsw f2 (288)x3  NOT COMPLETED



*** CYCLE 106
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0.81      	F1=0         	F2=1         	F3=0         
	F4=1.21      	F5=0         	F6=1.44      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000078
ifid:
	instr	fsw f6 (288)x5
IQ:
		25  fsw f2 (288)x3  READY (36)  READY (288)  NOT ISSUED
		26  fsw f4 (288)x4  READY (40)  READY (288)  NOT ISSUED
CQ:
		24  fsw f0 (288)x2  TAG=88  READY   NOT ISSUED
		25  fsw f2 (288)x3  TAG=89  TAG=21  NOT ISSUED
		26  fsw f4 (288)x4  TAG=90  TAG=22  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 88
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 22
		name 'ADD', stage 1 (from end), cycle 0/1, TAG = 23
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
		TAG = 21, result = 0x42DC0000
branch PC update:
ROB:
		20  fadd.s f0 f0 f16  COMPLETED
		21  fadd.s f2 f2 f18  NOT COMPLETED
		22  fadd.s f4 f4 f20  NOT COMPLETED
		23  fadd.s f6 f6 f22  NOT COMPLETED
		24  fsw f0 (288)x2  NOT COMPLETED
		25  fsw f2 (288)x3  NOT COMPLETED
		26  fsw f4 (288)x4  NOT COMPLETED



*** CYCLE 107
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=1         	F3=0         
	F4=1.21      	F5=0         	F6=1.44      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000007C
ifid:
	instr	addi x2 x2 #16
IQ:
		26  fsw f4 (288)x4  READY (40)  READY (288)  NOT ISSUED
		27  fsw f6 (288)x5  READY (44)  READY (288)  NOT ISSUED
CQ:
		24  fsw f0 (288)x2  TAG=88  READY   NOT ISSUED
		25  fsw f2 (288)x3  TAG=89  READY   NOT ISSUED
		26  fsw f4 (288)x4  TAG=90  TAG=22  NOT ISSUED
		27  fsw f6 (288)x5  TAG=91  TAG=23  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 89
MEM fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, TAG = 23
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 88, result = 0x00000140
floating writeback ports:
		TAG = 22, result = 0x42DE6B85
branch PC update:
ROB:
		21  fadd.s f2 f2 f18  COMPLETED
		22  fadd.s f4 f4 f20  NOT COMPLETED
		23  fadd.s f6 f6 f22  NOT COMPLETED
		24  fsw f0 (288)x2  NOT COMPLETED
		25  fsw f2 (288)x3  NOT COMPLETED
		26  fsw f4 (288)x4  NOT COMPLETED
		27  fsw f6 (288)x5  NOT COMPLETED



*** CYCLE 108
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=1.21      	F5=0         	F6=1.44      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000080
ifid:
	instr	addi x3 x3 #16
IQ:
		27  fsw f6 (288)x5  READY (44)  READY (288)  NOT ISSUED
		28  addi x2 x2 #16  READY (32)  READY (16)  NOT ISSUED
CQ:
		25  fsw f2 (288)x3  TAG=89  READY   NOT ISSUED
		26  fsw f4 (288)x4  TAG=90  READY   NOT ISSUED
		27  fsw f6 (288)x5  TAG=91  TAG=23  NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 90
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 89, result = 0x00000144
floating writeback ports:
		TAG = 23, result = 0x42E0E148
branch PC update:
ROB:
		22  fadd.s f4 f4 f20  COMPLETED
		23  fadd.s f6 f6 f22  NOT COMPLETED
		24  fsw f0 (288)x2  COMPLETED
		25  fsw f2 (288)x3  NOT COMPLETED
		26  fsw f4 (288)x4  NOT COMPLETED
		27  fsw f6 (288)x5  NOT COMPLETED
		28  addi x2 x2 #16  NOT COMPLETED



*** CYCLE 109
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=1.44      	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000084
ifid:
	instr	addi x4 x4 #16
IQ:
		28  addi x2 x2 #16  READY (32)  READY (16)  NOT ISSUED
		29  addi x3 x3 #16  READY (36)  READY (16)  NOT ISSUED
CQ:
		26  fsw f4 (288)x4  TAG=90  READY   NOT ISSUED
		27  fsw f6 (288)x5  TAG=91  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 91
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 90, result = 0x00000148
floating writeback ports:
branch PC update:
ROB:
		23  fadd.s f6 f6 f22  COMPLETED
		24  fsw f0 (288)x2  COMPLETED
		25  fsw f2 (288)x3  COMPLETED
		26  fsw f4 (288)x4  NOT COMPLETED
		27  fsw f6 (288)x5  NOT COMPLETED
		28  addi x2 x2 #16  NOT COMPLETED
		29  addi x3 x3 #16  NOT COMPLETED



*** CYCLE 110
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000088
ifid:
	instr	addi x5 x5 #16
IQ:
		29  addi x3 x3 #16  READY (36)  READY (16)  NOT ISSUED
		30  addi x4 x4 #16  READY (40)  READY (16)  NOT ISSUED
CQ:
		27  fsw f6 (288)x5  TAG=91  READY   NOT ISSUED
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 28
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 91, result = 0x0000014C
floating writeback ports:
branch PC update:
ROB:
		24  fsw f0 (288)x2  COMPLETED
		25  fsw f2 (288)x3  COMPLETED
		26  fsw f4 (288)x4  COMPLETED
		27  fsw f6 (288)x5  NOT COMPLETED
		28  addi x2 x2 #16  NOT COMPLETED
		29  addi x3 x3 #16  NOT COMPLETED
		30  addi x4 x4 #16  NOT COMPLETED



*** CYCLE 111
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000008C
ifid:
	instr	jal x0 #-120
IQ:
		30  addi x4 x4 #16  READY (40)  READY (16)  NOT ISSUED
		31  addi x5 x5 #16  READY (44)  READY (16)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 29
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 24
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 28, result = 0x00000030
floating writeback ports:
branch PC update:
ROB:
		25  fsw f2 (288)x3  COMPLETED
		26  fsw f4 (288)x4  COMPLETED
		27  fsw f6 (288)x5  COMPLETED
		28  addi x2 x2 #16  NOT COMPLETED
		29  addi x3 x3 #16  NOT COMPLETED
		30  addi x4 x4 #16  NOT COMPLETED
		31  addi x5 x5 #16  NOT COMPLETED



*** CYCLE 112
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 00 00 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
		31  addi x5 x5 #16  READY (44)  READY (16)  NOT ISSUED
		32  jal x0 #-120  READY (28)  READY (16)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 30
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 29, result = 0x00000034
floating writeback ports:
branch PC update:
ROB:
		25  fsw f2 (288)x3  COMPLETED
		26  fsw f4 (288)x4  COMPLETED
		27  fsw f6 (288)x5  COMPLETED
		28  addi x2 x2 #16  COMPLETED
		29  addi x3 x3 #16  NOT COMPLETED
		30  addi x4 x4 #16  NOT COMPLETED
		31  addi x5 x5 #16  NOT COMPLETED
		32  jal x0 #-120  NOT COMPLETED



*** CYCLE 113
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
		32  jal x0 #-120  READY (28)  READY (16)  NOT ISSUED
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 31
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 25
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 30, result = 0x00000038
floating writeback ports:
branch PC update:
ROB:
		26  fsw f4 (288)x4  COMPLETED
		27  fsw f6 (288)x5  COMPLETED
		28  addi x2 x2 #16  COMPLETED
		29  addi x3 x3 #16  COMPLETED
		30  addi x4 x4 #16  NOT COMPLETED
		31  addi x5 x5 #16  NOT COMPLETED
		32  jal x0 #-120  NOT COMPLETED



*** CYCLE 114
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 00 00 00 00 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 32
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 31, result = 0x0000003C
floating writeback ports:
branch PC update:
ROB:
		26  fsw f4 (288)x4  COMPLETED
		27  fsw f6 (288)x5  COMPLETED
		28  addi x2 x2 #16  COMPLETED
		29  addi x3 x3 #16  COMPLETED
		30  addi x4 x4 #16  COMPLETED
		31  addi x5 x5 #16  NOT COMPLETED
		32  jal x0 #-120  NOT COMPLETED



*** CYCLE 115
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 26
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
		TAG = 32, result = 0x00000088
floating writeback ports:
branch PC update:
		TAG = 32, outcome = 136, target = 0x00000010
ROB:
		27  fsw f6 (288)x5  COMPLETED
		28  addi x2 x2 #16  COMPLETED
		29  addi x3 x3 #16  COMPLETED
		30  addi x4 x4 #16  COMPLETED
		31  addi x5 x5 #16  COMPLETED
		32  jal x0 #-120  NOT COMPLETED



*** CYCLE 116
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 85 6B DE 42 00 00 00 00
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	beq x1 x0 #124
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		27  fsw f6 (288)x5  COMPLETED
		28  addi x2 x2 #16  COMPLETED
		29  addi x3 x3 #16  COMPLETED
		30  addi x4 x4 #16  COMPLETED
		31  addi x5 x5 #16  COMPLETED
		32  jal x0 #-120  COMPLETED



*** CYCLE 117
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000020	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
		33  beq x1 x0 #124  READY (0)  READY (0)  NOT ISSUED
CQ:
INT fu:
MEM fu:
		name 'MEM', stage 0 (from end), cycle 0/1, TAG = 27
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		28  addi x2 x2 #16  COMPLETED
		29  addi x3 x3 #16  COMPLETED
		30  addi x4 x4 #16  COMPLETED
		31  addi x5 x5 #16  COMPLETED
		32  jal x0 #-120  COMPLETED
		33  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 118
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000024
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, TAG = 33
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		29  addi x3 x3 #16  COMPLETED
		30  addi x4 x4 #16  COMPLETED
		31  addi x5 x5 #16  COMPLETED
		32  jal x0 #-120  COMPLETED
		33  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 119
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000034
	R4=0x00000028	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	addi x1 x1 #-1
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
		TAG = 33, outcome = 1, target = 0x0000008C
ROB:
		30  addi x4 x4 #16  COMPLETED
		31  addi x5 x5 #16  COMPLETED
		32  jal x0 #-120  COMPLETED
		33  beq x1 x0 #124  NOT COMPLETED



*** CYCLE 120
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000034
	R4=0x00000038	R5=0x0000002C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000090
ifid:
	instr	halt
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		31  addi x5 x5 #16  COMPLETED
		32  jal x0 #-120  COMPLETED
		33  beq x1 x0 #124  COMPLETED



*** CYCLE 121
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000034
	R4=0x00000038	R5=0x0000003C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000094
ifid:
	instr	0x3C23D70A
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		32  jal x0 #-120  COMPLETED
		33  beq x1 x0 #124  COMPLETED
		34  halt  COMPLETED



*** CYCLE 122
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000034
	R4=0x00000038	R5=0x0000003C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000094
ifid:
	instr	0x3C23D70A
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		33  beq x1 x0 #124  COMPLETED
		34  halt  COMPLETED



*** CYCLE 123
Memory
	Address		Data
	0x00000000	86 00 30 00 86 01 40 00 06 02 80 00 86 02 C0 00
	0x00000010	05 8E 00 06 86 80 F0 FF 07 10 01 09 07 14 01 0C
	0x00000020	07 18 01 0F 07 91 01 09 07 95 01 0C 07 99 01 0F
	0x00000030	07 12 02 09 07 16 02 0C 07 1A 02 0F 07 93 02 09
	0x00000040	07 97 02 0C 07 9B 02 0F 01 10 80 04 01 11 A1 04
	0x00000050	01 12 C2 04 01 13 E3 04 01 10 00 01 01 11 21 01
	0x00000060	01 12 42 01 01 13 63 01 08 10 01 12 08 90 21 12
	0x00000070	08 10 42 12 08 90 62 12 06 01 01 01 86 81 01 01
	0x00000080	06 02 02 01 86 82 02 01 03 80 F8 FF 3F 00 00 00
	0x00000090	0A D7 23 3C 0A D7 A3 3C 8F C2 F5 3C 0A D7 23 3D
	0x000000A0	CD CC 4C 3D 8F C2 75 3D 29 5C 8F 3D 0A D7 A3 3D
	0x000000B0	EC 51 B8 3D CD CC CC 3D AE 47 E1 3D 8F C2 F5 3D
	0x000000C0	00 00 80 3F 00 00 00 40 00 00 40 40 00 00 80 40
	0x000000D0	00 00 A0 40 00 00 C0 40 00 00 E0 40 00 00 00 41
	0x000000E0	00 00 10 41 00 00 20 41 00 00 30 41 00 00 40 41
	0x000000F0	00 00 C8 42 00 00 CA 42 00 00 CC 42 00 00 CE 42
	0x00000100	00 00 D0 42 00 00 D2 42 00 00 D4 42 00 00 D6 42
	0x00000110	00 00 D8 42 00 00 DA 42 00 00 DC 42 00 00 DE 42
	0x00000120	1F 05 C8 42 7B 14 CA 42 14 2E CC 42 EC 51 CE 42
	0x00000130	00 80 D0 42 52 B8 D2 42 E1 FA D4 42 AE 47 D7 42
	0x00000140	B8 9E D9 42 00 00 DC 42 85 6B DE 42 48 E1 E0 42
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000030	R3=0x00000034
	R4=0x00000038	R5=0x0000003C	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=108.81    	F1=0         	F2=110       	F3=0         
	F4=111.21    	F5=0         	F6=112.44    	F7=0         
	F8=9         	F9=0         	F10=10        	F11=0         
	F12=11        	F13=0         	F14=12        	F15=0         
	F16=108       	F17=0         	F18=109       	F19=0         
	F20=110       	F21=0         	F22=111       	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000094
ifid:
	instr	0x3C23D70A
IQ:
CQ:
INT fu:
MEM fu:
ADD fu:
MULT fu:
DIV fu:
integer writeback ports:
floating writeback ports:
branch PC update:
ROB:
		34  halt  COMPLETED

SIMULATION COMPLETE!
COMMITTED 99 INSTRUCTIONS IN 123 CYCLES
CPI:  1.24
