ARM GAS  /tmp/cc7a8d2b.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_uart_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.UARTEx_Wakeup_AddressConfig,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	UARTEx_Wakeup_AddressConfig:
  26              	.LVL0:
  27              	.LFB149:
  28              		.file 1 "Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c"
   1:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @file    stm32l4xx_hal_uart_ex.c
   4:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief   Extended UART HAL module driver.
   6:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This file provides firmware functions to manage the following extended
   7:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (UART).
   8:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *           + Peripheral Control functions
  10:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  11:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ******************************************************************************
  13:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @attention
  14:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  15:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * Copyright (c) 2017 STMicroelectronics.
  16:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * All rights reserved.
  17:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  18:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  19:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * in the root directory of this software component.
  20:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  21:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  22:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ******************************************************************************
  23:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   @verbatim
  24:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ==============================================================================
  25:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                ##### UART peripheral extended features  #####
  26:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ==============================================================================
  27:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  28:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Declare a UART_HandleTypeDef handle structure.
  29:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  30:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) For the UART RS485 Driver Enable mode, initialize the UART registers
ARM GAS  /tmp/cc7a8d2b.s 			page 2


  31:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         by calling the HAL_RS485Ex_Init() API.
  32:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  33:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) FIFO mode enabling/disabling and RX/TX FIFO threshold programming.
  34:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  35:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         -@- When UART operates in FIFO mode, FIFO mode must be enabled prior
  36:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             starting RX/TX transfers. Also RX/TX FIFO thresholds must be
  37:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             configured prior starting RX/TX transfers.
  38:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  39:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   @endverbatim
  40:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ******************************************************************************
  41:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  42:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  43:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #include "stm32l4xx_hal.h"
  45:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  46:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  47:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  48:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  49:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  50:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx UARTEx
  51:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief UART Extended HAL module driver
  52:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  53:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  54:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  55:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #ifdef HAL_UART_MODULE_ENABLED
  56:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  57:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private typedef -----------------------------------------------------------*/
  58:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private define ------------------------------------------------------------*/
  59:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR1_FIFOEN)
  60:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEX_Private_Constants UARTEx Private Constants
  61:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  62:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  63:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* UART RX FIFO depth */
  64:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #define RX_FIFO_DEPTH 8U
  65:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  66:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* UART TX FIFO depth */
  67:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #define TX_FIFO_DEPTH 8U
  68:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
  69:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
  70:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  71:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR1_FIFOEN */
  72:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  73:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private macros ------------------------------------------------------------*/
  74:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private variables ---------------------------------------------------------*/
  75:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Private function prototypes -----------------------------------------------*/
  76:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Private_Functions UARTEx Private Functions
  77:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  78:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  79:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelecti
  80:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR1_FIFOEN)
  81:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart);
  82:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR1_FIFOEN */
  83:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
  84:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
  85:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  86:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  87:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /* Exported functions --------------------------------------------------------*/
ARM GAS  /tmp/cc7a8d2b.s 			page 3


  88:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  89:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions  UARTEx Exported Functions
  90:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
  91:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
  92:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
  93:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions_Group1 Initialization and de-initialization functions
  94:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief    Extended Initialization and Configuration Functions
  95:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
  96:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @verbatim
  97:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** ===============================================================================
  98:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             ##### Initialization and Configuration functions #####
  99:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 100:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     [..]
 101:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     This subsection provides a set of functions allowing to initialize the USARTx or the UARTy
 102:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     in asynchronous mode.
 103:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       (+) For the asynchronous mode the parameters below can be configured:
 104:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Baud Rate
 105:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Word Length
 106:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Stop Bit
 107:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Parity: If the parity is enabled, then the MSB bit of the data written
 108:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****              in the data register is transmitted but is changed by the parity bit.
 109:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Hardware flow control
 110:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Receiver/transmitter modes
 111:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) Over Sampling Method
 112:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) One-Bit Sampling Method
 113:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       (+) For the asynchronous mode, the following advanced features can be configured as well:
 114:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) TX and/or RX pin level inversion
 115:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) data logical level inversion
 116:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) RX and TX pins swap
 117:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) RX overrun detection disabling
 118:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) DMA disabling on RX error
 119:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) MSB first on communication line
 120:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (++) auto Baud rate detection
 121:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     [..]
 122:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     The HAL_RS485Ex_Init() API follows the UART RS485 mode configuration
 123:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      procedures (details for the procedures are available in reference manual).
 124:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 125:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @endverbatim
 126:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 127:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   Depending on the frame length defined by the M1 and M0 bits (7-bit,
 128:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   8-bit or 9-bit), the possible UART formats are listed in the
 129:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   following table.
 130:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 131:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     Table 1. UART frame format.
 132:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     +-----------------------------------------------------------------------+
 133:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |  M1 bit |  M0 bit |  PCE bit  |             UART frame                |
 134:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 135:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    0    |    0    |    0      |    | SB |    8 bit data   | STB |     |
 136:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 137:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    0    |    0    |    1      |    | SB | 7 bit data | PB | STB |     |
 138:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 139:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    0    |    1    |    0      |    | SB |    9 bit data   | STB |     |
 140:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 141:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    0    |    1    |    1      |    | SB | 8 bit data | PB | STB |     |
 142:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
 143:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    1    |    0    |    0      |    | SB |    7 bit data   | STB |     |
 144:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |---------|---------|-----------|---------------------------------------|
ARM GAS  /tmp/cc7a8d2b.s 			page 4


 145:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     |    1    |    0    |    1      |    | SB | 6 bit data | PB | STB |     |
 146:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     +-----------------------------------------------------------------------+
 147:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 148:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
 149:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 150:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 151:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 152:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Initialize the RS485 Driver enable feature according to the specified
 153:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *         parameters in the UART_InitTypeDef and creates the associated handle.
 154:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart            UART handle.
 155:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Polarity         Select the driver enable polarity.
 156:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 157:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_DE_POLARITY_HIGH DE signal is active high
 158:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_DE_POLARITY_LOW  DE signal is active low
 159:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param AssertionTime    Driver Enable assertion time:
 160:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       5-bit value defining the time between the activation of the DE (Driver Enable)
 161:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       signal and the beginning of the start bit. It is expressed in sample time
 162:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       units (1/8 or 1/16 bit time, depending on the oversampling rate)
 163:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param DeassertionTime  Driver Enable deassertion time:
 164:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       5-bit value defining the time between the end of the last stop bit, in a
 165:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       transmitted message, and the de-activation of the DE (Driver Enable) signal.
 166:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       It is expressed in sample time units (1/8 or 1/16 bit time, depending on the
 167:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       oversampling rate).
 168:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 169:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 170:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t Assertion
 171:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                                    uint32_t DeassertionTime)
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t temp;
 174:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 175:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the UART handle allocation */
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart == NULL)
 177:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_ERROR;
 179:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 180:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the Driver Enable UART instance */
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance));
 182:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 183:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the Driver Enable polarity */
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_DE_POLARITY(Polarity));
 185:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 186:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the Driver Enable assertion time */
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_ASSERTIONTIME(AssertionTime));
 188:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 189:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the Driver Enable deassertion time */
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));
 191:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->gState == HAL_UART_STATE_RESET)
 193:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 194:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Allocate lock resource and initialize it */
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->Lock = HAL_UNLOCKED;
 196:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 197:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
 198:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     UART_InitCallbacksToDefault(huart);
 199:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 200:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if (huart->MspInitCallback == NULL)
 201:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
ARM GAS  /tmp/cc7a8d2b.s 			page 5


 202:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       huart->MspInitCallback = HAL_UART_MspInit;
 203:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 204:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 205:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Init the low level hardware */
 206:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->MspInitCallback(huart);
 207:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #else
 208:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Init the low level hardware : GPIO, CLOCK, CORTEX */
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     HAL_UART_MspInit(huart);
 210:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
 211:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 212:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 214:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 215:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable the Peripheral */
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 217:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 218:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the UART Communication parameters */
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (UART_SetConfig(huart) == HAL_ERROR)
 220:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 221:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_ERROR;
 222:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 223:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 225:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     UART_AdvFeatureConfig(huart);
 227:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 228:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 229:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 231:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 232:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the Driver Enable polarity */
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 234:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 235:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the Driver Enable assertion and deassertion times */
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 239:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 240:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable the Peripheral */
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_ENABLE(huart);
 242:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 243:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return (UART_CheckIdleState(huart));
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 246:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 247:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 248:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
 249:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 250:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 251:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions_Group2 IO operation functions
 252:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *  @brief Extended functions
 253:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
 254:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @verbatim
 255:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 256:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                       ##### IO operation functions #####
 257:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 258:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     This subsection provides a set of Wakeup and FIFO mode related callback functions.
ARM GAS  /tmp/cc7a8d2b.s 			page 6


 259:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 260:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Wakeup from Stop mode Callback:
 261:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (+) HAL_UARTEx_WakeupCallback()
 262:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 263:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) TX/RX Fifos Callbacks:
 264:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (+) HAL_UARTEx_RxFifoFullCallback()
 265:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (+) HAL_UARTEx_TxFifoEmptyCallback()
 266:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 267:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @endverbatim
 268:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
 269:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 270:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 271:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 272:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief UART wakeup from Stop mode callback.
 273:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
 274:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval None
 275:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 276:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** __weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 278:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UNUSED(huart);
 280:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 281:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 282:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             the HAL_UARTEx_WakeupCallback can be implemented in the user file.
 283:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****    */
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 285:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 286:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR1_FIFOEN)
 287:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 288:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  UART RX Fifo full callback.
 289:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param  huart UART handle.
 290:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval None
 291:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 292:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** __weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 294:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UNUSED(huart);
 296:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 297:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 298:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
 299:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****    */
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 301:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 302:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 303:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  UART TX Fifo empty callback.
 304:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param  huart UART handle.
 305:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval None
 306:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 307:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** __weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 309:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UNUSED(huart);
 311:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 312:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 313:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****             the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
 314:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****    */
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
ARM GAS  /tmp/cc7a8d2b.s 			page 7


 316:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR1_FIFOEN */
 317:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 318:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 319:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
 320:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 321:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 322:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @defgroup UARTEx_Exported_Functions_Group3 Peripheral Control functions
 323:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief    Extended Peripheral Control functions
 324:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *
 325:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @verbatim
 326:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 327:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                       ##### Peripheral Control functions #####
 328:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****  ===============================================================================
 329:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     [..] This section provides the following functions:
 330:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_EnableClockStopMode() API enables the UART clock (HSI or LSE only) during stop 
 331:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_DisableClockStopMode() API disables the above functionality
 332:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_MultiProcessorEx_AddressLength_Set() API optionally sets the UART node address
 333:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****          detection length to more than 4 bits for multiprocessor address mark wake up.
 334:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_StopModeWakeUpSourceConfig() API defines the wake-up from stop mode
 335:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****          trigger: address match, Start Bit detection or RXNE bit status.
 336:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_EnableStopMode() API enables the UART to wake up the MCU from stop mode
 337:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_DisableStopMode() API disables the above functionality
 338:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_EnableFifoMode() API enables the FIFO mode
 339:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_DisableFifoMode() API disables the FIFO mode
 340:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_SetTxFifoThreshold() API sets the TX FIFO threshold
 341:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****      (+) HAL_UARTEx_SetRxFifoThreshold() API sets the RX FIFO threshold
 342:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 343:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     [..] This subsection also provides a set of additional functions providing enhanced reception
 344:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     services to user. (For example, these functions allow application to handle use cases
 345:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     where number of data to be received is unknown).
 346:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 347:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Compared to standard reception services which only consider number of received
 348:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         data elements as reception completion criteria, these functions also consider additional ev
 349:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         as triggers for updating reception status to caller :
 350:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****        (+) Detection of inactivity period (RX line has not been active for a given period).
 351:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           (++) RX inactivity detected by IDLE event, i.e. RX line has been in idle state (normally 
 352:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                for 1 frame time, after last received byte.
 353:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           (++) RX inactivity detected by RTO, i.e. line has been in idle state
 354:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                for a programmable time, after last received byte.
 355:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****        (+) Detection that a specific character has been received.
 356:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 357:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) There are two mode of transfer:
 358:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****        (+) Blocking mode: The reception is performed in polling mode, until either expected number 
 359:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            or till IDLE event occurs. Reception is handled only during function execution.
 360:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            When function exits, no data reception could occur. HAL status and number of actually re
 361:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            are returned by function after finishing transfer.
 362:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****        (+) Non-Blocking mode: The reception is performed using Interrupts or DMA.
 363:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            These API's return the HAL status.
 364:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            The end of the data processing will be indicated through the
 365:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            dedicated UART IRQ when using Interrupt mode or the DMA IRQ when using DMA mode.
 366:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            The HAL_UARTEx_RxEventCallback() user callback will be executed during Receive process
 367:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            The HAL_UART_ErrorCallback()user callback will be executed when a reception error is det
 368:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 369:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Blocking mode API:
 370:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (+) HAL_UARTEx_ReceiveToIdle()
 371:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 372:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Non-Blocking mode API with Interrupt:
ARM GAS  /tmp/cc7a8d2b.s 			page 8


 373:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (+) HAL_UARTEx_ReceiveToIdle_IT()
 374:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 375:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     (#) Non-Blocking mode API with DMA:
 376:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         (+) HAL_UARTEx_ReceiveToIdle_DMA()
 377:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 378:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** @endverbatim
 379:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
 380:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 381:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 382:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR3_UCESM)
 383:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 384:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Keep UART Clock enabled when in Stop Mode.
 385:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note   When the USART clock source is configured to be LSE or HSI, it is possible to keep enab
 386:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *         this clock during STOP mode by setting the UCESM bit in USART_CR3 control register.
 387:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note   When LPUART is used to wakeup from stop with LSE is selected as LPUART clock source,
 388:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *         and desired baud rate is 9600 baud, the bit UCESM bit in LPUART_CR3 control register mu
 389:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param  huart UART handle.
 390:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 391:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 392:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_EnableClockStopMode(UART_HandleTypeDef *huart)
 393:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 394:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 395:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 396:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 397:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set UCESM bit */
 398:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_UCESM);
 399:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 400:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 401:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 402:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 403:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 404:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 405:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 406:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 407:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Disable UART Clock when in Stop Mode.
 408:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param  huart UART handle.
 409:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 410:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 411:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_DisableClockStopMode(UART_HandleTypeDef *huart)
 412:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 413:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 414:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 415:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 416:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Clear UCESM bit */
 417:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_UCESM);
 418:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 419:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 420:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 421:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 422:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 423:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 424:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 425:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR3_UCESM */
 426:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 427:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief By default in multiprocessor mode, when the wake up method is set
 428:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        to address mark, the UART handles only 4-bit long addresses detection;
 429:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        this API allows to enable longer addresses detection (6-, 7- or 8-bit
ARM GAS  /tmp/cc7a8d2b.s 			page 9


 430:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        long).
 431:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  Addresses detection lengths are: 6-bit address detection in 7-bit data mode,
 432:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        7-bit address detection in 8-bit data mode, 8-bit address detection in 9-bit data mode.
 433:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart         UART handle.
 434:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param AddressLength This parameter can be one of the following values:
 435:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address
 436:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address
 437:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 438:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 439:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t Addres
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 441:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the UART handle allocation */
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart == NULL)
 443:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_ERROR;
 445:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 446:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 447:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the address length parameter */
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength));
 449:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 451:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 452:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable the Peripheral */
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 454:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 455:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the address length */
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 457:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 458:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable the Peripheral */
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_ENABLE(huart);
 460:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 461:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* TEACK and/or REACK to check before moving huart->gState to Ready */
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return (UART_CheckIdleState(huart));
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 464:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 465:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 466:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Set Wakeup from Stop mode interrupt flag selection.
 467:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note It is the application responsibility to enable the interrupt used as
 468:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       usart_wkup interrupt source before entering low-power mode.
 469:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart           UART handle.
 470:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param WakeUpSelection Address match, Start Bit detection or RXNE/RXFNE bit status.
 471:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 472:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_WAKEUP_ON_ADDRESS
 473:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_WAKEUP_ON_STARTBIT
 474:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
 475:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 476:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 477:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeD
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tickstart;
 481:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 482:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* check the wake-up from stop mode UART instance */
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
 484:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* check the wake-up selection parameter */
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));
 486:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 10


 487:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 489:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 491:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 492:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable the Peripheral */
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 494:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 495:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the wake-up selection scheme */
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 497:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 499:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 501:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 502:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 503:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable the Peripheral */
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_ENABLE(huart);
 505:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 506:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Init tickstart for timeout management */
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tickstart = HAL_GetTick();
 508:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 509:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Wait until REACK flag is set */
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE)
 511:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     status = HAL_TIMEOUT;
 513:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 514:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   else
 515:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 516:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Initialize the UART State */
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->gState = HAL_UART_STATE_READY;
 518:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 519:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 520:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 522:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return status;
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 525:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 526:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 527:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Enable UART Stop Mode.
 528:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
 529:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
 530:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 531:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 532:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 534:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 536:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 537:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set UESM bit */
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 539:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 540:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 542:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
ARM GAS  /tmp/cc7a8d2b.s 			page 11


 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 545:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 546:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 547:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Disable UART Stop Mode.
 548:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
 549:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 550:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 551:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart)
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 553:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 555:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 556:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Clear UESM bit */
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
 558:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 559:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 561:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 564:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 565:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR1_FIFOEN)
 566:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 567:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Enable the FIFO mode.
 568:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart      UART handle.
 569:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 570:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 571:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 574:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 575:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check parameters */
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 577:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 578:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 580:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 582:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 583:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Save actual UART configuration */
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 585:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 586:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable UART */
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 588:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 589:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable FIFO mode */
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->FifoMode = UART_FIFOMODE_ENABLE;
 592:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 593:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Restore UART configuration */
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 595:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 596:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Determine the number of data to process during RX/TX ISR execution */
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UARTEx_SetNbDataToProcess(huart);
 598:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 600:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 12


 601:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 603:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 606:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 607:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 608:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Disable the FIFO mode.
 609:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart      UART handle.
 610:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 611:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 612:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 615:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 616:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check parameters */
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 618:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 619:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 621:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 623:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 624:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Save actual UART configuration */
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 626:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 627:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable UART */
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 629:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 630:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Enable FIFO mode */
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->FifoMode = UART_FIFOMODE_DISABLE;
 633:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 634:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Restore UART configuration */
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 636:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 638:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 639:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 641:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 644:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 645:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 646:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Set the TXFIFO threshold.
 647:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart      UART handle.
 648:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Threshold  TX FIFO threshold value
 649:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 650:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_1_8
 651:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_1_4
 652:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_1_2
 653:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_3_4
 654:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
 655:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
 656:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 657:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
ARM GAS  /tmp/cc7a8d2b.s 			page 13


 658:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 661:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 662:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check parameters */
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 665:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 666:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 668:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 670:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 671:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Save actual UART configuration */
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 673:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 674:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable UART */
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 676:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 677:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Update TX threshold configuration */
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 679:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 680:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Determine the number of data to process during RX/TX ISR execution */
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UARTEx_SetNbDataToProcess(huart);
 682:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 683:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Restore UART configuration */
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 685:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 687:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 688:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 690:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 693:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 694:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 695:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief  Set the RXFIFO threshold.
 696:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart      UART handle.
 697:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Threshold  RX FIFO threshold value
 698:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *          This parameter can be one of the following values:
 699:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_1_8
 700:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_1_4
 701:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_1_2
 702:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_3_4
 703:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
 704:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
 705:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 706:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 707:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 710:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 711:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the parameters */
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 714:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 14


 715:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_LOCK(huart);
 717:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_BUSY;
 719:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 720:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Save actual UART configuration */
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   tmpcr1 = READ_REG(huart->Instance->CR1);
 722:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 723:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Disable UART */
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UART_DISABLE(huart);
 725:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 726:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Update RX threshold configuration */
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 728:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 729:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Determine the number of data to process during RX/TX ISR execution */
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   UARTEx_SetNbDataToProcess(huart);
 731:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 732:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Restore UART configuration */
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   WRITE_REG(huart->Instance->CR1, tmpcr1);
 734:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->gState = HAL_UART_STATE_READY;
 736:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 737:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Unlocked */
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   __HAL_UNLOCK(huart);
 739:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   return HAL_OK;
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 742:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 743:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR1_FIFOEN */
 744:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 745:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Receive an amount of data in blocking mode till either the expected number of data
 746:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        is received or an IDLE event occurs.
 747:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  HAL_OK is returned if reception is completed (expected number of data has been received)
 748:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        or if reception is stopped after IDLE event (less than the expected number of data has b
 749:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        In this case, RxLen output parameter indicates number of data available in reception buf
 750:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 751:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        the received data is handled as a set of uint16_t. In this case, Size must indicate the 
 752:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        of uint16_t available through pData.
 753:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note When FIFO mode is enabled, the RXFNE flag is set as long as the RXFIFO
 754:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       is not empty. Read operations from the RDR register are performed when
 755:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       RXFNE flag is set. From hardware perspective, RXFNE flag and
 756:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       RXNE are mapped on the same bit-field.
 757:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart   UART handle.
 758:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param pData   Pointer to data buffer (uint8_t or uint16_t data elements).
 759:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Size    Amount of data elements (uint8_t or uint16_t) to be received.
 760:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param RxLen   Number of data elements finally received
 761:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *                (could be lower than Size, in case reception ends on IDLE event)
 762:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
 763:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 764:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 765:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size
 766:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                                            uint32_t Timeout)
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint8_t  *pdata8bits;
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint16_t *pdata16bits;
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint16_t uhMask;
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tickstart;
ARM GAS  /tmp/cc7a8d2b.s 			page 15


 772:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 773:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check that a Rx process is not already ongoing */
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->RxState == HAL_UART_STATE_READY)
 775:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if ((pData == NULL) || (Size == 0U))
 777:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       return  HAL_ERROR;
 779:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 780:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     __HAL_LOCK(huart);
 782:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 786:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 787:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Init tickstart for timeout management */
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     tickstart = HAL_GetTick();
 789:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxXferSize  = Size;
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxXferCount = Size;
 792:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 793:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Computation of UART mask to apply to RDR register */
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     UART_MASK_COMPUTATION(huart);
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 796:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 797:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 799:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata8bits  = NULL;
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata16bits = (uint16_t *) pData;
 802:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 803:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     else
 804:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 805:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata8bits  = pData;
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata16bits = NULL;
 807:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 808:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     __HAL_UNLOCK(huart);
 810:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 811:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Initialize output number of received elements */
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     *RxLen = 0U;
 813:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 814:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* as long as data have to be received */
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     while (huart->RxXferCount > 0U)
 816:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 817:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       /* Check if IDLE flag is set */
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 819:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 820:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* Clear IDLE flag in ISR */
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 822:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 823:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* If Set, but no data ever received, clear flag without exiting loop */
 824:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* If Set, and data has already been received, this means Idle Event is valid : End recepti
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         if (*RxLen > 0U)
 826:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           huart->RxState = HAL_UART_STATE_READY;
 828:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 16


 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           return HAL_OK;
 830:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 831:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 832:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 833:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       /* Check if RXNE flag is set */
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 835:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         if (pdata8bits == NULL)
 837:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata16bits++;
 840:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 841:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         else
 842:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata8bits++;
 845:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 846:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* Increment number of received elements */
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         *RxLen += 1U;
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         huart->RxXferCount--;
 849:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 850:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 851:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       /* Check for the Timeout */
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       if (Timeout != HAL_MAX_DELAY)
 853:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 855:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           huart->RxState = HAL_UART_STATE_READY;
 857:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           return HAL_TIMEOUT;
 859:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 860:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 861:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 862:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 863:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Set number of received elements in output parameter : RxLen */
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     *RxLen = huart->RxXferSize - huart->RxXferCount;
 865:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* At end of Rx process, restore huart->RxState to Ready */
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxState = HAL_UART_STATE_READY;
 867:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_OK;
 869:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 870:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   else
 871:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_BUSY;
 873:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 875:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 876:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 877:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Receive an amount of data in interrupt mode till either the expected number of data
 878:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        is received or an IDLE event occurs.
 879:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  Reception is initiated by this function call. Further progress of reception is achieved 
 880:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        to UART interrupts raised by RXNE and IDLE events. Callback is called at end of receptio
 881:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        number of received data elements.
 882:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 883:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        the received data is handled as a set of uint16_t. In this case, Size must indicate the 
 884:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        of uint16_t available through pData.
 885:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
ARM GAS  /tmp/cc7a8d2b.s 			page 17


 886:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
 887:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
 888:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 889:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 890:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t S
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status;
 893:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 894:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check that a Rx process is not already ongoing */
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->RxState == HAL_UART_STATE_READY)
 896:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if ((pData == NULL) || (Size == 0U))
 898:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       return HAL_ERROR;
 900:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 901:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     __HAL_LOCK(huart);
 903:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 904:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Set Reception type to reception till IDLE Event*/
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 906:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     status =  UART_Start_Receive_IT(huart, pData, Size);
 908:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 909:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Check Rx process has been successfully started */
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if (status == HAL_OK)
 911:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 913:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 916:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 917:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       else
 918:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 919:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* In case of errors already pending when reception is started,
 920:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            Interrupts may have already been raised and lead to reception abortion.
 921:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            (Overrun error for instance).
 922:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         status = HAL_ERROR;
 924:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 925:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 926:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return status;
 928:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 929:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   else
 930:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_BUSY;
 932:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 934:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 935:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 936:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Receive an amount of data in DMA mode till either the expected number
 937:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        of data is received or an IDLE event occurs.
 938:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  Reception is initiated by this function call. Further progress of reception is achieved 
 939:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        to DMA services, transferring automatically received data elements in user reception buf
 940:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        calling registered callbacks at half/end of reception. UART IDLE events are also used to
 941:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        reception phase as ended. In all cases, callback execution will indicate number of recei
 942:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  When the UART parity is enabled (PCE = 1), the received data contain
ARM GAS  /tmp/cc7a8d2b.s 			page 18


 943:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        the parity bit (MSB position).
 944:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note  When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M
 945:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        the received data is handled as a set of uint16_t. In this case, Size must indicate the 
 946:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *        of uint16_t available through pData.
 947:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
 948:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
 949:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
 950:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval HAL status
 951:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
 952:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t 
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status;
 955:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 956:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check that a Rx process is not already ongoing */
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->RxState == HAL_UART_STATE_READY)
 958:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if ((pData == NULL) || (Size == 0U))
 960:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       return HAL_ERROR;
 962:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 963:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     __HAL_LOCK(huart);
 965:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 966:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Set Reception type to reception till IDLE Event*/
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 968:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     status =  UART_Start_Receive_DMA(huart, pData, Size);
 970:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 971:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* Check Rx process has been successfully started */
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     if (status == HAL_OK)
 973:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 975:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 978:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 979:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       else
 980:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 981:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         /* In case of errors already pending when reception is started,
 982:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            Interrupts may have already been raised and lead to reception abortion.
 983:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            (Overrun error for instance).
 984:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****            In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         status = HAL_ERROR;
 986:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 987:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 988:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return status;
 990:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 991:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   else
 992:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     return HAL_BUSY;
 994:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 996:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 997:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
 998:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
 999:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
ARM GAS  /tmp/cc7a8d2b.s 			page 19


1000:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1001:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
1002:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @}
1003:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
1004:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1005:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /** @addtogroup UARTEx_Private_Functions
1006:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @{
1007:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
1008:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1009:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
1010:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Initialize the UART wake-up from stop mode parameters when triggered by address detectio
1011:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart           UART handle.
1012:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param WakeUpSelection UART wake up from stop mode parameters.
1013:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval None
1014:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
1015:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelecti
1016:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
  29              		.loc 1 1016 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 1016 1 is_stmt 0 view .LVU1
  35 0000 82B0     		sub	sp, sp, #8
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38 0002 02AB     		add	r3, sp, #8
  39 0004 03E90600 		stmdb	r3, {r1, r2}
1017:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));
  40              		.loc 1 1017 3 is_stmt 1 view .LVU2
1018:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1019:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the USART address length */
1020:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
  41              		.loc 1 1020 3 view .LVU3
  42 0008 0268     		ldr	r2, [r0]
  43 000a 5368     		ldr	r3, [r2, #4]
  44 000c 23F01003 		bic	r3, r3, #16
  45 0010 BDF80410 		ldrh	r1, [sp, #4]
  46 0014 0B43     		orrs	r3, r3, r1
  47 0016 5360     		str	r3, [r2, #4]
1021:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1022:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Set the USART address node */
1023:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_AD
  48              		.loc 1 1023 3 view .LVU4
  49 0018 0268     		ldr	r2, [r0]
  50 001a 5368     		ldr	r3, [r2, #4]
  51 001c 23F07F43 		bic	r3, r3, #-16777216
  52 0020 9DF80610 		ldrb	r1, [sp, #6]	@ zero_extendqisi2
  53 0024 43EA0163 		orr	r3, r3, r1, lsl #24
  54 0028 5360     		str	r3, [r2, #4]
1024:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
  55              		.loc 1 1024 1 is_stmt 0 view .LVU5
  56 002a 02B0     		add	sp, sp, #8
  57              	.LCFI1:
  58              		.cfi_def_cfa_offset 0
  59              		@ sp needed
  60 002c 7047     		bx	lr
ARM GAS  /tmp/cc7a8d2b.s 			page 20


  61              		.cfi_endproc
  62              	.LFE149:
  64              		.section	.text.UARTEx_SetNbDataToProcess,"ax",%progbits
  65              		.align	1
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  69              		.fpu fpv4-sp-d16
  71              	UARTEx_SetNbDataToProcess:
  72              	.LVL1:
  73              	.LFB150:
1025:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1026:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #if defined(USART_CR1_FIFOEN)
1027:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** /**
1028:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @brief Calculate the number of data to process in RX/TX ISR.
1029:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @note The RX FIFO depth and the TX FIFO depth is extracted from
1030:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   *       the UART configuration registers.
1031:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @param huart UART handle.
1032:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   * @retval None
1033:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   */
1034:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** {
  74              		.loc 1 1035 1 is_stmt 1 view -0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
1036:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint8_t rx_fifo_depth;
  79              		.loc 1 1036 3 view .LVU7
1037:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint8_t tx_fifo_depth;
  80              		.loc 1 1037 3 view .LVU8
1038:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint8_t rx_fifo_threshold;
  81              		.loc 1 1038 3 view .LVU9
1039:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint8_t tx_fifo_threshold;
  82              		.loc 1 1039 3 view .LVU10
1040:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  83              		.loc 1 1040 3 view .LVU11
1041:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
  84              		.loc 1 1041 3 view .LVU12
1042:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
1043:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   if (huart->FifoMode == UART_FIFOMODE_DISABLE)
  85              		.loc 1 1043 3 view .LVU13
  86              		.loc 1 1043 12 is_stmt 0 view .LVU14
  87 0000 436E     		ldr	r3, [r0, #100]
  88              		.loc 1 1043 6 view .LVU15
  89 0002 2BB9     		cbnz	r3, .L4
1044:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
1045:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->NbTxDataToProcess = 1U;
  90              		.loc 1 1045 5 is_stmt 1 view .LVU16
  91              		.loc 1 1045 30 is_stmt 0 view .LVU17
  92 0004 0123     		movs	r3, #1
  93 0006 A0F86A30 		strh	r3, [r0, #106]	@ movhi
1046:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->NbRxDataToProcess = 1U;
  94              		.loc 1 1046 5 is_stmt 1 view .LVU18
  95              		.loc 1 1046 30 is_stmt 0 view .LVU19
  96 000a A0F86830 		strh	r3, [r0, #104]	@ movhi
  97 000e 7047     		bx	lr
ARM GAS  /tmp/cc7a8d2b.s 			page 21


  98              	.L4:
1035:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint8_t rx_fifo_depth;
  99              		.loc 1 1035 1 view .LVU20
 100 0010 30B4     		push	{r4, r5}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 4, -8
 104              		.cfi_offset 5, -4
1047:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
1048:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   else
1049:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
1050:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     rx_fifo_depth = RX_FIFO_DEPTH;
 105              		.loc 1 1050 5 is_stmt 1 view .LVU21
 106              	.LVL2:
1051:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     tx_fifo_depth = TX_FIFO_DEPTH;
 107              		.loc 1 1051 5 view .LVU22
1052:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RX
 108              		.loc 1 1052 5 view .LVU23
 109              		.loc 1 1052 35 is_stmt 0 view .LVU24
 110 0012 0368     		ldr	r3, [r0]
 111 0014 9A68     		ldr	r2, [r3, #8]
 112              		.loc 1 1052 23 view .LVU25
 113 0016 C2F34262 		ubfx	r2, r2, #25, #3
 114              	.LVL3:
1053:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TX
 115              		.loc 1 1053 5 is_stmt 1 view .LVU26
 116              		.loc 1 1053 35 is_stmt 0 view .LVU27
 117 001a 9968     		ldr	r1, [r3, #8]
 118              		.loc 1 1053 23 view .LVU28
 119 001c 490F     		lsrs	r1, r1, #29
 120              	.LVL4:
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 121              		.loc 1 1054 5 is_stmt 1 view .LVU29
 122              		.loc 1 1054 68 is_stmt 0 view .LVU30
 123 001e 094D     		ldr	r5, .L9
 124 0020 6B5C     		ldrb	r3, [r5, r1]	@ zero_extendqisi2
 125              		.loc 1 1054 57 view .LVU31
 126 0022 DB00     		lsls	r3, r3, #3
1055:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                                (uint16_t)denominator[tx_fifo_threshold];
 127              		.loc 1 1055 53 view .LVU32
 128 0024 084C     		ldr	r4, .L9+4
 129 0026 615C     		ldrb	r1, [r4, r1]	@ zero_extendqisi2
 130              	.LVL5:
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 131              		.loc 1 1054 89 view .LVU33
 132 0028 93FBF1F3 		sdiv	r3, r3, r1
1054:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 133              		.loc 1 1054 30 view .LVU34
 134 002c A0F86A30 		strh	r3, [r0, #106]	@ movhi
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 135              		.loc 1 1056 5 is_stmt 1 view .LVU35
 136              		.loc 1 1056 68 is_stmt 0 view .LVU36
 137 0030 AB5C     		ldrb	r3, [r5, r2]	@ zero_extendqisi2
 138              		.loc 1 1056 57 view .LVU37
 139 0032 DB00     		lsls	r3, r3, #3
1057:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****                                (uint16_t)denominator[rx_fifo_threshold];
 140              		.loc 1 1057 53 view .LVU38
ARM GAS  /tmp/cc7a8d2b.s 			page 22


 141 0034 A25C     		ldrb	r2, [r4, r2]	@ zero_extendqisi2
 142              	.LVL6:
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 143              		.loc 1 1056 89 view .LVU39
 144 0036 93FBF2F3 		sdiv	r3, r3, r2
1056:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 145              		.loc 1 1056 30 view .LVU40
 146 003a A0F86830 		strh	r3, [r0, #104]	@ movhi
1058:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
1059:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 147              		.loc 1 1059 1 view .LVU41
 148 003e 30BC     		pop	{r4, r5}
 149              	.LCFI3:
 150              		.cfi_restore 5
 151              		.cfi_restore 4
 152              		.cfi_def_cfa_offset 0
 153 0040 7047     		bx	lr
 154              	.L10:
 155 0042 00BF     		.align	2
 156              	.L9:
 157 0044 00000000 		.word	.LANCHOR0
 158 0048 00000000 		.word	.LANCHOR1
 159              		.cfi_endproc
 160              	.LFE150:
 162              		.section	.text.HAL_RS485Ex_Init,"ax",%progbits
 163              		.align	1
 164              		.global	HAL_RS485Ex_Init
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 168              		.fpu fpv4-sp-d16
 170              	HAL_RS485Ex_Init:
 171              	.LVL7:
 172              	.LFB134:
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t temp;
 173              		.loc 1 172 1 is_stmt 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 173:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 177              		.loc 1 173 3 view .LVU43
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 178              		.loc 1 176 3 view .LVU44
 176:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 179              		.loc 1 176 6 is_stmt 0 view .LVU45
 180 0000 0028     		cmp	r0, #0
 181 0002 3ED0     		beq	.L15
 172:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t temp;
 182              		.loc 1 172 1 view .LVU46
 183 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 184              	.LCFI4:
 185              		.cfi_def_cfa_offset 24
 186              		.cfi_offset 3, -24
 187              		.cfi_offset 4, -20
 188              		.cfi_offset 5, -16
 189              		.cfi_offset 6, -12
 190              		.cfi_offset 7, -8
ARM GAS  /tmp/cc7a8d2b.s 			page 23


 191              		.cfi_offset 14, -4
 192 0006 0F46     		mov	r7, r1
 193 0008 1646     		mov	r6, r2
 194 000a 1D46     		mov	r5, r3
 195 000c 0446     		mov	r4, r0
 181:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 196              		.loc 1 181 3 is_stmt 1 view .LVU47
 184:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 197              		.loc 1 184 3 view .LVU48
 187:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 198              		.loc 1 187 3 view .LVU49
 190:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 199              		.loc 1 190 3 view .LVU50
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 200              		.loc 1 192 3 view .LVU51
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 201              		.loc 1 192 12 is_stmt 0 view .LVU52
 202 000e D0F88430 		ldr	r3, [r0, #132]
 203              	.LVL8:
 192:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 204              		.loc 1 192 6 view .LVU53
 205 0012 6BB3     		cbz	r3, .L20
 206              	.LVL9:
 207              	.L13:
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 208              		.loc 1 213 3 is_stmt 1 view .LVU54
 213:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 209              		.loc 1 213 17 is_stmt 0 view .LVU55
 210 0014 2423     		movs	r3, #36
 211 0016 C4F88430 		str	r3, [r4, #132]
 216:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 212              		.loc 1 216 3 is_stmt 1 view .LVU56
 213 001a 2268     		ldr	r2, [r4]
 214 001c 1368     		ldr	r3, [r2]
 215 001e 23F00103 		bic	r3, r3, #1
 216 0022 1360     		str	r3, [r2]
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 217              		.loc 1 219 3 view .LVU57
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 218              		.loc 1 219 7 is_stmt 0 view .LVU58
 219 0024 2046     		mov	r0, r4
 220 0026 FFF7FEFF 		bl	UART_SetConfig
 221              	.LVL10:
 219:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 222              		.loc 1 219 6 view .LVU59
 223 002a 0128     		cmp	r0, #1
 224 002c 1FD0     		beq	.L12
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 225              		.loc 1 224 3 is_stmt 1 view .LVU60
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 226              		.loc 1 224 26 is_stmt 0 view .LVU61
 227 002e A36A     		ldr	r3, [r4, #40]
 224:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 228              		.loc 1 224 6 view .LVU62
 229 0030 1BBB     		cbnz	r3, .L21
 230              	.L14:
 230:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 24


 231              		.loc 1 230 3 is_stmt 1 view .LVU63
 232 0032 2268     		ldr	r2, [r4]
 233 0034 9368     		ldr	r3, [r2, #8]
 234 0036 43F48043 		orr	r3, r3, #16384
 235 003a 9360     		str	r3, [r2, #8]
 233:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 236              		.loc 1 233 3 view .LVU64
 237 003c 2268     		ldr	r2, [r4]
 238 003e 9368     		ldr	r3, [r2, #8]
 239 0040 23F40043 		bic	r3, r3, #32768
 240 0044 3B43     		orrs	r3, r3, r7
 241 0046 9360     		str	r3, [r2, #8]
 236:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 242              		.loc 1 236 3 view .LVU65
 243              	.LVL11:
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 244              		.loc 1 237 3 view .LVU66
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 245              		.loc 1 237 28 is_stmt 0 view .LVU67
 246 0048 2904     		lsls	r1, r5, #16
 237:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 247              		.loc 1 237 8 view .LVU68
 248 004a 41EA4652 		orr	r2, r1, r6, lsl #21
 249              	.LVL12:
 238:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 250              		.loc 1 238 3 is_stmt 1 view .LVU69
 251 004e 2368     		ldr	r3, [r4]
 252 0050 1968     		ldr	r1, [r3]
 253 0052 21F07F71 		bic	r1, r1, #66846720
 254 0056 21F44031 		bic	r1, r1, #196608
 255 005a 1143     		orrs	r1, r1, r2
 256 005c 1960     		str	r1, [r3]
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 257              		.loc 1 241 3 view .LVU70
 258 005e 2268     		ldr	r2, [r4]
 259              	.LVL13:
 241:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 260              		.loc 1 241 3 is_stmt 0 view .LVU71
 261 0060 1368     		ldr	r3, [r2]
 262 0062 43F00103 		orr	r3, r3, #1
 263 0066 1360     		str	r3, [r2]
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 264              		.loc 1 244 3 is_stmt 1 view .LVU72
 244:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 265              		.loc 1 244 11 is_stmt 0 view .LVU73
 266 0068 2046     		mov	r0, r4
 267 006a FFF7FEFF 		bl	UART_CheckIdleState
 268              	.LVL14:
 269              	.L12:
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 270              		.loc 1 245 1 view .LVU74
 271 006e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 272              	.LVL15:
 273              	.L20:
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 274              		.loc 1 195 5 is_stmt 1 view .LVU75
 195:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 25


 275              		.loc 1 195 17 is_stmt 0 view .LVU76
 276 0070 80F88030 		strb	r3, [r0, #128]
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
 277              		.loc 1 209 5 is_stmt 1 view .LVU77
 278 0074 FFF7FEFF 		bl	HAL_UART_MspInit
 279              	.LVL16:
 209:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
 280              		.loc 1 209 5 is_stmt 0 view .LVU78
 281 0078 CCE7     		b	.L13
 282              	.L21:
 226:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 283              		.loc 1 226 5 is_stmt 1 view .LVU79
 284 007a 2046     		mov	r0, r4
 285 007c FFF7FEFF 		bl	UART_AdvFeatureConfig
 286              	.LVL17:
 287 0080 D7E7     		b	.L14
 288              	.LVL18:
 289              	.L15:
 290              	.LCFI5:
 291              		.cfi_def_cfa_offset 0
 292              		.cfi_restore 3
 293              		.cfi_restore 4
 294              		.cfi_restore 5
 295              		.cfi_restore 6
 296              		.cfi_restore 7
 297              		.cfi_restore 14
 178:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 298              		.loc 1 178 12 is_stmt 0 view .LVU80
 299 0082 0120     		movs	r0, #1
 300              	.LVL19:
 245:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 301              		.loc 1 245 1 view .LVU81
 302 0084 7047     		bx	lr
 303              		.cfi_endproc
 304              	.LFE134:
 306              		.section	.text.HAL_UARTEx_WakeupCallback,"ax",%progbits
 307              		.align	1
 308              		.weak	HAL_UARTEx_WakeupCallback
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 312              		.fpu fpv4-sp-d16
 314              	HAL_UARTEx_WakeupCallback:
 315              	.LVL20:
 316              	.LFB135:
 277:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 317              		.loc 1 277 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		@ link register save eliminated.
 279:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 322              		.loc 1 279 3 view .LVU83
 284:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 323              		.loc 1 284 1 is_stmt 0 view .LVU84
 324 0000 7047     		bx	lr
 325              		.cfi_endproc
ARM GAS  /tmp/cc7a8d2b.s 			page 26


 326              	.LFE135:
 328              		.section	.text.HAL_UARTEx_RxFifoFullCallback,"ax",%progbits
 329              		.align	1
 330              		.weak	HAL_UARTEx_RxFifoFullCallback
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 334              		.fpu fpv4-sp-d16
 336              	HAL_UARTEx_RxFifoFullCallback:
 337              	.LVL21:
 338              	.LFB136:
 293:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 339              		.loc 1 293 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 295:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 344              		.loc 1 295 3 view .LVU86
 300:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 345              		.loc 1 300 1 is_stmt 0 view .LVU87
 346 0000 7047     		bx	lr
 347              		.cfi_endproc
 348              	.LFE136:
 350              		.section	.text.HAL_UARTEx_TxFifoEmptyCallback,"ax",%progbits
 351              		.align	1
 352              		.weak	HAL_UARTEx_TxFifoEmptyCallback
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu fpv4-sp-d16
 358              	HAL_UARTEx_TxFifoEmptyCallback:
 359              	.LVL22:
 360              	.LFB137:
 308:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Prevent unused argument(s) compilation warning */
 361              		.loc 1 308 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 310:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 366              		.loc 1 310 3 view .LVU89
 315:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** #endif /* USART_CR1_FIFOEN */
 367              		.loc 1 315 1 is_stmt 0 view .LVU90
 368 0000 7047     		bx	lr
 369              		.cfi_endproc
 370              	.LFE137:
 372              		.section	.text.HAL_MultiProcessorEx_AddressLength_Set,"ax",%progbits
 373              		.align	1
 374              		.global	HAL_MultiProcessorEx_AddressLength_Set
 375              		.syntax unified
 376              		.thumb
 377              		.thumb_func
 378              		.fpu fpv4-sp-d16
 380              	HAL_MultiProcessorEx_AddressLength_Set:
 381              	.LVL23:
 382              	.LFB138:
ARM GAS  /tmp/cc7a8d2b.s 			page 27


 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the UART handle allocation */
 383              		.loc 1 440 1 is_stmt 1 view -0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 387              		.loc 1 442 3 view .LVU92
 442:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 388              		.loc 1 442 6 is_stmt 0 view .LVU93
 389 0000 C0B1     		cbz	r0, .L27
 440:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Check the UART handle allocation */
 390              		.loc 1 440 1 view .LVU94
 391 0002 08B5     		push	{r3, lr}
 392              	.LCFI6:
 393              		.cfi_def_cfa_offset 8
 394              		.cfi_offset 3, -8
 395              		.cfi_offset 14, -4
 396 0004 0346     		mov	r3, r0
 448:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 397              		.loc 1 448 3 is_stmt 1 view .LVU95
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 398              		.loc 1 450 3 view .LVU96
 450:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 399              		.loc 1 450 17 is_stmt 0 view .LVU97
 400 0006 2422     		movs	r2, #36
 401 0008 C0F88420 		str	r2, [r0, #132]
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 402              		.loc 1 453 3 is_stmt 1 view .LVU98
 403 000c 0068     		ldr	r0, [r0]
 404              	.LVL24:
 453:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 405              		.loc 1 453 3 is_stmt 0 view .LVU99
 406 000e 0268     		ldr	r2, [r0]
 407 0010 22F00102 		bic	r2, r2, #1
 408 0014 0260     		str	r2, [r0]
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 409              		.loc 1 456 3 is_stmt 1 view .LVU100
 410 0016 1868     		ldr	r0, [r3]
 411 0018 4268     		ldr	r2, [r0, #4]
 412 001a 22F01002 		bic	r2, r2, #16
 413 001e 1143     		orrs	r1, r1, r2
 414              	.LVL25:
 456:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 415              		.loc 1 456 3 is_stmt 0 view .LVU101
 416 0020 4160     		str	r1, [r0, #4]
 459:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 417              		.loc 1 459 3 is_stmt 1 view .LVU102
 418 0022 1968     		ldr	r1, [r3]
 419 0024 0A68     		ldr	r2, [r1]
 420 0026 42F00102 		orr	r2, r2, #1
 421 002a 0A60     		str	r2, [r1]
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 422              		.loc 1 462 3 view .LVU103
 462:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 423              		.loc 1 462 11 is_stmt 0 view .LVU104
 424 002c 1846     		mov	r0, r3
 425 002e FFF7FEFF 		bl	UART_CheckIdleState
ARM GAS  /tmp/cc7a8d2b.s 			page 28


 426              	.LVL26:
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 427              		.loc 1 463 1 view .LVU105
 428 0032 08BD     		pop	{r3, pc}
 429              	.LVL27:
 430              	.L27:
 431              	.LCFI7:
 432              		.cfi_def_cfa_offset 0
 433              		.cfi_restore 3
 434              		.cfi_restore 14
 444:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 435              		.loc 1 444 12 view .LVU106
 436 0034 0120     		movs	r0, #1
 437              	.LVL28:
 463:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 438              		.loc 1 463 1 view .LVU107
 439 0036 7047     		bx	lr
 440              		.cfi_endproc
 441              	.LFE138:
 443              		.section	.text.HAL_UARTEx_StopModeWakeUpSourceConfig,"ax",%progbits
 444              		.align	1
 445              		.global	HAL_UARTEx_StopModeWakeUpSourceConfig
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu fpv4-sp-d16
 451              	HAL_UARTEx_StopModeWakeUpSourceConfig:
 452              	.LVL29:
 453              	.LFB139:
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 454              		.loc 1 478 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 8
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 478:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
 458              		.loc 1 478 1 is_stmt 0 view .LVU109
 459 0000 10B5     		push	{r4, lr}
 460              	.LCFI8:
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 4, -8
 463              		.cfi_offset 14, -4
 464 0002 84B0     		sub	sp, sp, #16
 465              	.LCFI9:
 466              		.cfi_def_cfa_offset 24
 467 0004 04AB     		add	r3, sp, #16
 468 0006 03E90600 		stmdb	r3, {r1, r2}
 479:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tickstart;
 469              		.loc 1 479 3 is_stmt 1 view .LVU110
 470              	.LVL30:
 480:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 471              		.loc 1 480 3 view .LVU111
 483:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* check the wake-up selection parameter */
 472              		.loc 1 483 3 view .LVU112
 485:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 473              		.loc 1 485 3 view .LVU113
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 474              		.loc 1 488 3 view .LVU114
ARM GAS  /tmp/cc7a8d2b.s 			page 29


 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 475              		.loc 1 488 3 view .LVU115
 476 000a 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 477 000e 012B     		cmp	r3, #1
 478 0010 35D0     		beq	.L36
 479 0012 0446     		mov	r4, r0
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 480              		.loc 1 488 3 discriminator 2 view .LVU116
 481 0014 0123     		movs	r3, #1
 482 0016 80F88030 		strb	r3, [r0, #128]
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 483              		.loc 1 488 3 discriminator 2 view .LVU117
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 484              		.loc 1 490 3 discriminator 2 view .LVU118
 490:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 485              		.loc 1 490 17 is_stmt 0 discriminator 2 view .LVU119
 486 001a 2423     		movs	r3, #36
 487 001c C0F88430 		str	r3, [r0, #132]
 493:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 488              		.loc 1 493 3 is_stmt 1 discriminator 2 view .LVU120
 489 0020 0268     		ldr	r2, [r0]
 490 0022 1368     		ldr	r3, [r2]
 491 0024 23F00103 		bic	r3, r3, #1
 492 0028 1360     		str	r3, [r2]
 496:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 493              		.loc 1 496 3 discriminator 2 view .LVU121
 494 002a 0168     		ldr	r1, [r0]
 495 002c 8B68     		ldr	r3, [r1, #8]
 496 002e 23F44013 		bic	r3, r3, #3145728
 497 0032 029A     		ldr	r2, [sp, #8]
 498 0034 1343     		orrs	r3, r3, r2
 499 0036 8B60     		str	r3, [r1, #8]
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 500              		.loc 1 498 3 discriminator 2 view .LVU122
 498:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 501              		.loc 1 498 6 is_stmt 0 discriminator 2 view .LVU123
 502 0038 AAB1     		cbz	r2, .L39
 503              	.LVL31:
 504              	.L34:
 504:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 505              		.loc 1 504 3 is_stmt 1 view .LVU124
 506 003a 2268     		ldr	r2, [r4]
 507 003c 1368     		ldr	r3, [r2]
 508 003e 43F00103 		orr	r3, r3, #1
 509 0042 1360     		str	r3, [r2]
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 510              		.loc 1 507 3 view .LVU125
 507:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 511              		.loc 1 507 15 is_stmt 0 view .LVU126
 512 0044 FFF7FEFF 		bl	HAL_GetTick
 513              	.LVL32:
 514 0048 0346     		mov	r3, r0
 515              	.LVL33:
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 516              		.loc 1 510 3 is_stmt 1 view .LVU127
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 517              		.loc 1 510 7 is_stmt 0 view .LVU128
ARM GAS  /tmp/cc7a8d2b.s 			page 30


 518 004a 6FF07E42 		mvn	r2, #-33554432
 519 004e 0092     		str	r2, [sp]
 520 0050 0022     		movs	r2, #0
 521 0052 4FF48001 		mov	r1, #4194304
 522 0056 2046     		mov	r0, r4
 523              	.LVL34:
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 524              		.loc 1 510 7 view .LVU129
 525 0058 FFF7FEFF 		bl	UART_WaitOnFlagUntilTimeout
 526              	.LVL35:
 510:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 527              		.loc 1 510 6 view .LVU130
 528 005c 48B9     		cbnz	r0, .L37
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 529              		.loc 1 517 5 is_stmt 1 view .LVU131
 517:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 530              		.loc 1 517 19 is_stmt 0 view .LVU132
 531 005e 2023     		movs	r3, #32
 532 0060 C4F88430 		str	r3, [r4, #132]
 533 0064 06E0     		b	.L35
 534              	.LVL36:
 535              	.L39:
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 536              		.loc 1 500 5 is_stmt 1 view .LVU133
 537 0066 04AB     		add	r3, sp, #16
 538 0068 13E90600 		ldmdb	r3, {r1, r2}
 539 006c FFF7FEFF 		bl	UARTEx_Wakeup_AddressConfig
 540              	.LVL37:
 500:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 541              		.loc 1 500 5 is_stmt 0 view .LVU134
 542 0070 E3E7     		b	.L34
 543              	.L37:
 512:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 544              		.loc 1 512 12 view .LVU135
 545 0072 0320     		movs	r0, #3
 546              	.L35:
 547              	.LVL38:
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 548              		.loc 1 521 3 is_stmt 1 view .LVU136
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 549              		.loc 1 521 3 view .LVU137
 550 0074 0023     		movs	r3, #0
 551 0076 84F88030 		strb	r3, [r4, #128]
 521:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 552              		.loc 1 521 3 view .LVU138
 523:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 553              		.loc 1 523 3 view .LVU139
 554              	.LVL39:
 555              	.L33:
 524:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 556              		.loc 1 524 1 is_stmt 0 view .LVU140
 557 007a 04B0     		add	sp, sp, #16
 558              	.LCFI10:
 559              		.cfi_remember_state
 560              		.cfi_def_cfa_offset 8
 561              		@ sp needed
 562 007c 10BD     		pop	{r4, pc}
ARM GAS  /tmp/cc7a8d2b.s 			page 31


 563              	.LVL40:
 564              	.L36:
 565              	.LCFI11:
 566              		.cfi_restore_state
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 567              		.loc 1 488 3 view .LVU141
 568 007e 0220     		movs	r0, #2
 569              	.LVL41:
 488:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 570              		.loc 1 488 3 view .LVU142
 571 0080 FBE7     		b	.L33
 572              		.cfi_endproc
 573              	.LFE139:
 575              		.section	.text.HAL_UARTEx_EnableStopMode,"ax",%progbits
 576              		.align	1
 577              		.global	HAL_UARTEx_EnableStopMode
 578              		.syntax unified
 579              		.thumb
 580              		.thumb_func
 581              		.fpu fpv4-sp-d16
 583              	HAL_UARTEx_EnableStopMode:
 584              	.LVL42:
 585              	.LFB140:
 533:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 586              		.loc 1 533 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		@ link register save eliminated.
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 591              		.loc 1 535 3 view .LVU144
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 592              		.loc 1 535 3 view .LVU145
 593 0000 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 594 0004 012B     		cmp	r3, #1
 595 0006 10D0     		beq	.L43
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 596              		.loc 1 535 3 discriminator 2 view .LVU146
 597 0008 0123     		movs	r3, #1
 598 000a 80F88030 		strb	r3, [r0, #128]
 599              	.L42:
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 600              		.loc 1 535 3 discriminator 1 view .LVU147
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 601              		.loc 1 538 3 discriminator 1 view .LVU148
 602              	.LBB22:
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 603              		.loc 1 538 3 discriminator 1 view .LVU149
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 604              		.loc 1 538 3 discriminator 1 view .LVU150
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 605              		.loc 1 538 3 discriminator 1 view .LVU151
 606 000e 0268     		ldr	r2, [r0]
 607              	.LVL43:
 608              	.LBB23:
 609              	.LBI23:
 610              		.file 2 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
ARM GAS  /tmp/cc7a8d2b.s 			page 32


   1:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  52:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc7a8d2b.s 			page 33


  58:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  /tmp/cc7a8d2b.s 			page 34


 115:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 130:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 141:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 157:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 163:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 166:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc7a8d2b.s 			page 35


 172:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 189:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 190:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 193:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 194:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 197:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 198:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 202:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 203:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 204:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 205:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 209:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** */
 210:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 211:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 219:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 223:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 224:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 225:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 228:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
ARM GAS  /tmp/cc7a8d2b.s 			page 36


 229:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 230:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 231:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 234:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 236:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 242:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 244:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 245:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 246:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 249:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 252:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 253:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 258:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 260:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 262:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 263:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 264:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 265:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 269:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 271:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 273:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 274:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 275:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 276:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 280:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 282:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 284:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 285:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 37


 286:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 287:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 292:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 294:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 297:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 298:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 299:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 301:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 302:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 303:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 306:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 311:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 313:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 314:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 315:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 317:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 318:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 319:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 321:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 326:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 328:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 331:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
 332:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 335:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 336:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 337:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
ARM GAS  /tmp/cc7a8d2b.s 			page 38


 343:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 346:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 348:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   {
 351:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
 352:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 353:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 355:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 356:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 357:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 358:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 364:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 366:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 367:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 368:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 373:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 375:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 376:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 382:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 384:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   {
 387:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
 390:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 391:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 393:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 394:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 395:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 396:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 397:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 398:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
ARM GAS  /tmp/cc7a8d2b.s 			page 39


 400:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 403:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 405:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
 411:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    */
 414:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   {
 416:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
 417:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   }
 418:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 420:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 421:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 422:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 427:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 432:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 434:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 435:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 436:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 439:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     */
 442:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 444:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 446:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 447:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 448:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 449:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 454:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 456:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /tmp/cc7a8d2b.s 			page 40


 457:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #else
 461:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     */
 464:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 466:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 468:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 471:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 611              		.loc 2 476 31 discriminator 1 view .LVU152
 612              	.LBB24:
 477:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
 613              		.loc 2 478 5 discriminator 1 view .LVU153
 479:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 614              		.loc 2 480 4 discriminator 1 view .LVU154
 615              		.syntax unified
 616              	@ 480 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 617 0010 52E8003F 		ldrex r3, [r2]
 618              	@ 0 "" 2
 619              	.LVL44:
 481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 620              		.loc 2 481 4 discriminator 1 view .LVU155
 621              		.loc 2 481 4 is_stmt 0 discriminator 1 view .LVU156
 622              		.thumb
 623              		.syntax unified
 624              	.LBE24:
 625              	.LBE23:
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 626              		.loc 1 538 3 discriminator 1 view .LVU157
 627 0014 43F00203 		orr	r3, r3, #2
 628              	.LVL45:
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 629              		.loc 1 538 3 is_stmt 1 discriminator 1 view .LVU158
 630              	.LBB25:
 631              	.LBI25:
 482:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 486:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
ARM GAS  /tmp/cc7a8d2b.s 			page 41


 491:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 493:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 495:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 496:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 499:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 500:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 501:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 502:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 503:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 510:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 512:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 513:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 514:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 516:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 517:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 518:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 519:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** /**
 520:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****  */
 527:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 632              		.loc 2 527 31 discriminator 1 view .LVU159
 633              	.LBB26:
 528:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 529:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
 634              		.loc 2 529 4 discriminator 1 view .LVU160
 530:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 531:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 635              		.loc 2 531 4 discriminator 1 view .LVU161
 636              		.syntax unified
 637              	@ 531 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 638 0018 42E80031 		strex r1, r3, [r2]
 639              	@ 0 "" 2
 640              	.LVL46:
 532:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 641              		.loc 2 532 4 discriminator 1 view .LVU162
 642              		.loc 2 532 4 is_stmt 0 discriminator 1 view .LVU163
 643              		.thumb
 644              		.syntax unified
 645              	.LBE26:
 646              	.LBE25:
ARM GAS  /tmp/cc7a8d2b.s 			page 42


 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 647              		.loc 1 538 3 discriminator 1 view .LVU164
 648 001c 0029     		cmp	r1, #0
 649 001e F6D1     		bne	.L42
 650              	.LBE22:
 538:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 651              		.loc 1 538 3 is_stmt 1 discriminator 2 view .LVU165
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 652              		.loc 1 541 3 discriminator 2 view .LVU166
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 653              		.loc 1 541 3 discriminator 2 view .LVU167
 654 0020 0023     		movs	r3, #0
 655              	.LVL47:
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 656              		.loc 1 541 3 is_stmt 0 discriminator 2 view .LVU168
 657 0022 80F88030 		strb	r3, [r0, #128]
 541:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 658              		.loc 1 541 3 is_stmt 1 discriminator 2 view .LVU169
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 659              		.loc 1 543 3 discriminator 2 view .LVU170
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 660              		.loc 1 543 10 is_stmt 0 discriminator 2 view .LVU171
 661 0026 1846     		mov	r0, r3
 662              	.LVL48:
 543:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 663              		.loc 1 543 10 discriminator 2 view .LVU172
 664 0028 7047     		bx	lr
 665              	.LVL49:
 666              	.L43:
 535:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 667              		.loc 1 535 3 view .LVU173
 668 002a 0220     		movs	r0, #2
 669              	.LVL50:
 544:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 670              		.loc 1 544 1 view .LVU174
 671 002c 7047     		bx	lr
 672              		.cfi_endproc
 673              	.LFE140:
 675              		.section	.text.HAL_UARTEx_DisableStopMode,"ax",%progbits
 676              		.align	1
 677              		.global	HAL_UARTEx_DisableStopMode
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 681              		.fpu fpv4-sp-d16
 683              	HAL_UARTEx_DisableStopMode:
 684              	.LVL51:
 685              	.LFB141:
 552:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   /* Process Locked */
 686              		.loc 1 552 1 is_stmt 1 view -0
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 0
 689              		@ frame_needed = 0, uses_anonymous_args = 0
 690              		@ link register save eliminated.
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 691              		.loc 1 554 3 view .LVU176
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 43


 692              		.loc 1 554 3 view .LVU177
 693 0000 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 694 0004 012B     		cmp	r3, #1
 695 0006 10D0     		beq	.L47
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 696              		.loc 1 554 3 discriminator 2 view .LVU178
 697 0008 0123     		movs	r3, #1
 698 000a 80F88030 		strb	r3, [r0, #128]
 699              	.L46:
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 700              		.loc 1 554 3 discriminator 1 view .LVU179
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 701              		.loc 1 557 3 discriminator 1 view .LVU180
 702              	.LBB27:
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 703              		.loc 1 557 3 discriminator 1 view .LVU181
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 704              		.loc 1 557 3 discriminator 1 view .LVU182
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 705              		.loc 1 557 3 discriminator 1 view .LVU183
 706 000e 0268     		ldr	r2, [r0]
 707              	.LVL52:
 708              	.LBB28:
 709              	.LBI28:
 476:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 710              		.loc 2 476 31 discriminator 1 view .LVU184
 711              	.LBB29:
 478:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 712              		.loc 2 478 5 discriminator 1 view .LVU185
 480:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 713              		.loc 2 480 4 discriminator 1 view .LVU186
 714              		.syntax unified
 715              	@ 480 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 716 0010 52E8003F 		ldrex r3, [r2]
 717              	@ 0 "" 2
 718              	.LVL53:
 481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 719              		.loc 2 481 4 discriminator 1 view .LVU187
 481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 720              		.loc 2 481 4 is_stmt 0 discriminator 1 view .LVU188
 721              		.thumb
 722              		.syntax unified
 723              	.LBE29:
 724              	.LBE28:
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 725              		.loc 1 557 3 discriminator 1 view .LVU189
 726 0014 23F00203 		bic	r3, r3, #2
 727              	.LVL54:
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 728              		.loc 1 557 3 is_stmt 1 discriminator 1 view .LVU190
 729              	.LBB30:
 730              	.LBI30:
 527:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 731              		.loc 2 527 31 discriminator 1 view .LVU191
 732              	.LBB31:
 529:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 733              		.loc 2 529 4 discriminator 1 view .LVU192
ARM GAS  /tmp/cc7a8d2b.s 			page 44


 531:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 734              		.loc 2 531 4 discriminator 1 view .LVU193
 735              		.syntax unified
 736              	@ 531 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 737 0018 42E80031 		strex r1, r3, [r2]
 738              	@ 0 "" 2
 739              	.LVL55:
 740              		.loc 2 532 4 discriminator 1 view .LVU194
 741              		.loc 2 532 4 is_stmt 0 discriminator 1 view .LVU195
 742              		.thumb
 743              		.syntax unified
 744              	.LBE31:
 745              	.LBE30:
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 746              		.loc 1 557 3 discriminator 1 view .LVU196
 747 001c 0029     		cmp	r1, #0
 748 001e F6D1     		bne	.L46
 749              	.LBE27:
 557:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 750              		.loc 1 557 3 is_stmt 1 discriminator 2 view .LVU197
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 751              		.loc 1 560 3 discriminator 2 view .LVU198
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 752              		.loc 1 560 3 discriminator 2 view .LVU199
 753 0020 0023     		movs	r3, #0
 754              	.LVL56:
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 755              		.loc 1 560 3 is_stmt 0 discriminator 2 view .LVU200
 756 0022 80F88030 		strb	r3, [r0, #128]
 560:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 757              		.loc 1 560 3 is_stmt 1 discriminator 2 view .LVU201
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 758              		.loc 1 562 3 discriminator 2 view .LVU202
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 759              		.loc 1 562 10 is_stmt 0 discriminator 2 view .LVU203
 760 0026 1846     		mov	r0, r3
 761              	.LVL57:
 562:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 762              		.loc 1 562 10 discriminator 2 view .LVU204
 763 0028 7047     		bx	lr
 764              	.LVL58:
 765              	.L47:
 554:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 766              		.loc 1 554 3 view .LVU205
 767 002a 0220     		movs	r0, #2
 768              	.LVL59:
 563:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 769              		.loc 1 563 1 view .LVU206
 770 002c 7047     		bx	lr
 771              		.cfi_endproc
 772              	.LFE141:
 774              		.section	.text.HAL_UARTEx_EnableFifoMode,"ax",%progbits
 775              		.align	1
 776              		.global	HAL_UARTEx_EnableFifoMode
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
ARM GAS  /tmp/cc7a8d2b.s 			page 45


 780              		.fpu fpv4-sp-d16
 782              	HAL_UARTEx_EnableFifoMode:
 783              	.LVL60:
 784              	.LFB142:
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 785              		.loc 1 572 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 573:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 789              		.loc 1 573 3 view .LVU208
 576:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 790              		.loc 1 576 3 view .LVU209
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 791              		.loc 1 579 3 view .LVU210
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 792              		.loc 1 579 3 view .LVU211
 793 0000 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 794 0004 012B     		cmp	r3, #1
 795 0006 1DD0     		beq	.L50
 572:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 796              		.loc 1 572 1 is_stmt 0 discriminator 2 view .LVU212
 797 0008 10B5     		push	{r4, lr}
 798              	.LCFI12:
 799              		.cfi_def_cfa_offset 8
 800              		.cfi_offset 4, -8
 801              		.cfi_offset 14, -4
 802 000a 0446     		mov	r4, r0
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 803              		.loc 1 579 3 is_stmt 1 discriminator 2 view .LVU213
 804 000c 0123     		movs	r3, #1
 805 000e 80F88030 		strb	r3, [r0, #128]
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 806              		.loc 1 579 3 discriminator 2 view .LVU214
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 807              		.loc 1 581 3 discriminator 2 view .LVU215
 581:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 808              		.loc 1 581 17 is_stmt 0 discriminator 2 view .LVU216
 809 0012 2423     		movs	r3, #36
 810 0014 C0F88430 		str	r3, [r0, #132]
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 811              		.loc 1 584 3 is_stmt 1 discriminator 2 view .LVU217
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 812              		.loc 1 584 12 is_stmt 0 discriminator 2 view .LVU218
 813 0018 0268     		ldr	r2, [r0]
 584:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 814              		.loc 1 584 10 discriminator 2 view .LVU219
 815 001a 1368     		ldr	r3, [r2]
 816              	.LVL61:
 587:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 817              		.loc 1 587 3 is_stmt 1 discriminator 2 view .LVU220
 818 001c 1168     		ldr	r1, [r2]
 819 001e 21F00101 		bic	r1, r1, #1
 820 0022 1160     		str	r1, [r2]
 590:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->FifoMode = UART_FIFOMODE_ENABLE;
 821              		.loc 1 590 3 discriminator 2 view .LVU221
 822 0024 43F00053 		orr	r3, r3, #536870912
ARM GAS  /tmp/cc7a8d2b.s 			page 46


 823              	.LVL62:
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 824              		.loc 1 591 3 discriminator 2 view .LVU222
 591:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 825              		.loc 1 591 19 is_stmt 0 discriminator 2 view .LVU223
 826 0028 4FF00052 		mov	r2, #536870912
 827 002c 4266     		str	r2, [r0, #100]
 594:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 828              		.loc 1 594 3 is_stmt 1 discriminator 2 view .LVU224
 829 002e 0268     		ldr	r2, [r0]
 830 0030 1360     		str	r3, [r2]
 597:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 831              		.loc 1 597 3 discriminator 2 view .LVU225
 832 0032 FFF7FEFF 		bl	UARTEx_SetNbDataToProcess
 833              	.LVL63:
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 834              		.loc 1 599 3 discriminator 2 view .LVU226
 599:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 835              		.loc 1 599 17 is_stmt 0 discriminator 2 view .LVU227
 836 0036 2023     		movs	r3, #32
 837 0038 C4F88430 		str	r3, [r4, #132]
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 838              		.loc 1 602 3 is_stmt 1 discriminator 2 view .LVU228
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 839              		.loc 1 602 3 discriminator 2 view .LVU229
 840 003c 0020     		movs	r0, #0
 841 003e 84F88000 		strb	r0, [r4, #128]
 602:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 842              		.loc 1 602 3 discriminator 2 view .LVU230
 604:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 843              		.loc 1 604 3 discriminator 2 view .LVU231
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 844              		.loc 1 605 1 is_stmt 0 discriminator 2 view .LVU232
 845 0042 10BD     		pop	{r4, pc}
 846              	.LVL64:
 847              	.L50:
 848              	.LCFI13:
 849              		.cfi_def_cfa_offset 0
 850              		.cfi_restore 4
 851              		.cfi_restore 14
 579:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 852              		.loc 1 579 3 view .LVU233
 853 0044 0220     		movs	r0, #2
 854              	.LVL65:
 605:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 855              		.loc 1 605 1 view .LVU234
 856 0046 7047     		bx	lr
 857              		.cfi_endproc
 858              	.LFE142:
 860              		.section	.text.HAL_UARTEx_DisableFifoMode,"ax",%progbits
 861              		.align	1
 862              		.global	HAL_UARTEx_DisableFifoMode
 863              		.syntax unified
 864              		.thumb
 865              		.thumb_func
 866              		.fpu fpv4-sp-d16
 868              	HAL_UARTEx_DisableFifoMode:
ARM GAS  /tmp/cc7a8d2b.s 			page 47


 869              	.LVL66:
 870              	.LFB143:
 613:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 871              		.loc 1 613 1 is_stmt 1 view -0
 872              		.cfi_startproc
 873              		@ args = 0, pretend = 0, frame = 0
 874              		@ frame_needed = 0, uses_anonymous_args = 0
 875              		@ link register save eliminated.
 614:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 876              		.loc 1 614 3 view .LVU236
 617:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 877              		.loc 1 617 3 view .LVU237
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 878              		.loc 1 620 3 view .LVU238
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 879              		.loc 1 620 3 view .LVU239
 880 0000 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 881 0004 012B     		cmp	r3, #1
 882 0006 18D0     		beq	.L57
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 883              		.loc 1 620 3 discriminator 2 view .LVU240
 884 0008 0123     		movs	r3, #1
 885 000a 80F88030 		strb	r3, [r0, #128]
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 886              		.loc 1 620 3 discriminator 2 view .LVU241
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 887              		.loc 1 622 3 discriminator 2 view .LVU242
 622:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 888              		.loc 1 622 17 is_stmt 0 discriminator 2 view .LVU243
 889 000e 2423     		movs	r3, #36
 890 0010 C0F88430 		str	r3, [r0, #132]
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 891              		.loc 1 625 3 is_stmt 1 discriminator 2 view .LVU244
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 892              		.loc 1 625 12 is_stmt 0 discriminator 2 view .LVU245
 893 0014 0368     		ldr	r3, [r0]
 625:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 894              		.loc 1 625 10 discriminator 2 view .LVU246
 895 0016 1A68     		ldr	r2, [r3]
 896              	.LVL67:
 628:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 897              		.loc 1 628 3 is_stmt 1 discriminator 2 view .LVU247
 898 0018 1968     		ldr	r1, [r3]
 899 001a 21F00101 		bic	r1, r1, #1
 900 001e 1960     		str	r1, [r3]
 631:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   huart->FifoMode = UART_FIFOMODE_DISABLE;
 901              		.loc 1 631 3 discriminator 2 view .LVU248
 902 0020 22F00052 		bic	r2, r2, #536870912
 903              	.LVL68:
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 904              		.loc 1 632 3 discriminator 2 view .LVU249
 632:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 905              		.loc 1 632 19 is_stmt 0 discriminator 2 view .LVU250
 906 0024 0023     		movs	r3, #0
 907 0026 4366     		str	r3, [r0, #100]
 635:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 908              		.loc 1 635 3 is_stmt 1 discriminator 2 view .LVU251
ARM GAS  /tmp/cc7a8d2b.s 			page 48


 909 0028 0168     		ldr	r1, [r0]
 910 002a 0A60     		str	r2, [r1]
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 911              		.loc 1 637 3 discriminator 2 view .LVU252
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 912              		.loc 1 637 17 is_stmt 0 discriminator 2 view .LVU253
 913 002c 2022     		movs	r2, #32
 914              	.LVL69:
 637:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 915              		.loc 1 637 17 discriminator 2 view .LVU254
 916 002e C0F88420 		str	r2, [r0, #132]
 917              	.LVL70:
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 918              		.loc 1 640 3 is_stmt 1 discriminator 2 view .LVU255
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 919              		.loc 1 640 3 discriminator 2 view .LVU256
 920 0032 80F88030 		strb	r3, [r0, #128]
 640:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 921              		.loc 1 640 3 discriminator 2 view .LVU257
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 922              		.loc 1 642 3 discriminator 2 view .LVU258
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 923              		.loc 1 642 10 is_stmt 0 discriminator 2 view .LVU259
 924 0036 1846     		mov	r0, r3
 925              	.LVL71:
 642:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 926              		.loc 1 642 10 discriminator 2 view .LVU260
 927 0038 7047     		bx	lr
 928              	.LVL72:
 929              	.L57:
 620:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 930              		.loc 1 620 3 view .LVU261
 931 003a 0220     		movs	r0, #2
 932              	.LVL73:
 643:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 933              		.loc 1 643 1 view .LVU262
 934 003c 7047     		bx	lr
 935              		.cfi_endproc
 936              	.LFE143:
 938              		.section	.text.HAL_UARTEx_SetTxFifoThreshold,"ax",%progbits
 939              		.align	1
 940              		.global	HAL_UARTEx_SetTxFifoThreshold
 941              		.syntax unified
 942              		.thumb
 943              		.thumb_func
 944              		.fpu fpv4-sp-d16
 946              	HAL_UARTEx_SetTxFifoThreshold:
 947              	.LVL74:
 948              	.LFB144:
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 949              		.loc 1 659 1 is_stmt 1 view -0
 950              		.cfi_startproc
 951              		@ args = 0, pretend = 0, frame = 0
 952              		@ frame_needed = 0, uses_anonymous_args = 0
 659:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 953              		.loc 1 659 1 is_stmt 0 view .LVU264
 954 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /tmp/cc7a8d2b.s 			page 49


 955              	.LCFI14:
 956              		.cfi_def_cfa_offset 16
 957              		.cfi_offset 3, -16
 958              		.cfi_offset 4, -12
 959              		.cfi_offset 5, -8
 960              		.cfi_offset 14, -4
 660:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 961              		.loc 1 660 3 is_stmt 1 view .LVU265
 663:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 962              		.loc 1 663 3 view .LVU266
 664:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 963              		.loc 1 664 3 view .LVU267
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 964              		.loc 1 667 3 view .LVU268
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 965              		.loc 1 667 3 view .LVU269
 966 0002 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 967 0006 012B     		cmp	r3, #1
 968 0008 1DD0     		beq	.L60
 969 000a 0446     		mov	r4, r0
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 970              		.loc 1 667 3 discriminator 2 view .LVU270
 971 000c 0123     		movs	r3, #1
 972 000e 80F88030 		strb	r3, [r0, #128]
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 973              		.loc 1 667 3 discriminator 2 view .LVU271
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 974              		.loc 1 669 3 discriminator 2 view .LVU272
 669:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 975              		.loc 1 669 17 is_stmt 0 discriminator 2 view .LVU273
 976 0012 2423     		movs	r3, #36
 977 0014 C0F88430 		str	r3, [r0, #132]
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 978              		.loc 1 672 3 is_stmt 1 discriminator 2 view .LVU274
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 979              		.loc 1 672 12 is_stmt 0 discriminator 2 view .LVU275
 980 0018 0368     		ldr	r3, [r0]
 672:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 981              		.loc 1 672 10 discriminator 2 view .LVU276
 982 001a 1D68     		ldr	r5, [r3]
 983              	.LVL75:
 675:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 984              		.loc 1 675 3 is_stmt 1 discriminator 2 view .LVU277
 985 001c 1A68     		ldr	r2, [r3]
 986 001e 22F00102 		bic	r2, r2, #1
 987 0022 1A60     		str	r2, [r3]
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 988              		.loc 1 678 3 discriminator 2 view .LVU278
 989 0024 0268     		ldr	r2, [r0]
 990 0026 9368     		ldr	r3, [r2, #8]
 991 0028 23F06043 		bic	r3, r3, #-536870912
 992 002c 1943     		orrs	r1, r1, r3
 993              	.LVL76:
 678:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 994              		.loc 1 678 3 is_stmt 0 discriminator 2 view .LVU279
 995 002e 9160     		str	r1, [r2, #8]
 681:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 50


 996              		.loc 1 681 3 is_stmt 1 discriminator 2 view .LVU280
 997 0030 FFF7FEFF 		bl	UARTEx_SetNbDataToProcess
 998              	.LVL77:
 684:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 999              		.loc 1 684 3 discriminator 2 view .LVU281
 1000 0034 2368     		ldr	r3, [r4]
 1001 0036 1D60     		str	r5, [r3]
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1002              		.loc 1 686 3 discriminator 2 view .LVU282
 686:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1003              		.loc 1 686 17 is_stmt 0 discriminator 2 view .LVU283
 1004 0038 2023     		movs	r3, #32
 1005 003a C4F88430 		str	r3, [r4, #132]
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1006              		.loc 1 689 3 is_stmt 1 discriminator 2 view .LVU284
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1007              		.loc 1 689 3 discriminator 2 view .LVU285
 1008 003e 0020     		movs	r0, #0
 1009 0040 84F88000 		strb	r0, [r4, #128]
 689:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1010              		.loc 1 689 3 discriminator 2 view .LVU286
 691:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 1011              		.loc 1 691 3 discriminator 2 view .LVU287
 1012              	.LVL78:
 1013              	.L59:
 692:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1014              		.loc 1 692 1 is_stmt 0 view .LVU288
 1015 0044 38BD     		pop	{r3, r4, r5, pc}
 1016              	.LVL79:
 1017              	.L60:
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1018              		.loc 1 667 3 view .LVU289
 1019 0046 0220     		movs	r0, #2
 1020              	.LVL80:
 667:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1021              		.loc 1 667 3 view .LVU290
 1022 0048 FCE7     		b	.L59
 1023              		.cfi_endproc
 1024              	.LFE144:
 1026              		.section	.text.HAL_UARTEx_SetRxFifoThreshold,"ax",%progbits
 1027              		.align	1
 1028              		.global	HAL_UARTEx_SetRxFifoThreshold
 1029              		.syntax unified
 1030              		.thumb
 1031              		.thumb_func
 1032              		.fpu fpv4-sp-d16
 1034              	HAL_UARTEx_SetRxFifoThreshold:
 1035              	.LVL81:
 1036              	.LFB145:
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 1037              		.loc 1 708 1 is_stmt 1 view -0
 1038              		.cfi_startproc
 1039              		@ args = 0, pretend = 0, frame = 0
 1040              		@ frame_needed = 0, uses_anonymous_args = 0
 708:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tmpcr1;
 1041              		.loc 1 708 1 is_stmt 0 view .LVU292
 1042 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /tmp/cc7a8d2b.s 			page 51


 1043              	.LCFI15:
 1044              		.cfi_def_cfa_offset 16
 1045              		.cfi_offset 3, -16
 1046              		.cfi_offset 4, -12
 1047              		.cfi_offset 5, -8
 1048              		.cfi_offset 14, -4
 709:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1049              		.loc 1 709 3 is_stmt 1 view .LVU293
 712:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 1050              		.loc 1 712 3 view .LVU294
 713:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1051              		.loc 1 713 3 view .LVU295
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1052              		.loc 1 716 3 view .LVU296
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1053              		.loc 1 716 3 view .LVU297
 1054 0002 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 1055 0006 012B     		cmp	r3, #1
 1056 0008 1DD0     		beq	.L64
 1057 000a 0446     		mov	r4, r0
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1058              		.loc 1 716 3 discriminator 2 view .LVU298
 1059 000c 0123     		movs	r3, #1
 1060 000e 80F88030 		strb	r3, [r0, #128]
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1061              		.loc 1 716 3 discriminator 2 view .LVU299
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1062              		.loc 1 718 3 discriminator 2 view .LVU300
 718:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1063              		.loc 1 718 17 is_stmt 0 discriminator 2 view .LVU301
 1064 0012 2423     		movs	r3, #36
 1065 0014 C0F88430 		str	r3, [r0, #132]
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1066              		.loc 1 721 3 is_stmt 1 discriminator 2 view .LVU302
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1067              		.loc 1 721 12 is_stmt 0 discriminator 2 view .LVU303
 1068 0018 0368     		ldr	r3, [r0]
 721:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1069              		.loc 1 721 10 discriminator 2 view .LVU304
 1070 001a 1D68     		ldr	r5, [r3]
 1071              	.LVL82:
 724:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1072              		.loc 1 724 3 is_stmt 1 discriminator 2 view .LVU305
 1073 001c 1A68     		ldr	r2, [r3]
 1074 001e 22F00102 		bic	r2, r2, #1
 1075 0022 1A60     		str	r2, [r3]
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1076              		.loc 1 727 3 discriminator 2 view .LVU306
 1077 0024 0268     		ldr	r2, [r0]
 1078 0026 9368     		ldr	r3, [r2, #8]
 1079 0028 23F06063 		bic	r3, r3, #234881024
 1080 002c 1943     		orrs	r1, r1, r3
 1081              	.LVL83:
 727:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1082              		.loc 1 727 3 is_stmt 0 discriminator 2 view .LVU307
 1083 002e 9160     		str	r1, [r2, #8]
 730:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 52


 1084              		.loc 1 730 3 is_stmt 1 discriminator 2 view .LVU308
 1085 0030 FFF7FEFF 		bl	UARTEx_SetNbDataToProcess
 1086              	.LVL84:
 733:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1087              		.loc 1 733 3 discriminator 2 view .LVU309
 1088 0034 2368     		ldr	r3, [r4]
 1089 0036 1D60     		str	r5, [r3]
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1090              		.loc 1 735 3 discriminator 2 view .LVU310
 735:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1091              		.loc 1 735 17 is_stmt 0 discriminator 2 view .LVU311
 1092 0038 2023     		movs	r3, #32
 1093 003a C4F88430 		str	r3, [r4, #132]
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1094              		.loc 1 738 3 is_stmt 1 discriminator 2 view .LVU312
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1095              		.loc 1 738 3 discriminator 2 view .LVU313
 1096 003e 0020     		movs	r0, #0
 1097 0040 84F88000 		strb	r0, [r4, #128]
 738:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1098              		.loc 1 738 3 discriminator 2 view .LVU314
 740:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** }
 1099              		.loc 1 740 3 discriminator 2 view .LVU315
 1100              	.LVL85:
 1101              	.L63:
 741:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1102              		.loc 1 741 1 is_stmt 0 view .LVU316
 1103 0044 38BD     		pop	{r3, r4, r5, pc}
 1104              	.LVL86:
 1105              	.L64:
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1106              		.loc 1 716 3 view .LVU317
 1107 0046 0220     		movs	r0, #2
 1108              	.LVL87:
 716:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1109              		.loc 1 716 3 view .LVU318
 1110 0048 FCE7     		b	.L63
 1111              		.cfi_endproc
 1112              	.LFE145:
 1114              		.section	.text.HAL_UARTEx_ReceiveToIdle,"ax",%progbits
 1115              		.align	1
 1116              		.global	HAL_UARTEx_ReceiveToIdle
 1117              		.syntax unified
 1118              		.thumb
 1119              		.thumb_func
 1120              		.fpu fpv4-sp-d16
 1122              	HAL_UARTEx_ReceiveToIdle:
 1123              	.LVL88:
 1124              	.LFB146:
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint8_t  *pdata8bits;
 1125              		.loc 1 767 1 is_stmt 1 view -0
 1126              		.cfi_startproc
 1127              		@ args = 4, pretend = 0, frame = 0
 1128              		@ frame_needed = 0, uses_anonymous_args = 0
 767:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint8_t  *pdata8bits;
 1129              		.loc 1 767 1 is_stmt 0 view .LVU320
 1130 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
ARM GAS  /tmp/cc7a8d2b.s 			page 53


 1131              	.LCFI16:
 1132              		.cfi_def_cfa_offset 32
 1133              		.cfi_offset 4, -32
 1134              		.cfi_offset 5, -28
 1135              		.cfi_offset 6, -24
 1136              		.cfi_offset 7, -20
 1137              		.cfi_offset 8, -16
 1138              		.cfi_offset 9, -12
 1139              		.cfi_offset 10, -8
 1140              		.cfi_offset 14, -4
 1141 0004 1D46     		mov	r5, r3
 1142 0006 089E     		ldr	r6, [sp, #32]
 768:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint16_t *pdata16bits;
 1143              		.loc 1 768 3 is_stmt 1 view .LVU321
 769:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint16_t uhMask;
 1144              		.loc 1 769 3 view .LVU322
 770:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   uint32_t tickstart;
 1145              		.loc 1 770 3 view .LVU323
 771:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1146              		.loc 1 771 3 view .LVU324
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 1147              		.loc 1 774 3 view .LVU325
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 1148              		.loc 1 774 12 is_stmt 0 view .LVU326
 1149 0008 D0F88830 		ldr	r3, [r0, #136]
 1150              	.LVL89:
 774:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 1151              		.loc 1 774 6 view .LVU327
 1152 000c 202B     		cmp	r3, #32
 1153 000e 40F0A980 		bne	.L84
 1154 0012 0446     		mov	r4, r0
 1155 0014 0F46     		mov	r7, r1
 1156 0016 9146     		mov	r9, r2
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1157              		.loc 1 776 5 is_stmt 1 view .LVU328
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1158              		.loc 1 776 8 is_stmt 0 view .LVU329
 1159 0018 0029     		cmp	r1, #0
 1160 001a 00F0A680 		beq	.L85
 776:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1161              		.loc 1 776 25 discriminator 1 view .LVU330
 1162 001e 002A     		cmp	r2, #0
 1163 0020 00F0A580 		beq	.L86
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1164              		.loc 1 781 5 is_stmt 1 view .LVU331
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1165              		.loc 1 781 5 view .LVU332
 1166 0024 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 1167 0028 012B     		cmp	r3, #1
 1168 002a 00F0A280 		beq	.L87
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1169              		.loc 1 781 5 discriminator 2 view .LVU333
 1170 002e 0123     		movs	r3, #1
 1171 0030 80F88030 		strb	r3, [r0, #128]
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1172              		.loc 1 781 5 discriminator 2 view .LVU334
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
ARM GAS  /tmp/cc7a8d2b.s 			page 54


 1173              		.loc 1 783 5 discriminator 2 view .LVU335
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 1174              		.loc 1 783 22 is_stmt 0 discriminator 2 view .LVU336
 1175 0034 0022     		movs	r2, #0
 1176              	.LVL90:
 783:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 1177              		.loc 1 783 22 discriminator 2 view .LVU337
 1178 0036 C0F88C20 		str	r2, [r0, #140]
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 1179              		.loc 1 784 5 is_stmt 1 discriminator 2 view .LVU338
 784:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 1180              		.loc 1 784 20 is_stmt 0 discriminator 2 view .LVU339
 1181 003a 2222     		movs	r2, #34
 1182 003c C0F88820 		str	r2, [r0, #136]
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1183              		.loc 1 785 5 is_stmt 1 discriminator 2 view .LVU340
 785:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1184              		.loc 1 785 26 is_stmt 0 discriminator 2 view .LVU341
 1185 0040 C366     		str	r3, [r0, #108]
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1186              		.loc 1 788 5 is_stmt 1 discriminator 2 view .LVU342
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1187              		.loc 1 788 17 is_stmt 0 discriminator 2 view .LVU343
 1188 0042 FFF7FEFF 		bl	HAL_GetTick
 1189              	.LVL91:
 788:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1190              		.loc 1 788 17 discriminator 2 view .LVU344
 1191 0046 8046     		mov	r8, r0
 1192              	.LVL92:
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxXferCount = Size;
 1193              		.loc 1 790 5 is_stmt 1 discriminator 2 view .LVU345
 790:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     huart->RxXferCount = Size;
 1194              		.loc 1 790 24 is_stmt 0 discriminator 2 view .LVU346
 1195 0048 A4F85C90 		strh	r9, [r4, #92]	@ movhi
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1196              		.loc 1 791 5 is_stmt 1 discriminator 2 view .LVU347
 791:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1197              		.loc 1 791 24 is_stmt 0 discriminator 2 view .LVU348
 1198 004c A4F85E90 		strh	r9, [r4, #94]	@ movhi
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1199              		.loc 1 794 5 is_stmt 1 discriminator 2 view .LVU349
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1200              		.loc 1 794 5 discriminator 2 view .LVU350
 1201 0050 A368     		ldr	r3, [r4, #8]
 1202 0052 B3F5805F 		cmp	r3, #4096
 1203 0056 06D0     		beq	.L91
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1204              		.loc 1 794 5 discriminator 2 view .LVU351
 1205 0058 A3B9     		cbnz	r3, .L71
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1206              		.loc 1 794 5 discriminator 5 view .LVU352
 1207 005a 2269     		ldr	r2, [r4, #16]
 1208 005c 72B9     		cbnz	r2, .L72
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1209              		.loc 1 794 5 discriminator 7 view .LVU353
 1210 005e FF22     		movs	r2, #255
 1211 0060 A4F86020 		strh	r2, [r4, #96]	@ movhi
ARM GAS  /tmp/cc7a8d2b.s 			page 55


 1212 0064 14E0     		b	.L70
 1213              	.L91:
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1214              		.loc 1 794 5 discriminator 1 view .LVU354
 1215 0066 2269     		ldr	r2, [r4, #16]
 1216 0068 22B9     		cbnz	r2, .L69
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1217              		.loc 1 794 5 discriminator 3 view .LVU355
 1218 006a 40F2FF12 		movw	r2, #511
 1219 006e A4F86020 		strh	r2, [r4, #96]	@ movhi
 1220 0072 0DE0     		b	.L70
 1221              	.L69:
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1222              		.loc 1 794 5 discriminator 4 view .LVU356
 1223 0074 FF22     		movs	r2, #255
 1224 0076 A4F86020 		strh	r2, [r4, #96]	@ movhi
 1225 007a 09E0     		b	.L70
 1226              	.L72:
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1227              		.loc 1 794 5 discriminator 8 view .LVU357
 1228 007c 7F22     		movs	r2, #127
 1229 007e A4F86020 		strh	r2, [r4, #96]	@ movhi
 1230 0082 05E0     		b	.L70
 1231              	.L71:
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1232              		.loc 1 794 5 discriminator 6 view .LVU358
 1233 0084 B3F1805F 		cmp	r3, #268435456
 1234 0088 0ED0     		beq	.L92
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1235              		.loc 1 794 5 discriminator 10 view .LVU359
 1236 008a 0022     		movs	r2, #0
 1237 008c A4F86020 		strh	r2, [r4, #96]	@ movhi
 1238              	.L70:
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1239              		.loc 1 794 5 discriminator 13 view .LVU360
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1240              		.loc 1 795 5 discriminator 13 view .LVU361
 795:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1241              		.loc 1 795 12 is_stmt 0 discriminator 13 view .LVU362
 1242 0090 B4F86090 		ldrh	r9, [r4, #96]
 1243              	.LVL93:
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1244              		.loc 1 798 5 is_stmt 1 discriminator 13 view .LVU363
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1245              		.loc 1 798 8 is_stmt 0 discriminator 13 view .LVU364
 1246 0094 B3F5805F 		cmp	r3, #4096
 1247 0098 10D0     		beq	.L93
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1248              		.loc 1 806 19 view .LVU365
 1249 009a 4FF0000A 		mov	r10, #0
 1250              	.LVL94:
 1251              	.L75:
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1252              		.loc 1 809 5 is_stmt 1 view .LVU366
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1253              		.loc 1 809 5 view .LVU367
 1254 009e 0023     		movs	r3, #0
ARM GAS  /tmp/cc7a8d2b.s 			page 56


 1255 00a0 84F88030 		strb	r3, [r4, #128]
 809:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1256              		.loc 1 809 5 view .LVU368
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1257              		.loc 1 812 5 view .LVU369
 812:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1258              		.loc 1 812 12 is_stmt 0 view .LVU370
 1259 00a4 2B80     		strh	r3, [r5]	@ movhi
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1260              		.loc 1 815 5 is_stmt 1 view .LVU371
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1261              		.loc 1 815 11 is_stmt 0 view .LVU372
 1262 00a6 28E0     		b	.L76
 1263              	.LVL95:
 1264              	.L92:
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1265              		.loc 1 794 5 is_stmt 1 discriminator 9 view .LVU373
 1266 00a8 2269     		ldr	r2, [r4, #16]
 1267 00aa 1AB9     		cbnz	r2, .L74
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1268              		.loc 1 794 5 discriminator 11 view .LVU374
 1269 00ac 7F22     		movs	r2, #127
 1270 00ae A4F86020 		strh	r2, [r4, #96]	@ movhi
 1271 00b2 EDE7     		b	.L70
 1272              	.L74:
 794:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     uhMask = huart->Mask;
 1273              		.loc 1 794 5 discriminator 12 view .LVU375
 1274 00b4 3F22     		movs	r2, #63
 1275 00b6 A4F86020 		strh	r2, [r4, #96]	@ movhi
 1276 00ba E9E7     		b	.L70
 1277              	.LVL96:
 1278              	.L93:
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1279              		.loc 1 798 71 is_stmt 0 discriminator 1 view .LVU376
 1280 00bc 2369     		ldr	r3, [r4, #16]
 798:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1281              		.loc 1 798 56 discriminator 1 view .LVU377
 1282 00be 13B1     		cbz	r3, .L89
 806:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1283              		.loc 1 806 19 view .LVU378
 1284 00c0 4FF0000A 		mov	r10, #0
 1285 00c4 EBE7     		b	.L75
 1286              	.L89:
 801:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1287              		.loc 1 801 19 view .LVU379
 1288 00c6 BA46     		mov	r10, r7
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata16bits = (uint16_t *) pData;
 1289              		.loc 1 800 19 view .LVU380
 1290 00c8 0027     		movs	r7, #0
 1291              	.LVL97:
 800:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       pdata16bits = (uint16_t *) pData;
 1292              		.loc 1 800 19 view .LVU381
 1293 00ca E8E7     		b	.L75
 1294              	.LVL98:
 1295              	.L96:
 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1296              		.loc 1 827 11 is_stmt 1 view .LVU382
ARM GAS  /tmp/cc7a8d2b.s 			page 57


 827:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1297              		.loc 1 827 26 is_stmt 0 view .LVU383
 1298 00cc 2023     		movs	r3, #32
 1299 00ce C4F88830 		str	r3, [r4, #136]
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 1300              		.loc 1 829 11 is_stmt 1 view .LVU384
 829:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 1301              		.loc 1 829 18 is_stmt 0 view .LVU385
 1302 00d2 0020     		movs	r0, #0
 1303 00d4 47E0     		b	.L67
 1304              	.L97:
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata16bits++;
 1305              		.loc 1 838 11 is_stmt 1 view .LVU386
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata16bits++;
 1306              		.loc 1 838 52 is_stmt 0 view .LVU387
 1307 00d6 9B8C     		ldrh	r3, [r3, #36]
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata16bits++;
 1308              		.loc 1 838 26 view .LVU388
 1309 00d8 09EA0303 		and	r3, r9, r3
 838:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata16bits++;
 1310              		.loc 1 838 24 view .LVU389
 1311 00dc 2AF8023B 		strh	r3, [r10], #2	@ movhi
 1312              	.LVL99:
 839:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 1313              		.loc 1 839 11 is_stmt 1 view .LVU390
 1314              	.L80:
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         huart->RxXferCount--;
 1315              		.loc 1 847 9 view .LVU391
 847:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         huart->RxXferCount--;
 1316              		.loc 1 847 16 is_stmt 0 view .LVU392
 1317 00e0 2B88     		ldrh	r3, [r5]
 1318 00e2 0133     		adds	r3, r3, #1
 1319 00e4 2B80     		strh	r3, [r5]	@ movhi
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1320              		.loc 1 848 9 is_stmt 1 view .LVU393
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1321              		.loc 1 848 14 is_stmt 0 view .LVU394
 1322 00e6 B4F85E30 		ldrh	r3, [r4, #94]
 1323 00ea 9BB2     		uxth	r3, r3
 848:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1324              		.loc 1 848 27 view .LVU395
 1325 00ec 013B     		subs	r3, r3, #1
 1326 00ee 9BB2     		uxth	r3, r3
 1327 00f0 A4F85E30 		strh	r3, [r4, #94]	@ movhi
 1328              	.L78:
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1329              		.loc 1 852 7 is_stmt 1 view .LVU396
 852:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1330              		.loc 1 852 10 is_stmt 0 view .LVU397
 1331 00f4 B6F1FF3F 		cmp	r6, #-1
 1332 00f8 1BD1     		bne	.L94
 1333              	.L76:
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1334              		.loc 1 815 11 is_stmt 1 view .LVU398
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1335              		.loc 1 815 17 is_stmt 0 view .LVU399
 1336 00fa B4F85E20 		ldrh	r2, [r4, #94]
ARM GAS  /tmp/cc7a8d2b.s 			page 58


 1337 00fe 92B2     		uxth	r2, r2
 815:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1338              		.loc 1 815 11 view .LVU400
 1339 0100 22B3     		cbz	r2, .L95
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1340              		.loc 1 818 7 is_stmt 1 view .LVU401
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1341              		.loc 1 818 11 is_stmt 0 view .LVU402
 1342 0102 2368     		ldr	r3, [r4]
 1343 0104 DA69     		ldr	r2, [r3, #28]
 818:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1344              		.loc 1 818 10 view .LVU403
 1345 0106 12F0100F 		tst	r2, #16
 1346 010a 04D0     		beq	.L77
 821:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1347              		.loc 1 821 9 is_stmt 1 view .LVU404
 1348 010c 1022     		movs	r2, #16
 1349 010e 1A62     		str	r2, [r3, #32]
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1350              		.loc 1 825 9 view .LVU405
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1351              		.loc 1 825 13 is_stmt 0 view .LVU406
 1352 0110 2B88     		ldrh	r3, [r5]
 825:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1353              		.loc 1 825 12 view .LVU407
 1354 0112 002B     		cmp	r3, #0
 1355 0114 DAD1     		bne	.L96
 1356              	.L77:
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1357              		.loc 1 834 7 is_stmt 1 view .LVU408
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1358              		.loc 1 834 11 is_stmt 0 view .LVU409
 1359 0116 2368     		ldr	r3, [r4]
 1360 0118 DA69     		ldr	r2, [r3, #28]
 834:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1361              		.loc 1 834 10 view .LVU410
 1362 011a 12F0200F 		tst	r2, #32
 1363 011e E9D0     		beq	.L78
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1364              		.loc 1 836 9 is_stmt 1 view .LVU411
 836:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1365              		.loc 1 836 12 is_stmt 0 view .LVU412
 1366 0120 002F     		cmp	r7, #0
 1367 0122 D8D0     		beq	.L97
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata8bits++;
 1368              		.loc 1 843 11 is_stmt 1 view .LVU413
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata8bits++;
 1369              		.loc 1 843 50 is_stmt 0 view .LVU414
 1370 0124 9A8C     		ldrh	r2, [r3, #36]
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata8bits++;
 1371              		.loc 1 843 58 view .LVU415
 1372 0126 5FFA89F3 		uxtb	r3, r9
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata8bits++;
 1373              		.loc 1 843 25 view .LVU416
 1374 012a 1340     		ands	r3, r3, r2
 843:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****           pdata8bits++;
 1375              		.loc 1 843 23 view .LVU417
ARM GAS  /tmp/cc7a8d2b.s 			page 59


 1376 012c 07F8013B 		strb	r3, [r7], #1
 1377              	.LVL100:
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 1378              		.loc 1 844 11 is_stmt 1 view .LVU418
 844:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 1379              		.loc 1 844 11 is_stmt 0 view .LVU419
 1380 0130 D6E7     		b	.L80
 1381              	.L94:
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1382              		.loc 1 854 9 is_stmt 1 view .LVU420
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1383              		.loc 1 854 15 is_stmt 0 view .LVU421
 1384 0132 FFF7FEFF 		bl	HAL_GetTick
 1385              	.LVL101:
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1386              		.loc 1 854 29 view .LVU422
 1387 0136 A0EB0800 		sub	r0, r0, r8
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1388              		.loc 1 854 12 view .LVU423
 1389 013a B042     		cmp	r0, r6
 1390 013c 01D8     		bhi	.L82
 854:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         {
 1391              		.loc 1 854 53 discriminator 1 view .LVU424
 1392 013e 002E     		cmp	r6, #0
 1393 0140 DBD1     		bne	.L76
 1394              	.L82:
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1395              		.loc 1 856 11 is_stmt 1 view .LVU425
 856:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1396              		.loc 1 856 26 is_stmt 0 view .LVU426
 1397 0142 2023     		movs	r3, #32
 1398 0144 C4F88830 		str	r3, [r4, #136]
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 1399              		.loc 1 858 11 is_stmt 1 view .LVU427
 858:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         }
 1400              		.loc 1 858 18 is_stmt 0 view .LVU428
 1401 0148 0320     		movs	r0, #3
 1402 014a 0CE0     		b	.L67
 1403              	.L95:
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* At end of Rx process, restore huart->RxState to Ready */
 1404              		.loc 1 864 5 is_stmt 1 view .LVU429
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* At end of Rx process, restore huart->RxState to Ready */
 1405              		.loc 1 864 19 is_stmt 0 view .LVU430
 1406 014c B4F85C30 		ldrh	r3, [r4, #92]
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* At end of Rx process, restore huart->RxState to Ready */
 1407              		.loc 1 864 39 view .LVU431
 1408 0150 B4F85E20 		ldrh	r2, [r4, #94]
 1409 0154 92B2     		uxth	r2, r2
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* At end of Rx process, restore huart->RxState to Ready */
 1410              		.loc 1 864 32 view .LVU432
 1411 0156 9B1A     		subs	r3, r3, r2
 864:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     /* At end of Rx process, restore huart->RxState to Ready */
 1412              		.loc 1 864 12 view .LVU433
 1413 0158 2B80     		strh	r3, [r5]	@ movhi
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1414              		.loc 1 866 5 is_stmt 1 view .LVU434
 866:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
ARM GAS  /tmp/cc7a8d2b.s 			page 60


 1415              		.loc 1 866 20 is_stmt 0 view .LVU435
 1416 015a 2023     		movs	r3, #32
 1417 015c C4F88830 		str	r3, [r4, #136]
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 1418              		.loc 1 868 5 is_stmt 1 view .LVU436
 868:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 1419              		.loc 1 868 12 is_stmt 0 view .LVU437
 1420 0160 0020     		movs	r0, #0
 1421 0162 00E0     		b	.L67
 1422              	.LVL102:
 1423              	.L84:
 872:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 1424              		.loc 1 872 12 view .LVU438
 1425 0164 0220     		movs	r0, #2
 1426              	.LVL103:
 1427              	.L67:
 874:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1428              		.loc 1 874 1 view .LVU439
 1429 0166 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1430              	.LVL104:
 1431              	.L85:
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1432              		.loc 1 778 15 view .LVU440
 1433 016a 0120     		movs	r0, #1
 1434              	.LVL105:
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1435              		.loc 1 778 15 view .LVU441
 1436 016c FBE7     		b	.L67
 1437              	.LVL106:
 1438              	.L86:
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1439              		.loc 1 778 15 view .LVU442
 1440 016e 0120     		movs	r0, #1
 1441              	.LVL107:
 778:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1442              		.loc 1 778 15 view .LVU443
 1443 0170 F9E7     		b	.L67
 1444              	.LVL108:
 1445              	.L87:
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1446              		.loc 1 781 5 view .LVU444
 1447 0172 0220     		movs	r0, #2
 1448              	.LVL109:
 781:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1449              		.loc 1 781 5 view .LVU445
 1450 0174 F7E7     		b	.L67
 1451              		.cfi_endproc
 1452              	.LFE146:
 1454              		.section	.text.HAL_UARTEx_ReceiveToIdle_IT,"ax",%progbits
 1455              		.align	1
 1456              		.global	HAL_UARTEx_ReceiveToIdle_IT
 1457              		.syntax unified
 1458              		.thumb
 1459              		.thumb_func
 1460              		.fpu fpv4-sp-d16
 1462              	HAL_UARTEx_ReceiveToIdle_IT:
 1463              	.LVL110:
ARM GAS  /tmp/cc7a8d2b.s 			page 61


 1464              	.LFB147:
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status;
 1465              		.loc 1 891 1 is_stmt 1 view -0
 1466              		.cfi_startproc
 1467              		@ args = 0, pretend = 0, frame = 0
 1468              		@ frame_needed = 0, uses_anonymous_args = 0
 892:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1469              		.loc 1 892 3 view .LVU447
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 1470              		.loc 1 895 3 view .LVU448
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 1471              		.loc 1 895 12 is_stmt 0 view .LVU449
 1472 0000 D0F88830 		ldr	r3, [r0, #136]
 895:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 1473              		.loc 1 895 6 view .LVU450
 1474 0004 202B     		cmp	r3, #32
 1475 0006 20D1     		bne	.L102
 891:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status;
 1476              		.loc 1 891 1 view .LVU451
 1477 0008 10B5     		push	{r4, lr}
 1478              	.LCFI17:
 1479              		.cfi_def_cfa_offset 8
 1480              		.cfi_offset 4, -8
 1481              		.cfi_offset 14, -4
 1482 000a 0446     		mov	r4, r0
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1483              		.loc 1 897 5 is_stmt 1 view .LVU452
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1484              		.loc 1 897 8 is_stmt 0 view .LVU453
 1485 000c F9B1     		cbz	r1, .L103
 897:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1486              		.loc 1 897 25 discriminator 1 view .LVU454
 1487 000e 02B3     		cbz	r2, .L104
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1488              		.loc 1 902 5 is_stmt 1 view .LVU455
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1489              		.loc 1 902 5 view .LVU456
 1490 0010 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 1491 0014 012B     		cmp	r3, #1
 1492 0016 1ED0     		beq	.L105
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1493              		.loc 1 902 5 discriminator 2 view .LVU457
 1494 0018 0123     		movs	r3, #1
 1495 001a 80F88030 		strb	r3, [r0, #128]
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1496              		.loc 1 902 5 discriminator 2 view .LVU458
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1497              		.loc 1 905 5 discriminator 2 view .LVU459
 905:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1498              		.loc 1 905 26 is_stmt 0 discriminator 2 view .LVU460
 1499 001e C366     		str	r3, [r0, #108]
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1500              		.loc 1 907 5 is_stmt 1 discriminator 2 view .LVU461
 907:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1501              		.loc 1 907 15 is_stmt 0 discriminator 2 view .LVU462
 1502 0020 FFF7FEFF 		bl	UART_Start_Receive_IT
 1503              	.LVL111:
ARM GAS  /tmp/cc7a8d2b.s 			page 62


 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1504              		.loc 1 910 5 is_stmt 1 discriminator 2 view .LVU463
 910:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1505              		.loc 1 910 8 is_stmt 0 discriminator 2 view .LVU464
 1506 0024 B0B9     		cbnz	r0, .L99
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1507              		.loc 1 912 7 is_stmt 1 view .LVU465
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1508              		.loc 1 912 16 is_stmt 0 view .LVU466
 1509 0026 E36E     		ldr	r3, [r4, #108]
 912:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1510              		.loc 1 912 10 view .LVU467
 1511 0028 012B     		cmp	r3, #1
 1512 002a 01D0     		beq	.L111
 923:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1513              		.loc 1 923 16 view .LVU468
 1514 002c 0120     		movs	r0, #1
 1515              	.LVL112:
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 1516              		.loc 1 927 5 is_stmt 1 view .LVU469
 927:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 1517              		.loc 1 927 12 is_stmt 0 view .LVU470
 1518 002e 11E0     		b	.L99
 1519              	.LVL113:
 1520              	.L111:
 914:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 1521              		.loc 1 914 9 is_stmt 1 view .LVU471
 1522 0030 2368     		ldr	r3, [r4]
 1523 0032 1022     		movs	r2, #16
 1524 0034 1A62     		str	r2, [r3, #32]
 1525              	.L101:
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1526              		.loc 1 915 9 discriminator 1 view .LVU472
 1527              	.LBB32:
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1528              		.loc 1 915 9 discriminator 1 view .LVU473
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1529              		.loc 1 915 9 discriminator 1 view .LVU474
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1530              		.loc 1 915 9 discriminator 1 view .LVU475
 1531 0036 2268     		ldr	r2, [r4]
 1532              	.LVL114:
 1533              	.LBB33:
 1534              	.LBI33:
 476:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 1535              		.loc 2 476 31 discriminator 1 view .LVU476
 1536              	.LBB34:
 478:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 1537              		.loc 2 478 5 discriminator 1 view .LVU477
 480:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 1538              		.loc 2 480 4 discriminator 1 view .LVU478
 1539              		.syntax unified
 1540              	@ 480 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 1541 0038 52E8003F 		ldrex r3, [r2]
 1542              	@ 0 "" 2
 1543              	.LVL115:
 481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc7a8d2b.s 			page 63


 1544              		.loc 2 481 4 discriminator 1 view .LVU479
 481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 1545              		.loc 2 481 4 is_stmt 0 discriminator 1 view .LVU480
 1546              		.thumb
 1547              		.syntax unified
 1548              	.LBE34:
 1549              	.LBE33:
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1550              		.loc 1 915 9 discriminator 1 view .LVU481
 1551 003c 43F01003 		orr	r3, r3, #16
 1552              	.LVL116:
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1553              		.loc 1 915 9 is_stmt 1 discriminator 1 view .LVU482
 1554              	.LBB35:
 1555              	.LBI35:
 527:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 1556              		.loc 2 527 31 discriminator 1 view .LVU483
 1557              	.LBB36:
 529:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 1558              		.loc 2 529 4 discriminator 1 view .LVU484
 531:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 1559              		.loc 2 531 4 discriminator 1 view .LVU485
 1560              		.syntax unified
 1561              	@ 531 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 1562 0040 42E80031 		strex r1, r3, [r2]
 1563              	@ 0 "" 2
 1564              	.LVL117:
 1565              		.loc 2 532 4 discriminator 1 view .LVU486
 1566              		.loc 2 532 4 is_stmt 0 discriminator 1 view .LVU487
 1567              		.thumb
 1568              		.syntax unified
 1569              	.LBE36:
 1570              	.LBE35:
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1571              		.loc 1 915 9 discriminator 1 view .LVU488
 1572 0044 0029     		cmp	r1, #0
 1573 0046 F6D1     		bne	.L101
 1574 0048 04E0     		b	.L99
 1575              	.LVL118:
 1576              	.L102:
 1577              	.LCFI18:
 1578              		.cfi_def_cfa_offset 0
 1579              		.cfi_restore 4
 1580              		.cfi_restore 14
 915:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1581              		.loc 1 915 9 discriminator 1 view .LVU489
 1582              	.LBE32:
 931:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 1583              		.loc 1 931 12 view .LVU490
 1584 004a 0220     		movs	r0, #2
 1585              	.LVL119:
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1586              		.loc 1 933 1 view .LVU491
 1587 004c 7047     		bx	lr
 1588              	.LVL120:
 1589              	.L103:
 1590              	.LCFI19:
ARM GAS  /tmp/cc7a8d2b.s 			page 64


 1591              		.cfi_def_cfa_offset 8
 1592              		.cfi_offset 4, -8
 1593              		.cfi_offset 14, -4
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1594              		.loc 1 899 14 view .LVU492
 1595 004e 0120     		movs	r0, #1
 1596              	.LVL121:
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1597              		.loc 1 899 14 view .LVU493
 1598 0050 00E0     		b	.L99
 1599              	.LVL122:
 1600              	.L104:
 899:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1601              		.loc 1 899 14 view .LVU494
 1602 0052 0120     		movs	r0, #1
 1603              	.LVL123:
 1604              	.L99:
 933:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1605              		.loc 1 933 1 view .LVU495
 1606 0054 10BD     		pop	{r4, pc}
 1607              	.LVL124:
 1608              	.L105:
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1609              		.loc 1 902 5 view .LVU496
 1610 0056 0220     		movs	r0, #2
 1611              	.LVL125:
 902:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1612              		.loc 1 902 5 view .LVU497
 1613 0058 FCE7     		b	.L99
 1614              		.cfi_endproc
 1615              	.LFE147:
 1617              		.section	.text.HAL_UARTEx_ReceiveToIdle_DMA,"ax",%progbits
 1618              		.align	1
 1619              		.global	HAL_UARTEx_ReceiveToIdle_DMA
 1620              		.syntax unified
 1621              		.thumb
 1622              		.thumb_func
 1623              		.fpu fpv4-sp-d16
 1625              	HAL_UARTEx_ReceiveToIdle_DMA:
 1626              	.LVL126:
 1627              	.LFB148:
 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status;
 1628              		.loc 1 953 1 is_stmt 1 view -0
 1629              		.cfi_startproc
 1630              		@ args = 0, pretend = 0, frame = 0
 1631              		@ frame_needed = 0, uses_anonymous_args = 0
 954:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1632              		.loc 1 954 3 view .LVU499
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 1633              		.loc 1 957 3 view .LVU500
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 1634              		.loc 1 957 12 is_stmt 0 view .LVU501
 1635 0000 D0F88830 		ldr	r3, [r0, #136]
 957:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   {
 1636              		.loc 1 957 6 view .LVU502
 1637 0004 202B     		cmp	r3, #32
 1638 0006 20D1     		bne	.L116
ARM GAS  /tmp/cc7a8d2b.s 			page 65


 953:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   HAL_StatusTypeDef status;
 1639              		.loc 1 953 1 view .LVU503
 1640 0008 10B5     		push	{r4, lr}
 1641              	.LCFI20:
 1642              		.cfi_def_cfa_offset 8
 1643              		.cfi_offset 4, -8
 1644              		.cfi_offset 14, -4
 1645 000a 0446     		mov	r4, r0
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1646              		.loc 1 959 5 is_stmt 1 view .LVU504
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1647              		.loc 1 959 8 is_stmt 0 view .LVU505
 1648 000c F9B1     		cbz	r1, .L117
 959:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1649              		.loc 1 959 25 discriminator 1 view .LVU506
 1650 000e 02B3     		cbz	r2, .L118
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1651              		.loc 1 964 5 is_stmt 1 view .LVU507
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1652              		.loc 1 964 5 view .LVU508
 1653 0010 90F88030 		ldrb	r3, [r0, #128]	@ zero_extendqisi2
 1654 0014 012B     		cmp	r3, #1
 1655 0016 1ED0     		beq	.L119
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1656              		.loc 1 964 5 discriminator 2 view .LVU509
 1657 0018 0123     		movs	r3, #1
 1658 001a 80F88030 		strb	r3, [r0, #128]
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1659              		.loc 1 964 5 discriminator 2 view .LVU510
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1660              		.loc 1 967 5 discriminator 2 view .LVU511
 967:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1661              		.loc 1 967 26 is_stmt 0 discriminator 2 view .LVU512
 1662 001e C366     		str	r3, [r0, #108]
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1663              		.loc 1 969 5 is_stmt 1 discriminator 2 view .LVU513
 969:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1664              		.loc 1 969 15 is_stmt 0 discriminator 2 view .LVU514
 1665 0020 FFF7FEFF 		bl	UART_Start_Receive_DMA
 1666              	.LVL127:
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1667              		.loc 1 972 5 is_stmt 1 discriminator 2 view .LVU515
 972:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     {
 1668              		.loc 1 972 8 is_stmt 0 discriminator 2 view .LVU516
 1669 0024 B0B9     		cbnz	r0, .L113
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1670              		.loc 1 974 7 is_stmt 1 view .LVU517
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1671              		.loc 1 974 16 is_stmt 0 view .LVU518
 1672 0026 E36E     		ldr	r3, [r4, #108]
 974:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       {
 1673              		.loc 1 974 10 view .LVU519
 1674 0028 012B     		cmp	r3, #1
 1675 002a 01D0     		beq	.L125
 985:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1676              		.loc 1 985 16 view .LVU520
 1677 002c 0120     		movs	r0, #1
ARM GAS  /tmp/cc7a8d2b.s 			page 66


 1678              	.LVL128:
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 1679              		.loc 1 989 5 is_stmt 1 view .LVU521
 989:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 1680              		.loc 1 989 12 is_stmt 0 view .LVU522
 1681 002e 11E0     		b	.L113
 1682              	.LVL129:
 1683              	.L125:
 976:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****         ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 1684              		.loc 1 976 9 is_stmt 1 view .LVU523
 1685 0030 2368     		ldr	r3, [r4]
 1686 0032 1022     		movs	r2, #16
 1687 0034 1A62     		str	r2, [r3, #32]
 1688              	.L115:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1689              		.loc 1 977 9 discriminator 1 view .LVU524
 1690              	.LBB37:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1691              		.loc 1 977 9 discriminator 1 view .LVU525
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1692              		.loc 1 977 9 discriminator 1 view .LVU526
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1693              		.loc 1 977 9 discriminator 1 view .LVU527
 1694 0036 2268     		ldr	r2, [r4]
 1695              	.LVL130:
 1696              	.LBB38:
 1697              	.LBI38:
 476:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 1698              		.loc 2 476 31 discriminator 1 view .LVU528
 1699              	.LBB39:
 478:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 1700              		.loc 2 478 5 discriminator 1 view .LVU529
 480:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 1701              		.loc 2 480 4 discriminator 1 view .LVU530
 1702              		.syntax unified
 1703              	@ 480 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 1704 0038 52E8003F 		ldrex r3, [r2]
 1705              	@ 0 "" 2
 1706              	.LVL131:
 481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 1707              		.loc 2 481 4 discriminator 1 view .LVU531
 481:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** }
 1708              		.loc 2 481 4 is_stmt 0 discriminator 1 view .LVU532
 1709              		.thumb
 1710              		.syntax unified
 1711              	.LBE39:
 1712              	.LBE38:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1713              		.loc 1 977 9 discriminator 1 view .LVU533
 1714 003c 43F01003 		orr	r3, r3, #16
 1715              	.LVL132:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1716              		.loc 1 977 9 is_stmt 1 discriminator 1 view .LVU534
 1717              	.LBB40:
 1718              	.LBI40:
 527:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** {
 1719              		.loc 2 527 31 discriminator 1 view .LVU535
ARM GAS  /tmp/cc7a8d2b.s 			page 67


 1720              	.LBB41:
 529:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h **** 
 1721              		.loc 2 529 4 discriminator 1 view .LVU536
 531:Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
 1722              		.loc 2 531 4 discriminator 1 view .LVU537
 1723              		.syntax unified
 1724              	@ 531 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
 1725 0040 42E80031 		strex r1, r3, [r2]
 1726              	@ 0 "" 2
 1727              	.LVL133:
 1728              		.loc 2 532 4 discriminator 1 view .LVU538
 1729              		.loc 2 532 4 is_stmt 0 discriminator 1 view .LVU539
 1730              		.thumb
 1731              		.syntax unified
 1732              	.LBE41:
 1733              	.LBE40:
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1734              		.loc 1 977 9 discriminator 1 view .LVU540
 1735 0044 0029     		cmp	r1, #0
 1736 0046 F6D1     		bne	.L115
 1737 0048 04E0     		b	.L113
 1738              	.LVL134:
 1739              	.L116:
 1740              	.LCFI21:
 1741              		.cfi_def_cfa_offset 0
 1742              		.cfi_restore 4
 1743              		.cfi_restore 14
 977:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****       }
 1744              		.loc 1 977 9 discriminator 1 view .LVU541
 1745              	.LBE37:
 993:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****   }
 1746              		.loc 1 993 12 view .LVU542
 1747 004a 0220     		movs	r0, #2
 1748              	.LVL135:
 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1749              		.loc 1 995 1 view .LVU543
 1750 004c 7047     		bx	lr
 1751              	.LVL136:
 1752              	.L117:
 1753              	.LCFI22:
 1754              		.cfi_def_cfa_offset 8
 1755              		.cfi_offset 4, -8
 1756              		.cfi_offset 14, -4
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1757              		.loc 1 961 14 view .LVU544
 1758 004e 0120     		movs	r0, #1
 1759              	.LVL137:
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1760              		.loc 1 961 14 view .LVU545
 1761 0050 00E0     		b	.L113
 1762              	.LVL138:
 1763              	.L118:
 961:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c ****     }
 1764              		.loc 1 961 14 view .LVU546
 1765 0052 0120     		movs	r0, #1
 1766              	.LVL139:
 1767              	.L113:
ARM GAS  /tmp/cc7a8d2b.s 			page 68


 995:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1768              		.loc 1 995 1 view .LVU547
 1769 0054 10BD     		pop	{r4, pc}
 1770              	.LVL140:
 1771              	.L119:
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1772              		.loc 1 964 5 view .LVU548
 1773 0056 0220     		movs	r0, #2
 1774              	.LVL141:
 964:Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_uart_ex.c **** 
 1775              		.loc 1 964 5 view .LVU549
 1776 0058 FCE7     		b	.L113
 1777              		.cfi_endproc
 1778              	.LFE148:
 1780              		.section	.rodata.denominator.8742,"a"
 1781              		.align	2
 1782              		.set	.LANCHOR1,. + 0
 1785              	denominator.8742:
 1786 0000 08040204 		.ascii	"\010\004\002\004\010\001\001\001"
 1786      08010101 
 1787              		.section	.rodata.numerator.8741,"a"
 1788              		.align	2
 1789              		.set	.LANCHOR0,. + 0
 1792              	numerator.8741:
 1793 0000 01010103 		.ascii	"\001\001\001\003\007\001\000\000"
 1793      07010000 
 1794              		.text
 1795              	.Letext0:
 1796              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1797              		.file 4 "Middlewares/tensorflow/third_party/cmsis/CMSIS/Core/Include/core_cm4.h"
 1798              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 1799              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4r5xx.h"
 1800              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1801              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1802              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1803              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 1804              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1805              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1806              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
ARM GAS  /tmp/cc7a8d2b.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_uart_ex.c
     /tmp/cc7a8d2b.s:18     .text.UARTEx_Wakeup_AddressConfig:0000000000000000 $t
     /tmp/cc7a8d2b.s:25     .text.UARTEx_Wakeup_AddressConfig:0000000000000000 UARTEx_Wakeup_AddressConfig
     /tmp/cc7a8d2b.s:65     .text.UARTEx_SetNbDataToProcess:0000000000000000 $t
     /tmp/cc7a8d2b.s:71     .text.UARTEx_SetNbDataToProcess:0000000000000000 UARTEx_SetNbDataToProcess
     /tmp/cc7a8d2b.s:157    .text.UARTEx_SetNbDataToProcess:0000000000000044 $d
     /tmp/cc7a8d2b.s:163    .text.HAL_RS485Ex_Init:0000000000000000 $t
     /tmp/cc7a8d2b.s:170    .text.HAL_RS485Ex_Init:0000000000000000 HAL_RS485Ex_Init
     /tmp/cc7a8d2b.s:307    .text.HAL_UARTEx_WakeupCallback:0000000000000000 $t
     /tmp/cc7a8d2b.s:314    .text.HAL_UARTEx_WakeupCallback:0000000000000000 HAL_UARTEx_WakeupCallback
     /tmp/cc7a8d2b.s:329    .text.HAL_UARTEx_RxFifoFullCallback:0000000000000000 $t
     /tmp/cc7a8d2b.s:336    .text.HAL_UARTEx_RxFifoFullCallback:0000000000000000 HAL_UARTEx_RxFifoFullCallback
     /tmp/cc7a8d2b.s:351    .text.HAL_UARTEx_TxFifoEmptyCallback:0000000000000000 $t
     /tmp/cc7a8d2b.s:358    .text.HAL_UARTEx_TxFifoEmptyCallback:0000000000000000 HAL_UARTEx_TxFifoEmptyCallback
     /tmp/cc7a8d2b.s:373    .text.HAL_MultiProcessorEx_AddressLength_Set:0000000000000000 $t
     /tmp/cc7a8d2b.s:380    .text.HAL_MultiProcessorEx_AddressLength_Set:0000000000000000 HAL_MultiProcessorEx_AddressLength_Set
     /tmp/cc7a8d2b.s:444    .text.HAL_UARTEx_StopModeWakeUpSourceConfig:0000000000000000 $t
     /tmp/cc7a8d2b.s:451    .text.HAL_UARTEx_StopModeWakeUpSourceConfig:0000000000000000 HAL_UARTEx_StopModeWakeUpSourceConfig
     /tmp/cc7a8d2b.s:576    .text.HAL_UARTEx_EnableStopMode:0000000000000000 $t
     /tmp/cc7a8d2b.s:583    .text.HAL_UARTEx_EnableStopMode:0000000000000000 HAL_UARTEx_EnableStopMode
     /tmp/cc7a8d2b.s:676    .text.HAL_UARTEx_DisableStopMode:0000000000000000 $t
     /tmp/cc7a8d2b.s:683    .text.HAL_UARTEx_DisableStopMode:0000000000000000 HAL_UARTEx_DisableStopMode
     /tmp/cc7a8d2b.s:775    .text.HAL_UARTEx_EnableFifoMode:0000000000000000 $t
     /tmp/cc7a8d2b.s:782    .text.HAL_UARTEx_EnableFifoMode:0000000000000000 HAL_UARTEx_EnableFifoMode
     /tmp/cc7a8d2b.s:861    .text.HAL_UARTEx_DisableFifoMode:0000000000000000 $t
     /tmp/cc7a8d2b.s:868    .text.HAL_UARTEx_DisableFifoMode:0000000000000000 HAL_UARTEx_DisableFifoMode
     /tmp/cc7a8d2b.s:939    .text.HAL_UARTEx_SetTxFifoThreshold:0000000000000000 $t
     /tmp/cc7a8d2b.s:946    .text.HAL_UARTEx_SetTxFifoThreshold:0000000000000000 HAL_UARTEx_SetTxFifoThreshold
     /tmp/cc7a8d2b.s:1027   .text.HAL_UARTEx_SetRxFifoThreshold:0000000000000000 $t
     /tmp/cc7a8d2b.s:1034   .text.HAL_UARTEx_SetRxFifoThreshold:0000000000000000 HAL_UARTEx_SetRxFifoThreshold
     /tmp/cc7a8d2b.s:1115   .text.HAL_UARTEx_ReceiveToIdle:0000000000000000 $t
     /tmp/cc7a8d2b.s:1122   .text.HAL_UARTEx_ReceiveToIdle:0000000000000000 HAL_UARTEx_ReceiveToIdle
     /tmp/cc7a8d2b.s:1455   .text.HAL_UARTEx_ReceiveToIdle_IT:0000000000000000 $t
     /tmp/cc7a8d2b.s:1462   .text.HAL_UARTEx_ReceiveToIdle_IT:0000000000000000 HAL_UARTEx_ReceiveToIdle_IT
     /tmp/cc7a8d2b.s:1618   .text.HAL_UARTEx_ReceiveToIdle_DMA:0000000000000000 $t
     /tmp/cc7a8d2b.s:1625   .text.HAL_UARTEx_ReceiveToIdle_DMA:0000000000000000 HAL_UARTEx_ReceiveToIdle_DMA
     /tmp/cc7a8d2b.s:1781   .rodata.denominator.8742:0000000000000000 $d
     /tmp/cc7a8d2b.s:1785   .rodata.denominator.8742:0000000000000000 denominator.8742
     /tmp/cc7a8d2b.s:1788   .rodata.numerator.8741:0000000000000000 $d
     /tmp/cc7a8d2b.s:1792   .rodata.numerator.8741:0000000000000000 numerator.8741

UNDEFINED SYMBOLS
UART_SetConfig
UART_CheckIdleState
HAL_UART_MspInit
UART_AdvFeatureConfig
HAL_GetTick
UART_WaitOnFlagUntilTimeout
UART_Start_Receive_IT
UART_Start_Receive_DMA
