v 20110115 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Tom King
T 15900 1600 5 10 1 1 0 0 1
file=Bone_JTAG_PG1.sch
}
T 16200 1300 9 10 1 0 0 0 1
1
T 17600 1300 9 10 1 0 0 0 1
3
T 16000 2000 9 10 1 0 0 0 1
BeagleBone JTAG Programmer/Debugger
C 6000 4900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 6200 4900 6200 5100 1 0 0
{
T 6250 4950 5 6 0 1 0 0 1
pinnumber=1
T 6250 4950 5 6 0 0 0 0 1
pinseq=1
T 6250 4950 5 6 0 1 0 0 1
pinlabel=1
T 6250 4950 5 6 0 1 0 0 1
pintype=pwr
}
L 6050 5100 6350 5100 3 0 0 0 -1 -1
T 6075 5150 9 8 1 0 0 0 1
+3.3V
T 6300 4900 8 8 0 0 0 0 1
net=+3.3V:1
]
C 2600 3700 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 2800 3700 2800 3500 1 0 0
{
T 2850 3550 5 8 1 1 270 6 1
pinnumber=1
T 2750 3500 5 8 0 1 270 8 1
pinseq=1
T 2800 3450 9 8 0 1 270 0 1
pinlabel=+
T 2800 3450 5 8 0 1 270 2 1
pintype=pas
}
P 2800 2800 2800 3000 1 0 0
{
T 2850 2950 5 8 1 1 270 0 1
pinnumber=2
T 2750 3000 5 8 0 1 270 2 1
pinseq=2
T 2800 3050 9 8 0 1 270 6 1
pinlabel=-
T 2800 3050 5 8 0 1 270 8 1
pintype=pas
}
L 3000 3300 2600 3300 3 0 0 0 -1 -1
L 2800 3000 2800 3200 3 0 0 0 -1 -1
L 2800 3300 2800 3500 3 0 0 0 -1 -1
A 2800 2500 700 75 30 3 0 0 0 -1 -1
L 3000 3411 2900 3411 3 0 0 0 -1 -1
L 2949 3360 2949 3460 3 0 0 0 -1 -1
T 3300 3500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 3100 3500 8 10 0 1 270 0 1
refdes=C?
T 3900 3500 5 10 0 0 270 0 1
description=polarized capacitor
T 3700 3500 5 10 0 0 270 0 1
numslots=0
T 3500 3500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 3300 3500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 2000 3400 5 10 1 1 0 0 1
refdes=C101
T 3500 3500 5 10 0 0 270 0 1
symversion=0.1
T 1700 3200 5 10 1 1 0 0 1
value=10uF 16V
T 2600 3700 5 10 0 0 0 0 1
footprint=cap-elec-ave_b
}
C 2600 4900 1 0 0 EMBEDDED5V-plus-1.sym
[
P 2800 4900 2800 5100 1 0 0
{
T 2850 4950 5 6 0 1 0 0 1
pinnumber=1
T 2850 4950 5 6 0 0 0 0 1
pinseq=1
T 2850 4950 5 6 0 1 0 0 1
pinlabel=1
T 2850 4950 5 6 0 1 0 0 1
pintype=pwr
}
L 2650 5100 2950 5100 3 0 0 0 -1 -1
T 2675 5150 9 8 1 0 0 0 1
+5V
T 2900 4900 8 8 0 0 0 0 1
net=+5V:1
]
C 2700 2500 1 0 0 EMBEDDEDgnd-1.sym
[
P 2800 2600 2800 2800 1 0 1
{
T 2858 2661 5 4 0 1 0 0 1
pinnumber=1
T 2858 2661 5 4 0 0 0 0 1
pinseq=1
T 2858 2661 5 4 0 1 0 0 1
pinlabel=1
T 2858 2661 5 4 0 1 0 0 1
pintype=pwr
}
L 2700 2600 2900 2600 3 0 0 0 -1 -1
L 2755 2550 2845 2550 3 0 0 0 -1 -1
L 2780 2510 2820 2510 3 0 0 0 -1 -1
T 3000 2550 8 10 0 0 0 0 1
net=GND:1
]
N 2800 3700 2800 4900 4
N 2800 2800 6200 2800 4
N 4100 4500 2800 4500 4
N 6200 3700 6200 4900 4
N 4900 2800 4900 3900 4
N 5700 4500 6200 4500 4
C 4100 3900 1 0 0 EMBEDDEDlm1117-1.sym
[
B 4400 4200 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4400 4500 4100 4500 1 0 1
{
T 4200 4550 5 8 1 1 0 0 1
pinnumber=3
T 4200 4550 5 8 0 0 0 0 1
pinseq=3
T 4400 4500 5 10 1 1 0 0 1
value=IN
}
P 4900 3900 4900 4200 1 0 0
{
T 4800 4000 5 8 1 1 0 0 1
pinnumber=1
T 4800 4000 5 8 0 0 0 0 1
pinseq=1
T 4700 4300 5 10 1 1 0 0 1
value=GND
}
P 5400 4500 5700 4500 1 0 1
{
T 5530 4550 5 8 1 1 0 0 1
pinnumber=2
T 5530 4550 5 8 0 0 0 0 1
pinseq=2
T 5000 4500 5 10 1 1 0 0 1
value=OUT
}
T 5700 5200 5 10 0 0 0 0 1
device=1117
T 5500 4900 8 10 0 1 0 6 1
refdes=U?
T 5700 5000 5 10 0 0 0 0 1
pins=3
T 4095 3895 8 10 0 1 0 0 1
footprint=TO220
]
{
T 4900 4900 5 10 1 1 0 0 1
device=LM1117
T 4800 4900 5 10 1 1 0 6 1
refdes=U101
T 4095 3895 5 10 0 1 0 0 1
footprint=SOT223
T 5600 4900 5 10 1 1 0 0 1
value=3.3V
}
T 4600 17000 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P8
C 14700 15800 1 0 0 EMBEDDED5V-plus-1.sym
[
T 15000 15800 8 8 0 0 0 0 1
net=+5V:1
T 14775 16050 9 8 1 0 0 0 1
+5V
L 14750 16000 15050 16000 3 0 0 0 -1 -1
P 14900 15800 14900 16000 1 0 0
{
T 14950 15850 5 6 0 1 0 0 1
pinnumber=1
T 14950 15850 5 6 0 0 0 0 1
pinseq=1
T 14950 15850 5 6 0 1 0 0 1
pinlabel=1
T 14950 15850 5 6 0 1 0 0 1
pintype=pwr
}
]
N 13400 5200 15500 5200 4
{
T 14600 5200 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 13900 5200 13900 5900 4
N 13400 5000 15500 5000 4
{
T 14600 5000 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 14400 5000 14400 5900 4
N 9300 6800 14400 6800 4
C 11000 4000 1 0 0 EMBEDDEDgnd-1.sym
[
L 11080 4010 11120 4010 3 0 0 0 -1 -1
L 11055 4050 11145 4050 3 0 0 0 -1 -1
L 11000 4100 11200 4100 3 0 0 0 -1 -1
P 11100 4100 11100 4300 1 0 1
{
T 11158 4161 5 4 0 1 0 0 1
pinnumber=1
T 11158 4161 5 4 0 0 0 0 1
pinseq=1
T 11158 4161 5 4 0 1 0 0 1
pinlabel=1
T 11158 4161 5 4 0 1 0 0 1
pintype=pwr
}
T 11300 4050 8 10 0 0 0 0 1
net=GND:1
]
N 11100 4300 11100 5900 4
C 11300 5900 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 11100 6300 11100 6100 3 0 0 0 -1 -1
L 11100 6600 11100 6400 3 0 0 0 -1 -1
L 10900 6400 11300 6400 3 0 0 0 -1 -1
L 10900 6300 11300 6300 3 0 0 0 -1 -1
P 11100 6800 11100 6600 1 0 0
{
T 11100 6600 5 8 0 1 90 8 1
pintype=pas
T 11100 6600 9 8 0 1 90 6 1
pinlabel=2
T 11150 6650 5 8 0 1 90 2 1
pinseq=2
T 11050 6650 5 8 0 1 90 0 1
pinnumber=2
}
P 11100 5900 11100 6100 1 0 0
{
T 11100 6100 5 8 0 1 90 2 1
pintype=pas
T 11100 6100 9 8 0 1 90 0 1
pinlabel=1
T 11150 6050 5 8 0 1 90 8 1
pinseq=1
T 11050 6050 5 8 0 1 90 6 1
pinnumber=1
}
T 10400 6100 5 10 0 0 90 0 1
symversion=0.1
T 10200 6100 5 10 0 0 90 0 1
numslots=0
T 10000 6100 5 10 0 0 90 0 1
description=capacitor
T 10800 6100 8 10 0 1 90 0 1
refdes=C?
T 10600 6100 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 10600 6100 5 10 0 0 90 0 1
device=CAPACITOR
T 10900 6500 5 10 1 1 180 0 1
refdes=C104
T 10400 6100 5 10 1 1 0 0 1
value=0.1uf
T 11300 5900 5 10 0 0 0 0 1
footprint=0603
}
N 13400 5600 13400 6800 4
C 11400 4900 1 0 0 EMBEDDED24AA256.sym
[
T 12395 5900 8 10 0 1 0 0 1
device=24AA256
T 11695 5900 8 10 0 1 0 0 1
refdes=U?
T 11395 4900 8 10 0 1 0 0 1
footprint=TSSOP-65P-640L1-8N
P 13400 5000 13100 5000 1 0 0
{
T 13500 5000 5 10 0 0 0 6 1
pintype=pas
T 13045 4995 5 10 1 1 0 6 1
pinlabel=SDA
T 13195 5045 5 10 1 1 0 0 1
pinnumber=5
T 13500 5000 5 10 0 0 0 6 1
pinseq=5
}
P 11400 5000 11700 5000 1 0 0
{
T 11300 5000 5 10 0 0 0 0 1
pintype=pas
T 11755 4995 5 10 1 1 0 0 1
pinlabel=VSS
T 11605 5045 5 10 1 1 0 6 1
pinnumber=4
T 11300 5000 5 10 0 0 0 0 1
pinseq=4
}
P 11400 5200 11700 5200 1 0 0
{
T 11300 5200 5 10 0 0 0 0 1
pintype=pas
T 11755 5195 5 10 1 1 0 0 1
pinlabel=A2
T 11605 5245 5 10 1 1 0 6 1
pinnumber=3
T 11300 5200 5 10 0 0 0 0 1
pinseq=3
}
P 11400 5400 11700 5400 1 0 0
{
T 11300 5400 5 10 0 0 0 0 1
pintype=pas
T 11755 5395 5 10 1 1 0 0 1
pinlabel=A1
T 11605 5445 5 10 1 1 0 6 1
pinnumber=2
T 11300 5400 5 10 0 0 0 0 1
pinseq=2
}
P 11400 5600 11700 5600 1 0 0
{
T 11300 5600 5 10 0 0 0 0 1
pintype=pas
T 11755 5595 5 10 1 1 0 0 1
pinlabel=A0
T 11605 5645 5 10 1 1 0 6 1
pinnumber=1
T 11300 5600 5 10 0 0 0 0 1
pinseq=1
}
P 13100 5200 13400 5200 1 0 1
{
T 13250 5250 5 10 1 1 0 0 1
pinnumber=6
T 13250 5250 5 10 0 0 0 0 1
pinseq=6
T 13050 5150 5 10 1 1 0 6 1
pinlabel=SCL
T 13250 5250 5 10 0 1 0 0 1
pintype=pas
}
P 13100 5400 13400 5400 1 0 1
{
T 13250 5450 5 10 1 1 0 0 1
pinnumber=7
T 13250 5450 5 10 0 0 0 0 1
pinseq=7
T 13050 5350 5 10 1 1 0 6 1
pinlabel=WP
T 13250 5450 5 10 0 1 0 0 1
pintype=pas
}
B 11700 4900 1400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 13100 5600 13400 5600 1 0 1
{
T 13250 5650 5 10 1 1 0 0 1
pinnumber=8
T 13250 5650 5 10 0 0 0 0 1
pinseq=8
T 13050 5550 5 10 1 1 0 6 1
pinlabel=VDD
T 13250 5650 5 10 0 1 0 0 1
pintype=pas
}
]
{
T 11395 4900 5 10 0 1 0 0 1
footprint=SO8
T 11695 5900 5 10 1 1 0 0 1
refdes=U104
T 12395 5900 5 10 1 1 0 0 1
device=24C256W
}
T 11700 4700 9 10 1 0 0 0 1
I2C Address 0x50
C 6200 16800 1 180 0 EMBEDDEDheader46-1.sym
[
T 4600 12200 8 10 0 0 180 0 1
device=HEADER46
T 4600 12000 8 10 0 0 180 0 1
class=IO
T 4600 11800 8 10 0 0 180 0 1
pins=34
P 5100 16600 4800 16600 1 0 1
{
T 4950 16550 5 8 1 1 180 0 1
pinnumber=1
T 4950 16550 5 8 0 0 180 0 1
pinseq=1
T 4950 16550 5 8 0 1 180 0 1
pinlabel=1
T 4950 16550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 16600 5900 16600 1 0 0
{
T 6000 16550 5 8 1 1 180 6 1
pinnumber=2
T 6000 16550 5 8 0 0 180 6 1
pinseq=2
T 6000 16550 5 8 0 1 180 6 1
pinlabel=2
T 6000 16550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 16200 4800 16200 1 0 1
{
T 4950 16150 5 8 1 1 180 0 1
pinnumber=3
T 4950 16150 5 8 0 0 180 0 1
pinseq=3
T 4950 16150 5 8 0 1 180 0 1
pinlabel=3
T 4950 16150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 16200 5900 16200 1 0 0
{
T 6000 16150 5 8 1 1 180 6 1
pinnumber=4
T 6000 16150 5 8 0 0 180 6 1
pinseq=4
T 6000 16150 5 8 0 1 180 6 1
pinlabel=4
T 6000 16150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15800 4800 15800 1 0 1
{
T 4950 15750 5 8 1 1 180 0 1
pinnumber=5
T 4950 15750 5 8 0 0 180 0 1
pinseq=5
T 4950 15750 5 8 0 1 180 0 1
pinlabel=5
T 4950 15750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15800 5900 15800 1 0 0
{
T 6000 15750 5 8 1 1 180 6 1
pinnumber=6
T 6000 15750 5 8 0 0 180 6 1
pinseq=6
T 6000 15750 5 8 0 1 180 6 1
pinlabel=6
T 6000 15750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15400 4800 15400 1 0 1
{
T 4950 15350 5 8 1 1 180 0 1
pinnumber=7
T 4950 15350 5 8 0 0 180 0 1
pinseq=7
T 4950 15350 5 8 0 1 180 0 1
pinlabel=7
T 4950 15350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15400 5900 15400 1 0 0
{
T 6000 15350 5 8 1 1 180 6 1
pinnumber=8
T 6000 15350 5 8 0 0 180 6 1
pinseq=8
T 6000 15350 5 8 0 1 180 6 1
pinlabel=8
T 6000 15350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 15000 4800 15000 1 0 1
{
T 4950 14950 5 8 1 1 180 0 1
pinnumber=9
T 4950 14950 5 8 0 0 180 0 1
pinseq=9
T 4950 14950 5 8 0 1 180 0 1
pinlabel=9
T 4950 14950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 15000 5900 15000 1 0 0
{
T 6000 14950 5 8 1 1 180 6 1
pinnumber=10
T 6000 14950 5 8 0 0 180 6 1
pinseq=10
T 6000 14950 5 8 0 1 180 6 1
pinlabel=10
T 6000 14950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 14600 4800 14600 1 0 1
{
T 4950 14550 5 8 1 1 180 0 1
pinnumber=11
T 4950 14550 5 8 0 0 180 0 1
pinseq=11
T 4950 14550 5 8 0 1 180 0 1
pinlabel=11
T 4950 14550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 14600 5900 14600 1 0 0
{
T 6000 14550 5 8 1 1 180 6 1
pinnumber=12
T 6000 14550 5 8 0 0 180 6 1
pinseq=12
T 6000 14550 5 8 0 1 180 6 1
pinlabel=12
T 6000 14550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 14200 4800 14200 1 0 1
{
T 4950 14150 5 8 1 1 180 0 1
pinnumber=13
T 4950 14150 5 8 0 0 180 0 1
pinseq=13
T 4950 14150 5 8 0 1 180 0 1
pinlabel=13
T 4950 14150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 14200 5900 14200 1 0 0
{
T 6000 14150 5 8 1 1 180 6 1
pinnumber=14
T 6000 14150 5 8 0 0 180 6 1
pinseq=14
T 6000 14150 5 8 0 1 180 6 1
pinlabel=14
T 6000 14150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13800 4800 13800 1 0 1
{
T 4950 13750 5 8 1 1 180 0 1
pinnumber=15
T 4950 13750 5 8 0 0 180 0 1
pinseq=15
T 4950 13750 5 8 0 1 180 0 1
pinlabel=15
T 4950 13750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13800 5900 13800 1 0 0
{
T 6000 13750 5 8 1 1 180 6 1
pinnumber=16
T 6000 13750 5 8 0 0 180 6 1
pinseq=16
T 6000 13750 5 8 0 1 180 6 1
pinlabel=16
T 6000 13750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13400 4800 13400 1 0 1
{
T 4950 13350 5 8 1 1 180 0 1
pinnumber=17
T 4950 13350 5 8 0 0 180 0 1
pinseq=17
T 4950 13350 5 8 0 1 180 0 1
pinlabel=17
T 4950 13350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13400 5900 13400 1 0 0
{
T 6000 13350 5 8 1 1 180 6 1
pinnumber=18
T 6000 13350 5 8 0 0 180 6 1
pinseq=18
T 6000 13350 5 8 0 1 180 6 1
pinlabel=18
T 6000 13350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 13000 4800 13000 1 0 1
{
T 4950 12950 5 8 1 1 180 0 1
pinnumber=19
T 4950 12950 5 8 0 0 180 0 1
pinseq=19
T 4950 12950 5 8 0 1 180 0 1
pinlabel=19
T 4950 12950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 13000 5900 13000 1 0 0
{
T 6000 12950 5 8 1 1 180 6 1
pinnumber=20
T 6000 12950 5 8 0 0 180 6 1
pinseq=20
T 6000 12950 5 8 0 1 180 6 1
pinlabel=20
T 6000 12950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 12600 4800 12600 1 0 1
{
T 4950 12550 5 8 1 1 180 0 1
pinnumber=21
T 4950 12550 5 8 0 0 180 0 1
pinseq=21
T 4950 12550 5 8 0 1 180 0 1
pinlabel=21
T 4950 12550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 12600 5900 12600 1 0 0
{
T 6000 12550 5 8 1 1 180 6 1
pinnumber=22
T 6000 12550 5 8 0 0 180 6 1
pinseq=22
T 6000 12550 5 8 0 1 180 6 1
pinlabel=22
T 6000 12550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 12200 4800 12200 1 0 1
{
T 4950 12150 5 8 1 1 180 0 1
pinnumber=23
T 4950 12150 5 8 0 0 180 0 1
pinseq=23
T 4950 12150 5 8 0 1 180 0 1
pinlabel=23
T 4950 12150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 12200 5900 12200 1 0 0
{
T 6000 12150 5 8 1 1 180 6 1
pinnumber=24
T 6000 12150 5 8 0 0 180 6 1
pinseq=24
T 6000 12150 5 8 0 1 180 6 1
pinlabel=24
T 6000 12150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 11800 4800 11800 1 0 1
{
T 4950 11750 5 8 1 1 180 0 1
pinnumber=25
T 4950 11750 5 8 0 0 180 0 1
pinseq=25
T 4950 11750 5 8 0 1 180 0 1
pinlabel=25
T 4950 11750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 11800 5900 11800 1 0 0
{
T 6000 11750 5 8 1 1 180 6 1
pinnumber=26
T 6000 11750 5 8 0 0 180 6 1
pinseq=26
T 6000 11750 5 8 0 1 180 6 1
pinlabel=26
T 6000 11750 5 8 0 1 180 6 1
pintype=pas
}
B 5100 7600 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 5900 14400 5100 14400 3 0 0 0 -1 -1
L 5500 7600 5500 16800 3 0 0 0 -1 -1
L 5900 16400 5100 16400 3 0 0 0 -1 -1
L 5900 15200 5100 15200 3 0 0 0 -1 -1
L 5900 15600 5100 15600 3 0 0 0 -1 -1
L 5900 14800 5100 14800 3 0 0 0 -1 -1
L 5900 16000 5100 16000 3 0 0 0 -1 -1
L 5900 13200 5100 13200 3 0 0 0 -1 -1
L 5900 13600 5100 13600 3 0 0 0 -1 -1
L 5900 12800 5100 12800 3 0 0 0 -1 -1
L 5900 12000 5100 12000 3 0 0 0 -1 -1
L 5900 12400 5100 12400 3 0 0 0 -1 -1
L 5900 14000 5100 14000 3 0 0 0 -1 -1
P 5100 11400 4800 11400 1 0 1
{
T 4950 11350 5 8 1 1 180 0 1
pinnumber=27
T 4950 11350 5 8 0 0 180 0 1
pinseq=27
T 4950 11350 5 8 0 1 180 0 1
pinlabel=27
T 4950 11350 5 8 0 1 180 0 1
pintype=pas
}
L 5900 11200 5100 11200 3 0 0 0 -1 -1
P 6200 11400 5900 11400 1 0 0
{
T 6000 11350 5 8 1 1 180 6 1
pinnumber=28
T 6000 11350 5 8 0 0 180 6 1
pinseq=28
T 6000 11350 5 8 0 1 180 6 1
pinlabel=28
T 6000 11350 5 8 0 1 180 6 1
pintype=pas
}
L 5900 11600 5100 11600 3 0 0 0 -1 -1
L 5900 11600 5100 11600 3 0 0 0 -1 -1
P 5100 11000 4800 11000 1 0 1
{
T 4950 10950 5 8 1 1 180 0 1
pinnumber=29
T 4950 10950 5 8 0 0 180 0 1
pinseq=29
T 4950 10950 5 8 0 1 180 0 1
pinlabel=29
T 4950 10950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 11000 5900 11000 1 0 0
{
T 6000 10950 5 8 1 1 180 6 1
pinnumber=30
T 6000 10950 5 8 0 0 180 6 1
pinseq=30
T 6000 10950 5 8 0 1 180 6 1
pinlabel=30
T 6000 10950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 10600 4800 10600 1 0 1
{
T 4950 10550 5 8 1 1 180 0 1
pinnumber=31
T 4950 10550 5 8 0 0 180 0 1
pinseq=31
T 4950 10550 5 8 0 1 180 0 1
pinlabel=31
T 4950 10550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 10600 5900 10600 1 0 0
{
T 6000 10550 5 8 1 1 180 6 1
pinnumber=32
T 6000 10550 5 8 0 0 180 6 1
pinseq=32
T 6000 10550 5 8 0 1 180 6 1
pinlabel=32
T 6000 10550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 10200 4800 10200 1 0 1
{
T 4950 10150 5 8 1 1 180 0 1
pinnumber=33
T 4950 10150 5 8 0 0 180 0 1
pinseq=33
T 4950 10150 5 8 0 1 180 0 1
pinlabel=33
T 4950 10150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 10200 5900 10200 1 0 0
{
T 6000 10150 5 8 1 1 180 6 1
pinnumber=34
T 6000 10150 5 8 0 0 180 6 1
pinseq=16
T 6000 10150 5 8 0 1 180 6 1
pinlabel=16
T 6000 10150 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9800 4800 9800 1 0 1
{
T 4950 9750 5 8 1 1 180 0 1
pinnumber=35
T 4950 9750 5 8 0 0 180 0 1
pinseq=35
T 4950 9750 5 8 0 1 180 0 1
pinlabel=35
T 4950 9750 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9800 5900 9800 1 0 0
{
T 6000 9750 5 8 1 1 180 6 1
pinnumber=36
T 6000 9750 5 8 0 0 180 6 1
pinseq=36
T 6000 9750 5 8 0 1 180 6 1
pinlabel=36
T 6000 9750 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9400 4800 9400 1 0 1
{
T 4950 9350 5 8 1 1 180 0 1
pinnumber=37
T 4950 9350 5 8 0 0 180 0 1
pinseq=37
T 4950 9350 5 8 0 1 180 0 1
pinlabel=37
T 4950 9350 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9400 5900 9400 1 0 0
{
T 6000 9350 5 8 1 1 180 6 1
pinnumber=38
T 6000 9350 5 8 0 0 180 6 1
pinseq=38
T 6000 9350 5 8 0 1 180 6 1
pinlabel=38
T 6000 9350 5 8 0 1 180 6 1
pintype=pas
}
P 5100 9000 4800 9000 1 0 1
{
T 4950 8950 5 8 1 1 180 0 1
pinnumber=39
T 4950 8950 5 8 0 0 180 0 1
pinseq=39
T 4950 8950 5 8 0 1 180 0 1
pinlabel=39
T 4950 8950 5 8 0 1 180 0 1
pintype=pas
}
P 6200 9000 5900 9000 1 0 0
{
T 6000 8950 5 8 1 1 180 6 1
pinnumber=40
T 6000 8950 5 8 0 0 180 6 1
pinseq=40
T 6000 8950 5 8 0 1 180 6 1
pinlabel=40
T 6000 8950 5 8 0 1 180 6 1
pintype=pas
}
P 5100 8600 4800 8600 1 0 1
{
T 4950 8550 5 8 1 1 180 0 1
pinnumber=41
T 4950 8550 5 8 0 0 180 0 1
pinseq=23
T 4950 8550 5 8 0 1 180 0 1
pinlabel=23
T 4950 8550 5 8 0 1 180 0 1
pintype=pas
}
P 6200 8600 5900 8600 1 0 0
{
T 6000 8550 5 8 1 1 180 6 1
pinnumber=42
T 6000 8550 5 8 0 0 180 6 1
pinseq=42
T 6000 8550 5 8 0 1 180 6 1
pinlabel=42
T 6000 8550 5 8 0 1 180 6 1
pintype=pas
}
P 5100 8200 4800 8200 1 0 1
{
T 4950 8150 5 8 1 1 180 0 1
pinnumber=43
T 4950 8150 5 8 0 0 180 0 1
pinseq=43
T 4950 8150 5 8 0 1 180 0 1
pinlabel=43
T 4950 8150 5 8 0 1 180 0 1
pintype=pas
}
P 6200 8200 5900 8200 1 0 0
{
T 6000 8150 5 8 1 1 180 6 1
pinnumber=44
T 6000 8150 5 8 0 0 180 6 1
pinseq=44
T 6000 8150 5 8 0 1 180 6 1
pinlabel=44
T 6000 8150 5 8 0 1 180 6 1
pintype=pas
}
L 5900 10800 5100 10800 3 0 0 0 -1 -1
L 5900 9600 5100 9600 3 0 0 0 -1 -1
L 5900 10000 5100 10000 3 0 0 0 -1 -1
L 5900 9200 5100 9200 3 0 0 0 -1 -1
L 5900 8400 5100 8400 3 0 0 0 -1 -1
L 5900 8800 5100 8800 3 0 0 0 -1 -1
L 5900 10400 5100 10400 3 0 0 0 -1 -1
P 5100 7800 4800 7800 1 0 1
{
T 4950 7750 5 8 1 1 180 0 1
pinnumber=45
T 4950 7750 5 8 0 0 180 0 1
pinseq=45
T 4950 7750 5 8 0 1 180 0 1
pinlabel=45
T 4950 7750 5 8 0 1 180 0 1
pintype=pas
}
L 5900 7600 5100 7600 3 0 0 0 -1 -1
P 6200 7800 5900 7800 1 0 0
{
T 6000 7750 5 8 1 1 180 6 1
pinnumber=46
T 6000 7750 5 8 0 0 180 6 1
pinseq=46
T 6000 7750 5 8 0 1 180 6 1
pinlabel=46
T 6000 7750 5 8 0 1 180 6 1
pintype=pas
}
L 5900 8000 5100 8000 3 0 0 0 -1 -1
L 5900 8000 5100 8000 3 0 0 0 -1 -1
T 5600 7500 8 10 0 1 180 0 1
refdes=J?
]
{
T 4600 12200 5 10 0 0 180 0 1
device=HEADER46
T 5600 7500 5 10 1 1 180 0 1
refdes=J102
T 6200 16800 5 10 0 0 0 0 1
footprint=HEADER46_2
}
C 16600 16800 1 180 0 EMBEDDEDheader46-1.sym
[
T 15000 12200 8 10 0 0 180 0 1
device=HEADER46
T 15000 12000 8 10 0 0 180 0 1
class=IO
T 15000 11800 8 10 0 0 180 0 1
pins=34
P 15500 16600 15200 16600 1 0 1
{
T 15350 16550 5 8 1 1 180 0 1
pinnumber=1
T 15350 16550 5 8 0 0 180 0 1
pinseq=1
T 15350 16550 5 8 0 1 180 0 1
pinlabel=1
T 15350 16550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 16600 16300 16600 1 0 0
{
T 16400 16550 5 8 1 1 180 6 1
pinnumber=2
T 16400 16550 5 8 0 0 180 6 1
pinseq=2
T 16400 16550 5 8 0 1 180 6 1
pinlabel=2
T 16400 16550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 16200 15200 16200 1 0 1
{
T 15350 16150 5 8 1 1 180 0 1
pinnumber=3
T 15350 16150 5 8 0 0 180 0 1
pinseq=3
T 15350 16150 5 8 0 1 180 0 1
pinlabel=3
T 15350 16150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 16200 16300 16200 1 0 0
{
T 16400 16150 5 8 1 1 180 6 1
pinnumber=4
T 16400 16150 5 8 0 0 180 6 1
pinseq=4
T 16400 16150 5 8 0 1 180 6 1
pinlabel=4
T 16400 16150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15800 15200 15800 1 0 1
{
T 15350 15750 5 8 1 1 180 0 1
pinnumber=5
T 15350 15750 5 8 0 0 180 0 1
pinseq=5
T 15350 15750 5 8 0 1 180 0 1
pinlabel=5
T 15350 15750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15800 16300 15800 1 0 0
{
T 16400 15750 5 8 1 1 180 6 1
pinnumber=6
T 16400 15750 5 8 0 0 180 6 1
pinseq=6
T 16400 15750 5 8 0 1 180 6 1
pinlabel=6
T 16400 15750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15400 15200 15400 1 0 1
{
T 15350 15350 5 8 1 1 180 0 1
pinnumber=7
T 15350 15350 5 8 0 0 180 0 1
pinseq=7
T 15350 15350 5 8 0 1 180 0 1
pinlabel=7
T 15350 15350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15400 16300 15400 1 0 0
{
T 16400 15350 5 8 1 1 180 6 1
pinnumber=8
T 16400 15350 5 8 0 0 180 6 1
pinseq=8
T 16400 15350 5 8 0 1 180 6 1
pinlabel=8
T 16400 15350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 15000 15200 15000 1 0 1
{
T 15350 14950 5 8 1 1 180 0 1
pinnumber=9
T 15350 14950 5 8 0 0 180 0 1
pinseq=9
T 15350 14950 5 8 0 1 180 0 1
pinlabel=9
T 15350 14950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 15000 16300 15000 1 0 0
{
T 16400 14950 5 8 1 1 180 6 1
pinnumber=10
T 16400 14950 5 8 0 0 180 6 1
pinseq=10
T 16400 14950 5 8 0 1 180 6 1
pinlabel=10
T 16400 14950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 14600 15200 14600 1 0 1
{
T 15350 14550 5 8 1 1 180 0 1
pinnumber=11
T 15350 14550 5 8 0 0 180 0 1
pinseq=11
T 15350 14550 5 8 0 1 180 0 1
pinlabel=11
T 15350 14550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 14600 16300 14600 1 0 0
{
T 16400 14550 5 8 1 1 180 6 1
pinnumber=12
T 16400 14550 5 8 0 0 180 6 1
pinseq=12
T 16400 14550 5 8 0 1 180 6 1
pinlabel=12
T 16400 14550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 14200 15200 14200 1 0 1
{
T 15350 14150 5 8 1 1 180 0 1
pinnumber=13
T 15350 14150 5 8 0 0 180 0 1
pinseq=13
T 15350 14150 5 8 0 1 180 0 1
pinlabel=13
T 15350 14150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 14200 16300 14200 1 0 0
{
T 16400 14150 5 8 1 1 180 6 1
pinnumber=14
T 16400 14150 5 8 0 0 180 6 1
pinseq=14
T 16400 14150 5 8 0 1 180 6 1
pinlabel=14
T 16400 14150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13800 15200 13800 1 0 1
{
T 15350 13750 5 8 1 1 180 0 1
pinnumber=15
T 15350 13750 5 8 0 0 180 0 1
pinseq=15
T 15350 13750 5 8 0 1 180 0 1
pinlabel=15
T 15350 13750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13800 16300 13800 1 0 0
{
T 16400 13750 5 8 1 1 180 6 1
pinnumber=16
T 16400 13750 5 8 0 0 180 6 1
pinseq=16
T 16400 13750 5 8 0 1 180 6 1
pinlabel=16
T 16400 13750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13400 15200 13400 1 0 1
{
T 15350 13350 5 8 1 1 180 0 1
pinnumber=17
T 15350 13350 5 8 0 0 180 0 1
pinseq=17
T 15350 13350 5 8 0 1 180 0 1
pinlabel=17
T 15350 13350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13400 16300 13400 1 0 0
{
T 16400 13350 5 8 1 1 180 6 1
pinnumber=18
T 16400 13350 5 8 0 0 180 6 1
pinseq=18
T 16400 13350 5 8 0 1 180 6 1
pinlabel=18
T 16400 13350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 13000 15200 13000 1 0 1
{
T 15350 12950 5 8 1 1 180 0 1
pinnumber=19
T 15350 12950 5 8 0 0 180 0 1
pinseq=19
T 15350 12950 5 8 0 1 180 0 1
pinlabel=19
T 15350 12950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 13000 16300 13000 1 0 0
{
T 16400 12950 5 8 1 1 180 6 1
pinnumber=20
T 16400 12950 5 8 0 0 180 6 1
pinseq=20
T 16400 12950 5 8 0 1 180 6 1
pinlabel=20
T 16400 12950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 12600 15200 12600 1 0 1
{
T 15350 12550 5 8 1 1 180 0 1
pinnumber=21
T 15350 12550 5 8 0 0 180 0 1
pinseq=21
T 15350 12550 5 8 0 1 180 0 1
pinlabel=21
T 15350 12550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 12600 16300 12600 1 0 0
{
T 16400 12550 5 8 1 1 180 6 1
pinnumber=22
T 16400 12550 5 8 0 0 180 6 1
pinseq=22
T 16400 12550 5 8 0 1 180 6 1
pinlabel=22
T 16400 12550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 12200 15200 12200 1 0 1
{
T 15350 12150 5 8 1 1 180 0 1
pinnumber=23
T 15350 12150 5 8 0 0 180 0 1
pinseq=23
T 15350 12150 5 8 0 1 180 0 1
pinlabel=23
T 15350 12150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 12200 16300 12200 1 0 0
{
T 16400 12150 5 8 1 1 180 6 1
pinnumber=24
T 16400 12150 5 8 0 0 180 6 1
pinseq=24
T 16400 12150 5 8 0 1 180 6 1
pinlabel=24
T 16400 12150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 11800 15200 11800 1 0 1
{
T 15350 11750 5 8 1 1 180 0 1
pinnumber=25
T 15350 11750 5 8 0 0 180 0 1
pinseq=25
T 15350 11750 5 8 0 1 180 0 1
pinlabel=25
T 15350 11750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 11800 16300 11800 1 0 0
{
T 16400 11750 5 8 1 1 180 6 1
pinnumber=26
T 16400 11750 5 8 0 0 180 6 1
pinseq=26
T 16400 11750 5 8 0 1 180 6 1
pinlabel=26
T 16400 11750 5 8 0 1 180 6 1
pintype=pas
}
B 15500 7600 800 9200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 16300 14400 15500 14400 3 0 0 0 -1 -1
L 15900 7600 15900 16800 3 0 0 0 -1 -1
L 16300 16400 15500 16400 3 0 0 0 -1 -1
L 16300 15200 15500 15200 3 0 0 0 -1 -1
L 16300 15600 15500 15600 3 0 0 0 -1 -1
L 16300 14800 15500 14800 3 0 0 0 -1 -1
L 16300 16000 15500 16000 3 0 0 0 -1 -1
L 16300 13200 15500 13200 3 0 0 0 -1 -1
L 16300 13600 15500 13600 3 0 0 0 -1 -1
L 16300 12800 15500 12800 3 0 0 0 -1 -1
L 16300 12000 15500 12000 3 0 0 0 -1 -1
L 16300 12400 15500 12400 3 0 0 0 -1 -1
L 16300 14000 15500 14000 3 0 0 0 -1 -1
P 15500 11400 15200 11400 1 0 1
{
T 15350 11350 5 8 1 1 180 0 1
pinnumber=27
T 15350 11350 5 8 0 0 180 0 1
pinseq=27
T 15350 11350 5 8 0 1 180 0 1
pinlabel=27
T 15350 11350 5 8 0 1 180 0 1
pintype=pas
}
L 16300 11200 15500 11200 3 0 0 0 -1 -1
P 16600 11400 16300 11400 1 0 0
{
T 16400 11350 5 8 1 1 180 6 1
pinnumber=28
T 16400 11350 5 8 0 0 180 6 1
pinseq=28
T 16400 11350 5 8 0 1 180 6 1
pinlabel=28
T 16400 11350 5 8 0 1 180 6 1
pintype=pas
}
L 16300 11600 15500 11600 3 0 0 0 -1 -1
L 16300 11600 15500 11600 3 0 0 0 -1 -1
P 15500 11000 15200 11000 1 0 1
{
T 15350 10950 5 8 1 1 180 0 1
pinnumber=29
T 15350 10950 5 8 0 0 180 0 1
pinseq=29
T 15350 10950 5 8 0 1 180 0 1
pinlabel=29
T 15350 10950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 11000 16300 11000 1 0 0
{
T 16400 10950 5 8 1 1 180 6 1
pinnumber=30
T 16400 10950 5 8 0 0 180 6 1
pinseq=30
T 16400 10950 5 8 0 1 180 6 1
pinlabel=30
T 16400 10950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 10600 15200 10600 1 0 1
{
T 15350 10550 5 8 1 1 180 0 1
pinnumber=31
T 15350 10550 5 8 0 0 180 0 1
pinseq=31
T 15350 10550 5 8 0 1 180 0 1
pinlabel=31
T 15350 10550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 10600 16300 10600 1 0 0
{
T 16400 10550 5 8 1 1 180 6 1
pinnumber=32
T 16400 10550 5 8 0 0 180 6 1
pinseq=32
T 16400 10550 5 8 0 1 180 6 1
pinlabel=32
T 16400 10550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 10200 15200 10200 1 0 1
{
T 15350 10150 5 8 1 1 180 0 1
pinnumber=33
T 15350 10150 5 8 0 0 180 0 1
pinseq=33
T 15350 10150 5 8 0 1 180 0 1
pinlabel=33
T 15350 10150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 10200 16300 10200 1 0 0
{
T 16400 10150 5 8 1 1 180 6 1
pinnumber=34
T 16400 10150 5 8 0 0 180 6 1
pinseq=16
T 16400 10150 5 8 0 1 180 6 1
pinlabel=16
T 16400 10150 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9800 15200 9800 1 0 1
{
T 15350 9750 5 8 1 1 180 0 1
pinnumber=35
T 15350 9750 5 8 0 0 180 0 1
pinseq=35
T 15350 9750 5 8 0 1 180 0 1
pinlabel=35
T 15350 9750 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9800 16300 9800 1 0 0
{
T 16400 9750 5 8 1 1 180 6 1
pinnumber=36
T 16400 9750 5 8 0 0 180 6 1
pinseq=36
T 16400 9750 5 8 0 1 180 6 1
pinlabel=36
T 16400 9750 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9400 15200 9400 1 0 1
{
T 15350 9350 5 8 1 1 180 0 1
pinnumber=37
T 15350 9350 5 8 0 0 180 0 1
pinseq=37
T 15350 9350 5 8 0 1 180 0 1
pinlabel=37
T 15350 9350 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9400 16300 9400 1 0 0
{
T 16400 9350 5 8 1 1 180 6 1
pinnumber=38
T 16400 9350 5 8 0 0 180 6 1
pinseq=38
T 16400 9350 5 8 0 1 180 6 1
pinlabel=38
T 16400 9350 5 8 0 1 180 6 1
pintype=pas
}
P 15500 9000 15200 9000 1 0 1
{
T 15350 8950 5 8 1 1 180 0 1
pinnumber=39
T 15350 8950 5 8 0 0 180 0 1
pinseq=39
T 15350 8950 5 8 0 1 180 0 1
pinlabel=39
T 15350 8950 5 8 0 1 180 0 1
pintype=pas
}
P 16600 9000 16300 9000 1 0 0
{
T 16400 8950 5 8 1 1 180 6 1
pinnumber=40
T 16400 8950 5 8 0 0 180 6 1
pinseq=40
T 16400 8950 5 8 0 1 180 6 1
pinlabel=40
T 16400 8950 5 8 0 1 180 6 1
pintype=pas
}
P 15500 8600 15200 8600 1 0 1
{
T 15350 8550 5 8 1 1 180 0 1
pinnumber=41
T 15350 8550 5 8 0 0 180 0 1
pinseq=23
T 15350 8550 5 8 0 1 180 0 1
pinlabel=23
T 15350 8550 5 8 0 1 180 0 1
pintype=pas
}
P 16600 8600 16300 8600 1 0 0
{
T 16400 8550 5 8 1 1 180 6 1
pinnumber=42
T 16400 8550 5 8 0 0 180 6 1
pinseq=42
T 16400 8550 5 8 0 1 180 6 1
pinlabel=42
T 16400 8550 5 8 0 1 180 6 1
pintype=pas
}
P 15500 8200 15200 8200 1 0 1
{
T 15350 8150 5 8 1 1 180 0 1
pinnumber=43
T 15350 8150 5 8 0 0 180 0 1
pinseq=43
T 15350 8150 5 8 0 1 180 0 1
pinlabel=43
T 15350 8150 5 8 0 1 180 0 1
pintype=pas
}
P 16600 8200 16300 8200 1 0 0
{
T 16400 8150 5 8 1 1 180 6 1
pinnumber=44
T 16400 8150 5 8 0 0 180 6 1
pinseq=44
T 16400 8150 5 8 0 1 180 6 1
pinlabel=44
T 16400 8150 5 8 0 1 180 6 1
pintype=pas
}
L 16300 10800 15500 10800 3 0 0 0 -1 -1
L 16300 9600 15500 9600 3 0 0 0 -1 -1
L 16300 10000 15500 10000 3 0 0 0 -1 -1
L 16300 9200 15500 9200 3 0 0 0 -1 -1
L 16300 8400 15500 8400 3 0 0 0 -1 -1
L 16300 8800 15500 8800 3 0 0 0 -1 -1
L 16300 10400 15500 10400 3 0 0 0 -1 -1
P 15500 7800 15200 7800 1 0 1
{
T 15350 7750 5 8 1 1 180 0 1
pinnumber=45
T 15350 7750 5 8 0 0 180 0 1
pinseq=45
T 15350 7750 5 8 0 1 180 0 1
pinlabel=45
T 15350 7750 5 8 0 1 180 0 1
pintype=pas
}
L 16300 7600 15500 7600 3 0 0 0 -1 -1
P 16600 7800 16300 7800 1 0 0
{
T 16400 7750 5 8 1 1 180 6 1
pinnumber=46
T 16400 7750 5 8 0 0 180 6 1
pinseq=46
T 16400 7750 5 8 0 1 180 6 1
pinlabel=46
T 16400 7750 5 8 0 1 180 6 1
pintype=pas
}
L 16300 8000 15500 8000 3 0 0 0 -1 -1
L 16300 8000 15500 8000 3 0 0 0 -1 -1
T 16000 7500 8 10 0 1 180 0 1
refdes=J?
]
{
T 15000 12200 5 10 0 0 180 0 1
device=HEADER46
T 16000 7500 5 10 1 1 180 0 1
refdes=J103
T 16600 16800 5 10 0 0 0 0 1
footprint=HEADER46_2
}
T 15000 17000 9 10 1 0 0 0 2
BeagleBone Expansion
Connector P9
C 4400 16300 1 0 0 EMBEDDEDgnd-1.sym
[
L 4480 16310 4520 16310 3 0 0 0 -1 -1
L 4455 16350 4545 16350 3 0 0 0 -1 -1
L 4400 16400 4600 16400 3 0 0 0 -1 -1
P 4500 16400 4500 16600 1 0 1
{
T 4558 16461 5 4 0 1 0 0 1
pinnumber=1
T 4558 16461 5 4 0 0 0 0 1
pinseq=1
T 4558 16461 5 4 0 1 0 0 1
pinlabel=1
T 4558 16461 5 4 0 1 0 0 1
pintype=pwr
}
T 4700 16350 8 10 0 0 0 0 1
net=GND:1
]
N 4500 16600 4800 16600 4
C 6400 16300 1 0 0 EMBEDDEDgnd-1.sym
[
P 6500 16400 6500 16600 1 0 1
{
T 6558 16461 5 4 0 1 0 0 1
pintype=pwr
T 6558 16461 5 4 0 1 0 0 1
pinlabel=1
T 6558 16461 5 4 0 0 0 0 1
pinseq=1
T 6558 16461 5 4 0 1 0 0 1
pinnumber=1
}
L 6400 16400 6600 16400 3 0 0 0 -1 -1
L 6455 16350 6545 16350 3 0 0 0 -1 -1
L 6480 16310 6520 16310 3 0 0 0 -1 -1
T 6700 16350 8 10 0 0 0 0 1
net=GND:1
]
N 6200 16600 6500 16600 4
C 4500 16100 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 16100 4300 16100 3 0 0 0 -1 -1
L 3700 16200 3800 16100 3 0 0 0 -1 -1
L 3800 16300 3700 16200 3 0 0 0 -1 -1
L 4300 16300 3800 16300 3 0 0 0 -1 -1
L 4300 16300 4300 16100 3 0 0 0 -1 -1
P 4500 16200 4300 16200 1 0 0
{
T 4250 16150 5 6 0 1 0 6 1
pinnumber=1
T 4250 16150 5 6 0 0 0 6 1
pinseq=1
}
T 4400 16400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 16400 5 10 0 0 0 6 1
device=OUTPUT
T 3600 16100 5 10 1 1 0 6 1
value=GPIO1_6
T 4500 16100 5 10 0 1 180 6 1
net=GPMC_AD6:1
}
C 4500 15700 1 0 1 EMBEDDEDoutput-1.sym
[
P 4500 15800 4300 15800 1 0 0
{
T 4250 15750 5 6 0 0 0 6 1
pinseq=1
T 4250 15750 5 6 0 1 0 6 1
pinnumber=1
}
L 4300 15900 4300 15700 3 0 0 0 -1 -1
L 4300 15900 3800 15900 3 0 0 0 -1 -1
L 3800 15900 3700 15800 3 0 0 0 -1 -1
L 3700 15800 3800 15700 3 0 0 0 -1 -1
L 3800 15700 4300 15700 3 0 0 0 -1 -1
T 4400 16000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 16000 5 10 0 0 0 6 1
device=OUTPUT
T 3600 15700 5 10 1 1 0 6 1
value=GPIO1_2
T 4500 15700 5 10 0 1 180 6 1
net=GPMC_AD2:1
}
C 4500 14500 1 0 1 EMBEDDEDoutput-1.sym
[
P 4500 14600 4300 14600 1 0 0
{
T 4250 14550 5 6 0 0 0 6 1
pinseq=1
T 4250 14550 5 6 0 1 0 6 1
pinnumber=1
}
L 4300 14700 4300 14500 3 0 0 0 -1 -1
L 4300 14700 3800 14700 3 0 0 0 -1 -1
L 3800 14700 3700 14600 3 0 0 0 -1 -1
L 3700 14600 3800 14500 3 0 0 0 -1 -1
L 3800 14500 4300 14500 3 0 0 0 -1 -1
T 4400 14800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 14800 5 10 0 0 0 6 1
device=OUTPUT
T 3600 14500 5 10 1 1 0 6 1
value=PRU0_15_O
T 4500 14500 5 10 0 1 180 6 1
net=GPMC_AD13:1
}
C 4500 13700 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 13700 4300 13700 3 0 0 0 -1 -1
L 3700 13800 3800 13700 3 0 0 0 -1 -1
L 3800 13900 3700 13800 3 0 0 0 -1 -1
L 4300 13900 3800 13900 3 0 0 0 -1 -1
L 4300 13900 4300 13700 3 0 0 0 -1 -1
P 4500 13800 4300 13800 1 0 0
{
T 4250 13750 5 6 0 1 0 6 1
pinnumber=1
T 4250 13750 5 6 0 0 0 6 1
pinseq=1
}
T 4400 14000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 14000 5 10 0 0 0 6 1
device=OUTPUT
T 3600 13700 5 10 1 1 0 6 1
value=GPIO1_15
T 4500 13700 5 10 0 1 180 6 1
net=GPMC_AD15:1
}
C 6500 16100 1 0 0 EMBEDDEDoutput-1.sym
[
P 6500 16200 6700 16200 1 0 0
{
T 6750 16150 5 6 0 0 0 0 1
pinseq=1
T 6750 16150 5 6 0 1 0 0 1
pinnumber=1
}
L 6700 16300 6700 16100 3 0 0 0 -1 -1
L 6700 16300 7200 16300 3 0 0 0 -1 -1
L 7200 16300 7300 16200 3 0 0 0 -1 -1
L 7300 16200 7200 16100 3 0 0 0 -1 -1
L 7200 16100 6700 16100 3 0 0 0 -1 -1
T 6600 16400 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 16400 5 10 0 0 0 0 1
device=OUTPUT
T 7400 16100 5 10 1 1 0 0 1
value=GPIO1_7
T 6500 16100 5 10 0 1 180 0 1
net=GPMC_AD7:1
}
C 6500 15700 1 0 0 EMBEDDEDoutput-1.sym
[
P 6500 15800 6700 15800 1 0 0
{
T 6750 15750 5 6 0 0 0 0 1
pinseq=1
T 6750 15750 5 6 0 1 0 0 1
pinnumber=1
}
L 6700 15900 6700 15700 3 0 0 0 -1 -1
L 6700 15900 7200 15900 3 0 0 0 -1 -1
L 7200 15900 7300 15800 3 0 0 0 -1 -1
L 7300 15800 7200 15700 3 0 0 0 -1 -1
L 7200 15700 6700 15700 3 0 0 0 -1 -1
T 6600 16000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 16000 5 10 0 0 0 0 1
device=OUTPUT
T 7400 15700 5 10 1 1 0 0 1
value=GPIO1_3
T 6500 15700 5 10 0 1 180 0 1
net=GPMC_AD3:1
}
C 6500 14500 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 14500 6700 14500 3 0 0 0 -1 -1
L 7300 14600 7200 14500 3 0 0 0 -1 -1
L 7200 14700 7300 14600 3 0 0 0 -1 -1
L 6700 14700 7200 14700 3 0 0 0 -1 -1
L 6700 14700 6700 14500 3 0 0 0 -1 -1
P 6500 14600 6700 14600 1 0 0
{
T 6750 14550 5 6 0 1 0 0 1
pinnumber=1
T 6750 14550 5 6 0 0 0 0 1
pinseq=1
}
T 6600 14800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 14800 5 10 0 0 0 0 1
device=OUTPUT
T 7400 14500 5 10 1 1 0 0 1
value=PRU0_14_ O
T 6500 14500 5 10 0 1 180 0 1
net=GPMC_AD12:1
}
C 6500 13700 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 13700 6700 13700 3 0 0 0 -1 -1
L 7300 13800 7200 13700 3 0 0 0 -1 -1
L 7200 13900 7300 13800 3 0 0 0 -1 -1
L 6700 13900 7200 13900 3 0 0 0 -1 -1
L 6700 13900 6700 13700 3 0 0 0 -1 -1
P 6500 13800 6700 13800 1 0 0
{
T 6750 13750 5 6 0 1 0 0 1
pinnumber=1
T 6750 13750 5 6 0 0 0 0 1
pinseq=1
}
T 6600 14000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 14000 5 10 0 0 0 0 1
device=OUTPUT
T 7400 13700 5 10 1 1 0 0 1
value=GPIO1_14
T 6500 13700 5 10 0 1 180 0 1
net=GPMC_AD14:1
}
C 6500 11700 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 11700 6700 11700 3 0 0 0 -1 -1
L 7300 11800 7200 11700 3 0 0 0 -1 -1
L 7200 11900 7300 11800 3 0 0 0 -1 -1
L 6700 11900 7200 11900 3 0 0 0 -1 -1
L 6700 11900 6700 11700 3 0 0 0 -1 -1
P 6500 11800 6700 11800 1 0 0
{
T 6750 11750 5 6 0 1 0 0 1
pinnumber=1
T 6750 11750 5 6 0 0 0 0 1
pinseq=1
}
T 6600 12000 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 12000 5 10 0 1 0 0 1
device=OUTPUT
T 7400 11700 5 10 1 1 0 0 1
value=PRU1_16_I
T 6500 11700 5 10 0 1 180 0 1
net=GPMC_CSN0:1
}
N 4500 16200 4800 16200 4
N 4500 15800 4800 15800 4
N 4500 14600 4800 14600 4
N 4500 13800 4800 13800 4
N 6200 16200 6500 16200 4
N 6200 15800 6500 15800 4
N 6200 14600 6500 14600 4
N 6200 13800 6500 13800 4
N 6200 11800 6500 11800 4
N 14900 15800 15200 15800 4
N 16600 15800 16900 15800 4
C 16700 15800 1 0 0 EMBEDDED5V-plus-1.sym
[
T 16775 16050 9 8 1 0 0 0 1
+5V
T 17000 15800 8 8 0 0 0 0 1
net=+5V:1
P 16900 15800 16900 16000 1 0 0
{
T 16950 15850 5 6 0 1 0 0 1
pinnumber=1
T 16950 15850 5 6 0 0 0 0 1
pinseq=1
T 16950 15850 5 6 0 1 0 0 1
pinlabel=1
T 16950 15850 5 6 0 1 0 0 1
pintype=pwr
}
L 16750 16000 17050 16000 3 0 0 0 -1 -1
]
C 14800 16300 1 0 0 EMBEDDEDgnd-1.sym
[
T 15100 16350 8 10 0 0 0 0 1
net=GND:1
L 14880 16310 14920 16310 3 0 0 0 -1 -1
L 14855 16350 14945 16350 3 0 0 0 -1 -1
L 14800 16400 15000 16400 3 0 0 0 -1 -1
P 14900 16400 14900 16600 1 0 1
{
T 14958 16461 5 4 0 1 0 0 1
pintype=pwr
T 14958 16461 5 4 0 1 0 0 1
pinlabel=1
T 14958 16461 5 4 0 0 0 0 1
pinseq=1
T 14958 16461 5 4 0 1 0 0 1
pinnumber=1
}
]
C 16800 16300 1 0 0 EMBEDDEDgnd-1.sym
[
T 17100 16350 8 10 0 0 0 0 1
net=GND:1
L 16880 16310 16920 16310 3 0 0 0 -1 -1
L 16855 16350 16945 16350 3 0 0 0 -1 -1
L 16800 16400 17000 16400 3 0 0 0 -1 -1
P 16900 16400 16900 16600 1 0 1
{
T 16958 16461 5 4 0 1 0 0 1
pintype=pwr
T 16958 16461 5 4 0 1 0 0 1
pinlabel=1
T 16958 16461 5 4 0 0 0 0 1
pinseq=1
T 16958 16461 5 4 0 1 0 0 1
pinnumber=1
}
]
N 14900 16600 15200 16600 4
N 16600 16600 16900 16600 4
C 14800 7500 1 0 0 EMBEDDEDgnd-1.sym
[
T 15100 7550 8 10 0 0 0 0 1
net=GND:1
P 14900 7600 14900 7800 1 0 1
{
T 14958 7661 5 4 0 1 0 0 1
pinnumber=1
T 14958 7661 5 4 0 0 0 0 1
pinseq=1
T 14958 7661 5 4 0 1 0 0 1
pinlabel=1
T 14958 7661 5 4 0 1 0 0 1
pintype=pwr
}
L 14800 7600 15000 7600 3 0 0 0 -1 -1
L 14855 7550 14945 7550 3 0 0 0 -1 -1
L 14880 7510 14920 7510 3 0 0 0 -1 -1
]
C 16800 7500 1 0 0 EMBEDDEDgnd-1.sym
[
T 17100 7550 8 10 0 0 0 0 1
net=GND:1
L 16880 7510 16920 7510 3 0 0 0 -1 -1
L 16855 7550 16945 7550 3 0 0 0 -1 -1
L 16800 7600 17000 7600 3 0 0 0 -1 -1
P 16900 7600 16900 7800 1 0 1
{
T 16958 7661 5 4 0 1 0 0 1
pintype=pwr
T 16958 7661 5 4 0 1 0 0 1
pinlabel=1
T 16958 7661 5 4 0 0 0 0 1
pinseq=1
T 16958 7661 5 4 0 1 0 0 1
pinnumber=1
}
]
N 15200 8200 14900 8200 4
N 14900 8200 14900 7800 4
N 16600 8200 16900 8200 4
N 16900 8200 16900 7800 4
N 15200 7800 14900 7800 4
N 16900 7800 16600 7800 4
C 13200 6800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 13250 7000 13550 7000 3 0 0 0 -1 -1
P 13400 6800 13400 7000 1 0 0
{
T 13450 6850 5 6 0 1 0 0 1
pinnumber=1
T 13450 6850 5 6 0 0 0 0 1
pinseq=1
T 13450 6850 5 6 0 1 0 0 1
pinlabel=1
T 13450 6850 5 6 0 1 0 0 1
pintype=pwr
}
T 13500 6800 8 8 0 0 0 0 1
net=+3.3V:1
T 13275 7050 9 8 1 0 0 0 1
+3.3V
]
N 11400 5000 11100 5000 4
C 14000 6800 1 90 1 EMBEDDEDresistor-1.sym
[
L 13800 6200 14000 6300 3 0 0 0 -1 -1
L 14000 6300 13800 6400 3 0 0 0 -1 -1
L 13800 6400 14000 6500 3 0 0 0 -1 -1
L 14000 6500 13800 6600 3 0 0 0 -1 -1
L 13800 6200 14000 6100 3 0 0 0 -1 -1
L 14000 6100 13900 6050 3 0 0 0 -1 -1
P 13900 5900 13900 6050 1 0 0
{
T 13850 6000 5 8 0 1 90 6 1
pinnumber=2
T 13850 6000 5 8 0 0 90 6 1
pinseq=2
T 13850 6000 5 8 0 1 90 6 1
pinlabel=2
T 13850 6000 5 8 0 1 90 6 1
pintype=pas
}
P 13900 6800 13900 6648 1 0 0
{
T 13850 6700 5 8 0 1 90 6 1
pinnumber=1
T 13850 6700 5 8 0 0 90 6 1
pinseq=1
T 13850 6700 5 8 0 1 90 6 1
pinlabel=1
T 13850 6700 5 8 0 1 90 6 1
pintype=pas
}
L 13800 6599 13900 6650 3 0 0 0 -1 -1
T 13600 6500 5 10 0 0 90 6 1
device=RESISTOR
T 13700 6600 8 10 0 1 90 6 1
refdes=R?
T 14000 6800 8 10 0 1 90 6 1
pins=2
T 14000 6800 8 10 0 1 90 6 1
class=DISCRETE
]
{
T 13600 6500 5 10 0 0 90 6 1
device=RESISTOR
T 13600 6300 5 10 1 1 270 6 1
refdes=R102
T 13600 5900 5 10 1 1 270 6 1
value=4.7k
T 14000 6800 5 10 0 0 180 2 1
footprint=0805
}
C 14500 6800 1 90 1 EMBEDDEDresistor-1.sym
[
L 14300 6599 14400 6650 3 0 0 0 -1 -1
P 14400 6800 14400 6648 1 0 0
{
T 14350 6700 5 8 0 1 90 6 1
pintype=pas
T 14350 6700 5 8 0 1 90 6 1
pinlabel=1
T 14350 6700 5 8 0 0 90 6 1
pinseq=1
T 14350 6700 5 8 0 1 90 6 1
pinnumber=1
}
P 14400 5900 14400 6050 1 0 0
{
T 14350 6000 5 8 0 1 90 6 1
pintype=pas
T 14350 6000 5 8 0 1 90 6 1
pinlabel=2
T 14350 6000 5 8 0 0 90 6 1
pinseq=2
T 14350 6000 5 8 0 1 90 6 1
pinnumber=2
}
L 14500 6100 14400 6050 3 0 0 0 -1 -1
L 14300 6200 14500 6100 3 0 0 0 -1 -1
L 14500 6500 14300 6600 3 0 0 0 -1 -1
L 14300 6400 14500 6500 3 0 0 0 -1 -1
L 14500 6300 14300 6400 3 0 0 0 -1 -1
L 14300 6200 14500 6300 3 0 0 0 -1 -1
T 14500 6800 8 10 0 1 90 6 1
class=DISCRETE
T 14500 6800 8 10 0 1 90 6 1
pins=2
T 14200 6600 8 10 0 1 90 6 1
refdes=R?
T 14100 6500 5 10 0 0 90 6 1
device=RESISTOR
]
{
T 14100 6500 5 10 0 0 90 6 1
device=RESISTOR
T 14100 6300 5 10 1 1 270 6 1
refdes=R101
T 14100 5900 5 10 1 1 270 6 1
value=4.7k
T 14500 6800 5 10 0 0 180 2 1
footprint=0805
}
C 10400 6800 1 90 1 EMBEDDEDresistor-1.sym
[
L 10200 6200 10400 6300 3 0 0 0 -1 -1
L 10400 6300 10200 6400 3 0 0 0 -1 -1
L 10200 6400 10400 6500 3 0 0 0 -1 -1
L 10400 6500 10200 6600 3 0 0 0 -1 -1
L 10200 6200 10400 6100 3 0 0 0 -1 -1
L 10400 6100 10300 6050 3 0 0 0 -1 -1
P 10300 5900 10300 6050 1 0 0
{
T 10250 6000 5 8 0 1 90 6 1
pinnumber=2
T 10250 6000 5 8 0 0 90 6 1
pinseq=2
T 10250 6000 5 8 0 1 90 6 1
pinlabel=2
T 10250 6000 5 8 0 1 90 6 1
pintype=pas
}
P 10300 6800 10300 6648 1 0 0
{
T 10250 6700 5 8 0 1 90 6 1
pinnumber=1
T 10250 6700 5 8 0 0 90 6 1
pinseq=1
T 10250 6700 5 8 0 1 90 6 1
pinlabel=1
T 10250 6700 5 8 0 1 90 6 1
pintype=pas
}
L 10200 6599 10300 6650 3 0 0 0 -1 -1
T 10000 6500 5 10 0 0 90 6 1
device=RESISTOR
T 10100 6600 8 10 0 1 90 6 1
refdes=R?
T 10400 6800 8 10 0 1 90 6 1
pins=2
T 10400 6800 8 10 0 1 90 6 1
class=DISCRETE
]
{
T 10000 6500 5 10 0 0 90 6 1
device=RESISTOR
T 10000 6300 5 10 1 1 270 6 1
refdes=R103
T 10000 5900 5 10 1 1 270 6 1
value=4.7k
T 10400 6800 5 10 0 0 180 2 1
footprint=0805
}
C 9900 6800 1 90 1 EMBEDDEDresistor-1.sym
[
L 9700 6200 9900 6300 3 0 0 0 -1 -1
L 9900 6300 9700 6400 3 0 0 0 -1 -1
L 9700 6400 9900 6500 3 0 0 0 -1 -1
L 9900 6500 9700 6600 3 0 0 0 -1 -1
L 9700 6200 9900 6100 3 0 0 0 -1 -1
L 9900 6100 9800 6050 3 0 0 0 -1 -1
P 9800 5900 9800 6050 1 0 0
{
T 9750 6000 5 8 0 1 90 6 1
pinnumber=2
T 9750 6000 5 8 0 0 90 6 1
pinseq=2
T 9750 6000 5 8 0 1 90 6 1
pinlabel=2
T 9750 6000 5 8 0 1 90 6 1
pintype=pas
}
P 9800 6800 9800 6648 1 0 0
{
T 9750 6700 5 8 0 1 90 6 1
pinnumber=1
T 9750 6700 5 8 0 0 90 6 1
pinseq=1
T 9750 6700 5 8 0 1 90 6 1
pinlabel=1
T 9750 6700 5 8 0 1 90 6 1
pintype=pas
}
L 9700 6599 9800 6650 3 0 0 0 -1 -1
T 9500 6500 5 10 0 0 90 6 1
device=RESISTOR
T 9600 6600 8 10 0 1 90 6 1
refdes=R?
T 9900 6800 8 10 0 1 90 6 1
pins=2
T 9900 6800 8 10 0 1 90 6 1
class=DISCRETE
]
{
T 9500 6500 5 10 0 0 90 6 1
device=RESISTOR
T 9500 6300 5 10 1 1 270 6 1
refdes=R104
T 9500 5900 5 10 1 1 270 6 1
value=4.7k
T 9900 6800 5 10 0 0 180 2 1
footprint=0805
}
C 9400 6800 1 90 1 EMBEDDEDresistor-1.sym
[
L 9200 6200 9400 6300 3 0 0 0 -1 -1
L 9400 6300 9200 6400 3 0 0 0 -1 -1
L 9200 6400 9400 6500 3 0 0 0 -1 -1
L 9400 6500 9200 6600 3 0 0 0 -1 -1
L 9200 6200 9400 6100 3 0 0 0 -1 -1
L 9400 6100 9300 6050 3 0 0 0 -1 -1
P 9300 5900 9300 6050 1 0 0
{
T 9250 6000 5 8 0 1 90 6 1
pinnumber=2
T 9250 6000 5 8 0 0 90 6 1
pinseq=2
T 9250 6000 5 8 0 1 90 6 1
pinlabel=2
T 9250 6000 5 8 0 1 90 6 1
pintype=pas
}
P 9300 6800 9300 6648 1 0 0
{
T 9250 6700 5 8 0 1 90 6 1
pinnumber=1
T 9250 6700 5 8 0 0 90 6 1
pinseq=1
T 9250 6700 5 8 0 1 90 6 1
pinlabel=1
T 9250 6700 5 8 0 1 90 6 1
pintype=pas
}
L 9200 6599 9300 6650 3 0 0 0 -1 -1
T 9000 6500 5 10 0 0 90 6 1
device=RESISTOR
T 9100 6600 8 10 0 1 90 6 1
refdes=R?
T 9400 6800 8 10 0 1 90 6 1
pins=2
T 9400 6800 8 10 0 1 90 6 1
class=DISCRETE
]
{
T 9000 6500 5 10 0 0 90 6 1
device=RESISTOR
T 9000 6300 5 10 1 1 270 6 1
refdes=R105
T 9000 5900 5 10 1 1 270 6 1
value=4.7k
T 9400 6800 5 10 0 0 180 2 1
footprint=0805
}
N 11400 5600 10300 5600 4
N 10300 5600 10300 5900 4
N 8900 5400 11400 5400 4
N 9800 5400 9800 5900 4
N 11400 5200 9300 5200 4
N 9300 5200 9300 5900 4
C 7500 4100 1 0 0 EMBEDDEDgnd-1.sym
[
P 7600 4200 7600 4400 1 0 1
{
T 7658 4261 5 4 0 1 0 0 1
pinnumber=1
T 7658 4261 5 4 0 0 0 0 1
pinseq=1
T 7658 4261 5 4 0 1 0 0 1
pinlabel=1
T 7658 4261 5 4 0 1 0 0 1
pintype=pwr
}
L 7500 4200 7700 4200 3 0 0 0 -1 -1
L 7555 4150 7645 4150 3 0 0 0 -1 -1
L 7580 4110 7620 4110 3 0 0 0 -1 -1
T 7800 4150 8 10 0 0 0 0 1
net=GND:1
]
N 7600 5700 7600 4400 4
N 8900 5700 10300 5700 4
N 16600 13000 17500 13000 4
{
T 16600 13000 5 10 1 1 0 0 1
netname=I2C2_SDA
}
N 14300 13000 15200 13000 4
{
T 14300 13000 5 10 1 1 0 0 1
netname=I2C2_SCL
}
N 14300 8600 15200 8600 4
C 14300 8500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 8800 5 10 0 0 0 6 1
device=OUTPUT
L 13600 8500 14100 8500 3 0 0 0 -1 -1
L 13500 8600 13600 8500 3 0 0 0 -1 -1
L 13600 8700 13500 8600 3 0 0 0 -1 -1
L 14100 8700 13600 8700 3 0 0 0 -1 -1
L 14100 8700 14100 8500 3 0 0 0 -1 -1
P 14300 8600 14100 8600 1 0 0
{
T 14050 8550 5 6 0 0 0 6 1
pinseq=1
T 14050 8550 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 14200 8800 5 10 0 0 0 6 1
device=OUTPUT
T 13400 8500 5 10 1 1 0 6 1
value=PRU0_6
T 14300 8500 5 10 0 1 180 6 1
net=CLKOUT2:1
}
C 6000 3700 1 270 0 EMBEDDEDcapacitor-2.sym
[
L 6349 3360 6349 3460 3 0 0 0 -1 -1
L 6400 3411 6300 3411 3 0 0 0 -1 -1
A 6200 2500 700 75 30 3 0 0 0 -1 -1
L 6200 3300 6200 3500 3 0 0 0 -1 -1
L 6200 3000 6200 3200 3 0 0 0 -1 -1
L 6400 3300 6000 3300 3 0 0 0 -1 -1
P 6200 2800 6200 3000 1 0 0
{
T 6250 2950 5 8 1 1 270 0 1
pinnumber=2
T 6150 3000 5 8 0 1 270 2 1
pinseq=2
T 6200 3050 9 8 0 1 270 6 1
pinlabel=-
T 6200 3050 5 8 0 1 270 8 1
pintype=pas
}
P 6200 3700 6200 3500 1 0 0
{
T 6250 3550 5 8 1 1 270 6 1
pinnumber=1
T 6150 3500 5 8 0 1 270 8 1
pinseq=1
T 6200 3450 9 8 0 1 270 0 1
pinlabel=+
T 6200 3450 5 8 0 1 270 2 1
pintype=pas
}
T 6900 3500 5 10 0 0 270 0 1
symversion=0.1
T 7100 3500 5 10 0 0 270 0 1
numslots=0
T 7300 3500 5 10 0 0 270 0 1
description=polarized capacitor
T 6500 3500 8 10 0 1 270 0 1
refdes=C?
T 6700 3500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
]
{
T 6700 3500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 6500 3300 5 10 1 1 0 0 1
refdes=C102
T 6500 3100 5 10 1 1 0 0 1
value=10uF 10V
T 6000 3700 5 10 0 0 0 0 1
footprint=1206_pol
}
C 14300 10500 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 10800 5 10 0 0 0 6 1
device=OUTPUT
L 13600 10500 14100 10500 3 0 0 0 -1 -1
L 13500 10600 13600 10500 3 0 0 0 -1 -1
L 13600 10700 13500 10600 3 0 0 0 -1 -1
L 14100 10700 13600 10700 3 0 0 0 -1 -1
L 14100 10700 14100 10500 3 0 0 0 -1 -1
P 14300 10600 14100 10600 1 0 0
{
T 14050 10550 5 6 0 1 0 6 1
pinnumber=1
T 14050 10550 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 14200 10800 5 10 0 0 0 6 1
device=OUTPUT
T 13400 10500 5 10 1 1 0 6 1
value=PRU0_0
T 14300 10500 5 10 0 1 180 6 1
net=CLKOUT2:1
}
C 14300 10900 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 11200 5 10 0 0 0 6 1
device=OUTPUT
L 13600 10900 14100 10900 3 0 0 0 -1 -1
L 13500 11000 13600 10900 3 0 0 0 -1 -1
L 13600 11100 13500 11000 3 0 0 0 -1 -1
L 14100 11100 13600 11100 3 0 0 0 -1 -1
L 14100 11100 14100 10900 3 0 0 0 -1 -1
P 14300 11000 14100 11000 1 0 0
{
T 14050 10950 5 6 0 1 0 6 1
pinnumber=1
T 14050 10950 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 14200 11200 5 10 0 0 0 6 1
device=OUTPUT
T 13400 10900 5 10 1 1 0 6 1
value=PRU0_1
T 14300 10900 5 10 0 1 180 6 1
net=CLKOUT2:1
}
C 14300 11300 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 11600 5 10 0 0 0 6 1
device=OUTPUT
L 13600 11300 14100 11300 3 0 0 0 -1 -1
L 13500 11400 13600 11300 3 0 0 0 -1 -1
L 13600 11500 13500 11400 3 0 0 0 -1 -1
L 14100 11500 13600 11500 3 0 0 0 -1 -1
L 14100 11500 14100 11300 3 0 0 0 -1 -1
P 14300 11400 14100 11400 1 0 0
{
T 14050 11350 5 6 0 1 0 6 1
pinnumber=1
T 14050 11350 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 14200 11600 5 10 0 0 0 6 1
device=OUTPUT
T 13400 11300 5 10 1 1 0 6 1
value=PRU0_5
T 14300 11300 5 10 0 1 180 6 1
net=CLKOUT2:1
}
C 14300 11700 1 0 1 EMBEDDEDoutput-1.sym
[
T 14200 12000 5 10 0 0 0 6 1
device=OUTPUT
L 13600 11700 14100 11700 3 0 0 0 -1 -1
L 13500 11800 13600 11700 3 0 0 0 -1 -1
L 13600 11900 13500 11800 3 0 0 0 -1 -1
L 14100 11900 13600 11900 3 0 0 0 -1 -1
L 14100 11900 14100 11700 3 0 0 0 -1 -1
P 14300 11800 14100 11800 1 0 0
{
T 14050 11750 5 6 0 1 0 6 1
pinnumber=1
T 14050 11750 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 14200 12000 5 10 0 0 0 6 1
device=OUTPUT
T 13400 11700 5 10 1 1 0 6 1
value=PRU0_7
T 14300 11700 5 10 0 1 180 6 1
net=CLKOUT2:1
}
C 17500 11300 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 11600 5 10 0 0 0 0 1
device=OUTPUT
L 18200 11300 17700 11300 3 0 0 0 -1 -1
L 18300 11400 18200 11300 3 0 0 0 -1 -1
L 18200 11500 18300 11400 3 0 0 0 -1 -1
L 17700 11500 18200 11500 3 0 0 0 -1 -1
L 17700 11500 17700 11300 3 0 0 0 -1 -1
P 17500 11400 17700 11400 1 0 0
{
T 17750 11350 5 6 0 1 0 0 1
pinnumber=1
T 17750 11350 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 11600 5 10 0 0 0 0 1
device=OUTPUT
T 18400 11300 5 10 1 1 0 0 1
value=PRU0_3
T 17500 11300 5 10 0 1 180 0 1
net=SPI0_SCLK:1
}
C 17500 10900 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 11200 5 10 0 0 0 0 1
device=OUTPUT
L 18200 10900 17700 10900 3 0 0 0 -1 -1
L 18300 11000 18200 10900 3 0 0 0 -1 -1
L 18200 11100 18300 11000 3 0 0 0 -1 -1
L 17700 11100 18200 11100 3 0 0 0 -1 -1
L 17700 11100 17700 10900 3 0 0 0 -1 -1
P 17500 11000 17700 11000 1 0 0
{
T 17750 10950 5 6 0 1 0 0 1
pinnumber=1
T 17750 10950 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 11200 5 10 0 0 0 0 1
device=OUTPUT
T 18400 10900 5 10 1 1 0 0 1
value=PRU0_2
T 17500 10900 5 10 0 1 180 0 1
net=SPI0_SCLK:1
}
C 17500 8500 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 8800 5 10 0 0 0 0 1
device=OUTPUT
L 18200 8500 17700 8500 3 0 0 0 -1 -1
L 18300 8600 18200 8500 3 0 0 0 -1 -1
L 18200 8700 18300 8600 3 0 0 0 -1 -1
L 17700 8700 18200 8700 3 0 0 0 -1 -1
L 17700 8700 17700 8500 3 0 0 0 -1 -1
P 17500 8600 17700 8600 1 0 0
{
T 17750 8550 5 6 0 1 0 0 1
pinnumber=1
T 17750 8550 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 8800 5 10 0 0 0 0 1
device=OUTPUT
T 18400 8500 5 10 1 1 0 0 1
value=PRU0_4
T 17500 8500 5 10 0 1 180 0 1
net=SPI0_SCLK:1
}
N 14300 11800 15200 11800 4
N 14300 11400 15200 11400 4
N 14300 11000 15200 11000 4
N 14300 10600 15200 10600 4
N 16600 11400 17500 11400 4
N 16600 11000 17500 11000 4
N 16600 8600 17500 8600 4
C 17500 12100 1 0 0 EMBEDDEDoutput-1.sym
[
T 17600 12400 5 10 0 0 0 0 1
device=OUTPUT
L 18200 12100 17700 12100 3 0 0 0 -1 -1
L 18300 12200 18200 12100 3 0 0 0 -1 -1
L 18200 12300 18300 12200 3 0 0 0 -1 -1
L 17700 12300 18200 12300 3 0 0 0 -1 -1
L 17700 12300 17700 12100 3 0 0 0 -1 -1
P 17500 12200 17700 12200 1 0 0
{
T 17750 12150 5 6 0 1 0 0 1
pinnumber=1
T 17750 12150 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 17600 12400 5 10 0 0 0 0 1
device=OUTPUT
T 18400 12100 5 10 1 1 0 0 1
value=PRU0_16
T 17500 12100 5 10 0 1 180 0 1
net=SPI0_SCLK:1
}
N 17500 12200 16600 12200 4
C 4500 7700 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 8000 5 10 0 0 0 6 1
device=OUTPUT
L 3800 7700 4300 7700 3 0 0 0 -1 -1
L 3700 7800 3800 7700 3 0 0 0 -1 -1
L 3800 7900 3700 7800 3 0 0 0 -1 -1
L 4300 7900 3800 7900 3 0 0 0 -1 -1
L 4300 7900 4300 7700 3 0 0 0 -1 -1
P 4500 7800 4300 7800 1 0 0
{
T 4250 7750 5 6 0 0 0 6 1
pinseq=1
T 4250 7750 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 8000 5 10 0 0 0 6 1
device=OUTPUT
T 3600 7700 5 10 1 1 0 6 1
value=PRU1_0
T 4500 7700 5 10 0 1 180 6 1
net=GPMC_AD0:1
}
C 4500 8100 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 8400 5 10 0 0 0 6 1
device=OUTPUT
L 3800 8100 4300 8100 3 0 0 0 -1 -1
L 3700 8200 3800 8100 3 0 0 0 -1 -1
L 3800 8300 3700 8200 3 0 0 0 -1 -1
L 4300 8300 3800 8300 3 0 0 0 -1 -1
L 4300 8300 4300 8100 3 0 0 0 -1 -1
P 4500 8200 4300 8200 1 0 0
{
T 4250 8150 5 6 0 0 0 6 1
pinseq=1
T 4250 8150 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 8400 5 10 0 0 0 6 1
device=OUTPUT
T 3600 8100 5 10 1 1 0 6 1
value=PRU1_2
T 4500 8100 5 10 0 1 180 6 1
net=GPMC_AD0:1
}
C 4500 8500 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 8800 5 10 0 0 0 6 1
device=OUTPUT
L 3800 8500 4300 8500 3 0 0 0 -1 -1
L 3700 8600 3800 8500 3 0 0 0 -1 -1
L 3800 8700 3700 8600 3 0 0 0 -1 -1
L 4300 8700 3800 8700 3 0 0 0 -1 -1
L 4300 8700 4300 8500 3 0 0 0 -1 -1
P 4500 8600 4300 8600 1 0 0
{
T 4250 8550 5 6 0 0 0 6 1
pinseq=1
T 4250 8550 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 8800 5 10 0 0 0 6 1
device=OUTPUT
T 3600 8500 5 10 1 1 0 6 1
value=PRU1_4
T 4500 8500 5 10 0 1 180 6 1
net=GPMC_AD0:1
}
C 4500 8900 1 0 1 EMBEDDEDoutput-1.sym
[
T 4400 9200 5 10 0 0 0 6 1
device=OUTPUT
L 3800 8900 4300 8900 3 0 0 0 -1 -1
L 3700 9000 3800 8900 3 0 0 0 -1 -1
L 3800 9100 3700 9000 3 0 0 0 -1 -1
L 4300 9100 3800 9100 3 0 0 0 -1 -1
L 4300 9100 4300 8900 3 0 0 0 -1 -1
P 4500 9000 4300 9000 1 0 0
{
T 4250 8950 5 6 0 0 0 6 1
pinseq=1
T 4250 8950 5 6 0 1 0 6 1
pinnumber=1
}
]
{
T 4400 9200 5 10 0 0 0 6 1
device=OUTPUT
T 3600 8900 5 10 1 1 0 6 1
value=PRU1_6
T 4500 8900 5 10 0 1 180 6 1
net=GPMC_AD0:1
}
C 6500 7700 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 8000 5 10 0 0 0 0 1
device=OUTPUT
L 7200 7700 6700 7700 3 0 0 0 -1 -1
L 7300 7800 7200 7700 3 0 0 0 -1 -1
L 7200 7900 7300 7800 3 0 0 0 -1 -1
L 6700 7900 7200 7900 3 0 0 0 -1 -1
L 6700 7900 6700 7700 3 0 0 0 -1 -1
P 6500 7800 6700 7800 1 0 0
{
T 6750 7750 5 6 0 0 0 0 1
pinseq=1
T 6750 7750 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 8000 5 10 0 1 0 0 1
device=OUTPUT
T 7400 7700 5 10 1 1 0 0 1
value=PRU1_1
T 6500 7700 5 10 0 1 180 0 1
net=GPMC_CSN0:1
}
C 6500 8100 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 8400 5 10 0 0 0 0 1
device=OUTPUT
L 7200 8100 6700 8100 3 0 0 0 -1 -1
L 7300 8200 7200 8100 3 0 0 0 -1 -1
L 7200 8300 7300 8200 3 0 0 0 -1 -1
L 6700 8300 7200 8300 3 0 0 0 -1 -1
L 6700 8300 6700 8100 3 0 0 0 -1 -1
P 6500 8200 6700 8200 1 0 0
{
T 6750 8150 5 6 0 0 0 0 1
pinseq=1
T 6750 8150 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 8400 5 10 0 1 0 0 1
device=OUTPUT
T 7400 8100 5 10 1 1 0 0 1
value=PRU1_3
T 6500 8100 5 10 0 1 180 0 1
net=GPMC_CSN0:1
}
C 6500 8500 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 8800 5 10 0 0 0 0 1
device=OUTPUT
L 7200 8500 6700 8500 3 0 0 0 -1 -1
L 7300 8600 7200 8500 3 0 0 0 -1 -1
L 7200 8700 7300 8600 3 0 0 0 -1 -1
L 6700 8700 7200 8700 3 0 0 0 -1 -1
L 6700 8700 6700 8500 3 0 0 0 -1 -1
P 6500 8600 6700 8600 1 0 0
{
T 6750 8550 5 6 0 0 0 0 1
pinseq=1
T 6750 8550 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 8800 5 10 0 1 0 0 1
device=OUTPUT
T 7400 8500 5 10 1 1 0 0 1
value=PRU1_5
T 6500 8500 5 10 0 1 180 0 1
net=GPMC_CSN0:1
}
C 6500 8900 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 9200 5 10 0 0 0 0 1
device=OUTPUT
L 7200 8900 6700 8900 3 0 0 0 -1 -1
L 7300 9000 7200 8900 3 0 0 0 -1 -1
L 7200 9100 7300 9000 3 0 0 0 -1 -1
L 6700 9100 7200 9100 3 0 0 0 -1 -1
L 6700 9100 6700 8900 3 0 0 0 -1 -1
P 6500 9000 6700 9000 1 0 0
{
T 6750 8950 5 6 0 0 0 0 1
pinseq=1
T 6750 8950 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 9200 5 10 0 1 0 0 1
device=OUTPUT
T 7400 8900 5 10 1 1 0 0 1
value=PRU1_7
T 6500 8900 5 10 0 1 180 0 1
net=GPMC_CSN0:1
}
C 6500 11300 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 11600 5 10 0 0 0 0 1
device=OUTPUT
L 7200 11300 6700 11300 3 0 0 0 -1 -1
L 7300 11400 7200 11300 3 0 0 0 -1 -1
L 7200 11500 7300 11400 3 0 0 0 -1 -1
L 6700 11500 7200 11500 3 0 0 0 -1 -1
L 6700 11500 6700 11300 3 0 0 0 -1 -1
P 6500 11400 6700 11400 1 0 0
{
T 6750 11350 5 6 0 0 0 0 1
pinseq=1
T 6750 11350 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 11600 5 10 0 1 0 0 1
device=OUTPUT
T 7400 11300 5 10 1 1 0 0 1
value=PRU1_10
T 6500 11300 5 10 0 1 180 0 1
net=GPMC_CSN0:1
}
C 6500 10900 1 0 0 EMBEDDEDoutput-1.sym
[
T 6600 11200 5 10 0 0 0 0 1
device=OUTPUT
L 7200 10900 6700 10900 3 0 0 0 -1 -1
L 7300 11000 7200 10900 3 0 0 0 -1 -1
L 7200 11100 7300 11000 3 0 0 0 -1 -1
L 6700 11100 7200 11100 3 0 0 0 -1 -1
L 6700 11100 6700 10900 3 0 0 0 -1 -1
P 6500 11000 6700 11000 1 0 0
{
T 6750 10950 5 6 0 0 0 0 1
pinseq=1
T 6750 10950 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6600 11200 5 10 0 1 0 0 1
device=OUTPUT
T 7400 10900 5 10 1 1 0 0 1
value=PRU1_11
T 6500 10900 5 10 0 1 180 0 1
net=GPMC_CSN0:1
}
N 6200 9000 6500 9000 4
N 6200 8600 6500 8600 4
N 6200 8200 6500 8200 4
N 6200 7800 6500 7800 4
N 4500 9000 4800 9000 4
N 4500 8600 4800 8600 4
N 4500 8200 4800 8200 4
N 4500 7800 4800 7800 4
N 6200 11400 6500 11400 4
N 6200 11000 6500 11000 4
C 14300 12100 1 0 1 EMBEDDEDoutput-1.sym
[
L 13600 12100 14100 12100 3 0 0 0 -1 -1
L 13500 12200 13600 12100 3 0 0 0 -1 -1
L 13600 12300 13500 12200 3 0 0 0 -1 -1
L 14100 12300 13600 12300 3 0 0 0 -1 -1
L 14100 12300 14100 12100 3 0 0 0 -1 -1
P 14300 12200 14100 12200 1 0 0
{
T 14050 12150 5 6 0 0 0 6 1
pinseq=1
T 14050 12150 5 6 0 1 0 6 1
pinnumber=1
}
T 14200 12400 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14200 12400 5 10 0 0 0 6 1
device=OUTPUT
T 13400 12100 5 10 1 1 0 6 1
value=GPIO1_17
T 14300 12100 5 10 0 1 180 6 1
net=CLKOUT2:1
}
C 14300 13700 1 0 1 EMBEDDEDoutput-1.sym
[
L 13600 13700 14100 13700 3 0 0 0 -1 -1
L 13500 13800 13600 13700 3 0 0 0 -1 -1
L 13600 13900 13500 13800 3 0 0 0 -1 -1
L 14100 13900 13600 13900 3 0 0 0 -1 -1
L 14100 13900 14100 13700 3 0 0 0 -1 -1
P 14300 13800 14100 13800 1 0 0
{
T 14050 13750 5 6 0 0 0 6 1
pinseq=1
T 14050 13750 5 6 0 1 0 6 1
pinnumber=1
}
T 14200 14000 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 14200 14000 5 10 0 0 0 6 1
device=OUTPUT
T 13400 13700 5 10 1 1 0 6 1
value=GPIO1_16
T 14300 13700 5 10 0 1 180 6 1
net=CLKOUT2:1
}
N 14300 13800 15200 13800 4
N 14300 12200 15200 12200 4
C 4500 9300 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 9300 4300 9300 3 0 0 0 -1 -1
L 3700 9400 3800 9300 3 0 0 0 -1 -1
L 3800 9500 3700 9400 3 0 0 0 -1 -1
L 4300 9500 3800 9500 3 0 0 0 -1 -1
L 4300 9500 4300 9300 3 0 0 0 -1 -1
P 4500 9400 4300 9400 1 0 0
{
T 4250 9350 5 6 0 1 0 6 1
pinnumber=1
T 4250 9350 5 6 0 0 0 6 1
pinseq=1
}
T 4400 9600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 9600 5 10 0 0 0 6 1
device=OUTPUT
T 3600 9300 5 10 1 1 0 6 1
value=UART5_RXD
T 4500 9300 5 10 0 1 180 6 1
net=GPMC_AD0:1
}
N 4500 9400 4800 9400 4
C 6500 9300 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 9300 6700 9300 3 0 0 0 -1 -1
L 7300 9400 7200 9300 3 0 0 0 -1 -1
L 7200 9500 7300 9400 3 0 0 0 -1 -1
L 6700 9500 7200 9500 3 0 0 0 -1 -1
L 6700 9500 6700 9300 3 0 0 0 -1 -1
P 6500 9400 6700 9400 1 0 0
{
T 6750 9350 5 6 0 1 0 0 1
pinnumber=1
T 6750 9350 5 6 0 0 0 0 1
pinseq=1
}
T 6600 9600 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 9600 5 10 0 1 0 0 1
device=OUTPUT
T 7400 9300 5 10 1 1 0 0 1
value=UART5_TXD
T 6500 9300 5 10 0 1 180 0 1
net=GPMC_CSN0:1
}
N 6500 9400 6200 9400 4
C 7600 5000 1 0 0 EMBEDDEDswitch-dip2-1.sym
[
P 7600 5700 7900 5700 1 0 0
{
T 7700 5750 5 8 1 1 0 0 1
pinnumber=1
T 7700 5750 5 8 0 0 0 0 1
pinseq=1
T 7700 5750 5 8 0 1 0 0 1
pinlabel=1
T 7700 5750 5 8 0 1 0 0 1
pintype=pas
}
P 7600 5400 7900 5400 1 0 0
{
T 7700 5450 5 8 1 1 0 0 1
pinnumber=2
T 7700 5450 5 8 0 0 0 0 1
pinseq=2
T 7700 5450 5 8 0 1 0 0 1
pinlabel=2
T 7700 5450 5 8 0 1 0 0 1
pintype=pas
}
P 8600 5400 8900 5400 1 0 1
{
T 8700 5450 5 8 1 1 0 0 1
pinnumber=3
T 8700 5450 5 8 0 0 0 0 1
pinseq=3
T 8700 5450 5 8 0 1 0 0 1
pinlabel=3
T 8700 5450 5 8 0 1 0 0 1
pintype=pas
}
P 8600 5700 8900 5700 1 0 1
{
T 8700 5750 5 8 1 1 0 0 1
pinnumber=4
T 8700 5750 5 8 0 0 0 0 1
pinseq=4
T 8700 5750 5 8 0 1 0 0 1
pinlabel=4
T 8700 5750 5 8 0 1 0 0 1
pintype=pas
}
B 8050 5650 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 8050 5650 150 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 8050 5750 8200 5650 3 0 0 0 -1 -1
L 8200 5750 8050 5650 3 0 0 0 -1 -1
L 8050 5700 8200 5700 3 0 0 0 -1 -1
L 8125 5750 8125 5650 3 0 0 0 -1 -1
L 8150 5750 8100 5650 3 0 0 0 -1 -1
L 8100 5750 8150 5650 3 0 0 0 -1 -1
L 8200 5725 8050 5675 3 0 0 0 -1 -1
L 8050 5725 8200 5675 3 0 0 0 -1 -1
L 8075 5750 8175 5650 3 0 0 0 -1 -1
L 8175 5750 8075 5650 3 0 0 0 -1 -1
B 8050 5350 400 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 8050 5350 150 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 8050 5450 8200 5350 3 0 0 0 -1 -1
L 8200 5450 8050 5350 3 0 0 0 -1 -1
L 8050 5400 8200 5400 3 0 0 0 -1 -1
L 8125 5450 8125 5350 3 0 0 0 -1 -1
L 8150 5450 8100 5350 3 0 0 0 -1 -1
L 8100 5450 8150 5350 3 0 0 0 -1 -1
L 8200 5425 8050 5375 3 0 0 0 -1 -1
L 8050 5425 8200 5375 3 0 0 0 -1 -1
L 8075 5450 8175 5350 3 0 0 0 -1 -1
L 8175 5450 8075 5350 3 0 0 0 -1 -1
B 7900 5200 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 7800 5000 9 10 1 0 0 0 1
SW DIP-2
T 9000 5775 5 8 0 0 0 0 1
device=SWITCH_DIP2
T 7900 5950 8 10 0 1 0 0 1
refdes=U?
]
{
T 9000 5775 5 8 0 0 0 0 1
device=SWITCH_DIP2
T 7900 5950 5 10 1 1 0 0 1
refdes=SW101
}
T 19800 1600 9 10 1 0 0 0 1
0.97
C 6500 10500 1 0 0 EMBEDDEDoutput-1.sym
[
L 7200 10500 6700 10500 3 0 0 0 -1 -1
L 7300 10600 7200 10500 3 0 0 0 -1 -1
L 7200 10700 7300 10600 3 0 0 0 -1 -1
L 6700 10700 7200 10700 3 0 0 0 -1 -1
L 6700 10700 6700 10500 3 0 0 0 -1 -1
P 6500 10600 6700 10600 1 0 0
{
T 6750 10550 5 6 0 1 0 0 1
pinnumber=1
T 6750 10550 5 6 0 0 0 0 1
pinseq=1
}
T 6600 10800 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 6600 10800 5 10 0 1 0 0 1
device=OUTPUT
T 7400 10500 5 10 1 1 0 0 1
value=UART5_RTSn
T 6500 10500 5 10 0 1 180 0 1
net=GPMC_CSN0:1
}
C 4500 10500 1 0 1 EMBEDDEDoutput-1.sym
[
L 3800 10500 4300 10500 3 0 0 0 -1 -1
L 3700 10600 3800 10500 3 0 0 0 -1 -1
L 3800 10700 3700 10600 3 0 0 0 -1 -1
L 4300 10700 3800 10700 3 0 0 0 -1 -1
L 4300 10700 4300 10500 3 0 0 0 -1 -1
P 4500 10600 4300 10600 1 0 0
{
T 4250 10550 5 6 0 0 0 6 1
pinseq=1
T 4250 10550 5 6 0 1 0 6 1
pinnumber=1
}
T 4400 10800 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 4400 10800 5 10 0 0 0 6 1
device=OUTPUT
T 3600 10500 5 10 1 1 0 6 1
value=UART5_CSTn
T 4500 10500 5 10 0 1 180 6 1
net=GPMC_AD15:1
}
N 4500 10600 4800 10600 4
N 6500 10600 6200 10600 4
