
MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006988  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000508  08006a98  08006a98  00007a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fa0  08006fa0  00008060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006fa0  08006fa0  00007fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fa8  08006fa8  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fa8  08006fa8  00007fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006fac  08006fac  00007fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006fb0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e24  20000060  08007010  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e84  08007010  00008e84  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c13c  00000000  00000000  00008089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dac  00000000  00000000  000241c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001840  00000000  00000000  00027f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001323  00000000  00000000  000297b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b694  00000000  00000000  0002aadb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e752  00000000  00000000  0004616f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009cce1  00000000  00000000  000648c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001015a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c54  00000000  00000000  001015e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0010823c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08006a80 	.word	0x08006a80

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08006a80 	.word	0x08006a80

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__gesf2>:
 8000160:	f04f 3cff 	mov.w	ip, #4294967295
 8000164:	e006      	b.n	8000174 <__cmpsf2+0x4>
 8000166:	bf00      	nop

08000168 <__lesf2>:
 8000168:	f04f 0c01 	mov.w	ip, #1
 800016c:	e002      	b.n	8000174 <__cmpsf2+0x4>
 800016e:	bf00      	nop

08000170 <__cmpsf2>:
 8000170:	f04f 0c01 	mov.w	ip, #1
 8000174:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000178:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800017c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000180:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000184:	bf18      	it	ne
 8000186:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800018a:	d011      	beq.n	80001b0 <__cmpsf2+0x40>
 800018c:	b001      	add	sp, #4
 800018e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000192:	bf18      	it	ne
 8000194:	ea90 0f01 	teqne	r0, r1
 8000198:	bf58      	it	pl
 800019a:	ebb2 0003 	subspl.w	r0, r2, r3
 800019e:	bf88      	it	hi
 80001a0:	17c8      	asrhi	r0, r1, #31
 80001a2:	bf38      	it	cc
 80001a4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80001a8:	bf18      	it	ne
 80001aa:	f040 0001 	orrne.w	r0, r0, #1
 80001ae:	4770      	bx	lr
 80001b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80001b4:	d102      	bne.n	80001bc <__cmpsf2+0x4c>
 80001b6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80001ba:	d105      	bne.n	80001c8 <__cmpsf2+0x58>
 80001bc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80001c0:	d1e4      	bne.n	800018c <__cmpsf2+0x1c>
 80001c2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80001c6:	d0e1      	beq.n	800018c <__cmpsf2+0x1c>
 80001c8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80001cc:	4770      	bx	lr
 80001ce:	bf00      	nop

080001d0 <__aeabi_cfrcmple>:
 80001d0:	4684      	mov	ip, r0
 80001d2:	4608      	mov	r0, r1
 80001d4:	4661      	mov	r1, ip
 80001d6:	e7ff      	b.n	80001d8 <__aeabi_cfcmpeq>

080001d8 <__aeabi_cfcmpeq>:
 80001d8:	b50f      	push	{r0, r1, r2, r3, lr}
 80001da:	f7ff ffc9 	bl	8000170 <__cmpsf2>
 80001de:	2800      	cmp	r0, #0
 80001e0:	bf48      	it	mi
 80001e2:	f110 0f00 	cmnmi.w	r0, #0
 80001e6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080001e8 <__aeabi_fcmpeq>:
 80001e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80001ec:	f7ff fff4 	bl	80001d8 <__aeabi_cfcmpeq>
 80001f0:	bf0c      	ite	eq
 80001f2:	2001      	moveq	r0, #1
 80001f4:	2000      	movne	r0, #0
 80001f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80001fa:	bf00      	nop

080001fc <__aeabi_fcmplt>:
 80001fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000200:	f7ff ffea 	bl	80001d8 <__aeabi_cfcmpeq>
 8000204:	bf34      	ite	cc
 8000206:	2001      	movcc	r0, #1
 8000208:	2000      	movcs	r0, #0
 800020a:	f85d fb08 	ldr.w	pc, [sp], #8
 800020e:	bf00      	nop

08000210 <__aeabi_fcmple>:
 8000210:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000214:	f7ff ffe0 	bl	80001d8 <__aeabi_cfcmpeq>
 8000218:	bf94      	ite	ls
 800021a:	2001      	movls	r0, #1
 800021c:	2000      	movhi	r0, #0
 800021e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000222:	bf00      	nop

08000224 <__aeabi_fcmpge>:
 8000224:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000228:	f7ff ffd2 	bl	80001d0 <__aeabi_cfrcmple>
 800022c:	bf94      	ite	ls
 800022e:	2001      	movls	r0, #1
 8000230:	2000      	movhi	r0, #0
 8000232:	f85d fb08 	ldr.w	pc, [sp], #8
 8000236:	bf00      	nop

08000238 <__aeabi_fcmpgt>:
 8000238:	f84d ed08 	str.w	lr, [sp, #-8]!
 800023c:	f7ff ffc8 	bl	80001d0 <__aeabi_cfrcmple>
 8000240:	bf34      	ite	cc
 8000242:	2001      	movcc	r0, #1
 8000244:	2000      	movcs	r0, #0
 8000246:	f85d fb08 	ldr.w	pc, [sp], #8
 800024a:	bf00      	nop

0800024c <StateMachineTask>:
#define MAX_PER_LENGTH 7

uint8_t state = 0;
char* per_value = 0;

void StateMachineTask(void){
 800024c:	b580      	push	{r7, lr}
 800024e:	b0b4      	sub	sp, #208	@ 0xd0
 8000250:	af00      	add	r7, sp, #0
	static uint8_t action_done = 0;

	    //--------------------------- TRANSITIONS
	    switch (state) {
 8000252:	4bb1      	ldr	r3, [pc, #708]	@ (8000518 <StateMachineTask+0x2cc>)
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	2b08      	cmp	r3, #8
 8000258:	f200 8137 	bhi.w	80004ca <StateMachineTask+0x27e>
 800025c:	a201      	add	r2, pc, #4	@ (adr r2, 8000264 <StateMachineTask+0x18>)
 800025e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000262:	bf00      	nop
 8000264:	08000289 	.word	0x08000289
 8000268:	080002d9 	.word	0x080002d9
 800026c:	08000289 	.word	0x08000289
 8000270:	08000337 	.word	0x08000337
 8000274:	08000405 	.word	0x08000405
 8000278:	08000289 	.word	0x08000289
 800027c:	08000289 	.word	0x08000289
 8000280:	08000289 	.word	0x08000289
 8000284:	0800049d 	.word	0x0800049d
	        case 0:
	        case 2:
	        case 5:
	        case 6:
	        case 7:
	            if (HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin) == GPIO_PIN_RESET) {
 8000288:	2120      	movs	r1, #32
 800028a:	48a4      	ldr	r0, [pc, #656]	@ (800051c <StateMachineTask+0x2d0>)
 800028c:	f001 fcc8 	bl	8001c20 <HAL_GPIO_ReadPin>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d109      	bne.n	80002aa <StateMachineTask+0x5e>
	                state++;
 8000296:	4ba0      	ldr	r3, [pc, #640]	@ (8000518 <StateMachineTask+0x2cc>)
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	3301      	adds	r3, #1
 800029c:	b2da      	uxtb	r2, r3
 800029e:	4b9e      	ldr	r3, [pc, #632]	@ (8000518 <StateMachineTask+0x2cc>)
 80002a0:	701a      	strb	r2, [r3, #0]
	                action_done = 0;
 80002a2:	4b9f      	ldr	r3, [pc, #636]	@ (8000520 <StateMachineTask+0x2d4>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	701a      	strb	r2, [r3, #0]
	            } else if (HAL_GPIO_ReadPin(BP3_GPIO_Port, BP3_Pin) == GPIO_PIN_RESET && state > 0) {
	                state--;
	                action_done = 0;
	            }
	            break;
 80002a8:	e106      	b.n	80004b8 <StateMachineTask+0x26c>
	            } else if (HAL_GPIO_ReadPin(BP3_GPIO_Port, BP3_Pin) == GPIO_PIN_RESET && state > 0) {
 80002aa:	2140      	movs	r1, #64	@ 0x40
 80002ac:	489b      	ldr	r0, [pc, #620]	@ (800051c <StateMachineTask+0x2d0>)
 80002ae:	f001 fcb7 	bl	8001c20 <HAL_GPIO_ReadPin>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	f040 80ff 	bne.w	80004b8 <StateMachineTask+0x26c>
 80002ba:	4b97      	ldr	r3, [pc, #604]	@ (8000518 <StateMachineTask+0x2cc>)
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	f000 80fa 	beq.w	80004b8 <StateMachineTask+0x26c>
	                state--;
 80002c4:	4b94      	ldr	r3, [pc, #592]	@ (8000518 <StateMachineTask+0x2cc>)
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	3b01      	subs	r3, #1
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	4b92      	ldr	r3, [pc, #584]	@ (8000518 <StateMachineTask+0x2cc>)
 80002ce:	701a      	strb	r2, [r3, #0]
	                action_done = 0;
 80002d0:	4b93      	ldr	r3, [pc, #588]	@ (8000520 <StateMachineTask+0x2d4>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	701a      	strb	r2, [r3, #0]
	            break;
 80002d6:	e0ef      	b.n	80004b8 <StateMachineTask+0x26c>
	        case 1:
	            if (message_complete1) {
 80002d8:	4b92      	ldr	r3, [pc, #584]	@ (8000524 <StateMachineTask+0x2d8>)
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	f000 80ed 	beq.w	80004bc <StateMachineTask+0x270>
	                message_complete1 = 0;
 80002e2:	4b90      	ldr	r3, [pc, #576]	@ (8000524 <StateMachineTask+0x2d8>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	701a      	strb	r2, [r3, #0]
	                char expected_response[20];
	                sprintf(expected_response, "PER=%s", per_value);
 80002e8:	4b8f      	ldr	r3, [pc, #572]	@ (8000528 <StateMachineTask+0x2dc>)
 80002ea:	681a      	ldr	r2, [r3, #0]
 80002ec:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80002f0:	498e      	ldr	r1, [pc, #568]	@ (800052c <StateMachineTask+0x2e0>)
 80002f2:	4618      	mov	r0, r3
 80002f4:	f005 fe98 	bl	8006028 <siprintf>
	                if (strstr((char *)rx_buffer1, expected_response) == (char *)rx_buffer1) {
 80002f8:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80002fc:	4619      	mov	r1, r3
 80002fe:	488c      	ldr	r0, [pc, #560]	@ (8000530 <StateMachineTask+0x2e4>)
 8000300:	f005 febc 	bl	800607c <strstr>
 8000304:	4603      	mov	r3, r0
 8000306:	4a8a      	ldr	r2, [pc, #552]	@ (8000530 <StateMachineTask+0x2e4>)
 8000308:	4293      	cmp	r3, r2
 800030a:	d110      	bne.n	800032e <StateMachineTask+0xe2>
	                    send_UART3("PER VALIDE --> Etape suivante\n");
 800030c:	4889      	ldr	r0, [pc, #548]	@ (8000534 <StateMachineTask+0x2e8>)
 800030e:	f000 ff7f 	bl	8001210 <send_UART3>
	                    HAL_Delay(500);
 8000312:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000316:	f000 ffe9 	bl	80012ec <HAL_Delay>
	                    state++;
 800031a:	4b7f      	ldr	r3, [pc, #508]	@ (8000518 <StateMachineTask+0x2cc>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	3301      	adds	r3, #1
 8000320:	b2da      	uxtb	r2, r3
 8000322:	4b7d      	ldr	r3, [pc, #500]	@ (8000518 <StateMachineTask+0x2cc>)
 8000324:	701a      	strb	r2, [r3, #0]
	                    action_done = 0;
 8000326:	4b7e      	ldr	r3, [pc, #504]	@ (8000520 <StateMachineTask+0x2d4>)
 8000328:	2200      	movs	r2, #0
 800032a:	701a      	strb	r2, [r3, #0]
	                } else {
	                    send_UART3("Valeur differente. Entrez a nouveau:\n");
	                }
	            }
	            break;
 800032c:	e0c6      	b.n	80004bc <StateMachineTask+0x270>
	                    send_UART3("Valeur differente. Entrez a nouveau:\n");
 800032e:	4882      	ldr	r0, [pc, #520]	@ (8000538 <StateMachineTask+0x2ec>)
 8000330:	f000 ff6e 	bl	8001210 <send_UART3>
	            break;
 8000334:	e0c2      	b.n	80004bc <StateMachineTask+0x270>
	        case 3:
	            if (message_complete1) {
 8000336:	4b7b      	ldr	r3, [pc, #492]	@ (8000524 <StateMachineTask+0x2d8>)
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	2b00      	cmp	r3, #0
 800033c:	f000 80c0 	beq.w	80004c0 <StateMachineTask+0x274>
	                message_complete1 = 0;
 8000340:	4b78      	ldr	r3, [pc, #480]	@ (8000524 <StateMachineTask+0x2d8>)
 8000342:	2200      	movs	r2, #0
 8000344:	701a      	strb	r2, [r3, #0]
	                TrameDataSTS data = {0};
 8000346:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800034a:	226c      	movs	r2, #108	@ 0x6c
 800034c:	2100      	movs	r1, #0
 800034e:	4618      	mov	r0, r3
 8000350:	f005 fe8c 	bl	800606c <memset>
	                //parse_data_STS(rx_buffer1, &data);
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 8000354:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000358:	4978      	ldr	r1, [pc, #480]	@ (800053c <StateMachineTask+0x2f0>)
 800035a:	4618      	mov	r0, r3
 800035c:	f7ff ff62 	bl	8000224 <__aeabi_fcmpge>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d100      	bne.n	8000368 <StateMachineTask+0x11c>
	                    send_UART3("STS OK --> Etape suivante\n");
	                    HAL_Delay(500);
	                    state++;
	                }
	            }
	            break;
 8000366:	e0ab      	b.n	80004c0 <StateMachineTask+0x274>
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 8000368:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800036c:	4974      	ldr	r1, [pc, #464]	@ (8000540 <StateMachineTask+0x2f4>)
 800036e:	4618      	mov	r0, r3
 8000370:	f7ff ff4e 	bl	8000210 <__aeabi_fcmple>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d100      	bne.n	800037c <StateMachineTask+0x130>
	            break;
 800037a:	e0a1      	b.n	80004c0 <StateMachineTask+0x274>
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 800037c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000380:	4970      	ldr	r1, [pc, #448]	@ (8000544 <StateMachineTask+0x2f8>)
 8000382:	4618      	mov	r0, r3
 8000384:	f7ff ff4e 	bl	8000224 <__aeabi_fcmpge>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d100      	bne.n	8000390 <StateMachineTask+0x144>
	            break;
 800038e:	e097      	b.n	80004c0 <StateMachineTask+0x274>
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 8000390:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000394:	496c      	ldr	r1, [pc, #432]	@ (8000548 <StateMachineTask+0x2fc>)
 8000396:	4618      	mov	r0, r3
 8000398:	f7ff ff3a 	bl	8000210 <__aeabi_fcmple>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d100      	bne.n	80003a4 <StateMachineTask+0x158>
	            break;
 80003a2:	e08d      	b.n	80004c0 <StateMachineTask+0x274>
	                if ((data.acc >= 8.5 && data.acc <= 10) && (data.bat >= 11.5 && data.bat <= 13) && (data.dips[0] == 1 && data.dips[1] == 1 && data.dips[2] == 1 && data.dips[3] == 1 && data.dips[4] == 1 && data.dips[5] == 1 && data.dips[6] == 1 && data.dips[7] == 1)) {
 80003a4:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	f000 8089 	beq.w	80004c0 <StateMachineTask+0x274>
 80003ae:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	f000 8084 	beq.w	80004c0 <StateMachineTask+0x274>
 80003b8:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d07f      	beq.n	80004c0 <StateMachineTask+0x274>
 80003c0:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d07b      	beq.n	80004c0 <StateMachineTask+0x274>
 80003c8:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d077      	beq.n	80004c0 <StateMachineTask+0x274>
 80003d0:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d073      	beq.n	80004c0 <StateMachineTask+0x274>
 80003d8:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d06f      	beq.n	80004c0 <StateMachineTask+0x274>
 80003e0:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d06b      	beq.n	80004c0 <StateMachineTask+0x274>
	                    send_UART3("STS OK --> Etape suivante\n");
 80003e8:	4858      	ldr	r0, [pc, #352]	@ (800054c <StateMachineTask+0x300>)
 80003ea:	f000 ff11 	bl	8001210 <send_UART3>
	                    HAL_Delay(500);
 80003ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80003f2:	f000 ff7b 	bl	80012ec <HAL_Delay>
	                    state++;
 80003f6:	4b48      	ldr	r3, [pc, #288]	@ (8000518 <StateMachineTask+0x2cc>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	3301      	adds	r3, #1
 80003fc:	b2da      	uxtb	r2, r3
 80003fe:	4b46      	ldr	r3, [pc, #280]	@ (8000518 <StateMachineTask+0x2cc>)
 8000400:	701a      	strb	r2, [r3, #0]
	            break;
 8000402:	e05d      	b.n	80004c0 <StateMachineTask+0x274>
	        case 4:
	            if (message_complete1) {
 8000404:	4b47      	ldr	r3, [pc, #284]	@ (8000524 <StateMachineTask+0x2d8>)
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d05b      	beq.n	80004c4 <StateMachineTask+0x278>
	                message_complete1 = 0;
 800040c:	4b45      	ldr	r3, [pc, #276]	@ (8000524 <StateMachineTask+0x2d8>)
 800040e:	2200      	movs	r2, #0
 8000410:	701a      	strb	r2, [r3, #0]
	                TrameDataSTS data = {0};
 8000412:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000416:	226c      	movs	r2, #108	@ 0x6c
 8000418:	2100      	movs	r1, #0
 800041a:	4618      	mov	r0, r3
 800041c:	f005 fe26 	bl	800606c <memset>
	                //parse_data_STS(rx_buffer1, &data);
	                if (data.inps[0] == 1 && data.inps[1] == 1 && data.inps[2] == 1) {
 8000420:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8000424:	2b00      	cmp	r3, #0
 8000426:	d018      	beq.n	800045a <StateMachineTask+0x20e>
 8000428:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800042c:	2b00      	cmp	r3, #0
 800042e:	d014      	beq.n	800045a <StateMachineTask+0x20e>
 8000430:	f897 30a0 	ldrb.w	r3, [r7, #160]	@ 0xa0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d010      	beq.n	800045a <StateMachineTask+0x20e>
	                    send_UART3("Entrees OK --> Etape suivante\n");
 8000438:	4845      	ldr	r0, [pc, #276]	@ (8000550 <StateMachineTask+0x304>)
 800043a:	f000 fee9 	bl	8001210 <send_UART3>
	                    HAL_Delay(500);
 800043e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000442:	f000 ff53 	bl	80012ec <HAL_Delay>
	                    state++;
 8000446:	4b34      	ldr	r3, [pc, #208]	@ (8000518 <StateMachineTask+0x2cc>)
 8000448:	781b      	ldrb	r3, [r3, #0]
 800044a:	3301      	adds	r3, #1
 800044c:	b2da      	uxtb	r2, r3
 800044e:	4b32      	ldr	r3, [pc, #200]	@ (8000518 <StateMachineTask+0x2cc>)
 8000450:	701a      	strb	r2, [r3, #0]
	                    action_done = 0;
 8000452:	4b33      	ldr	r3, [pc, #204]	@ (8000520 <StateMachineTask+0x2d4>)
 8000454:	2200      	movs	r2, #0
 8000456:	701a      	strb	r2, [r3, #0]
	                        sprintf(msg, "Entree num %d : %d\n", i, data.inps[i]);
	                        send_UART3(msg);
	                    }
	                }
	            }
	            break;
 8000458:	e034      	b.n	80004c4 <StateMachineTask+0x278>
	                    send_UART3("Erreur défaut entrée:");
 800045a:	483e      	ldr	r0, [pc, #248]	@ (8000554 <StateMachineTask+0x308>)
 800045c:	f000 fed8 	bl	8001210 <send_UART3>
	                    for (int i = 0; i < 3; i++) {
 8000460:	2300      	movs	r3, #0
 8000462:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000466:	e014      	b.n	8000492 <StateMachineTask+0x246>
	                        sprintf(msg, "Entree num %d : %d\n", i, data.inps[i]);
 8000468:	f107 029e 	add.w	r2, r7, #158	@ 0x9e
 800046c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000470:	4413      	add	r3, r2
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	1d38      	adds	r0, r7, #4
 8000476:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800047a:	4937      	ldr	r1, [pc, #220]	@ (8000558 <StateMachineTask+0x30c>)
 800047c:	f005 fdd4 	bl	8006028 <siprintf>
	                        send_UART3(msg);
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	4618      	mov	r0, r3
 8000484:	f000 fec4 	bl	8001210 <send_UART3>
	                    for (int i = 0; i < 3; i++) {
 8000488:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800048c:	3301      	adds	r3, #1
 800048e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8000492:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000496:	2b02      	cmp	r3, #2
 8000498:	dde6      	ble.n	8000468 <StateMachineTask+0x21c>
	            break;
 800049a:	e013      	b.n	80004c4 <StateMachineTask+0x278>
	        case 8:
	            if (HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin) == GPIO_PIN_RESET) {
 800049c:	2120      	movs	r1, #32
 800049e:	481f      	ldr	r0, [pc, #124]	@ (800051c <StateMachineTask+0x2d0>)
 80004a0:	f001 fbbe 	bl	8001c20 <HAL_GPIO_ReadPin>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d10e      	bne.n	80004c8 <StateMachineTask+0x27c>
	                state = 0;
 80004aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000518 <StateMachineTask+0x2cc>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	701a      	strb	r2, [r3, #0]
	                action_done = 0;
 80004b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000520 <StateMachineTask+0x2d4>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 80004b6:	e007      	b.n	80004c8 <StateMachineTask+0x27c>
	            break;
 80004b8:	bf00      	nop
 80004ba:	e006      	b.n	80004ca <StateMachineTask+0x27e>
	            break;
 80004bc:	bf00      	nop
 80004be:	e004      	b.n	80004ca <StateMachineTask+0x27e>
	            break;
 80004c0:	bf00      	nop
 80004c2:	e002      	b.n	80004ca <StateMachineTask+0x27e>
	            break;
 80004c4:	bf00      	nop
 80004c6:	e000      	b.n	80004ca <StateMachineTask+0x27e>
	            break;
 80004c8:	bf00      	nop
	    }

	    //--------------------------- ACTIONS
	    switch (state) {
 80004ca:	4b13      	ldr	r3, [pc, #76]	@ (8000518 <StateMachineTask+0x2cc>)
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	2b08      	cmp	r3, #8
 80004d0:	f200 8112 	bhi.w	80006f8 <StateMachineTask+0x4ac>
 80004d4:	a201      	add	r2, pc, #4	@ (adr r2, 80004dc <StateMachineTask+0x290>)
 80004d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004da:	bf00      	nop
 80004dc:	08000501 	.word	0x08000501
 80004e0:	08000561 	.word	0x08000561
 80004e4:	080005cf 	.word	0x080005cf
 80004e8:	080005e7 	.word	0x080005e7
 80004ec:	08000605 	.word	0x08000605
 80004f0:	0800064b 	.word	0x0800064b
 80004f4:	08000659 	.word	0x08000659
 80004f8:	080006dd 	.word	0x080006dd
 80004fc:	080006e5 	.word	0x080006e5
	        case 0:
	            if (!action_done) {
 8000500:	4b07      	ldr	r3, [pc, #28]	@ (8000520 <StateMachineTask+0x2d4>)
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	2b00      	cmp	r3, #0
 8000506:	f040 80f9 	bne.w	80006fc <StateMachineTask+0x4b0>
	                send_UART3("Appuyer sur le bouton pour commencer\n");
 800050a:	4814      	ldr	r0, [pc, #80]	@ (800055c <StateMachineTask+0x310>)
 800050c:	f000 fe80 	bl	8001210 <send_UART3>
	                action_done = 1;
 8000510:	4b03      	ldr	r3, [pc, #12]	@ (8000520 <StateMachineTask+0x2d4>)
 8000512:	2201      	movs	r2, #1
 8000514:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8000516:	e0f1      	b.n	80006fc <StateMachineTask+0x4b0>
 8000518:	2000007c 	.word	0x2000007c
 800051c:	40010800 	.word	0x40010800
 8000520:	20000084 	.word	0x20000084
 8000524:	200004e0 	.word	0x200004e0
 8000528:	20000080 	.word	0x20000080
 800052c:	08006a98 	.word	0x08006a98
 8000530:	200004e4 	.word	0x200004e4
 8000534:	08006aa0 	.word	0x08006aa0
 8000538:	08006ac0 	.word	0x08006ac0
 800053c:	41080000 	.word	0x41080000
 8000540:	41200000 	.word	0x41200000
 8000544:	41380000 	.word	0x41380000
 8000548:	41500000 	.word	0x41500000
 800054c:	08006ae8 	.word	0x08006ae8
 8000550:	08006b04 	.word	0x08006b04
 8000554:	08006b24 	.word	0x08006b24
 8000558:	08006b3c 	.word	0x08006b3c
 800055c:	08006b50 	.word	0x08006b50
	        case 1:
	            if (!action_done) {
 8000560:	4b6d      	ldr	r3, [pc, #436]	@ (8000718 <StateMachineTask+0x4cc>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b00      	cmp	r3, #0
 8000566:	f040 80cb 	bne.w	8000700 <StateMachineTask+0x4b4>
	                send_UART3("Entrez les PER (juste la valeur sur 8 digits)\n");
 800056a:	486c      	ldr	r0, [pc, #432]	@ (800071c <StateMachineTask+0x4d0>)
 800056c:	f000 fe50 	bl	8001210 <send_UART3>
	                if (message_complete3) {
 8000570:	4b6b      	ldr	r3, [pc, #428]	@ (8000720 <StateMachineTask+0x4d4>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d026      	beq.n	80005c6 <StateMachineTask+0x37a>
	                    message_complete3 = 0;
 8000578:	4b69      	ldr	r3, [pc, #420]	@ (8000720 <StateMachineTask+0x4d4>)
 800057a:	2200      	movs	r2, #0
 800057c:	701a      	strb	r2, [r3, #0]
	                    if (strlen((char *)rx_buffer3) == MAX_PER_LENGTH) {
 800057e:	4869      	ldr	r0, [pc, #420]	@ (8000724 <StateMachineTask+0x4d8>)
 8000580:	f7ff fde6 	bl	8000150 <strlen>
 8000584:	4603      	mov	r3, r0
 8000586:	2b07      	cmp	r3, #7
 8000588:	d11a      	bne.n	80005c0 <StateMachineTask+0x374>
	                        strcpy(per_value, (char *)rx_buffer3);
 800058a:	4b67      	ldr	r3, [pc, #412]	@ (8000728 <StateMachineTask+0x4dc>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4965      	ldr	r1, [pc, #404]	@ (8000724 <StateMachineTask+0x4d8>)
 8000590:	4618      	mov	r0, r3
 8000592:	f005 fe13 	bl	80061bc <strcpy>
	                        char per_command[20];
	                        sprintf(per_command, "PER=%s\n", per_value);
 8000596:	4b64      	ldr	r3, [pc, #400]	@ (8000728 <StateMachineTask+0x4dc>)
 8000598:	681a      	ldr	r2, [r3, #0]
 800059a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800059e:	4963      	ldr	r1, [pc, #396]	@ (800072c <StateMachineTask+0x4e0>)
 80005a0:	4618      	mov	r0, r3
 80005a2:	f005 fd41 	bl	8006028 <siprintf>
	                        send_UART1(per_command);
 80005a6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 fdf0 	bl	8001190 <send_UART1>
	                        HAL_Delay(500);
 80005b0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005b4:	f000 fe9a 	bl	80012ec <HAL_Delay>
	                        send_UART1("PER=\n");
 80005b8:	485d      	ldr	r0, [pc, #372]	@ (8000730 <StateMachineTask+0x4e4>)
 80005ba:	f000 fde9 	bl	8001190 <send_UART1>
 80005be:	e002      	b.n	80005c6 <StateMachineTask+0x37a>
	                    } else {
	                        send_UART3("Format invalide. Le PER est sur 8 digits, recommencez...\n");
 80005c0:	485c      	ldr	r0, [pc, #368]	@ (8000734 <StateMachineTask+0x4e8>)
 80005c2:	f000 fe25 	bl	8001210 <send_UART3>
	                    }
	                }
	                action_done = 1;
 80005c6:	4b54      	ldr	r3, [pc, #336]	@ (8000718 <StateMachineTask+0x4cc>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 80005cc:	e098      	b.n	8000700 <StateMachineTask+0x4b4>
	        case 2:
	            if (!action_done) {
 80005ce:	4b52      	ldr	r3, [pc, #328]	@ (8000718 <StateMachineTask+0x4cc>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	f040 8096 	bne.w	8000704 <StateMachineTask+0x4b8>
	                send_UART3("Mettez tous les DIPs sur ON, une fois fait appuyez sur le bouton\n");
 80005d8:	4857      	ldr	r0, [pc, #348]	@ (8000738 <StateMachineTask+0x4ec>)
 80005da:	f000 fe19 	bl	8001210 <send_UART3>
	                action_done = 1;
 80005de:	4b4e      	ldr	r3, [pc, #312]	@ (8000718 <StateMachineTask+0x4cc>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 80005e4:	e08e      	b.n	8000704 <StateMachineTask+0x4b8>
	        case 3:
	            if (!action_done) {
 80005e6:	4b4c      	ldr	r3, [pc, #304]	@ (8000718 <StateMachineTask+0x4cc>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	f040 808c 	bne.w	8000708 <StateMachineTask+0x4bc>
	                send_UART3("Test STS en cours...\n");
 80005f0:	4852      	ldr	r0, [pc, #328]	@ (800073c <StateMachineTask+0x4f0>)
 80005f2:	f000 fe0d 	bl	8001210 <send_UART3>
	                send_UART1("STS\n");
 80005f6:	4852      	ldr	r0, [pc, #328]	@ (8000740 <StateMachineTask+0x4f4>)
 80005f8:	f000 fdca 	bl	8001190 <send_UART1>
	                //send_UART3(rx_buffer1);
	                action_done = 1;
 80005fc:	4b46      	ldr	r3, [pc, #280]	@ (8000718 <StateMachineTask+0x4cc>)
 80005fe:	2201      	movs	r2, #1
 8000600:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8000602:	e081      	b.n	8000708 <StateMachineTask+0x4bc>
	        case 4:
	            if (!action_done) {
 8000604:	4b44      	ldr	r3, [pc, #272]	@ (8000718 <StateMachineTask+0x4cc>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d17f      	bne.n	800070c <StateMachineTask+0x4c0>
	                send_UART3("Test entrees en cours...\n");
 800060c:	484d      	ldr	r0, [pc, #308]	@ (8000744 <StateMachineTask+0x4f8>)
 800060e:	f000 fdff 	bl	8001210 <send_UART3>
	                // Activation de toutes les entrées
	                HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 8000612:	2201      	movs	r2, #1
 8000614:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000618:	484b      	ldr	r0, [pc, #300]	@ (8000748 <StateMachineTask+0x4fc>)
 800061a:	f001 fb18 	bl	8001c4e <HAL_GPIO_WritePin>
	                HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 800061e:	2201      	movs	r2, #1
 8000620:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000624:	4849      	ldr	r0, [pc, #292]	@ (800074c <StateMachineTask+0x500>)
 8000626:	f001 fb12 	bl	8001c4e <HAL_GPIO_WritePin>
	                HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 800062a:	2201      	movs	r2, #1
 800062c:	2108      	movs	r1, #8
 800062e:	4846      	ldr	r0, [pc, #280]	@ (8000748 <StateMachineTask+0x4fc>)
 8000630:	f001 fb0d 	bl	8001c4e <HAL_GPIO_WritePin>
	                HAL_Delay(300);
 8000634:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000638:	f000 fe58 	bl	80012ec <HAL_Delay>
	                send_UART1("STS\n");
 800063c:	4840      	ldr	r0, [pc, #256]	@ (8000740 <StateMachineTask+0x4f4>)
 800063e:	f000 fda7 	bl	8001190 <send_UART1>
	                action_done = 1;
 8000642:	4b35      	ldr	r3, [pc, #212]	@ (8000718 <StateMachineTask+0x4cc>)
 8000644:	2201      	movs	r2, #1
 8000646:	701a      	strb	r2, [r3, #0]
	            }
	            break;
 8000648:	e060      	b.n	800070c <StateMachineTask+0x4c0>
	        case 5:
	            send_UART3("Test du décompteur...\n Veuillez valider en appuyant sur le BP si toutes les leds s'allument correctement et dans le bon ordre sur le décompteur");
 800064a:	4841      	ldr	r0, [pc, #260]	@ (8000750 <StateMachineTask+0x504>)
 800064c:	f000 fde0 	bl	8001210 <send_UART3>
	            send_UART1("TST=1\n");
 8000650:	4840      	ldr	r0, [pc, #256]	@ (8000754 <StateMachineTask+0x508>)
 8000652:	f000 fd9d 	bl	8001190 <send_UART1>
	            break;
 8000656:	e05a      	b.n	800070e <StateMachineTask+0x4c2>
	        case 6:
	            send_UART1("TST=0");
 8000658:	483f      	ldr	r0, [pc, #252]	@ (8000758 <StateMachineTask+0x50c>)
 800065a:	f000 fd99 	bl	8001190 <send_UART1>
	            HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000664:	4838      	ldr	r0, [pc, #224]	@ (8000748 <StateMachineTask+0x4fc>)
 8000666:	f001 faf2 	bl	8001c4e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 800066a:	2200      	movs	r2, #0
 800066c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000670:	4836      	ldr	r0, [pc, #216]	@ (800074c <StateMachineTask+0x500>)
 8000672:	f001 faec 	bl	8001c4e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 8000676:	2200      	movs	r2, #0
 8000678:	2108      	movs	r1, #8
 800067a:	4833      	ldr	r0, [pc, #204]	@ (8000748 <StateMachineTask+0x4fc>)
 800067c:	f001 fae7 	bl	8001c4e <HAL_GPIO_WritePin>
	            send_UART3("Test des ampoules ...\n Vérifiez que les ampoules s'éteignent et se rallument et que le défaut sur l'écran LCD de la carte corresponde bien à la bonne ampoule");
 8000680:	4836      	ldr	r0, [pc, #216]	@ (800075c <StateMachineTask+0x510>)
 8000682:	f000 fdc5 	bl	8001210 <send_UART3>
	            HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
 8000686:	2201      	movs	r2, #1
 8000688:	2120      	movs	r1, #32
 800068a:	482f      	ldr	r0, [pc, #188]	@ (8000748 <StateMachineTask+0x4fc>)
 800068c:	f001 fadf 	bl	8001c4e <HAL_GPIO_WritePin>
	            HAL_Delay(1500);
 8000690:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000694:	f000 fe2a 	bl	80012ec <HAL_Delay>
	            HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 8000698:	2200      	movs	r2, #0
 800069a:	2120      	movs	r1, #32
 800069c:	482a      	ldr	r0, [pc, #168]	@ (8000748 <StateMachineTask+0x4fc>)
 800069e:	f001 fad6 	bl	8001c4e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_SET);
 80006a2:	2201      	movs	r2, #1
 80006a4:	2140      	movs	r1, #64	@ 0x40
 80006a6:	4828      	ldr	r0, [pc, #160]	@ (8000748 <StateMachineTask+0x4fc>)
 80006a8:	f001 fad1 	bl	8001c4e <HAL_GPIO_WritePin>
	            HAL_Delay(1500);
 80006ac:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80006b0:	f000 fe1c 	bl	80012ec <HAL_Delay>
	            HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2140      	movs	r1, #64	@ 0x40
 80006b8:	4823      	ldr	r0, [pc, #140]	@ (8000748 <StateMachineTask+0x4fc>)
 80006ba:	f001 fac8 	bl	8001c4e <HAL_GPIO_WritePin>
	            HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_SET);
 80006be:	2201      	movs	r2, #1
 80006c0:	2180      	movs	r1, #128	@ 0x80
 80006c2:	4821      	ldr	r0, [pc, #132]	@ (8000748 <StateMachineTask+0x4fc>)
 80006c4:	f001 fac3 	bl	8001c4e <HAL_GPIO_WritePin>
	            HAL_Delay(1500);
 80006c8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80006cc:	f000 fe0e 	bl	80012ec <HAL_Delay>
	            HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_RESET);
 80006d0:	2200      	movs	r2, #0
 80006d2:	2180      	movs	r1, #128	@ 0x80
 80006d4:	481c      	ldr	r0, [pc, #112]	@ (8000748 <StateMachineTask+0x4fc>)
 80006d6:	f001 faba 	bl	8001c4e <HAL_GPIO_WritePin>
	            break;
 80006da:	e018      	b.n	800070e <StateMachineTask+0x4c2>
	        case 7:
	            send_UART3("Test de l'infrarouge...\n Veuillez valider en appuyant sur le BP si la télécommande fonctionne en émission et réception");
 80006dc:	4820      	ldr	r0, [pc, #128]	@ (8000760 <StateMachineTask+0x514>)
 80006de:	f000 fd97 	bl	8001210 <send_UART3>
	            break;
 80006e2:	e014      	b.n	800070e <StateMachineTask+0x4c2>
	        case 8:
	            HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_SET);
 80006e4:	2201      	movs	r2, #1
 80006e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006ea:	4817      	ldr	r0, [pc, #92]	@ (8000748 <StateMachineTask+0x4fc>)
 80006ec:	f001 faaf 	bl	8001c4e <HAL_GPIO_WritePin>
	            send_UART3("Test de l'accu...\n Veuillez vérifier que vous avez bien le message suppression batterie qui s'affiche à l'écran, si le cas validez");
 80006f0:	481c      	ldr	r0, [pc, #112]	@ (8000764 <StateMachineTask+0x518>)
 80006f2:	f000 fd8d 	bl	8001210 <send_UART3>
	            break;
 80006f6:	e00a      	b.n	800070e <StateMachineTask+0x4c2>
	        default:
	            break;
 80006f8:	bf00      	nop
 80006fa:	e008      	b.n	800070e <StateMachineTask+0x4c2>
	            break;
 80006fc:	bf00      	nop
 80006fe:	e006      	b.n	800070e <StateMachineTask+0x4c2>
	            break;
 8000700:	bf00      	nop
 8000702:	e004      	b.n	800070e <StateMachineTask+0x4c2>
	            break;
 8000704:	bf00      	nop
 8000706:	e002      	b.n	800070e <StateMachineTask+0x4c2>
	            break;
 8000708:	bf00      	nop
 800070a:	e000      	b.n	800070e <StateMachineTask+0x4c2>
	            break;
 800070c:	bf00      	nop
	    }

}
 800070e:	bf00      	nop
 8000710:	37d0      	adds	r7, #208	@ 0xd0
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000084 	.word	0x20000084
 800071c:	08006b78 	.word	0x08006b78
 8000720:	20000590 	.word	0x20000590
 8000724:	20000594 	.word	0x20000594
 8000728:	20000080 	.word	0x20000080
 800072c:	08006ba8 	.word	0x08006ba8
 8000730:	08006bb0 	.word	0x08006bb0
 8000734:	08006bb8 	.word	0x08006bb8
 8000738:	08006bf4 	.word	0x08006bf4
 800073c:	08006c38 	.word	0x08006c38
 8000740:	08006c50 	.word	0x08006c50
 8000744:	08006c58 	.word	0x08006c58
 8000748:	40010c00 	.word	0x40010c00
 800074c:	40010800 	.word	0x40010800
 8000750:	08006c74 	.word	0x08006c74
 8000754:	08006d08 	.word	0x08006d08
 8000758:	08006d10 	.word	0x08006d10
 800075c:	08006d18 	.word	0x08006d18
 8000760:	08006dbc 	.word	0x08006dbc
 8000764:	08006e38 	.word	0x08006e38

08000768 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000768:	b480      	push	{r7}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0
 800076e:	60f8      	str	r0, [r7, #12]
 8000770:	60b9      	str	r1, [r7, #8]
 8000772:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	4a06      	ldr	r2, [pc, #24]	@ (8000790 <vApplicationGetIdleTaskMemory+0x28>)
 8000778:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	4a05      	ldr	r2, [pc, #20]	@ (8000794 <vApplicationGetIdleTaskMemory+0x2c>)
 800077e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2280      	movs	r2, #128	@ 0x80
 8000784:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000786:	bf00      	nop
 8000788:	3714      	adds	r7, #20
 800078a:	46bd      	mov	sp, r7
 800078c:	bc80      	pop	{r7}
 800078e:	4770      	bx	lr
 8000790:	20000088 	.word	0x20000088
 8000794:	20000130 	.word	0x20000130

08000798 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800079c:	f000 fd74 	bl	8001288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007a0:	f000 f830 	bl	8000804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007a4:	f000 f970 	bl	8000a88 <MX_GPIO_Init>
  MX_I2C1_Init();
 80007a8:	f000 f8c6 	bl	8000938 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80007ac:	f000 fcc6 	bl	800113c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80007b0:	f000 f940 	bl	8000a34 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80007b4:	f000 fd02 	bl	80011bc <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80007b8:	f000 f880 	bl	80008bc <MX_ADC1_Init>
  MX_TIM1_Init();
 80007bc:	f000 f8ea 	bl	8000994 <MX_TIM1_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80007c0:	f002 ff0a 	bl	80035d8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80007c4:	4a09      	ldr	r2, [pc, #36]	@ (80007ec <main+0x54>)
 80007c6:	2100      	movs	r1, #0
 80007c8:	4809      	ldr	r0, [pc, #36]	@ (80007f0 <main+0x58>)
 80007ca:	f002 ff4d 	bl	8003668 <osThreadNew>
 80007ce:	4603      	mov	r3, r0
 80007d0:	4a08      	ldr	r2, [pc, #32]	@ (80007f4 <main+0x5c>)
 80007d2:	6013      	str	r3, [r2, #0]
  StateMachineTaskHandle = osThreadNew(StartStateMachineTask, NULL, &StateMachineTask_attributes);
 80007d4:	4a08      	ldr	r2, [pc, #32]	@ (80007f8 <main+0x60>)
 80007d6:	2100      	movs	r1, #0
 80007d8:	4808      	ldr	r0, [pc, #32]	@ (80007fc <main+0x64>)
 80007da:	f002 ff45 	bl	8003668 <osThreadNew>
 80007de:	4603      	mov	r3, r0
 80007e0:	4a07      	ldr	r2, [pc, #28]	@ (8000800 <main+0x68>)
 80007e2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007e4:	f002 ff1a 	bl	800361c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <main+0x50>
 80007ec:	08006ef8 	.word	0x08006ef8
 80007f0:	08000bf5 	.word	0x08000bf5
 80007f4:	20000444 	.word	0x20000444
 80007f8:	08006f1c 	.word	0x08006f1c
 80007fc:	08000be5 	.word	0x08000be5
 8000800:	20000448 	.word	0x20000448

08000804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b094      	sub	sp, #80	@ 0x50
 8000808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800080e:	2228      	movs	r2, #40	@ 0x28
 8000810:	2100      	movs	r1, #0
 8000812:	4618      	mov	r0, r3
 8000814:	f005 fc2a 	bl	800606c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]
 8000830:	609a      	str	r2, [r3, #8]
 8000832:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000834:	2301      	movs	r3, #1
 8000836:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000838:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800083c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800083e:	2300      	movs	r3, #0
 8000840:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000842:	2301      	movs	r3, #1
 8000844:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000846:	2302      	movs	r3, #2
 8000848:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800084a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800084e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000850:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000854:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000856:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800085a:	4618      	mov	r0, r3
 800085c:	f001 fb6c 	bl	8001f38 <HAL_RCC_OscConfig>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000866:	f000 f9e4 	bl	8000c32 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800086a:	230f      	movs	r3, #15
 800086c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800086e:	2302      	movs	r3, #2
 8000870:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800087a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800087c:	2300      	movs	r3, #0
 800087e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	2102      	movs	r1, #2
 8000886:	4618      	mov	r0, r3
 8000888:	f001 fdd8 	bl	800243c <HAL_RCC_ClockConfig>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000892:	f000 f9ce 	bl	8000c32 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000896:	2302      	movs	r3, #2
 8000898:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800089a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800089e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	4618      	mov	r0, r3
 80008a4:	f001 ff88 	bl	80027b8 <HAL_RCCEx_PeriphCLKConfig>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80008ae:	f000 f9c0 	bl	8000c32 <Error_Handler>
  }
}
 80008b2:	bf00      	nop
 80008b4:	3750      	adds	r7, #80	@ 0x50
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
	...

080008bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008c2:	1d3b      	adds	r3, r7, #4
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80008cc:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <MX_ADC1_Init+0x74>)
 80008ce:	4a19      	ldr	r2, [pc, #100]	@ (8000934 <MX_ADC1_Init+0x78>)
 80008d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008d2:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <MX_ADC1_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008d8:	4b15      	ldr	r3, [pc, #84]	@ (8000930 <MX_ADC1_Init+0x74>)
 80008da:	2200      	movs	r2, #0
 80008dc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008de:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <MX_ADC1_Init+0x74>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008e4:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <MX_ADC1_Init+0x74>)
 80008e6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80008ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008ec:	4b10      	ldr	r3, [pc, #64]	@ (8000930 <MX_ADC1_Init+0x74>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80008f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000930 <MX_ADC1_Init+0x74>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008f8:	480d      	ldr	r0, [pc, #52]	@ (8000930 <MX_ADC1_Init+0x74>)
 80008fa:	f000 fd1b 	bl	8001334 <HAL_ADC_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000904:	f000 f995 	bl	8000c32 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000908:	2308      	movs	r3, #8
 800090a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800090c:	2301      	movs	r3, #1
 800090e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	4619      	mov	r1, r3
 8000918:	4805      	ldr	r0, [pc, #20]	@ (8000930 <MX_ADC1_Init+0x74>)
 800091a:	f000 fde3 	bl	80014e4 <HAL_ADC_ConfigChannel>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000924:	f000 f985 	bl	8000c32 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000928:	bf00      	nop
 800092a:	3710      	adds	r7, #16
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000330 	.word	0x20000330
 8000934:	40012400 	.word	0x40012400

08000938 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800093c:	4b12      	ldr	r3, [pc, #72]	@ (8000988 <MX_I2C1_Init+0x50>)
 800093e:	4a13      	ldr	r2, [pc, #76]	@ (800098c <MX_I2C1_Init+0x54>)
 8000940:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000942:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000944:	4a12      	ldr	r2, [pc, #72]	@ (8000990 <MX_I2C1_Init+0x58>)
 8000946:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000948:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <MX_I2C1_Init+0x50>)
 800094a:	2200      	movs	r2, #0
 800094c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800094e:	4b0e      	ldr	r3, [pc, #56]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000950:	2200      	movs	r2, #0
 8000952:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000954:	4b0c      	ldr	r3, [pc, #48]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000956:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800095a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800095c:	4b0a      	ldr	r3, [pc, #40]	@ (8000988 <MX_I2C1_Init+0x50>)
 800095e:	2200      	movs	r2, #0
 8000960:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000962:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000968:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <MX_I2C1_Init+0x50>)
 800096a:	2200      	movs	r2, #0
 800096c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800096e:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000970:	2200      	movs	r2, #0
 8000972:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000974:	4804      	ldr	r0, [pc, #16]	@ (8000988 <MX_I2C1_Init+0x50>)
 8000976:	f001 f99b 	bl	8001cb0 <HAL_I2C_Init>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000980:	f000 f957 	bl	8000c32 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000984:	bf00      	nop
 8000986:	bd80      	pop	{r7, pc}
 8000988:	20000360 	.word	0x20000360
 800098c:	40005400 	.word	0x40005400
 8000990:	000186a0 	.word	0x000186a0

08000994 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800099a:	f107 0308 	add.w	r3, r7, #8
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009a8:	463b      	mov	r3, r7
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009b0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a2c <MX_TIM1_Init+0x98>)
 80009b2:	4a1f      	ldr	r2, [pc, #124]	@ (8000a30 <MX_TIM1_Init+0x9c>)
 80009b4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009b6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a2c <MX_TIM1_Init+0x98>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009bc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a2c <MX_TIM1_Init+0x98>)
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80009c2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a2c <MX_TIM1_Init+0x98>)
 80009c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009c8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ca:	4b18      	ldr	r3, [pc, #96]	@ (8000a2c <MX_TIM1_Init+0x98>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009d0:	4b16      	ldr	r3, [pc, #88]	@ (8000a2c <MX_TIM1_Init+0x98>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d6:	4b15      	ldr	r3, [pc, #84]	@ (8000a2c <MX_TIM1_Init+0x98>)
 80009d8:	2200      	movs	r2, #0
 80009da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009dc:	4813      	ldr	r0, [pc, #76]	@ (8000a2c <MX_TIM1_Init+0x98>)
 80009de:	f001 ffa1 	bl	8002924 <HAL_TIM_Base_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80009e8:	f000 f923 	bl	8000c32 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80009f2:	f107 0308 	add.w	r3, r7, #8
 80009f6:	4619      	mov	r1, r3
 80009f8:	480c      	ldr	r0, [pc, #48]	@ (8000a2c <MX_TIM1_Init+0x98>)
 80009fa:	f002 f925 	bl	8002c48 <HAL_TIM_ConfigClockSource>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a04:	f000 f915 	bl	8000c32 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a10:	463b      	mov	r3, r7
 8000a12:	4619      	mov	r1, r3
 8000a14:	4805      	ldr	r0, [pc, #20]	@ (8000a2c <MX_TIM1_Init+0x98>)
 8000a16:	f002 fb07 	bl	8003028 <HAL_TIMEx_MasterConfigSynchronization>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000a20:	f000 f907 	bl	8000c32 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	3718      	adds	r7, #24
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	200003b4 	.word	0x200003b4
 8000a30:	40012c00 	.word	0x40012c00

08000a34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a38:	4b11      	ldr	r3, [pc, #68]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a3a:	4a12      	ldr	r2, [pc, #72]	@ (8000a84 <MX_USART2_UART_Init+0x50>)
 8000a3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000a3e:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a40:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000a44:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a52:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a58:	4b09      	ldr	r3, [pc, #36]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a5a:	220c      	movs	r2, #12
 8000a5c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a5e:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a64:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a6a:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <MX_USART2_UART_Init+0x4c>)
 8000a6c:	f002 fb4c 	bl	8003108 <HAL_UART_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a76:	f000 f8dc 	bl	8000c32 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a7a:	bf00      	nop
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	200003fc 	.word	0x200003fc
 8000a84:	40004400 	.word	0x40004400

08000a88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b088      	sub	sp, #32
 8000a8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8e:	f107 0310 	add.w	r3, r7, #16
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a9c:	4b4c      	ldr	r3, [pc, #304]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	4a4b      	ldr	r2, [pc, #300]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000aa2:	f043 0310 	orr.w	r3, r3, #16
 8000aa6:	6193      	str	r3, [r2, #24]
 8000aa8:	4b49      	ldr	r3, [pc, #292]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	f003 0310 	and.w	r3, r3, #16
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ab4:	4b46      	ldr	r3, [pc, #280]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	4a45      	ldr	r2, [pc, #276]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000aba:	f043 0320 	orr.w	r3, r3, #32
 8000abe:	6193      	str	r3, [r2, #24]
 8000ac0:	4b43      	ldr	r3, [pc, #268]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	f003 0320 	and.w	r3, r3, #32
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000acc:	4b40      	ldr	r3, [pc, #256]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	4a3f      	ldr	r2, [pc, #252]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000ad2:	f043 0304 	orr.w	r3, r3, #4
 8000ad6:	6193      	str	r3, [r2, #24]
 8000ad8:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0304 	and.w	r3, r3, #4
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae4:	4b3a      	ldr	r3, [pc, #232]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	4a39      	ldr	r2, [pc, #228]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000aea:	f043 0308 	orr.w	r3, r3, #8
 8000aee:	6193      	str	r3, [r2, #24]
 8000af0:	4b37      	ldr	r3, [pc, #220]	@ (8000bd0 <MX_GPIO_Init+0x148>)
 8000af2:	699b      	ldr	r3, [r3, #24]
 8000af4:	f003 0308 	and.w	r3, r3, #8
 8000af8:	603b      	str	r3, [r7, #0]
 8000afa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT8_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000b02:	4834      	ldr	r0, [pc, #208]	@ (8000bd4 <MX_GPIO_Init+0x14c>)
 8000b04:	f001 f8a3 	bl	8001c4e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RTS_485_Pin|LED_CEL_Pin|OUT2_Pin, GPIO_PIN_RESET);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f648 0110 	movw	r1, #34832	@ 0x8810
 8000b0e:	4832      	ldr	r0, [pc, #200]	@ (8000bd8 <MX_GPIO_Init+0x150>)
 8000b10:	f001 f89d 	bl	8001c4e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDR_Pin|LEDG_Pin|LEDY_Pin|RELAIS_ALIM_418_Pin
 8000b14:	2200      	movs	r2, #0
 8000b16:	f24e 01fe 	movw	r1, #57598	@ 0xe0fe
 8000b1a:	4830      	ldr	r0, [pc, #192]	@ (8000bdc <MX_GPIO_Init+0x154>)
 8000b1c:	f001 f897 	bl	8001c4e <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT3_Pin|OUT4_Pin|OUT5_Pin
                          |OUT6_Pin|OUT7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : OUT8_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = OUT8_Pin|BUZZER_Pin;
 8000b20:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000b24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b26:	2301      	movs	r3, #1
 8000b28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b32:	f107 0310 	add.w	r3, r7, #16
 8000b36:	4619      	mov	r1, r3
 8000b38:	4826      	ldr	r0, [pc, #152]	@ (8000bd4 <MX_GPIO_Init+0x14c>)
 8000b3a:	f000 feed 	bl	8001918 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIP1_Pin */
  GPIO_InitStruct.Pin = DIP1_Pin;
 8000b3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIP1_GPIO_Port, &GPIO_InitStruct);
 8000b4c:	f107 0310 	add.w	r3, r7, #16
 8000b50:	4619      	mov	r1, r3
 8000b52:	4820      	ldr	r0, [pc, #128]	@ (8000bd4 <MX_GPIO_Init+0x14c>)
 8000b54:	f000 fee0 	bl	8001918 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP2_Pin DIP3_Pin BP2_Pin BP3_Pin
                           BP4_Pin */
  GPIO_InitStruct.Pin = DIP2_Pin|DIP3_Pin|BP2_Pin|BP3_Pin
 8000b58:	23e3      	movs	r3, #227	@ 0xe3
 8000b5a:	613b      	str	r3, [r7, #16]
                          |BP4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b64:	f107 0310 	add.w	r3, r7, #16
 8000b68:	4619      	mov	r1, r3
 8000b6a:	481b      	ldr	r0, [pc, #108]	@ (8000bd8 <MX_GPIO_Init+0x150>)
 8000b6c:	f000 fed4 	bl	8001918 <HAL_GPIO_Init>

  /*Configure GPIO pins : RTS_485_Pin LED_CEL_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = RTS_485_Pin|LED_CEL_Pin|OUT2_Pin;
 8000b70:	f648 0310 	movw	r3, #34832	@ 0x8810
 8000b74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b76:	2301      	movs	r3, #1
 8000b78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b82:	f107 0310 	add.w	r3, r7, #16
 8000b86:	4619      	mov	r1, r3
 8000b88:	4813      	ldr	r0, [pc, #76]	@ (8000bd8 <MX_GPIO_Init+0x150>)
 8000b8a:	f000 fec5 	bl	8001918 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDR_Pin LEDG_Pin LEDY_Pin RELAIS_ALIM_418_Pin
                           OUT1_Pin OUT3_Pin OUT4_Pin OUT5_Pin
                           OUT6_Pin OUT7_Pin */
  GPIO_InitStruct.Pin = LEDR_Pin|LEDG_Pin|LEDY_Pin|RELAIS_ALIM_418_Pin
 8000b8e:	f24e 03fe 	movw	r3, #57598	@ 0xe0fe
 8000b92:	613b      	str	r3, [r7, #16]
                          |OUT1_Pin|OUT3_Pin|OUT4_Pin|OUT5_Pin
                          |OUT6_Pin|OUT7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b94:	2301      	movs	r3, #1
 8000b96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba0:	f107 0310 	add.w	r3, r7, #16
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	480d      	ldr	r0, [pc, #52]	@ (8000bdc <MX_GPIO_Init+0x154>)
 8000ba8:	f000 feb6 	bl	8001918 <HAL_GPIO_Init>

  /*Configure GPIO pin : BP1_IRQ_Pin */
  GPIO_InitStruct.Pin = BP1_IRQ_Pin;
 8000bac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000be0 <MX_GPIO_Init+0x158>)
 8000bb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BP1_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000bba:	f107 0310 	add.w	r3, r7, #16
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4806      	ldr	r0, [pc, #24]	@ (8000bdc <MX_GPIO_Init+0x154>)
 8000bc2:	f000 fea9 	bl	8001918 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bc6:	bf00      	nop
 8000bc8:	3720      	adds	r7, #32
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40021000 	.word	0x40021000
 8000bd4:	40011000 	.word	0x40011000
 8000bd8:	40010800 	.word	0x40010800
 8000bdc:	40010c00 	.word	0x40010c00
 8000be0:	10110000 	.word	0x10110000

08000be4 <StartStateMachineTask>:

/* USER CODE BEGIN 4 */
void StartStateMachineTask(void *argument){
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	for(;;){
		StateMachineTask();
 8000bec:	f7ff fb2e 	bl	800024c <StateMachineTask>
 8000bf0:	e7fc      	b.n	8000bec <StartStateMachineTask+0x8>
	...

08000bf4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for (;;)
  {
	HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin);
 8000bfc:	2110      	movs	r1, #16
 8000bfe:	4804      	ldr	r0, [pc, #16]	@ (8000c10 <StartDefaultTask+0x1c>)
 8000c00:	f001 f83d 	bl	8001c7e <HAL_GPIO_TogglePin>
    osDelay(1000);
 8000c04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c08:	f002 fdc0 	bl	800378c <osDelay>
	HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin);
 8000c0c:	bf00      	nop
 8000c0e:	e7f5      	b.n	8000bfc <StartDefaultTask+0x8>
 8000c10:	40010c00 	.word	0x40010c00

08000c14 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000c24:	d101      	bne.n	8000c2a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c26:	f000 fb45 	bl	80012b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}

08000c32 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c36:	b672      	cpsid	i
}
 8000c38:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c3a:	bf00      	nop
 8000c3c:	e7fd      	b.n	8000c3a <Error_Handler+0x8>
	...

08000c40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c46:	4b18      	ldr	r3, [pc, #96]	@ (8000ca8 <HAL_MspInit+0x68>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	4a17      	ldr	r2, [pc, #92]	@ (8000ca8 <HAL_MspInit+0x68>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6193      	str	r3, [r2, #24]
 8000c52:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <HAL_MspInit+0x68>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	60bb      	str	r3, [r7, #8]
 8000c5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <HAL_MspInit+0x68>)
 8000c60:	69db      	ldr	r3, [r3, #28]
 8000c62:	4a11      	ldr	r2, [pc, #68]	@ (8000ca8 <HAL_MspInit+0x68>)
 8000c64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c68:	61d3      	str	r3, [r2, #28]
 8000c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca8 <HAL_MspInit+0x68>)
 8000c6c:	69db      	ldr	r3, [r3, #28]
 8000c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c76:	2200      	movs	r2, #0
 8000c78:	210f      	movs	r1, #15
 8000c7a:	f06f 0001 	mvn.w	r0, #1
 8000c7e:	f000 fe20 	bl	80018c2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c82:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <HAL_MspInit+0x6c>)
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	4a04      	ldr	r2, [pc, #16]	@ (8000cac <HAL_MspInit+0x6c>)
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c9e:	bf00      	nop
 8000ca0:	3710      	adds	r7, #16
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40021000 	.word	0x40021000
 8000cac:	40010000 	.word	0x40010000

08000cb0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b088      	sub	sp, #32
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	f107 0310 	add.w	r3, r7, #16
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a14      	ldr	r2, [pc, #80]	@ (8000d1c <HAL_ADC_MspInit+0x6c>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d121      	bne.n	8000d14 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cd0:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <HAL_ADC_MspInit+0x70>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	4a12      	ldr	r2, [pc, #72]	@ (8000d20 <HAL_ADC_MspInit+0x70>)
 8000cd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cda:	6193      	str	r3, [r2, #24]
 8000cdc:	4b10      	ldr	r3, [pc, #64]	@ (8000d20 <HAL_ADC_MspInit+0x70>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ce4:	60fb      	str	r3, [r7, #12]
 8000ce6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <HAL_ADC_MspInit+0x70>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	4a0c      	ldr	r2, [pc, #48]	@ (8000d20 <HAL_ADC_MspInit+0x70>)
 8000cee:	f043 0308 	orr.w	r3, r3, #8
 8000cf2:	6193      	str	r3, [r2, #24]
 8000cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8000d20 <HAL_ADC_MspInit+0x70>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	60bb      	str	r3, [r7, #8]
 8000cfe:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = V_CEL_Pin;
 8000d00:	2301      	movs	r3, #1
 8000d02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d04:	2303      	movs	r3, #3
 8000d06:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(V_CEL_GPIO_Port, &GPIO_InitStruct);
 8000d08:	f107 0310 	add.w	r3, r7, #16
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4805      	ldr	r0, [pc, #20]	@ (8000d24 <HAL_ADC_MspInit+0x74>)
 8000d10:	f000 fe02 	bl	8001918 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d14:	bf00      	nop
 8000d16:	3720      	adds	r7, #32
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40012400 	.word	0x40012400
 8000d20:	40021000 	.word	0x40021000
 8000d24:	40010c00 	.word	0x40010c00

08000d28 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08a      	sub	sp, #40	@ 0x28
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a1d      	ldr	r2, [pc, #116]	@ (8000db8 <HAL_I2C_MspInit+0x90>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d132      	bne.n	8000dae <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d48:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <HAL_I2C_MspInit+0x94>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000dbc <HAL_I2C_MspInit+0x94>)
 8000d4e:	f043 0308 	orr.w	r3, r3, #8
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b19      	ldr	r3, [pc, #100]	@ (8000dbc <HAL_I2C_MspInit+0x94>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f003 0308 	and.w	r3, r3, #8
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8000d60:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d66:	2312      	movs	r3, #18
 8000d68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d6e:	f107 0314 	add.w	r3, r7, #20
 8000d72:	4619      	mov	r1, r3
 8000d74:	4812      	ldr	r0, [pc, #72]	@ (8000dc0 <HAL_I2C_MspInit+0x98>)
 8000d76:	f000 fdcf 	bl	8001918 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000d7a:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <HAL_I2C_MspInit+0x9c>)
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d82:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000d86:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d8a:	f043 0302 	orr.w	r3, r3, #2
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d90:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc4 <HAL_I2C_MspInit+0x9c>)
 8000d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d94:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d96:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <HAL_I2C_MspInit+0x94>)
 8000d98:	69db      	ldr	r3, [r3, #28]
 8000d9a:	4a08      	ldr	r2, [pc, #32]	@ (8000dbc <HAL_I2C_MspInit+0x94>)
 8000d9c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000da0:	61d3      	str	r3, [r2, #28]
 8000da2:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <HAL_I2C_MspInit+0x94>)
 8000da4:	69db      	ldr	r3, [r3, #28]
 8000da6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000dae:	bf00      	nop
 8000db0:	3728      	adds	r7, #40	@ 0x28
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40005400 	.word	0x40005400
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	40010c00 	.word	0x40010c00
 8000dc4:	40010000 	.word	0x40010000

08000dc8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a09      	ldr	r2, [pc, #36]	@ (8000dfc <HAL_TIM_Base_MspInit+0x34>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d10b      	bne.n	8000df2 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000dda:	4b09      	ldr	r3, [pc, #36]	@ (8000e00 <HAL_TIM_Base_MspInit+0x38>)
 8000ddc:	699b      	ldr	r3, [r3, #24]
 8000dde:	4a08      	ldr	r2, [pc, #32]	@ (8000e00 <HAL_TIM_Base_MspInit+0x38>)
 8000de0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000de4:	6193      	str	r3, [r2, #24]
 8000de6:	4b06      	ldr	r3, [pc, #24]	@ (8000e00 <HAL_TIM_Base_MspInit+0x38>)
 8000de8:	699b      	ldr	r3, [r3, #24]
 8000dea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000df2:	bf00      	nop
 8000df4:	3714      	adds	r7, #20
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bc80      	pop	{r7}
 8000dfa:	4770      	bx	lr
 8000dfc:	40012c00 	.word	0x40012c00
 8000e00:	40021000 	.word	0x40021000

08000e04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b08c      	sub	sp, #48	@ 0x30
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0c:	f107 0320 	add.w	r3, r7, #32
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a53      	ldr	r2, [pc, #332]	@ (8000f6c <HAL_UART_MspInit+0x168>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d132      	bne.n	8000e8a <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e24:	4b52      	ldr	r3, [pc, #328]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	4a51      	ldr	r2, [pc, #324]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000e2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e2e:	6193      	str	r3, [r2, #24]
 8000e30:	4b4f      	ldr	r3, [pc, #316]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e38:	61fb      	str	r3, [r7, #28]
 8000e3a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3c:	4b4c      	ldr	r3, [pc, #304]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	4a4b      	ldr	r2, [pc, #300]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000e42:	f043 0304 	orr.w	r3, r3, #4
 8000e46:	6193      	str	r3, [r2, #24]
 8000e48:	4b49      	ldr	r3, [pc, #292]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	f003 0304 	and.w	r3, r3, #4
 8000e50:	61bb      	str	r3, [r7, #24]
 8000e52:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Tx232_Pin;
 8000e54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx232_GPIO_Port, &GPIO_InitStruct);
 8000e62:	f107 0320 	add.w	r3, r7, #32
 8000e66:	4619      	mov	r1, r3
 8000e68:	4842      	ldr	r0, [pc, #264]	@ (8000f74 <HAL_UART_MspInit+0x170>)
 8000e6a:	f000 fd55 	bl	8001918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Rx232_Pin;
 8000e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e74:	2300      	movs	r3, #0
 8000e76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx232_GPIO_Port, &GPIO_InitStruct);
 8000e7c:	f107 0320 	add.w	r3, r7, #32
 8000e80:	4619      	mov	r1, r3
 8000e82:	483c      	ldr	r0, [pc, #240]	@ (8000f74 <HAL_UART_MspInit+0x170>)
 8000e84:	f000 fd48 	bl	8001918 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e88:	e06c      	b.n	8000f64 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART2)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a3a      	ldr	r2, [pc, #232]	@ (8000f78 <HAL_UART_MspInit+0x174>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d130      	bne.n	8000ef6 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e94:	4b36      	ldr	r3, [pc, #216]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000e96:	69db      	ldr	r3, [r3, #28]
 8000e98:	4a35      	ldr	r2, [pc, #212]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000e9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e9e:	61d3      	str	r3, [r2, #28]
 8000ea0:	4b33      	ldr	r3, [pc, #204]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000ea2:	69db      	ldr	r3, [r3, #28]
 8000ea4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ea8:	617b      	str	r3, [r7, #20]
 8000eaa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eac:	4b30      	ldr	r3, [pc, #192]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	4a2f      	ldr	r2, [pc, #188]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000eb2:	f043 0304 	orr.w	r3, r3, #4
 8000eb6:	6193      	str	r3, [r2, #24]
 8000eb8:	4b2d      	ldr	r3, [pc, #180]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	f003 0304 	and.w	r3, r3, #4
 8000ec0:	613b      	str	r3, [r7, #16]
 8000ec2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Tx485_Pin;
 8000ec4:	2304      	movs	r3, #4
 8000ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx485_GPIO_Port, &GPIO_InitStruct);
 8000ed0:	f107 0320 	add.w	r3, r7, #32
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4827      	ldr	r0, [pc, #156]	@ (8000f74 <HAL_UART_MspInit+0x170>)
 8000ed8:	f000 fd1e 	bl	8001918 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Rx485_Pin;
 8000edc:	2308      	movs	r3, #8
 8000ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx485_GPIO_Port, &GPIO_InitStruct);
 8000ee8:	f107 0320 	add.w	r3, r7, #32
 8000eec:	4619      	mov	r1, r3
 8000eee:	4821      	ldr	r0, [pc, #132]	@ (8000f74 <HAL_UART_MspInit+0x170>)
 8000ef0:	f000 fd12 	bl	8001918 <HAL_GPIO_Init>
}
 8000ef4:	e036      	b.n	8000f64 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART3)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a20      	ldr	r2, [pc, #128]	@ (8000f7c <HAL_UART_MspInit+0x178>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d131      	bne.n	8000f64 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f00:	4b1b      	ldr	r3, [pc, #108]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000f02:	69db      	ldr	r3, [r3, #28]
 8000f04:	4a1a      	ldr	r2, [pc, #104]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000f06:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f0a:	61d3      	str	r3, [r2, #28]
 8000f0c:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000f0e:	69db      	ldr	r3, [r3, #28]
 8000f10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f18:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000f1a:	699b      	ldr	r3, [r3, #24]
 8000f1c:	4a14      	ldr	r2, [pc, #80]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000f1e:	f043 0308 	orr.w	r3, r3, #8
 8000f22:	6193      	str	r3, [r2, #24]
 8000f24:	4b12      	ldr	r3, [pc, #72]	@ (8000f70 <HAL_UART_MspInit+0x16c>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	f003 0308 	and.w	r3, r3, #8
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TX_COM_Pin;
 8000f30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f36:	2302      	movs	r3, #2
 8000f38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TX_COM_GPIO_Port, &GPIO_InitStruct);
 8000f3e:	f107 0320 	add.w	r3, r7, #32
 8000f42:	4619      	mov	r1, r3
 8000f44:	480e      	ldr	r0, [pc, #56]	@ (8000f80 <HAL_UART_MspInit+0x17c>)
 8000f46:	f000 fce7 	bl	8001918 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RX_COM_Pin;
 8000f4a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f50:	2300      	movs	r3, #0
 8000f52:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(RX_COM_GPIO_Port, &GPIO_InitStruct);
 8000f58:	f107 0320 	add.w	r3, r7, #32
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4808      	ldr	r0, [pc, #32]	@ (8000f80 <HAL_UART_MspInit+0x17c>)
 8000f60:	f000 fcda 	bl	8001918 <HAL_GPIO_Init>
}
 8000f64:	bf00      	nop
 8000f66:	3730      	adds	r7, #48	@ 0x30
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40013800 	.word	0x40013800
 8000f70:	40021000 	.word	0x40021000
 8000f74:	40010800 	.word	0x40010800
 8000f78:	40004400 	.word	0x40004400
 8000f7c:	40004800 	.word	0x40004800
 8000f80:	40010c00 	.word	0x40010c00

08000f84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08e      	sub	sp, #56	@ 0x38
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000f94:	2300      	movs	r3, #0
 8000f96:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000f9a:	4b34      	ldr	r3, [pc, #208]	@ (800106c <HAL_InitTick+0xe8>)
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	4a33      	ldr	r2, [pc, #204]	@ (800106c <HAL_InitTick+0xe8>)
 8000fa0:	f043 0301 	orr.w	r3, r3, #1
 8000fa4:	61d3      	str	r3, [r2, #28]
 8000fa6:	4b31      	ldr	r3, [pc, #196]	@ (800106c <HAL_InitTick+0xe8>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	f003 0301 	and.w	r3, r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fb2:	f107 0210 	add.w	r2, r7, #16
 8000fb6:	f107 0314 	add.w	r3, r7, #20
 8000fba:	4611      	mov	r1, r2
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f001 fbad 	bl	800271c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000fc2:	6a3b      	ldr	r3, [r7, #32]
 8000fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d103      	bne.n	8000fd4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000fcc:	f001 fb7e 	bl	80026cc <HAL_RCC_GetPCLK1Freq>
 8000fd0:	6378      	str	r0, [r7, #52]	@ 0x34
 8000fd2:	e004      	b.n	8000fde <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000fd4:	f001 fb7a 	bl	80026cc <HAL_RCC_GetPCLK1Freq>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fe0:	4a23      	ldr	r2, [pc, #140]	@ (8001070 <HAL_InitTick+0xec>)
 8000fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe6:	0c9b      	lsrs	r3, r3, #18
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000fec:	4b21      	ldr	r3, [pc, #132]	@ (8001074 <HAL_InitTick+0xf0>)
 8000fee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ff2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000ff4:	4b1f      	ldr	r3, [pc, #124]	@ (8001074 <HAL_InitTick+0xf0>)
 8000ff6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ffa:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8001074 <HAL_InitTick+0xf0>)
 8000ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001000:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001002:	4b1c      	ldr	r3, [pc, #112]	@ (8001074 <HAL_InitTick+0xf0>)
 8001004:	2200      	movs	r2, #0
 8001006:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001008:	4b1a      	ldr	r3, [pc, #104]	@ (8001074 <HAL_InitTick+0xf0>)
 800100a:	2200      	movs	r2, #0
 800100c:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800100e:	4b19      	ldr	r3, [pc, #100]	@ (8001074 <HAL_InitTick+0xf0>)
 8001010:	2200      	movs	r2, #0
 8001012:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001014:	4817      	ldr	r0, [pc, #92]	@ (8001074 <HAL_InitTick+0xf0>)
 8001016:	f001 fc85 	bl	8002924 <HAL_TIM_Base_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001020:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001024:	2b00      	cmp	r3, #0
 8001026:	d11b      	bne.n	8001060 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8001028:	4812      	ldr	r0, [pc, #72]	@ (8001074 <HAL_InitTick+0xf0>)
 800102a:	f001 fccb 	bl	80029c4 <HAL_TIM_Base_Start_IT>
 800102e:	4603      	mov	r3, r0
 8001030:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001034:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001038:	2b00      	cmp	r3, #0
 800103a:	d111      	bne.n	8001060 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800103c:	201c      	movs	r0, #28
 800103e:	f000 fc5c 	bl	80018fa <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2b0f      	cmp	r3, #15
 8001046:	d808      	bhi.n	800105a <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001048:	2200      	movs	r2, #0
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	201c      	movs	r0, #28
 800104e:	f000 fc38 	bl	80018c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001052:	4a09      	ldr	r2, [pc, #36]	@ (8001078 <HAL_InitTick+0xf4>)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6013      	str	r3, [r2, #0]
 8001058:	e002      	b.n	8001060 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001060:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001064:	4618      	mov	r0, r3
 8001066:	3738      	adds	r7, #56	@ 0x38
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40021000 	.word	0x40021000
 8001070:	431bde83 	.word	0x431bde83
 8001074:	2000044c 	.word	0x2000044c
 8001078:	20000004 	.word	0x20000004

0800107c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <NMI_Handler+0x4>

08001084 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <HardFault_Handler+0x4>

0800108c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <MemManage_Handler+0x4>

08001094 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <BusFault_Handler+0x4>

0800109c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <UsageFault_Handler+0x4>

080010a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr

080010b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010b4:	4802      	ldr	r0, [pc, #8]	@ (80010c0 <TIM2_IRQHandler+0x10>)
 80010b6:	f001 fcd7 	bl	8002a68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	2000044c 	.word	0x2000044c

080010c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010cc:	4a14      	ldr	r2, [pc, #80]	@ (8001120 <_sbrk+0x5c>)
 80010ce:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <_sbrk+0x60>)
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010d8:	4b13      	ldr	r3, [pc, #76]	@ (8001128 <_sbrk+0x64>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d102      	bne.n	80010e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010e0:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <_sbrk+0x64>)
 80010e2:	4a12      	ldr	r2, [pc, #72]	@ (800112c <_sbrk+0x68>)
 80010e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010e6:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <_sbrk+0x64>)
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4413      	add	r3, r2
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d207      	bcs.n	8001104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010f4:	f005 f836 	bl	8006164 <__errno>
 80010f8:	4603      	mov	r3, r0
 80010fa:	220c      	movs	r2, #12
 80010fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001102:	e009      	b.n	8001118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <_sbrk+0x64>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800110a:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <_sbrk+0x64>)
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	4a05      	ldr	r2, [pc, #20]	@ (8001128 <_sbrk+0x64>)
 8001114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001116:	68fb      	ldr	r3, [r7, #12]
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20005000 	.word	0x20005000
 8001124:	00000400 	.word	0x00000400
 8001128:	20000494 	.word	0x20000494
 800112c:	20001e88 	.word	0x20001e88

08001130 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	bc80      	pop	{r7}
 800113a:	4770      	bx	lr

0800113c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 8001142:	4a12      	ldr	r2, [pc, #72]	@ (800118c <MX_USART1_UART_Init+0x50>)
 8001144:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 8001148:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800114c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001154:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 8001156:	2200      	movs	r2, #0
 8001158:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800115a:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001160:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 8001162:	220c      	movs	r2, #12
 8001164:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001166:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800116c:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001172:	4805      	ldr	r0, [pc, #20]	@ (8001188 <MX_USART1_UART_Init+0x4c>)
 8001174:	f001 ffc8 	bl	8003108 <HAL_UART_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800117e:	f7ff fd58 	bl	8000c32 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000498 	.word	0x20000498
 800118c:	40013800 	.word	0x40013800

08001190 <send_UART1>:
{
    HAL_UART_Receive_IT(&huart1, &rx_char1, 1);
}

void send_UART1(const char *msg)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7fe ffd9 	bl	8000150 <strlen>
 800119e:	4603      	mov	r3, r0
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	4803      	ldr	r0, [pc, #12]	@ (80011b8 <send_UART1+0x28>)
 80011aa:	f001 fffd 	bl	80031a8 <HAL_UART_Transmit>
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000498 	.word	0x20000498

080011bc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011c0:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <MX_USART3_UART_Init+0x4c>)
 80011c2:	4a12      	ldr	r2, [pc, #72]	@ (800120c <MX_USART3_UART_Init+0x50>)
 80011c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80011c6:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <MX_USART3_UART_Init+0x4c>)
 80011c8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80011cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001208 <MX_USART3_UART_Init+0x4c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001208 <MX_USART3_UART_Init+0x4c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011da:	4b0b      	ldr	r3, [pc, #44]	@ (8001208 <MX_USART3_UART_Init+0x4c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011e0:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <MX_USART3_UART_Init+0x4c>)
 80011e2:	220c      	movs	r2, #12
 80011e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011e6:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <MX_USART3_UART_Init+0x4c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011ec:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <MX_USART3_UART_Init+0x4c>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011f2:	4805      	ldr	r0, [pc, #20]	@ (8001208 <MX_USART3_UART_Init+0x4c>)
 80011f4:	f001 ff88 	bl	8003108 <HAL_UART_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80011fe:	f7ff fd18 	bl	8000c32 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000548 	.word	0x20000548
 800120c:	40004800 	.word	0x40004800

08001210 <send_UART3>:
{
    HAL_UART_Receive_IT(&huart3, &rx_char3, 1);
}

void send_UART3(const char *msg)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7fe ff99 	bl	8000150 <strlen>
 800121e:	4603      	mov	r3, r0
 8001220:	b29a      	uxth	r2, r3
 8001222:	f04f 33ff 	mov.w	r3, #4294967295
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	4803      	ldr	r0, [pc, #12]	@ (8001238 <send_UART3+0x28>)
 800122a:	f001 ffbd 	bl	80031a8 <HAL_UART_Transmit>
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000548 	.word	0x20000548

0800123c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800123c:	f7ff ff78 	bl	8001130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001240:	480b      	ldr	r0, [pc, #44]	@ (8001270 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001242:	490c      	ldr	r1, [pc, #48]	@ (8001274 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001244:	4a0c      	ldr	r2, [pc, #48]	@ (8001278 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001248:	e002      	b.n	8001250 <LoopCopyDataInit>

0800124a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800124c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124e:	3304      	adds	r3, #4

08001250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001254:	d3f9      	bcc.n	800124a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001256:	4a09      	ldr	r2, [pc, #36]	@ (800127c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001258:	4c09      	ldr	r4, [pc, #36]	@ (8001280 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800125a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800125c:	e001      	b.n	8001262 <LoopFillZerobss>

0800125e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001260:	3204      	adds	r2, #4

08001262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001264:	d3fb      	bcc.n	800125e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001266:	f004 ff83 	bl	8006170 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800126a:	f7ff fa95 	bl	8000798 <main>
  bx lr
 800126e:	4770      	bx	lr
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001278:	08006fb0 	.word	0x08006fb0
  ldr r2, =_sbss
 800127c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001280:	20001e84 	.word	0x20001e84

08001284 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC1_2_IRQHandler>
	...

08001288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800128c:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <HAL_Init+0x28>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a07      	ldr	r2, [pc, #28]	@ (80012b0 <HAL_Init+0x28>)
 8001292:	f043 0310 	orr.w	r3, r3, #16
 8001296:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001298:	2003      	movs	r0, #3
 800129a:	f000 fb07 	bl	80018ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800129e:	200f      	movs	r0, #15
 80012a0:	f7ff fe70 	bl	8000f84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a4:	f7ff fccc 	bl	8000c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40022000 	.word	0x40022000

080012b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b8:	4b05      	ldr	r3, [pc, #20]	@ (80012d0 <HAL_IncTick+0x1c>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	461a      	mov	r2, r3
 80012be:	4b05      	ldr	r3, [pc, #20]	@ (80012d4 <HAL_IncTick+0x20>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4413      	add	r3, r2
 80012c4:	4a03      	ldr	r2, [pc, #12]	@ (80012d4 <HAL_IncTick+0x20>)
 80012c6:	6013      	str	r3, [r2, #0]
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr
 80012d0:	20000008 	.word	0x20000008
 80012d4:	200005f8 	.word	0x200005f8

080012d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return uwTick;
 80012dc:	4b02      	ldr	r3, [pc, #8]	@ (80012e8 <HAL_GetTick+0x10>)
 80012de:	681b      	ldr	r3, [r3, #0]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr
 80012e8:	200005f8 	.word	0x200005f8

080012ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f4:	f7ff fff0 	bl	80012d8 <HAL_GetTick>
 80012f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001304:	d005      	beq.n	8001312 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001306:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <HAL_Delay+0x44>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	461a      	mov	r2, r3
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4413      	add	r3, r2
 8001310:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001312:	bf00      	nop
 8001314:	f7ff ffe0 	bl	80012d8 <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	429a      	cmp	r2, r3
 8001322:	d8f7      	bhi.n	8001314 <HAL_Delay+0x28>
  {
  }
}
 8001324:	bf00      	nop
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000008 	.word	0x20000008

08001334 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800133c:	2300      	movs	r3, #0
 800133e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001344:	2300      	movs	r3, #0
 8001346:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d101      	bne.n	8001356 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e0be      	b.n	80014d4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001360:	2b00      	cmp	r3, #0
 8001362:	d109      	bne.n	8001378 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff fc9c 	bl	8000cb0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f000 f9ab 	bl	80016d4 <ADC_ConversionStop_Disable>
 800137e:	4603      	mov	r3, r0
 8001380:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001386:	f003 0310 	and.w	r3, r3, #16
 800138a:	2b00      	cmp	r3, #0
 800138c:	f040 8099 	bne.w	80014c2 <HAL_ADC_Init+0x18e>
 8001390:	7dfb      	ldrb	r3, [r7, #23]
 8001392:	2b00      	cmp	r3, #0
 8001394:	f040 8095 	bne.w	80014c2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800139c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80013a0:	f023 0302 	bic.w	r3, r3, #2
 80013a4:	f043 0202 	orr.w	r2, r3, #2
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013b4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	7b1b      	ldrb	r3, [r3, #12]
 80013ba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80013bc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013cc:	d003      	beq.n	80013d6 <HAL_ADC_Init+0xa2>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d102      	bne.n	80013dc <HAL_ADC_Init+0xa8>
 80013d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013da:	e000      	b.n	80013de <HAL_ADC_Init+0xaa>
 80013dc:	2300      	movs	r3, #0
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	7d1b      	ldrb	r3, [r3, #20]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d119      	bne.n	8001420 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	7b1b      	ldrb	r3, [r3, #12]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d109      	bne.n	8001408 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	3b01      	subs	r3, #1
 80013fa:	035a      	lsls	r2, r3, #13
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	4313      	orrs	r3, r2
 8001400:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	e00b      	b.n	8001420 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800140c:	f043 0220 	orr.w	r2, r3, #32
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001418:	f043 0201 	orr.w	r2, r3, #1
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	430a      	orrs	r2, r1
 8001432:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	4b28      	ldr	r3, [pc, #160]	@ (80014dc <HAL_ADC_Init+0x1a8>)
 800143c:	4013      	ands	r3, r2
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	6812      	ldr	r2, [r2, #0]
 8001442:	68b9      	ldr	r1, [r7, #8]
 8001444:	430b      	orrs	r3, r1
 8001446:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001450:	d003      	beq.n	800145a <HAL_ADC_Init+0x126>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d104      	bne.n	8001464 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	691b      	ldr	r3, [r3, #16]
 800145e:	3b01      	subs	r3, #1
 8001460:	051b      	lsls	r3, r3, #20
 8001462:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800146a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	68fa      	ldr	r2, [r7, #12]
 8001474:	430a      	orrs	r2, r1
 8001476:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	689a      	ldr	r2, [r3, #8]
 800147e:	4b18      	ldr	r3, [pc, #96]	@ (80014e0 <HAL_ADC_Init+0x1ac>)
 8001480:	4013      	ands	r3, r2
 8001482:	68ba      	ldr	r2, [r7, #8]
 8001484:	429a      	cmp	r2, r3
 8001486:	d10b      	bne.n	80014a0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001492:	f023 0303 	bic.w	r3, r3, #3
 8001496:	f043 0201 	orr.w	r2, r3, #1
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800149e:	e018      	b.n	80014d2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a4:	f023 0312 	bic.w	r3, r3, #18
 80014a8:	f043 0210 	orr.w	r2, r3, #16
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014b4:	f043 0201 	orr.w	r2, r3, #1
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014c0:	e007      	b.n	80014d2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c6:	f043 0210 	orr.w	r2, r3, #16
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3718      	adds	r7, #24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	ffe1f7fd 	.word	0xffe1f7fd
 80014e0:	ff1f0efe 	.word	0xff1f0efe

080014e4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80014e4:	b480      	push	{r7}
 80014e6:	b085      	sub	sp, #20
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014ee:	2300      	movs	r3, #0
 80014f0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d101      	bne.n	8001504 <HAL_ADC_ConfigChannel+0x20>
 8001500:	2302      	movs	r3, #2
 8001502:	e0dc      	b.n	80016be <HAL_ADC_ConfigChannel+0x1da>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2201      	movs	r2, #1
 8001508:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	2b06      	cmp	r3, #6
 8001512:	d81c      	bhi.n	800154e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	4613      	mov	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	3b05      	subs	r3, #5
 8001526:	221f      	movs	r2, #31
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	43db      	mvns	r3, r3
 800152e:	4019      	ands	r1, r3
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	6818      	ldr	r0, [r3, #0]
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	4613      	mov	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	3b05      	subs	r3, #5
 8001540:	fa00 f203 	lsl.w	r2, r0, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	430a      	orrs	r2, r1
 800154a:	635a      	str	r2, [r3, #52]	@ 0x34
 800154c:	e03c      	b.n	80015c8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	2b0c      	cmp	r3, #12
 8001554:	d81c      	bhi.n	8001590 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685a      	ldr	r2, [r3, #4]
 8001560:	4613      	mov	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	4413      	add	r3, r2
 8001566:	3b23      	subs	r3, #35	@ 0x23
 8001568:	221f      	movs	r2, #31
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	43db      	mvns	r3, r3
 8001570:	4019      	ands	r1, r3
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	6818      	ldr	r0, [r3, #0]
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685a      	ldr	r2, [r3, #4]
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	3b23      	subs	r3, #35	@ 0x23
 8001582:	fa00 f203 	lsl.w	r2, r0, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	430a      	orrs	r2, r1
 800158c:	631a      	str	r2, [r3, #48]	@ 0x30
 800158e:	e01b      	b.n	80015c8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	4613      	mov	r3, r2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	4413      	add	r3, r2
 80015a0:	3b41      	subs	r3, #65	@ 0x41
 80015a2:	221f      	movs	r2, #31
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	4019      	ands	r1, r3
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	6818      	ldr	r0, [r3, #0]
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685a      	ldr	r2, [r3, #4]
 80015b4:	4613      	mov	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4413      	add	r3, r2
 80015ba:	3b41      	subs	r3, #65	@ 0x41
 80015bc:	fa00 f203 	lsl.w	r2, r0, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	430a      	orrs	r2, r1
 80015c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b09      	cmp	r3, #9
 80015ce:	d91c      	bls.n	800160a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	68d9      	ldr	r1, [r3, #12]
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	4613      	mov	r3, r2
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	4413      	add	r3, r2
 80015e0:	3b1e      	subs	r3, #30
 80015e2:	2207      	movs	r2, #7
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	43db      	mvns	r3, r3
 80015ea:	4019      	ands	r1, r3
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	6898      	ldr	r0, [r3, #8]
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	4613      	mov	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	4413      	add	r3, r2
 80015fa:	3b1e      	subs	r3, #30
 80015fc:	fa00 f203 	lsl.w	r2, r0, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	430a      	orrs	r2, r1
 8001606:	60da      	str	r2, [r3, #12]
 8001608:	e019      	b.n	800163e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	6919      	ldr	r1, [r3, #16]
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4613      	mov	r3, r2
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	4413      	add	r3, r2
 800161a:	2207      	movs	r2, #7
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	43db      	mvns	r3, r3
 8001622:	4019      	ands	r1, r3
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	6898      	ldr	r0, [r3, #8]
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	4613      	mov	r3, r2
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	4413      	add	r3, r2
 8001632:	fa00 f203 	lsl.w	r2, r0, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	430a      	orrs	r2, r1
 800163c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2b10      	cmp	r3, #16
 8001644:	d003      	beq.n	800164e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800164a:	2b11      	cmp	r3, #17
 800164c:	d132      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a1d      	ldr	r2, [pc, #116]	@ (80016c8 <HAL_ADC_ConfigChannel+0x1e4>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d125      	bne.n	80016a4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d126      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	689a      	ldr	r2, [r3, #8]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001674:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	2b10      	cmp	r3, #16
 800167c:	d11a      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800167e:	4b13      	ldr	r3, [pc, #76]	@ (80016cc <HAL_ADC_ConfigChannel+0x1e8>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a13      	ldr	r2, [pc, #76]	@ (80016d0 <HAL_ADC_ConfigChannel+0x1ec>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	0c9a      	lsrs	r2, r3, #18
 800168a:	4613      	mov	r3, r2
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	4413      	add	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001694:	e002      	b.n	800169c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	3b01      	subs	r3, #1
 800169a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f9      	bne.n	8001696 <HAL_ADC_ConfigChannel+0x1b2>
 80016a2:	e007      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016a8:	f043 0220 	orr.w	r2, r3, #32
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3714      	adds	r7, #20
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr
 80016c8:	40012400 	.word	0x40012400
 80016cc:	20000000 	.word	0x20000000
 80016d0:	431bde83 	.word	0x431bde83

080016d4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016dc:	2300      	movs	r3, #0
 80016de:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d12e      	bne.n	800174c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f022 0201 	bic.w	r2, r2, #1
 80016fc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80016fe:	f7ff fdeb 	bl	80012d8 <HAL_GetTick>
 8001702:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001704:	e01b      	b.n	800173e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001706:	f7ff fde7 	bl	80012d8 <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d914      	bls.n	800173e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	2b01      	cmp	r3, #1
 8001720:	d10d      	bne.n	800173e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001726:	f043 0210 	orr.w	r2, r3, #16
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001732:	f043 0201 	orr.w	r2, r3, #1
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e007      	b.n	800174e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f003 0301 	and.w	r3, r3, #1
 8001748:	2b01      	cmp	r3, #1
 800174a:	d0dc      	beq.n	8001706 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
	...

08001758 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001758:	b480      	push	{r7}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f003 0307 	and.w	r3, r3, #7
 8001766:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001768:	4b0c      	ldr	r3, [pc, #48]	@ (800179c <__NVIC_SetPriorityGrouping+0x44>)
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001774:	4013      	ands	r3, r2
 8001776:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001780:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001784:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001788:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800178a:	4a04      	ldr	r2, [pc, #16]	@ (800179c <__NVIC_SetPriorityGrouping+0x44>)
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	60d3      	str	r3, [r2, #12]
}
 8001790:	bf00      	nop
 8001792:	3714      	adds	r7, #20
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017a4:	4b04      	ldr	r3, [pc, #16]	@ (80017b8 <__NVIC_GetPriorityGrouping+0x18>)
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	0a1b      	lsrs	r3, r3, #8
 80017aa:	f003 0307 	and.w	r3, r3, #7
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	e000ed00 	.word	0xe000ed00

080017bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	db0b      	blt.n	80017e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	f003 021f 	and.w	r2, r3, #31
 80017d4:	4906      	ldr	r1, [pc, #24]	@ (80017f0 <__NVIC_EnableIRQ+0x34>)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	095b      	lsrs	r3, r3, #5
 80017dc:	2001      	movs	r0, #1
 80017de:	fa00 f202 	lsl.w	r2, r0, r2
 80017e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr
 80017f0:	e000e100 	.word	0xe000e100

080017f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	6039      	str	r1, [r7, #0]
 80017fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001804:	2b00      	cmp	r3, #0
 8001806:	db0a      	blt.n	800181e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	b2da      	uxtb	r2, r3
 800180c:	490c      	ldr	r1, [pc, #48]	@ (8001840 <__NVIC_SetPriority+0x4c>)
 800180e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001812:	0112      	lsls	r2, r2, #4
 8001814:	b2d2      	uxtb	r2, r2
 8001816:	440b      	add	r3, r1
 8001818:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800181c:	e00a      	b.n	8001834 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	b2da      	uxtb	r2, r3
 8001822:	4908      	ldr	r1, [pc, #32]	@ (8001844 <__NVIC_SetPriority+0x50>)
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	f003 030f 	and.w	r3, r3, #15
 800182a:	3b04      	subs	r3, #4
 800182c:	0112      	lsls	r2, r2, #4
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	440b      	add	r3, r1
 8001832:	761a      	strb	r2, [r3, #24]
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	bc80      	pop	{r7}
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	e000e100 	.word	0xe000e100
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001848:	b480      	push	{r7}
 800184a:	b089      	sub	sp, #36	@ 0x24
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	f1c3 0307 	rsb	r3, r3, #7
 8001862:	2b04      	cmp	r3, #4
 8001864:	bf28      	it	cs
 8001866:	2304      	movcs	r3, #4
 8001868:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	3304      	adds	r3, #4
 800186e:	2b06      	cmp	r3, #6
 8001870:	d902      	bls.n	8001878 <NVIC_EncodePriority+0x30>
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	3b03      	subs	r3, #3
 8001876:	e000      	b.n	800187a <NVIC_EncodePriority+0x32>
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800187c:	f04f 32ff 	mov.w	r2, #4294967295
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	43da      	mvns	r2, r3
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	401a      	ands	r2, r3
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001890:	f04f 31ff 	mov.w	r1, #4294967295
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	fa01 f303 	lsl.w	r3, r1, r3
 800189a:	43d9      	mvns	r1, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a0:	4313      	orrs	r3, r2
         );
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3724      	adds	r7, #36	@ 0x24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr

080018ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f7ff ff4f 	bl	8001758 <__NVIC_SetPriorityGrouping>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b086      	sub	sp, #24
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	60b9      	str	r1, [r7, #8]
 80018cc:	607a      	str	r2, [r7, #4]
 80018ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018d0:	2300      	movs	r3, #0
 80018d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018d4:	f7ff ff64 	bl	80017a0 <__NVIC_GetPriorityGrouping>
 80018d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	68b9      	ldr	r1, [r7, #8]
 80018de:	6978      	ldr	r0, [r7, #20]
 80018e0:	f7ff ffb2 	bl	8001848 <NVIC_EncodePriority>
 80018e4:	4602      	mov	r2, r0
 80018e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ea:	4611      	mov	r1, r2
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff ff81 	bl	80017f4 <__NVIC_SetPriority>
}
 80018f2:	bf00      	nop
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b082      	sub	sp, #8
 80018fe:	af00      	add	r7, sp, #0
 8001900:	4603      	mov	r3, r0
 8001902:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff57 	bl	80017bc <__NVIC_EnableIRQ>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
	...

08001918 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001918:	b480      	push	{r7}
 800191a:	b08b      	sub	sp, #44	@ 0x2c
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001922:	2300      	movs	r3, #0
 8001924:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001926:	2300      	movs	r3, #0
 8001928:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800192a:	e169      	b.n	8001c00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800192c:	2201      	movs	r2, #1
 800192e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	69fa      	ldr	r2, [r7, #28]
 800193c:	4013      	ands	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	429a      	cmp	r2, r3
 8001946:	f040 8158 	bne.w	8001bfa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	4a9a      	ldr	r2, [pc, #616]	@ (8001bb8 <HAL_GPIO_Init+0x2a0>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d05e      	beq.n	8001a12 <HAL_GPIO_Init+0xfa>
 8001954:	4a98      	ldr	r2, [pc, #608]	@ (8001bb8 <HAL_GPIO_Init+0x2a0>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d875      	bhi.n	8001a46 <HAL_GPIO_Init+0x12e>
 800195a:	4a98      	ldr	r2, [pc, #608]	@ (8001bbc <HAL_GPIO_Init+0x2a4>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d058      	beq.n	8001a12 <HAL_GPIO_Init+0xfa>
 8001960:	4a96      	ldr	r2, [pc, #600]	@ (8001bbc <HAL_GPIO_Init+0x2a4>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d86f      	bhi.n	8001a46 <HAL_GPIO_Init+0x12e>
 8001966:	4a96      	ldr	r2, [pc, #600]	@ (8001bc0 <HAL_GPIO_Init+0x2a8>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d052      	beq.n	8001a12 <HAL_GPIO_Init+0xfa>
 800196c:	4a94      	ldr	r2, [pc, #592]	@ (8001bc0 <HAL_GPIO_Init+0x2a8>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d869      	bhi.n	8001a46 <HAL_GPIO_Init+0x12e>
 8001972:	4a94      	ldr	r2, [pc, #592]	@ (8001bc4 <HAL_GPIO_Init+0x2ac>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d04c      	beq.n	8001a12 <HAL_GPIO_Init+0xfa>
 8001978:	4a92      	ldr	r2, [pc, #584]	@ (8001bc4 <HAL_GPIO_Init+0x2ac>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d863      	bhi.n	8001a46 <HAL_GPIO_Init+0x12e>
 800197e:	4a92      	ldr	r2, [pc, #584]	@ (8001bc8 <HAL_GPIO_Init+0x2b0>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d046      	beq.n	8001a12 <HAL_GPIO_Init+0xfa>
 8001984:	4a90      	ldr	r2, [pc, #576]	@ (8001bc8 <HAL_GPIO_Init+0x2b0>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d85d      	bhi.n	8001a46 <HAL_GPIO_Init+0x12e>
 800198a:	2b12      	cmp	r3, #18
 800198c:	d82a      	bhi.n	80019e4 <HAL_GPIO_Init+0xcc>
 800198e:	2b12      	cmp	r3, #18
 8001990:	d859      	bhi.n	8001a46 <HAL_GPIO_Init+0x12e>
 8001992:	a201      	add	r2, pc, #4	@ (adr r2, 8001998 <HAL_GPIO_Init+0x80>)
 8001994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001998:	08001a13 	.word	0x08001a13
 800199c:	080019ed 	.word	0x080019ed
 80019a0:	080019ff 	.word	0x080019ff
 80019a4:	08001a41 	.word	0x08001a41
 80019a8:	08001a47 	.word	0x08001a47
 80019ac:	08001a47 	.word	0x08001a47
 80019b0:	08001a47 	.word	0x08001a47
 80019b4:	08001a47 	.word	0x08001a47
 80019b8:	08001a47 	.word	0x08001a47
 80019bc:	08001a47 	.word	0x08001a47
 80019c0:	08001a47 	.word	0x08001a47
 80019c4:	08001a47 	.word	0x08001a47
 80019c8:	08001a47 	.word	0x08001a47
 80019cc:	08001a47 	.word	0x08001a47
 80019d0:	08001a47 	.word	0x08001a47
 80019d4:	08001a47 	.word	0x08001a47
 80019d8:	08001a47 	.word	0x08001a47
 80019dc:	080019f5 	.word	0x080019f5
 80019e0:	08001a09 	.word	0x08001a09
 80019e4:	4a79      	ldr	r2, [pc, #484]	@ (8001bcc <HAL_GPIO_Init+0x2b4>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d013      	beq.n	8001a12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019ea:	e02c      	b.n	8001a46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	623b      	str	r3, [r7, #32]
          break;
 80019f2:	e029      	b.n	8001a48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	3304      	adds	r3, #4
 80019fa:	623b      	str	r3, [r7, #32]
          break;
 80019fc:	e024      	b.n	8001a48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	68db      	ldr	r3, [r3, #12]
 8001a02:	3308      	adds	r3, #8
 8001a04:	623b      	str	r3, [r7, #32]
          break;
 8001a06:	e01f      	b.n	8001a48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	330c      	adds	r3, #12
 8001a0e:	623b      	str	r3, [r7, #32]
          break;
 8001a10:	e01a      	b.n	8001a48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d102      	bne.n	8001a20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a1a:	2304      	movs	r3, #4
 8001a1c:	623b      	str	r3, [r7, #32]
          break;
 8001a1e:	e013      	b.n	8001a48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d105      	bne.n	8001a34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a28:	2308      	movs	r3, #8
 8001a2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	69fa      	ldr	r2, [r7, #28]
 8001a30:	611a      	str	r2, [r3, #16]
          break;
 8001a32:	e009      	b.n	8001a48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a34:	2308      	movs	r3, #8
 8001a36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69fa      	ldr	r2, [r7, #28]
 8001a3c:	615a      	str	r2, [r3, #20]
          break;
 8001a3e:	e003      	b.n	8001a48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a40:	2300      	movs	r3, #0
 8001a42:	623b      	str	r3, [r7, #32]
          break;
 8001a44:	e000      	b.n	8001a48 <HAL_GPIO_Init+0x130>
          break;
 8001a46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a48:	69bb      	ldr	r3, [r7, #24]
 8001a4a:	2bff      	cmp	r3, #255	@ 0xff
 8001a4c:	d801      	bhi.n	8001a52 <HAL_GPIO_Init+0x13a>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	e001      	b.n	8001a56 <HAL_GPIO_Init+0x13e>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	3304      	adds	r3, #4
 8001a56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	2bff      	cmp	r3, #255	@ 0xff
 8001a5c:	d802      	bhi.n	8001a64 <HAL_GPIO_Init+0x14c>
 8001a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	e002      	b.n	8001a6a <HAL_GPIO_Init+0x152>
 8001a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a66:	3b08      	subs	r3, #8
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	210f      	movs	r1, #15
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	fa01 f303 	lsl.w	r3, r1, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	401a      	ands	r2, r3
 8001a7c:	6a39      	ldr	r1, [r7, #32]
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	fa01 f303 	lsl.w	r3, r1, r3
 8001a84:	431a      	orrs	r2, r3
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f000 80b1 	beq.w	8001bfa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a98:	4b4d      	ldr	r3, [pc, #308]	@ (8001bd0 <HAL_GPIO_Init+0x2b8>)
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	4a4c      	ldr	r2, [pc, #304]	@ (8001bd0 <HAL_GPIO_Init+0x2b8>)
 8001a9e:	f043 0301 	orr.w	r3, r3, #1
 8001aa2:	6193      	str	r3, [r2, #24]
 8001aa4:	4b4a      	ldr	r3, [pc, #296]	@ (8001bd0 <HAL_GPIO_Init+0x2b8>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	60bb      	str	r3, [r7, #8]
 8001aae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ab0:	4a48      	ldr	r2, [pc, #288]	@ (8001bd4 <HAL_GPIO_Init+0x2bc>)
 8001ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab4:	089b      	lsrs	r3, r3, #2
 8001ab6:	3302      	adds	r3, #2
 8001ab8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001abc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac0:	f003 0303 	and.w	r3, r3, #3
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	220f      	movs	r2, #15
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a40      	ldr	r2, [pc, #256]	@ (8001bd8 <HAL_GPIO_Init+0x2c0>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d013      	beq.n	8001b04 <HAL_GPIO_Init+0x1ec>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4a3f      	ldr	r2, [pc, #252]	@ (8001bdc <HAL_GPIO_Init+0x2c4>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d00d      	beq.n	8001b00 <HAL_GPIO_Init+0x1e8>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4a3e      	ldr	r2, [pc, #248]	@ (8001be0 <HAL_GPIO_Init+0x2c8>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d007      	beq.n	8001afc <HAL_GPIO_Init+0x1e4>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	4a3d      	ldr	r2, [pc, #244]	@ (8001be4 <HAL_GPIO_Init+0x2cc>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d101      	bne.n	8001af8 <HAL_GPIO_Init+0x1e0>
 8001af4:	2303      	movs	r3, #3
 8001af6:	e006      	b.n	8001b06 <HAL_GPIO_Init+0x1ee>
 8001af8:	2304      	movs	r3, #4
 8001afa:	e004      	b.n	8001b06 <HAL_GPIO_Init+0x1ee>
 8001afc:	2302      	movs	r3, #2
 8001afe:	e002      	b.n	8001b06 <HAL_GPIO_Init+0x1ee>
 8001b00:	2301      	movs	r3, #1
 8001b02:	e000      	b.n	8001b06 <HAL_GPIO_Init+0x1ee>
 8001b04:	2300      	movs	r3, #0
 8001b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b08:	f002 0203 	and.w	r2, r2, #3
 8001b0c:	0092      	lsls	r2, r2, #2
 8001b0e:	4093      	lsls	r3, r2
 8001b10:	68fa      	ldr	r2, [r7, #12]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b16:	492f      	ldr	r1, [pc, #188]	@ (8001bd4 <HAL_GPIO_Init+0x2bc>)
 8001b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b1a:	089b      	lsrs	r3, r3, #2
 8001b1c:	3302      	adds	r3, #2
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d006      	beq.n	8001b3e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b30:	4b2d      	ldr	r3, [pc, #180]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	492c      	ldr	r1, [pc, #176]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	608b      	str	r3, [r1, #8]
 8001b3c:	e006      	b.n	8001b4c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b3e:	4b2a      	ldr	r3, [pc, #168]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b40:	689a      	ldr	r2, [r3, #8]
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	43db      	mvns	r3, r3
 8001b46:	4928      	ldr	r1, [pc, #160]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d006      	beq.n	8001b66 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b58:	4b23      	ldr	r3, [pc, #140]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	4922      	ldr	r1, [pc, #136]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	60cb      	str	r3, [r1, #12]
 8001b64:	e006      	b.n	8001b74 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b66:	4b20      	ldr	r3, [pc, #128]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b68:	68da      	ldr	r2, [r3, #12]
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	491e      	ldr	r1, [pc, #120]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b70:	4013      	ands	r3, r2
 8001b72:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d006      	beq.n	8001b8e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b80:	4b19      	ldr	r3, [pc, #100]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b82:	685a      	ldr	r2, [r3, #4]
 8001b84:	4918      	ldr	r1, [pc, #96]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	604b      	str	r3, [r1, #4]
 8001b8c:	e006      	b.n	8001b9c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b8e:	4b16      	ldr	r3, [pc, #88]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b90:	685a      	ldr	r2, [r3, #4]
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	43db      	mvns	r3, r3
 8001b96:	4914      	ldr	r1, [pc, #80]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d021      	beq.n	8001bec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	490e      	ldr	r1, [pc, #56]	@ (8001be8 <HAL_GPIO_Init+0x2d0>)
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	600b      	str	r3, [r1, #0]
 8001bb4:	e021      	b.n	8001bfa <HAL_GPIO_Init+0x2e2>
 8001bb6:	bf00      	nop
 8001bb8:	10320000 	.word	0x10320000
 8001bbc:	10310000 	.word	0x10310000
 8001bc0:	10220000 	.word	0x10220000
 8001bc4:	10210000 	.word	0x10210000
 8001bc8:	10120000 	.word	0x10120000
 8001bcc:	10110000 	.word	0x10110000
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40010000 	.word	0x40010000
 8001bd8:	40010800 	.word	0x40010800
 8001bdc:	40010c00 	.word	0x40010c00
 8001be0:	40011000 	.word	0x40011000
 8001be4:	40011400 	.word	0x40011400
 8001be8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001bec:	4b0b      	ldr	r3, [pc, #44]	@ (8001c1c <HAL_GPIO_Init+0x304>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	4909      	ldr	r1, [pc, #36]	@ (8001c1c <HAL_GPIO_Init+0x304>)
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c06:	fa22 f303 	lsr.w	r3, r2, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f47f ae8e 	bne.w	800192c <HAL_GPIO_Init+0x14>
  }
}
 8001c10:	bf00      	nop
 8001c12:	bf00      	nop
 8001c14:	372c      	adds	r7, #44	@ 0x2c
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr
 8001c1c:	40010400 	.word	0x40010400

08001c20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689a      	ldr	r2, [r3, #8]
 8001c30:	887b      	ldrh	r3, [r7, #2]
 8001c32:	4013      	ands	r3, r2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d002      	beq.n	8001c3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	73fb      	strb	r3, [r7, #15]
 8001c3c:	e001      	b.n	8001c42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3714      	adds	r7, #20
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	460b      	mov	r3, r1
 8001c58:	807b      	strh	r3, [r7, #2]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c5e:	787b      	ldrb	r3, [r7, #1]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d003      	beq.n	8001c6c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c64:	887a      	ldrh	r2, [r7, #2]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c6a:	e003      	b.n	8001c74 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c6c:	887b      	ldrh	r3, [r7, #2]
 8001c6e:	041a      	lsls	r2, r3, #16
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	611a      	str	r2, [r3, #16]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr

08001c7e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b085      	sub	sp, #20
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	460b      	mov	r3, r1
 8001c88:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c90:	887a      	ldrh	r2, [r7, #2]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	4013      	ands	r3, r2
 8001c96:	041a      	lsls	r2, r3, #16
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	43d9      	mvns	r1, r3
 8001c9c:	887b      	ldrh	r3, [r7, #2]
 8001c9e:	400b      	ands	r3, r1
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	611a      	str	r2, [r3, #16]
}
 8001ca6:	bf00      	nop
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr

08001cb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d101      	bne.n	8001cc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e12b      	b.n	8001f1a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d106      	bne.n	8001cdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7ff f826 	bl	8000d28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2224      	movs	r2, #36	@ 0x24
 8001ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f022 0201 	bic.w	r2, r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001d12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d14:	f000 fcda 	bl	80026cc <HAL_RCC_GetPCLK1Freq>
 8001d18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	4a81      	ldr	r2, [pc, #516]	@ (8001f24 <HAL_I2C_Init+0x274>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d807      	bhi.n	8001d34 <HAL_I2C_Init+0x84>
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4a80      	ldr	r2, [pc, #512]	@ (8001f28 <HAL_I2C_Init+0x278>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	bf94      	ite	ls
 8001d2c:	2301      	movls	r3, #1
 8001d2e:	2300      	movhi	r3, #0
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	e006      	b.n	8001d42 <HAL_I2C_Init+0x92>
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	4a7d      	ldr	r2, [pc, #500]	@ (8001f2c <HAL_I2C_Init+0x27c>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	bf94      	ite	ls
 8001d3c:	2301      	movls	r3, #1
 8001d3e:	2300      	movhi	r3, #0
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e0e7      	b.n	8001f1a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	4a78      	ldr	r2, [pc, #480]	@ (8001f30 <HAL_I2C_Init+0x280>)
 8001d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d52:	0c9b      	lsrs	r3, r3, #18
 8001d54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	68ba      	ldr	r2, [r7, #8]
 8001d66:	430a      	orrs	r2, r1
 8001d68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	4a6a      	ldr	r2, [pc, #424]	@ (8001f24 <HAL_I2C_Init+0x274>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d802      	bhi.n	8001d84 <HAL_I2C_Init+0xd4>
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	3301      	adds	r3, #1
 8001d82:	e009      	b.n	8001d98 <HAL_I2C_Init+0xe8>
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001d8a:	fb02 f303 	mul.w	r3, r2, r3
 8001d8e:	4a69      	ldr	r2, [pc, #420]	@ (8001f34 <HAL_I2C_Init+0x284>)
 8001d90:	fba2 2303 	umull	r2, r3, r2, r3
 8001d94:	099b      	lsrs	r3, r3, #6
 8001d96:	3301      	adds	r3, #1
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	430b      	orrs	r3, r1
 8001d9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	69db      	ldr	r3, [r3, #28]
 8001da6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001daa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	495c      	ldr	r1, [pc, #368]	@ (8001f24 <HAL_I2C_Init+0x274>)
 8001db4:	428b      	cmp	r3, r1
 8001db6:	d819      	bhi.n	8001dec <HAL_I2C_Init+0x13c>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	1e59      	subs	r1, r3, #1
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dc6:	1c59      	adds	r1, r3, #1
 8001dc8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001dcc:	400b      	ands	r3, r1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d00a      	beq.n	8001de8 <HAL_I2C_Init+0x138>
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	1e59      	subs	r1, r3, #1
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	005b      	lsls	r3, r3, #1
 8001ddc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001de0:	3301      	adds	r3, #1
 8001de2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001de6:	e051      	b.n	8001e8c <HAL_I2C_Init+0x1dc>
 8001de8:	2304      	movs	r3, #4
 8001dea:	e04f      	b.n	8001e8c <HAL_I2C_Init+0x1dc>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d111      	bne.n	8001e18 <HAL_I2C_Init+0x168>
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	1e58      	subs	r0, r3, #1
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6859      	ldr	r1, [r3, #4]
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	440b      	add	r3, r1
 8001e02:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e06:	3301      	adds	r3, #1
 8001e08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	bf0c      	ite	eq
 8001e10:	2301      	moveq	r3, #1
 8001e12:	2300      	movne	r3, #0
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	e012      	b.n	8001e3e <HAL_I2C_Init+0x18e>
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	1e58      	subs	r0, r3, #1
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6859      	ldr	r1, [r3, #4]
 8001e20:	460b      	mov	r3, r1
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	440b      	add	r3, r1
 8001e26:	0099      	lsls	r1, r3, #2
 8001e28:	440b      	add	r3, r1
 8001e2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e2e:	3301      	adds	r3, #1
 8001e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	bf0c      	ite	eq
 8001e38:	2301      	moveq	r3, #1
 8001e3a:	2300      	movne	r3, #0
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <HAL_I2C_Init+0x196>
 8001e42:	2301      	movs	r3, #1
 8001e44:	e022      	b.n	8001e8c <HAL_I2C_Init+0x1dc>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d10e      	bne.n	8001e6c <HAL_I2C_Init+0x1bc>
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	1e58      	subs	r0, r3, #1
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6859      	ldr	r1, [r3, #4]
 8001e56:	460b      	mov	r3, r1
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	440b      	add	r3, r1
 8001e5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e60:	3301      	adds	r3, #1
 8001e62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e6a:	e00f      	b.n	8001e8c <HAL_I2C_Init+0x1dc>
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1e58      	subs	r0, r3, #1
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6859      	ldr	r1, [r3, #4]
 8001e74:	460b      	mov	r3, r1
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	440b      	add	r3, r1
 8001e7a:	0099      	lsls	r1, r3, #2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e82:	3301      	adds	r3, #1
 8001e84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e8c:	6879      	ldr	r1, [r7, #4]
 8001e8e:	6809      	ldr	r1, [r1, #0]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69da      	ldr	r2, [r3, #28]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001eba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	6911      	ldr	r1, [r2, #16]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	68d2      	ldr	r2, [r2, #12]
 8001ec6:	4311      	orrs	r1, r2
 8001ec8:	687a      	ldr	r2, [r7, #4]
 8001eca:	6812      	ldr	r2, [r2, #0]
 8001ecc:	430b      	orrs	r3, r1
 8001ece:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68db      	ldr	r3, [r3, #12]
 8001ed6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	695a      	ldr	r2, [r3, #20]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	699b      	ldr	r3, [r3, #24]
 8001ee2:	431a      	orrs	r2, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f042 0201 	orr.w	r2, r2, #1
 8001efa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2200      	movs	r2, #0
 8001f00:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2220      	movs	r2, #32
 8001f06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3710      	adds	r7, #16
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	000186a0 	.word	0x000186a0
 8001f28:	001e847f 	.word	0x001e847f
 8001f2c:	003d08ff 	.word	0x003d08ff
 8001f30:	431bde83 	.word	0x431bde83
 8001f34:	10624dd3 	.word	0x10624dd3

08001f38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e272      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	f000 8087 	beq.w	8002066 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f58:	4b92      	ldr	r3, [pc, #584]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 030c 	and.w	r3, r3, #12
 8001f60:	2b04      	cmp	r3, #4
 8001f62:	d00c      	beq.n	8001f7e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f64:	4b8f      	ldr	r3, [pc, #572]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f003 030c 	and.w	r3, r3, #12
 8001f6c:	2b08      	cmp	r3, #8
 8001f6e:	d112      	bne.n	8001f96 <HAL_RCC_OscConfig+0x5e>
 8001f70:	4b8c      	ldr	r3, [pc, #560]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f7c:	d10b      	bne.n	8001f96 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f7e:	4b89      	ldr	r3, [pc, #548]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d06c      	beq.n	8002064 <HAL_RCC_OscConfig+0x12c>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d168      	bne.n	8002064 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e24c      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f9e:	d106      	bne.n	8001fae <HAL_RCC_OscConfig+0x76>
 8001fa0:	4b80      	ldr	r3, [pc, #512]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a7f      	ldr	r2, [pc, #508]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001faa:	6013      	str	r3, [r2, #0]
 8001fac:	e02e      	b.n	800200c <HAL_RCC_OscConfig+0xd4>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x98>
 8001fb6:	4b7b      	ldr	r3, [pc, #492]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a7a      	ldr	r2, [pc, #488]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	4b78      	ldr	r3, [pc, #480]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a77      	ldr	r2, [pc, #476]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fc8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	e01d      	b.n	800200c <HAL_RCC_OscConfig+0xd4>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001fd8:	d10c      	bne.n	8001ff4 <HAL_RCC_OscConfig+0xbc>
 8001fda:	4b72      	ldr	r3, [pc, #456]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a71      	ldr	r2, [pc, #452]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fe0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	4b6f      	ldr	r3, [pc, #444]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a6e      	ldr	r2, [pc, #440]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ff0:	6013      	str	r3, [r2, #0]
 8001ff2:	e00b      	b.n	800200c <HAL_RCC_OscConfig+0xd4>
 8001ff4:	4b6b      	ldr	r3, [pc, #428]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a6a      	ldr	r2, [pc, #424]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ffe:	6013      	str	r3, [r2, #0]
 8002000:	4b68      	ldr	r3, [pc, #416]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a67      	ldr	r2, [pc, #412]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002006:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800200a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d013      	beq.n	800203c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002014:	f7ff f960 	bl	80012d8 <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800201c:	f7ff f95c 	bl	80012d8 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b64      	cmp	r3, #100	@ 0x64
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e200      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202e:	4b5d      	ldr	r3, [pc, #372]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0f0      	beq.n	800201c <HAL_RCC_OscConfig+0xe4>
 800203a:	e014      	b.n	8002066 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800203c:	f7ff f94c 	bl	80012d8 <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002044:	f7ff f948 	bl	80012d8 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b64      	cmp	r3, #100	@ 0x64
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e1ec      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002056:	4b53      	ldr	r3, [pc, #332]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1f0      	bne.n	8002044 <HAL_RCC_OscConfig+0x10c>
 8002062:	e000      	b.n	8002066 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002064:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d063      	beq.n	800213a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002072:	4b4c      	ldr	r3, [pc, #304]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 030c 	and.w	r3, r3, #12
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00b      	beq.n	8002096 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800207e:	4b49      	ldr	r3, [pc, #292]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f003 030c 	and.w	r3, r3, #12
 8002086:	2b08      	cmp	r3, #8
 8002088:	d11c      	bne.n	80020c4 <HAL_RCC_OscConfig+0x18c>
 800208a:	4b46      	ldr	r3, [pc, #280]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d116      	bne.n	80020c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002096:	4b43      	ldr	r3, [pc, #268]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d005      	beq.n	80020ae <HAL_RCC_OscConfig+0x176>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d001      	beq.n	80020ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e1c0      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ae:	4b3d      	ldr	r3, [pc, #244]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	4939      	ldr	r1, [pc, #228]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020c2:	e03a      	b.n	800213a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	691b      	ldr	r3, [r3, #16]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d020      	beq.n	800210e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020cc:	4b36      	ldr	r3, [pc, #216]	@ (80021a8 <HAL_RCC_OscConfig+0x270>)
 80020ce:	2201      	movs	r2, #1
 80020d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d2:	f7ff f901 	bl	80012d8 <HAL_GetTick>
 80020d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d8:	e008      	b.n	80020ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020da:	f7ff f8fd 	bl	80012d8 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e1a1      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020ec:	4b2d      	ldr	r3, [pc, #180]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d0f0      	beq.n	80020da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f8:	4b2a      	ldr	r3, [pc, #168]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	695b      	ldr	r3, [r3, #20]
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	4927      	ldr	r1, [pc, #156]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002108:	4313      	orrs	r3, r2
 800210a:	600b      	str	r3, [r1, #0]
 800210c:	e015      	b.n	800213a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800210e:	4b26      	ldr	r3, [pc, #152]	@ (80021a8 <HAL_RCC_OscConfig+0x270>)
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002114:	f7ff f8e0 	bl	80012d8 <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800211a:	e008      	b.n	800212e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800211c:	f7ff f8dc 	bl	80012d8 <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b02      	cmp	r3, #2
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e180      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800212e:	4b1d      	ldr	r3, [pc, #116]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1f0      	bne.n	800211c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	2b00      	cmp	r3, #0
 8002144:	d03a      	beq.n	80021bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d019      	beq.n	8002182 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800214e:	4b17      	ldr	r3, [pc, #92]	@ (80021ac <HAL_RCC_OscConfig+0x274>)
 8002150:	2201      	movs	r2, #1
 8002152:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002154:	f7ff f8c0 	bl	80012d8 <HAL_GetTick>
 8002158:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800215a:	e008      	b.n	800216e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800215c:	f7ff f8bc 	bl	80012d8 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b02      	cmp	r3, #2
 8002168:	d901      	bls.n	800216e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e160      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800216e:	4b0d      	ldr	r3, [pc, #52]	@ (80021a4 <HAL_RCC_OscConfig+0x26c>)
 8002170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d0f0      	beq.n	800215c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800217a:	2001      	movs	r0, #1
 800217c:	f000 fafe 	bl	800277c <RCC_Delay>
 8002180:	e01c      	b.n	80021bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002182:	4b0a      	ldr	r3, [pc, #40]	@ (80021ac <HAL_RCC_OscConfig+0x274>)
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002188:	f7ff f8a6 	bl	80012d8 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800218e:	e00f      	b.n	80021b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002190:	f7ff f8a2 	bl	80012d8 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d908      	bls.n	80021b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e146      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
 80021a2:	bf00      	nop
 80021a4:	40021000 	.word	0x40021000
 80021a8:	42420000 	.word	0x42420000
 80021ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021b0:	4b92      	ldr	r3, [pc, #584]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80021b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1e9      	bne.n	8002190 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0304 	and.w	r3, r3, #4
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 80a6 	beq.w	8002316 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021ca:	2300      	movs	r3, #0
 80021cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ce:	4b8b      	ldr	r3, [pc, #556]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d10d      	bne.n	80021f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021da:	4b88      	ldr	r3, [pc, #544]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	4a87      	ldr	r2, [pc, #540]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80021e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e4:	61d3      	str	r3, [r2, #28]
 80021e6:	4b85      	ldr	r3, [pc, #532]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80021e8:	69db      	ldr	r3, [r3, #28]
 80021ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021f2:	2301      	movs	r3, #1
 80021f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f6:	4b82      	ldr	r3, [pc, #520]	@ (8002400 <HAL_RCC_OscConfig+0x4c8>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d118      	bne.n	8002234 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002202:	4b7f      	ldr	r3, [pc, #508]	@ (8002400 <HAL_RCC_OscConfig+0x4c8>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a7e      	ldr	r2, [pc, #504]	@ (8002400 <HAL_RCC_OscConfig+0x4c8>)
 8002208:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800220c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800220e:	f7ff f863 	bl	80012d8 <HAL_GetTick>
 8002212:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002214:	e008      	b.n	8002228 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002216:	f7ff f85f 	bl	80012d8 <HAL_GetTick>
 800221a:	4602      	mov	r2, r0
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	2b64      	cmp	r3, #100	@ 0x64
 8002222:	d901      	bls.n	8002228 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002224:	2303      	movs	r3, #3
 8002226:	e103      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002228:	4b75      	ldr	r3, [pc, #468]	@ (8002400 <HAL_RCC_OscConfig+0x4c8>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002230:	2b00      	cmp	r3, #0
 8002232:	d0f0      	beq.n	8002216 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d106      	bne.n	800224a <HAL_RCC_OscConfig+0x312>
 800223c:	4b6f      	ldr	r3, [pc, #444]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 800223e:	6a1b      	ldr	r3, [r3, #32]
 8002240:	4a6e      	ldr	r2, [pc, #440]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002242:	f043 0301 	orr.w	r3, r3, #1
 8002246:	6213      	str	r3, [r2, #32]
 8002248:	e02d      	b.n	80022a6 <HAL_RCC_OscConfig+0x36e>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d10c      	bne.n	800226c <HAL_RCC_OscConfig+0x334>
 8002252:	4b6a      	ldr	r3, [pc, #424]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002254:	6a1b      	ldr	r3, [r3, #32]
 8002256:	4a69      	ldr	r2, [pc, #420]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002258:	f023 0301 	bic.w	r3, r3, #1
 800225c:	6213      	str	r3, [r2, #32]
 800225e:	4b67      	ldr	r3, [pc, #412]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	4a66      	ldr	r2, [pc, #408]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002264:	f023 0304 	bic.w	r3, r3, #4
 8002268:	6213      	str	r3, [r2, #32]
 800226a:	e01c      	b.n	80022a6 <HAL_RCC_OscConfig+0x36e>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	2b05      	cmp	r3, #5
 8002272:	d10c      	bne.n	800228e <HAL_RCC_OscConfig+0x356>
 8002274:	4b61      	ldr	r3, [pc, #388]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	4a60      	ldr	r2, [pc, #384]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 800227a:	f043 0304 	orr.w	r3, r3, #4
 800227e:	6213      	str	r3, [r2, #32]
 8002280:	4b5e      	ldr	r3, [pc, #376]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002282:	6a1b      	ldr	r3, [r3, #32]
 8002284:	4a5d      	ldr	r2, [pc, #372]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	6213      	str	r3, [r2, #32]
 800228c:	e00b      	b.n	80022a6 <HAL_RCC_OscConfig+0x36e>
 800228e:	4b5b      	ldr	r3, [pc, #364]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	4a5a      	ldr	r2, [pc, #360]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002294:	f023 0301 	bic.w	r3, r3, #1
 8002298:	6213      	str	r3, [r2, #32]
 800229a:	4b58      	ldr	r3, [pc, #352]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	4a57      	ldr	r2, [pc, #348]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80022a0:	f023 0304 	bic.w	r3, r3, #4
 80022a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d015      	beq.n	80022da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ae:	f7ff f813 	bl	80012d8 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b4:	e00a      	b.n	80022cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b6:	f7ff f80f 	bl	80012d8 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e0b1      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022cc:	4b4b      	ldr	r3, [pc, #300]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d0ee      	beq.n	80022b6 <HAL_RCC_OscConfig+0x37e>
 80022d8:	e014      	b.n	8002304 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022da:	f7fe fffd 	bl	80012d8 <HAL_GetTick>
 80022de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022e0:	e00a      	b.n	80022f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022e2:	f7fe fff9 	bl	80012d8 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d901      	bls.n	80022f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e09b      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022f8:	4b40      	ldr	r3, [pc, #256]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	f003 0302 	and.w	r3, r3, #2
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1ee      	bne.n	80022e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002304:	7dfb      	ldrb	r3, [r7, #23]
 8002306:	2b01      	cmp	r3, #1
 8002308:	d105      	bne.n	8002316 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800230a:	4b3c      	ldr	r3, [pc, #240]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	4a3b      	ldr	r2, [pc, #236]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002310:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002314:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	2b00      	cmp	r3, #0
 800231c:	f000 8087 	beq.w	800242e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002320:	4b36      	ldr	r3, [pc, #216]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f003 030c 	and.w	r3, r3, #12
 8002328:	2b08      	cmp	r3, #8
 800232a:	d061      	beq.n	80023f0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	2b02      	cmp	r3, #2
 8002332:	d146      	bne.n	80023c2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002334:	4b33      	ldr	r3, [pc, #204]	@ (8002404 <HAL_RCC_OscConfig+0x4cc>)
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233a:	f7fe ffcd 	bl	80012d8 <HAL_GetTick>
 800233e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002340:	e008      	b.n	8002354 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002342:	f7fe ffc9 	bl	80012d8 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	1ad3      	subs	r3, r2, r3
 800234c:	2b02      	cmp	r3, #2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e06d      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002354:	4b29      	ldr	r3, [pc, #164]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1f0      	bne.n	8002342 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002368:	d108      	bne.n	800237c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800236a:	4b24      	ldr	r3, [pc, #144]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	4921      	ldr	r1, [pc, #132]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002378:	4313      	orrs	r3, r2
 800237a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800237c:	4b1f      	ldr	r3, [pc, #124]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a19      	ldr	r1, [r3, #32]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238c:	430b      	orrs	r3, r1
 800238e:	491b      	ldr	r1, [pc, #108]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 8002390:	4313      	orrs	r3, r2
 8002392:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002394:	4b1b      	ldr	r3, [pc, #108]	@ (8002404 <HAL_RCC_OscConfig+0x4cc>)
 8002396:	2201      	movs	r2, #1
 8002398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239a:	f7fe ff9d 	bl	80012d8 <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a2:	f7fe ff99 	bl	80012d8 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e03d      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023b4:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0f0      	beq.n	80023a2 <HAL_RCC_OscConfig+0x46a>
 80023c0:	e035      	b.n	800242e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023c2:	4b10      	ldr	r3, [pc, #64]	@ (8002404 <HAL_RCC_OscConfig+0x4cc>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c8:	f7fe ff86 	bl	80012d8 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d0:	f7fe ff82 	bl	80012d8 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e026      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023e2:	4b06      	ldr	r3, [pc, #24]	@ (80023fc <HAL_RCC_OscConfig+0x4c4>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f0      	bne.n	80023d0 <HAL_RCC_OscConfig+0x498>
 80023ee:	e01e      	b.n	800242e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	69db      	ldr	r3, [r3, #28]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d107      	bne.n	8002408 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e019      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
 80023fc:	40021000 	.word	0x40021000
 8002400:	40007000 	.word	0x40007000
 8002404:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002408:	4b0b      	ldr	r3, [pc, #44]	@ (8002438 <HAL_RCC_OscConfig+0x500>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	429a      	cmp	r2, r3
 800241a:	d106      	bne.n	800242a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002426:	429a      	cmp	r2, r3
 8002428:	d001      	beq.n	800242e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40021000 	.word	0x40021000

0800243c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0d0      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002450:	4b6a      	ldr	r3, [pc, #424]	@ (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0307 	and.w	r3, r3, #7
 8002458:	683a      	ldr	r2, [r7, #0]
 800245a:	429a      	cmp	r2, r3
 800245c:	d910      	bls.n	8002480 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800245e:	4b67      	ldr	r3, [pc, #412]	@ (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f023 0207 	bic.w	r2, r3, #7
 8002466:	4965      	ldr	r1, [pc, #404]	@ (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	4313      	orrs	r3, r2
 800246c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800246e:	4b63      	ldr	r3, [pc, #396]	@ (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0307 	and.w	r3, r3, #7
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d001      	beq.n	8002480 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	e0b8      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d020      	beq.n	80024ce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	2b00      	cmp	r3, #0
 8002496:	d005      	beq.n	80024a4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002498:	4b59      	ldr	r3, [pc, #356]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4a58      	ldr	r2, [pc, #352]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800249e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80024a2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0308 	and.w	r3, r3, #8
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d005      	beq.n	80024bc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024b0:	4b53      	ldr	r3, [pc, #332]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	4a52      	ldr	r2, [pc, #328]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024b6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80024ba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024bc:	4b50      	ldr	r3, [pc, #320]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	494d      	ldr	r1, [pc, #308]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024ca:	4313      	orrs	r3, r2
 80024cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d040      	beq.n	800255c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d107      	bne.n	80024f2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024e2:	4b47      	ldr	r3, [pc, #284]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d115      	bne.n	800251a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e07f      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d107      	bne.n	800250a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024fa:	4b41      	ldr	r3, [pc, #260]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d109      	bne.n	800251a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e073      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800250a:	4b3d      	ldr	r3, [pc, #244]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e06b      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800251a:	4b39      	ldr	r3, [pc, #228]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f023 0203 	bic.w	r2, r3, #3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	4936      	ldr	r1, [pc, #216]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 8002528:	4313      	orrs	r3, r2
 800252a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800252c:	f7fe fed4 	bl	80012d8 <HAL_GetTick>
 8002530:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002532:	e00a      	b.n	800254a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002534:	f7fe fed0 	bl	80012d8 <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002542:	4293      	cmp	r3, r2
 8002544:	d901      	bls.n	800254a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e053      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800254a:	4b2d      	ldr	r3, [pc, #180]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 020c 	and.w	r2, r3, #12
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	429a      	cmp	r2, r3
 800255a:	d1eb      	bne.n	8002534 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800255c:	4b27      	ldr	r3, [pc, #156]	@ (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0307 	and.w	r3, r3, #7
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	429a      	cmp	r2, r3
 8002568:	d210      	bcs.n	800258c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800256a:	4b24      	ldr	r3, [pc, #144]	@ (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f023 0207 	bic.w	r2, r3, #7
 8002572:	4922      	ldr	r1, [pc, #136]	@ (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	4313      	orrs	r3, r2
 8002578:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800257a:	4b20      	ldr	r3, [pc, #128]	@ (80025fc <HAL_RCC_ClockConfig+0x1c0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0307 	and.w	r3, r3, #7
 8002582:	683a      	ldr	r2, [r7, #0]
 8002584:	429a      	cmp	r2, r3
 8002586:	d001      	beq.n	800258c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e032      	b.n	80025f2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0304 	and.w	r3, r3, #4
 8002594:	2b00      	cmp	r3, #0
 8002596:	d008      	beq.n	80025aa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002598:	4b19      	ldr	r3, [pc, #100]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	4916      	ldr	r1, [pc, #88]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0308 	and.w	r3, r3, #8
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d009      	beq.n	80025ca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80025b6:	4b12      	ldr	r3, [pc, #72]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	00db      	lsls	r3, r3, #3
 80025c4:	490e      	ldr	r1, [pc, #56]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80025ca:	f000 f821 	bl	8002610 <HAL_RCC_GetSysClockFreq>
 80025ce:	4602      	mov	r2, r0
 80025d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002600 <HAL_RCC_ClockConfig+0x1c4>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	091b      	lsrs	r3, r3, #4
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	490a      	ldr	r1, [pc, #40]	@ (8002604 <HAL_RCC_ClockConfig+0x1c8>)
 80025dc:	5ccb      	ldrb	r3, [r1, r3]
 80025de:	fa22 f303 	lsr.w	r3, r2, r3
 80025e2:	4a09      	ldr	r2, [pc, #36]	@ (8002608 <HAL_RCC_ClockConfig+0x1cc>)
 80025e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025e6:	4b09      	ldr	r3, [pc, #36]	@ (800260c <HAL_RCC_ClockConfig+0x1d0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fe fcca 	bl	8000f84 <HAL_InitTick>

  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40022000 	.word	0x40022000
 8002600:	40021000 	.word	0x40021000
 8002604:	08006f40 	.word	0x08006f40
 8002608:	20000000 	.word	0x20000000
 800260c:	20000004 	.word	0x20000004

08002610 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002610:	b480      	push	{r7}
 8002612:	b087      	sub	sp, #28
 8002614:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002616:	2300      	movs	r3, #0
 8002618:	60fb      	str	r3, [r7, #12]
 800261a:	2300      	movs	r3, #0
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	2300      	movs	r3, #0
 8002620:	617b      	str	r3, [r7, #20]
 8002622:	2300      	movs	r3, #0
 8002624:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002626:	2300      	movs	r3, #0
 8002628:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800262a:	4b1e      	ldr	r3, [pc, #120]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x94>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f003 030c 	and.w	r3, r3, #12
 8002636:	2b04      	cmp	r3, #4
 8002638:	d002      	beq.n	8002640 <HAL_RCC_GetSysClockFreq+0x30>
 800263a:	2b08      	cmp	r3, #8
 800263c:	d003      	beq.n	8002646 <HAL_RCC_GetSysClockFreq+0x36>
 800263e:	e027      	b.n	8002690 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002640:	4b19      	ldr	r3, [pc, #100]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002642:	613b      	str	r3, [r7, #16]
      break;
 8002644:	e027      	b.n	8002696 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	0c9b      	lsrs	r3, r3, #18
 800264a:	f003 030f 	and.w	r3, r3, #15
 800264e:	4a17      	ldr	r2, [pc, #92]	@ (80026ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8002650:	5cd3      	ldrb	r3, [r2, r3]
 8002652:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d010      	beq.n	8002680 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800265e:	4b11      	ldr	r3, [pc, #68]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	0c5b      	lsrs	r3, r3, #17
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	4a11      	ldr	r2, [pc, #68]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800266a:	5cd3      	ldrb	r3, [r2, r3]
 800266c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a0d      	ldr	r2, [pc, #52]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002672:	fb03 f202 	mul.w	r2, r3, r2
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	fbb2 f3f3 	udiv	r3, r2, r3
 800267c:	617b      	str	r3, [r7, #20]
 800267e:	e004      	b.n	800268a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a0c      	ldr	r2, [pc, #48]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002684:	fb02 f303 	mul.w	r3, r2, r3
 8002688:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	613b      	str	r3, [r7, #16]
      break;
 800268e:	e002      	b.n	8002696 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002690:	4b05      	ldr	r3, [pc, #20]	@ (80026a8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002692:	613b      	str	r3, [r7, #16]
      break;
 8002694:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002696:	693b      	ldr	r3, [r7, #16]
}
 8002698:	4618      	mov	r0, r3
 800269a:	371c      	adds	r7, #28
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000
 80026a8:	007a1200 	.word	0x007a1200
 80026ac:	08006f58 	.word	0x08006f58
 80026b0:	08006f68 	.word	0x08006f68
 80026b4:	003d0900 	.word	0x003d0900

080026b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026bc:	4b02      	ldr	r3, [pc, #8]	@ (80026c8 <HAL_RCC_GetHCLKFreq+0x10>)
 80026be:	681b      	ldr	r3, [r3, #0]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr
 80026c8:	20000000 	.word	0x20000000

080026cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026d0:	f7ff fff2 	bl	80026b8 <HAL_RCC_GetHCLKFreq>
 80026d4:	4602      	mov	r2, r0
 80026d6:	4b05      	ldr	r3, [pc, #20]	@ (80026ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	f003 0307 	and.w	r3, r3, #7
 80026e0:	4903      	ldr	r1, [pc, #12]	@ (80026f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026e2:	5ccb      	ldrb	r3, [r1, r3]
 80026e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40021000 	.word	0x40021000
 80026f0:	08006f50 	.word	0x08006f50

080026f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026f8:	f7ff ffde 	bl	80026b8 <HAL_RCC_GetHCLKFreq>
 80026fc:	4602      	mov	r2, r0
 80026fe:	4b05      	ldr	r3, [pc, #20]	@ (8002714 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	0adb      	lsrs	r3, r3, #11
 8002704:	f003 0307 	and.w	r3, r3, #7
 8002708:	4903      	ldr	r1, [pc, #12]	@ (8002718 <HAL_RCC_GetPCLK2Freq+0x24>)
 800270a:	5ccb      	ldrb	r3, [r1, r3]
 800270c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002710:	4618      	mov	r0, r3
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40021000 	.word	0x40021000
 8002718:	08006f50 	.word	0x08006f50

0800271c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800271c:	b480      	push	{r7}
 800271e:	b083      	sub	sp, #12
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	220f      	movs	r2, #15
 800272a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800272c:	4b11      	ldr	r3, [pc, #68]	@ (8002774 <HAL_RCC_GetClockConfig+0x58>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f003 0203 	and.w	r2, r3, #3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002738:	4b0e      	ldr	r3, [pc, #56]	@ (8002774 <HAL_RCC_GetClockConfig+0x58>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002744:	4b0b      	ldr	r3, [pc, #44]	@ (8002774 <HAL_RCC_GetClockConfig+0x58>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002750:	4b08      	ldr	r3, [pc, #32]	@ (8002774 <HAL_RCC_GetClockConfig+0x58>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	08db      	lsrs	r3, r3, #3
 8002756:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800275e:	4b06      	ldr	r3, [pc, #24]	@ (8002778 <HAL_RCC_GetClockConfig+0x5c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 0207 	and.w	r2, r3, #7
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800276a:	bf00      	nop
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr
 8002774:	40021000 	.word	0x40021000
 8002778:	40022000 	.word	0x40022000

0800277c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002784:	4b0a      	ldr	r3, [pc, #40]	@ (80027b0 <RCC_Delay+0x34>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a0a      	ldr	r2, [pc, #40]	@ (80027b4 <RCC_Delay+0x38>)
 800278a:	fba2 2303 	umull	r2, r3, r2, r3
 800278e:	0a5b      	lsrs	r3, r3, #9
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	fb02 f303 	mul.w	r3, r2, r3
 8002796:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002798:	bf00      	nop
  }
  while (Delay --);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	1e5a      	subs	r2, r3, #1
 800279e:	60fa      	str	r2, [r7, #12]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1f9      	bne.n	8002798 <RCC_Delay+0x1c>
}
 80027a4:	bf00      	nop
 80027a6:	bf00      	nop
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr
 80027b0:	20000000 	.word	0x20000000
 80027b4:	10624dd3 	.word	0x10624dd3

080027b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80027c0:	2300      	movs	r3, #0
 80027c2:	613b      	str	r3, [r7, #16]
 80027c4:	2300      	movs	r3, #0
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d07d      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80027d4:	2300      	movs	r3, #0
 80027d6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027d8:	4b4f      	ldr	r3, [pc, #316]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027da:	69db      	ldr	r3, [r3, #28]
 80027dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10d      	bne.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e4:	4b4c      	ldr	r3, [pc, #304]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027ee:	61d3      	str	r3, [r2, #28]
 80027f0:	4b49      	ldr	r3, [pc, #292]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027f8:	60bb      	str	r3, [r7, #8]
 80027fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027fc:	2301      	movs	r3, #1
 80027fe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002800:	4b46      	ldr	r3, [pc, #280]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002808:	2b00      	cmp	r3, #0
 800280a:	d118      	bne.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800280c:	4b43      	ldr	r3, [pc, #268]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a42      	ldr	r2, [pc, #264]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002816:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002818:	f7fe fd5e 	bl	80012d8 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800281e:	e008      	b.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002820:	f7fe fd5a 	bl	80012d8 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b64      	cmp	r3, #100	@ 0x64
 800282c:	d901      	bls.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e06d      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002832:	4b3a      	ldr	r3, [pc, #232]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800283a:	2b00      	cmp	r3, #0
 800283c:	d0f0      	beq.n	8002820 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800283e:	4b36      	ldr	r3, [pc, #216]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002846:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d02e      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002856:	68fa      	ldr	r2, [r7, #12]
 8002858:	429a      	cmp	r2, r3
 800285a:	d027      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800285c:	4b2e      	ldr	r3, [pc, #184]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002864:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002866:	4b2e      	ldr	r3, [pc, #184]	@ (8002920 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002868:	2201      	movs	r2, #1
 800286a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800286c:	4b2c      	ldr	r3, [pc, #176]	@ (8002920 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002872:	4a29      	ldr	r2, [pc, #164]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d014      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002882:	f7fe fd29 	bl	80012d8 <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002888:	e00a      	b.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800288a:	f7fe fd25 	bl	80012d8 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002898:	4293      	cmp	r3, r2
 800289a:	d901      	bls.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e036      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	f003 0302 	and.w	r3, r3, #2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d0ee      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	4917      	ldr	r1, [pc, #92]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028be:	7dfb      	ldrb	r3, [r7, #23]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d105      	bne.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028c4:	4b14      	ldr	r3, [pc, #80]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	4a13      	ldr	r2, [pc, #76]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028ce:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d008      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80028dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	490b      	ldr	r1, [pc, #44]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0310 	and.w	r3, r3, #16
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d008      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028fa:	4b07      	ldr	r3, [pc, #28]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	4904      	ldr	r1, [pc, #16]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002908:	4313      	orrs	r3, r2
 800290a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3718      	adds	r7, #24
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40021000 	.word	0x40021000
 800291c:	40007000 	.word	0x40007000
 8002920:	42420440 	.word	0x42420440

08002924 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d101      	bne.n	8002936 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e041      	b.n	80029ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d106      	bne.n	8002950 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7fe fa3c 	bl	8000dc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2202      	movs	r2, #2
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3304      	adds	r3, #4
 8002960:	4619      	mov	r1, r3
 8002962:	4610      	mov	r0, r2
 8002964:	f000 fa5c 	bl	8002e20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2201      	movs	r2, #1
 8002984:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
	...

080029c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029d2:	b2db      	uxtb	r3, r3
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d001      	beq.n	80029dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e03a      	b.n	8002a52 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68da      	ldr	r2, [r3, #12]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f042 0201 	orr.w	r2, r2, #1
 80029f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a18      	ldr	r2, [pc, #96]	@ (8002a5c <HAL_TIM_Base_Start_IT+0x98>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d00e      	beq.n	8002a1c <HAL_TIM_Base_Start_IT+0x58>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a06:	d009      	beq.n	8002a1c <HAL_TIM_Base_Start_IT+0x58>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a14      	ldr	r2, [pc, #80]	@ (8002a60 <HAL_TIM_Base_Start_IT+0x9c>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d004      	beq.n	8002a1c <HAL_TIM_Base_Start_IT+0x58>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a13      	ldr	r2, [pc, #76]	@ (8002a64 <HAL_TIM_Base_Start_IT+0xa0>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d111      	bne.n	8002a40 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2b06      	cmp	r3, #6
 8002a2c:	d010      	beq.n	8002a50 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f042 0201 	orr.w	r2, r2, #1
 8002a3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a3e:	e007      	b.n	8002a50 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0201 	orr.w	r2, r2, #1
 8002a4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	40012c00 	.word	0x40012c00
 8002a60:	40000400 	.word	0x40000400
 8002a64:	40000800 	.word	0x40000800

08002a68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d020      	beq.n	8002acc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d01b      	beq.n	8002acc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f06f 0202 	mvn.w	r2, #2
 8002a9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	f003 0303 	and.w	r3, r3, #3
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d003      	beq.n	8002aba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f000 f998 	bl	8002de8 <HAL_TIM_IC_CaptureCallback>
 8002ab8:	e005      	b.n	8002ac6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 f98b 	bl	8002dd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f000 f99a 	bl	8002dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	f003 0304 	and.w	r3, r3, #4
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d020      	beq.n	8002b18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f003 0304 	and.w	r3, r3, #4
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d01b      	beq.n	8002b18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f06f 0204 	mvn.w	r2, #4
 8002ae8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2202      	movs	r2, #2
 8002aee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	699b      	ldr	r3, [r3, #24]
 8002af6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f972 	bl	8002de8 <HAL_TIM_IC_CaptureCallback>
 8002b04:	e005      	b.n	8002b12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f000 f965 	bl	8002dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f000 f974 	bl	8002dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	f003 0308 	and.w	r3, r3, #8
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d020      	beq.n	8002b64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f003 0308 	and.w	r3, r3, #8
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d01b      	beq.n	8002b64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f06f 0208 	mvn.w	r2, #8
 8002b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2204      	movs	r2, #4
 8002b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	f003 0303 	and.w	r3, r3, #3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 f94c 	bl	8002de8 <HAL_TIM_IC_CaptureCallback>
 8002b50:	e005      	b.n	8002b5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 f93f 	bl	8002dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 f94e 	bl	8002dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f003 0310 	and.w	r3, r3, #16
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d020      	beq.n	8002bb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f003 0310 	and.w	r3, r3, #16
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d01b      	beq.n	8002bb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f06f 0210 	mvn.w	r2, #16
 8002b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2208      	movs	r2, #8
 8002b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	69db      	ldr	r3, [r3, #28]
 8002b8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f000 f926 	bl	8002de8 <HAL_TIM_IC_CaptureCallback>
 8002b9c:	e005      	b.n	8002baa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 f919 	bl	8002dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f000 f928 	bl	8002dfa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d00c      	beq.n	8002bd4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d007      	beq.n	8002bd4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f06f 0201 	mvn.w	r2, #1
 8002bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f7fe f820 	bl	8000c14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00c      	beq.n	8002bf8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d007      	beq.n	8002bf8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 fa7f 	bl	80030f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00c      	beq.n	8002c1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d007      	beq.n	8002c1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f8f8 	bl	8002e0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	f003 0320 	and.w	r3, r3, #32
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00c      	beq.n	8002c40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f003 0320 	and.w	r3, r3, #32
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d007      	beq.n	8002c40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f06f 0220 	mvn.w	r2, #32
 8002c38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f000 fa52 	bl	80030e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c40:	bf00      	nop
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c52:	2300      	movs	r3, #0
 8002c54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d101      	bne.n	8002c64 <HAL_TIM_ConfigClockSource+0x1c>
 8002c60:	2302      	movs	r3, #2
 8002c62:	e0b4      	b.n	8002dce <HAL_TIM_ConfigClockSource+0x186>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2202      	movs	r2, #2
 8002c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002c82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68ba      	ldr	r2, [r7, #8]
 8002c92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c9c:	d03e      	beq.n	8002d1c <HAL_TIM_ConfigClockSource+0xd4>
 8002c9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ca2:	f200 8087 	bhi.w	8002db4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ca6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002caa:	f000 8086 	beq.w	8002dba <HAL_TIM_ConfigClockSource+0x172>
 8002cae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cb2:	d87f      	bhi.n	8002db4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cb4:	2b70      	cmp	r3, #112	@ 0x70
 8002cb6:	d01a      	beq.n	8002cee <HAL_TIM_ConfigClockSource+0xa6>
 8002cb8:	2b70      	cmp	r3, #112	@ 0x70
 8002cba:	d87b      	bhi.n	8002db4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cbc:	2b60      	cmp	r3, #96	@ 0x60
 8002cbe:	d050      	beq.n	8002d62 <HAL_TIM_ConfigClockSource+0x11a>
 8002cc0:	2b60      	cmp	r3, #96	@ 0x60
 8002cc2:	d877      	bhi.n	8002db4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cc4:	2b50      	cmp	r3, #80	@ 0x50
 8002cc6:	d03c      	beq.n	8002d42 <HAL_TIM_ConfigClockSource+0xfa>
 8002cc8:	2b50      	cmp	r3, #80	@ 0x50
 8002cca:	d873      	bhi.n	8002db4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ccc:	2b40      	cmp	r3, #64	@ 0x40
 8002cce:	d058      	beq.n	8002d82 <HAL_TIM_ConfigClockSource+0x13a>
 8002cd0:	2b40      	cmp	r3, #64	@ 0x40
 8002cd2:	d86f      	bhi.n	8002db4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cd4:	2b30      	cmp	r3, #48	@ 0x30
 8002cd6:	d064      	beq.n	8002da2 <HAL_TIM_ConfigClockSource+0x15a>
 8002cd8:	2b30      	cmp	r3, #48	@ 0x30
 8002cda:	d86b      	bhi.n	8002db4 <HAL_TIM_ConfigClockSource+0x16c>
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	d060      	beq.n	8002da2 <HAL_TIM_ConfigClockSource+0x15a>
 8002ce0:	2b20      	cmp	r3, #32
 8002ce2:	d867      	bhi.n	8002db4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d05c      	beq.n	8002da2 <HAL_TIM_ConfigClockSource+0x15a>
 8002ce8:	2b10      	cmp	r3, #16
 8002cea:	d05a      	beq.n	8002da2 <HAL_TIM_ConfigClockSource+0x15a>
 8002cec:	e062      	b.n	8002db4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002cfe:	f000 f974 	bl	8002fea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002d10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68ba      	ldr	r2, [r7, #8]
 8002d18:	609a      	str	r2, [r3, #8]
      break;
 8002d1a:	e04f      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002d2c:	f000 f95d 	bl	8002fea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	689a      	ldr	r2, [r3, #8]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d3e:	609a      	str	r2, [r3, #8]
      break;
 8002d40:	e03c      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d4e:	461a      	mov	r2, r3
 8002d50:	f000 f8d4 	bl	8002efc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2150      	movs	r1, #80	@ 0x50
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f000 f92b 	bl	8002fb6 <TIM_ITRx_SetConfig>
      break;
 8002d60:	e02c      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d6e:	461a      	mov	r2, r3
 8002d70:	f000 f8f2 	bl	8002f58 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2160      	movs	r1, #96	@ 0x60
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 f91b 	bl	8002fb6 <TIM_ITRx_SetConfig>
      break;
 8002d80:	e01c      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d8e:	461a      	mov	r2, r3
 8002d90:	f000 f8b4 	bl	8002efc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	2140      	movs	r1, #64	@ 0x40
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f000 f90b 	bl	8002fb6 <TIM_ITRx_SetConfig>
      break;
 8002da0:	e00c      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4619      	mov	r1, r3
 8002dac:	4610      	mov	r0, r2
 8002dae:	f000 f902 	bl	8002fb6 <TIM_ITRx_SetConfig>
      break;
 8002db2:	e003      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	73fb      	strb	r3, [r7, #15]
      break;
 8002db8:	e000      	b.n	8002dbc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002dba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002dde:	bf00      	nop
 8002de0:	370c      	adds	r7, #12
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr

08002de8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr

08002dfa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002dfa:	b480      	push	{r7}
 8002dfc:	b083      	sub	sp, #12
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bc80      	pop	{r7}
 8002e0a:	4770      	bx	lr

08002e0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
	...

08002e20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b085      	sub	sp, #20
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a2f      	ldr	r2, [pc, #188]	@ (8002ef0 <TIM_Base_SetConfig+0xd0>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d00b      	beq.n	8002e50 <TIM_Base_SetConfig+0x30>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e3e:	d007      	beq.n	8002e50 <TIM_Base_SetConfig+0x30>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a2c      	ldr	r2, [pc, #176]	@ (8002ef4 <TIM_Base_SetConfig+0xd4>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d003      	beq.n	8002e50 <TIM_Base_SetConfig+0x30>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a2b      	ldr	r2, [pc, #172]	@ (8002ef8 <TIM_Base_SetConfig+0xd8>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d108      	bne.n	8002e62 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a22      	ldr	r2, [pc, #136]	@ (8002ef0 <TIM_Base_SetConfig+0xd0>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d00b      	beq.n	8002e82 <TIM_Base_SetConfig+0x62>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e70:	d007      	beq.n	8002e82 <TIM_Base_SetConfig+0x62>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a1f      	ldr	r2, [pc, #124]	@ (8002ef4 <TIM_Base_SetConfig+0xd4>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d003      	beq.n	8002e82 <TIM_Base_SetConfig+0x62>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ef8 <TIM_Base_SetConfig+0xd8>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d108      	bne.n	8002e94 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	689a      	ldr	r2, [r3, #8]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef0 <TIM_Base_SetConfig+0xd0>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d103      	bne.n	8002ec8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	691a      	ldr	r2, [r3, #16]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d005      	beq.n	8002ee6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	f023 0201 	bic.w	r2, r3, #1
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	611a      	str	r2, [r3, #16]
  }
}
 8002ee6:	bf00      	nop
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bc80      	pop	{r7}
 8002eee:	4770      	bx	lr
 8002ef0:	40012c00 	.word	0x40012c00
 8002ef4:	40000400 	.word	0x40000400
 8002ef8:	40000800 	.word	0x40000800

08002efc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b087      	sub	sp, #28
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	f023 0201 	bic.w	r2, r3, #1
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002f26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	011b      	lsls	r3, r3, #4
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	f023 030a 	bic.w	r3, r3, #10
 8002f38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f3a:	697a      	ldr	r2, [r7, #20]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	621a      	str	r2, [r3, #32]
}
 8002f4e:	bf00      	nop
 8002f50:	371c      	adds	r7, #28
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr

08002f58 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b087      	sub	sp, #28
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	f023 0210 	bic.w	r2, r3, #16
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002f82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	031b      	lsls	r3, r3, #12
 8002f88:	693a      	ldr	r2, [r7, #16]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002f94:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	011b      	lsls	r3, r3, #4
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	693a      	ldr	r2, [r7, #16]
 8002fa4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	621a      	str	r2, [r3, #32]
}
 8002fac:	bf00      	nop
 8002fae:	371c      	adds	r7, #28
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bc80      	pop	{r7}
 8002fb4:	4770      	bx	lr

08002fb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b085      	sub	sp, #20
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
 8002fbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	f043 0307 	orr.w	r3, r3, #7
 8002fd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	609a      	str	r2, [r3, #8]
}
 8002fe0:	bf00      	nop
 8002fe2:	3714      	adds	r7, #20
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bc80      	pop	{r7}
 8002fe8:	4770      	bx	lr

08002fea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b087      	sub	sp, #28
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	60f8      	str	r0, [r7, #12]
 8002ff2:	60b9      	str	r1, [r7, #8]
 8002ff4:	607a      	str	r2, [r7, #4]
 8002ff6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003004:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	021a      	lsls	r2, r3, #8
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	431a      	orrs	r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	4313      	orrs	r3, r2
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	4313      	orrs	r3, r2
 8003016:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	609a      	str	r2, [r3, #8]
}
 800301e:	bf00      	nop
 8003020:	371c      	adds	r7, #28
 8003022:	46bd      	mov	sp, r7
 8003024:	bc80      	pop	{r7}
 8003026:	4770      	bx	lr

08003028 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003028:	b480      	push	{r7}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003038:	2b01      	cmp	r3, #1
 800303a:	d101      	bne.n	8003040 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800303c:	2302      	movs	r3, #2
 800303e:	e046      	b.n	80030ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2202      	movs	r2, #2
 800304c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003066:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	4313      	orrs	r3, r2
 8003070:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a16      	ldr	r2, [pc, #88]	@ (80030d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d00e      	beq.n	80030a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800308c:	d009      	beq.n	80030a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a12      	ldr	r2, [pc, #72]	@ (80030dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003094:	4293      	cmp	r3, r2
 8003096:	d004      	beq.n	80030a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a10      	ldr	r2, [pc, #64]	@ (80030e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d10c      	bne.n	80030bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	68ba      	ldr	r2, [r7, #8]
 80030ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3714      	adds	r7, #20
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr
 80030d8:	40012c00 	.word	0x40012c00
 80030dc:	40000400 	.word	0x40000400
 80030e0:	40000800 	.word	0x40000800

080030e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr

080030f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030fe:	bf00      	nop
 8003100:	370c      	adds	r7, #12
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr

08003108 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d101      	bne.n	800311a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e042      	b.n	80031a0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d106      	bne.n	8003134 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7fd fe68 	bl	8000e04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2224      	movs	r2, #36	@ 0x24
 8003138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800314a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f000 f971 	bl	8003434 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	691a      	ldr	r2, [r3, #16]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003160:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	695a      	ldr	r2, [r3, #20]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003170:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68da      	ldr	r2, [r3, #12]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003180:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2220      	movs	r2, #32
 800318c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2220      	movs	r2, #32
 8003194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3708      	adds	r7, #8
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b08a      	sub	sp, #40	@ 0x28
 80031ac:	af02      	add	r7, sp, #8
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	603b      	str	r3, [r7, #0]
 80031b4:	4613      	mov	r3, r2
 80031b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b20      	cmp	r3, #32
 80031c6:	d175      	bne.n	80032b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d002      	beq.n	80031d4 <HAL_UART_Transmit+0x2c>
 80031ce:	88fb      	ldrh	r3, [r7, #6]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e06e      	b.n	80032b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2221      	movs	r2, #33	@ 0x21
 80031e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031e6:	f7fe f877 	bl	80012d8 <HAL_GetTick>
 80031ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	88fa      	ldrh	r2, [r7, #6]
 80031f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	88fa      	ldrh	r2, [r7, #6]
 80031f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003200:	d108      	bne.n	8003214 <HAL_UART_Transmit+0x6c>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d104      	bne.n	8003214 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800320a:	2300      	movs	r3, #0
 800320c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	61bb      	str	r3, [r7, #24]
 8003212:	e003      	b.n	800321c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003218:	2300      	movs	r3, #0
 800321a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800321c:	e02e      	b.n	800327c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	9300      	str	r3, [sp, #0]
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	2200      	movs	r2, #0
 8003226:	2180      	movs	r1, #128	@ 0x80
 8003228:	68f8      	ldr	r0, [r7, #12]
 800322a:	f000 f848 	bl	80032be <UART_WaitOnFlagUntilTimeout>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d005      	beq.n	8003240 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2220      	movs	r2, #32
 8003238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e03a      	b.n	80032b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10b      	bne.n	800325e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	881b      	ldrh	r3, [r3, #0]
 800324a:	461a      	mov	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003254:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	3302      	adds	r3, #2
 800325a:	61bb      	str	r3, [r7, #24]
 800325c:	e007      	b.n	800326e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	781a      	ldrb	r2, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	3301      	adds	r3, #1
 800326c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003272:	b29b      	uxth	r3, r3
 8003274:	3b01      	subs	r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003280:	b29b      	uxth	r3, r3
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1cb      	bne.n	800321e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	9300      	str	r3, [sp, #0]
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	2200      	movs	r2, #0
 800328e:	2140      	movs	r1, #64	@ 0x40
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f000 f814 	bl	80032be <UART_WaitOnFlagUntilTimeout>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d005      	beq.n	80032a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2220      	movs	r2, #32
 80032a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e006      	b.n	80032b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2220      	movs	r2, #32
 80032ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	e000      	b.n	80032b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80032b4:	2302      	movs	r3, #2
  }
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3720      	adds	r7, #32
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b086      	sub	sp, #24
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	60f8      	str	r0, [r7, #12]
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	603b      	str	r3, [r7, #0]
 80032ca:	4613      	mov	r3, r2
 80032cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032ce:	e03b      	b.n	8003348 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032d0:	6a3b      	ldr	r3, [r7, #32]
 80032d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d6:	d037      	beq.n	8003348 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032d8:	f7fd fffe 	bl	80012d8 <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	6a3a      	ldr	r2, [r7, #32]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	d302      	bcc.n	80032ee <UART_WaitOnFlagUntilTimeout+0x30>
 80032e8:	6a3b      	ldr	r3, [r7, #32]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e03a      	b.n	8003368 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f003 0304 	and.w	r3, r3, #4
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d023      	beq.n	8003348 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b80      	cmp	r3, #128	@ 0x80
 8003304:	d020      	beq.n	8003348 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b40      	cmp	r3, #64	@ 0x40
 800330a:	d01d      	beq.n	8003348 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	2b08      	cmp	r3, #8
 8003318:	d116      	bne.n	8003348 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800331a:	2300      	movs	r3, #0
 800331c:	617b      	str	r3, [r7, #20]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	617b      	str	r3, [r7, #20]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	617b      	str	r3, [r7, #20]
 800332e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f000 f81d 	bl	8003370 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2208      	movs	r2, #8
 800333a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e00f      	b.n	8003368 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	4013      	ands	r3, r2
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	429a      	cmp	r2, r3
 8003356:	bf0c      	ite	eq
 8003358:	2301      	moveq	r3, #1
 800335a:	2300      	movne	r3, #0
 800335c:	b2db      	uxtb	r3, r3
 800335e:	461a      	mov	r2, r3
 8003360:	79fb      	ldrb	r3, [r7, #7]
 8003362:	429a      	cmp	r2, r3
 8003364:	d0b4      	beq.n	80032d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3718      	adds	r7, #24
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003370:	b480      	push	{r7}
 8003372:	b095      	sub	sp, #84	@ 0x54
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	330c      	adds	r3, #12
 800337e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003382:	e853 3f00 	ldrex	r3, [r3]
 8003386:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800338a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800338e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	330c      	adds	r3, #12
 8003396:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003398:	643a      	str	r2, [r7, #64]	@ 0x40
 800339a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800339c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800339e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033a0:	e841 2300 	strex	r3, r2, [r1]
 80033a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1e5      	bne.n	8003378 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	3314      	adds	r3, #20
 80033b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	e853 3f00 	ldrex	r3, [r3]
 80033ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	f023 0301 	bic.w	r3, r3, #1
 80033c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	3314      	adds	r3, #20
 80033ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033d4:	e841 2300 	strex	r3, r2, [r1]
 80033d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1e5      	bne.n	80033ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d119      	bne.n	800341c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	330c      	adds	r3, #12
 80033ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	e853 3f00 	ldrex	r3, [r3]
 80033f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	f023 0310 	bic.w	r3, r3, #16
 80033fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	330c      	adds	r3, #12
 8003406:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003408:	61ba      	str	r2, [r7, #24]
 800340a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800340c:	6979      	ldr	r1, [r7, #20]
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	e841 2300 	strex	r3, r2, [r1]
 8003414:	613b      	str	r3, [r7, #16]
   return(result);
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d1e5      	bne.n	80033e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2220      	movs	r2, #32
 8003420:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2200      	movs	r2, #0
 8003428:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800342a:	bf00      	nop
 800342c:	3754      	adds	r7, #84	@ 0x54
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr

08003434 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68da      	ldr	r2, [r3, #12]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	431a      	orrs	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	4313      	orrs	r3, r2
 8003462:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800346e:	f023 030c 	bic.w	r3, r3, #12
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6812      	ldr	r2, [r2, #0]
 8003476:	68b9      	ldr	r1, [r7, #8]
 8003478:	430b      	orrs	r3, r1
 800347a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695b      	ldr	r3, [r3, #20]
 8003482:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	699a      	ldr	r2, [r3, #24]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a2c      	ldr	r2, [pc, #176]	@ (8003548 <UART_SetConfig+0x114>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d103      	bne.n	80034a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800349c:	f7ff f92a 	bl	80026f4 <HAL_RCC_GetPCLK2Freq>
 80034a0:	60f8      	str	r0, [r7, #12]
 80034a2:	e002      	b.n	80034aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034a4:	f7ff f912 	bl	80026cc <HAL_RCC_GetPCLK1Freq>
 80034a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	4613      	mov	r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	4413      	add	r3, r2
 80034b2:	009a      	lsls	r2, r3, #2
 80034b4:	441a      	add	r2, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c0:	4a22      	ldr	r2, [pc, #136]	@ (800354c <UART_SetConfig+0x118>)
 80034c2:	fba2 2303 	umull	r2, r3, r2, r3
 80034c6:	095b      	lsrs	r3, r3, #5
 80034c8:	0119      	lsls	r1, r3, #4
 80034ca:	68fa      	ldr	r2, [r7, #12]
 80034cc:	4613      	mov	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	4413      	add	r3, r2
 80034d2:	009a      	lsls	r2, r3, #2
 80034d4:	441a      	add	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80034e0:	4b1a      	ldr	r3, [pc, #104]	@ (800354c <UART_SetConfig+0x118>)
 80034e2:	fba3 0302 	umull	r0, r3, r3, r2
 80034e6:	095b      	lsrs	r3, r3, #5
 80034e8:	2064      	movs	r0, #100	@ 0x64
 80034ea:	fb00 f303 	mul.w	r3, r0, r3
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	011b      	lsls	r3, r3, #4
 80034f2:	3332      	adds	r3, #50	@ 0x32
 80034f4:	4a15      	ldr	r2, [pc, #84]	@ (800354c <UART_SetConfig+0x118>)
 80034f6:	fba2 2303 	umull	r2, r3, r2, r3
 80034fa:	095b      	lsrs	r3, r3, #5
 80034fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003500:	4419      	add	r1, r3
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	009a      	lsls	r2, r3, #2
 800350c:	441a      	add	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	fbb2 f2f3 	udiv	r2, r2, r3
 8003518:	4b0c      	ldr	r3, [pc, #48]	@ (800354c <UART_SetConfig+0x118>)
 800351a:	fba3 0302 	umull	r0, r3, r3, r2
 800351e:	095b      	lsrs	r3, r3, #5
 8003520:	2064      	movs	r0, #100	@ 0x64
 8003522:	fb00 f303 	mul.w	r3, r0, r3
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	3332      	adds	r3, #50	@ 0x32
 800352c:	4a07      	ldr	r2, [pc, #28]	@ (800354c <UART_SetConfig+0x118>)
 800352e:	fba2 2303 	umull	r2, r3, r2, r3
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	f003 020f 	and.w	r2, r3, #15
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	440a      	add	r2, r1
 800353e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003540:	bf00      	nop
 8003542:	3710      	adds	r7, #16
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	40013800 	.word	0x40013800
 800354c:	51eb851f 	.word	0x51eb851f

08003550 <__NVIC_SetPriority>:
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	4603      	mov	r3, r0
 8003558:	6039      	str	r1, [r7, #0]
 800355a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800355c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003560:	2b00      	cmp	r3, #0
 8003562:	db0a      	blt.n	800357a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	b2da      	uxtb	r2, r3
 8003568:	490c      	ldr	r1, [pc, #48]	@ (800359c <__NVIC_SetPriority+0x4c>)
 800356a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356e:	0112      	lsls	r2, r2, #4
 8003570:	b2d2      	uxtb	r2, r2
 8003572:	440b      	add	r3, r1
 8003574:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003578:	e00a      	b.n	8003590 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	b2da      	uxtb	r2, r3
 800357e:	4908      	ldr	r1, [pc, #32]	@ (80035a0 <__NVIC_SetPriority+0x50>)
 8003580:	79fb      	ldrb	r3, [r7, #7]
 8003582:	f003 030f 	and.w	r3, r3, #15
 8003586:	3b04      	subs	r3, #4
 8003588:	0112      	lsls	r2, r2, #4
 800358a:	b2d2      	uxtb	r2, r2
 800358c:	440b      	add	r3, r1
 800358e:	761a      	strb	r2, [r3, #24]
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	bc80      	pop	{r7}
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	e000e100 	.word	0xe000e100
 80035a0:	e000ed00 	.word	0xe000ed00

080035a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80035a8:	4b05      	ldr	r3, [pc, #20]	@ (80035c0 <SysTick_Handler+0x1c>)
 80035aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80035ac:	f001 fd20 	bl	8004ff0 <xTaskGetSchedulerState>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d001      	beq.n	80035ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80035b6:	f002 fac7 	bl	8005b48 <xPortSysTickHandler>
  }
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	e000e010 	.word	0xe000e010

080035c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80035c8:	2100      	movs	r1, #0
 80035ca:	f06f 0004 	mvn.w	r0, #4
 80035ce:	f7ff ffbf 	bl	8003550 <__NVIC_SetPriority>
#endif
}
 80035d2:	bf00      	nop
 80035d4:	bd80      	pop	{r7, pc}
	...

080035d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80035de:	f3ef 8305 	mrs	r3, IPSR
 80035e2:	603b      	str	r3, [r7, #0]
  return(result);
 80035e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80035ea:	f06f 0305 	mvn.w	r3, #5
 80035ee:	607b      	str	r3, [r7, #4]
 80035f0:	e00c      	b.n	800360c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80035f2:	4b09      	ldr	r3, [pc, #36]	@ (8003618 <osKernelInitialize+0x40>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d105      	bne.n	8003606 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80035fa:	4b07      	ldr	r3, [pc, #28]	@ (8003618 <osKernelInitialize+0x40>)
 80035fc:	2201      	movs	r2, #1
 80035fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003600:	2300      	movs	r3, #0
 8003602:	607b      	str	r3, [r7, #4]
 8003604:	e002      	b.n	800360c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003606:	f04f 33ff 	mov.w	r3, #4294967295
 800360a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800360c:	687b      	ldr	r3, [r7, #4]
}
 800360e:	4618      	mov	r0, r3
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr
 8003618:	200005fc 	.word	0x200005fc

0800361c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800361c:	b580      	push	{r7, lr}
 800361e:	b082      	sub	sp, #8
 8003620:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003622:	f3ef 8305 	mrs	r3, IPSR
 8003626:	603b      	str	r3, [r7, #0]
  return(result);
 8003628:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <osKernelStart+0x1a>
    stat = osErrorISR;
 800362e:	f06f 0305 	mvn.w	r3, #5
 8003632:	607b      	str	r3, [r7, #4]
 8003634:	e010      	b.n	8003658 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003636:	4b0b      	ldr	r3, [pc, #44]	@ (8003664 <osKernelStart+0x48>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d109      	bne.n	8003652 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800363e:	f7ff ffc1 	bl	80035c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003642:	4b08      	ldr	r3, [pc, #32]	@ (8003664 <osKernelStart+0x48>)
 8003644:	2202      	movs	r2, #2
 8003646:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003648:	f001 f872 	bl	8004730 <vTaskStartScheduler>
      stat = osOK;
 800364c:	2300      	movs	r3, #0
 800364e:	607b      	str	r3, [r7, #4]
 8003650:	e002      	b.n	8003658 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003652:	f04f 33ff 	mov.w	r3, #4294967295
 8003656:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003658:	687b      	ldr	r3, [r7, #4]
}
 800365a:	4618      	mov	r0, r3
 800365c:	3708      	adds	r7, #8
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	200005fc 	.word	0x200005fc

08003668 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003668:	b580      	push	{r7, lr}
 800366a:	b08e      	sub	sp, #56	@ 0x38
 800366c:	af04      	add	r7, sp, #16
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003674:	2300      	movs	r3, #0
 8003676:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003678:	f3ef 8305 	mrs	r3, IPSR
 800367c:	617b      	str	r3, [r7, #20]
  return(result);
 800367e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003680:	2b00      	cmp	r3, #0
 8003682:	d17e      	bne.n	8003782 <osThreadNew+0x11a>
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d07b      	beq.n	8003782 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800368a:	2380      	movs	r3, #128	@ 0x80
 800368c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800368e:	2318      	movs	r3, #24
 8003690:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003692:	2300      	movs	r3, #0
 8003694:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003696:	f04f 33ff 	mov.w	r3, #4294967295
 800369a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d045      	beq.n	800372e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d002      	beq.n	80036b0 <osThreadNew+0x48>
        name = attr->name;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d002      	beq.n	80036be <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d008      	beq.n	80036d6 <osThreadNew+0x6e>
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	2b38      	cmp	r3, #56	@ 0x38
 80036c8:	d805      	bhi.n	80036d6 <osThreadNew+0x6e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f003 0301 	and.w	r3, r3, #1
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <osThreadNew+0x72>
        return (NULL);
 80036d6:	2300      	movs	r3, #0
 80036d8:	e054      	b.n	8003784 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d003      	beq.n	80036ea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	089b      	lsrs	r3, r3, #2
 80036e8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00e      	beq.n	8003710 <osThreadNew+0xa8>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	2ba7      	cmp	r3, #167	@ 0xa7
 80036f8:	d90a      	bls.n	8003710 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d006      	beq.n	8003710 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d002      	beq.n	8003710 <osThreadNew+0xa8>
        mem = 1;
 800370a:	2301      	movs	r3, #1
 800370c:	61bb      	str	r3, [r7, #24]
 800370e:	e010      	b.n	8003732 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d10c      	bne.n	8003732 <osThreadNew+0xca>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d108      	bne.n	8003732 <osThreadNew+0xca>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d104      	bne.n	8003732 <osThreadNew+0xca>
          mem = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	61bb      	str	r3, [r7, #24]
 800372c:	e001      	b.n	8003732 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800372e:	2300      	movs	r3, #0
 8003730:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d110      	bne.n	800375a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003740:	9202      	str	r2, [sp, #8]
 8003742:	9301      	str	r3, [sp, #4]
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	9300      	str	r3, [sp, #0]
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	6a3a      	ldr	r2, [r7, #32]
 800374c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	f000 fdfa 	bl	8004348 <xTaskCreateStatic>
 8003754:	4603      	mov	r3, r0
 8003756:	613b      	str	r3, [r7, #16]
 8003758:	e013      	b.n	8003782 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d110      	bne.n	8003782 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003760:	6a3b      	ldr	r3, [r7, #32]
 8003762:	b29a      	uxth	r2, r3
 8003764:	f107 0310 	add.w	r3, r7, #16
 8003768:	9301      	str	r3, [sp, #4]
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f000 fe48 	bl	8004408 <xTaskCreate>
 8003778:	4603      	mov	r3, r0
 800377a:	2b01      	cmp	r3, #1
 800377c:	d001      	beq.n	8003782 <osThreadNew+0x11a>
            hTask = NULL;
 800377e:	2300      	movs	r3, #0
 8003780:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003782:	693b      	ldr	r3, [r7, #16]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3728      	adds	r7, #40	@ 0x28
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003794:	f3ef 8305 	mrs	r3, IPSR
 8003798:	60bb      	str	r3, [r7, #8]
  return(result);
 800379a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <osDelay+0x1c>
    stat = osErrorISR;
 80037a0:	f06f 0305 	mvn.w	r3, #5
 80037a4:	60fb      	str	r3, [r7, #12]
 80037a6:	e007      	b.n	80037b8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d002      	beq.n	80037b8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 ff86 	bl	80046c4 <vTaskDelay>
    }
  }

  return (stat);
 80037b8:	68fb      	ldr	r3, [r7, #12]
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
	...

080037c4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80037c4:	b480      	push	{r7}
 80037c6:	b085      	sub	sp, #20
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	4a07      	ldr	r2, [pc, #28]	@ (80037f0 <vApplicationGetTimerTaskMemory+0x2c>)
 80037d4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	4a06      	ldr	r2, [pc, #24]	@ (80037f4 <vApplicationGetTimerTaskMemory+0x30>)
 80037da:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80037e2:	601a      	str	r2, [r3, #0]
}
 80037e4:	bf00      	nop
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bc80      	pop	{r7}
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	20000600 	.word	0x20000600
 80037f4:	200006a8 	.word	0x200006a8

080037f8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f103 0208 	add.w	r2, r3, #8
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f04f 32ff 	mov.w	r2, #4294967295
 8003810:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	f103 0208 	add.w	r2, r3, #8
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f103 0208 	add.w	r2, r3, #8
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr

08003836 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr

0800384e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800384e:	b480      	push	{r7}
 8003850:	b085      	sub	sp, #20
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
 8003856:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	683a      	ldr	r2, [r7, #0]
 8003872:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	1c5a      	adds	r2, r3, #1
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	601a      	str	r2, [r3, #0]
}
 800388a:	bf00      	nop
 800388c:	3714      	adds	r7, #20
 800388e:	46bd      	mov	sp, r7
 8003890:	bc80      	pop	{r7}
 8003892:	4770      	bx	lr

08003894 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038aa:	d103      	bne.n	80038b4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	691b      	ldr	r3, [r3, #16]
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	e00c      	b.n	80038ce <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3308      	adds	r3, #8
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	e002      	b.n	80038c2 <vListInsert+0x2e>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	60fb      	str	r3, [r7, #12]
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d2f6      	bcs.n	80038bc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	683a      	ldr	r2, [r7, #0]
 80038e8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	1c5a      	adds	r2, r3, #1
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	601a      	str	r2, [r3, #0]
}
 80038fa:	bf00      	nop
 80038fc:	3714      	adds	r7, #20
 80038fe:	46bd      	mov	sp, r7
 8003900:	bc80      	pop	{r7}
 8003902:	4770      	bx	lr

08003904 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	691b      	ldr	r3, [r3, #16]
 8003910:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	6892      	ldr	r2, [r2, #8]
 800391a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	6852      	ldr	r2, [r2, #4]
 8003924:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	687a      	ldr	r2, [r7, #4]
 800392c:	429a      	cmp	r2, r3
 800392e:	d103      	bne.n	8003938 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	689a      	ldr	r2, [r3, #8]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	1e5a      	subs	r2, r3, #1
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
}
 800394c:	4618      	mov	r0, r3
 800394e:	3714      	adds	r7, #20
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr
	...

08003958 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d10b      	bne.n	8003984 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800396c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003970:	f383 8811 	msr	BASEPRI, r3
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	f3bf 8f4f 	dsb	sy
 800397c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800397e:	bf00      	nop
 8003980:	bf00      	nop
 8003982:	e7fd      	b.n	8003980 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003984:	f002 f862 	bl	8005a4c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003990:	68f9      	ldr	r1, [r7, #12]
 8003992:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003994:	fb01 f303 	mul.w	r3, r1, r3
 8003998:	441a      	add	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b4:	3b01      	subs	r3, #1
 80039b6:	68f9      	ldr	r1, [r7, #12]
 80039b8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80039ba:	fb01 f303 	mul.w	r3, r1, r3
 80039be:	441a      	add	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	22ff      	movs	r2, #255	@ 0xff
 80039c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	22ff      	movs	r2, #255	@ 0xff
 80039d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d114      	bne.n	8003a04 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	691b      	ldr	r3, [r3, #16]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d01a      	beq.n	8003a18 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	3310      	adds	r3, #16
 80039e6:	4618      	mov	r0, r3
 80039e8:	f001 f93c 	bl	8004c64 <xTaskRemoveFromEventList>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d012      	beq.n	8003a18 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80039f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a28 <xQueueGenericReset+0xd0>)
 80039f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	f3bf 8f4f 	dsb	sy
 80039fe:	f3bf 8f6f 	isb	sy
 8003a02:	e009      	b.n	8003a18 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	3310      	adds	r3, #16
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff fef5 	bl	80037f8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	3324      	adds	r3, #36	@ 0x24
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff fef0 	bl	80037f8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003a18:	f002 f848 	bl	8005aac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003a1c:	2301      	movs	r3, #1
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3710      	adds	r7, #16
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	e000ed04 	.word	0xe000ed04

08003a2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b08e      	sub	sp, #56	@ 0x38
 8003a30:	af02      	add	r7, sp, #8
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
 8003a38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10b      	bne.n	8003a58 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003a52:	bf00      	nop
 8003a54:	bf00      	nop
 8003a56:	e7fd      	b.n	8003a54 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10b      	bne.n	8003a76 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a62:	f383 8811 	msr	BASEPRI, r3
 8003a66:	f3bf 8f6f 	isb	sy
 8003a6a:	f3bf 8f4f 	dsb	sy
 8003a6e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003a70:	bf00      	nop
 8003a72:	bf00      	nop
 8003a74:	e7fd      	b.n	8003a72 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d002      	beq.n	8003a82 <xQueueGenericCreateStatic+0x56>
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <xQueueGenericCreateStatic+0x5a>
 8003a82:	2301      	movs	r3, #1
 8003a84:	e000      	b.n	8003a88 <xQueueGenericCreateStatic+0x5c>
 8003a86:	2300      	movs	r3, #0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d10b      	bne.n	8003aa4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a90:	f383 8811 	msr	BASEPRI, r3
 8003a94:	f3bf 8f6f 	isb	sy
 8003a98:	f3bf 8f4f 	dsb	sy
 8003a9c:	623b      	str	r3, [r7, #32]
}
 8003a9e:	bf00      	nop
 8003aa0:	bf00      	nop
 8003aa2:	e7fd      	b.n	8003aa0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d102      	bne.n	8003ab0 <xQueueGenericCreateStatic+0x84>
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <xQueueGenericCreateStatic+0x88>
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e000      	b.n	8003ab6 <xQueueGenericCreateStatic+0x8a>
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10b      	bne.n	8003ad2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003abe:	f383 8811 	msr	BASEPRI, r3
 8003ac2:	f3bf 8f6f 	isb	sy
 8003ac6:	f3bf 8f4f 	dsb	sy
 8003aca:	61fb      	str	r3, [r7, #28]
}
 8003acc:	bf00      	nop
 8003ace:	bf00      	nop
 8003ad0:	e7fd      	b.n	8003ace <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003ad2:	2350      	movs	r3, #80	@ 0x50
 8003ad4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	2b50      	cmp	r3, #80	@ 0x50
 8003ada:	d00b      	beq.n	8003af4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ae0:	f383 8811 	msr	BASEPRI, r3
 8003ae4:	f3bf 8f6f 	isb	sy
 8003ae8:	f3bf 8f4f 	dsb	sy
 8003aec:	61bb      	str	r3, [r7, #24]
}
 8003aee:	bf00      	nop
 8003af0:	bf00      	nop
 8003af2:	e7fd      	b.n	8003af0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003af4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00d      	beq.n	8003b1c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b08:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	4613      	mov	r3, r2
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	68b9      	ldr	r1, [r7, #8]
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f000 f805 	bl	8003b26 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3730      	adds	r7, #48	@ 0x30
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b084      	sub	sp, #16
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	607a      	str	r2, [r7, #4]
 8003b32:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d103      	bne.n	8003b42 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	e002      	b.n	8003b48 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	68ba      	ldr	r2, [r7, #8]
 8003b52:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003b54:	2101      	movs	r1, #1
 8003b56:	69b8      	ldr	r0, [r7, #24]
 8003b58:	f7ff fefe 	bl	8003958 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	78fa      	ldrb	r2, [r7, #3]
 8003b60:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003b64:	bf00      	nop
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b08e      	sub	sp, #56	@ 0x38
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
 8003b78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10b      	bne.n	8003ba0 <xQueueGenericSend+0x34>
	__asm volatile
 8003b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b8c:	f383 8811 	msr	BASEPRI, r3
 8003b90:	f3bf 8f6f 	isb	sy
 8003b94:	f3bf 8f4f 	dsb	sy
 8003b98:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003b9a:	bf00      	nop
 8003b9c:	bf00      	nop
 8003b9e:	e7fd      	b.n	8003b9c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d103      	bne.n	8003bae <xQueueGenericSend+0x42>
 8003ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d101      	bne.n	8003bb2 <xQueueGenericSend+0x46>
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e000      	b.n	8003bb4 <xQueueGenericSend+0x48>
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10b      	bne.n	8003bd0 <xQueueGenericSend+0x64>
	__asm volatile
 8003bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bbc:	f383 8811 	msr	BASEPRI, r3
 8003bc0:	f3bf 8f6f 	isb	sy
 8003bc4:	f3bf 8f4f 	dsb	sy
 8003bc8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003bca:	bf00      	nop
 8003bcc:	bf00      	nop
 8003bce:	e7fd      	b.n	8003bcc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d103      	bne.n	8003bde <xQueueGenericSend+0x72>
 8003bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d101      	bne.n	8003be2 <xQueueGenericSend+0x76>
 8003bde:	2301      	movs	r3, #1
 8003be0:	e000      	b.n	8003be4 <xQueueGenericSend+0x78>
 8003be2:	2300      	movs	r3, #0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10b      	bne.n	8003c00 <xQueueGenericSend+0x94>
	__asm volatile
 8003be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bec:	f383 8811 	msr	BASEPRI, r3
 8003bf0:	f3bf 8f6f 	isb	sy
 8003bf4:	f3bf 8f4f 	dsb	sy
 8003bf8:	623b      	str	r3, [r7, #32]
}
 8003bfa:	bf00      	nop
 8003bfc:	bf00      	nop
 8003bfe:	e7fd      	b.n	8003bfc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c00:	f001 f9f6 	bl	8004ff0 <xTaskGetSchedulerState>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d102      	bne.n	8003c10 <xQueueGenericSend+0xa4>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d101      	bne.n	8003c14 <xQueueGenericSend+0xa8>
 8003c10:	2301      	movs	r3, #1
 8003c12:	e000      	b.n	8003c16 <xQueueGenericSend+0xaa>
 8003c14:	2300      	movs	r3, #0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10b      	bne.n	8003c32 <xQueueGenericSend+0xc6>
	__asm volatile
 8003c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c1e:	f383 8811 	msr	BASEPRI, r3
 8003c22:	f3bf 8f6f 	isb	sy
 8003c26:	f3bf 8f4f 	dsb	sy
 8003c2a:	61fb      	str	r3, [r7, #28]
}
 8003c2c:	bf00      	nop
 8003c2e:	bf00      	nop
 8003c30:	e7fd      	b.n	8003c2e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c32:	f001 ff0b 	bl	8005a4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d302      	bcc.n	8003c48 <xQueueGenericSend+0xdc>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b02      	cmp	r3, #2
 8003c46:	d129      	bne.n	8003c9c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003c48:	683a      	ldr	r2, [r7, #0]
 8003c4a:	68b9      	ldr	r1, [r7, #8]
 8003c4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c4e:	f000 fa0f 	bl	8004070 <prvCopyDataToQueue>
 8003c52:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d010      	beq.n	8003c7e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c5e:	3324      	adds	r3, #36	@ 0x24
 8003c60:	4618      	mov	r0, r3
 8003c62:	f000 ffff 	bl	8004c64 <xTaskRemoveFromEventList>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d013      	beq.n	8003c94 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003c6c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d6c <xQueueGenericSend+0x200>)
 8003c6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	f3bf 8f6f 	isb	sy
 8003c7c:	e00a      	b.n	8003c94 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d007      	beq.n	8003c94 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003c84:	4b39      	ldr	r3, [pc, #228]	@ (8003d6c <xQueueGenericSend+0x200>)
 8003c86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c8a:	601a      	str	r2, [r3, #0]
 8003c8c:	f3bf 8f4f 	dsb	sy
 8003c90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003c94:	f001 ff0a 	bl	8005aac <vPortExitCritical>
				return pdPASS;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e063      	b.n	8003d64 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d103      	bne.n	8003caa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003ca2:	f001 ff03 	bl	8005aac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	e05c      	b.n	8003d64 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003caa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d106      	bne.n	8003cbe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003cb0:	f107 0314 	add.w	r3, r7, #20
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f001 f839 	bl	8004d2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003cbe:	f001 fef5 	bl	8005aac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003cc2:	f000 fda5 	bl	8004810 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003cc6:	f001 fec1 	bl	8005a4c <vPortEnterCritical>
 8003cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ccc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003cd0:	b25b      	sxtb	r3, r3
 8003cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd6:	d103      	bne.n	8003ce0 <xQueueGenericSend+0x174>
 8003cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ce6:	b25b      	sxtb	r3, r3
 8003ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cec:	d103      	bne.n	8003cf6 <xQueueGenericSend+0x18a>
 8003cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003cf6:	f001 fed9 	bl	8005aac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003cfa:	1d3a      	adds	r2, r7, #4
 8003cfc:	f107 0314 	add.w	r3, r7, #20
 8003d00:	4611      	mov	r1, r2
 8003d02:	4618      	mov	r0, r3
 8003d04:	f001 f828 	bl	8004d58 <xTaskCheckForTimeOut>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d124      	bne.n	8003d58 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003d0e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d10:	f000 faa6 	bl	8004260 <prvIsQueueFull>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d018      	beq.n	8003d4c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1c:	3310      	adds	r3, #16
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	4611      	mov	r1, r2
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 ff4c 	bl	8004bc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003d28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d2a:	f000 fa31 	bl	8004190 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003d2e:	f000 fd7d 	bl	800482c <xTaskResumeAll>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f47f af7c 	bne.w	8003c32 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003d6c <xQueueGenericSend+0x200>)
 8003d3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	f3bf 8f4f 	dsb	sy
 8003d46:	f3bf 8f6f 	isb	sy
 8003d4a:	e772      	b.n	8003c32 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003d4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d4e:	f000 fa1f 	bl	8004190 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d52:	f000 fd6b 	bl	800482c <xTaskResumeAll>
 8003d56:	e76c      	b.n	8003c32 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003d58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d5a:	f000 fa19 	bl	8004190 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d5e:	f000 fd65 	bl	800482c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003d62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3738      	adds	r7, #56	@ 0x38
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	e000ed04 	.word	0xe000ed04

08003d70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b090      	sub	sp, #64	@ 0x40
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
 8003d7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10b      	bne.n	8003da0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d8c:	f383 8811 	msr	BASEPRI, r3
 8003d90:	f3bf 8f6f 	isb	sy
 8003d94:	f3bf 8f4f 	dsb	sy
 8003d98:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003d9a:	bf00      	nop
 8003d9c:	bf00      	nop
 8003d9e:	e7fd      	b.n	8003d9c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d103      	bne.n	8003dae <xQueueGenericSendFromISR+0x3e>
 8003da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <xQueueGenericSendFromISR+0x42>
 8003dae:	2301      	movs	r3, #1
 8003db0:	e000      	b.n	8003db4 <xQueueGenericSendFromISR+0x44>
 8003db2:	2300      	movs	r3, #0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d10b      	bne.n	8003dd0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dbc:	f383 8811 	msr	BASEPRI, r3
 8003dc0:	f3bf 8f6f 	isb	sy
 8003dc4:	f3bf 8f4f 	dsb	sy
 8003dc8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003dca:	bf00      	nop
 8003dcc:	bf00      	nop
 8003dce:	e7fd      	b.n	8003dcc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d103      	bne.n	8003dde <xQueueGenericSendFromISR+0x6e>
 8003dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d101      	bne.n	8003de2 <xQueueGenericSendFromISR+0x72>
 8003dde:	2301      	movs	r3, #1
 8003de0:	e000      	b.n	8003de4 <xQueueGenericSendFromISR+0x74>
 8003de2:	2300      	movs	r3, #0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d10b      	bne.n	8003e00 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dec:	f383 8811 	msr	BASEPRI, r3
 8003df0:	f3bf 8f6f 	isb	sy
 8003df4:	f3bf 8f4f 	dsb	sy
 8003df8:	623b      	str	r3, [r7, #32]
}
 8003dfa:	bf00      	nop
 8003dfc:	bf00      	nop
 8003dfe:	e7fd      	b.n	8003dfc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e00:	f001 fee6 	bl	8005bd0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003e04:	f3ef 8211 	mrs	r2, BASEPRI
 8003e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e0c:	f383 8811 	msr	BASEPRI, r3
 8003e10:	f3bf 8f6f 	isb	sy
 8003e14:	f3bf 8f4f 	dsb	sy
 8003e18:	61fa      	str	r2, [r7, #28]
 8003e1a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003e1c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e1e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d302      	bcc.n	8003e32 <xQueueGenericSendFromISR+0xc2>
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d12f      	bne.n	8003e92 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e38:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	68b9      	ldr	r1, [r7, #8]
 8003e46:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003e48:	f000 f912 	bl	8004070 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003e4c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e54:	d112      	bne.n	8003e7c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d016      	beq.n	8003e8c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e60:	3324      	adds	r3, #36	@ 0x24
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 fefe 	bl	8004c64 <xTaskRemoveFromEventList>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00e      	beq.n	8003e8c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00b      	beq.n	8003e8c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	e007      	b.n	8003e8c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003e7c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003e80:	3301      	adds	r3, #1
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	b25a      	sxtb	r2, r3
 8003e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003e90:	e001      	b.n	8003e96 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003e92:	2300      	movs	r3, #0
 8003e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e98:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003ea0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003ea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3740      	adds	r7, #64	@ 0x40
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}

08003eac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b08c      	sub	sp, #48	@ 0x30
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10b      	bne.n	8003ede <xQueueReceive+0x32>
	__asm volatile
 8003ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eca:	f383 8811 	msr	BASEPRI, r3
 8003ece:	f3bf 8f6f 	isb	sy
 8003ed2:	f3bf 8f4f 	dsb	sy
 8003ed6:	623b      	str	r3, [r7, #32]
}
 8003ed8:	bf00      	nop
 8003eda:	bf00      	nop
 8003edc:	e7fd      	b.n	8003eda <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d103      	bne.n	8003eec <xQueueReceive+0x40>
 8003ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d101      	bne.n	8003ef0 <xQueueReceive+0x44>
 8003eec:	2301      	movs	r3, #1
 8003eee:	e000      	b.n	8003ef2 <xQueueReceive+0x46>
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10b      	bne.n	8003f0e <xQueueReceive+0x62>
	__asm volatile
 8003ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003efa:	f383 8811 	msr	BASEPRI, r3
 8003efe:	f3bf 8f6f 	isb	sy
 8003f02:	f3bf 8f4f 	dsb	sy
 8003f06:	61fb      	str	r3, [r7, #28]
}
 8003f08:	bf00      	nop
 8003f0a:	bf00      	nop
 8003f0c:	e7fd      	b.n	8003f0a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f0e:	f001 f86f 	bl	8004ff0 <xTaskGetSchedulerState>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d102      	bne.n	8003f1e <xQueueReceive+0x72>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <xQueueReceive+0x76>
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e000      	b.n	8003f24 <xQueueReceive+0x78>
 8003f22:	2300      	movs	r3, #0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d10b      	bne.n	8003f40 <xQueueReceive+0x94>
	__asm volatile
 8003f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f2c:	f383 8811 	msr	BASEPRI, r3
 8003f30:	f3bf 8f6f 	isb	sy
 8003f34:	f3bf 8f4f 	dsb	sy
 8003f38:	61bb      	str	r3, [r7, #24]
}
 8003f3a:	bf00      	nop
 8003f3c:	bf00      	nop
 8003f3e:	e7fd      	b.n	8003f3c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003f40:	f001 fd84 	bl	8005a4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f48:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d01f      	beq.n	8003f90 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003f50:	68b9      	ldr	r1, [r7, #8]
 8003f52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f54:	f000 f8f6 	bl	8004144 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5a:	1e5a      	subs	r2, r3, #1
 8003f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f5e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d00f      	beq.n	8003f88 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f6a:	3310      	adds	r3, #16
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f000 fe79 	bl	8004c64 <xTaskRemoveFromEventList>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d007      	beq.n	8003f88 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003f78:	4b3c      	ldr	r3, [pc, #240]	@ (800406c <xQueueReceive+0x1c0>)
 8003f7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	f3bf 8f4f 	dsb	sy
 8003f84:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003f88:	f001 fd90 	bl	8005aac <vPortExitCritical>
				return pdPASS;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e069      	b.n	8004064 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d103      	bne.n	8003f9e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f96:	f001 fd89 	bl	8005aac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	e062      	b.n	8004064 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d106      	bne.n	8003fb2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003fa4:	f107 0310 	add.w	r3, r7, #16
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 febf 	bl	8004d2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003fb2:	f001 fd7b 	bl	8005aac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003fb6:	f000 fc2b 	bl	8004810 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003fba:	f001 fd47 	bl	8005a4c <vPortEnterCritical>
 8003fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003fc4:	b25b      	sxtb	r3, r3
 8003fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fca:	d103      	bne.n	8003fd4 <xQueueReceive+0x128>
 8003fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003fda:	b25b      	sxtb	r3, r3
 8003fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe0:	d103      	bne.n	8003fea <xQueueReceive+0x13e>
 8003fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003fea:	f001 fd5f 	bl	8005aac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003fee:	1d3a      	adds	r2, r7, #4
 8003ff0:	f107 0310 	add.w	r3, r7, #16
 8003ff4:	4611      	mov	r1, r2
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f000 feae 	bl	8004d58 <xTaskCheckForTimeOut>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d123      	bne.n	800404a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004002:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004004:	f000 f916 	bl	8004234 <prvIsQueueEmpty>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d017      	beq.n	800403e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800400e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004010:	3324      	adds	r3, #36	@ 0x24
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	4611      	mov	r1, r2
 8004016:	4618      	mov	r0, r3
 8004018:	f000 fdd2 	bl	8004bc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800401c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800401e:	f000 f8b7 	bl	8004190 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004022:	f000 fc03 	bl	800482c <xTaskResumeAll>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d189      	bne.n	8003f40 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800402c:	4b0f      	ldr	r3, [pc, #60]	@ (800406c <xQueueReceive+0x1c0>)
 800402e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	f3bf 8f4f 	dsb	sy
 8004038:	f3bf 8f6f 	isb	sy
 800403c:	e780      	b.n	8003f40 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800403e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004040:	f000 f8a6 	bl	8004190 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004044:	f000 fbf2 	bl	800482c <xTaskResumeAll>
 8004048:	e77a      	b.n	8003f40 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800404a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800404c:	f000 f8a0 	bl	8004190 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004050:	f000 fbec 	bl	800482c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004054:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004056:	f000 f8ed 	bl	8004234 <prvIsQueueEmpty>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	f43f af6f 	beq.w	8003f40 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004062:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004064:	4618      	mov	r0, r3
 8004066:	3730      	adds	r7, #48	@ 0x30
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	e000ed04 	.word	0xe000ed04

08004070 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800407c:	2300      	movs	r3, #0
 800407e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004084:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408a:	2b00      	cmp	r3, #0
 800408c:	d10d      	bne.n	80040aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d14d      	bne.n	8004132 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	4618      	mov	r0, r3
 800409c:	f000 ffc6 	bl	800502c <xTaskPriorityDisinherit>
 80040a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	609a      	str	r2, [r3, #8]
 80040a8:	e043      	b.n	8004132 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d119      	bne.n	80040e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6858      	ldr	r0, [r3, #4]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b8:	461a      	mov	r2, r3
 80040ba:	68b9      	ldr	r1, [r7, #8]
 80040bc:	f002 f886 	bl	80061cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	685a      	ldr	r2, [r3, #4]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c8:	441a      	add	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	685a      	ldr	r2, [r3, #4]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d32b      	bcc.n	8004132 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	605a      	str	r2, [r3, #4]
 80040e2:	e026      	b.n	8004132 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	68d8      	ldr	r0, [r3, #12]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ec:	461a      	mov	r2, r3
 80040ee:	68b9      	ldr	r1, [r7, #8]
 80040f0:	f002 f86c 	bl	80061cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	68da      	ldr	r2, [r3, #12]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fc:	425b      	negs	r3, r3
 80040fe:	441a      	add	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	68da      	ldr	r2, [r3, #12]
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	429a      	cmp	r2, r3
 800410e:	d207      	bcs.n	8004120 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	689a      	ldr	r2, [r3, #8]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004118:	425b      	negs	r3, r3
 800411a:	441a      	add	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d105      	bne.n	8004132 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d002      	beq.n	8004132 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	3b01      	subs	r3, #1
 8004130:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1c5a      	adds	r2, r3, #1
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800413a:	697b      	ldr	r3, [r7, #20]
}
 800413c:	4618      	mov	r0, r3
 800413e:	3718      	adds	r7, #24
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004152:	2b00      	cmp	r3, #0
 8004154:	d018      	beq.n	8004188 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	68da      	ldr	r2, [r3, #12]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415e:	441a      	add	r2, r3
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	429a      	cmp	r2, r3
 800416e:	d303      	bcc.n	8004178 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	68d9      	ldr	r1, [r3, #12]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004180:	461a      	mov	r2, r3
 8004182:	6838      	ldr	r0, [r7, #0]
 8004184:	f002 f822 	bl	80061cc <memcpy>
	}
}
 8004188:	bf00      	nop
 800418a:	3708      	adds	r7, #8
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004198:	f001 fc58 	bl	8005a4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041a2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80041a4:	e011      	b.n	80041ca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d012      	beq.n	80041d4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	3324      	adds	r3, #36	@ 0x24
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 fd56 	bl	8004c64 <xTaskRemoveFromEventList>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80041be:	f000 fe2f 	bl	8004e20 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80041c2:	7bfb      	ldrb	r3, [r7, #15]
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80041ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	dce9      	bgt.n	80041a6 <prvUnlockQueue+0x16>
 80041d2:	e000      	b.n	80041d6 <prvUnlockQueue+0x46>
					break;
 80041d4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	22ff      	movs	r2, #255	@ 0xff
 80041da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80041de:	f001 fc65 	bl	8005aac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80041e2:	f001 fc33 	bl	8005a4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80041ec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80041ee:	e011      	b.n	8004214 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d012      	beq.n	800421e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3310      	adds	r3, #16
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fd31 	bl	8004c64 <xTaskRemoveFromEventList>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004208:	f000 fe0a 	bl	8004e20 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800420c:	7bbb      	ldrb	r3, [r7, #14]
 800420e:	3b01      	subs	r3, #1
 8004210:	b2db      	uxtb	r3, r3
 8004212:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004214:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004218:	2b00      	cmp	r3, #0
 800421a:	dce9      	bgt.n	80041f0 <prvUnlockQueue+0x60>
 800421c:	e000      	b.n	8004220 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800421e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	22ff      	movs	r2, #255	@ 0xff
 8004224:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004228:	f001 fc40 	bl	8005aac <vPortExitCritical>
}
 800422c:	bf00      	nop
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800423c:	f001 fc06 	bl	8005a4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004244:	2b00      	cmp	r3, #0
 8004246:	d102      	bne.n	800424e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004248:	2301      	movs	r3, #1
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	e001      	b.n	8004252 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800424e:	2300      	movs	r3, #0
 8004250:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004252:	f001 fc2b 	bl	8005aac <vPortExitCritical>

	return xReturn;
 8004256:	68fb      	ldr	r3, [r7, #12]
}
 8004258:	4618      	mov	r0, r3
 800425a:	3710      	adds	r7, #16
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004268:	f001 fbf0 	bl	8005a4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004274:	429a      	cmp	r2, r3
 8004276:	d102      	bne.n	800427e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004278:	2301      	movs	r3, #1
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	e001      	b.n	8004282 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800427e:	2300      	movs	r3, #0
 8004280:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004282:	f001 fc13 	bl	8005aac <vPortExitCritical>

	return xReturn;
 8004286:	68fb      	ldr	r3, [r7, #12]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3710      	adds	r7, #16
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800429a:	2300      	movs	r3, #0
 800429c:	60fb      	str	r3, [r7, #12]
 800429e:	e014      	b.n	80042ca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80042a0:	4a0e      	ldr	r2, [pc, #56]	@ (80042dc <vQueueAddToRegistry+0x4c>)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10b      	bne.n	80042c4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80042ac:	490b      	ldr	r1, [pc, #44]	@ (80042dc <vQueueAddToRegistry+0x4c>)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80042b6:	4a09      	ldr	r2, [pc, #36]	@ (80042dc <vQueueAddToRegistry+0x4c>)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	00db      	lsls	r3, r3, #3
 80042bc:	4413      	add	r3, r2
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80042c2:	e006      	b.n	80042d2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	3301      	adds	r3, #1
 80042c8:	60fb      	str	r3, [r7, #12]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2b07      	cmp	r3, #7
 80042ce:	d9e7      	bls.n	80042a0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80042d0:	bf00      	nop
 80042d2:	bf00      	nop
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bc80      	pop	{r7}
 80042da:	4770      	bx	lr
 80042dc:	20000aa8 	.word	0x20000aa8

080042e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80042f0:	f001 fbac 	bl	8005a4c <vPortEnterCritical>
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042fa:	b25b      	sxtb	r3, r3
 80042fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004300:	d103      	bne.n	800430a <vQueueWaitForMessageRestricted+0x2a>
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004310:	b25b      	sxtb	r3, r3
 8004312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004316:	d103      	bne.n	8004320 <vQueueWaitForMessageRestricted+0x40>
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004320:	f001 fbc4 	bl	8005aac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004328:	2b00      	cmp	r3, #0
 800432a:	d106      	bne.n	800433a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	3324      	adds	r3, #36	@ 0x24
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	68b9      	ldr	r1, [r7, #8]
 8004334:	4618      	mov	r0, r3
 8004336:	f000 fc69 	bl	8004c0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800433a:	6978      	ldr	r0, [r7, #20]
 800433c:	f7ff ff28 	bl	8004190 <prvUnlockQueue>
	}
 8004340:	bf00      	nop
 8004342:	3718      	adds	r7, #24
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004348:	b580      	push	{r7, lr}
 800434a:	b08e      	sub	sp, #56	@ 0x38
 800434c:	af04      	add	r7, sp, #16
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
 8004354:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <xTaskCreateStatic+0x2c>
	__asm volatile
 800435c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004360:	f383 8811 	msr	BASEPRI, r3
 8004364:	f3bf 8f6f 	isb	sy
 8004368:	f3bf 8f4f 	dsb	sy
 800436c:	623b      	str	r3, [r7, #32]
}
 800436e:	bf00      	nop
 8004370:	bf00      	nop
 8004372:	e7fd      	b.n	8004370 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10b      	bne.n	8004392 <xTaskCreateStatic+0x4a>
	__asm volatile
 800437a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800437e:	f383 8811 	msr	BASEPRI, r3
 8004382:	f3bf 8f6f 	isb	sy
 8004386:	f3bf 8f4f 	dsb	sy
 800438a:	61fb      	str	r3, [r7, #28]
}
 800438c:	bf00      	nop
 800438e:	bf00      	nop
 8004390:	e7fd      	b.n	800438e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004392:	23a8      	movs	r3, #168	@ 0xa8
 8004394:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	2ba8      	cmp	r3, #168	@ 0xa8
 800439a:	d00b      	beq.n	80043b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800439c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043a0:	f383 8811 	msr	BASEPRI, r3
 80043a4:	f3bf 8f6f 	isb	sy
 80043a8:	f3bf 8f4f 	dsb	sy
 80043ac:	61bb      	str	r3, [r7, #24]
}
 80043ae:	bf00      	nop
 80043b0:	bf00      	nop
 80043b2:	e7fd      	b.n	80043b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80043b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80043b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d01e      	beq.n	80043fa <xTaskCreateStatic+0xb2>
 80043bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d01b      	beq.n	80043fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80043c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80043c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80043ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80043cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ce:	2202      	movs	r2, #2
 80043d0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80043d4:	2300      	movs	r3, #0
 80043d6:	9303      	str	r3, [sp, #12]
 80043d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043da:	9302      	str	r3, [sp, #8]
 80043dc:	f107 0314 	add.w	r3, r7, #20
 80043e0:	9301      	str	r3, [sp, #4]
 80043e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e4:	9300      	str	r3, [sp, #0]
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	68b9      	ldr	r1, [r7, #8]
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 f851 	bl	8004494 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80043f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80043f4:	f000 f8f6 	bl	80045e4 <prvAddNewTaskToReadyList>
 80043f8:	e001      	b.n	80043fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80043fa:	2300      	movs	r3, #0
 80043fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80043fe:	697b      	ldr	r3, [r7, #20]
	}
 8004400:	4618      	mov	r0, r3
 8004402:	3728      	adds	r7, #40	@ 0x28
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004408:	b580      	push	{r7, lr}
 800440a:	b08c      	sub	sp, #48	@ 0x30
 800440c:	af04      	add	r7, sp, #16
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	603b      	str	r3, [r7, #0]
 8004414:	4613      	mov	r3, r2
 8004416:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004418:	88fb      	ldrh	r3, [r7, #6]
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4618      	mov	r0, r3
 800441e:	f001 fc17 	bl	8005c50 <pvPortMalloc>
 8004422:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00e      	beq.n	8004448 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800442a:	20a8      	movs	r0, #168	@ 0xa8
 800442c:	f001 fc10 	bl	8005c50 <pvPortMalloc>
 8004430:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	697a      	ldr	r2, [r7, #20]
 800443c:	631a      	str	r2, [r3, #48]	@ 0x30
 800443e:	e005      	b.n	800444c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004440:	6978      	ldr	r0, [r7, #20]
 8004442:	f001 fcd3 	bl	8005dec <vPortFree>
 8004446:	e001      	b.n	800444c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004448:	2300      	movs	r3, #0
 800444a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d017      	beq.n	8004482 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800445a:	88fa      	ldrh	r2, [r7, #6]
 800445c:	2300      	movs	r3, #0
 800445e:	9303      	str	r3, [sp, #12]
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	9302      	str	r3, [sp, #8]
 8004464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004466:	9301      	str	r3, [sp, #4]
 8004468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800446a:	9300      	str	r3, [sp, #0]
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	68b9      	ldr	r1, [r7, #8]
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 f80f 	bl	8004494 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004476:	69f8      	ldr	r0, [r7, #28]
 8004478:	f000 f8b4 	bl	80045e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800447c:	2301      	movs	r3, #1
 800447e:	61bb      	str	r3, [r7, #24]
 8004480:	e002      	b.n	8004488 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004482:	f04f 33ff 	mov.w	r3, #4294967295
 8004486:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004488:	69bb      	ldr	r3, [r7, #24]
	}
 800448a:	4618      	mov	r0, r3
 800448c:	3720      	adds	r7, #32
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
	...

08004494 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b088      	sub	sp, #32
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
 80044a0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80044a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	461a      	mov	r2, r3
 80044ac:	21a5      	movs	r1, #165	@ 0xa5
 80044ae:	f001 fddd 	bl	800606c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80044b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80044bc:	3b01      	subs	r3, #1
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	f023 0307 	bic.w	r3, r3, #7
 80044ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00b      	beq.n	80044ee <prvInitialiseNewTask+0x5a>
	__asm volatile
 80044d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044da:	f383 8811 	msr	BASEPRI, r3
 80044de:	f3bf 8f6f 	isb	sy
 80044e2:	f3bf 8f4f 	dsb	sy
 80044e6:	617b      	str	r3, [r7, #20]
}
 80044e8:	bf00      	nop
 80044ea:	bf00      	nop
 80044ec:	e7fd      	b.n	80044ea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d01f      	beq.n	8004534 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80044f4:	2300      	movs	r3, #0
 80044f6:	61fb      	str	r3, [r7, #28]
 80044f8:	e012      	b.n	8004520 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80044fa:	68ba      	ldr	r2, [r7, #8]
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	4413      	add	r3, r2
 8004500:	7819      	ldrb	r1, [r3, #0]
 8004502:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	4413      	add	r3, r2
 8004508:	3334      	adds	r3, #52	@ 0x34
 800450a:	460a      	mov	r2, r1
 800450c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800450e:	68ba      	ldr	r2, [r7, #8]
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	4413      	add	r3, r2
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d006      	beq.n	8004528 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	3301      	adds	r3, #1
 800451e:	61fb      	str	r3, [r7, #28]
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	2b0f      	cmp	r3, #15
 8004524:	d9e9      	bls.n	80044fa <prvInitialiseNewTask+0x66>
 8004526:	e000      	b.n	800452a <prvInitialiseNewTask+0x96>
			{
				break;
 8004528:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800452a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004532:	e003      	b.n	800453c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800453c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800453e:	2b37      	cmp	r3, #55	@ 0x37
 8004540:	d901      	bls.n	8004546 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004542:	2337      	movs	r3, #55	@ 0x37
 8004544:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004548:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800454a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800454c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004550:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004554:	2200      	movs	r2, #0
 8004556:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800455a:	3304      	adds	r3, #4
 800455c:	4618      	mov	r0, r3
 800455e:	f7ff f96a 	bl	8003836 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004564:	3318      	adds	r3, #24
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff f965 	bl	8003836 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800456c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800456e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004570:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004574:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800457a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800457c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800457e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004580:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004584:	2200      	movs	r2, #0
 8004586:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800458a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800458c:	2200      	movs	r2, #0
 800458e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004594:	3354      	adds	r3, #84	@ 0x54
 8004596:	224c      	movs	r2, #76	@ 0x4c
 8004598:	2100      	movs	r1, #0
 800459a:	4618      	mov	r0, r3
 800459c:	f001 fd66 	bl	800606c <memset>
 80045a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a2:	4a0d      	ldr	r2, [pc, #52]	@ (80045d8 <prvInitialiseNewTask+0x144>)
 80045a4:	659a      	str	r2, [r3, #88]	@ 0x58
 80045a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a8:	4a0c      	ldr	r2, [pc, #48]	@ (80045dc <prvInitialiseNewTask+0x148>)
 80045aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80045ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ae:	4a0c      	ldr	r2, [pc, #48]	@ (80045e0 <prvInitialiseNewTask+0x14c>)
 80045b0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80045b2:	683a      	ldr	r2, [r7, #0]
 80045b4:	68f9      	ldr	r1, [r7, #12]
 80045b6:	69b8      	ldr	r0, [r7, #24]
 80045b8:	f001 f954 	bl	8005864 <pxPortInitialiseStack>
 80045bc:	4602      	mov	r2, r0
 80045be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80045c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d002      	beq.n	80045ce <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80045c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80045ce:	bf00      	nop
 80045d0:	3720      	adds	r7, #32
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	20001d3c 	.word	0x20001d3c
 80045dc:	20001da4 	.word	0x20001da4
 80045e0:	20001e0c 	.word	0x20001e0c

080045e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80045ec:	f001 fa2e 	bl	8005a4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80045f0:	4b2d      	ldr	r3, [pc, #180]	@ (80046a8 <prvAddNewTaskToReadyList+0xc4>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	3301      	adds	r3, #1
 80045f6:	4a2c      	ldr	r2, [pc, #176]	@ (80046a8 <prvAddNewTaskToReadyList+0xc4>)
 80045f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80045fa:	4b2c      	ldr	r3, [pc, #176]	@ (80046ac <prvAddNewTaskToReadyList+0xc8>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d109      	bne.n	8004616 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004602:	4a2a      	ldr	r2, [pc, #168]	@ (80046ac <prvAddNewTaskToReadyList+0xc8>)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004608:	4b27      	ldr	r3, [pc, #156]	@ (80046a8 <prvAddNewTaskToReadyList+0xc4>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	2b01      	cmp	r3, #1
 800460e:	d110      	bne.n	8004632 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004610:	f000 fc2a 	bl	8004e68 <prvInitialiseTaskLists>
 8004614:	e00d      	b.n	8004632 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004616:	4b26      	ldr	r3, [pc, #152]	@ (80046b0 <prvAddNewTaskToReadyList+0xcc>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d109      	bne.n	8004632 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800461e:	4b23      	ldr	r3, [pc, #140]	@ (80046ac <prvAddNewTaskToReadyList+0xc8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004628:	429a      	cmp	r2, r3
 800462a:	d802      	bhi.n	8004632 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800462c:	4a1f      	ldr	r2, [pc, #124]	@ (80046ac <prvAddNewTaskToReadyList+0xc8>)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004632:	4b20      	ldr	r3, [pc, #128]	@ (80046b4 <prvAddNewTaskToReadyList+0xd0>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	3301      	adds	r3, #1
 8004638:	4a1e      	ldr	r2, [pc, #120]	@ (80046b4 <prvAddNewTaskToReadyList+0xd0>)
 800463a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800463c:	4b1d      	ldr	r3, [pc, #116]	@ (80046b4 <prvAddNewTaskToReadyList+0xd0>)
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004648:	4b1b      	ldr	r3, [pc, #108]	@ (80046b8 <prvAddNewTaskToReadyList+0xd4>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	429a      	cmp	r2, r3
 800464e:	d903      	bls.n	8004658 <prvAddNewTaskToReadyList+0x74>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004654:	4a18      	ldr	r2, [pc, #96]	@ (80046b8 <prvAddNewTaskToReadyList+0xd4>)
 8004656:	6013      	str	r3, [r2, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800465c:	4613      	mov	r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	4413      	add	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	4a15      	ldr	r2, [pc, #84]	@ (80046bc <prvAddNewTaskToReadyList+0xd8>)
 8004666:	441a      	add	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	3304      	adds	r3, #4
 800466c:	4619      	mov	r1, r3
 800466e:	4610      	mov	r0, r2
 8004670:	f7ff f8ed 	bl	800384e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004674:	f001 fa1a 	bl	8005aac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004678:	4b0d      	ldr	r3, [pc, #52]	@ (80046b0 <prvAddNewTaskToReadyList+0xcc>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00e      	beq.n	800469e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004680:	4b0a      	ldr	r3, [pc, #40]	@ (80046ac <prvAddNewTaskToReadyList+0xc8>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800468a:	429a      	cmp	r2, r3
 800468c:	d207      	bcs.n	800469e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800468e:	4b0c      	ldr	r3, [pc, #48]	@ (80046c0 <prvAddNewTaskToReadyList+0xdc>)
 8004690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004694:	601a      	str	r2, [r3, #0]
 8004696:	f3bf 8f4f 	dsb	sy
 800469a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800469e:	bf00      	nop
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	20000fbc 	.word	0x20000fbc
 80046ac:	20000ae8 	.word	0x20000ae8
 80046b0:	20000fc8 	.word	0x20000fc8
 80046b4:	20000fd8 	.word	0x20000fd8
 80046b8:	20000fc4 	.word	0x20000fc4
 80046bc:	20000aec 	.word	0x20000aec
 80046c0:	e000ed04 	.word	0xe000ed04

080046c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80046cc:	2300      	movs	r3, #0
 80046ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d018      	beq.n	8004708 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80046d6:	4b14      	ldr	r3, [pc, #80]	@ (8004728 <vTaskDelay+0x64>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00b      	beq.n	80046f6 <vTaskDelay+0x32>
	__asm volatile
 80046de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046e2:	f383 8811 	msr	BASEPRI, r3
 80046e6:	f3bf 8f6f 	isb	sy
 80046ea:	f3bf 8f4f 	dsb	sy
 80046ee:	60bb      	str	r3, [r7, #8]
}
 80046f0:	bf00      	nop
 80046f2:	bf00      	nop
 80046f4:	e7fd      	b.n	80046f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80046f6:	f000 f88b 	bl	8004810 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80046fa:	2100      	movs	r1, #0
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f000 fd05 	bl	800510c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004702:	f000 f893 	bl	800482c <xTaskResumeAll>
 8004706:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d107      	bne.n	800471e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800470e:	4b07      	ldr	r3, [pc, #28]	@ (800472c <vTaskDelay+0x68>)
 8004710:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004714:	601a      	str	r2, [r3, #0]
 8004716:	f3bf 8f4f 	dsb	sy
 800471a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800471e:	bf00      	nop
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	20000fe4 	.word	0x20000fe4
 800472c:	e000ed04 	.word	0xe000ed04

08004730 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b08a      	sub	sp, #40	@ 0x28
 8004734:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004736:	2300      	movs	r3, #0
 8004738:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800473a:	2300      	movs	r3, #0
 800473c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800473e:	463a      	mov	r2, r7
 8004740:	1d39      	adds	r1, r7, #4
 8004742:	f107 0308 	add.w	r3, r7, #8
 8004746:	4618      	mov	r0, r3
 8004748:	f7fc f80e 	bl	8000768 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800474c:	6839      	ldr	r1, [r7, #0]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	9202      	str	r2, [sp, #8]
 8004754:	9301      	str	r3, [sp, #4]
 8004756:	2300      	movs	r3, #0
 8004758:	9300      	str	r3, [sp, #0]
 800475a:	2300      	movs	r3, #0
 800475c:	460a      	mov	r2, r1
 800475e:	4924      	ldr	r1, [pc, #144]	@ (80047f0 <vTaskStartScheduler+0xc0>)
 8004760:	4824      	ldr	r0, [pc, #144]	@ (80047f4 <vTaskStartScheduler+0xc4>)
 8004762:	f7ff fdf1 	bl	8004348 <xTaskCreateStatic>
 8004766:	4603      	mov	r3, r0
 8004768:	4a23      	ldr	r2, [pc, #140]	@ (80047f8 <vTaskStartScheduler+0xc8>)
 800476a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800476c:	4b22      	ldr	r3, [pc, #136]	@ (80047f8 <vTaskStartScheduler+0xc8>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d002      	beq.n	800477a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004774:	2301      	movs	r3, #1
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	e001      	b.n	800477e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800477a:	2300      	movs	r3, #0
 800477c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d102      	bne.n	800478a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004784:	f000 fd16 	bl	80051b4 <xTimerCreateTimerTask>
 8004788:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d11b      	bne.n	80047c8 <vTaskStartScheduler+0x98>
	__asm volatile
 8004790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	613b      	str	r3, [r7, #16]
}
 80047a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80047a4:	4b15      	ldr	r3, [pc, #84]	@ (80047fc <vTaskStartScheduler+0xcc>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	3354      	adds	r3, #84	@ 0x54
 80047aa:	4a15      	ldr	r2, [pc, #84]	@ (8004800 <vTaskStartScheduler+0xd0>)
 80047ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80047ae:	4b15      	ldr	r3, [pc, #84]	@ (8004804 <vTaskStartScheduler+0xd4>)
 80047b0:	f04f 32ff 	mov.w	r2, #4294967295
 80047b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80047b6:	4b14      	ldr	r3, [pc, #80]	@ (8004808 <vTaskStartScheduler+0xd8>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80047bc:	4b13      	ldr	r3, [pc, #76]	@ (800480c <vTaskStartScheduler+0xdc>)
 80047be:	2200      	movs	r2, #0
 80047c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80047c2:	f001 f8d1 	bl	8005968 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80047c6:	e00f      	b.n	80047e8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ce:	d10b      	bne.n	80047e8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80047d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d4:	f383 8811 	msr	BASEPRI, r3
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	f3bf 8f4f 	dsb	sy
 80047e0:	60fb      	str	r3, [r7, #12]
}
 80047e2:	bf00      	nop
 80047e4:	bf00      	nop
 80047e6:	e7fd      	b.n	80047e4 <vTaskStartScheduler+0xb4>
}
 80047e8:	bf00      	nop
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	08006ee0 	.word	0x08006ee0
 80047f4:	08004e39 	.word	0x08004e39
 80047f8:	20000fe0 	.word	0x20000fe0
 80047fc:	20000ae8 	.word	0x20000ae8
 8004800:	20000010 	.word	0x20000010
 8004804:	20000fdc 	.word	0x20000fdc
 8004808:	20000fc8 	.word	0x20000fc8
 800480c:	20000fc0 	.word	0x20000fc0

08004810 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004814:	4b04      	ldr	r3, [pc, #16]	@ (8004828 <vTaskSuspendAll+0x18>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	3301      	adds	r3, #1
 800481a:	4a03      	ldr	r2, [pc, #12]	@ (8004828 <vTaskSuspendAll+0x18>)
 800481c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800481e:	bf00      	nop
 8004820:	46bd      	mov	sp, r7
 8004822:	bc80      	pop	{r7}
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	20000fe4 	.word	0x20000fe4

0800482c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004832:	2300      	movs	r3, #0
 8004834:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004836:	2300      	movs	r3, #0
 8004838:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800483a:	4b42      	ldr	r3, [pc, #264]	@ (8004944 <xTaskResumeAll+0x118>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d10b      	bne.n	800485a <xTaskResumeAll+0x2e>
	__asm volatile
 8004842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004846:	f383 8811 	msr	BASEPRI, r3
 800484a:	f3bf 8f6f 	isb	sy
 800484e:	f3bf 8f4f 	dsb	sy
 8004852:	603b      	str	r3, [r7, #0]
}
 8004854:	bf00      	nop
 8004856:	bf00      	nop
 8004858:	e7fd      	b.n	8004856 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800485a:	f001 f8f7 	bl	8005a4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800485e:	4b39      	ldr	r3, [pc, #228]	@ (8004944 <xTaskResumeAll+0x118>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	3b01      	subs	r3, #1
 8004864:	4a37      	ldr	r2, [pc, #220]	@ (8004944 <xTaskResumeAll+0x118>)
 8004866:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004868:	4b36      	ldr	r3, [pc, #216]	@ (8004944 <xTaskResumeAll+0x118>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d162      	bne.n	8004936 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004870:	4b35      	ldr	r3, [pc, #212]	@ (8004948 <xTaskResumeAll+0x11c>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d05e      	beq.n	8004936 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004878:	e02f      	b.n	80048da <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800487a:	4b34      	ldr	r3, [pc, #208]	@ (800494c <xTaskResumeAll+0x120>)
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	3318      	adds	r3, #24
 8004886:	4618      	mov	r0, r3
 8004888:	f7ff f83c 	bl	8003904 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	3304      	adds	r3, #4
 8004890:	4618      	mov	r0, r3
 8004892:	f7ff f837 	bl	8003904 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800489a:	4b2d      	ldr	r3, [pc, #180]	@ (8004950 <xTaskResumeAll+0x124>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	429a      	cmp	r2, r3
 80048a0:	d903      	bls.n	80048aa <xTaskResumeAll+0x7e>
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a6:	4a2a      	ldr	r2, [pc, #168]	@ (8004950 <xTaskResumeAll+0x124>)
 80048a8:	6013      	str	r3, [r2, #0]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048ae:	4613      	mov	r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	4413      	add	r3, r2
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4a27      	ldr	r2, [pc, #156]	@ (8004954 <xTaskResumeAll+0x128>)
 80048b8:	441a      	add	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	3304      	adds	r3, #4
 80048be:	4619      	mov	r1, r3
 80048c0:	4610      	mov	r0, r2
 80048c2:	f7fe ffc4 	bl	800384e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048ca:	4b23      	ldr	r3, [pc, #140]	@ (8004958 <xTaskResumeAll+0x12c>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d302      	bcc.n	80048da <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80048d4:	4b21      	ldr	r3, [pc, #132]	@ (800495c <xTaskResumeAll+0x130>)
 80048d6:	2201      	movs	r2, #1
 80048d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80048da:	4b1c      	ldr	r3, [pc, #112]	@ (800494c <xTaskResumeAll+0x120>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1cb      	bne.n	800487a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d001      	beq.n	80048ec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80048e8:	f000 fb62 	bl	8004fb0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80048ec:	4b1c      	ldr	r3, [pc, #112]	@ (8004960 <xTaskResumeAll+0x134>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d010      	beq.n	800491a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80048f8:	f000 f844 	bl	8004984 <xTaskIncrementTick>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d002      	beq.n	8004908 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004902:	4b16      	ldr	r3, [pc, #88]	@ (800495c <xTaskResumeAll+0x130>)
 8004904:	2201      	movs	r2, #1
 8004906:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	3b01      	subs	r3, #1
 800490c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1f1      	bne.n	80048f8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004914:	4b12      	ldr	r3, [pc, #72]	@ (8004960 <xTaskResumeAll+0x134>)
 8004916:	2200      	movs	r2, #0
 8004918:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800491a:	4b10      	ldr	r3, [pc, #64]	@ (800495c <xTaskResumeAll+0x130>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d009      	beq.n	8004936 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004922:	2301      	movs	r3, #1
 8004924:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004926:	4b0f      	ldr	r3, [pc, #60]	@ (8004964 <xTaskResumeAll+0x138>)
 8004928:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800492c:	601a      	str	r2, [r3, #0]
 800492e:	f3bf 8f4f 	dsb	sy
 8004932:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004936:	f001 f8b9 	bl	8005aac <vPortExitCritical>

	return xAlreadyYielded;
 800493a:	68bb      	ldr	r3, [r7, #8]
}
 800493c:	4618      	mov	r0, r3
 800493e:	3710      	adds	r7, #16
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	20000fe4 	.word	0x20000fe4
 8004948:	20000fbc 	.word	0x20000fbc
 800494c:	20000f7c 	.word	0x20000f7c
 8004950:	20000fc4 	.word	0x20000fc4
 8004954:	20000aec 	.word	0x20000aec
 8004958:	20000ae8 	.word	0x20000ae8
 800495c:	20000fd0 	.word	0x20000fd0
 8004960:	20000fcc 	.word	0x20000fcc
 8004964:	e000ed04 	.word	0xe000ed04

08004968 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004968:	b480      	push	{r7}
 800496a:	b083      	sub	sp, #12
 800496c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800496e:	4b04      	ldr	r3, [pc, #16]	@ (8004980 <xTaskGetTickCount+0x18>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004974:	687b      	ldr	r3, [r7, #4]
}
 8004976:	4618      	mov	r0, r3
 8004978:	370c      	adds	r7, #12
 800497a:	46bd      	mov	sp, r7
 800497c:	bc80      	pop	{r7}
 800497e:	4770      	bx	lr
 8004980:	20000fc0 	.word	0x20000fc0

08004984 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b086      	sub	sp, #24
 8004988:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800498a:	2300      	movs	r3, #0
 800498c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800498e:	4b4f      	ldr	r3, [pc, #316]	@ (8004acc <xTaskIncrementTick+0x148>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2b00      	cmp	r3, #0
 8004994:	f040 8090 	bne.w	8004ab8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004998:	4b4d      	ldr	r3, [pc, #308]	@ (8004ad0 <xTaskIncrementTick+0x14c>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	3301      	adds	r3, #1
 800499e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80049a0:	4a4b      	ldr	r2, [pc, #300]	@ (8004ad0 <xTaskIncrementTick+0x14c>)
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d121      	bne.n	80049f0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80049ac:	4b49      	ldr	r3, [pc, #292]	@ (8004ad4 <xTaskIncrementTick+0x150>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00b      	beq.n	80049ce <xTaskIncrementTick+0x4a>
	__asm volatile
 80049b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ba:	f383 8811 	msr	BASEPRI, r3
 80049be:	f3bf 8f6f 	isb	sy
 80049c2:	f3bf 8f4f 	dsb	sy
 80049c6:	603b      	str	r3, [r7, #0]
}
 80049c8:	bf00      	nop
 80049ca:	bf00      	nop
 80049cc:	e7fd      	b.n	80049ca <xTaskIncrementTick+0x46>
 80049ce:	4b41      	ldr	r3, [pc, #260]	@ (8004ad4 <xTaskIncrementTick+0x150>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	60fb      	str	r3, [r7, #12]
 80049d4:	4b40      	ldr	r3, [pc, #256]	@ (8004ad8 <xTaskIncrementTick+0x154>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a3e      	ldr	r2, [pc, #248]	@ (8004ad4 <xTaskIncrementTick+0x150>)
 80049da:	6013      	str	r3, [r2, #0]
 80049dc:	4a3e      	ldr	r2, [pc, #248]	@ (8004ad8 <xTaskIncrementTick+0x154>)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6013      	str	r3, [r2, #0]
 80049e2:	4b3e      	ldr	r3, [pc, #248]	@ (8004adc <xTaskIncrementTick+0x158>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	3301      	adds	r3, #1
 80049e8:	4a3c      	ldr	r2, [pc, #240]	@ (8004adc <xTaskIncrementTick+0x158>)
 80049ea:	6013      	str	r3, [r2, #0]
 80049ec:	f000 fae0 	bl	8004fb0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80049f0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ae0 <xTaskIncrementTick+0x15c>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d349      	bcc.n	8004a8e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049fa:	4b36      	ldr	r3, [pc, #216]	@ (8004ad4 <xTaskIncrementTick+0x150>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d104      	bne.n	8004a0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a04:	4b36      	ldr	r3, [pc, #216]	@ (8004ae0 <xTaskIncrementTick+0x15c>)
 8004a06:	f04f 32ff 	mov.w	r2, #4294967295
 8004a0a:	601a      	str	r2, [r3, #0]
					break;
 8004a0c:	e03f      	b.n	8004a8e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a0e:	4b31      	ldr	r3, [pc, #196]	@ (8004ad4 <xTaskIncrementTick+0x150>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d203      	bcs.n	8004a2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004a26:	4a2e      	ldr	r2, [pc, #184]	@ (8004ae0 <xTaskIncrementTick+0x15c>)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004a2c:	e02f      	b.n	8004a8e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	3304      	adds	r3, #4
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7fe ff66 	bl	8003904 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d004      	beq.n	8004a4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	3318      	adds	r3, #24
 8004a44:	4618      	mov	r0, r3
 8004a46:	f7fe ff5d 	bl	8003904 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a4e:	4b25      	ldr	r3, [pc, #148]	@ (8004ae4 <xTaskIncrementTick+0x160>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d903      	bls.n	8004a5e <xTaskIncrementTick+0xda>
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5a:	4a22      	ldr	r2, [pc, #136]	@ (8004ae4 <xTaskIncrementTick+0x160>)
 8004a5c:	6013      	str	r3, [r2, #0]
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a62:	4613      	mov	r3, r2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	4413      	add	r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8004ae8 <xTaskIncrementTick+0x164>)
 8004a6c:	441a      	add	r2, r3
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	3304      	adds	r3, #4
 8004a72:	4619      	mov	r1, r3
 8004a74:	4610      	mov	r0, r2
 8004a76:	f7fe feea 	bl	800384e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8004aec <xTaskIncrementTick+0x168>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d3b8      	bcc.n	80049fa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a8c:	e7b5      	b.n	80049fa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004a8e:	4b17      	ldr	r3, [pc, #92]	@ (8004aec <xTaskIncrementTick+0x168>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a94:	4914      	ldr	r1, [pc, #80]	@ (8004ae8 <xTaskIncrementTick+0x164>)
 8004a96:	4613      	mov	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4413      	add	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	440b      	add	r3, r1
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d901      	bls.n	8004aaa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004aaa:	4b11      	ldr	r3, [pc, #68]	@ (8004af0 <xTaskIncrementTick+0x16c>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d007      	beq.n	8004ac2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	617b      	str	r3, [r7, #20]
 8004ab6:	e004      	b.n	8004ac2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8004af4 <xTaskIncrementTick+0x170>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	3301      	adds	r3, #1
 8004abe:	4a0d      	ldr	r2, [pc, #52]	@ (8004af4 <xTaskIncrementTick+0x170>)
 8004ac0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004ac2:	697b      	ldr	r3, [r7, #20]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3718      	adds	r7, #24
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	20000fe4 	.word	0x20000fe4
 8004ad0:	20000fc0 	.word	0x20000fc0
 8004ad4:	20000f74 	.word	0x20000f74
 8004ad8:	20000f78 	.word	0x20000f78
 8004adc:	20000fd4 	.word	0x20000fd4
 8004ae0:	20000fdc 	.word	0x20000fdc
 8004ae4:	20000fc4 	.word	0x20000fc4
 8004ae8:	20000aec 	.word	0x20000aec
 8004aec:	20000ae8 	.word	0x20000ae8
 8004af0:	20000fd0 	.word	0x20000fd0
 8004af4:	20000fcc 	.word	0x20000fcc

08004af8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004af8:	b480      	push	{r7}
 8004afa:	b085      	sub	sp, #20
 8004afc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004afe:	4b2a      	ldr	r3, [pc, #168]	@ (8004ba8 <vTaskSwitchContext+0xb0>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004b06:	4b29      	ldr	r3, [pc, #164]	@ (8004bac <vTaskSwitchContext+0xb4>)
 8004b08:	2201      	movs	r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004b0c:	e047      	b.n	8004b9e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004b0e:	4b27      	ldr	r3, [pc, #156]	@ (8004bac <vTaskSwitchContext+0xb4>)
 8004b10:	2200      	movs	r2, #0
 8004b12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b14:	4b26      	ldr	r3, [pc, #152]	@ (8004bb0 <vTaskSwitchContext+0xb8>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	60fb      	str	r3, [r7, #12]
 8004b1a:	e011      	b.n	8004b40 <vTaskSwitchContext+0x48>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d10b      	bne.n	8004b3a <vTaskSwitchContext+0x42>
	__asm volatile
 8004b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b26:	f383 8811 	msr	BASEPRI, r3
 8004b2a:	f3bf 8f6f 	isb	sy
 8004b2e:	f3bf 8f4f 	dsb	sy
 8004b32:	607b      	str	r3, [r7, #4]
}
 8004b34:	bf00      	nop
 8004b36:	bf00      	nop
 8004b38:	e7fd      	b.n	8004b36 <vTaskSwitchContext+0x3e>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	491c      	ldr	r1, [pc, #112]	@ (8004bb4 <vTaskSwitchContext+0xbc>)
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	4613      	mov	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0e3      	beq.n	8004b1c <vTaskSwitchContext+0x24>
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	4613      	mov	r3, r2
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	4413      	add	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4a15      	ldr	r2, [pc, #84]	@ (8004bb4 <vTaskSwitchContext+0xbc>)
 8004b60:	4413      	add	r3, r2
 8004b62:	60bb      	str	r3, [r7, #8]
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	685a      	ldr	r2, [r3, #4]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	605a      	str	r2, [r3, #4]
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	685a      	ldr	r2, [r3, #4]
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	3308      	adds	r3, #8
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d104      	bne.n	8004b84 <vTaskSwitchContext+0x8c>
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	605a      	str	r2, [r3, #4]
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	4a0b      	ldr	r2, [pc, #44]	@ (8004bb8 <vTaskSwitchContext+0xc0>)
 8004b8c:	6013      	str	r3, [r2, #0]
 8004b8e:	4a08      	ldr	r2, [pc, #32]	@ (8004bb0 <vTaskSwitchContext+0xb8>)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004b94:	4b08      	ldr	r3, [pc, #32]	@ (8004bb8 <vTaskSwitchContext+0xc0>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	3354      	adds	r3, #84	@ 0x54
 8004b9a:	4a08      	ldr	r2, [pc, #32]	@ (8004bbc <vTaskSwitchContext+0xc4>)
 8004b9c:	6013      	str	r3, [r2, #0]
}
 8004b9e:	bf00      	nop
 8004ba0:	3714      	adds	r7, #20
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr
 8004ba8:	20000fe4 	.word	0x20000fe4
 8004bac:	20000fd0 	.word	0x20000fd0
 8004bb0:	20000fc4 	.word	0x20000fc4
 8004bb4:	20000aec 	.word	0x20000aec
 8004bb8:	20000ae8 	.word	0x20000ae8
 8004bbc:	20000010 	.word	0x20000010

08004bc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d10b      	bne.n	8004be8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd4:	f383 8811 	msr	BASEPRI, r3
 8004bd8:	f3bf 8f6f 	isb	sy
 8004bdc:	f3bf 8f4f 	dsb	sy
 8004be0:	60fb      	str	r3, [r7, #12]
}
 8004be2:	bf00      	nop
 8004be4:	bf00      	nop
 8004be6:	e7fd      	b.n	8004be4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004be8:	4b07      	ldr	r3, [pc, #28]	@ (8004c08 <vTaskPlaceOnEventList+0x48>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	3318      	adds	r3, #24
 8004bee:	4619      	mov	r1, r3
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f7fe fe4f 	bl	8003894 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004bf6:	2101      	movs	r1, #1
 8004bf8:	6838      	ldr	r0, [r7, #0]
 8004bfa:	f000 fa87 	bl	800510c <prvAddCurrentTaskToDelayedList>
}
 8004bfe:	bf00      	nop
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	20000ae8 	.word	0x20000ae8

08004c0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b086      	sub	sp, #24
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10b      	bne.n	8004c36 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c22:	f383 8811 	msr	BASEPRI, r3
 8004c26:	f3bf 8f6f 	isb	sy
 8004c2a:	f3bf 8f4f 	dsb	sy
 8004c2e:	617b      	str	r3, [r7, #20]
}
 8004c30:	bf00      	nop
 8004c32:	bf00      	nop
 8004c34:	e7fd      	b.n	8004c32 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004c36:	4b0a      	ldr	r3, [pc, #40]	@ (8004c60 <vTaskPlaceOnEventListRestricted+0x54>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	3318      	adds	r3, #24
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f7fe fe05 	bl	800384e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c4e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004c50:	6879      	ldr	r1, [r7, #4]
 8004c52:	68b8      	ldr	r0, [r7, #8]
 8004c54:	f000 fa5a 	bl	800510c <prvAddCurrentTaskToDelayedList>
	}
 8004c58:	bf00      	nop
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	20000ae8 	.word	0x20000ae8

08004c64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10b      	bne.n	8004c92 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7e:	f383 8811 	msr	BASEPRI, r3
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	f3bf 8f4f 	dsb	sy
 8004c8a:	60fb      	str	r3, [r7, #12]
}
 8004c8c:	bf00      	nop
 8004c8e:	bf00      	nop
 8004c90:	e7fd      	b.n	8004c8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	3318      	adds	r3, #24
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fe fe34 	bl	8003904 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8004d14 <xTaskRemoveFromEventList+0xb0>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d11d      	bne.n	8004ce0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	3304      	adds	r3, #4
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7fe fe2b 	bl	8003904 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cb2:	4b19      	ldr	r3, [pc, #100]	@ (8004d18 <xTaskRemoveFromEventList+0xb4>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d903      	bls.n	8004cc2 <xTaskRemoveFromEventList+0x5e>
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cbe:	4a16      	ldr	r2, [pc, #88]	@ (8004d18 <xTaskRemoveFromEventList+0xb4>)
 8004cc0:	6013      	str	r3, [r2, #0]
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	4413      	add	r3, r2
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	4a13      	ldr	r2, [pc, #76]	@ (8004d1c <xTaskRemoveFromEventList+0xb8>)
 8004cd0:	441a      	add	r2, r3
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	4610      	mov	r0, r2
 8004cda:	f7fe fdb8 	bl	800384e <vListInsertEnd>
 8004cde:	e005      	b.n	8004cec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	3318      	adds	r3, #24
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	480e      	ldr	r0, [pc, #56]	@ (8004d20 <xTaskRemoveFromEventList+0xbc>)
 8004ce8:	f7fe fdb1 	bl	800384e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8004d24 <xTaskRemoveFromEventList+0xc0>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d905      	bls.n	8004d06 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8004d28 <xTaskRemoveFromEventList+0xc4>)
 8004d00:	2201      	movs	r2, #1
 8004d02:	601a      	str	r2, [r3, #0]
 8004d04:	e001      	b.n	8004d0a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004d06:	2300      	movs	r3, #0
 8004d08:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004d0a:	697b      	ldr	r3, [r7, #20]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3718      	adds	r7, #24
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	20000fe4 	.word	0x20000fe4
 8004d18:	20000fc4 	.word	0x20000fc4
 8004d1c:	20000aec 	.word	0x20000aec
 8004d20:	20000f7c 	.word	0x20000f7c
 8004d24:	20000ae8 	.word	0x20000ae8
 8004d28:	20000fd0 	.word	0x20000fd0

08004d2c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004d34:	4b06      	ldr	r3, [pc, #24]	@ (8004d50 <vTaskInternalSetTimeOutState+0x24>)
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004d3c:	4b05      	ldr	r3, [pc, #20]	@ (8004d54 <vTaskInternalSetTimeOutState+0x28>)
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	605a      	str	r2, [r3, #4]
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bc80      	pop	{r7}
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	20000fd4 	.word	0x20000fd4
 8004d54:	20000fc0 	.word	0x20000fc0

08004d58 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b088      	sub	sp, #32
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d10b      	bne.n	8004d80 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6c:	f383 8811 	msr	BASEPRI, r3
 8004d70:	f3bf 8f6f 	isb	sy
 8004d74:	f3bf 8f4f 	dsb	sy
 8004d78:	613b      	str	r3, [r7, #16]
}
 8004d7a:	bf00      	nop
 8004d7c:	bf00      	nop
 8004d7e:	e7fd      	b.n	8004d7c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10b      	bne.n	8004d9e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d8a:	f383 8811 	msr	BASEPRI, r3
 8004d8e:	f3bf 8f6f 	isb	sy
 8004d92:	f3bf 8f4f 	dsb	sy
 8004d96:	60fb      	str	r3, [r7, #12]
}
 8004d98:	bf00      	nop
 8004d9a:	bf00      	nop
 8004d9c:	e7fd      	b.n	8004d9a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004d9e:	f000 fe55 	bl	8005a4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004da2:	4b1d      	ldr	r3, [pc, #116]	@ (8004e18 <xTaskCheckForTimeOut+0xc0>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dba:	d102      	bne.n	8004dc2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	61fb      	str	r3, [r7, #28]
 8004dc0:	e023      	b.n	8004e0a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	4b15      	ldr	r3, [pc, #84]	@ (8004e1c <xTaskCheckForTimeOut+0xc4>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d007      	beq.n	8004dde <xTaskCheckForTimeOut+0x86>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	69ba      	ldr	r2, [r7, #24]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d302      	bcc.n	8004dde <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	61fb      	str	r3, [r7, #28]
 8004ddc:	e015      	b.n	8004e0a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d20b      	bcs.n	8004e00 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	1ad2      	subs	r2, r2, r3
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f7ff ff99 	bl	8004d2c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61fb      	str	r3, [r7, #28]
 8004dfe:	e004      	b.n	8004e0a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	2200      	movs	r2, #0
 8004e04:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004e06:	2301      	movs	r3, #1
 8004e08:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004e0a:	f000 fe4f 	bl	8005aac <vPortExitCritical>

	return xReturn;
 8004e0e:	69fb      	ldr	r3, [r7, #28]
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3720      	adds	r7, #32
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	20000fc0 	.word	0x20000fc0
 8004e1c:	20000fd4 	.word	0x20000fd4

08004e20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004e20:	b480      	push	{r7}
 8004e22:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004e24:	4b03      	ldr	r3, [pc, #12]	@ (8004e34 <vTaskMissedYield+0x14>)
 8004e26:	2201      	movs	r2, #1
 8004e28:	601a      	str	r2, [r3, #0]
}
 8004e2a:	bf00      	nop
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bc80      	pop	{r7}
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	20000fd0 	.word	0x20000fd0

08004e38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004e40:	f000 f852 	bl	8004ee8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004e44:	4b06      	ldr	r3, [pc, #24]	@ (8004e60 <prvIdleTask+0x28>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d9f9      	bls.n	8004e40 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004e4c:	4b05      	ldr	r3, [pc, #20]	@ (8004e64 <prvIdleTask+0x2c>)
 8004e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e52:	601a      	str	r2, [r3, #0]
 8004e54:	f3bf 8f4f 	dsb	sy
 8004e58:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004e5c:	e7f0      	b.n	8004e40 <prvIdleTask+0x8>
 8004e5e:	bf00      	nop
 8004e60:	20000aec 	.word	0x20000aec
 8004e64:	e000ed04 	.word	0xe000ed04

08004e68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e6e:	2300      	movs	r3, #0
 8004e70:	607b      	str	r3, [r7, #4]
 8004e72:	e00c      	b.n	8004e8e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	4613      	mov	r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4413      	add	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4a12      	ldr	r2, [pc, #72]	@ (8004ec8 <prvInitialiseTaskLists+0x60>)
 8004e80:	4413      	add	r3, r2
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7fe fcb8 	bl	80037f8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	607b      	str	r3, [r7, #4]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b37      	cmp	r3, #55	@ 0x37
 8004e92:	d9ef      	bls.n	8004e74 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004e94:	480d      	ldr	r0, [pc, #52]	@ (8004ecc <prvInitialiseTaskLists+0x64>)
 8004e96:	f7fe fcaf 	bl	80037f8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004e9a:	480d      	ldr	r0, [pc, #52]	@ (8004ed0 <prvInitialiseTaskLists+0x68>)
 8004e9c:	f7fe fcac 	bl	80037f8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ea0:	480c      	ldr	r0, [pc, #48]	@ (8004ed4 <prvInitialiseTaskLists+0x6c>)
 8004ea2:	f7fe fca9 	bl	80037f8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004ea6:	480c      	ldr	r0, [pc, #48]	@ (8004ed8 <prvInitialiseTaskLists+0x70>)
 8004ea8:	f7fe fca6 	bl	80037f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004eac:	480b      	ldr	r0, [pc, #44]	@ (8004edc <prvInitialiseTaskLists+0x74>)
 8004eae:	f7fe fca3 	bl	80037f8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee0 <prvInitialiseTaskLists+0x78>)
 8004eb4:	4a05      	ldr	r2, [pc, #20]	@ (8004ecc <prvInitialiseTaskLists+0x64>)
 8004eb6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee4 <prvInitialiseTaskLists+0x7c>)
 8004eba:	4a05      	ldr	r2, [pc, #20]	@ (8004ed0 <prvInitialiseTaskLists+0x68>)
 8004ebc:	601a      	str	r2, [r3, #0]
}
 8004ebe:	bf00      	nop
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000aec 	.word	0x20000aec
 8004ecc:	20000f4c 	.word	0x20000f4c
 8004ed0:	20000f60 	.word	0x20000f60
 8004ed4:	20000f7c 	.word	0x20000f7c
 8004ed8:	20000f90 	.word	0x20000f90
 8004edc:	20000fa8 	.word	0x20000fa8
 8004ee0:	20000f74 	.word	0x20000f74
 8004ee4:	20000f78 	.word	0x20000f78

08004ee8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004eee:	e019      	b.n	8004f24 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004ef0:	f000 fdac 	bl	8005a4c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ef4:	4b10      	ldr	r3, [pc, #64]	@ (8004f38 <prvCheckTasksWaitingTermination+0x50>)
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	3304      	adds	r3, #4
 8004f00:	4618      	mov	r0, r3
 8004f02:	f7fe fcff 	bl	8003904 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004f06:	4b0d      	ldr	r3, [pc, #52]	@ (8004f3c <prvCheckTasksWaitingTermination+0x54>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8004f3c <prvCheckTasksWaitingTermination+0x54>)
 8004f0e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004f10:	4b0b      	ldr	r3, [pc, #44]	@ (8004f40 <prvCheckTasksWaitingTermination+0x58>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	3b01      	subs	r3, #1
 8004f16:	4a0a      	ldr	r2, [pc, #40]	@ (8004f40 <prvCheckTasksWaitingTermination+0x58>)
 8004f18:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004f1a:	f000 fdc7 	bl	8005aac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f810 	bl	8004f44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f24:	4b06      	ldr	r3, [pc, #24]	@ (8004f40 <prvCheckTasksWaitingTermination+0x58>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1e1      	bne.n	8004ef0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004f2c:	bf00      	nop
 8004f2e:	bf00      	nop
 8004f30:	3708      	adds	r7, #8
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	20000f90 	.word	0x20000f90
 8004f3c:	20000fbc 	.word	0x20000fbc
 8004f40:	20000fa4 	.word	0x20000fa4

08004f44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	3354      	adds	r3, #84	@ 0x54
 8004f50:	4618      	mov	r0, r3
 8004f52:	f001 f8a9 	bl	80060a8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d108      	bne.n	8004f72 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f64:	4618      	mov	r0, r3
 8004f66:	f000 ff41 	bl	8005dec <vPortFree>
				vPortFree( pxTCB );
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 ff3e 	bl	8005dec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004f70:	e019      	b.n	8004fa6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d103      	bne.n	8004f84 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f000 ff35 	bl	8005dec <vPortFree>
	}
 8004f82:	e010      	b.n	8004fa6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d00b      	beq.n	8004fa6 <prvDeleteTCB+0x62>
	__asm volatile
 8004f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f92:	f383 8811 	msr	BASEPRI, r3
 8004f96:	f3bf 8f6f 	isb	sy
 8004f9a:	f3bf 8f4f 	dsb	sy
 8004f9e:	60fb      	str	r3, [r7, #12]
}
 8004fa0:	bf00      	nop
 8004fa2:	bf00      	nop
 8004fa4:	e7fd      	b.n	8004fa2 <prvDeleteTCB+0x5e>
	}
 8004fa6:	bf00      	nop
 8004fa8:	3710      	adds	r7, #16
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
	...

08004fb0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8004fe8 <prvResetNextTaskUnblockTime+0x38>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d104      	bne.n	8004fca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8004fec <prvResetNextTaskUnblockTime+0x3c>)
 8004fc2:	f04f 32ff 	mov.w	r2, #4294967295
 8004fc6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004fc8:	e008      	b.n	8004fdc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fca:	4b07      	ldr	r3, [pc, #28]	@ (8004fe8 <prvResetNextTaskUnblockTime+0x38>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	4a04      	ldr	r2, [pc, #16]	@ (8004fec <prvResetNextTaskUnblockTime+0x3c>)
 8004fda:	6013      	str	r3, [r2, #0]
}
 8004fdc:	bf00      	nop
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bc80      	pop	{r7}
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	20000f74 	.word	0x20000f74
 8004fec:	20000fdc 	.word	0x20000fdc

08004ff0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8005024 <xTaskGetSchedulerState+0x34>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d102      	bne.n	8005004 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004ffe:	2301      	movs	r3, #1
 8005000:	607b      	str	r3, [r7, #4]
 8005002:	e008      	b.n	8005016 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005004:	4b08      	ldr	r3, [pc, #32]	@ (8005028 <xTaskGetSchedulerState+0x38>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d102      	bne.n	8005012 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800500c:	2302      	movs	r3, #2
 800500e:	607b      	str	r3, [r7, #4]
 8005010:	e001      	b.n	8005016 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005012:	2300      	movs	r3, #0
 8005014:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005016:	687b      	ldr	r3, [r7, #4]
	}
 8005018:	4618      	mov	r0, r3
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	bc80      	pop	{r7}
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	20000fc8 	.word	0x20000fc8
 8005028:	20000fe4 	.word	0x20000fe4

0800502c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800502c:	b580      	push	{r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005038:	2300      	movs	r3, #0
 800503a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d058      	beq.n	80050f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005042:	4b2f      	ldr	r3, [pc, #188]	@ (8005100 <xTaskPriorityDisinherit+0xd4>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	429a      	cmp	r2, r3
 800504a:	d00b      	beq.n	8005064 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800504c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005050:	f383 8811 	msr	BASEPRI, r3
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	f3bf 8f4f 	dsb	sy
 800505c:	60fb      	str	r3, [r7, #12]
}
 800505e:	bf00      	nop
 8005060:	bf00      	nop
 8005062:	e7fd      	b.n	8005060 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10b      	bne.n	8005084 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800506c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	60bb      	str	r3, [r7, #8]
}
 800507e:	bf00      	nop
 8005080:	bf00      	nop
 8005082:	e7fd      	b.n	8005080 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005088:	1e5a      	subs	r2, r3, #1
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005096:	429a      	cmp	r2, r3
 8005098:	d02c      	beq.n	80050f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d128      	bne.n	80050f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	3304      	adds	r3, #4
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7fe fc2c 	bl	8003904 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005104 <xTaskPriorityDisinherit+0xd8>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d903      	bls.n	80050d4 <xTaskPriorityDisinherit+0xa8>
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d0:	4a0c      	ldr	r2, [pc, #48]	@ (8005104 <xTaskPriorityDisinherit+0xd8>)
 80050d2:	6013      	str	r3, [r2, #0]
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050d8:	4613      	mov	r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4413      	add	r3, r2
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	4a09      	ldr	r2, [pc, #36]	@ (8005108 <xTaskPriorityDisinherit+0xdc>)
 80050e2:	441a      	add	r2, r3
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	3304      	adds	r3, #4
 80050e8:	4619      	mov	r1, r3
 80050ea:	4610      	mov	r0, r2
 80050ec:	f7fe fbaf 	bl	800384e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80050f0:	2301      	movs	r3, #1
 80050f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80050f4:	697b      	ldr	r3, [r7, #20]
	}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3718      	adds	r7, #24
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}
 80050fe:	bf00      	nop
 8005100:	20000ae8 	.word	0x20000ae8
 8005104:	20000fc4 	.word	0x20000fc4
 8005108:	20000aec 	.word	0x20000aec

0800510c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005116:	4b21      	ldr	r3, [pc, #132]	@ (800519c <prvAddCurrentTaskToDelayedList+0x90>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800511c:	4b20      	ldr	r3, [pc, #128]	@ (80051a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	3304      	adds	r3, #4
 8005122:	4618      	mov	r0, r3
 8005124:	f7fe fbee 	bl	8003904 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800512e:	d10a      	bne.n	8005146 <prvAddCurrentTaskToDelayedList+0x3a>
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d007      	beq.n	8005146 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005136:	4b1a      	ldr	r3, [pc, #104]	@ (80051a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	3304      	adds	r3, #4
 800513c:	4619      	mov	r1, r3
 800513e:	4819      	ldr	r0, [pc, #100]	@ (80051a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005140:	f7fe fb85 	bl	800384e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005144:	e026      	b.n	8005194 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4413      	add	r3, r2
 800514c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800514e:	4b14      	ldr	r3, [pc, #80]	@ (80051a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68ba      	ldr	r2, [r7, #8]
 8005154:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005156:	68ba      	ldr	r2, [r7, #8]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	429a      	cmp	r2, r3
 800515c:	d209      	bcs.n	8005172 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800515e:	4b12      	ldr	r3, [pc, #72]	@ (80051a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	4b0f      	ldr	r3, [pc, #60]	@ (80051a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	3304      	adds	r3, #4
 8005168:	4619      	mov	r1, r3
 800516a:	4610      	mov	r0, r2
 800516c:	f7fe fb92 	bl	8003894 <vListInsert>
}
 8005170:	e010      	b.n	8005194 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005172:	4b0e      	ldr	r3, [pc, #56]	@ (80051ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	4b0a      	ldr	r3, [pc, #40]	@ (80051a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	3304      	adds	r3, #4
 800517c:	4619      	mov	r1, r3
 800517e:	4610      	mov	r0, r2
 8005180:	f7fe fb88 	bl	8003894 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005184:	4b0a      	ldr	r3, [pc, #40]	@ (80051b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	429a      	cmp	r2, r3
 800518c:	d202      	bcs.n	8005194 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800518e:	4a08      	ldr	r2, [pc, #32]	@ (80051b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	6013      	str	r3, [r2, #0]
}
 8005194:	bf00      	nop
 8005196:	3710      	adds	r7, #16
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	20000fc0 	.word	0x20000fc0
 80051a0:	20000ae8 	.word	0x20000ae8
 80051a4:	20000fa8 	.word	0x20000fa8
 80051a8:	20000f78 	.word	0x20000f78
 80051ac:	20000f74 	.word	0x20000f74
 80051b0:	20000fdc 	.word	0x20000fdc

080051b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b08a      	sub	sp, #40	@ 0x28
 80051b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80051ba:	2300      	movs	r3, #0
 80051bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80051be:	f000 fb11 	bl	80057e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80051c2:	4b1d      	ldr	r3, [pc, #116]	@ (8005238 <xTimerCreateTimerTask+0x84>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d021      	beq.n	800520e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80051ca:	2300      	movs	r3, #0
 80051cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80051ce:	2300      	movs	r3, #0
 80051d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80051d2:	1d3a      	adds	r2, r7, #4
 80051d4:	f107 0108 	add.w	r1, r7, #8
 80051d8:	f107 030c 	add.w	r3, r7, #12
 80051dc:	4618      	mov	r0, r3
 80051de:	f7fe faf1 	bl	80037c4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80051e2:	6879      	ldr	r1, [r7, #4]
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	9202      	str	r2, [sp, #8]
 80051ea:	9301      	str	r3, [sp, #4]
 80051ec:	2302      	movs	r3, #2
 80051ee:	9300      	str	r3, [sp, #0]
 80051f0:	2300      	movs	r3, #0
 80051f2:	460a      	mov	r2, r1
 80051f4:	4911      	ldr	r1, [pc, #68]	@ (800523c <xTimerCreateTimerTask+0x88>)
 80051f6:	4812      	ldr	r0, [pc, #72]	@ (8005240 <xTimerCreateTimerTask+0x8c>)
 80051f8:	f7ff f8a6 	bl	8004348 <xTaskCreateStatic>
 80051fc:	4603      	mov	r3, r0
 80051fe:	4a11      	ldr	r2, [pc, #68]	@ (8005244 <xTimerCreateTimerTask+0x90>)
 8005200:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005202:	4b10      	ldr	r3, [pc, #64]	@ (8005244 <xTimerCreateTimerTask+0x90>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800520a:	2301      	movs	r3, #1
 800520c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d10b      	bne.n	800522c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005218:	f383 8811 	msr	BASEPRI, r3
 800521c:	f3bf 8f6f 	isb	sy
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	613b      	str	r3, [r7, #16]
}
 8005226:	bf00      	nop
 8005228:	bf00      	nop
 800522a:	e7fd      	b.n	8005228 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800522c:	697b      	ldr	r3, [r7, #20]
}
 800522e:	4618      	mov	r0, r3
 8005230:	3718      	adds	r7, #24
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	20001018 	.word	0x20001018
 800523c:	08006ee8 	.word	0x08006ee8
 8005240:	08005381 	.word	0x08005381
 8005244:	2000101c 	.word	0x2000101c

08005248 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b08a      	sub	sp, #40	@ 0x28
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
 8005254:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005256:	2300      	movs	r3, #0
 8005258:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d10b      	bne.n	8005278 <xTimerGenericCommand+0x30>
	__asm volatile
 8005260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005264:	f383 8811 	msr	BASEPRI, r3
 8005268:	f3bf 8f6f 	isb	sy
 800526c:	f3bf 8f4f 	dsb	sy
 8005270:	623b      	str	r3, [r7, #32]
}
 8005272:	bf00      	nop
 8005274:	bf00      	nop
 8005276:	e7fd      	b.n	8005274 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005278:	4b19      	ldr	r3, [pc, #100]	@ (80052e0 <xTimerGenericCommand+0x98>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d02a      	beq.n	80052d6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	2b05      	cmp	r3, #5
 8005290:	dc18      	bgt.n	80052c4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005292:	f7ff fead 	bl	8004ff0 <xTaskGetSchedulerState>
 8005296:	4603      	mov	r3, r0
 8005298:	2b02      	cmp	r3, #2
 800529a:	d109      	bne.n	80052b0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800529c:	4b10      	ldr	r3, [pc, #64]	@ (80052e0 <xTimerGenericCommand+0x98>)
 800529e:	6818      	ldr	r0, [r3, #0]
 80052a0:	f107 0110 	add.w	r1, r7, #16
 80052a4:	2300      	movs	r3, #0
 80052a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052a8:	f7fe fc60 	bl	8003b6c <xQueueGenericSend>
 80052ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80052ae:	e012      	b.n	80052d6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80052b0:	4b0b      	ldr	r3, [pc, #44]	@ (80052e0 <xTimerGenericCommand+0x98>)
 80052b2:	6818      	ldr	r0, [r3, #0]
 80052b4:	f107 0110 	add.w	r1, r7, #16
 80052b8:	2300      	movs	r3, #0
 80052ba:	2200      	movs	r2, #0
 80052bc:	f7fe fc56 	bl	8003b6c <xQueueGenericSend>
 80052c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80052c2:	e008      	b.n	80052d6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80052c4:	4b06      	ldr	r3, [pc, #24]	@ (80052e0 <xTimerGenericCommand+0x98>)
 80052c6:	6818      	ldr	r0, [r3, #0]
 80052c8:	f107 0110 	add.w	r1, r7, #16
 80052cc:	2300      	movs	r3, #0
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	f7fe fd4e 	bl	8003d70 <xQueueGenericSendFromISR>
 80052d4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80052d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3728      	adds	r7, #40	@ 0x28
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	20001018 	.word	0x20001018

080052e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b088      	sub	sp, #32
 80052e8:	af02      	add	r7, sp, #8
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052ee:	4b23      	ldr	r3, [pc, #140]	@ (800537c <prvProcessExpiredTimer+0x98>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	3304      	adds	r3, #4
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7fe fb01 	bl	8003904 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005308:	f003 0304 	and.w	r3, r3, #4
 800530c:	2b00      	cmp	r3, #0
 800530e:	d023      	beq.n	8005358 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	699a      	ldr	r2, [r3, #24]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	18d1      	adds	r1, r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	683a      	ldr	r2, [r7, #0]
 800531c:	6978      	ldr	r0, [r7, #20]
 800531e:	f000 f8d3 	bl	80054c8 <prvInsertTimerInActiveList>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d020      	beq.n	800536a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005328:	2300      	movs	r3, #0
 800532a:	9300      	str	r3, [sp, #0]
 800532c:	2300      	movs	r3, #0
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	2100      	movs	r1, #0
 8005332:	6978      	ldr	r0, [r7, #20]
 8005334:	f7ff ff88 	bl	8005248 <xTimerGenericCommand>
 8005338:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d114      	bne.n	800536a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005344:	f383 8811 	msr	BASEPRI, r3
 8005348:	f3bf 8f6f 	isb	sy
 800534c:	f3bf 8f4f 	dsb	sy
 8005350:	60fb      	str	r3, [r7, #12]
}
 8005352:	bf00      	nop
 8005354:	bf00      	nop
 8005356:	e7fd      	b.n	8005354 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800535e:	f023 0301 	bic.w	r3, r3, #1
 8005362:	b2da      	uxtb	r2, r3
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	6978      	ldr	r0, [r7, #20]
 8005370:	4798      	blx	r3
}
 8005372:	bf00      	nop
 8005374:	3718      	adds	r7, #24
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	20001010 	.word	0x20001010

08005380 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005388:	f107 0308 	add.w	r3, r7, #8
 800538c:	4618      	mov	r0, r3
 800538e:	f000 f859 	bl	8005444 <prvGetNextExpireTime>
 8005392:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4619      	mov	r1, r3
 8005398:	68f8      	ldr	r0, [r7, #12]
 800539a:	f000 f805 	bl	80053a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800539e:	f000 f8d5 	bl	800554c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80053a2:	bf00      	nop
 80053a4:	e7f0      	b.n	8005388 <prvTimerTask+0x8>
	...

080053a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80053b2:	f7ff fa2d 	bl	8004810 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80053b6:	f107 0308 	add.w	r3, r7, #8
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 f864 	bl	8005488 <prvSampleTimeNow>
 80053c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d130      	bne.n	800542a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10a      	bne.n	80053e4 <prvProcessTimerOrBlockTask+0x3c>
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d806      	bhi.n	80053e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80053d6:	f7ff fa29 	bl	800482c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80053da:	68f9      	ldr	r1, [r7, #12]
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f7ff ff81 	bl	80052e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80053e2:	e024      	b.n	800542e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d008      	beq.n	80053fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80053ea:	4b13      	ldr	r3, [pc, #76]	@ (8005438 <prvProcessTimerOrBlockTask+0x90>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d101      	bne.n	80053f8 <prvProcessTimerOrBlockTask+0x50>
 80053f4:	2301      	movs	r3, #1
 80053f6:	e000      	b.n	80053fa <prvProcessTimerOrBlockTask+0x52>
 80053f8:	2300      	movs	r3, #0
 80053fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80053fc:	4b0f      	ldr	r3, [pc, #60]	@ (800543c <prvProcessTimerOrBlockTask+0x94>)
 80053fe:	6818      	ldr	r0, [r3, #0]
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	4619      	mov	r1, r3
 800540a:	f7fe ff69 	bl	80042e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800540e:	f7ff fa0d 	bl	800482c <xTaskResumeAll>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10a      	bne.n	800542e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005418:	4b09      	ldr	r3, [pc, #36]	@ (8005440 <prvProcessTimerOrBlockTask+0x98>)
 800541a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800541e:	601a      	str	r2, [r3, #0]
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	f3bf 8f6f 	isb	sy
}
 8005428:	e001      	b.n	800542e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800542a:	f7ff f9ff 	bl	800482c <xTaskResumeAll>
}
 800542e:	bf00      	nop
 8005430:	3710      	adds	r7, #16
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	20001014 	.word	0x20001014
 800543c:	20001018 	.word	0x20001018
 8005440:	e000ed04 	.word	0xe000ed04

08005444 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800544c:	4b0d      	ldr	r3, [pc, #52]	@ (8005484 <prvGetNextExpireTime+0x40>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <prvGetNextExpireTime+0x16>
 8005456:	2201      	movs	r2, #1
 8005458:	e000      	b.n	800545c <prvGetNextExpireTime+0x18>
 800545a:	2200      	movs	r2, #0
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d105      	bne.n	8005474 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005468:	4b06      	ldr	r3, [pc, #24]	@ (8005484 <prvGetNextExpireTime+0x40>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	60fb      	str	r3, [r7, #12]
 8005472:	e001      	b.n	8005478 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005474:	2300      	movs	r3, #0
 8005476:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005478:	68fb      	ldr	r3, [r7, #12]
}
 800547a:	4618      	mov	r0, r3
 800547c:	3714      	adds	r7, #20
 800547e:	46bd      	mov	sp, r7
 8005480:	bc80      	pop	{r7}
 8005482:	4770      	bx	lr
 8005484:	20001010 	.word	0x20001010

08005488 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005490:	f7ff fa6a 	bl	8004968 <xTaskGetTickCount>
 8005494:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005496:	4b0b      	ldr	r3, [pc, #44]	@ (80054c4 <prvSampleTimeNow+0x3c>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	429a      	cmp	r2, r3
 800549e:	d205      	bcs.n	80054ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80054a0:	f000 f93a 	bl	8005718 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	601a      	str	r2, [r3, #0]
 80054aa:	e002      	b.n	80054b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80054b2:	4a04      	ldr	r2, [pc, #16]	@ (80054c4 <prvSampleTimeNow+0x3c>)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80054b8:	68fb      	ldr	r3, [r7, #12]
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	20001020 	.word	0x20001020

080054c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	607a      	str	r2, [r7, #4]
 80054d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80054d6:	2300      	movs	r3, #0
 80054d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80054e6:	68ba      	ldr	r2, [r7, #8]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d812      	bhi.n	8005514 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	1ad2      	subs	r2, r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d302      	bcc.n	8005502 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80054fc:	2301      	movs	r3, #1
 80054fe:	617b      	str	r3, [r7, #20]
 8005500:	e01b      	b.n	800553a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005502:	4b10      	ldr	r3, [pc, #64]	@ (8005544 <prvInsertTimerInActiveList+0x7c>)
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	3304      	adds	r3, #4
 800550a:	4619      	mov	r1, r3
 800550c:	4610      	mov	r0, r2
 800550e:	f7fe f9c1 	bl	8003894 <vListInsert>
 8005512:	e012      	b.n	800553a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	429a      	cmp	r2, r3
 800551a:	d206      	bcs.n	800552a <prvInsertTimerInActiveList+0x62>
 800551c:	68ba      	ldr	r2, [r7, #8]
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	429a      	cmp	r2, r3
 8005522:	d302      	bcc.n	800552a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005524:	2301      	movs	r3, #1
 8005526:	617b      	str	r3, [r7, #20]
 8005528:	e007      	b.n	800553a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800552a:	4b07      	ldr	r3, [pc, #28]	@ (8005548 <prvInsertTimerInActiveList+0x80>)
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	3304      	adds	r3, #4
 8005532:	4619      	mov	r1, r3
 8005534:	4610      	mov	r0, r2
 8005536:	f7fe f9ad 	bl	8003894 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800553a:	697b      	ldr	r3, [r7, #20]
}
 800553c:	4618      	mov	r0, r3
 800553e:	3718      	adds	r7, #24
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	20001014 	.word	0x20001014
 8005548:	20001010 	.word	0x20001010

0800554c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b08e      	sub	sp, #56	@ 0x38
 8005550:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005552:	e0ce      	b.n	80056f2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	da19      	bge.n	800558e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800555a:	1d3b      	adds	r3, r7, #4
 800555c:	3304      	adds	r3, #4
 800555e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005562:	2b00      	cmp	r3, #0
 8005564:	d10b      	bne.n	800557e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800556a:	f383 8811 	msr	BASEPRI, r3
 800556e:	f3bf 8f6f 	isb	sy
 8005572:	f3bf 8f4f 	dsb	sy
 8005576:	61fb      	str	r3, [r7, #28]
}
 8005578:	bf00      	nop
 800557a:	bf00      	nop
 800557c:	e7fd      	b.n	800557a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800557e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005584:	6850      	ldr	r0, [r2, #4]
 8005586:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005588:	6892      	ldr	r2, [r2, #8]
 800558a:	4611      	mov	r1, r2
 800558c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2b00      	cmp	r3, #0
 8005592:	f2c0 80ae 	blt.w	80056f2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800559a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d004      	beq.n	80055ac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80055a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a4:	3304      	adds	r3, #4
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7fe f9ac 	bl	8003904 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80055ac:	463b      	mov	r3, r7
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7ff ff6a 	bl	8005488 <prvSampleTimeNow>
 80055b4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b09      	cmp	r3, #9
 80055ba:	f200 8097 	bhi.w	80056ec <prvProcessReceivedCommands+0x1a0>
 80055be:	a201      	add	r2, pc, #4	@ (adr r2, 80055c4 <prvProcessReceivedCommands+0x78>)
 80055c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c4:	080055ed 	.word	0x080055ed
 80055c8:	080055ed 	.word	0x080055ed
 80055cc:	080055ed 	.word	0x080055ed
 80055d0:	08005663 	.word	0x08005663
 80055d4:	08005677 	.word	0x08005677
 80055d8:	080056c3 	.word	0x080056c3
 80055dc:	080055ed 	.word	0x080055ed
 80055e0:	080055ed 	.word	0x080055ed
 80055e4:	08005663 	.word	0x08005663
 80055e8:	08005677 	.word	0x08005677
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80055ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80055f2:	f043 0301 	orr.w	r3, r3, #1
 80055f6:	b2da      	uxtb	r2, r3
 80055f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	18d1      	adds	r1, r2, r3
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800560a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800560c:	f7ff ff5c 	bl	80054c8 <prvInsertTimerInActiveList>
 8005610:	4603      	mov	r3, r0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d06c      	beq.n	80056f0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800561c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800561e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005620:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005624:	f003 0304 	and.w	r3, r3, #4
 8005628:	2b00      	cmp	r3, #0
 800562a:	d061      	beq.n	80056f0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800562c:	68ba      	ldr	r2, [r7, #8]
 800562e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	441a      	add	r2, r3
 8005634:	2300      	movs	r3, #0
 8005636:	9300      	str	r3, [sp, #0]
 8005638:	2300      	movs	r3, #0
 800563a:	2100      	movs	r1, #0
 800563c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800563e:	f7ff fe03 	bl	8005248 <xTimerGenericCommand>
 8005642:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005644:	6a3b      	ldr	r3, [r7, #32]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d152      	bne.n	80056f0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800564a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800564e:	f383 8811 	msr	BASEPRI, r3
 8005652:	f3bf 8f6f 	isb	sy
 8005656:	f3bf 8f4f 	dsb	sy
 800565a:	61bb      	str	r3, [r7, #24]
}
 800565c:	bf00      	nop
 800565e:	bf00      	nop
 8005660:	e7fd      	b.n	800565e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005664:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005668:	f023 0301 	bic.w	r3, r3, #1
 800566c:	b2da      	uxtb	r2, r3
 800566e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005670:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005674:	e03d      	b.n	80056f2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005678:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800567c:	f043 0301 	orr.w	r3, r3, #1
 8005680:	b2da      	uxtb	r2, r3
 8005682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005684:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005688:	68ba      	ldr	r2, [r7, #8]
 800568a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800568e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10b      	bne.n	80056ae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
 80056a6:	617b      	str	r3, [r7, #20]
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	e7fd      	b.n	80056aa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80056ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b0:	699a      	ldr	r2, [r3, #24]
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	18d1      	adds	r1, r2, r3
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056bc:	f7ff ff04 	bl	80054c8 <prvInsertTimerInActiveList>
					break;
 80056c0:	e017      	b.n	80056f2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80056c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d103      	bne.n	80056d8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80056d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056d2:	f000 fb8b 	bl	8005dec <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80056d6:	e00c      	b.n	80056f2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80056d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056de:	f023 0301 	bic.w	r3, r3, #1
 80056e2:	b2da      	uxtb	r2, r3
 80056e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80056ea:	e002      	b.n	80056f2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80056ec:	bf00      	nop
 80056ee:	e000      	b.n	80056f2 <prvProcessReceivedCommands+0x1a6>
					break;
 80056f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80056f2:	4b08      	ldr	r3, [pc, #32]	@ (8005714 <prvProcessReceivedCommands+0x1c8>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	1d39      	adds	r1, r7, #4
 80056f8:	2200      	movs	r2, #0
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7fe fbd6 	bl	8003eac <xQueueReceive>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	f47f af26 	bne.w	8005554 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005708:	bf00      	nop
 800570a:	bf00      	nop
 800570c:	3730      	adds	r7, #48	@ 0x30
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	20001018 	.word	0x20001018

08005718 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b088      	sub	sp, #32
 800571c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800571e:	e049      	b.n	80057b4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005720:	4b2e      	ldr	r3, [pc, #184]	@ (80057dc <prvSwitchTimerLists+0xc4>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800572a:	4b2c      	ldr	r3, [pc, #176]	@ (80057dc <prvSwitchTimerLists+0xc4>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	3304      	adds	r3, #4
 8005738:	4618      	mov	r0, r3
 800573a:	f7fe f8e3 	bl	8003904 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800574c:	f003 0304 	and.w	r3, r3, #4
 8005750:	2b00      	cmp	r3, #0
 8005752:	d02f      	beq.n	80057b4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	4413      	add	r3, r2
 800575c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	429a      	cmp	r2, r3
 8005764:	d90e      	bls.n	8005784 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	68ba      	ldr	r2, [r7, #8]
 800576a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005772:	4b1a      	ldr	r3, [pc, #104]	@ (80057dc <prvSwitchTimerLists+0xc4>)
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	3304      	adds	r3, #4
 800577a:	4619      	mov	r1, r3
 800577c:	4610      	mov	r0, r2
 800577e:	f7fe f889 	bl	8003894 <vListInsert>
 8005782:	e017      	b.n	80057b4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005784:	2300      	movs	r3, #0
 8005786:	9300      	str	r3, [sp, #0]
 8005788:	2300      	movs	r3, #0
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	2100      	movs	r1, #0
 800578e:	68f8      	ldr	r0, [r7, #12]
 8005790:	f7ff fd5a 	bl	8005248 <xTimerGenericCommand>
 8005794:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d10b      	bne.n	80057b4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800579c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a0:	f383 8811 	msr	BASEPRI, r3
 80057a4:	f3bf 8f6f 	isb	sy
 80057a8:	f3bf 8f4f 	dsb	sy
 80057ac:	603b      	str	r3, [r7, #0]
}
 80057ae:	bf00      	nop
 80057b0:	bf00      	nop
 80057b2:	e7fd      	b.n	80057b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80057b4:	4b09      	ldr	r3, [pc, #36]	@ (80057dc <prvSwitchTimerLists+0xc4>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1b0      	bne.n	8005720 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80057be:	4b07      	ldr	r3, [pc, #28]	@ (80057dc <prvSwitchTimerLists+0xc4>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80057c4:	4b06      	ldr	r3, [pc, #24]	@ (80057e0 <prvSwitchTimerLists+0xc8>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a04      	ldr	r2, [pc, #16]	@ (80057dc <prvSwitchTimerLists+0xc4>)
 80057ca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80057cc:	4a04      	ldr	r2, [pc, #16]	@ (80057e0 <prvSwitchTimerLists+0xc8>)
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	6013      	str	r3, [r2, #0]
}
 80057d2:	bf00      	nop
 80057d4:	3718      	adds	r7, #24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	20001010 	.word	0x20001010
 80057e0:	20001014 	.word	0x20001014

080057e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80057ea:	f000 f92f 	bl	8005a4c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80057ee:	4b15      	ldr	r3, [pc, #84]	@ (8005844 <prvCheckForValidListAndQueue+0x60>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d120      	bne.n	8005838 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80057f6:	4814      	ldr	r0, [pc, #80]	@ (8005848 <prvCheckForValidListAndQueue+0x64>)
 80057f8:	f7fd fffe 	bl	80037f8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80057fc:	4813      	ldr	r0, [pc, #76]	@ (800584c <prvCheckForValidListAndQueue+0x68>)
 80057fe:	f7fd fffb 	bl	80037f8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005802:	4b13      	ldr	r3, [pc, #76]	@ (8005850 <prvCheckForValidListAndQueue+0x6c>)
 8005804:	4a10      	ldr	r2, [pc, #64]	@ (8005848 <prvCheckForValidListAndQueue+0x64>)
 8005806:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005808:	4b12      	ldr	r3, [pc, #72]	@ (8005854 <prvCheckForValidListAndQueue+0x70>)
 800580a:	4a10      	ldr	r2, [pc, #64]	@ (800584c <prvCheckForValidListAndQueue+0x68>)
 800580c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800580e:	2300      	movs	r3, #0
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	4b11      	ldr	r3, [pc, #68]	@ (8005858 <prvCheckForValidListAndQueue+0x74>)
 8005814:	4a11      	ldr	r2, [pc, #68]	@ (800585c <prvCheckForValidListAndQueue+0x78>)
 8005816:	2110      	movs	r1, #16
 8005818:	200a      	movs	r0, #10
 800581a:	f7fe f907 	bl	8003a2c <xQueueGenericCreateStatic>
 800581e:	4603      	mov	r3, r0
 8005820:	4a08      	ldr	r2, [pc, #32]	@ (8005844 <prvCheckForValidListAndQueue+0x60>)
 8005822:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005824:	4b07      	ldr	r3, [pc, #28]	@ (8005844 <prvCheckForValidListAndQueue+0x60>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d005      	beq.n	8005838 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800582c:	4b05      	ldr	r3, [pc, #20]	@ (8005844 <prvCheckForValidListAndQueue+0x60>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	490b      	ldr	r1, [pc, #44]	@ (8005860 <prvCheckForValidListAndQueue+0x7c>)
 8005832:	4618      	mov	r0, r3
 8005834:	f7fe fd2c 	bl	8004290 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005838:	f000 f938 	bl	8005aac <vPortExitCritical>
}
 800583c:	bf00      	nop
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop
 8005844:	20001018 	.word	0x20001018
 8005848:	20000fe8 	.word	0x20000fe8
 800584c:	20000ffc 	.word	0x20000ffc
 8005850:	20001010 	.word	0x20001010
 8005854:	20001014 	.word	0x20001014
 8005858:	200010c4 	.word	0x200010c4
 800585c:	20001024 	.word	0x20001024
 8005860:	08006ef0 	.word	0x08006ef0

08005864 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005864:	b480      	push	{r7}
 8005866:	b085      	sub	sp, #20
 8005868:	af00      	add	r7, sp, #0
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	60b9      	str	r1, [r7, #8]
 800586e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	3b04      	subs	r3, #4
 8005874:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800587c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	3b04      	subs	r3, #4
 8005882:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	f023 0201 	bic.w	r2, r3, #1
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	3b04      	subs	r3, #4
 8005892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005894:	4a08      	ldr	r2, [pc, #32]	@ (80058b8 <pxPortInitialiseStack+0x54>)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	3b14      	subs	r3, #20
 800589e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	3b20      	subs	r3, #32
 80058aa:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80058ac:	68fb      	ldr	r3, [r7, #12]
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3714      	adds	r7, #20
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bc80      	pop	{r7}
 80058b6:	4770      	bx	lr
 80058b8:	080058bd 	.word	0x080058bd

080058bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80058c2:	2300      	movs	r3, #0
 80058c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80058c6:	4b12      	ldr	r3, [pc, #72]	@ (8005910 <prvTaskExitError+0x54>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ce:	d00b      	beq.n	80058e8 <prvTaskExitError+0x2c>
	__asm volatile
 80058d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	60fb      	str	r3, [r7, #12]
}
 80058e2:	bf00      	nop
 80058e4:	bf00      	nop
 80058e6:	e7fd      	b.n	80058e4 <prvTaskExitError+0x28>
	__asm volatile
 80058e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ec:	f383 8811 	msr	BASEPRI, r3
 80058f0:	f3bf 8f6f 	isb	sy
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	60bb      	str	r3, [r7, #8]
}
 80058fa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80058fc:	bf00      	nop
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d0fc      	beq.n	80058fe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005904:	bf00      	nop
 8005906:	bf00      	nop
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	bc80      	pop	{r7}
 800590e:	4770      	bx	lr
 8005910:	2000000c 	.word	0x2000000c
	...

08005920 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005920:	4b07      	ldr	r3, [pc, #28]	@ (8005940 <pxCurrentTCBConst2>)
 8005922:	6819      	ldr	r1, [r3, #0]
 8005924:	6808      	ldr	r0, [r1, #0]
 8005926:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800592a:	f380 8809 	msr	PSP, r0
 800592e:	f3bf 8f6f 	isb	sy
 8005932:	f04f 0000 	mov.w	r0, #0
 8005936:	f380 8811 	msr	BASEPRI, r0
 800593a:	f04e 0e0d 	orr.w	lr, lr, #13
 800593e:	4770      	bx	lr

08005940 <pxCurrentTCBConst2>:
 8005940:	20000ae8 	.word	0x20000ae8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005944:	bf00      	nop
 8005946:	bf00      	nop

08005948 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005948:	4806      	ldr	r0, [pc, #24]	@ (8005964 <prvPortStartFirstTask+0x1c>)
 800594a:	6800      	ldr	r0, [r0, #0]
 800594c:	6800      	ldr	r0, [r0, #0]
 800594e:	f380 8808 	msr	MSP, r0
 8005952:	b662      	cpsie	i
 8005954:	b661      	cpsie	f
 8005956:	f3bf 8f4f 	dsb	sy
 800595a:	f3bf 8f6f 	isb	sy
 800595e:	df00      	svc	0
 8005960:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005962:	bf00      	nop
 8005964:	e000ed08 	.word	0xe000ed08

08005968 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800596e:	4b32      	ldr	r3, [pc, #200]	@ (8005a38 <xPortStartScheduler+0xd0>)
 8005970:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	b2db      	uxtb	r3, r3
 8005978:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	22ff      	movs	r2, #255	@ 0xff
 800597e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	b2db      	uxtb	r3, r3
 8005986:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005988:	78fb      	ldrb	r3, [r7, #3]
 800598a:	b2db      	uxtb	r3, r3
 800598c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005990:	b2da      	uxtb	r2, r3
 8005992:	4b2a      	ldr	r3, [pc, #168]	@ (8005a3c <xPortStartScheduler+0xd4>)
 8005994:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005996:	4b2a      	ldr	r3, [pc, #168]	@ (8005a40 <xPortStartScheduler+0xd8>)
 8005998:	2207      	movs	r2, #7
 800599a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800599c:	e009      	b.n	80059b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800599e:	4b28      	ldr	r3, [pc, #160]	@ (8005a40 <xPortStartScheduler+0xd8>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	3b01      	subs	r3, #1
 80059a4:	4a26      	ldr	r2, [pc, #152]	@ (8005a40 <xPortStartScheduler+0xd8>)
 80059a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80059a8:	78fb      	ldrb	r3, [r7, #3]
 80059aa:	b2db      	uxtb	r3, r3
 80059ac:	005b      	lsls	r3, r3, #1
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059b2:	78fb      	ldrb	r3, [r7, #3]
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ba:	2b80      	cmp	r3, #128	@ 0x80
 80059bc:	d0ef      	beq.n	800599e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80059be:	4b20      	ldr	r3, [pc, #128]	@ (8005a40 <xPortStartScheduler+0xd8>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f1c3 0307 	rsb	r3, r3, #7
 80059c6:	2b04      	cmp	r3, #4
 80059c8:	d00b      	beq.n	80059e2 <xPortStartScheduler+0x7a>
	__asm volatile
 80059ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ce:	f383 8811 	msr	BASEPRI, r3
 80059d2:	f3bf 8f6f 	isb	sy
 80059d6:	f3bf 8f4f 	dsb	sy
 80059da:	60bb      	str	r3, [r7, #8]
}
 80059dc:	bf00      	nop
 80059de:	bf00      	nop
 80059e0:	e7fd      	b.n	80059de <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80059e2:	4b17      	ldr	r3, [pc, #92]	@ (8005a40 <xPortStartScheduler+0xd8>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	021b      	lsls	r3, r3, #8
 80059e8:	4a15      	ldr	r2, [pc, #84]	@ (8005a40 <xPortStartScheduler+0xd8>)
 80059ea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80059ec:	4b14      	ldr	r3, [pc, #80]	@ (8005a40 <xPortStartScheduler+0xd8>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80059f4:	4a12      	ldr	r2, [pc, #72]	@ (8005a40 <xPortStartScheduler+0xd8>)
 80059f6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005a00:	4b10      	ldr	r3, [pc, #64]	@ (8005a44 <xPortStartScheduler+0xdc>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a0f      	ldr	r2, [pc, #60]	@ (8005a44 <xPortStartScheduler+0xdc>)
 8005a06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005a0a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8005a44 <xPortStartScheduler+0xdc>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a0c      	ldr	r2, [pc, #48]	@ (8005a44 <xPortStartScheduler+0xdc>)
 8005a12:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005a16:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005a18:	f000 f8b8 	bl	8005b8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005a1c:	4b0a      	ldr	r3, [pc, #40]	@ (8005a48 <xPortStartScheduler+0xe0>)
 8005a1e:	2200      	movs	r2, #0
 8005a20:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005a22:	f7ff ff91 	bl	8005948 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005a26:	f7ff f867 	bl	8004af8 <vTaskSwitchContext>
	prvTaskExitError();
 8005a2a:	f7ff ff47 	bl	80058bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005a2e:	2300      	movs	r3, #0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3710      	adds	r7, #16
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	e000e400 	.word	0xe000e400
 8005a3c:	20001114 	.word	0x20001114
 8005a40:	20001118 	.word	0x20001118
 8005a44:	e000ed20 	.word	0xe000ed20
 8005a48:	2000000c 	.word	0x2000000c

08005a4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
	__asm volatile
 8005a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a56:	f383 8811 	msr	BASEPRI, r3
 8005a5a:	f3bf 8f6f 	isb	sy
 8005a5e:	f3bf 8f4f 	dsb	sy
 8005a62:	607b      	str	r3, [r7, #4]
}
 8005a64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005a66:	4b0f      	ldr	r3, [pc, #60]	@ (8005aa4 <vPortEnterCritical+0x58>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8005aa4 <vPortEnterCritical+0x58>)
 8005a6e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005a70:	4b0c      	ldr	r3, [pc, #48]	@ (8005aa4 <vPortEnterCritical+0x58>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d110      	bne.n	8005a9a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005a78:	4b0b      	ldr	r3, [pc, #44]	@ (8005aa8 <vPortEnterCritical+0x5c>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00b      	beq.n	8005a9a <vPortEnterCritical+0x4e>
	__asm volatile
 8005a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a86:	f383 8811 	msr	BASEPRI, r3
 8005a8a:	f3bf 8f6f 	isb	sy
 8005a8e:	f3bf 8f4f 	dsb	sy
 8005a92:	603b      	str	r3, [r7, #0]
}
 8005a94:	bf00      	nop
 8005a96:	bf00      	nop
 8005a98:	e7fd      	b.n	8005a96 <vPortEnterCritical+0x4a>
	}
}
 8005a9a:	bf00      	nop
 8005a9c:	370c      	adds	r7, #12
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr
 8005aa4:	2000000c 	.word	0x2000000c
 8005aa8:	e000ed04 	.word	0xe000ed04

08005aac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005ab2:	4b12      	ldr	r3, [pc, #72]	@ (8005afc <vPortExitCritical+0x50>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10b      	bne.n	8005ad2 <vPortExitCritical+0x26>
	__asm volatile
 8005aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005abe:	f383 8811 	msr	BASEPRI, r3
 8005ac2:	f3bf 8f6f 	isb	sy
 8005ac6:	f3bf 8f4f 	dsb	sy
 8005aca:	607b      	str	r3, [r7, #4]
}
 8005acc:	bf00      	nop
 8005ace:	bf00      	nop
 8005ad0:	e7fd      	b.n	8005ace <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8005afc <vPortExitCritical+0x50>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	4a08      	ldr	r2, [pc, #32]	@ (8005afc <vPortExitCritical+0x50>)
 8005ada:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005adc:	4b07      	ldr	r3, [pc, #28]	@ (8005afc <vPortExitCritical+0x50>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d105      	bne.n	8005af0 <vPortExitCritical+0x44>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	f383 8811 	msr	BASEPRI, r3
}
 8005aee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bc80      	pop	{r7}
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	2000000c 	.word	0x2000000c

08005b00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005b00:	f3ef 8009 	mrs	r0, PSP
 8005b04:	f3bf 8f6f 	isb	sy
 8005b08:	4b0d      	ldr	r3, [pc, #52]	@ (8005b40 <pxCurrentTCBConst>)
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005b10:	6010      	str	r0, [r2, #0]
 8005b12:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005b16:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005b1a:	f380 8811 	msr	BASEPRI, r0
 8005b1e:	f7fe ffeb 	bl	8004af8 <vTaskSwitchContext>
 8005b22:	f04f 0000 	mov.w	r0, #0
 8005b26:	f380 8811 	msr	BASEPRI, r0
 8005b2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005b2e:	6819      	ldr	r1, [r3, #0]
 8005b30:	6808      	ldr	r0, [r1, #0]
 8005b32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005b36:	f380 8809 	msr	PSP, r0
 8005b3a:	f3bf 8f6f 	isb	sy
 8005b3e:	4770      	bx	lr

08005b40 <pxCurrentTCBConst>:
 8005b40:	20000ae8 	.word	0x20000ae8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005b44:	bf00      	nop
 8005b46:	bf00      	nop

08005b48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
	__asm volatile
 8005b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b52:	f383 8811 	msr	BASEPRI, r3
 8005b56:	f3bf 8f6f 	isb	sy
 8005b5a:	f3bf 8f4f 	dsb	sy
 8005b5e:	607b      	str	r3, [r7, #4]
}
 8005b60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005b62:	f7fe ff0f 	bl	8004984 <xTaskIncrementTick>
 8005b66:	4603      	mov	r3, r0
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d003      	beq.n	8005b74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005b6c:	4b06      	ldr	r3, [pc, #24]	@ (8005b88 <xPortSysTickHandler+0x40>)
 8005b6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b72:	601a      	str	r2, [r3, #0]
 8005b74:	2300      	movs	r3, #0
 8005b76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	f383 8811 	msr	BASEPRI, r3
}
 8005b7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005b80:	bf00      	nop
 8005b82:	3708      	adds	r7, #8
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	e000ed04 	.word	0xe000ed04

08005b8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005b90:	4b0a      	ldr	r3, [pc, #40]	@ (8005bbc <vPortSetupTimerInterrupt+0x30>)
 8005b92:	2200      	movs	r2, #0
 8005b94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005b96:	4b0a      	ldr	r3, [pc, #40]	@ (8005bc0 <vPortSetupTimerInterrupt+0x34>)
 8005b98:	2200      	movs	r2, #0
 8005b9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005b9c:	4b09      	ldr	r3, [pc, #36]	@ (8005bc4 <vPortSetupTimerInterrupt+0x38>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a09      	ldr	r2, [pc, #36]	@ (8005bc8 <vPortSetupTimerInterrupt+0x3c>)
 8005ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ba6:	099b      	lsrs	r3, r3, #6
 8005ba8:	4a08      	ldr	r2, [pc, #32]	@ (8005bcc <vPortSetupTimerInterrupt+0x40>)
 8005baa:	3b01      	subs	r3, #1
 8005bac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005bae:	4b03      	ldr	r3, [pc, #12]	@ (8005bbc <vPortSetupTimerInterrupt+0x30>)
 8005bb0:	2207      	movs	r2, #7
 8005bb2:	601a      	str	r2, [r3, #0]
}
 8005bb4:	bf00      	nop
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bc80      	pop	{r7}
 8005bba:	4770      	bx	lr
 8005bbc:	e000e010 	.word	0xe000e010
 8005bc0:	e000e018 	.word	0xe000e018
 8005bc4:	20000000 	.word	0x20000000
 8005bc8:	10624dd3 	.word	0x10624dd3
 8005bcc:	e000e014 	.word	0xe000e014

08005bd0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b085      	sub	sp, #20
 8005bd4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005bd6:	f3ef 8305 	mrs	r3, IPSR
 8005bda:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2b0f      	cmp	r3, #15
 8005be0:	d915      	bls.n	8005c0e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005be2:	4a17      	ldr	r2, [pc, #92]	@ (8005c40 <vPortValidateInterruptPriority+0x70>)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	4413      	add	r3, r2
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005bec:	4b15      	ldr	r3, [pc, #84]	@ (8005c44 <vPortValidateInterruptPriority+0x74>)
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	7afa      	ldrb	r2, [r7, #11]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d20b      	bcs.n	8005c0e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	607b      	str	r3, [r7, #4]
}
 8005c08:	bf00      	nop
 8005c0a:	bf00      	nop
 8005c0c:	e7fd      	b.n	8005c0a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005c48 <vPortValidateInterruptPriority+0x78>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005c16:	4b0d      	ldr	r3, [pc, #52]	@ (8005c4c <vPortValidateInterruptPriority+0x7c>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d90b      	bls.n	8005c36 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c22:	f383 8811 	msr	BASEPRI, r3
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	603b      	str	r3, [r7, #0]
}
 8005c30:	bf00      	nop
 8005c32:	bf00      	nop
 8005c34:	e7fd      	b.n	8005c32 <vPortValidateInterruptPriority+0x62>
	}
 8005c36:	bf00      	nop
 8005c38:	3714      	adds	r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr
 8005c40:	e000e3f0 	.word	0xe000e3f0
 8005c44:	20001114 	.word	0x20001114
 8005c48:	e000ed0c 	.word	0xe000ed0c
 8005c4c:	20001118 	.word	0x20001118

08005c50 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b08a      	sub	sp, #40	@ 0x28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005c5c:	f7fe fdd8 	bl	8004810 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005c60:	4b5c      	ldr	r3, [pc, #368]	@ (8005dd4 <pvPortMalloc+0x184>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d101      	bne.n	8005c6c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005c68:	f000 f924 	bl	8005eb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005c6c:	4b5a      	ldr	r3, [pc, #360]	@ (8005dd8 <pvPortMalloc+0x188>)
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4013      	ands	r3, r2
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	f040 8095 	bne.w	8005da4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d01e      	beq.n	8005cbe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005c80:	2208      	movs	r2, #8
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4413      	add	r3, r2
 8005c86:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f003 0307 	and.w	r3, r3, #7
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d015      	beq.n	8005cbe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f023 0307 	bic.w	r3, r3, #7
 8005c98:	3308      	adds	r3, #8
 8005c9a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f003 0307 	and.w	r3, r3, #7
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00b      	beq.n	8005cbe <pvPortMalloc+0x6e>
	__asm volatile
 8005ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005caa:	f383 8811 	msr	BASEPRI, r3
 8005cae:	f3bf 8f6f 	isb	sy
 8005cb2:	f3bf 8f4f 	dsb	sy
 8005cb6:	617b      	str	r3, [r7, #20]
}
 8005cb8:	bf00      	nop
 8005cba:	bf00      	nop
 8005cbc:	e7fd      	b.n	8005cba <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d06f      	beq.n	8005da4 <pvPortMalloc+0x154>
 8005cc4:	4b45      	ldr	r3, [pc, #276]	@ (8005ddc <pvPortMalloc+0x18c>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d86a      	bhi.n	8005da4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005cce:	4b44      	ldr	r3, [pc, #272]	@ (8005de0 <pvPortMalloc+0x190>)
 8005cd0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005cd2:	4b43      	ldr	r3, [pc, #268]	@ (8005de0 <pvPortMalloc+0x190>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005cd8:	e004      	b.n	8005ce4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cdc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d903      	bls.n	8005cf6 <pvPortMalloc+0xa6>
 8005cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1f1      	bne.n	8005cda <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005cf6:	4b37      	ldr	r3, [pc, #220]	@ (8005dd4 <pvPortMalloc+0x184>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d051      	beq.n	8005da4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005d00:	6a3b      	ldr	r3, [r7, #32]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2208      	movs	r2, #8
 8005d06:	4413      	add	r3, r2
 8005d08:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	6a3b      	ldr	r3, [r7, #32]
 8005d10:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d14:	685a      	ldr	r2, [r3, #4]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	1ad2      	subs	r2, r2, r3
 8005d1a:	2308      	movs	r3, #8
 8005d1c:	005b      	lsls	r3, r3, #1
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d920      	bls.n	8005d64 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4413      	add	r3, r2
 8005d28:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	f003 0307 	and.w	r3, r3, #7
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00b      	beq.n	8005d4c <pvPortMalloc+0xfc>
	__asm volatile
 8005d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d38:	f383 8811 	msr	BASEPRI, r3
 8005d3c:	f3bf 8f6f 	isb	sy
 8005d40:	f3bf 8f4f 	dsb	sy
 8005d44:	613b      	str	r3, [r7, #16]
}
 8005d46:	bf00      	nop
 8005d48:	bf00      	nop
 8005d4a:	e7fd      	b.n	8005d48 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d4e:	685a      	ldr	r2, [r3, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	1ad2      	subs	r2, r2, r3
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005d5e:	69b8      	ldr	r0, [r7, #24]
 8005d60:	f000 f90a 	bl	8005f78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005d64:	4b1d      	ldr	r3, [pc, #116]	@ (8005ddc <pvPortMalloc+0x18c>)
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	4a1b      	ldr	r2, [pc, #108]	@ (8005ddc <pvPortMalloc+0x18c>)
 8005d70:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005d72:	4b1a      	ldr	r3, [pc, #104]	@ (8005ddc <pvPortMalloc+0x18c>)
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	4b1b      	ldr	r3, [pc, #108]	@ (8005de4 <pvPortMalloc+0x194>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d203      	bcs.n	8005d86 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005d7e:	4b17      	ldr	r3, [pc, #92]	@ (8005ddc <pvPortMalloc+0x18c>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a18      	ldr	r2, [pc, #96]	@ (8005de4 <pvPortMalloc+0x194>)
 8005d84:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	685a      	ldr	r2, [r3, #4]
 8005d8a:	4b13      	ldr	r3, [pc, #76]	@ (8005dd8 <pvPortMalloc+0x188>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d92:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d96:	2200      	movs	r2, #0
 8005d98:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005d9a:	4b13      	ldr	r3, [pc, #76]	@ (8005de8 <pvPortMalloc+0x198>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	3301      	adds	r3, #1
 8005da0:	4a11      	ldr	r2, [pc, #68]	@ (8005de8 <pvPortMalloc+0x198>)
 8005da2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005da4:	f7fe fd42 	bl	800482c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	f003 0307 	and.w	r3, r3, #7
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00b      	beq.n	8005dca <pvPortMalloc+0x17a>
	__asm volatile
 8005db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db6:	f383 8811 	msr	BASEPRI, r3
 8005dba:	f3bf 8f6f 	isb	sy
 8005dbe:	f3bf 8f4f 	dsb	sy
 8005dc2:	60fb      	str	r3, [r7, #12]
}
 8005dc4:	bf00      	nop
 8005dc6:	bf00      	nop
 8005dc8:	e7fd      	b.n	8005dc6 <pvPortMalloc+0x176>
	return pvReturn;
 8005dca:	69fb      	ldr	r3, [r7, #28]
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3728      	adds	r7, #40	@ 0x28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	20001d24 	.word	0x20001d24
 8005dd8:	20001d38 	.word	0x20001d38
 8005ddc:	20001d28 	.word	0x20001d28
 8005de0:	20001d1c 	.word	0x20001d1c
 8005de4:	20001d2c 	.word	0x20001d2c
 8005de8:	20001d30 	.word	0x20001d30

08005dec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b086      	sub	sp, #24
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d04f      	beq.n	8005e9e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005dfe:	2308      	movs	r3, #8
 8005e00:	425b      	negs	r3, r3
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	4413      	add	r3, r2
 8005e06:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	4b25      	ldr	r3, [pc, #148]	@ (8005ea8 <vPortFree+0xbc>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4013      	ands	r3, r2
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d10b      	bne.n	8005e32 <vPortFree+0x46>
	__asm volatile
 8005e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e1e:	f383 8811 	msr	BASEPRI, r3
 8005e22:	f3bf 8f6f 	isb	sy
 8005e26:	f3bf 8f4f 	dsb	sy
 8005e2a:	60fb      	str	r3, [r7, #12]
}
 8005e2c:	bf00      	nop
 8005e2e:	bf00      	nop
 8005e30:	e7fd      	b.n	8005e2e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d00b      	beq.n	8005e52 <vPortFree+0x66>
	__asm volatile
 8005e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e3e:	f383 8811 	msr	BASEPRI, r3
 8005e42:	f3bf 8f6f 	isb	sy
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	60bb      	str	r3, [r7, #8]
}
 8005e4c:	bf00      	nop
 8005e4e:	bf00      	nop
 8005e50:	e7fd      	b.n	8005e4e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	4b14      	ldr	r3, [pc, #80]	@ (8005ea8 <vPortFree+0xbc>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d01e      	beq.n	8005e9e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d11a      	bne.n	8005e9e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	685a      	ldr	r2, [r3, #4]
 8005e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8005ea8 <vPortFree+0xbc>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	43db      	mvns	r3, r3
 8005e72:	401a      	ands	r2, r3
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005e78:	f7fe fcca 	bl	8004810 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	4b0a      	ldr	r3, [pc, #40]	@ (8005eac <vPortFree+0xc0>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4413      	add	r3, r2
 8005e86:	4a09      	ldr	r2, [pc, #36]	@ (8005eac <vPortFree+0xc0>)
 8005e88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005e8a:	6938      	ldr	r0, [r7, #16]
 8005e8c:	f000 f874 	bl	8005f78 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005e90:	4b07      	ldr	r3, [pc, #28]	@ (8005eb0 <vPortFree+0xc4>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	3301      	adds	r3, #1
 8005e96:	4a06      	ldr	r2, [pc, #24]	@ (8005eb0 <vPortFree+0xc4>)
 8005e98:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005e9a:	f7fe fcc7 	bl	800482c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005e9e:	bf00      	nop
 8005ea0:	3718      	adds	r7, #24
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}
 8005ea6:	bf00      	nop
 8005ea8:	20001d38 	.word	0x20001d38
 8005eac:	20001d28 	.word	0x20001d28
 8005eb0:	20001d34 	.word	0x20001d34

08005eb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005eba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005ebe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005ec0:	4b27      	ldr	r3, [pc, #156]	@ (8005f60 <prvHeapInit+0xac>)
 8005ec2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f003 0307 	and.w	r3, r3, #7
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d00c      	beq.n	8005ee8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	3307      	adds	r3, #7
 8005ed2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f023 0307 	bic.w	r3, r3, #7
 8005eda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005edc:	68ba      	ldr	r2, [r7, #8]
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	4a1f      	ldr	r2, [pc, #124]	@ (8005f60 <prvHeapInit+0xac>)
 8005ee4:	4413      	add	r3, r2
 8005ee6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005eec:	4a1d      	ldr	r2, [pc, #116]	@ (8005f64 <prvHeapInit+0xb0>)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005ef2:	4b1c      	ldr	r3, [pc, #112]	@ (8005f64 <prvHeapInit+0xb0>)
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	4413      	add	r3, r2
 8005efe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005f00:	2208      	movs	r2, #8
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	1a9b      	subs	r3, r3, r2
 8005f06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f023 0307 	bic.w	r3, r3, #7
 8005f0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	4a15      	ldr	r2, [pc, #84]	@ (8005f68 <prvHeapInit+0xb4>)
 8005f14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005f16:	4b14      	ldr	r3, [pc, #80]	@ (8005f68 <prvHeapInit+0xb4>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005f1e:	4b12      	ldr	r3, [pc, #72]	@ (8005f68 <prvHeapInit+0xb4>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2200      	movs	r2, #0
 8005f24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	1ad2      	subs	r2, r2, r3
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005f34:	4b0c      	ldr	r3, [pc, #48]	@ (8005f68 <prvHeapInit+0xb4>)
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	4a0a      	ldr	r2, [pc, #40]	@ (8005f6c <prvHeapInit+0xb8>)
 8005f42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	4a09      	ldr	r2, [pc, #36]	@ (8005f70 <prvHeapInit+0xbc>)
 8005f4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005f4c:	4b09      	ldr	r3, [pc, #36]	@ (8005f74 <prvHeapInit+0xc0>)
 8005f4e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005f52:	601a      	str	r2, [r3, #0]
}
 8005f54:	bf00      	nop
 8005f56:	3714      	adds	r7, #20
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bc80      	pop	{r7}
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	2000111c 	.word	0x2000111c
 8005f64:	20001d1c 	.word	0x20001d1c
 8005f68:	20001d24 	.word	0x20001d24
 8005f6c:	20001d2c 	.word	0x20001d2c
 8005f70:	20001d28 	.word	0x20001d28
 8005f74:	20001d38 	.word	0x20001d38

08005f78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005f80:	4b27      	ldr	r3, [pc, #156]	@ (8006020 <prvInsertBlockIntoFreeList+0xa8>)
 8005f82:	60fb      	str	r3, [r7, #12]
 8005f84:	e002      	b.n	8005f8c <prvInsertBlockIntoFreeList+0x14>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	60fb      	str	r3, [r7, #12]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d8f7      	bhi.n	8005f86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d108      	bne.n	8005fba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	685a      	ldr	r2, [r3, #4]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	441a      	add	r2, r3
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	68ba      	ldr	r2, [r7, #8]
 8005fc4:	441a      	add	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d118      	bne.n	8006000 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	4b14      	ldr	r3, [pc, #80]	@ (8006024 <prvInsertBlockIntoFreeList+0xac>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d00d      	beq.n	8005ff6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	441a      	add	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	601a      	str	r2, [r3, #0]
 8005ff4:	e008      	b.n	8006008 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8006024 <prvInsertBlockIntoFreeList+0xac>)
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	601a      	str	r2, [r3, #0]
 8005ffe:	e003      	b.n	8006008 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	429a      	cmp	r2, r3
 800600e:	d002      	beq.n	8006016 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006016:	bf00      	nop
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	bc80      	pop	{r7}
 800601e:	4770      	bx	lr
 8006020:	20001d1c 	.word	0x20001d1c
 8006024:	20001d24 	.word	0x20001d24

08006028 <siprintf>:
 8006028:	b40e      	push	{r1, r2, r3}
 800602a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800602e:	b510      	push	{r4, lr}
 8006030:	2400      	movs	r4, #0
 8006032:	b09d      	sub	sp, #116	@ 0x74
 8006034:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006036:	9002      	str	r0, [sp, #8]
 8006038:	9006      	str	r0, [sp, #24]
 800603a:	9107      	str	r1, [sp, #28]
 800603c:	9104      	str	r1, [sp, #16]
 800603e:	4809      	ldr	r0, [pc, #36]	@ (8006064 <siprintf+0x3c>)
 8006040:	4909      	ldr	r1, [pc, #36]	@ (8006068 <siprintf+0x40>)
 8006042:	f853 2b04 	ldr.w	r2, [r3], #4
 8006046:	9105      	str	r1, [sp, #20]
 8006048:	6800      	ldr	r0, [r0, #0]
 800604a:	a902      	add	r1, sp, #8
 800604c:	9301      	str	r3, [sp, #4]
 800604e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006050:	f000 fa1c 	bl	800648c <_svfiprintf_r>
 8006054:	9b02      	ldr	r3, [sp, #8]
 8006056:	701c      	strb	r4, [r3, #0]
 8006058:	b01d      	add	sp, #116	@ 0x74
 800605a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800605e:	b003      	add	sp, #12
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	20000010 	.word	0x20000010
 8006068:	ffff0208 	.word	0xffff0208

0800606c <memset>:
 800606c:	4603      	mov	r3, r0
 800606e:	4402      	add	r2, r0
 8006070:	4293      	cmp	r3, r2
 8006072:	d100      	bne.n	8006076 <memset+0xa>
 8006074:	4770      	bx	lr
 8006076:	f803 1b01 	strb.w	r1, [r3], #1
 800607a:	e7f9      	b.n	8006070 <memset+0x4>

0800607c <strstr>:
 800607c:	780a      	ldrb	r2, [r1, #0]
 800607e:	b570      	push	{r4, r5, r6, lr}
 8006080:	b96a      	cbnz	r2, 800609e <strstr+0x22>
 8006082:	bd70      	pop	{r4, r5, r6, pc}
 8006084:	429a      	cmp	r2, r3
 8006086:	d109      	bne.n	800609c <strstr+0x20>
 8006088:	460c      	mov	r4, r1
 800608a:	4605      	mov	r5, r0
 800608c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006090:	2b00      	cmp	r3, #0
 8006092:	d0f6      	beq.n	8006082 <strstr+0x6>
 8006094:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006098:	429e      	cmp	r6, r3
 800609a:	d0f7      	beq.n	800608c <strstr+0x10>
 800609c:	3001      	adds	r0, #1
 800609e:	7803      	ldrb	r3, [r0, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d1ef      	bne.n	8006084 <strstr+0x8>
 80060a4:	4618      	mov	r0, r3
 80060a6:	e7ec      	b.n	8006082 <strstr+0x6>

080060a8 <_reclaim_reent>:
 80060a8:	4b2d      	ldr	r3, [pc, #180]	@ (8006160 <_reclaim_reent+0xb8>)
 80060aa:	b570      	push	{r4, r5, r6, lr}
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4604      	mov	r4, r0
 80060b0:	4283      	cmp	r3, r0
 80060b2:	d053      	beq.n	800615c <_reclaim_reent+0xb4>
 80060b4:	69c3      	ldr	r3, [r0, #28]
 80060b6:	b31b      	cbz	r3, 8006100 <_reclaim_reent+0x58>
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	b163      	cbz	r3, 80060d6 <_reclaim_reent+0x2e>
 80060bc:	2500      	movs	r5, #0
 80060be:	69e3      	ldr	r3, [r4, #28]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	5959      	ldr	r1, [r3, r5]
 80060c4:	b9b1      	cbnz	r1, 80060f4 <_reclaim_reent+0x4c>
 80060c6:	3504      	adds	r5, #4
 80060c8:	2d80      	cmp	r5, #128	@ 0x80
 80060ca:	d1f8      	bne.n	80060be <_reclaim_reent+0x16>
 80060cc:	69e3      	ldr	r3, [r4, #28]
 80060ce:	4620      	mov	r0, r4
 80060d0:	68d9      	ldr	r1, [r3, #12]
 80060d2:	f000 f889 	bl	80061e8 <_free_r>
 80060d6:	69e3      	ldr	r3, [r4, #28]
 80060d8:	6819      	ldr	r1, [r3, #0]
 80060da:	b111      	cbz	r1, 80060e2 <_reclaim_reent+0x3a>
 80060dc:	4620      	mov	r0, r4
 80060de:	f000 f883 	bl	80061e8 <_free_r>
 80060e2:	69e3      	ldr	r3, [r4, #28]
 80060e4:	689d      	ldr	r5, [r3, #8]
 80060e6:	b15d      	cbz	r5, 8006100 <_reclaim_reent+0x58>
 80060e8:	4629      	mov	r1, r5
 80060ea:	4620      	mov	r0, r4
 80060ec:	682d      	ldr	r5, [r5, #0]
 80060ee:	f000 f87b 	bl	80061e8 <_free_r>
 80060f2:	e7f8      	b.n	80060e6 <_reclaim_reent+0x3e>
 80060f4:	680e      	ldr	r6, [r1, #0]
 80060f6:	4620      	mov	r0, r4
 80060f8:	f000 f876 	bl	80061e8 <_free_r>
 80060fc:	4631      	mov	r1, r6
 80060fe:	e7e1      	b.n	80060c4 <_reclaim_reent+0x1c>
 8006100:	6961      	ldr	r1, [r4, #20]
 8006102:	b111      	cbz	r1, 800610a <_reclaim_reent+0x62>
 8006104:	4620      	mov	r0, r4
 8006106:	f000 f86f 	bl	80061e8 <_free_r>
 800610a:	69e1      	ldr	r1, [r4, #28]
 800610c:	b111      	cbz	r1, 8006114 <_reclaim_reent+0x6c>
 800610e:	4620      	mov	r0, r4
 8006110:	f000 f86a 	bl	80061e8 <_free_r>
 8006114:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006116:	b111      	cbz	r1, 800611e <_reclaim_reent+0x76>
 8006118:	4620      	mov	r0, r4
 800611a:	f000 f865 	bl	80061e8 <_free_r>
 800611e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006120:	b111      	cbz	r1, 8006128 <_reclaim_reent+0x80>
 8006122:	4620      	mov	r0, r4
 8006124:	f000 f860 	bl	80061e8 <_free_r>
 8006128:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800612a:	b111      	cbz	r1, 8006132 <_reclaim_reent+0x8a>
 800612c:	4620      	mov	r0, r4
 800612e:	f000 f85b 	bl	80061e8 <_free_r>
 8006132:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006134:	b111      	cbz	r1, 800613c <_reclaim_reent+0x94>
 8006136:	4620      	mov	r0, r4
 8006138:	f000 f856 	bl	80061e8 <_free_r>
 800613c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800613e:	b111      	cbz	r1, 8006146 <_reclaim_reent+0x9e>
 8006140:	4620      	mov	r0, r4
 8006142:	f000 f851 	bl	80061e8 <_free_r>
 8006146:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006148:	b111      	cbz	r1, 8006150 <_reclaim_reent+0xa8>
 800614a:	4620      	mov	r0, r4
 800614c:	f000 f84c 	bl	80061e8 <_free_r>
 8006150:	6a23      	ldr	r3, [r4, #32]
 8006152:	b11b      	cbz	r3, 800615c <_reclaim_reent+0xb4>
 8006154:	4620      	mov	r0, r4
 8006156:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800615a:	4718      	bx	r3
 800615c:	bd70      	pop	{r4, r5, r6, pc}
 800615e:	bf00      	nop
 8006160:	20000010 	.word	0x20000010

08006164 <__errno>:
 8006164:	4b01      	ldr	r3, [pc, #4]	@ (800616c <__errno+0x8>)
 8006166:	6818      	ldr	r0, [r3, #0]
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	20000010 	.word	0x20000010

08006170 <__libc_init_array>:
 8006170:	b570      	push	{r4, r5, r6, lr}
 8006172:	2600      	movs	r6, #0
 8006174:	4d0c      	ldr	r5, [pc, #48]	@ (80061a8 <__libc_init_array+0x38>)
 8006176:	4c0d      	ldr	r4, [pc, #52]	@ (80061ac <__libc_init_array+0x3c>)
 8006178:	1b64      	subs	r4, r4, r5
 800617a:	10a4      	asrs	r4, r4, #2
 800617c:	42a6      	cmp	r6, r4
 800617e:	d109      	bne.n	8006194 <__libc_init_array+0x24>
 8006180:	f000 fc7e 	bl	8006a80 <_init>
 8006184:	2600      	movs	r6, #0
 8006186:	4d0a      	ldr	r5, [pc, #40]	@ (80061b0 <__libc_init_array+0x40>)
 8006188:	4c0a      	ldr	r4, [pc, #40]	@ (80061b4 <__libc_init_array+0x44>)
 800618a:	1b64      	subs	r4, r4, r5
 800618c:	10a4      	asrs	r4, r4, #2
 800618e:	42a6      	cmp	r6, r4
 8006190:	d105      	bne.n	800619e <__libc_init_array+0x2e>
 8006192:	bd70      	pop	{r4, r5, r6, pc}
 8006194:	f855 3b04 	ldr.w	r3, [r5], #4
 8006198:	4798      	blx	r3
 800619a:	3601      	adds	r6, #1
 800619c:	e7ee      	b.n	800617c <__libc_init_array+0xc>
 800619e:	f855 3b04 	ldr.w	r3, [r5], #4
 80061a2:	4798      	blx	r3
 80061a4:	3601      	adds	r6, #1
 80061a6:	e7f2      	b.n	800618e <__libc_init_array+0x1e>
 80061a8:	08006fa8 	.word	0x08006fa8
 80061ac:	08006fa8 	.word	0x08006fa8
 80061b0:	08006fa8 	.word	0x08006fa8
 80061b4:	08006fac 	.word	0x08006fac

080061b8 <__retarget_lock_acquire_recursive>:
 80061b8:	4770      	bx	lr

080061ba <__retarget_lock_release_recursive>:
 80061ba:	4770      	bx	lr

080061bc <strcpy>:
 80061bc:	4603      	mov	r3, r0
 80061be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061c2:	f803 2b01 	strb.w	r2, [r3], #1
 80061c6:	2a00      	cmp	r2, #0
 80061c8:	d1f9      	bne.n	80061be <strcpy+0x2>
 80061ca:	4770      	bx	lr

080061cc <memcpy>:
 80061cc:	440a      	add	r2, r1
 80061ce:	4291      	cmp	r1, r2
 80061d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80061d4:	d100      	bne.n	80061d8 <memcpy+0xc>
 80061d6:	4770      	bx	lr
 80061d8:	b510      	push	{r4, lr}
 80061da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061de:	4291      	cmp	r1, r2
 80061e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061e4:	d1f9      	bne.n	80061da <memcpy+0xe>
 80061e6:	bd10      	pop	{r4, pc}

080061e8 <_free_r>:
 80061e8:	b538      	push	{r3, r4, r5, lr}
 80061ea:	4605      	mov	r5, r0
 80061ec:	2900      	cmp	r1, #0
 80061ee:	d040      	beq.n	8006272 <_free_r+0x8a>
 80061f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061f4:	1f0c      	subs	r4, r1, #4
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	bfb8      	it	lt
 80061fa:	18e4      	addlt	r4, r4, r3
 80061fc:	f000 f8de 	bl	80063bc <__malloc_lock>
 8006200:	4a1c      	ldr	r2, [pc, #112]	@ (8006274 <_free_r+0x8c>)
 8006202:	6813      	ldr	r3, [r2, #0]
 8006204:	b933      	cbnz	r3, 8006214 <_free_r+0x2c>
 8006206:	6063      	str	r3, [r4, #4]
 8006208:	6014      	str	r4, [r2, #0]
 800620a:	4628      	mov	r0, r5
 800620c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006210:	f000 b8da 	b.w	80063c8 <__malloc_unlock>
 8006214:	42a3      	cmp	r3, r4
 8006216:	d908      	bls.n	800622a <_free_r+0x42>
 8006218:	6820      	ldr	r0, [r4, #0]
 800621a:	1821      	adds	r1, r4, r0
 800621c:	428b      	cmp	r3, r1
 800621e:	bf01      	itttt	eq
 8006220:	6819      	ldreq	r1, [r3, #0]
 8006222:	685b      	ldreq	r3, [r3, #4]
 8006224:	1809      	addeq	r1, r1, r0
 8006226:	6021      	streq	r1, [r4, #0]
 8006228:	e7ed      	b.n	8006206 <_free_r+0x1e>
 800622a:	461a      	mov	r2, r3
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	b10b      	cbz	r3, 8006234 <_free_r+0x4c>
 8006230:	42a3      	cmp	r3, r4
 8006232:	d9fa      	bls.n	800622a <_free_r+0x42>
 8006234:	6811      	ldr	r1, [r2, #0]
 8006236:	1850      	adds	r0, r2, r1
 8006238:	42a0      	cmp	r0, r4
 800623a:	d10b      	bne.n	8006254 <_free_r+0x6c>
 800623c:	6820      	ldr	r0, [r4, #0]
 800623e:	4401      	add	r1, r0
 8006240:	1850      	adds	r0, r2, r1
 8006242:	4283      	cmp	r3, r0
 8006244:	6011      	str	r1, [r2, #0]
 8006246:	d1e0      	bne.n	800620a <_free_r+0x22>
 8006248:	6818      	ldr	r0, [r3, #0]
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	4408      	add	r0, r1
 800624e:	6010      	str	r0, [r2, #0]
 8006250:	6053      	str	r3, [r2, #4]
 8006252:	e7da      	b.n	800620a <_free_r+0x22>
 8006254:	d902      	bls.n	800625c <_free_r+0x74>
 8006256:	230c      	movs	r3, #12
 8006258:	602b      	str	r3, [r5, #0]
 800625a:	e7d6      	b.n	800620a <_free_r+0x22>
 800625c:	6820      	ldr	r0, [r4, #0]
 800625e:	1821      	adds	r1, r4, r0
 8006260:	428b      	cmp	r3, r1
 8006262:	bf01      	itttt	eq
 8006264:	6819      	ldreq	r1, [r3, #0]
 8006266:	685b      	ldreq	r3, [r3, #4]
 8006268:	1809      	addeq	r1, r1, r0
 800626a:	6021      	streq	r1, [r4, #0]
 800626c:	6063      	str	r3, [r4, #4]
 800626e:	6054      	str	r4, [r2, #4]
 8006270:	e7cb      	b.n	800620a <_free_r+0x22>
 8006272:	bd38      	pop	{r3, r4, r5, pc}
 8006274:	20001e80 	.word	0x20001e80

08006278 <sbrk_aligned>:
 8006278:	b570      	push	{r4, r5, r6, lr}
 800627a:	4e0f      	ldr	r6, [pc, #60]	@ (80062b8 <sbrk_aligned+0x40>)
 800627c:	460c      	mov	r4, r1
 800627e:	6831      	ldr	r1, [r6, #0]
 8006280:	4605      	mov	r5, r0
 8006282:	b911      	cbnz	r1, 800628a <sbrk_aligned+0x12>
 8006284:	f000 fba8 	bl	80069d8 <_sbrk_r>
 8006288:	6030      	str	r0, [r6, #0]
 800628a:	4621      	mov	r1, r4
 800628c:	4628      	mov	r0, r5
 800628e:	f000 fba3 	bl	80069d8 <_sbrk_r>
 8006292:	1c43      	adds	r3, r0, #1
 8006294:	d103      	bne.n	800629e <sbrk_aligned+0x26>
 8006296:	f04f 34ff 	mov.w	r4, #4294967295
 800629a:	4620      	mov	r0, r4
 800629c:	bd70      	pop	{r4, r5, r6, pc}
 800629e:	1cc4      	adds	r4, r0, #3
 80062a0:	f024 0403 	bic.w	r4, r4, #3
 80062a4:	42a0      	cmp	r0, r4
 80062a6:	d0f8      	beq.n	800629a <sbrk_aligned+0x22>
 80062a8:	1a21      	subs	r1, r4, r0
 80062aa:	4628      	mov	r0, r5
 80062ac:	f000 fb94 	bl	80069d8 <_sbrk_r>
 80062b0:	3001      	adds	r0, #1
 80062b2:	d1f2      	bne.n	800629a <sbrk_aligned+0x22>
 80062b4:	e7ef      	b.n	8006296 <sbrk_aligned+0x1e>
 80062b6:	bf00      	nop
 80062b8:	20001e7c 	.word	0x20001e7c

080062bc <_malloc_r>:
 80062bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062c0:	1ccd      	adds	r5, r1, #3
 80062c2:	f025 0503 	bic.w	r5, r5, #3
 80062c6:	3508      	adds	r5, #8
 80062c8:	2d0c      	cmp	r5, #12
 80062ca:	bf38      	it	cc
 80062cc:	250c      	movcc	r5, #12
 80062ce:	2d00      	cmp	r5, #0
 80062d0:	4606      	mov	r6, r0
 80062d2:	db01      	blt.n	80062d8 <_malloc_r+0x1c>
 80062d4:	42a9      	cmp	r1, r5
 80062d6:	d904      	bls.n	80062e2 <_malloc_r+0x26>
 80062d8:	230c      	movs	r3, #12
 80062da:	6033      	str	r3, [r6, #0]
 80062dc:	2000      	movs	r0, #0
 80062de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80063b8 <_malloc_r+0xfc>
 80062e6:	f000 f869 	bl	80063bc <__malloc_lock>
 80062ea:	f8d8 3000 	ldr.w	r3, [r8]
 80062ee:	461c      	mov	r4, r3
 80062f0:	bb44      	cbnz	r4, 8006344 <_malloc_r+0x88>
 80062f2:	4629      	mov	r1, r5
 80062f4:	4630      	mov	r0, r6
 80062f6:	f7ff ffbf 	bl	8006278 <sbrk_aligned>
 80062fa:	1c43      	adds	r3, r0, #1
 80062fc:	4604      	mov	r4, r0
 80062fe:	d158      	bne.n	80063b2 <_malloc_r+0xf6>
 8006300:	f8d8 4000 	ldr.w	r4, [r8]
 8006304:	4627      	mov	r7, r4
 8006306:	2f00      	cmp	r7, #0
 8006308:	d143      	bne.n	8006392 <_malloc_r+0xd6>
 800630a:	2c00      	cmp	r4, #0
 800630c:	d04b      	beq.n	80063a6 <_malloc_r+0xea>
 800630e:	6823      	ldr	r3, [r4, #0]
 8006310:	4639      	mov	r1, r7
 8006312:	4630      	mov	r0, r6
 8006314:	eb04 0903 	add.w	r9, r4, r3
 8006318:	f000 fb5e 	bl	80069d8 <_sbrk_r>
 800631c:	4581      	cmp	r9, r0
 800631e:	d142      	bne.n	80063a6 <_malloc_r+0xea>
 8006320:	6821      	ldr	r1, [r4, #0]
 8006322:	4630      	mov	r0, r6
 8006324:	1a6d      	subs	r5, r5, r1
 8006326:	4629      	mov	r1, r5
 8006328:	f7ff ffa6 	bl	8006278 <sbrk_aligned>
 800632c:	3001      	adds	r0, #1
 800632e:	d03a      	beq.n	80063a6 <_malloc_r+0xea>
 8006330:	6823      	ldr	r3, [r4, #0]
 8006332:	442b      	add	r3, r5
 8006334:	6023      	str	r3, [r4, #0]
 8006336:	f8d8 3000 	ldr.w	r3, [r8]
 800633a:	685a      	ldr	r2, [r3, #4]
 800633c:	bb62      	cbnz	r2, 8006398 <_malloc_r+0xdc>
 800633e:	f8c8 7000 	str.w	r7, [r8]
 8006342:	e00f      	b.n	8006364 <_malloc_r+0xa8>
 8006344:	6822      	ldr	r2, [r4, #0]
 8006346:	1b52      	subs	r2, r2, r5
 8006348:	d420      	bmi.n	800638c <_malloc_r+0xd0>
 800634a:	2a0b      	cmp	r2, #11
 800634c:	d917      	bls.n	800637e <_malloc_r+0xc2>
 800634e:	1961      	adds	r1, r4, r5
 8006350:	42a3      	cmp	r3, r4
 8006352:	6025      	str	r5, [r4, #0]
 8006354:	bf18      	it	ne
 8006356:	6059      	strne	r1, [r3, #4]
 8006358:	6863      	ldr	r3, [r4, #4]
 800635a:	bf08      	it	eq
 800635c:	f8c8 1000 	streq.w	r1, [r8]
 8006360:	5162      	str	r2, [r4, r5]
 8006362:	604b      	str	r3, [r1, #4]
 8006364:	4630      	mov	r0, r6
 8006366:	f000 f82f 	bl	80063c8 <__malloc_unlock>
 800636a:	f104 000b 	add.w	r0, r4, #11
 800636e:	1d23      	adds	r3, r4, #4
 8006370:	f020 0007 	bic.w	r0, r0, #7
 8006374:	1ac2      	subs	r2, r0, r3
 8006376:	bf1c      	itt	ne
 8006378:	1a1b      	subne	r3, r3, r0
 800637a:	50a3      	strne	r3, [r4, r2]
 800637c:	e7af      	b.n	80062de <_malloc_r+0x22>
 800637e:	6862      	ldr	r2, [r4, #4]
 8006380:	42a3      	cmp	r3, r4
 8006382:	bf0c      	ite	eq
 8006384:	f8c8 2000 	streq.w	r2, [r8]
 8006388:	605a      	strne	r2, [r3, #4]
 800638a:	e7eb      	b.n	8006364 <_malloc_r+0xa8>
 800638c:	4623      	mov	r3, r4
 800638e:	6864      	ldr	r4, [r4, #4]
 8006390:	e7ae      	b.n	80062f0 <_malloc_r+0x34>
 8006392:	463c      	mov	r4, r7
 8006394:	687f      	ldr	r7, [r7, #4]
 8006396:	e7b6      	b.n	8006306 <_malloc_r+0x4a>
 8006398:	461a      	mov	r2, r3
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	42a3      	cmp	r3, r4
 800639e:	d1fb      	bne.n	8006398 <_malloc_r+0xdc>
 80063a0:	2300      	movs	r3, #0
 80063a2:	6053      	str	r3, [r2, #4]
 80063a4:	e7de      	b.n	8006364 <_malloc_r+0xa8>
 80063a6:	230c      	movs	r3, #12
 80063a8:	4630      	mov	r0, r6
 80063aa:	6033      	str	r3, [r6, #0]
 80063ac:	f000 f80c 	bl	80063c8 <__malloc_unlock>
 80063b0:	e794      	b.n	80062dc <_malloc_r+0x20>
 80063b2:	6005      	str	r5, [r0, #0]
 80063b4:	e7d6      	b.n	8006364 <_malloc_r+0xa8>
 80063b6:	bf00      	nop
 80063b8:	20001e80 	.word	0x20001e80

080063bc <__malloc_lock>:
 80063bc:	4801      	ldr	r0, [pc, #4]	@ (80063c4 <__malloc_lock+0x8>)
 80063be:	f7ff befb 	b.w	80061b8 <__retarget_lock_acquire_recursive>
 80063c2:	bf00      	nop
 80063c4:	20001e78 	.word	0x20001e78

080063c8 <__malloc_unlock>:
 80063c8:	4801      	ldr	r0, [pc, #4]	@ (80063d0 <__malloc_unlock+0x8>)
 80063ca:	f7ff bef6 	b.w	80061ba <__retarget_lock_release_recursive>
 80063ce:	bf00      	nop
 80063d0:	20001e78 	.word	0x20001e78

080063d4 <__ssputs_r>:
 80063d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063d8:	461f      	mov	r7, r3
 80063da:	688e      	ldr	r6, [r1, #8]
 80063dc:	4682      	mov	sl, r0
 80063de:	42be      	cmp	r6, r7
 80063e0:	460c      	mov	r4, r1
 80063e2:	4690      	mov	r8, r2
 80063e4:	680b      	ldr	r3, [r1, #0]
 80063e6:	d82d      	bhi.n	8006444 <__ssputs_r+0x70>
 80063e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80063ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80063f0:	d026      	beq.n	8006440 <__ssputs_r+0x6c>
 80063f2:	6965      	ldr	r5, [r4, #20]
 80063f4:	6909      	ldr	r1, [r1, #16]
 80063f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80063fa:	eba3 0901 	sub.w	r9, r3, r1
 80063fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006402:	1c7b      	adds	r3, r7, #1
 8006404:	444b      	add	r3, r9
 8006406:	106d      	asrs	r5, r5, #1
 8006408:	429d      	cmp	r5, r3
 800640a:	bf38      	it	cc
 800640c:	461d      	movcc	r5, r3
 800640e:	0553      	lsls	r3, r2, #21
 8006410:	d527      	bpl.n	8006462 <__ssputs_r+0x8e>
 8006412:	4629      	mov	r1, r5
 8006414:	f7ff ff52 	bl	80062bc <_malloc_r>
 8006418:	4606      	mov	r6, r0
 800641a:	b360      	cbz	r0, 8006476 <__ssputs_r+0xa2>
 800641c:	464a      	mov	r2, r9
 800641e:	6921      	ldr	r1, [r4, #16]
 8006420:	f7ff fed4 	bl	80061cc <memcpy>
 8006424:	89a3      	ldrh	r3, [r4, #12]
 8006426:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800642a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800642e:	81a3      	strh	r3, [r4, #12]
 8006430:	6126      	str	r6, [r4, #16]
 8006432:	444e      	add	r6, r9
 8006434:	6026      	str	r6, [r4, #0]
 8006436:	463e      	mov	r6, r7
 8006438:	6165      	str	r5, [r4, #20]
 800643a:	eba5 0509 	sub.w	r5, r5, r9
 800643e:	60a5      	str	r5, [r4, #8]
 8006440:	42be      	cmp	r6, r7
 8006442:	d900      	bls.n	8006446 <__ssputs_r+0x72>
 8006444:	463e      	mov	r6, r7
 8006446:	4632      	mov	r2, r6
 8006448:	4641      	mov	r1, r8
 800644a:	6820      	ldr	r0, [r4, #0]
 800644c:	f000 faaa 	bl	80069a4 <memmove>
 8006450:	2000      	movs	r0, #0
 8006452:	68a3      	ldr	r3, [r4, #8]
 8006454:	1b9b      	subs	r3, r3, r6
 8006456:	60a3      	str	r3, [r4, #8]
 8006458:	6823      	ldr	r3, [r4, #0]
 800645a:	4433      	add	r3, r6
 800645c:	6023      	str	r3, [r4, #0]
 800645e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006462:	462a      	mov	r2, r5
 8006464:	f000 fad6 	bl	8006a14 <_realloc_r>
 8006468:	4606      	mov	r6, r0
 800646a:	2800      	cmp	r0, #0
 800646c:	d1e0      	bne.n	8006430 <__ssputs_r+0x5c>
 800646e:	4650      	mov	r0, sl
 8006470:	6921      	ldr	r1, [r4, #16]
 8006472:	f7ff feb9 	bl	80061e8 <_free_r>
 8006476:	230c      	movs	r3, #12
 8006478:	f8ca 3000 	str.w	r3, [sl]
 800647c:	89a3      	ldrh	r3, [r4, #12]
 800647e:	f04f 30ff 	mov.w	r0, #4294967295
 8006482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006486:	81a3      	strh	r3, [r4, #12]
 8006488:	e7e9      	b.n	800645e <__ssputs_r+0x8a>
	...

0800648c <_svfiprintf_r>:
 800648c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006490:	4698      	mov	r8, r3
 8006492:	898b      	ldrh	r3, [r1, #12]
 8006494:	4607      	mov	r7, r0
 8006496:	061b      	lsls	r3, r3, #24
 8006498:	460d      	mov	r5, r1
 800649a:	4614      	mov	r4, r2
 800649c:	b09d      	sub	sp, #116	@ 0x74
 800649e:	d510      	bpl.n	80064c2 <_svfiprintf_r+0x36>
 80064a0:	690b      	ldr	r3, [r1, #16]
 80064a2:	b973      	cbnz	r3, 80064c2 <_svfiprintf_r+0x36>
 80064a4:	2140      	movs	r1, #64	@ 0x40
 80064a6:	f7ff ff09 	bl	80062bc <_malloc_r>
 80064aa:	6028      	str	r0, [r5, #0]
 80064ac:	6128      	str	r0, [r5, #16]
 80064ae:	b930      	cbnz	r0, 80064be <_svfiprintf_r+0x32>
 80064b0:	230c      	movs	r3, #12
 80064b2:	603b      	str	r3, [r7, #0]
 80064b4:	f04f 30ff 	mov.w	r0, #4294967295
 80064b8:	b01d      	add	sp, #116	@ 0x74
 80064ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064be:	2340      	movs	r3, #64	@ 0x40
 80064c0:	616b      	str	r3, [r5, #20]
 80064c2:	2300      	movs	r3, #0
 80064c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80064c6:	2320      	movs	r3, #32
 80064c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80064cc:	2330      	movs	r3, #48	@ 0x30
 80064ce:	f04f 0901 	mov.w	r9, #1
 80064d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80064d6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006670 <_svfiprintf_r+0x1e4>
 80064da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80064de:	4623      	mov	r3, r4
 80064e0:	469a      	mov	sl, r3
 80064e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064e6:	b10a      	cbz	r2, 80064ec <_svfiprintf_r+0x60>
 80064e8:	2a25      	cmp	r2, #37	@ 0x25
 80064ea:	d1f9      	bne.n	80064e0 <_svfiprintf_r+0x54>
 80064ec:	ebba 0b04 	subs.w	fp, sl, r4
 80064f0:	d00b      	beq.n	800650a <_svfiprintf_r+0x7e>
 80064f2:	465b      	mov	r3, fp
 80064f4:	4622      	mov	r2, r4
 80064f6:	4629      	mov	r1, r5
 80064f8:	4638      	mov	r0, r7
 80064fa:	f7ff ff6b 	bl	80063d4 <__ssputs_r>
 80064fe:	3001      	adds	r0, #1
 8006500:	f000 80a7 	beq.w	8006652 <_svfiprintf_r+0x1c6>
 8006504:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006506:	445a      	add	r2, fp
 8006508:	9209      	str	r2, [sp, #36]	@ 0x24
 800650a:	f89a 3000 	ldrb.w	r3, [sl]
 800650e:	2b00      	cmp	r3, #0
 8006510:	f000 809f 	beq.w	8006652 <_svfiprintf_r+0x1c6>
 8006514:	2300      	movs	r3, #0
 8006516:	f04f 32ff 	mov.w	r2, #4294967295
 800651a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800651e:	f10a 0a01 	add.w	sl, sl, #1
 8006522:	9304      	str	r3, [sp, #16]
 8006524:	9307      	str	r3, [sp, #28]
 8006526:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800652a:	931a      	str	r3, [sp, #104]	@ 0x68
 800652c:	4654      	mov	r4, sl
 800652e:	2205      	movs	r2, #5
 8006530:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006534:	484e      	ldr	r0, [pc, #312]	@ (8006670 <_svfiprintf_r+0x1e4>)
 8006536:	f000 fa5f 	bl	80069f8 <memchr>
 800653a:	9a04      	ldr	r2, [sp, #16]
 800653c:	b9d8      	cbnz	r0, 8006576 <_svfiprintf_r+0xea>
 800653e:	06d0      	lsls	r0, r2, #27
 8006540:	bf44      	itt	mi
 8006542:	2320      	movmi	r3, #32
 8006544:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006548:	0711      	lsls	r1, r2, #28
 800654a:	bf44      	itt	mi
 800654c:	232b      	movmi	r3, #43	@ 0x2b
 800654e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006552:	f89a 3000 	ldrb.w	r3, [sl]
 8006556:	2b2a      	cmp	r3, #42	@ 0x2a
 8006558:	d015      	beq.n	8006586 <_svfiprintf_r+0xfa>
 800655a:	4654      	mov	r4, sl
 800655c:	2000      	movs	r0, #0
 800655e:	f04f 0c0a 	mov.w	ip, #10
 8006562:	9a07      	ldr	r2, [sp, #28]
 8006564:	4621      	mov	r1, r4
 8006566:	f811 3b01 	ldrb.w	r3, [r1], #1
 800656a:	3b30      	subs	r3, #48	@ 0x30
 800656c:	2b09      	cmp	r3, #9
 800656e:	d94b      	bls.n	8006608 <_svfiprintf_r+0x17c>
 8006570:	b1b0      	cbz	r0, 80065a0 <_svfiprintf_r+0x114>
 8006572:	9207      	str	r2, [sp, #28]
 8006574:	e014      	b.n	80065a0 <_svfiprintf_r+0x114>
 8006576:	eba0 0308 	sub.w	r3, r0, r8
 800657a:	fa09 f303 	lsl.w	r3, r9, r3
 800657e:	4313      	orrs	r3, r2
 8006580:	46a2      	mov	sl, r4
 8006582:	9304      	str	r3, [sp, #16]
 8006584:	e7d2      	b.n	800652c <_svfiprintf_r+0xa0>
 8006586:	9b03      	ldr	r3, [sp, #12]
 8006588:	1d19      	adds	r1, r3, #4
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	9103      	str	r1, [sp, #12]
 800658e:	2b00      	cmp	r3, #0
 8006590:	bfbb      	ittet	lt
 8006592:	425b      	neglt	r3, r3
 8006594:	f042 0202 	orrlt.w	r2, r2, #2
 8006598:	9307      	strge	r3, [sp, #28]
 800659a:	9307      	strlt	r3, [sp, #28]
 800659c:	bfb8      	it	lt
 800659e:	9204      	strlt	r2, [sp, #16]
 80065a0:	7823      	ldrb	r3, [r4, #0]
 80065a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80065a4:	d10a      	bne.n	80065bc <_svfiprintf_r+0x130>
 80065a6:	7863      	ldrb	r3, [r4, #1]
 80065a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80065aa:	d132      	bne.n	8006612 <_svfiprintf_r+0x186>
 80065ac:	9b03      	ldr	r3, [sp, #12]
 80065ae:	3402      	adds	r4, #2
 80065b0:	1d1a      	adds	r2, r3, #4
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	9203      	str	r2, [sp, #12]
 80065b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065ba:	9305      	str	r3, [sp, #20]
 80065bc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006674 <_svfiprintf_r+0x1e8>
 80065c0:	2203      	movs	r2, #3
 80065c2:	4650      	mov	r0, sl
 80065c4:	7821      	ldrb	r1, [r4, #0]
 80065c6:	f000 fa17 	bl	80069f8 <memchr>
 80065ca:	b138      	cbz	r0, 80065dc <_svfiprintf_r+0x150>
 80065cc:	2240      	movs	r2, #64	@ 0x40
 80065ce:	9b04      	ldr	r3, [sp, #16]
 80065d0:	eba0 000a 	sub.w	r0, r0, sl
 80065d4:	4082      	lsls	r2, r0
 80065d6:	4313      	orrs	r3, r2
 80065d8:	3401      	adds	r4, #1
 80065da:	9304      	str	r3, [sp, #16]
 80065dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065e0:	2206      	movs	r2, #6
 80065e2:	4825      	ldr	r0, [pc, #148]	@ (8006678 <_svfiprintf_r+0x1ec>)
 80065e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80065e8:	f000 fa06 	bl	80069f8 <memchr>
 80065ec:	2800      	cmp	r0, #0
 80065ee:	d036      	beq.n	800665e <_svfiprintf_r+0x1d2>
 80065f0:	4b22      	ldr	r3, [pc, #136]	@ (800667c <_svfiprintf_r+0x1f0>)
 80065f2:	bb1b      	cbnz	r3, 800663c <_svfiprintf_r+0x1b0>
 80065f4:	9b03      	ldr	r3, [sp, #12]
 80065f6:	3307      	adds	r3, #7
 80065f8:	f023 0307 	bic.w	r3, r3, #7
 80065fc:	3308      	adds	r3, #8
 80065fe:	9303      	str	r3, [sp, #12]
 8006600:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006602:	4433      	add	r3, r6
 8006604:	9309      	str	r3, [sp, #36]	@ 0x24
 8006606:	e76a      	b.n	80064de <_svfiprintf_r+0x52>
 8006608:	460c      	mov	r4, r1
 800660a:	2001      	movs	r0, #1
 800660c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006610:	e7a8      	b.n	8006564 <_svfiprintf_r+0xd8>
 8006612:	2300      	movs	r3, #0
 8006614:	f04f 0c0a 	mov.w	ip, #10
 8006618:	4619      	mov	r1, r3
 800661a:	3401      	adds	r4, #1
 800661c:	9305      	str	r3, [sp, #20]
 800661e:	4620      	mov	r0, r4
 8006620:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006624:	3a30      	subs	r2, #48	@ 0x30
 8006626:	2a09      	cmp	r2, #9
 8006628:	d903      	bls.n	8006632 <_svfiprintf_r+0x1a6>
 800662a:	2b00      	cmp	r3, #0
 800662c:	d0c6      	beq.n	80065bc <_svfiprintf_r+0x130>
 800662e:	9105      	str	r1, [sp, #20]
 8006630:	e7c4      	b.n	80065bc <_svfiprintf_r+0x130>
 8006632:	4604      	mov	r4, r0
 8006634:	2301      	movs	r3, #1
 8006636:	fb0c 2101 	mla	r1, ip, r1, r2
 800663a:	e7f0      	b.n	800661e <_svfiprintf_r+0x192>
 800663c:	ab03      	add	r3, sp, #12
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	462a      	mov	r2, r5
 8006642:	4638      	mov	r0, r7
 8006644:	4b0e      	ldr	r3, [pc, #56]	@ (8006680 <_svfiprintf_r+0x1f4>)
 8006646:	a904      	add	r1, sp, #16
 8006648:	f3af 8000 	nop.w
 800664c:	1c42      	adds	r2, r0, #1
 800664e:	4606      	mov	r6, r0
 8006650:	d1d6      	bne.n	8006600 <_svfiprintf_r+0x174>
 8006652:	89ab      	ldrh	r3, [r5, #12]
 8006654:	065b      	lsls	r3, r3, #25
 8006656:	f53f af2d 	bmi.w	80064b4 <_svfiprintf_r+0x28>
 800665a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800665c:	e72c      	b.n	80064b8 <_svfiprintf_r+0x2c>
 800665e:	ab03      	add	r3, sp, #12
 8006660:	9300      	str	r3, [sp, #0]
 8006662:	462a      	mov	r2, r5
 8006664:	4638      	mov	r0, r7
 8006666:	4b06      	ldr	r3, [pc, #24]	@ (8006680 <_svfiprintf_r+0x1f4>)
 8006668:	a904      	add	r1, sp, #16
 800666a:	f000 f87d 	bl	8006768 <_printf_i>
 800666e:	e7ed      	b.n	800664c <_svfiprintf_r+0x1c0>
 8006670:	08006f6a 	.word	0x08006f6a
 8006674:	08006f70 	.word	0x08006f70
 8006678:	08006f74 	.word	0x08006f74
 800667c:	00000000 	.word	0x00000000
 8006680:	080063d5 	.word	0x080063d5

08006684 <_printf_common>:
 8006684:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006688:	4616      	mov	r6, r2
 800668a:	4698      	mov	r8, r3
 800668c:	688a      	ldr	r2, [r1, #8]
 800668e:	690b      	ldr	r3, [r1, #16]
 8006690:	4607      	mov	r7, r0
 8006692:	4293      	cmp	r3, r2
 8006694:	bfb8      	it	lt
 8006696:	4613      	movlt	r3, r2
 8006698:	6033      	str	r3, [r6, #0]
 800669a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800669e:	460c      	mov	r4, r1
 80066a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066a4:	b10a      	cbz	r2, 80066aa <_printf_common+0x26>
 80066a6:	3301      	adds	r3, #1
 80066a8:	6033      	str	r3, [r6, #0]
 80066aa:	6823      	ldr	r3, [r4, #0]
 80066ac:	0699      	lsls	r1, r3, #26
 80066ae:	bf42      	ittt	mi
 80066b0:	6833      	ldrmi	r3, [r6, #0]
 80066b2:	3302      	addmi	r3, #2
 80066b4:	6033      	strmi	r3, [r6, #0]
 80066b6:	6825      	ldr	r5, [r4, #0]
 80066b8:	f015 0506 	ands.w	r5, r5, #6
 80066bc:	d106      	bne.n	80066cc <_printf_common+0x48>
 80066be:	f104 0a19 	add.w	sl, r4, #25
 80066c2:	68e3      	ldr	r3, [r4, #12]
 80066c4:	6832      	ldr	r2, [r6, #0]
 80066c6:	1a9b      	subs	r3, r3, r2
 80066c8:	42ab      	cmp	r3, r5
 80066ca:	dc2b      	bgt.n	8006724 <_printf_common+0xa0>
 80066cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80066d0:	6822      	ldr	r2, [r4, #0]
 80066d2:	3b00      	subs	r3, #0
 80066d4:	bf18      	it	ne
 80066d6:	2301      	movne	r3, #1
 80066d8:	0692      	lsls	r2, r2, #26
 80066da:	d430      	bmi.n	800673e <_printf_common+0xba>
 80066dc:	4641      	mov	r1, r8
 80066de:	4638      	mov	r0, r7
 80066e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80066e4:	47c8      	blx	r9
 80066e6:	3001      	adds	r0, #1
 80066e8:	d023      	beq.n	8006732 <_printf_common+0xae>
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	6922      	ldr	r2, [r4, #16]
 80066ee:	f003 0306 	and.w	r3, r3, #6
 80066f2:	2b04      	cmp	r3, #4
 80066f4:	bf14      	ite	ne
 80066f6:	2500      	movne	r5, #0
 80066f8:	6833      	ldreq	r3, [r6, #0]
 80066fa:	f04f 0600 	mov.w	r6, #0
 80066fe:	bf08      	it	eq
 8006700:	68e5      	ldreq	r5, [r4, #12]
 8006702:	f104 041a 	add.w	r4, r4, #26
 8006706:	bf08      	it	eq
 8006708:	1aed      	subeq	r5, r5, r3
 800670a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800670e:	bf08      	it	eq
 8006710:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006714:	4293      	cmp	r3, r2
 8006716:	bfc4      	itt	gt
 8006718:	1a9b      	subgt	r3, r3, r2
 800671a:	18ed      	addgt	r5, r5, r3
 800671c:	42b5      	cmp	r5, r6
 800671e:	d11a      	bne.n	8006756 <_printf_common+0xd2>
 8006720:	2000      	movs	r0, #0
 8006722:	e008      	b.n	8006736 <_printf_common+0xb2>
 8006724:	2301      	movs	r3, #1
 8006726:	4652      	mov	r2, sl
 8006728:	4641      	mov	r1, r8
 800672a:	4638      	mov	r0, r7
 800672c:	47c8      	blx	r9
 800672e:	3001      	adds	r0, #1
 8006730:	d103      	bne.n	800673a <_printf_common+0xb6>
 8006732:	f04f 30ff 	mov.w	r0, #4294967295
 8006736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800673a:	3501      	adds	r5, #1
 800673c:	e7c1      	b.n	80066c2 <_printf_common+0x3e>
 800673e:	2030      	movs	r0, #48	@ 0x30
 8006740:	18e1      	adds	r1, r4, r3
 8006742:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006746:	1c5a      	adds	r2, r3, #1
 8006748:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800674c:	4422      	add	r2, r4
 800674e:	3302      	adds	r3, #2
 8006750:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006754:	e7c2      	b.n	80066dc <_printf_common+0x58>
 8006756:	2301      	movs	r3, #1
 8006758:	4622      	mov	r2, r4
 800675a:	4641      	mov	r1, r8
 800675c:	4638      	mov	r0, r7
 800675e:	47c8      	blx	r9
 8006760:	3001      	adds	r0, #1
 8006762:	d0e6      	beq.n	8006732 <_printf_common+0xae>
 8006764:	3601      	adds	r6, #1
 8006766:	e7d9      	b.n	800671c <_printf_common+0x98>

08006768 <_printf_i>:
 8006768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800676c:	7e0f      	ldrb	r7, [r1, #24]
 800676e:	4691      	mov	r9, r2
 8006770:	2f78      	cmp	r7, #120	@ 0x78
 8006772:	4680      	mov	r8, r0
 8006774:	460c      	mov	r4, r1
 8006776:	469a      	mov	sl, r3
 8006778:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800677a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800677e:	d807      	bhi.n	8006790 <_printf_i+0x28>
 8006780:	2f62      	cmp	r7, #98	@ 0x62
 8006782:	d80a      	bhi.n	800679a <_printf_i+0x32>
 8006784:	2f00      	cmp	r7, #0
 8006786:	f000 80d1 	beq.w	800692c <_printf_i+0x1c4>
 800678a:	2f58      	cmp	r7, #88	@ 0x58
 800678c:	f000 80b8 	beq.w	8006900 <_printf_i+0x198>
 8006790:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006794:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006798:	e03a      	b.n	8006810 <_printf_i+0xa8>
 800679a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800679e:	2b15      	cmp	r3, #21
 80067a0:	d8f6      	bhi.n	8006790 <_printf_i+0x28>
 80067a2:	a101      	add	r1, pc, #4	@ (adr r1, 80067a8 <_printf_i+0x40>)
 80067a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067a8:	08006801 	.word	0x08006801
 80067ac:	08006815 	.word	0x08006815
 80067b0:	08006791 	.word	0x08006791
 80067b4:	08006791 	.word	0x08006791
 80067b8:	08006791 	.word	0x08006791
 80067bc:	08006791 	.word	0x08006791
 80067c0:	08006815 	.word	0x08006815
 80067c4:	08006791 	.word	0x08006791
 80067c8:	08006791 	.word	0x08006791
 80067cc:	08006791 	.word	0x08006791
 80067d0:	08006791 	.word	0x08006791
 80067d4:	08006913 	.word	0x08006913
 80067d8:	0800683f 	.word	0x0800683f
 80067dc:	080068cd 	.word	0x080068cd
 80067e0:	08006791 	.word	0x08006791
 80067e4:	08006791 	.word	0x08006791
 80067e8:	08006935 	.word	0x08006935
 80067ec:	08006791 	.word	0x08006791
 80067f0:	0800683f 	.word	0x0800683f
 80067f4:	08006791 	.word	0x08006791
 80067f8:	08006791 	.word	0x08006791
 80067fc:	080068d5 	.word	0x080068d5
 8006800:	6833      	ldr	r3, [r6, #0]
 8006802:	1d1a      	adds	r2, r3, #4
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	6032      	str	r2, [r6, #0]
 8006808:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800680c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006810:	2301      	movs	r3, #1
 8006812:	e09c      	b.n	800694e <_printf_i+0x1e6>
 8006814:	6833      	ldr	r3, [r6, #0]
 8006816:	6820      	ldr	r0, [r4, #0]
 8006818:	1d19      	adds	r1, r3, #4
 800681a:	6031      	str	r1, [r6, #0]
 800681c:	0606      	lsls	r6, r0, #24
 800681e:	d501      	bpl.n	8006824 <_printf_i+0xbc>
 8006820:	681d      	ldr	r5, [r3, #0]
 8006822:	e003      	b.n	800682c <_printf_i+0xc4>
 8006824:	0645      	lsls	r5, r0, #25
 8006826:	d5fb      	bpl.n	8006820 <_printf_i+0xb8>
 8006828:	f9b3 5000 	ldrsh.w	r5, [r3]
 800682c:	2d00      	cmp	r5, #0
 800682e:	da03      	bge.n	8006838 <_printf_i+0xd0>
 8006830:	232d      	movs	r3, #45	@ 0x2d
 8006832:	426d      	negs	r5, r5
 8006834:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006838:	230a      	movs	r3, #10
 800683a:	4858      	ldr	r0, [pc, #352]	@ (800699c <_printf_i+0x234>)
 800683c:	e011      	b.n	8006862 <_printf_i+0xfa>
 800683e:	6821      	ldr	r1, [r4, #0]
 8006840:	6833      	ldr	r3, [r6, #0]
 8006842:	0608      	lsls	r0, r1, #24
 8006844:	f853 5b04 	ldr.w	r5, [r3], #4
 8006848:	d402      	bmi.n	8006850 <_printf_i+0xe8>
 800684a:	0649      	lsls	r1, r1, #25
 800684c:	bf48      	it	mi
 800684e:	b2ad      	uxthmi	r5, r5
 8006850:	2f6f      	cmp	r7, #111	@ 0x6f
 8006852:	6033      	str	r3, [r6, #0]
 8006854:	bf14      	ite	ne
 8006856:	230a      	movne	r3, #10
 8006858:	2308      	moveq	r3, #8
 800685a:	4850      	ldr	r0, [pc, #320]	@ (800699c <_printf_i+0x234>)
 800685c:	2100      	movs	r1, #0
 800685e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006862:	6866      	ldr	r6, [r4, #4]
 8006864:	2e00      	cmp	r6, #0
 8006866:	60a6      	str	r6, [r4, #8]
 8006868:	db05      	blt.n	8006876 <_printf_i+0x10e>
 800686a:	6821      	ldr	r1, [r4, #0]
 800686c:	432e      	orrs	r6, r5
 800686e:	f021 0104 	bic.w	r1, r1, #4
 8006872:	6021      	str	r1, [r4, #0]
 8006874:	d04b      	beq.n	800690e <_printf_i+0x1a6>
 8006876:	4616      	mov	r6, r2
 8006878:	fbb5 f1f3 	udiv	r1, r5, r3
 800687c:	fb03 5711 	mls	r7, r3, r1, r5
 8006880:	5dc7      	ldrb	r7, [r0, r7]
 8006882:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006886:	462f      	mov	r7, r5
 8006888:	42bb      	cmp	r3, r7
 800688a:	460d      	mov	r5, r1
 800688c:	d9f4      	bls.n	8006878 <_printf_i+0x110>
 800688e:	2b08      	cmp	r3, #8
 8006890:	d10b      	bne.n	80068aa <_printf_i+0x142>
 8006892:	6823      	ldr	r3, [r4, #0]
 8006894:	07df      	lsls	r7, r3, #31
 8006896:	d508      	bpl.n	80068aa <_printf_i+0x142>
 8006898:	6923      	ldr	r3, [r4, #16]
 800689a:	6861      	ldr	r1, [r4, #4]
 800689c:	4299      	cmp	r1, r3
 800689e:	bfde      	ittt	le
 80068a0:	2330      	movle	r3, #48	@ 0x30
 80068a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80068a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80068aa:	1b92      	subs	r2, r2, r6
 80068ac:	6122      	str	r2, [r4, #16]
 80068ae:	464b      	mov	r3, r9
 80068b0:	4621      	mov	r1, r4
 80068b2:	4640      	mov	r0, r8
 80068b4:	f8cd a000 	str.w	sl, [sp]
 80068b8:	aa03      	add	r2, sp, #12
 80068ba:	f7ff fee3 	bl	8006684 <_printf_common>
 80068be:	3001      	adds	r0, #1
 80068c0:	d14a      	bne.n	8006958 <_printf_i+0x1f0>
 80068c2:	f04f 30ff 	mov.w	r0, #4294967295
 80068c6:	b004      	add	sp, #16
 80068c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	f043 0320 	orr.w	r3, r3, #32
 80068d2:	6023      	str	r3, [r4, #0]
 80068d4:	2778      	movs	r7, #120	@ 0x78
 80068d6:	4832      	ldr	r0, [pc, #200]	@ (80069a0 <_printf_i+0x238>)
 80068d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	6831      	ldr	r1, [r6, #0]
 80068e0:	061f      	lsls	r7, r3, #24
 80068e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80068e6:	d402      	bmi.n	80068ee <_printf_i+0x186>
 80068e8:	065f      	lsls	r7, r3, #25
 80068ea:	bf48      	it	mi
 80068ec:	b2ad      	uxthmi	r5, r5
 80068ee:	6031      	str	r1, [r6, #0]
 80068f0:	07d9      	lsls	r1, r3, #31
 80068f2:	bf44      	itt	mi
 80068f4:	f043 0320 	orrmi.w	r3, r3, #32
 80068f8:	6023      	strmi	r3, [r4, #0]
 80068fa:	b11d      	cbz	r5, 8006904 <_printf_i+0x19c>
 80068fc:	2310      	movs	r3, #16
 80068fe:	e7ad      	b.n	800685c <_printf_i+0xf4>
 8006900:	4826      	ldr	r0, [pc, #152]	@ (800699c <_printf_i+0x234>)
 8006902:	e7e9      	b.n	80068d8 <_printf_i+0x170>
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	f023 0320 	bic.w	r3, r3, #32
 800690a:	6023      	str	r3, [r4, #0]
 800690c:	e7f6      	b.n	80068fc <_printf_i+0x194>
 800690e:	4616      	mov	r6, r2
 8006910:	e7bd      	b.n	800688e <_printf_i+0x126>
 8006912:	6833      	ldr	r3, [r6, #0]
 8006914:	6825      	ldr	r5, [r4, #0]
 8006916:	1d18      	adds	r0, r3, #4
 8006918:	6961      	ldr	r1, [r4, #20]
 800691a:	6030      	str	r0, [r6, #0]
 800691c:	062e      	lsls	r6, r5, #24
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	d501      	bpl.n	8006926 <_printf_i+0x1be>
 8006922:	6019      	str	r1, [r3, #0]
 8006924:	e002      	b.n	800692c <_printf_i+0x1c4>
 8006926:	0668      	lsls	r0, r5, #25
 8006928:	d5fb      	bpl.n	8006922 <_printf_i+0x1ba>
 800692a:	8019      	strh	r1, [r3, #0]
 800692c:	2300      	movs	r3, #0
 800692e:	4616      	mov	r6, r2
 8006930:	6123      	str	r3, [r4, #16]
 8006932:	e7bc      	b.n	80068ae <_printf_i+0x146>
 8006934:	6833      	ldr	r3, [r6, #0]
 8006936:	2100      	movs	r1, #0
 8006938:	1d1a      	adds	r2, r3, #4
 800693a:	6032      	str	r2, [r6, #0]
 800693c:	681e      	ldr	r6, [r3, #0]
 800693e:	6862      	ldr	r2, [r4, #4]
 8006940:	4630      	mov	r0, r6
 8006942:	f000 f859 	bl	80069f8 <memchr>
 8006946:	b108      	cbz	r0, 800694c <_printf_i+0x1e4>
 8006948:	1b80      	subs	r0, r0, r6
 800694a:	6060      	str	r0, [r4, #4]
 800694c:	6863      	ldr	r3, [r4, #4]
 800694e:	6123      	str	r3, [r4, #16]
 8006950:	2300      	movs	r3, #0
 8006952:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006956:	e7aa      	b.n	80068ae <_printf_i+0x146>
 8006958:	4632      	mov	r2, r6
 800695a:	4649      	mov	r1, r9
 800695c:	4640      	mov	r0, r8
 800695e:	6923      	ldr	r3, [r4, #16]
 8006960:	47d0      	blx	sl
 8006962:	3001      	adds	r0, #1
 8006964:	d0ad      	beq.n	80068c2 <_printf_i+0x15a>
 8006966:	6823      	ldr	r3, [r4, #0]
 8006968:	079b      	lsls	r3, r3, #30
 800696a:	d413      	bmi.n	8006994 <_printf_i+0x22c>
 800696c:	68e0      	ldr	r0, [r4, #12]
 800696e:	9b03      	ldr	r3, [sp, #12]
 8006970:	4298      	cmp	r0, r3
 8006972:	bfb8      	it	lt
 8006974:	4618      	movlt	r0, r3
 8006976:	e7a6      	b.n	80068c6 <_printf_i+0x15e>
 8006978:	2301      	movs	r3, #1
 800697a:	4632      	mov	r2, r6
 800697c:	4649      	mov	r1, r9
 800697e:	4640      	mov	r0, r8
 8006980:	47d0      	blx	sl
 8006982:	3001      	adds	r0, #1
 8006984:	d09d      	beq.n	80068c2 <_printf_i+0x15a>
 8006986:	3501      	adds	r5, #1
 8006988:	68e3      	ldr	r3, [r4, #12]
 800698a:	9903      	ldr	r1, [sp, #12]
 800698c:	1a5b      	subs	r3, r3, r1
 800698e:	42ab      	cmp	r3, r5
 8006990:	dcf2      	bgt.n	8006978 <_printf_i+0x210>
 8006992:	e7eb      	b.n	800696c <_printf_i+0x204>
 8006994:	2500      	movs	r5, #0
 8006996:	f104 0619 	add.w	r6, r4, #25
 800699a:	e7f5      	b.n	8006988 <_printf_i+0x220>
 800699c:	08006f7b 	.word	0x08006f7b
 80069a0:	08006f8c 	.word	0x08006f8c

080069a4 <memmove>:
 80069a4:	4288      	cmp	r0, r1
 80069a6:	b510      	push	{r4, lr}
 80069a8:	eb01 0402 	add.w	r4, r1, r2
 80069ac:	d902      	bls.n	80069b4 <memmove+0x10>
 80069ae:	4284      	cmp	r4, r0
 80069b0:	4623      	mov	r3, r4
 80069b2:	d807      	bhi.n	80069c4 <memmove+0x20>
 80069b4:	1e43      	subs	r3, r0, #1
 80069b6:	42a1      	cmp	r1, r4
 80069b8:	d008      	beq.n	80069cc <memmove+0x28>
 80069ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069c2:	e7f8      	b.n	80069b6 <memmove+0x12>
 80069c4:	4601      	mov	r1, r0
 80069c6:	4402      	add	r2, r0
 80069c8:	428a      	cmp	r2, r1
 80069ca:	d100      	bne.n	80069ce <memmove+0x2a>
 80069cc:	bd10      	pop	{r4, pc}
 80069ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80069d6:	e7f7      	b.n	80069c8 <memmove+0x24>

080069d8 <_sbrk_r>:
 80069d8:	b538      	push	{r3, r4, r5, lr}
 80069da:	2300      	movs	r3, #0
 80069dc:	4d05      	ldr	r5, [pc, #20]	@ (80069f4 <_sbrk_r+0x1c>)
 80069de:	4604      	mov	r4, r0
 80069e0:	4608      	mov	r0, r1
 80069e2:	602b      	str	r3, [r5, #0]
 80069e4:	f7fa fb6e 	bl	80010c4 <_sbrk>
 80069e8:	1c43      	adds	r3, r0, #1
 80069ea:	d102      	bne.n	80069f2 <_sbrk_r+0x1a>
 80069ec:	682b      	ldr	r3, [r5, #0]
 80069ee:	b103      	cbz	r3, 80069f2 <_sbrk_r+0x1a>
 80069f0:	6023      	str	r3, [r4, #0]
 80069f2:	bd38      	pop	{r3, r4, r5, pc}
 80069f4:	20001e74 	.word	0x20001e74

080069f8 <memchr>:
 80069f8:	4603      	mov	r3, r0
 80069fa:	b510      	push	{r4, lr}
 80069fc:	b2c9      	uxtb	r1, r1
 80069fe:	4402      	add	r2, r0
 8006a00:	4293      	cmp	r3, r2
 8006a02:	4618      	mov	r0, r3
 8006a04:	d101      	bne.n	8006a0a <memchr+0x12>
 8006a06:	2000      	movs	r0, #0
 8006a08:	e003      	b.n	8006a12 <memchr+0x1a>
 8006a0a:	7804      	ldrb	r4, [r0, #0]
 8006a0c:	3301      	adds	r3, #1
 8006a0e:	428c      	cmp	r4, r1
 8006a10:	d1f6      	bne.n	8006a00 <memchr+0x8>
 8006a12:	bd10      	pop	{r4, pc}

08006a14 <_realloc_r>:
 8006a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a18:	4607      	mov	r7, r0
 8006a1a:	4614      	mov	r4, r2
 8006a1c:	460d      	mov	r5, r1
 8006a1e:	b921      	cbnz	r1, 8006a2a <_realloc_r+0x16>
 8006a20:	4611      	mov	r1, r2
 8006a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a26:	f7ff bc49 	b.w	80062bc <_malloc_r>
 8006a2a:	b92a      	cbnz	r2, 8006a38 <_realloc_r+0x24>
 8006a2c:	f7ff fbdc 	bl	80061e8 <_free_r>
 8006a30:	4625      	mov	r5, r4
 8006a32:	4628      	mov	r0, r5
 8006a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a38:	f000 f81a 	bl	8006a70 <_malloc_usable_size_r>
 8006a3c:	4284      	cmp	r4, r0
 8006a3e:	4606      	mov	r6, r0
 8006a40:	d802      	bhi.n	8006a48 <_realloc_r+0x34>
 8006a42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a46:	d8f4      	bhi.n	8006a32 <_realloc_r+0x1e>
 8006a48:	4621      	mov	r1, r4
 8006a4a:	4638      	mov	r0, r7
 8006a4c:	f7ff fc36 	bl	80062bc <_malloc_r>
 8006a50:	4680      	mov	r8, r0
 8006a52:	b908      	cbnz	r0, 8006a58 <_realloc_r+0x44>
 8006a54:	4645      	mov	r5, r8
 8006a56:	e7ec      	b.n	8006a32 <_realloc_r+0x1e>
 8006a58:	42b4      	cmp	r4, r6
 8006a5a:	4622      	mov	r2, r4
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	bf28      	it	cs
 8006a60:	4632      	movcs	r2, r6
 8006a62:	f7ff fbb3 	bl	80061cc <memcpy>
 8006a66:	4629      	mov	r1, r5
 8006a68:	4638      	mov	r0, r7
 8006a6a:	f7ff fbbd 	bl	80061e8 <_free_r>
 8006a6e:	e7f1      	b.n	8006a54 <_realloc_r+0x40>

08006a70 <_malloc_usable_size_r>:
 8006a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a74:	1f18      	subs	r0, r3, #4
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	bfbc      	itt	lt
 8006a7a:	580b      	ldrlt	r3, [r1, r0]
 8006a7c:	18c0      	addlt	r0, r0, r3
 8006a7e:	4770      	bx	lr

08006a80 <_init>:
 8006a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a82:	bf00      	nop
 8006a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a86:	bc08      	pop	{r3}
 8006a88:	469e      	mov	lr, r3
 8006a8a:	4770      	bx	lr

08006a8c <_fini>:
 8006a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8e:	bf00      	nop
 8006a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a92:	bc08      	pop	{r3}
 8006a94:	469e      	mov	lr, r3
 8006a96:	4770      	bx	lr
