// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_mix_0_0_VMixHlsDataFlowFunction (
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read17,
        p_read8,
        p_read9,
        p_read10,
        p_read211,
        p_read7,
        p_read312,
        p_read11,
        p_read13,
        s_axis_video_TDATA,
        s_axis_video_TKEEP,
        s_axis_video_TSTRB,
        s_axis_video_TUSER,
        s_axis_video_TLAST,
        s_axis_video_TID,
        s_axis_video_TDEST,
        s_axis_video1_TDATA,
        s_axis_video1_TKEEP,
        s_axis_video1_TSTRB,
        s_axis_video1_TUSER,
        s_axis_video1_TLAST,
        s_axis_video1_TID,
        s_axis_video1_TDEST,
        m_axis_video_TDATA,
        m_axis_video_TKEEP,
        m_axis_video_TSTRB,
        m_axis_video_TUSER,
        m_axis_video_TLAST,
        m_axis_video_TID,
        m_axis_video_TDEST,
        ap_clk,
        ap_rst,
        p_read_ap_vld,
        p_read1_ap_vld,
        p_read2_ap_vld,
        p_read3_ap_vld,
        p_read4_ap_vld,
        p_read5_ap_vld,
        p_read8_ap_vld,
        p_read9_ap_vld,
        p_read10_ap_vld,
        p_read13_ap_vld,
        ap_start,
        s_axis_video_TVALID,
        s_axis_video_TREADY,
        p_read312_ap_vld,
        p_read211_ap_vld,
        p_read6_ap_vld,
        s_axis_video1_TVALID,
        s_axis_video1_TREADY,
        p_read11_ap_vld,
        p_read7_ap_vld,
        p_read17_ap_vld,
        m_axis_video_TVALID,
        m_axis_video_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [9:0] p_read;
input  [9:0] p_read1;
input  [7:0] p_read2;
input  [7:0] p_read3;
input  [7:0] p_read4;
input  [1:0] p_read5;
input  [0:0] p_read6;
input  [0:0] p_read17;
input  [9:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [9:0] p_read211;
input  [15:0] p_read7;
input  [9:0] p_read312;
input  [15:0] p_read11;
input  [7:0] p_read13;
input  [23:0] s_axis_video_TDATA;
input  [2:0] s_axis_video_TKEEP;
input  [2:0] s_axis_video_TSTRB;
input  [0:0] s_axis_video_TUSER;
input  [0:0] s_axis_video_TLAST;
input  [0:0] s_axis_video_TID;
input  [0:0] s_axis_video_TDEST;
input  [31:0] s_axis_video1_TDATA;
input  [3:0] s_axis_video1_TKEEP;
input  [3:0] s_axis_video1_TSTRB;
input  [0:0] s_axis_video1_TUSER;
input  [0:0] s_axis_video1_TLAST;
input  [0:0] s_axis_video1_TID;
input  [0:0] s_axis_video1_TDEST;
output  [23:0] m_axis_video_TDATA;
output  [2:0] m_axis_video_TKEEP;
output  [2:0] m_axis_video_TSTRB;
output  [0:0] m_axis_video_TUSER;
output  [0:0] m_axis_video_TLAST;
output  [0:0] m_axis_video_TID;
output  [0:0] m_axis_video_TDEST;
input   ap_clk;
input   ap_rst;
input   p_read_ap_vld;
input   p_read1_ap_vld;
input   p_read2_ap_vld;
input   p_read3_ap_vld;
input   p_read4_ap_vld;
input   p_read5_ap_vld;
input   p_read8_ap_vld;
input   p_read9_ap_vld;
input   p_read10_ap_vld;
input   p_read13_ap_vld;
input   ap_start;
input   s_axis_video_TVALID;
output   s_axis_video_TREADY;
input   p_read312_ap_vld;
input   p_read211_ap_vld;
input   p_read6_ap_vld;
input   s_axis_video1_TVALID;
output   s_axis_video1_TREADY;
input   p_read11_ap_vld;
input   p_read7_ap_vld;
input   p_read17_ap_vld;
output   m_axis_video_TVALID;
input   m_axis_video_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [9:0] entry_proc_U0_HwReg_width_c42_din;
wire    entry_proc_U0_HwReg_width_c42_write;
wire   [9:0] entry_proc_U0_HwReg_height_c46_din;
wire    entry_proc_U0_HwReg_height_c46_write;
wire   [7:0] entry_proc_U0_HwReg_background_Y_R_c_din;
wire    entry_proc_U0_HwReg_background_Y_R_c_write;
wire   [7:0] entry_proc_U0_HwReg_background_U_G_c_din;
wire    entry_proc_U0_HwReg_background_U_G_c_write;
wire   [7:0] entry_proc_U0_HwReg_background_V_B_c_din;
wire    entry_proc_U0_HwReg_background_V_B_c_write;
wire   [1:0] entry_proc_U0_HwReg_layerEnable_c_din;
wire    entry_proc_U0_HwReg_layerEnable_c_write;
wire   [9:0] entry_proc_U0_HwReg_layerAlpha_1_c_din;
wire    entry_proc_U0_HwReg_layerAlpha_1_c_write;
wire   [15:0] entry_proc_U0_HwReg_layerStartX_1_c_din;
wire    entry_proc_U0_HwReg_layerStartX_1_c_write;
wire   [15:0] entry_proc_U0_HwReg_layerStartY_1_c_din;
wire    entry_proc_U0_HwReg_layerStartY_1_c_write;
wire   [7:0] entry_proc_U0_HwReg_layerScaleFactor_1_c_din;
wire    entry_proc_U0_HwReg_layerScaleFactor_1_c_write;
wire    AXIvideo2MultiPixStream_U0_ap_start;
wire    AXIvideo2MultiPixStream_U0_ap_done;
wire    AXIvideo2MultiPixStream_U0_ap_continue;
wire    AXIvideo2MultiPixStream_U0_ap_idle;
wire    AXIvideo2MultiPixStream_U0_ap_ready;
wire    AXIvideo2MultiPixStream_U0_start_out;
wire    AXIvideo2MultiPixStream_U0_start_write;
wire    AXIvideo2MultiPixStream_U0_s_axis_video_TREADY;
wire   [23:0] AXIvideo2MultiPixStream_U0_srcLayer0_din;
wire    AXIvideo2MultiPixStream_U0_srcLayer0_write;
wire   [0:0] AXIvideo2MultiPixStream_U0_p_read_c48_din;
wire    AXIvideo2MultiPixStream_U0_p_read_c48_write;
wire    v_mix_420_to_422_false_U0_ap_start;
wire    v_mix_420_to_422_false_U0_ap_done;
wire    v_mix_420_to_422_false_U0_ap_continue;
wire    v_mix_420_to_422_false_U0_ap_idle;
wire    v_mix_420_to_422_false_U0_ap_ready;
wire    v_mix_420_to_422_false_U0_start_out;
wire    v_mix_420_to_422_false_U0_start_write;
wire    v_mix_420_to_422_false_U0_srcLayer0_read;
wire    v_mix_420_to_422_false_U0_layerEnableFlag_read;
wire   [23:0] v_mix_420_to_422_false_U0_srcLayer0Yuv422_din;
wire    v_mix_420_to_422_false_U0_srcLayer0Yuv422_write;
wire   [0:0] v_mix_420_to_422_false_U0_p_read_c47_din;
wire    v_mix_420_to_422_false_U0_p_read_c47_write;
wire    v_mix_422_to_444_false_U0_ap_start;
wire    v_mix_422_to_444_false_U0_ap_done;
wire    v_mix_422_to_444_false_U0_ap_continue;
wire    v_mix_422_to_444_false_U0_ap_idle;
wire    v_mix_422_to_444_false_U0_ap_ready;
wire    v_mix_422_to_444_false_U0_start_out;
wire    v_mix_422_to_444_false_U0_start_write;
wire    v_mix_422_to_444_false_U0_srcLayer0Yuv422_read;
wire    v_mix_422_to_444_false_U0_layerEnableFlag_read;
wire   [23:0] v_mix_422_to_444_false_U0_srcLayer0Yuv_din;
wire    v_mix_422_to_444_false_U0_srcLayer0Yuv_write;
wire   [0:0] v_mix_422_to_444_false_U0_p_read_c_din;
wire    v_mix_422_to_444_false_U0_p_read_c_write;
wire    v_mix_yuv2rgb_false_U0_ap_start;
wire    v_mix_yuv2rgb_false_U0_ap_done;
wire    v_mix_yuv2rgb_false_U0_ap_continue;
wire    v_mix_yuv2rgb_false_U0_ap_idle;
wire    v_mix_yuv2rgb_false_U0_ap_ready;
wire    v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read;
wire    v_mix_yuv2rgb_false_U0_layerEnableFlag_read;
wire   [23:0] v_mix_yuv2rgb_false_U0_outLayer0_din;
wire    v_mix_yuv2rgb_false_U0_outLayer0_write;
wire    AXIvideoAlpha2MultiPixStream_U0_ap_start;
wire    AXIvideoAlpha2MultiPixStream_U0_start_full_n;
wire    AXIvideoAlpha2MultiPixStream_U0_ap_done;
wire    AXIvideoAlpha2MultiPixStream_U0_ap_continue;
wire    AXIvideoAlpha2MultiPixStream_U0_ap_idle;
wire    AXIvideoAlpha2MultiPixStream_U0_ap_ready;
wire    AXIvideoAlpha2MultiPixStream_U0_start_out;
wire    AXIvideoAlpha2MultiPixStream_U0_start_write;
wire    AXIvideoAlpha2MultiPixStream_U0_s_axis_video1_TREADY;
wire   [23:0] AXIvideoAlpha2MultiPixStream_U0_srcLayer1_din;
wire    AXIvideoAlpha2MultiPixStream_U0_srcLayer1_write;
wire   [7:0] AXIvideoAlpha2MultiPixStream_U0_srcLayer1Alpha_din;
wire    AXIvideoAlpha2MultiPixStream_U0_srcLayer1Alpha_write;
wire   [0:0] AXIvideoAlpha2MultiPixStream_U0_p_read1_c_din;
wire    AXIvideoAlpha2MultiPixStream_U0_p_read1_c_write;
wire   [0:0] AXIvideoAlpha2MultiPixStream_U0_p_read1_c52_din;
wire    AXIvideoAlpha2MultiPixStream_U0_p_read1_c52_write;
wire   [15:0] AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c53_din;
wire    AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c53_write;
wire   [15:0] AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c57_din;
wire    AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c57_write;
wire   [15:0] AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c58_din;
wire    AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c58_write;
wire   [15:0] AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c62_din;
wire    AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c62_write;
wire    v_mix_420_to_422_false_1_U0_ap_start;
wire    v_mix_420_to_422_false_1_U0_ap_done;
wire    v_mix_420_to_422_false_1_U0_ap_continue;
wire    v_mix_420_to_422_false_1_U0_ap_idle;
wire    v_mix_420_to_422_false_1_U0_ap_ready;
wire    v_mix_420_to_422_false_1_U0_start_out;
wire    v_mix_420_to_422_false_1_U0_start_write;
wire    v_mix_420_to_422_false_1_U0_srcLayer1_read;
wire    v_mix_420_to_422_false_1_U0_HwReg_layerHeight_1_read;
wire    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read;
wire    v_mix_420_to_422_false_1_U0_p_read1_read;
wire   [23:0] v_mix_420_to_422_false_1_U0_srcLayer1Yuv422_din;
wire    v_mix_420_to_422_false_1_U0_srcLayer1Yuv422_write;
wire   [0:0] v_mix_420_to_422_false_1_U0_p_read1_c51_din;
wire    v_mix_420_to_422_false_1_U0_p_read1_c51_write;
wire   [9:0] v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_c56_din;
wire    v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_c56_write;
wire   [9:0] v_mix_420_to_422_false_1_U0_HwReg_layerHeight_1_c61_din;
wire    v_mix_420_to_422_false_1_U0_HwReg_layerHeight_1_c61_write;
wire    v_mix_422_to_444_false_2_U0_ap_start;
wire    v_mix_422_to_444_false_2_U0_ap_done;
wire    v_mix_422_to_444_false_2_U0_ap_continue;
wire    v_mix_422_to_444_false_2_U0_ap_idle;
wire    v_mix_422_to_444_false_2_U0_ap_ready;
wire    v_mix_422_to_444_false_2_U0_start_out;
wire    v_mix_422_to_444_false_2_U0_start_write;
wire    v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read;
wire    v_mix_422_to_444_false_2_U0_HwReg_layerHeight_1_read;
wire    v_mix_422_to_444_false_2_U0_HwReg_layerWidth_1_read;
wire    v_mix_422_to_444_false_2_U0_p_read1_read;
wire   [23:0] v_mix_422_to_444_false_2_U0_srcLayer1Yuv_din;
wire    v_mix_422_to_444_false_2_U0_srcLayer1Yuv_write;
wire   [0:0] v_mix_422_to_444_false_2_U0_p_read1_c50_din;
wire    v_mix_422_to_444_false_2_U0_p_read1_c50_write;
wire   [9:0] v_mix_422_to_444_false_2_U0_HwReg_layerWidth_1_c55_din;
wire    v_mix_422_to_444_false_2_U0_HwReg_layerWidth_1_c55_write;
wire   [9:0] v_mix_422_to_444_false_2_U0_HwReg_layerHeight_1_c60_din;
wire    v_mix_422_to_444_false_2_U0_HwReg_layerHeight_1_c60_write;
wire    v_mix_yuv2rgb_false_3_U0_ap_start;
wire    v_mix_yuv2rgb_false_3_U0_ap_done;
wire    v_mix_yuv2rgb_false_3_U0_ap_continue;
wire    v_mix_yuv2rgb_false_3_U0_ap_idle;
wire    v_mix_yuv2rgb_false_3_U0_ap_ready;
wire    v_mix_yuv2rgb_false_3_U0_start_out;
wire    v_mix_yuv2rgb_false_3_U0_start_write;
wire    v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read;
wire    v_mix_yuv2rgb_false_3_U0_HwReg_layerHeight_1_read;
wire    v_mix_yuv2rgb_false_3_U0_HwReg_layerWidth_1_read;
wire    v_mix_yuv2rgb_false_3_U0_p_read1_read;
wire   [23:0] v_mix_yuv2rgb_false_3_U0_srcLayer1Rgb_din;
wire    v_mix_yuv2rgb_false_3_U0_srcLayer1Rgb_write;
wire   [0:0] v_mix_yuv2rgb_false_3_U0_p_read1_c49_din;
wire    v_mix_yuv2rgb_false_3_U0_p_read1_c49_write;
wire   [9:0] v_mix_yuv2rgb_false_3_U0_HwReg_layerWidth_1_c54_din;
wire    v_mix_yuv2rgb_false_3_U0_HwReg_layerWidth_1_c54_write;
wire   [9:0] v_mix_yuv2rgb_false_3_U0_HwReg_layerHeight_1_c59_din;
wire    v_mix_yuv2rgb_false_3_U0_HwReg_layerHeight_1_c59_write;
wire    v_mix_upsample_false_U0_ap_start;
wire    v_mix_upsample_false_U0_ap_done;
wire    v_mix_upsample_false_U0_ap_continue;
wire    v_mix_upsample_false_U0_ap_idle;
wire    v_mix_upsample_false_U0_ap_ready;
wire    v_mix_upsample_false_U0_srcLayer1Rgb_read;
wire    v_mix_upsample_false_U0_HwReg_layerHeight_1_read;
wire    v_mix_upsample_false_U0_HwReg_layerWidth_1_read;
wire    v_mix_upsample_false_U0_p_read1_read;
wire   [23:0] v_mix_upsample_false_U0_srcLayer1x_din;
wire    v_mix_upsample_false_U0_srcLayer1x_write;
wire   [9:0] v_mix_upsample_false_U0_HwReg_layerWidth_1_c_din;
wire    v_mix_upsample_false_U0_HwReg_layerWidth_1_c_write;
wire   [9:0] v_mix_upsample_false_U0_HwReg_layerHeight_1_c_din;
wire    v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write;
wire    v_mix_upsample_alpha_false_U0_ap_start;
wire    v_mix_upsample_alpha_false_U0_ap_done;
wire    v_mix_upsample_alpha_false_U0_ap_continue;
wire    v_mix_upsample_alpha_false_U0_ap_idle;
wire    v_mix_upsample_alpha_false_U0_ap_ready;
wire    v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read;
wire    v_mix_upsample_alpha_false_U0_HwReg_layerHeight_1_read;
wire    v_mix_upsample_alpha_false_U0_HwReg_layerWidth_1_read;
wire    v_mix_upsample_alpha_false_U0_p_read1_read;
wire   [7:0] v_mix_upsample_alpha_false_U0_srcLayer1Alphax_din;
wire    v_mix_upsample_alpha_false_U0_srcLayer1Alphax_write;
wire    v_mix_core_alpha_true_true_U0_ap_start;
wire    v_mix_core_alpha_true_true_U0_ap_done;
wire    v_mix_core_alpha_true_true_U0_ap_continue;
wire    v_mix_core_alpha_true_true_U0_ap_idle;
wire    v_mix_core_alpha_true_true_U0_ap_ready;
wire    v_mix_core_alpha_true_true_U0_start_out;
wire    v_mix_core_alpha_true_true_U0_start_write;
wire    v_mix_core_alpha_true_true_U0_outLayer0_read;
wire    v_mix_core_alpha_true_true_U0_srcLayer1x_read;
wire    v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_width_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_height_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_background_Y_R_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_background_U_G_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_background_V_B_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_layerEnable_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_layerAlpha_1_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_layerStartX_1_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_layerWidth_1_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_layerHeight_1_read;
wire    v_mix_core_alpha_true_true_U0_hwReg_layerScaleFactor_1_read;
wire   [23:0] v_mix_core_alpha_true_true_U0_outLayer1_din;
wire    v_mix_core_alpha_true_true_U0_outLayer1_write;
wire   [9:0] v_mix_core_alpha_true_true_U0_HwReg_width_c41_din;
wire    v_mix_core_alpha_true_true_U0_HwReg_width_c41_write;
wire   [9:0] v_mix_core_alpha_true_true_U0_HwReg_height_c45_din;
wire    v_mix_core_alpha_true_true_U0_HwReg_height_c45_write;
wire    v_mix_rgb2yuv_false_U0_ap_start;
wire    v_mix_rgb2yuv_false_U0_ap_done;
wire    v_mix_rgb2yuv_false_U0_ap_continue;
wire    v_mix_rgb2yuv_false_U0_ap_idle;
wire    v_mix_rgb2yuv_false_U0_ap_ready;
wire    v_mix_rgb2yuv_false_U0_start_out;
wire    v_mix_rgb2yuv_false_U0_start_write;
wire    v_mix_rgb2yuv_false_U0_outLayer1_read;
wire    v_mix_rgb2yuv_false_U0_height_read;
wire    v_mix_rgb2yuv_false_U0_width_read;
wire   [23:0] v_mix_rgb2yuv_false_U0_outYuv_din;
wire    v_mix_rgb2yuv_false_U0_outYuv_write;
wire   [9:0] v_mix_rgb2yuv_false_U0_HwReg_width_c40_din;
wire    v_mix_rgb2yuv_false_U0_HwReg_width_c40_write;
wire   [9:0] v_mix_rgb2yuv_false_U0_HwReg_height_c44_din;
wire    v_mix_rgb2yuv_false_U0_HwReg_height_c44_write;
wire    v_mix_444_to_422_false_U0_ap_start;
wire    v_mix_444_to_422_false_U0_ap_done;
wire    v_mix_444_to_422_false_U0_ap_continue;
wire    v_mix_444_to_422_false_U0_ap_idle;
wire    v_mix_444_to_422_false_U0_ap_ready;
wire    v_mix_444_to_422_false_U0_start_out;
wire    v_mix_444_to_422_false_U0_start_write;
wire    v_mix_444_to_422_false_U0_outYuv_read;
wire    v_mix_444_to_422_false_U0_height_read;
wire    v_mix_444_to_422_false_U0_width_read;
wire   [23:0] v_mix_444_to_422_false_U0_out422_din;
wire    v_mix_444_to_422_false_U0_out422_write;
wire   [9:0] v_mix_444_to_422_false_U0_HwReg_width_c39_din;
wire    v_mix_444_to_422_false_U0_HwReg_width_c39_write;
wire   [9:0] v_mix_444_to_422_false_U0_HwReg_height_c43_din;
wire    v_mix_444_to_422_false_U0_HwReg_height_c43_write;
wire    v_mix_422_to_420_false_U0_ap_start;
wire    v_mix_422_to_420_false_U0_ap_done;
wire    v_mix_422_to_420_false_U0_ap_continue;
wire    v_mix_422_to_420_false_U0_ap_idle;
wire    v_mix_422_to_420_false_U0_ap_ready;
wire    v_mix_422_to_420_false_U0_start_out;
wire    v_mix_422_to_420_false_U0_start_write;
wire    v_mix_422_to_420_false_U0_out422_read;
wire    v_mix_422_to_420_false_U0_height_read;
wire    v_mix_422_to_420_false_U0_width_read;
wire   [23:0] v_mix_422_to_420_false_U0_out420_din;
wire    v_mix_422_to_420_false_U0_out420_write;
wire   [9:0] v_mix_422_to_420_false_U0_HwReg_width_c_din;
wire    v_mix_422_to_420_false_U0_HwReg_width_c_write;
wire   [9:0] v_mix_422_to_420_false_U0_HwReg_height_c_din;
wire    v_mix_422_to_420_false_U0_HwReg_height_c_write;
wire    MultiPixStream2AXIvideo_U0_ap_start;
wire    MultiPixStream2AXIvideo_U0_ap_done;
wire    MultiPixStream2AXIvideo_U0_ap_continue;
wire    MultiPixStream2AXIvideo_U0_ap_idle;
wire    MultiPixStream2AXIvideo_U0_ap_ready;
wire    MultiPixStream2AXIvideo_U0_out420_read;
wire   [23:0] MultiPixStream2AXIvideo_U0_m_axis_video_TDATA;
wire    MultiPixStream2AXIvideo_U0_m_axis_video_TVALID;
wire   [2:0] MultiPixStream2AXIvideo_U0_m_axis_video_TKEEP;
wire   [2:0] MultiPixStream2AXIvideo_U0_m_axis_video_TSTRB;
wire   [0:0] MultiPixStream2AXIvideo_U0_m_axis_video_TUSER;
wire   [0:0] MultiPixStream2AXIvideo_U0_m_axis_video_TLAST;
wire   [0:0] MultiPixStream2AXIvideo_U0_m_axis_video_TID;
wire   [0:0] MultiPixStream2AXIvideo_U0_m_axis_video_TDEST;
wire    MultiPixStream2AXIvideo_U0_HwReg_height_read;
wire    MultiPixStream2AXIvideo_U0_HwReg_width_read;
wire    HwReg_width_c42_full_n;
wire   [9:0] HwReg_width_c42_dout;
wire   [3:0] HwReg_width_c42_num_data_valid;
wire   [3:0] HwReg_width_c42_fifo_cap;
wire    HwReg_width_c42_empty_n;
wire    HwReg_height_c46_full_n;
wire   [9:0] HwReg_height_c46_dout;
wire   [3:0] HwReg_height_c46_num_data_valid;
wire   [3:0] HwReg_height_c46_fifo_cap;
wire    HwReg_height_c46_empty_n;
wire    HwReg_background_Y_R_c_full_n;
wire   [7:0] HwReg_background_Y_R_c_dout;
wire   [3:0] HwReg_background_Y_R_c_num_data_valid;
wire   [3:0] HwReg_background_Y_R_c_fifo_cap;
wire    HwReg_background_Y_R_c_empty_n;
wire    HwReg_background_U_G_c_full_n;
wire   [7:0] HwReg_background_U_G_c_dout;
wire   [3:0] HwReg_background_U_G_c_num_data_valid;
wire   [3:0] HwReg_background_U_G_c_fifo_cap;
wire    HwReg_background_U_G_c_empty_n;
wire    HwReg_background_V_B_c_full_n;
wire   [7:0] HwReg_background_V_B_c_dout;
wire   [3:0] HwReg_background_V_B_c_num_data_valid;
wire   [3:0] HwReg_background_V_B_c_fifo_cap;
wire    HwReg_background_V_B_c_empty_n;
wire    HwReg_layerEnable_c_full_n;
wire   [1:0] HwReg_layerEnable_c_dout;
wire   [3:0] HwReg_layerEnable_c_num_data_valid;
wire   [3:0] HwReg_layerEnable_c_fifo_cap;
wire    HwReg_layerEnable_c_empty_n;
wire    HwReg_layerAlpha_1_c_full_n;
wire   [9:0] HwReg_layerAlpha_1_c_dout;
wire   [3:0] HwReg_layerAlpha_1_c_num_data_valid;
wire   [3:0] HwReg_layerAlpha_1_c_fifo_cap;
wire    HwReg_layerAlpha_1_c_empty_n;
wire    HwReg_layerStartX_1_c_full_n;
wire   [15:0] HwReg_layerStartX_1_c_dout;
wire   [3:0] HwReg_layerStartX_1_c_num_data_valid;
wire   [3:0] HwReg_layerStartX_1_c_fifo_cap;
wire    HwReg_layerStartX_1_c_empty_n;
wire    HwReg_layerStartY_1_c_full_n;
wire   [15:0] HwReg_layerStartY_1_c_dout;
wire   [3:0] HwReg_layerStartY_1_c_num_data_valid;
wire   [3:0] HwReg_layerStartY_1_c_fifo_cap;
wire    HwReg_layerStartY_1_c_empty_n;
wire    HwReg_layerScaleFactor_1_c_full_n;
wire   [7:0] HwReg_layerScaleFactor_1_c_dout;
wire   [3:0] HwReg_layerScaleFactor_1_c_num_data_valid;
wire   [3:0] HwReg_layerScaleFactor_1_c_fifo_cap;
wire    HwReg_layerScaleFactor_1_c_empty_n;
wire    srcLayer0_full_n;
wire   [23:0] srcLayer0_dout;
wire   [1:0] srcLayer0_num_data_valid;
wire   [1:0] srcLayer0_fifo_cap;
wire    srcLayer0_empty_n;
wire    p_read_c48_full_n;
wire   [0:0] p_read_c48_dout;
wire   [1:0] p_read_c48_num_data_valid;
wire   [1:0] p_read_c48_fifo_cap;
wire    p_read_c48_empty_n;
wire    srcLayer0Yuv422_full_n;
wire   [23:0] srcLayer0Yuv422_dout;
wire   [1:0] srcLayer0Yuv422_num_data_valid;
wire   [1:0] srcLayer0Yuv422_fifo_cap;
wire    srcLayer0Yuv422_empty_n;
wire    p_read_c47_full_n;
wire   [0:0] p_read_c47_dout;
wire   [1:0] p_read_c47_num_data_valid;
wire   [1:0] p_read_c47_fifo_cap;
wire    p_read_c47_empty_n;
wire    srcLayer0Yuv_full_n;
wire   [23:0] srcLayer0Yuv_dout;
wire   [1:0] srcLayer0Yuv_num_data_valid;
wire   [1:0] srcLayer0Yuv_fifo_cap;
wire    srcLayer0Yuv_empty_n;
wire    p_read_c_full_n;
wire   [0:0] p_read_c_dout;
wire   [1:0] p_read_c_num_data_valid;
wire   [1:0] p_read_c_fifo_cap;
wire    p_read_c_empty_n;
wire    outLayer0_full_n;
wire   [23:0] outLayer0_dout;
wire   [1:0] outLayer0_num_data_valid;
wire   [1:0] outLayer0_fifo_cap;
wire    outLayer0_empty_n;
wire    srcLayer1_full_n;
wire   [23:0] srcLayer1_dout;
wire   [1:0] srcLayer1_num_data_valid;
wire   [1:0] srcLayer1_fifo_cap;
wire    srcLayer1_empty_n;
wire    srcLayer1Alpha_full_n;
wire   [7:0] srcLayer1Alpha_dout;
wire   [4:0] srcLayer1Alpha_num_data_valid;
wire   [4:0] srcLayer1Alpha_fifo_cap;
wire    srcLayer1Alpha_empty_n;
wire    p_read1_c_full_n;
wire   [0:0] p_read1_c_dout;
wire   [1:0] p_read1_c_num_data_valid;
wire   [1:0] p_read1_c_fifo_cap;
wire    p_read1_c_empty_n;
wire    p_read1_c52_full_n;
wire   [0:0] p_read1_c52_dout;
wire   [1:0] p_read1_c52_num_data_valid;
wire   [1:0] p_read1_c52_fifo_cap;
wire    p_read1_c52_empty_n;
wire    HwReg_layerWidth_1_c53_full_n;
wire   [15:0] HwReg_layerWidth_1_c53_dout;
wire   [1:0] HwReg_layerWidth_1_c53_num_data_valid;
wire   [1:0] HwReg_layerWidth_1_c53_fifo_cap;
wire    HwReg_layerWidth_1_c53_empty_n;
wire    HwReg_layerWidth_1_c57_full_n;
wire   [15:0] HwReg_layerWidth_1_c57_dout;
wire   [1:0] HwReg_layerWidth_1_c57_num_data_valid;
wire   [1:0] HwReg_layerWidth_1_c57_fifo_cap;
wire    HwReg_layerWidth_1_c57_empty_n;
wire    HwReg_layerHeight_1_c58_full_n;
wire   [15:0] HwReg_layerHeight_1_c58_dout;
wire   [1:0] HwReg_layerHeight_1_c58_num_data_valid;
wire   [1:0] HwReg_layerHeight_1_c58_fifo_cap;
wire    HwReg_layerHeight_1_c58_empty_n;
wire    HwReg_layerHeight_1_c62_full_n;
wire   [15:0] HwReg_layerHeight_1_c62_dout;
wire   [1:0] HwReg_layerHeight_1_c62_num_data_valid;
wire   [1:0] HwReg_layerHeight_1_c62_fifo_cap;
wire    HwReg_layerHeight_1_c62_empty_n;
wire    srcLayer1Yuv422_full_n;
wire   [23:0] srcLayer1Yuv422_dout;
wire   [1:0] srcLayer1Yuv422_num_data_valid;
wire   [1:0] srcLayer1Yuv422_fifo_cap;
wire    srcLayer1Yuv422_empty_n;
wire    p_read1_c51_full_n;
wire   [0:0] p_read1_c51_dout;
wire   [1:0] p_read1_c51_num_data_valid;
wire   [1:0] p_read1_c51_fifo_cap;
wire    p_read1_c51_empty_n;
wire    HwReg_layerWidth_1_c56_full_n;
wire   [9:0] HwReg_layerWidth_1_c56_dout;
wire   [1:0] HwReg_layerWidth_1_c56_num_data_valid;
wire   [1:0] HwReg_layerWidth_1_c56_fifo_cap;
wire    HwReg_layerWidth_1_c56_empty_n;
wire    HwReg_layerHeight_1_c61_full_n;
wire   [9:0] HwReg_layerHeight_1_c61_dout;
wire   [1:0] HwReg_layerHeight_1_c61_num_data_valid;
wire   [1:0] HwReg_layerHeight_1_c61_fifo_cap;
wire    HwReg_layerHeight_1_c61_empty_n;
wire    srcLayer1Yuv_full_n;
wire   [23:0] srcLayer1Yuv_dout;
wire   [1:0] srcLayer1Yuv_num_data_valid;
wire   [1:0] srcLayer1Yuv_fifo_cap;
wire    srcLayer1Yuv_empty_n;
wire    p_read1_c50_full_n;
wire   [0:0] p_read1_c50_dout;
wire   [1:0] p_read1_c50_num_data_valid;
wire   [1:0] p_read1_c50_fifo_cap;
wire    p_read1_c50_empty_n;
wire    HwReg_layerWidth_1_c55_full_n;
wire   [9:0] HwReg_layerWidth_1_c55_dout;
wire   [1:0] HwReg_layerWidth_1_c55_num_data_valid;
wire   [1:0] HwReg_layerWidth_1_c55_fifo_cap;
wire    HwReg_layerWidth_1_c55_empty_n;
wire    HwReg_layerHeight_1_c60_full_n;
wire   [9:0] HwReg_layerHeight_1_c60_dout;
wire   [1:0] HwReg_layerHeight_1_c60_num_data_valid;
wire   [1:0] HwReg_layerHeight_1_c60_fifo_cap;
wire    HwReg_layerHeight_1_c60_empty_n;
wire    srcLayer1Rgb_full_n;
wire   [23:0] srcLayer1Rgb_dout;
wire   [1:0] srcLayer1Rgb_num_data_valid;
wire   [1:0] srcLayer1Rgb_fifo_cap;
wire    srcLayer1Rgb_empty_n;
wire    p_read1_c49_full_n;
wire   [0:0] p_read1_c49_dout;
wire   [1:0] p_read1_c49_num_data_valid;
wire   [1:0] p_read1_c49_fifo_cap;
wire    p_read1_c49_empty_n;
wire    HwReg_layerWidth_1_c54_full_n;
wire   [9:0] HwReg_layerWidth_1_c54_dout;
wire   [1:0] HwReg_layerWidth_1_c54_num_data_valid;
wire   [1:0] HwReg_layerWidth_1_c54_fifo_cap;
wire    HwReg_layerWidth_1_c54_empty_n;
wire    HwReg_layerHeight_1_c59_full_n;
wire   [9:0] HwReg_layerHeight_1_c59_dout;
wire   [1:0] HwReg_layerHeight_1_c59_num_data_valid;
wire   [1:0] HwReg_layerHeight_1_c59_fifo_cap;
wire    HwReg_layerHeight_1_c59_empty_n;
wire    srcLayer1x_full_n;
wire   [23:0] srcLayer1x_dout;
wire   [1:0] srcLayer1x_num_data_valid;
wire   [1:0] srcLayer1x_fifo_cap;
wire    srcLayer1x_empty_n;
wire    HwReg_layerWidth_1_c_full_n;
wire   [9:0] HwReg_layerWidth_1_c_dout;
wire   [1:0] HwReg_layerWidth_1_c_num_data_valid;
wire   [1:0] HwReg_layerWidth_1_c_fifo_cap;
wire    HwReg_layerWidth_1_c_empty_n;
wire    HwReg_layerHeight_1_c_full_n;
wire   [9:0] HwReg_layerHeight_1_c_dout;
wire   [1:0] HwReg_layerHeight_1_c_num_data_valid;
wire   [1:0] HwReg_layerHeight_1_c_fifo_cap;
wire    HwReg_layerHeight_1_c_empty_n;
wire    srcLayer1Alphax_full_n;
wire   [7:0] srcLayer1Alphax_dout;
wire   [4:0] srcLayer1Alphax_num_data_valid;
wire   [4:0] srcLayer1Alphax_fifo_cap;
wire    srcLayer1Alphax_empty_n;
wire    outLayer1_full_n;
wire   [23:0] outLayer1_dout;
wire   [1:0] outLayer1_num_data_valid;
wire   [1:0] outLayer1_fifo_cap;
wire    outLayer1_empty_n;
wire    HwReg_width_c41_full_n;
wire   [9:0] HwReg_width_c41_dout;
wire   [1:0] HwReg_width_c41_num_data_valid;
wire   [1:0] HwReg_width_c41_fifo_cap;
wire    HwReg_width_c41_empty_n;
wire    HwReg_height_c45_full_n;
wire   [9:0] HwReg_height_c45_dout;
wire   [1:0] HwReg_height_c45_num_data_valid;
wire   [1:0] HwReg_height_c45_fifo_cap;
wire    HwReg_height_c45_empty_n;
wire    outYuv_full_n;
wire   [23:0] outYuv_dout;
wire   [1:0] outYuv_num_data_valid;
wire   [1:0] outYuv_fifo_cap;
wire    outYuv_empty_n;
wire    HwReg_width_c40_full_n;
wire   [9:0] HwReg_width_c40_dout;
wire   [1:0] HwReg_width_c40_num_data_valid;
wire   [1:0] HwReg_width_c40_fifo_cap;
wire    HwReg_width_c40_empty_n;
wire    HwReg_height_c44_full_n;
wire   [9:0] HwReg_height_c44_dout;
wire   [1:0] HwReg_height_c44_num_data_valid;
wire   [1:0] HwReg_height_c44_fifo_cap;
wire    HwReg_height_c44_empty_n;
wire    out422_full_n;
wire   [23:0] out422_dout;
wire   [1:0] out422_num_data_valid;
wire   [1:0] out422_fifo_cap;
wire    out422_empty_n;
wire    HwReg_width_c39_full_n;
wire   [9:0] HwReg_width_c39_dout;
wire   [1:0] HwReg_width_c39_num_data_valid;
wire   [1:0] HwReg_width_c39_fifo_cap;
wire    HwReg_width_c39_empty_n;
wire    HwReg_height_c43_full_n;
wire   [9:0] HwReg_height_c43_dout;
wire   [1:0] HwReg_height_c43_num_data_valid;
wire   [1:0] HwReg_height_c43_fifo_cap;
wire    HwReg_height_c43_empty_n;
wire    out420_full_n;
wire   [23:0] out420_dout;
wire   [1:0] out420_num_data_valid;
wire   [1:0] out420_fifo_cap;
wire    out420_empty_n;
wire    HwReg_width_c_full_n;
wire   [9:0] HwReg_width_c_dout;
wire   [1:0] HwReg_width_c_num_data_valid;
wire   [1:0] HwReg_width_c_fifo_cap;
wire    HwReg_width_c_empty_n;
wire    HwReg_height_c_full_n;
wire   [9:0] HwReg_height_c_dout;
wire   [1:0] HwReg_height_c_num_data_valid;
wire   [1:0] HwReg_height_c_fifo_cap;
wire    HwReg_height_c_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
wire    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
reg    ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
wire    ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
wire   [0:0] start_for_v_mix_core_alpha_true_true_U0_din;
wire    start_for_v_mix_core_alpha_true_true_U0_full_n;
wire   [0:0] start_for_v_mix_core_alpha_true_true_U0_dout;
wire    start_for_v_mix_core_alpha_true_true_U0_empty_n;
wire   [0:0] start_for_v_mix_420_to_422_false_U0_din;
wire    start_for_v_mix_420_to_422_false_U0_full_n;
wire   [0:0] start_for_v_mix_420_to_422_false_U0_dout;
wire    start_for_v_mix_420_to_422_false_U0_empty_n;
wire   [0:0] start_for_v_mix_422_to_444_false_U0_din;
wire    start_for_v_mix_422_to_444_false_U0_full_n;
wire   [0:0] start_for_v_mix_422_to_444_false_U0_dout;
wire    start_for_v_mix_422_to_444_false_U0_empty_n;
wire   [0:0] start_for_v_mix_yuv2rgb_false_U0_din;
wire    start_for_v_mix_yuv2rgb_false_U0_full_n;
wire   [0:0] start_for_v_mix_yuv2rgb_false_U0_dout;
wire    start_for_v_mix_yuv2rgb_false_U0_empty_n;
wire   [0:0] start_for_v_mix_420_to_422_false_1_U0_din;
wire    start_for_v_mix_420_to_422_false_1_U0_full_n;
wire   [0:0] start_for_v_mix_420_to_422_false_1_U0_dout;
wire    start_for_v_mix_420_to_422_false_1_U0_empty_n;
wire   [0:0] start_for_v_mix_upsample_alpha_false_U0_din;
wire    start_for_v_mix_upsample_alpha_false_U0_full_n;
wire   [0:0] start_for_v_mix_upsample_alpha_false_U0_dout;
wire    start_for_v_mix_upsample_alpha_false_U0_empty_n;
wire   [0:0] start_for_v_mix_422_to_444_false_2_U0_din;
wire    start_for_v_mix_422_to_444_false_2_U0_full_n;
wire   [0:0] start_for_v_mix_422_to_444_false_2_U0_dout;
wire    start_for_v_mix_422_to_444_false_2_U0_empty_n;
wire   [0:0] start_for_v_mix_yuv2rgb_false_3_U0_din;
wire    start_for_v_mix_yuv2rgb_false_3_U0_full_n;
wire   [0:0] start_for_v_mix_yuv2rgb_false_3_U0_dout;
wire    start_for_v_mix_yuv2rgb_false_3_U0_empty_n;
wire   [0:0] start_for_v_mix_upsample_false_U0_din;
wire    start_for_v_mix_upsample_false_U0_full_n;
wire   [0:0] start_for_v_mix_upsample_false_U0_dout;
wire    start_for_v_mix_upsample_false_U0_empty_n;
wire   [0:0] start_for_v_mix_rgb2yuv_false_U0_din;
wire    start_for_v_mix_rgb2yuv_false_U0_full_n;
wire   [0:0] start_for_v_mix_rgb2yuv_false_U0_dout;
wire    start_for_v_mix_rgb2yuv_false_U0_empty_n;
wire   [0:0] start_for_v_mix_444_to_422_false_U0_din;
wire    start_for_v_mix_444_to_422_false_U0_full_n;
wire   [0:0] start_for_v_mix_444_to_422_false_U0_dout;
wire    start_for_v_mix_444_to_422_false_U0_empty_n;
wire   [0:0] start_for_v_mix_422_to_420_false_U0_din;
wire    start_for_v_mix_422_to_420_false_U0_full_n;
wire   [0:0] start_for_v_mix_422_to_420_false_U0_dout;
wire    start_for_v_mix_422_to_420_false_U0_empty_n;
wire   [0:0] start_for_MultiPixStream2AXIvideo_U0_din;
wire    start_for_MultiPixStream2AXIvideo_U0_full_n;
wire   [0:0] start_for_MultiPixStream2AXIvideo_U0_dout;
wire    start_for_MultiPixStream2AXIvideo_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready = 1'b0;
#0 ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready = 1'b0;
end

design_1_v_mix_0_0_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(start_for_v_mix_core_alpha_true_true_U0_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .p_read(p_read),
    .HwReg_width_c42_din(entry_proc_U0_HwReg_width_c42_din),
    .HwReg_width_c42_num_data_valid(HwReg_width_c42_num_data_valid),
    .HwReg_width_c42_fifo_cap(HwReg_width_c42_fifo_cap),
    .HwReg_width_c42_full_n(HwReg_width_c42_full_n),
    .HwReg_width_c42_write(entry_proc_U0_HwReg_width_c42_write),
    .p_read1(p_read1),
    .HwReg_height_c46_din(entry_proc_U0_HwReg_height_c46_din),
    .HwReg_height_c46_num_data_valid(HwReg_height_c46_num_data_valid),
    .HwReg_height_c46_fifo_cap(HwReg_height_c46_fifo_cap),
    .HwReg_height_c46_full_n(HwReg_height_c46_full_n),
    .HwReg_height_c46_write(entry_proc_U0_HwReg_height_c46_write),
    .p_read2(p_read2),
    .HwReg_background_Y_R_c_din(entry_proc_U0_HwReg_background_Y_R_c_din),
    .HwReg_background_Y_R_c_num_data_valid(HwReg_background_Y_R_c_num_data_valid),
    .HwReg_background_Y_R_c_fifo_cap(HwReg_background_Y_R_c_fifo_cap),
    .HwReg_background_Y_R_c_full_n(HwReg_background_Y_R_c_full_n),
    .HwReg_background_Y_R_c_write(entry_proc_U0_HwReg_background_Y_R_c_write),
    .p_read3(p_read3),
    .HwReg_background_U_G_c_din(entry_proc_U0_HwReg_background_U_G_c_din),
    .HwReg_background_U_G_c_num_data_valid(HwReg_background_U_G_c_num_data_valid),
    .HwReg_background_U_G_c_fifo_cap(HwReg_background_U_G_c_fifo_cap),
    .HwReg_background_U_G_c_full_n(HwReg_background_U_G_c_full_n),
    .HwReg_background_U_G_c_write(entry_proc_U0_HwReg_background_U_G_c_write),
    .p_read4(p_read4),
    .HwReg_background_V_B_c_din(entry_proc_U0_HwReg_background_V_B_c_din),
    .HwReg_background_V_B_c_num_data_valid(HwReg_background_V_B_c_num_data_valid),
    .HwReg_background_V_B_c_fifo_cap(HwReg_background_V_B_c_fifo_cap),
    .HwReg_background_V_B_c_full_n(HwReg_background_V_B_c_full_n),
    .HwReg_background_V_B_c_write(entry_proc_U0_HwReg_background_V_B_c_write),
    .p_read5(p_read5),
    .HwReg_layerEnable_c_din(entry_proc_U0_HwReg_layerEnable_c_din),
    .HwReg_layerEnable_c_num_data_valid(HwReg_layerEnable_c_num_data_valid),
    .HwReg_layerEnable_c_fifo_cap(HwReg_layerEnable_c_fifo_cap),
    .HwReg_layerEnable_c_full_n(HwReg_layerEnable_c_full_n),
    .HwReg_layerEnable_c_write(entry_proc_U0_HwReg_layerEnable_c_write),
    .p_read6(p_read8),
    .HwReg_layerAlpha_1_c_din(entry_proc_U0_HwReg_layerAlpha_1_c_din),
    .HwReg_layerAlpha_1_c_num_data_valid(HwReg_layerAlpha_1_c_num_data_valid),
    .HwReg_layerAlpha_1_c_fifo_cap(HwReg_layerAlpha_1_c_fifo_cap),
    .HwReg_layerAlpha_1_c_full_n(HwReg_layerAlpha_1_c_full_n),
    .HwReg_layerAlpha_1_c_write(entry_proc_U0_HwReg_layerAlpha_1_c_write),
    .p_read7(p_read9),
    .HwReg_layerStartX_1_c_din(entry_proc_U0_HwReg_layerStartX_1_c_din),
    .HwReg_layerStartX_1_c_num_data_valid(HwReg_layerStartX_1_c_num_data_valid),
    .HwReg_layerStartX_1_c_fifo_cap(HwReg_layerStartX_1_c_fifo_cap),
    .HwReg_layerStartX_1_c_full_n(HwReg_layerStartX_1_c_full_n),
    .HwReg_layerStartX_1_c_write(entry_proc_U0_HwReg_layerStartX_1_c_write),
    .p_read8(p_read10),
    .HwReg_layerStartY_1_c_din(entry_proc_U0_HwReg_layerStartY_1_c_din),
    .HwReg_layerStartY_1_c_num_data_valid(HwReg_layerStartY_1_c_num_data_valid),
    .HwReg_layerStartY_1_c_fifo_cap(HwReg_layerStartY_1_c_fifo_cap),
    .HwReg_layerStartY_1_c_full_n(HwReg_layerStartY_1_c_full_n),
    .HwReg_layerStartY_1_c_write(entry_proc_U0_HwReg_layerStartY_1_c_write),
    .p_read9(p_read13),
    .HwReg_layerScaleFactor_1_c_din(entry_proc_U0_HwReg_layerScaleFactor_1_c_din),
    .HwReg_layerScaleFactor_1_c_num_data_valid(HwReg_layerScaleFactor_1_c_num_data_valid),
    .HwReg_layerScaleFactor_1_c_fifo_cap(HwReg_layerScaleFactor_1_c_fifo_cap),
    .HwReg_layerScaleFactor_1_c_full_n(HwReg_layerScaleFactor_1_c_full_n),
    .HwReg_layerScaleFactor_1_c_write(entry_proc_U0_HwReg_layerScaleFactor_1_c_write)
);

design_1_v_mix_0_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(AXIvideo2MultiPixStream_U0_ap_start),
    .start_full_n(start_for_v_mix_420_to_422_false_U0_full_n),
    .ap_done(AXIvideo2MultiPixStream_U0_ap_done),
    .ap_continue(AXIvideo2MultiPixStream_U0_ap_continue),
    .ap_idle(AXIvideo2MultiPixStream_U0_ap_idle),
    .ap_ready(AXIvideo2MultiPixStream_U0_ap_ready),
    .start_out(AXIvideo2MultiPixStream_U0_start_out),
    .start_write(AXIvideo2MultiPixStream_U0_start_write),
    .s_axis_video_TDATA(s_axis_video_TDATA),
    .s_axis_video_TVALID(s_axis_video_TVALID),
    .s_axis_video_TREADY(AXIvideo2MultiPixStream_U0_s_axis_video_TREADY),
    .s_axis_video_TKEEP(s_axis_video_TKEEP),
    .s_axis_video_TSTRB(s_axis_video_TSTRB),
    .s_axis_video_TUSER(s_axis_video_TUSER),
    .s_axis_video_TLAST(s_axis_video_TLAST),
    .s_axis_video_TID(s_axis_video_TID),
    .s_axis_video_TDEST(s_axis_video_TDEST),
    .srcLayer0_din(AXIvideo2MultiPixStream_U0_srcLayer0_din),
    .srcLayer0_num_data_valid(srcLayer0_num_data_valid),
    .srcLayer0_fifo_cap(srcLayer0_fifo_cap),
    .srcLayer0_full_n(srcLayer0_full_n),
    .srcLayer0_write(AXIvideo2MultiPixStream_U0_srcLayer0_write),
    .Height(p_read312),
    .WidthIn(p_read211),
    .layerEnableFlag(p_read6),
    .p_read_c48_din(AXIvideo2MultiPixStream_U0_p_read_c48_din),
    .p_read_c48_num_data_valid(p_read_c48_num_data_valid),
    .p_read_c48_fifo_cap(p_read_c48_fifo_cap),
    .p_read_c48_full_n(p_read_c48_full_n),
    .p_read_c48_write(AXIvideo2MultiPixStream_U0_p_read_c48_write)
);

design_1_v_mix_0_0_v_mix_420_to_422_false_s v_mix_420_to_422_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_420_to_422_false_U0_ap_start),
    .start_full_n(start_for_v_mix_422_to_444_false_U0_full_n),
    .ap_done(v_mix_420_to_422_false_U0_ap_done),
    .ap_continue(v_mix_420_to_422_false_U0_ap_continue),
    .ap_idle(v_mix_420_to_422_false_U0_ap_idle),
    .ap_ready(v_mix_420_to_422_false_U0_ap_ready),
    .start_out(v_mix_420_to_422_false_U0_start_out),
    .start_write(v_mix_420_to_422_false_U0_start_write),
    .srcLayer0_dout(srcLayer0_dout),
    .srcLayer0_num_data_valid(srcLayer0_num_data_valid),
    .srcLayer0_fifo_cap(srcLayer0_fifo_cap),
    .srcLayer0_empty_n(srcLayer0_empty_n),
    .srcLayer0_read(v_mix_420_to_422_false_U0_srcLayer0_read),
    .height(p_read312),
    .width(p_read211),
    .layerEnableFlag_dout(p_read_c48_dout),
    .layerEnableFlag_num_data_valid(p_read_c48_num_data_valid),
    .layerEnableFlag_fifo_cap(p_read_c48_fifo_cap),
    .layerEnableFlag_empty_n(p_read_c48_empty_n),
    .layerEnableFlag_read(v_mix_420_to_422_false_U0_layerEnableFlag_read),
    .srcLayer0Yuv422_din(v_mix_420_to_422_false_U0_srcLayer0Yuv422_din),
    .srcLayer0Yuv422_num_data_valid(srcLayer0Yuv422_num_data_valid),
    .srcLayer0Yuv422_fifo_cap(srcLayer0Yuv422_fifo_cap),
    .srcLayer0Yuv422_full_n(srcLayer0Yuv422_full_n),
    .srcLayer0Yuv422_write(v_mix_420_to_422_false_U0_srcLayer0Yuv422_write),
    .p_read_c47_din(v_mix_420_to_422_false_U0_p_read_c47_din),
    .p_read_c47_num_data_valid(p_read_c47_num_data_valid),
    .p_read_c47_fifo_cap(p_read_c47_fifo_cap),
    .p_read_c47_full_n(p_read_c47_full_n),
    .p_read_c47_write(v_mix_420_to_422_false_U0_p_read_c47_write)
);

design_1_v_mix_0_0_v_mix_422_to_444_false_s v_mix_422_to_444_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_422_to_444_false_U0_ap_start),
    .start_full_n(start_for_v_mix_yuv2rgb_false_U0_full_n),
    .ap_done(v_mix_422_to_444_false_U0_ap_done),
    .ap_continue(v_mix_422_to_444_false_U0_ap_continue),
    .ap_idle(v_mix_422_to_444_false_U0_ap_idle),
    .ap_ready(v_mix_422_to_444_false_U0_ap_ready),
    .start_out(v_mix_422_to_444_false_U0_start_out),
    .start_write(v_mix_422_to_444_false_U0_start_write),
    .srcLayer0Yuv422_dout(srcLayer0Yuv422_dout),
    .srcLayer0Yuv422_num_data_valid(srcLayer0Yuv422_num_data_valid),
    .srcLayer0Yuv422_fifo_cap(srcLayer0Yuv422_fifo_cap),
    .srcLayer0Yuv422_empty_n(srcLayer0Yuv422_empty_n),
    .srcLayer0Yuv422_read(v_mix_422_to_444_false_U0_srcLayer0Yuv422_read),
    .height(p_read312),
    .width(p_read211),
    .layerEnableFlag_dout(p_read_c47_dout),
    .layerEnableFlag_num_data_valid(p_read_c47_num_data_valid),
    .layerEnableFlag_fifo_cap(p_read_c47_fifo_cap),
    .layerEnableFlag_empty_n(p_read_c47_empty_n),
    .layerEnableFlag_read(v_mix_422_to_444_false_U0_layerEnableFlag_read),
    .srcLayer0Yuv_din(v_mix_422_to_444_false_U0_srcLayer0Yuv_din),
    .srcLayer0Yuv_num_data_valid(srcLayer0Yuv_num_data_valid),
    .srcLayer0Yuv_fifo_cap(srcLayer0Yuv_fifo_cap),
    .srcLayer0Yuv_full_n(srcLayer0Yuv_full_n),
    .srcLayer0Yuv_write(v_mix_422_to_444_false_U0_srcLayer0Yuv_write),
    .p_read_c_din(v_mix_422_to_444_false_U0_p_read_c_din),
    .p_read_c_num_data_valid(p_read_c_num_data_valid),
    .p_read_c_fifo_cap(p_read_c_fifo_cap),
    .p_read_c_full_n(p_read_c_full_n),
    .p_read_c_write(v_mix_422_to_444_false_U0_p_read_c_write)
);

design_1_v_mix_0_0_v_mix_yuv2rgb_false_s v_mix_yuv2rgb_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_yuv2rgb_false_U0_ap_start),
    .ap_done(v_mix_yuv2rgb_false_U0_ap_done),
    .ap_continue(v_mix_yuv2rgb_false_U0_ap_continue),
    .ap_idle(v_mix_yuv2rgb_false_U0_ap_idle),
    .ap_ready(v_mix_yuv2rgb_false_U0_ap_ready),
    .srcLayer0Yuv_dout(srcLayer0Yuv_dout),
    .srcLayer0Yuv_num_data_valid(srcLayer0Yuv_num_data_valid),
    .srcLayer0Yuv_fifo_cap(srcLayer0Yuv_fifo_cap),
    .srcLayer0Yuv_empty_n(srcLayer0Yuv_empty_n),
    .srcLayer0Yuv_read(v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read),
    .height(p_read312),
    .width(p_read211),
    .layerEnableFlag_dout(p_read_c_dout),
    .layerEnableFlag_num_data_valid(p_read_c_num_data_valid),
    .layerEnableFlag_fifo_cap(p_read_c_fifo_cap),
    .layerEnableFlag_empty_n(p_read_c_empty_n),
    .layerEnableFlag_read(v_mix_yuv2rgb_false_U0_layerEnableFlag_read),
    .outLayer0_din(v_mix_yuv2rgb_false_U0_outLayer0_din),
    .outLayer0_num_data_valid(outLayer0_num_data_valid),
    .outLayer0_fifo_cap(outLayer0_fifo_cap),
    .outLayer0_full_n(outLayer0_full_n),
    .outLayer0_write(v_mix_yuv2rgb_false_U0_outLayer0_write)
);

design_1_v_mix_0_0_AXIvideoAlpha2MultiPixStream AXIvideoAlpha2MultiPixStream_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(AXIvideoAlpha2MultiPixStream_U0_ap_start),
    .start_full_n(AXIvideoAlpha2MultiPixStream_U0_start_full_n),
    .ap_done(AXIvideoAlpha2MultiPixStream_U0_ap_done),
    .ap_continue(AXIvideoAlpha2MultiPixStream_U0_ap_continue),
    .ap_idle(AXIvideoAlpha2MultiPixStream_U0_ap_idle),
    .ap_ready(AXIvideoAlpha2MultiPixStream_U0_ap_ready),
    .start_out(AXIvideoAlpha2MultiPixStream_U0_start_out),
    .start_write(AXIvideoAlpha2MultiPixStream_U0_start_write),
    .s_axis_video1_TDATA(s_axis_video1_TDATA),
    .s_axis_video1_TVALID(s_axis_video1_TVALID),
    .s_axis_video1_TREADY(AXIvideoAlpha2MultiPixStream_U0_s_axis_video1_TREADY),
    .s_axis_video1_TKEEP(s_axis_video1_TKEEP),
    .s_axis_video1_TSTRB(s_axis_video1_TSTRB),
    .s_axis_video1_TUSER(s_axis_video1_TUSER),
    .s_axis_video1_TLAST(s_axis_video1_TLAST),
    .s_axis_video1_TID(s_axis_video1_TID),
    .s_axis_video1_TDEST(s_axis_video1_TDEST),
    .srcLayer1_din(AXIvideoAlpha2MultiPixStream_U0_srcLayer1_din),
    .srcLayer1_num_data_valid(srcLayer1_num_data_valid),
    .srcLayer1_fifo_cap(srcLayer1_fifo_cap),
    .srcLayer1_full_n(srcLayer1_full_n),
    .srcLayer1_write(AXIvideoAlpha2MultiPixStream_U0_srcLayer1_write),
    .srcLayer1Alpha_din(AXIvideoAlpha2MultiPixStream_U0_srcLayer1Alpha_din),
    .srcLayer1Alpha_num_data_valid(srcLayer1Alpha_num_data_valid),
    .srcLayer1Alpha_fifo_cap(srcLayer1Alpha_fifo_cap),
    .srcLayer1Alpha_full_n(srcLayer1Alpha_full_n),
    .srcLayer1Alpha_write(AXIvideoAlpha2MultiPixStream_U0_srcLayer1Alpha_write),
    .p_read(p_read11),
    .p_read1(p_read7),
    .p_read12(p_read17),
    .p_read1_c_din(AXIvideoAlpha2MultiPixStream_U0_p_read1_c_din),
    .p_read1_c_num_data_valid(p_read1_c_num_data_valid),
    .p_read1_c_fifo_cap(p_read1_c_fifo_cap),
    .p_read1_c_full_n(p_read1_c_full_n),
    .p_read1_c_write(AXIvideoAlpha2MultiPixStream_U0_p_read1_c_write),
    .p_read1_c52_din(AXIvideoAlpha2MultiPixStream_U0_p_read1_c52_din),
    .p_read1_c52_num_data_valid(p_read1_c52_num_data_valid),
    .p_read1_c52_fifo_cap(p_read1_c52_fifo_cap),
    .p_read1_c52_full_n(p_read1_c52_full_n),
    .p_read1_c52_write(AXIvideoAlpha2MultiPixStream_U0_p_read1_c52_write),
    .HwReg_layerWidth_1_c53_din(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c53_din),
    .HwReg_layerWidth_1_c53_num_data_valid(HwReg_layerWidth_1_c53_num_data_valid),
    .HwReg_layerWidth_1_c53_fifo_cap(HwReg_layerWidth_1_c53_fifo_cap),
    .HwReg_layerWidth_1_c53_full_n(HwReg_layerWidth_1_c53_full_n),
    .HwReg_layerWidth_1_c53_write(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c53_write),
    .HwReg_layerWidth_1_c57_din(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c57_din),
    .HwReg_layerWidth_1_c57_num_data_valid(HwReg_layerWidth_1_c57_num_data_valid),
    .HwReg_layerWidth_1_c57_fifo_cap(HwReg_layerWidth_1_c57_fifo_cap),
    .HwReg_layerWidth_1_c57_full_n(HwReg_layerWidth_1_c57_full_n),
    .HwReg_layerWidth_1_c57_write(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c57_write),
    .HwReg_layerHeight_1_c58_din(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c58_din),
    .HwReg_layerHeight_1_c58_num_data_valid(HwReg_layerHeight_1_c58_num_data_valid),
    .HwReg_layerHeight_1_c58_fifo_cap(HwReg_layerHeight_1_c58_fifo_cap),
    .HwReg_layerHeight_1_c58_full_n(HwReg_layerHeight_1_c58_full_n),
    .HwReg_layerHeight_1_c58_write(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c58_write),
    .HwReg_layerHeight_1_c62_din(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c62_din),
    .HwReg_layerHeight_1_c62_num_data_valid(HwReg_layerHeight_1_c62_num_data_valid),
    .HwReg_layerHeight_1_c62_fifo_cap(HwReg_layerHeight_1_c62_fifo_cap),
    .HwReg_layerHeight_1_c62_full_n(HwReg_layerHeight_1_c62_full_n),
    .HwReg_layerHeight_1_c62_write(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c62_write)
);

design_1_v_mix_0_0_v_mix_420_to_422_false_1 v_mix_420_to_422_false_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_420_to_422_false_1_U0_ap_start),
    .start_full_n(start_for_v_mix_422_to_444_false_2_U0_full_n),
    .ap_done(v_mix_420_to_422_false_1_U0_ap_done),
    .ap_continue(v_mix_420_to_422_false_1_U0_ap_continue),
    .ap_idle(v_mix_420_to_422_false_1_U0_ap_idle),
    .ap_ready(v_mix_420_to_422_false_1_U0_ap_ready),
    .start_out(v_mix_420_to_422_false_1_U0_start_out),
    .start_write(v_mix_420_to_422_false_1_U0_start_write),
    .srcLayer1_dout(srcLayer1_dout),
    .srcLayer1_num_data_valid(srcLayer1_num_data_valid),
    .srcLayer1_fifo_cap(srcLayer1_fifo_cap),
    .srcLayer1_empty_n(srcLayer1_empty_n),
    .srcLayer1_read(v_mix_420_to_422_false_1_U0_srcLayer1_read),
    .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_c62_dout),
    .HwReg_layerHeight_1_num_data_valid(HwReg_layerHeight_1_c62_num_data_valid),
    .HwReg_layerHeight_1_fifo_cap(HwReg_layerHeight_1_c62_fifo_cap),
    .HwReg_layerHeight_1_empty_n(HwReg_layerHeight_1_c62_empty_n),
    .HwReg_layerHeight_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerHeight_1_read),
    .HwReg_layerWidth_1_dout(HwReg_layerWidth_1_c57_dout),
    .HwReg_layerWidth_1_num_data_valid(HwReg_layerWidth_1_c57_num_data_valid),
    .HwReg_layerWidth_1_fifo_cap(HwReg_layerWidth_1_c57_fifo_cap),
    .HwReg_layerWidth_1_empty_n(HwReg_layerWidth_1_c57_empty_n),
    .HwReg_layerWidth_1_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read),
    .p_read1_dout(p_read1_c52_dout),
    .p_read1_num_data_valid(p_read1_c52_num_data_valid),
    .p_read1_fifo_cap(p_read1_c52_fifo_cap),
    .p_read1_empty_n(p_read1_c52_empty_n),
    .p_read1_read(v_mix_420_to_422_false_1_U0_p_read1_read),
    .srcLayer1Yuv422_din(v_mix_420_to_422_false_1_U0_srcLayer1Yuv422_din),
    .srcLayer1Yuv422_num_data_valid(srcLayer1Yuv422_num_data_valid),
    .srcLayer1Yuv422_fifo_cap(srcLayer1Yuv422_fifo_cap),
    .srcLayer1Yuv422_full_n(srcLayer1Yuv422_full_n),
    .srcLayer1Yuv422_write(v_mix_420_to_422_false_1_U0_srcLayer1Yuv422_write),
    .p_read1_c51_din(v_mix_420_to_422_false_1_U0_p_read1_c51_din),
    .p_read1_c51_num_data_valid(p_read1_c51_num_data_valid),
    .p_read1_c51_fifo_cap(p_read1_c51_fifo_cap),
    .p_read1_c51_full_n(p_read1_c51_full_n),
    .p_read1_c51_write(v_mix_420_to_422_false_1_U0_p_read1_c51_write),
    .HwReg_layerWidth_1_c56_din(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_c56_din),
    .HwReg_layerWidth_1_c56_num_data_valid(HwReg_layerWidth_1_c56_num_data_valid),
    .HwReg_layerWidth_1_c56_fifo_cap(HwReg_layerWidth_1_c56_fifo_cap),
    .HwReg_layerWidth_1_c56_full_n(HwReg_layerWidth_1_c56_full_n),
    .HwReg_layerWidth_1_c56_write(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_c56_write),
    .HwReg_layerHeight_1_c61_din(v_mix_420_to_422_false_1_U0_HwReg_layerHeight_1_c61_din),
    .HwReg_layerHeight_1_c61_num_data_valid(HwReg_layerHeight_1_c61_num_data_valid),
    .HwReg_layerHeight_1_c61_fifo_cap(HwReg_layerHeight_1_c61_fifo_cap),
    .HwReg_layerHeight_1_c61_full_n(HwReg_layerHeight_1_c61_full_n),
    .HwReg_layerHeight_1_c61_write(v_mix_420_to_422_false_1_U0_HwReg_layerHeight_1_c61_write)
);

design_1_v_mix_0_0_v_mix_422_to_444_false_2 v_mix_422_to_444_false_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_422_to_444_false_2_U0_ap_start),
    .start_full_n(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
    .ap_done(v_mix_422_to_444_false_2_U0_ap_done),
    .ap_continue(v_mix_422_to_444_false_2_U0_ap_continue),
    .ap_idle(v_mix_422_to_444_false_2_U0_ap_idle),
    .ap_ready(v_mix_422_to_444_false_2_U0_ap_ready),
    .start_out(v_mix_422_to_444_false_2_U0_start_out),
    .start_write(v_mix_422_to_444_false_2_U0_start_write),
    .srcLayer1Yuv422_dout(srcLayer1Yuv422_dout),
    .srcLayer1Yuv422_num_data_valid(srcLayer1Yuv422_num_data_valid),
    .srcLayer1Yuv422_fifo_cap(srcLayer1Yuv422_fifo_cap),
    .srcLayer1Yuv422_empty_n(srcLayer1Yuv422_empty_n),
    .srcLayer1Yuv422_read(v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read),
    .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_c61_dout),
    .HwReg_layerHeight_1_num_data_valid(HwReg_layerHeight_1_c61_num_data_valid),
    .HwReg_layerHeight_1_fifo_cap(HwReg_layerHeight_1_c61_fifo_cap),
    .HwReg_layerHeight_1_empty_n(HwReg_layerHeight_1_c61_empty_n),
    .HwReg_layerHeight_1_read(v_mix_422_to_444_false_2_U0_HwReg_layerHeight_1_read),
    .HwReg_layerWidth_1_dout(HwReg_layerWidth_1_c56_dout),
    .HwReg_layerWidth_1_num_data_valid(HwReg_layerWidth_1_c56_num_data_valid),
    .HwReg_layerWidth_1_fifo_cap(HwReg_layerWidth_1_c56_fifo_cap),
    .HwReg_layerWidth_1_empty_n(HwReg_layerWidth_1_c56_empty_n),
    .HwReg_layerWidth_1_read(v_mix_422_to_444_false_2_U0_HwReg_layerWidth_1_read),
    .p_read1_dout(p_read1_c51_dout),
    .p_read1_num_data_valid(p_read1_c51_num_data_valid),
    .p_read1_fifo_cap(p_read1_c51_fifo_cap),
    .p_read1_empty_n(p_read1_c51_empty_n),
    .p_read1_read(v_mix_422_to_444_false_2_U0_p_read1_read),
    .srcLayer1Yuv_din(v_mix_422_to_444_false_2_U0_srcLayer1Yuv_din),
    .srcLayer1Yuv_num_data_valid(srcLayer1Yuv_num_data_valid),
    .srcLayer1Yuv_fifo_cap(srcLayer1Yuv_fifo_cap),
    .srcLayer1Yuv_full_n(srcLayer1Yuv_full_n),
    .srcLayer1Yuv_write(v_mix_422_to_444_false_2_U0_srcLayer1Yuv_write),
    .p_read1_c50_din(v_mix_422_to_444_false_2_U0_p_read1_c50_din),
    .p_read1_c50_num_data_valid(p_read1_c50_num_data_valid),
    .p_read1_c50_fifo_cap(p_read1_c50_fifo_cap),
    .p_read1_c50_full_n(p_read1_c50_full_n),
    .p_read1_c50_write(v_mix_422_to_444_false_2_U0_p_read1_c50_write),
    .HwReg_layerWidth_1_c55_din(v_mix_422_to_444_false_2_U0_HwReg_layerWidth_1_c55_din),
    .HwReg_layerWidth_1_c55_num_data_valid(HwReg_layerWidth_1_c55_num_data_valid),
    .HwReg_layerWidth_1_c55_fifo_cap(HwReg_layerWidth_1_c55_fifo_cap),
    .HwReg_layerWidth_1_c55_full_n(HwReg_layerWidth_1_c55_full_n),
    .HwReg_layerWidth_1_c55_write(v_mix_422_to_444_false_2_U0_HwReg_layerWidth_1_c55_write),
    .HwReg_layerHeight_1_c60_din(v_mix_422_to_444_false_2_U0_HwReg_layerHeight_1_c60_din),
    .HwReg_layerHeight_1_c60_num_data_valid(HwReg_layerHeight_1_c60_num_data_valid),
    .HwReg_layerHeight_1_c60_fifo_cap(HwReg_layerHeight_1_c60_fifo_cap),
    .HwReg_layerHeight_1_c60_full_n(HwReg_layerHeight_1_c60_full_n),
    .HwReg_layerHeight_1_c60_write(v_mix_422_to_444_false_2_U0_HwReg_layerHeight_1_c60_write)
);

design_1_v_mix_0_0_v_mix_yuv2rgb_false_3 v_mix_yuv2rgb_false_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_yuv2rgb_false_3_U0_ap_start),
    .start_full_n(start_for_v_mix_upsample_false_U0_full_n),
    .ap_done(v_mix_yuv2rgb_false_3_U0_ap_done),
    .ap_continue(v_mix_yuv2rgb_false_3_U0_ap_continue),
    .ap_idle(v_mix_yuv2rgb_false_3_U0_ap_idle),
    .ap_ready(v_mix_yuv2rgb_false_3_U0_ap_ready),
    .start_out(v_mix_yuv2rgb_false_3_U0_start_out),
    .start_write(v_mix_yuv2rgb_false_3_U0_start_write),
    .srcLayer1Yuv_dout(srcLayer1Yuv_dout),
    .srcLayer1Yuv_num_data_valid(srcLayer1Yuv_num_data_valid),
    .srcLayer1Yuv_fifo_cap(srcLayer1Yuv_fifo_cap),
    .srcLayer1Yuv_empty_n(srcLayer1Yuv_empty_n),
    .srcLayer1Yuv_read(v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read),
    .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_c60_dout),
    .HwReg_layerHeight_1_num_data_valid(HwReg_layerHeight_1_c60_num_data_valid),
    .HwReg_layerHeight_1_fifo_cap(HwReg_layerHeight_1_c60_fifo_cap),
    .HwReg_layerHeight_1_empty_n(HwReg_layerHeight_1_c60_empty_n),
    .HwReg_layerHeight_1_read(v_mix_yuv2rgb_false_3_U0_HwReg_layerHeight_1_read),
    .HwReg_layerWidth_1_dout(HwReg_layerWidth_1_c55_dout),
    .HwReg_layerWidth_1_num_data_valid(HwReg_layerWidth_1_c55_num_data_valid),
    .HwReg_layerWidth_1_fifo_cap(HwReg_layerWidth_1_c55_fifo_cap),
    .HwReg_layerWidth_1_empty_n(HwReg_layerWidth_1_c55_empty_n),
    .HwReg_layerWidth_1_read(v_mix_yuv2rgb_false_3_U0_HwReg_layerWidth_1_read),
    .p_read1_dout(p_read1_c50_dout),
    .p_read1_num_data_valid(p_read1_c50_num_data_valid),
    .p_read1_fifo_cap(p_read1_c50_fifo_cap),
    .p_read1_empty_n(p_read1_c50_empty_n),
    .p_read1_read(v_mix_yuv2rgb_false_3_U0_p_read1_read),
    .srcLayer1Rgb_din(v_mix_yuv2rgb_false_3_U0_srcLayer1Rgb_din),
    .srcLayer1Rgb_num_data_valid(srcLayer1Rgb_num_data_valid),
    .srcLayer1Rgb_fifo_cap(srcLayer1Rgb_fifo_cap),
    .srcLayer1Rgb_full_n(srcLayer1Rgb_full_n),
    .srcLayer1Rgb_write(v_mix_yuv2rgb_false_3_U0_srcLayer1Rgb_write),
    .p_read1_c49_din(v_mix_yuv2rgb_false_3_U0_p_read1_c49_din),
    .p_read1_c49_num_data_valid(p_read1_c49_num_data_valid),
    .p_read1_c49_fifo_cap(p_read1_c49_fifo_cap),
    .p_read1_c49_full_n(p_read1_c49_full_n),
    .p_read1_c49_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
    .HwReg_layerWidth_1_c54_din(v_mix_yuv2rgb_false_3_U0_HwReg_layerWidth_1_c54_din),
    .HwReg_layerWidth_1_c54_num_data_valid(HwReg_layerWidth_1_c54_num_data_valid),
    .HwReg_layerWidth_1_c54_fifo_cap(HwReg_layerWidth_1_c54_fifo_cap),
    .HwReg_layerWidth_1_c54_full_n(HwReg_layerWidth_1_c54_full_n),
    .HwReg_layerWidth_1_c54_write(v_mix_yuv2rgb_false_3_U0_HwReg_layerWidth_1_c54_write),
    .HwReg_layerHeight_1_c59_din(v_mix_yuv2rgb_false_3_U0_HwReg_layerHeight_1_c59_din),
    .HwReg_layerHeight_1_c59_num_data_valid(HwReg_layerHeight_1_c59_num_data_valid),
    .HwReg_layerHeight_1_c59_fifo_cap(HwReg_layerHeight_1_c59_fifo_cap),
    .HwReg_layerHeight_1_c59_full_n(HwReg_layerHeight_1_c59_full_n),
    .HwReg_layerHeight_1_c59_write(v_mix_yuv2rgb_false_3_U0_HwReg_layerHeight_1_c59_write)
);

design_1_v_mix_0_0_v_mix_upsample_false_s v_mix_upsample_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_upsample_false_U0_ap_start),
    .ap_done(v_mix_upsample_false_U0_ap_done),
    .ap_continue(v_mix_upsample_false_U0_ap_continue),
    .ap_idle(v_mix_upsample_false_U0_ap_idle),
    .ap_ready(v_mix_upsample_false_U0_ap_ready),
    .srcLayer1Rgb_dout(srcLayer1Rgb_dout),
    .srcLayer1Rgb_num_data_valid(srcLayer1Rgb_num_data_valid),
    .srcLayer1Rgb_fifo_cap(srcLayer1Rgb_fifo_cap),
    .srcLayer1Rgb_empty_n(srcLayer1Rgb_empty_n),
    .srcLayer1Rgb_read(v_mix_upsample_false_U0_srcLayer1Rgb_read),
    .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_c59_dout),
    .HwReg_layerHeight_1_num_data_valid(HwReg_layerHeight_1_c59_num_data_valid),
    .HwReg_layerHeight_1_fifo_cap(HwReg_layerHeight_1_c59_fifo_cap),
    .HwReg_layerHeight_1_empty_n(HwReg_layerHeight_1_c59_empty_n),
    .HwReg_layerHeight_1_read(v_mix_upsample_false_U0_HwReg_layerHeight_1_read),
    .HwReg_layerWidth_1_dout(HwReg_layerWidth_1_c54_dout),
    .HwReg_layerWidth_1_num_data_valid(HwReg_layerWidth_1_c54_num_data_valid),
    .HwReg_layerWidth_1_fifo_cap(HwReg_layerWidth_1_c54_fifo_cap),
    .HwReg_layerWidth_1_empty_n(HwReg_layerWidth_1_c54_empty_n),
    .HwReg_layerWidth_1_read(v_mix_upsample_false_U0_HwReg_layerWidth_1_read),
    .p_read1_dout(p_read1_c49_dout),
    .p_read1_num_data_valid(p_read1_c49_num_data_valid),
    .p_read1_fifo_cap(p_read1_c49_fifo_cap),
    .p_read1_empty_n(p_read1_c49_empty_n),
    .p_read1_read(v_mix_upsample_false_U0_p_read1_read),
    .srcLayer1x_din(v_mix_upsample_false_U0_srcLayer1x_din),
    .srcLayer1x_num_data_valid(srcLayer1x_num_data_valid),
    .srcLayer1x_fifo_cap(srcLayer1x_fifo_cap),
    .srcLayer1x_full_n(srcLayer1x_full_n),
    .srcLayer1x_write(v_mix_upsample_false_U0_srcLayer1x_write),
    .HwReg_layerWidth_1_c_din(v_mix_upsample_false_U0_HwReg_layerWidth_1_c_din),
    .HwReg_layerWidth_1_c_num_data_valid(HwReg_layerWidth_1_c_num_data_valid),
    .HwReg_layerWidth_1_c_fifo_cap(HwReg_layerWidth_1_c_fifo_cap),
    .HwReg_layerWidth_1_c_full_n(HwReg_layerWidth_1_c_full_n),
    .HwReg_layerWidth_1_c_write(v_mix_upsample_false_U0_HwReg_layerWidth_1_c_write),
    .HwReg_layerHeight_1_c_din(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_din),
    .HwReg_layerHeight_1_c_num_data_valid(HwReg_layerHeight_1_c_num_data_valid),
    .HwReg_layerHeight_1_c_fifo_cap(HwReg_layerHeight_1_c_fifo_cap),
    .HwReg_layerHeight_1_c_full_n(HwReg_layerHeight_1_c_full_n),
    .HwReg_layerHeight_1_c_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write)
);

design_1_v_mix_0_0_v_mix_upsample_alpha_false_s v_mix_upsample_alpha_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_upsample_alpha_false_U0_ap_start),
    .ap_done(v_mix_upsample_alpha_false_U0_ap_done),
    .ap_continue(v_mix_upsample_alpha_false_U0_ap_continue),
    .ap_idle(v_mix_upsample_alpha_false_U0_ap_idle),
    .ap_ready(v_mix_upsample_alpha_false_U0_ap_ready),
    .srcLayer1Alpha_dout(srcLayer1Alpha_dout),
    .srcLayer1Alpha_num_data_valid(srcLayer1Alpha_num_data_valid),
    .srcLayer1Alpha_fifo_cap(srcLayer1Alpha_fifo_cap),
    .srcLayer1Alpha_empty_n(srcLayer1Alpha_empty_n),
    .srcLayer1Alpha_read(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read),
    .HwReg_layerHeight_1_dout(HwReg_layerHeight_1_c58_dout),
    .HwReg_layerHeight_1_num_data_valid(HwReg_layerHeight_1_c58_num_data_valid),
    .HwReg_layerHeight_1_fifo_cap(HwReg_layerHeight_1_c58_fifo_cap),
    .HwReg_layerHeight_1_empty_n(HwReg_layerHeight_1_c58_empty_n),
    .HwReg_layerHeight_1_read(v_mix_upsample_alpha_false_U0_HwReg_layerHeight_1_read),
    .HwReg_layerWidth_1_dout(HwReg_layerWidth_1_c53_dout),
    .HwReg_layerWidth_1_num_data_valid(HwReg_layerWidth_1_c53_num_data_valid),
    .HwReg_layerWidth_1_fifo_cap(HwReg_layerWidth_1_c53_fifo_cap),
    .HwReg_layerWidth_1_empty_n(HwReg_layerWidth_1_c53_empty_n),
    .HwReg_layerWidth_1_read(v_mix_upsample_alpha_false_U0_HwReg_layerWidth_1_read),
    .p_read1_dout(p_read1_c_dout),
    .p_read1_num_data_valid(p_read1_c_num_data_valid),
    .p_read1_fifo_cap(p_read1_c_fifo_cap),
    .p_read1_empty_n(p_read1_c_empty_n),
    .p_read1_read(v_mix_upsample_alpha_false_U0_p_read1_read),
    .srcLayer1Alphax_din(v_mix_upsample_alpha_false_U0_srcLayer1Alphax_din),
    .srcLayer1Alphax_num_data_valid(srcLayer1Alphax_num_data_valid),
    .srcLayer1Alphax_fifo_cap(srcLayer1Alphax_fifo_cap),
    .srcLayer1Alphax_full_n(srcLayer1Alphax_full_n),
    .srcLayer1Alphax_write(v_mix_upsample_alpha_false_U0_srcLayer1Alphax_write)
);

design_1_v_mix_0_0_v_mix_core_alpha_true_true_s v_mix_core_alpha_true_true_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_core_alpha_true_true_U0_ap_start),
    .start_full_n(start_for_v_mix_rgb2yuv_false_U0_full_n),
    .ap_done(v_mix_core_alpha_true_true_U0_ap_done),
    .ap_continue(v_mix_core_alpha_true_true_U0_ap_continue),
    .ap_idle(v_mix_core_alpha_true_true_U0_ap_idle),
    .ap_ready(v_mix_core_alpha_true_true_U0_ap_ready),
    .start_out(v_mix_core_alpha_true_true_U0_start_out),
    .start_write(v_mix_core_alpha_true_true_U0_start_write),
    .outLayer0_dout(outLayer0_dout),
    .outLayer0_num_data_valid(outLayer0_num_data_valid),
    .outLayer0_fifo_cap(outLayer0_fifo_cap),
    .outLayer0_empty_n(outLayer0_empty_n),
    .outLayer0_read(v_mix_core_alpha_true_true_U0_outLayer0_read),
    .srcLayer1x_dout(srcLayer1x_dout),
    .srcLayer1x_num_data_valid(srcLayer1x_num_data_valid),
    .srcLayer1x_fifo_cap(srcLayer1x_fifo_cap),
    .srcLayer1x_empty_n(srcLayer1x_empty_n),
    .srcLayer1x_read(v_mix_core_alpha_true_true_U0_srcLayer1x_read),
    .srcLayer1Alphax_dout(srcLayer1Alphax_dout),
    .srcLayer1Alphax_num_data_valid(srcLayer1Alphax_num_data_valid),
    .srcLayer1Alphax_fifo_cap(srcLayer1Alphax_fifo_cap),
    .srcLayer1Alphax_empty_n(srcLayer1Alphax_empty_n),
    .srcLayer1Alphax_read(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read),
    .hwReg_width_dout(HwReg_width_c42_dout),
    .hwReg_width_num_data_valid(HwReg_width_c42_num_data_valid),
    .hwReg_width_fifo_cap(HwReg_width_c42_fifo_cap),
    .hwReg_width_empty_n(HwReg_width_c42_empty_n),
    .hwReg_width_read(v_mix_core_alpha_true_true_U0_hwReg_width_read),
    .hwReg_height_dout(HwReg_height_c46_dout),
    .hwReg_height_num_data_valid(HwReg_height_c46_num_data_valid),
    .hwReg_height_fifo_cap(HwReg_height_c46_fifo_cap),
    .hwReg_height_empty_n(HwReg_height_c46_empty_n),
    .hwReg_height_read(v_mix_core_alpha_true_true_U0_hwReg_height_read),
    .hwReg_background_Y_R_dout(HwReg_background_Y_R_c_dout),
    .hwReg_background_Y_R_num_data_valid(HwReg_background_Y_R_c_num_data_valid),
    .hwReg_background_Y_R_fifo_cap(HwReg_background_Y_R_c_fifo_cap),
    .hwReg_background_Y_R_empty_n(HwReg_background_Y_R_c_empty_n),
    .hwReg_background_Y_R_read(v_mix_core_alpha_true_true_U0_hwReg_background_Y_R_read),
    .hwReg_background_U_G_dout(HwReg_background_U_G_c_dout),
    .hwReg_background_U_G_num_data_valid(HwReg_background_U_G_c_num_data_valid),
    .hwReg_background_U_G_fifo_cap(HwReg_background_U_G_c_fifo_cap),
    .hwReg_background_U_G_empty_n(HwReg_background_U_G_c_empty_n),
    .hwReg_background_U_G_read(v_mix_core_alpha_true_true_U0_hwReg_background_U_G_read),
    .hwReg_background_V_B_dout(HwReg_background_V_B_c_dout),
    .hwReg_background_V_B_num_data_valid(HwReg_background_V_B_c_num_data_valid),
    .hwReg_background_V_B_fifo_cap(HwReg_background_V_B_c_fifo_cap),
    .hwReg_background_V_B_empty_n(HwReg_background_V_B_c_empty_n),
    .hwReg_background_V_B_read(v_mix_core_alpha_true_true_U0_hwReg_background_V_B_read),
    .hwReg_layerEnable_dout(HwReg_layerEnable_c_dout),
    .hwReg_layerEnable_num_data_valid(HwReg_layerEnable_c_num_data_valid),
    .hwReg_layerEnable_fifo_cap(HwReg_layerEnable_c_fifo_cap),
    .hwReg_layerEnable_empty_n(HwReg_layerEnable_c_empty_n),
    .hwReg_layerEnable_read(v_mix_core_alpha_true_true_U0_hwReg_layerEnable_read),
    .hwReg_layerAlpha_1_dout(HwReg_layerAlpha_1_c_dout),
    .hwReg_layerAlpha_1_num_data_valid(HwReg_layerAlpha_1_c_num_data_valid),
    .hwReg_layerAlpha_1_fifo_cap(HwReg_layerAlpha_1_c_fifo_cap),
    .hwReg_layerAlpha_1_empty_n(HwReg_layerAlpha_1_c_empty_n),
    .hwReg_layerAlpha_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerAlpha_1_read),
    .hwReg_layerStartX_1_dout(HwReg_layerStartX_1_c_dout),
    .hwReg_layerStartX_1_num_data_valid(HwReg_layerStartX_1_c_num_data_valid),
    .hwReg_layerStartX_1_fifo_cap(HwReg_layerStartX_1_c_fifo_cap),
    .hwReg_layerStartX_1_empty_n(HwReg_layerStartX_1_c_empty_n),
    .hwReg_layerStartX_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartX_1_read),
    .hwReg_layerStartY_1_dout(HwReg_layerStartY_1_c_dout),
    .hwReg_layerStartY_1_num_data_valid(HwReg_layerStartY_1_c_num_data_valid),
    .hwReg_layerStartY_1_fifo_cap(HwReg_layerStartY_1_c_fifo_cap),
    .hwReg_layerStartY_1_empty_n(HwReg_layerStartY_1_c_empty_n),
    .hwReg_layerStartY_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read),
    .hwReg_layerWidth_1_dout(HwReg_layerWidth_1_c_dout),
    .hwReg_layerWidth_1_num_data_valid(HwReg_layerWidth_1_c_num_data_valid),
    .hwReg_layerWidth_1_fifo_cap(HwReg_layerWidth_1_c_fifo_cap),
    .hwReg_layerWidth_1_empty_n(HwReg_layerWidth_1_c_empty_n),
    .hwReg_layerWidth_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerWidth_1_read),
    .hwReg_layerHeight_1_dout(HwReg_layerHeight_1_c_dout),
    .hwReg_layerHeight_1_num_data_valid(HwReg_layerHeight_1_c_num_data_valid),
    .hwReg_layerHeight_1_fifo_cap(HwReg_layerHeight_1_c_fifo_cap),
    .hwReg_layerHeight_1_empty_n(HwReg_layerHeight_1_c_empty_n),
    .hwReg_layerHeight_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerHeight_1_read),
    .hwReg_layerScaleFactor_1_dout(HwReg_layerScaleFactor_1_c_dout),
    .hwReg_layerScaleFactor_1_num_data_valid(HwReg_layerScaleFactor_1_c_num_data_valid),
    .hwReg_layerScaleFactor_1_fifo_cap(HwReg_layerScaleFactor_1_c_fifo_cap),
    .hwReg_layerScaleFactor_1_empty_n(HwReg_layerScaleFactor_1_c_empty_n),
    .hwReg_layerScaleFactor_1_read(v_mix_core_alpha_true_true_U0_hwReg_layerScaleFactor_1_read),
    .outLayer1_din(v_mix_core_alpha_true_true_U0_outLayer1_din),
    .outLayer1_num_data_valid(outLayer1_num_data_valid),
    .outLayer1_fifo_cap(outLayer1_fifo_cap),
    .outLayer1_full_n(outLayer1_full_n),
    .outLayer1_write(v_mix_core_alpha_true_true_U0_outLayer1_write),
    .HwReg_width_c41_din(v_mix_core_alpha_true_true_U0_HwReg_width_c41_din),
    .HwReg_width_c41_num_data_valid(HwReg_width_c41_num_data_valid),
    .HwReg_width_c41_fifo_cap(HwReg_width_c41_fifo_cap),
    .HwReg_width_c41_full_n(HwReg_width_c41_full_n),
    .HwReg_width_c41_write(v_mix_core_alpha_true_true_U0_HwReg_width_c41_write),
    .HwReg_height_c45_din(v_mix_core_alpha_true_true_U0_HwReg_height_c45_din),
    .HwReg_height_c45_num_data_valid(HwReg_height_c45_num_data_valid),
    .HwReg_height_c45_fifo_cap(HwReg_height_c45_fifo_cap),
    .HwReg_height_c45_full_n(HwReg_height_c45_full_n),
    .HwReg_height_c45_write(v_mix_core_alpha_true_true_U0_HwReg_height_c45_write)
);

design_1_v_mix_0_0_v_mix_rgb2yuv_false_s v_mix_rgb2yuv_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_rgb2yuv_false_U0_ap_start),
    .start_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
    .ap_done(v_mix_rgb2yuv_false_U0_ap_done),
    .ap_continue(v_mix_rgb2yuv_false_U0_ap_continue),
    .ap_idle(v_mix_rgb2yuv_false_U0_ap_idle),
    .ap_ready(v_mix_rgb2yuv_false_U0_ap_ready),
    .start_out(v_mix_rgb2yuv_false_U0_start_out),
    .start_write(v_mix_rgb2yuv_false_U0_start_write),
    .outLayer1_dout(outLayer1_dout),
    .outLayer1_num_data_valid(outLayer1_num_data_valid),
    .outLayer1_fifo_cap(outLayer1_fifo_cap),
    .outLayer1_empty_n(outLayer1_empty_n),
    .outLayer1_read(v_mix_rgb2yuv_false_U0_outLayer1_read),
    .height_dout(HwReg_height_c45_dout),
    .height_num_data_valid(HwReg_height_c45_num_data_valid),
    .height_fifo_cap(HwReg_height_c45_fifo_cap),
    .height_empty_n(HwReg_height_c45_empty_n),
    .height_read(v_mix_rgb2yuv_false_U0_height_read),
    .width_dout(HwReg_width_c41_dout),
    .width_num_data_valid(HwReg_width_c41_num_data_valid),
    .width_fifo_cap(HwReg_width_c41_fifo_cap),
    .width_empty_n(HwReg_width_c41_empty_n),
    .width_read(v_mix_rgb2yuv_false_U0_width_read),
    .outYuv_din(v_mix_rgb2yuv_false_U0_outYuv_din),
    .outYuv_num_data_valid(outYuv_num_data_valid),
    .outYuv_fifo_cap(outYuv_fifo_cap),
    .outYuv_full_n(outYuv_full_n),
    .outYuv_write(v_mix_rgb2yuv_false_U0_outYuv_write),
    .HwReg_width_c40_din(v_mix_rgb2yuv_false_U0_HwReg_width_c40_din),
    .HwReg_width_c40_num_data_valid(HwReg_width_c40_num_data_valid),
    .HwReg_width_c40_fifo_cap(HwReg_width_c40_fifo_cap),
    .HwReg_width_c40_full_n(HwReg_width_c40_full_n),
    .HwReg_width_c40_write(v_mix_rgb2yuv_false_U0_HwReg_width_c40_write),
    .HwReg_height_c44_din(v_mix_rgb2yuv_false_U0_HwReg_height_c44_din),
    .HwReg_height_c44_num_data_valid(HwReg_height_c44_num_data_valid),
    .HwReg_height_c44_fifo_cap(HwReg_height_c44_fifo_cap),
    .HwReg_height_c44_full_n(HwReg_height_c44_full_n),
    .HwReg_height_c44_write(v_mix_rgb2yuv_false_U0_HwReg_height_c44_write)
);

design_1_v_mix_0_0_v_mix_444_to_422_false_s v_mix_444_to_422_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_444_to_422_false_U0_ap_start),
    .start_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
    .ap_done(v_mix_444_to_422_false_U0_ap_done),
    .ap_continue(v_mix_444_to_422_false_U0_ap_continue),
    .ap_idle(v_mix_444_to_422_false_U0_ap_idle),
    .ap_ready(v_mix_444_to_422_false_U0_ap_ready),
    .start_out(v_mix_444_to_422_false_U0_start_out),
    .start_write(v_mix_444_to_422_false_U0_start_write),
    .outYuv_dout(outYuv_dout),
    .outYuv_num_data_valid(outYuv_num_data_valid),
    .outYuv_fifo_cap(outYuv_fifo_cap),
    .outYuv_empty_n(outYuv_empty_n),
    .outYuv_read(v_mix_444_to_422_false_U0_outYuv_read),
    .height_dout(HwReg_height_c44_dout),
    .height_num_data_valid(HwReg_height_c44_num_data_valid),
    .height_fifo_cap(HwReg_height_c44_fifo_cap),
    .height_empty_n(HwReg_height_c44_empty_n),
    .height_read(v_mix_444_to_422_false_U0_height_read),
    .width_dout(HwReg_width_c40_dout),
    .width_num_data_valid(HwReg_width_c40_num_data_valid),
    .width_fifo_cap(HwReg_width_c40_fifo_cap),
    .width_empty_n(HwReg_width_c40_empty_n),
    .width_read(v_mix_444_to_422_false_U0_width_read),
    .out422_din(v_mix_444_to_422_false_U0_out422_din),
    .out422_num_data_valid(out422_num_data_valid),
    .out422_fifo_cap(out422_fifo_cap),
    .out422_full_n(out422_full_n),
    .out422_write(v_mix_444_to_422_false_U0_out422_write),
    .HwReg_width_c39_din(v_mix_444_to_422_false_U0_HwReg_width_c39_din),
    .HwReg_width_c39_num_data_valid(HwReg_width_c39_num_data_valid),
    .HwReg_width_c39_fifo_cap(HwReg_width_c39_fifo_cap),
    .HwReg_width_c39_full_n(HwReg_width_c39_full_n),
    .HwReg_width_c39_write(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
    .HwReg_height_c43_din(v_mix_444_to_422_false_U0_HwReg_height_c43_din),
    .HwReg_height_c43_num_data_valid(HwReg_height_c43_num_data_valid),
    .HwReg_height_c43_fifo_cap(HwReg_height_c43_fifo_cap),
    .HwReg_height_c43_full_n(HwReg_height_c43_full_n),
    .HwReg_height_c43_write(v_mix_444_to_422_false_U0_HwReg_height_c43_write)
);

design_1_v_mix_0_0_v_mix_422_to_420_false_s v_mix_422_to_420_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(v_mix_422_to_420_false_U0_ap_start),
    .start_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
    .ap_done(v_mix_422_to_420_false_U0_ap_done),
    .ap_continue(v_mix_422_to_420_false_U0_ap_continue),
    .ap_idle(v_mix_422_to_420_false_U0_ap_idle),
    .ap_ready(v_mix_422_to_420_false_U0_ap_ready),
    .start_out(v_mix_422_to_420_false_U0_start_out),
    .start_write(v_mix_422_to_420_false_U0_start_write),
    .out422_dout(out422_dout),
    .out422_num_data_valid(out422_num_data_valid),
    .out422_fifo_cap(out422_fifo_cap),
    .out422_empty_n(out422_empty_n),
    .out422_read(v_mix_422_to_420_false_U0_out422_read),
    .height_dout(HwReg_height_c43_dout),
    .height_num_data_valid(HwReg_height_c43_num_data_valid),
    .height_fifo_cap(HwReg_height_c43_fifo_cap),
    .height_empty_n(HwReg_height_c43_empty_n),
    .height_read(v_mix_422_to_420_false_U0_height_read),
    .width_dout(HwReg_width_c39_dout),
    .width_num_data_valid(HwReg_width_c39_num_data_valid),
    .width_fifo_cap(HwReg_width_c39_fifo_cap),
    .width_empty_n(HwReg_width_c39_empty_n),
    .width_read(v_mix_422_to_420_false_U0_width_read),
    .out420_din(v_mix_422_to_420_false_U0_out420_din),
    .out420_num_data_valid(out420_num_data_valid),
    .out420_fifo_cap(out420_fifo_cap),
    .out420_full_n(out420_full_n),
    .out420_write(v_mix_422_to_420_false_U0_out420_write),
    .HwReg_width_c_din(v_mix_422_to_420_false_U0_HwReg_width_c_din),
    .HwReg_width_c_num_data_valid(HwReg_width_c_num_data_valid),
    .HwReg_width_c_fifo_cap(HwReg_width_c_fifo_cap),
    .HwReg_width_c_full_n(HwReg_width_c_full_n),
    .HwReg_width_c_write(v_mix_422_to_420_false_U0_HwReg_width_c_write),
    .HwReg_height_c_din(v_mix_422_to_420_false_U0_HwReg_height_c_din),
    .HwReg_height_c_num_data_valid(HwReg_height_c_num_data_valid),
    .HwReg_height_c_fifo_cap(HwReg_height_c_fifo_cap),
    .HwReg_height_c_full_n(HwReg_height_c_full_n),
    .HwReg_height_c_write(v_mix_422_to_420_false_U0_HwReg_height_c_write)
);

design_1_v_mix_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(MultiPixStream2AXIvideo_U0_ap_start),
    .ap_done(MultiPixStream2AXIvideo_U0_ap_done),
    .ap_continue(MultiPixStream2AXIvideo_U0_ap_continue),
    .ap_idle(MultiPixStream2AXIvideo_U0_ap_idle),
    .ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
    .out420_dout(out420_dout),
    .out420_num_data_valid(out420_num_data_valid),
    .out420_fifo_cap(out420_fifo_cap),
    .out420_empty_n(out420_empty_n),
    .out420_read(MultiPixStream2AXIvideo_U0_out420_read),
    .m_axis_video_TDATA(MultiPixStream2AXIvideo_U0_m_axis_video_TDATA),
    .m_axis_video_TVALID(MultiPixStream2AXIvideo_U0_m_axis_video_TVALID),
    .m_axis_video_TREADY(m_axis_video_TREADY),
    .m_axis_video_TKEEP(MultiPixStream2AXIvideo_U0_m_axis_video_TKEEP),
    .m_axis_video_TSTRB(MultiPixStream2AXIvideo_U0_m_axis_video_TSTRB),
    .m_axis_video_TUSER(MultiPixStream2AXIvideo_U0_m_axis_video_TUSER),
    .m_axis_video_TLAST(MultiPixStream2AXIvideo_U0_m_axis_video_TLAST),
    .m_axis_video_TID(MultiPixStream2AXIvideo_U0_m_axis_video_TID),
    .m_axis_video_TDEST(MultiPixStream2AXIvideo_U0_m_axis_video_TDEST),
    .HwReg_height_dout(HwReg_height_c_dout),
    .HwReg_height_num_data_valid(HwReg_height_c_num_data_valid),
    .HwReg_height_fifo_cap(HwReg_height_c_fifo_cap),
    .HwReg_height_empty_n(HwReg_height_c_empty_n),
    .HwReg_height_read(MultiPixStream2AXIvideo_U0_HwReg_height_read),
    .HwReg_width_dout(HwReg_width_c_dout),
    .HwReg_width_num_data_valid(HwReg_width_c_num_data_valid),
    .HwReg_width_fifo_cap(HwReg_width_c_fifo_cap),
    .HwReg_width_empty_n(HwReg_width_c_empty_n),
    .HwReg_width_read(MultiPixStream2AXIvideo_U0_HwReg_width_read)
);

design_1_v_mix_0_0_fifo_w10_d7_S HwReg_width_c42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_width_c42_din),
    .if_full_n(HwReg_width_c42_full_n),
    .if_write(entry_proc_U0_HwReg_width_c42_write),
    .if_dout(HwReg_width_c42_dout),
    .if_num_data_valid(HwReg_width_c42_num_data_valid),
    .if_fifo_cap(HwReg_width_c42_fifo_cap),
    .if_empty_n(HwReg_width_c42_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_width_read)
);

design_1_v_mix_0_0_fifo_w10_d7_S HwReg_height_c46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_height_c46_din),
    .if_full_n(HwReg_height_c46_full_n),
    .if_write(entry_proc_U0_HwReg_height_c46_write),
    .if_dout(HwReg_height_c46_dout),
    .if_num_data_valid(HwReg_height_c46_num_data_valid),
    .if_fifo_cap(HwReg_height_c46_fifo_cap),
    .if_empty_n(HwReg_height_c46_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_height_read)
);

design_1_v_mix_0_0_fifo_w8_d7_S HwReg_background_Y_R_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_background_Y_R_c_din),
    .if_full_n(HwReg_background_Y_R_c_full_n),
    .if_write(entry_proc_U0_HwReg_background_Y_R_c_write),
    .if_dout(HwReg_background_Y_R_c_dout),
    .if_num_data_valid(HwReg_background_Y_R_c_num_data_valid),
    .if_fifo_cap(HwReg_background_Y_R_c_fifo_cap),
    .if_empty_n(HwReg_background_Y_R_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_background_Y_R_read)
);

design_1_v_mix_0_0_fifo_w8_d7_S HwReg_background_U_G_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_background_U_G_c_din),
    .if_full_n(HwReg_background_U_G_c_full_n),
    .if_write(entry_proc_U0_HwReg_background_U_G_c_write),
    .if_dout(HwReg_background_U_G_c_dout),
    .if_num_data_valid(HwReg_background_U_G_c_num_data_valid),
    .if_fifo_cap(HwReg_background_U_G_c_fifo_cap),
    .if_empty_n(HwReg_background_U_G_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_background_U_G_read)
);

design_1_v_mix_0_0_fifo_w8_d7_S HwReg_background_V_B_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_background_V_B_c_din),
    .if_full_n(HwReg_background_V_B_c_full_n),
    .if_write(entry_proc_U0_HwReg_background_V_B_c_write),
    .if_dout(HwReg_background_V_B_c_dout),
    .if_num_data_valid(HwReg_background_V_B_c_num_data_valid),
    .if_fifo_cap(HwReg_background_V_B_c_fifo_cap),
    .if_empty_n(HwReg_background_V_B_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_background_V_B_read)
);

design_1_v_mix_0_0_fifo_w2_d7_S HwReg_layerEnable_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_layerEnable_c_din),
    .if_full_n(HwReg_layerEnable_c_full_n),
    .if_write(entry_proc_U0_HwReg_layerEnable_c_write),
    .if_dout(HwReg_layerEnable_c_dout),
    .if_num_data_valid(HwReg_layerEnable_c_num_data_valid),
    .if_fifo_cap(HwReg_layerEnable_c_fifo_cap),
    .if_empty_n(HwReg_layerEnable_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_layerEnable_read)
);

design_1_v_mix_0_0_fifo_w10_d7_S HwReg_layerAlpha_1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_layerAlpha_1_c_din),
    .if_full_n(HwReg_layerAlpha_1_c_full_n),
    .if_write(entry_proc_U0_HwReg_layerAlpha_1_c_write),
    .if_dout(HwReg_layerAlpha_1_c_dout),
    .if_num_data_valid(HwReg_layerAlpha_1_c_num_data_valid),
    .if_fifo_cap(HwReg_layerAlpha_1_c_fifo_cap),
    .if_empty_n(HwReg_layerAlpha_1_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_layerAlpha_1_read)
);

design_1_v_mix_0_0_fifo_w16_d7_S HwReg_layerStartX_1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_layerStartX_1_c_din),
    .if_full_n(HwReg_layerStartX_1_c_full_n),
    .if_write(entry_proc_U0_HwReg_layerStartX_1_c_write),
    .if_dout(HwReg_layerStartX_1_c_dout),
    .if_num_data_valid(HwReg_layerStartX_1_c_num_data_valid),
    .if_fifo_cap(HwReg_layerStartX_1_c_fifo_cap),
    .if_empty_n(HwReg_layerStartX_1_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartX_1_read)
);

design_1_v_mix_0_0_fifo_w16_d7_S HwReg_layerStartY_1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_layerStartY_1_c_din),
    .if_full_n(HwReg_layerStartY_1_c_full_n),
    .if_write(entry_proc_U0_HwReg_layerStartY_1_c_write),
    .if_dout(HwReg_layerStartY_1_c_dout),
    .if_num_data_valid(HwReg_layerStartY_1_c_num_data_valid),
    .if_fifo_cap(HwReg_layerStartY_1_c_fifo_cap),
    .if_empty_n(HwReg_layerStartY_1_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read)
);

design_1_v_mix_0_0_fifo_w8_d7_S HwReg_layerScaleFactor_1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_HwReg_layerScaleFactor_1_c_din),
    .if_full_n(HwReg_layerScaleFactor_1_c_full_n),
    .if_write(entry_proc_U0_HwReg_layerScaleFactor_1_c_write),
    .if_dout(HwReg_layerScaleFactor_1_c_dout),
    .if_num_data_valid(HwReg_layerScaleFactor_1_c_num_data_valid),
    .if_fifo_cap(HwReg_layerScaleFactor_1_c_fifo_cap),
    .if_empty_n(HwReg_layerScaleFactor_1_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_layerScaleFactor_1_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S srcLayer0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2MultiPixStream_U0_srcLayer0_din),
    .if_full_n(srcLayer0_full_n),
    .if_write(AXIvideo2MultiPixStream_U0_srcLayer0_write),
    .if_dout(srcLayer0_dout),
    .if_num_data_valid(srcLayer0_num_data_valid),
    .if_fifo_cap(srcLayer0_fifo_cap),
    .if_empty_n(srcLayer0_empty_n),
    .if_read(v_mix_420_to_422_false_U0_srcLayer0_read)
);

design_1_v_mix_0_0_fifo_w1_d2_S p_read_c48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2MultiPixStream_U0_p_read_c48_din),
    .if_full_n(p_read_c48_full_n),
    .if_write(AXIvideo2MultiPixStream_U0_p_read_c48_write),
    .if_dout(p_read_c48_dout),
    .if_num_data_valid(p_read_c48_num_data_valid),
    .if_fifo_cap(p_read_c48_fifo_cap),
    .if_empty_n(p_read_c48_empty_n),
    .if_read(v_mix_420_to_422_false_U0_layerEnableFlag_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S srcLayer0Yuv422_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_420_to_422_false_U0_srcLayer0Yuv422_din),
    .if_full_n(srcLayer0Yuv422_full_n),
    .if_write(v_mix_420_to_422_false_U0_srcLayer0Yuv422_write),
    .if_dout(srcLayer0Yuv422_dout),
    .if_num_data_valid(srcLayer0Yuv422_num_data_valid),
    .if_fifo_cap(srcLayer0Yuv422_fifo_cap),
    .if_empty_n(srcLayer0Yuv422_empty_n),
    .if_read(v_mix_422_to_444_false_U0_srcLayer0Yuv422_read)
);

design_1_v_mix_0_0_fifo_w1_d2_S p_read_c47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_420_to_422_false_U0_p_read_c47_din),
    .if_full_n(p_read_c47_full_n),
    .if_write(v_mix_420_to_422_false_U0_p_read_c47_write),
    .if_dout(p_read_c47_dout),
    .if_num_data_valid(p_read_c47_num_data_valid),
    .if_fifo_cap(p_read_c47_fifo_cap),
    .if_empty_n(p_read_c47_empty_n),
    .if_read(v_mix_422_to_444_false_U0_layerEnableFlag_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S srcLayer0Yuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_422_to_444_false_U0_srcLayer0Yuv_din),
    .if_full_n(srcLayer0Yuv_full_n),
    .if_write(v_mix_422_to_444_false_U0_srcLayer0Yuv_write),
    .if_dout(srcLayer0Yuv_dout),
    .if_num_data_valid(srcLayer0Yuv_num_data_valid),
    .if_fifo_cap(srcLayer0Yuv_fifo_cap),
    .if_empty_n(srcLayer0Yuv_empty_n),
    .if_read(v_mix_yuv2rgb_false_U0_srcLayer0Yuv_read)
);

design_1_v_mix_0_0_fifo_w1_d2_S p_read_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_422_to_444_false_U0_p_read_c_din),
    .if_full_n(p_read_c_full_n),
    .if_write(v_mix_422_to_444_false_U0_p_read_c_write),
    .if_dout(p_read_c_dout),
    .if_num_data_valid(p_read_c_num_data_valid),
    .if_fifo_cap(p_read_c_fifo_cap),
    .if_empty_n(p_read_c_empty_n),
    .if_read(v_mix_yuv2rgb_false_U0_layerEnableFlag_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S outLayer0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_yuv2rgb_false_U0_outLayer0_din),
    .if_full_n(outLayer0_full_n),
    .if_write(v_mix_yuv2rgb_false_U0_outLayer0_write),
    .if_dout(outLayer0_dout),
    .if_num_data_valid(outLayer0_num_data_valid),
    .if_fifo_cap(outLayer0_fifo_cap),
    .if_empty_n(outLayer0_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_outLayer0_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S srcLayer1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideoAlpha2MultiPixStream_U0_srcLayer1_din),
    .if_full_n(srcLayer1_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_srcLayer1_write),
    .if_dout(srcLayer1_dout),
    .if_num_data_valid(srcLayer1_num_data_valid),
    .if_fifo_cap(srcLayer1_fifo_cap),
    .if_empty_n(srcLayer1_empty_n),
    .if_read(v_mix_420_to_422_false_1_U0_srcLayer1_read)
);

design_1_v_mix_0_0_fifo_w8_d16_S srcLayer1Alpha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideoAlpha2MultiPixStream_U0_srcLayer1Alpha_din),
    .if_full_n(srcLayer1Alpha_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_srcLayer1Alpha_write),
    .if_dout(srcLayer1Alpha_dout),
    .if_num_data_valid(srcLayer1Alpha_num_data_valid),
    .if_fifo_cap(srcLayer1Alpha_fifo_cap),
    .if_empty_n(srcLayer1Alpha_empty_n),
    .if_read(v_mix_upsample_alpha_false_U0_srcLayer1Alpha_read)
);

design_1_v_mix_0_0_fifo_w1_d2_S p_read1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideoAlpha2MultiPixStream_U0_p_read1_c_din),
    .if_full_n(p_read1_c_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_p_read1_c_write),
    .if_dout(p_read1_c_dout),
    .if_num_data_valid(p_read1_c_num_data_valid),
    .if_fifo_cap(p_read1_c_fifo_cap),
    .if_empty_n(p_read1_c_empty_n),
    .if_read(v_mix_upsample_alpha_false_U0_p_read1_read)
);

design_1_v_mix_0_0_fifo_w1_d2_S p_read1_c52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideoAlpha2MultiPixStream_U0_p_read1_c52_din),
    .if_full_n(p_read1_c52_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_p_read1_c52_write),
    .if_dout(p_read1_c52_dout),
    .if_num_data_valid(p_read1_c52_num_data_valid),
    .if_fifo_cap(p_read1_c52_fifo_cap),
    .if_empty_n(p_read1_c52_empty_n),
    .if_read(v_mix_420_to_422_false_1_U0_p_read1_read)
);

design_1_v_mix_0_0_fifo_w16_d2_S HwReg_layerWidth_1_c53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c53_din),
    .if_full_n(HwReg_layerWidth_1_c53_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c53_write),
    .if_dout(HwReg_layerWidth_1_c53_dout),
    .if_num_data_valid(HwReg_layerWidth_1_c53_num_data_valid),
    .if_fifo_cap(HwReg_layerWidth_1_c53_fifo_cap),
    .if_empty_n(HwReg_layerWidth_1_c53_empty_n),
    .if_read(v_mix_upsample_alpha_false_U0_HwReg_layerWidth_1_read)
);

design_1_v_mix_0_0_fifo_w16_d2_S HwReg_layerWidth_1_c57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c57_din),
    .if_full_n(HwReg_layerWidth_1_c57_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerWidth_1_c57_write),
    .if_dout(HwReg_layerWidth_1_c57_dout),
    .if_num_data_valid(HwReg_layerWidth_1_c57_num_data_valid),
    .if_fifo_cap(HwReg_layerWidth_1_c57_fifo_cap),
    .if_empty_n(HwReg_layerWidth_1_c57_empty_n),
    .if_read(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_read)
);

design_1_v_mix_0_0_fifo_w16_d2_S HwReg_layerHeight_1_c58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c58_din),
    .if_full_n(HwReg_layerHeight_1_c58_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c58_write),
    .if_dout(HwReg_layerHeight_1_c58_dout),
    .if_num_data_valid(HwReg_layerHeight_1_c58_num_data_valid),
    .if_fifo_cap(HwReg_layerHeight_1_c58_fifo_cap),
    .if_empty_n(HwReg_layerHeight_1_c58_empty_n),
    .if_read(v_mix_upsample_alpha_false_U0_HwReg_layerHeight_1_read)
);

design_1_v_mix_0_0_fifo_w16_d2_S HwReg_layerHeight_1_c62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c62_din),
    .if_full_n(HwReg_layerHeight_1_c62_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_HwReg_layerHeight_1_c62_write),
    .if_dout(HwReg_layerHeight_1_c62_dout),
    .if_num_data_valid(HwReg_layerHeight_1_c62_num_data_valid),
    .if_fifo_cap(HwReg_layerHeight_1_c62_fifo_cap),
    .if_empty_n(HwReg_layerHeight_1_c62_empty_n),
    .if_read(v_mix_420_to_422_false_1_U0_HwReg_layerHeight_1_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S srcLayer1Yuv422_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_420_to_422_false_1_U0_srcLayer1Yuv422_din),
    .if_full_n(srcLayer1Yuv422_full_n),
    .if_write(v_mix_420_to_422_false_1_U0_srcLayer1Yuv422_write),
    .if_dout(srcLayer1Yuv422_dout),
    .if_num_data_valid(srcLayer1Yuv422_num_data_valid),
    .if_fifo_cap(srcLayer1Yuv422_fifo_cap),
    .if_empty_n(srcLayer1Yuv422_empty_n),
    .if_read(v_mix_422_to_444_false_2_U0_srcLayer1Yuv422_read)
);

design_1_v_mix_0_0_fifo_w1_d2_S p_read1_c51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_420_to_422_false_1_U0_p_read1_c51_din),
    .if_full_n(p_read1_c51_full_n),
    .if_write(v_mix_420_to_422_false_1_U0_p_read1_c51_write),
    .if_dout(p_read1_c51_dout),
    .if_num_data_valid(p_read1_c51_num_data_valid),
    .if_fifo_cap(p_read1_c51_fifo_cap),
    .if_empty_n(p_read1_c51_empty_n),
    .if_read(v_mix_422_to_444_false_2_U0_p_read1_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_layerWidth_1_c56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_c56_din),
    .if_full_n(HwReg_layerWidth_1_c56_full_n),
    .if_write(v_mix_420_to_422_false_1_U0_HwReg_layerWidth_1_c56_write),
    .if_dout(HwReg_layerWidth_1_c56_dout),
    .if_num_data_valid(HwReg_layerWidth_1_c56_num_data_valid),
    .if_fifo_cap(HwReg_layerWidth_1_c56_fifo_cap),
    .if_empty_n(HwReg_layerWidth_1_c56_empty_n),
    .if_read(v_mix_422_to_444_false_2_U0_HwReg_layerWidth_1_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_layerHeight_1_c61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_420_to_422_false_1_U0_HwReg_layerHeight_1_c61_din),
    .if_full_n(HwReg_layerHeight_1_c61_full_n),
    .if_write(v_mix_420_to_422_false_1_U0_HwReg_layerHeight_1_c61_write),
    .if_dout(HwReg_layerHeight_1_c61_dout),
    .if_num_data_valid(HwReg_layerHeight_1_c61_num_data_valid),
    .if_fifo_cap(HwReg_layerHeight_1_c61_fifo_cap),
    .if_empty_n(HwReg_layerHeight_1_c61_empty_n),
    .if_read(v_mix_422_to_444_false_2_U0_HwReg_layerHeight_1_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S srcLayer1Yuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_422_to_444_false_2_U0_srcLayer1Yuv_din),
    .if_full_n(srcLayer1Yuv_full_n),
    .if_write(v_mix_422_to_444_false_2_U0_srcLayer1Yuv_write),
    .if_dout(srcLayer1Yuv_dout),
    .if_num_data_valid(srcLayer1Yuv_num_data_valid),
    .if_fifo_cap(srcLayer1Yuv_fifo_cap),
    .if_empty_n(srcLayer1Yuv_empty_n),
    .if_read(v_mix_yuv2rgb_false_3_U0_srcLayer1Yuv_read)
);

design_1_v_mix_0_0_fifo_w1_d2_S p_read1_c50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_422_to_444_false_2_U0_p_read1_c50_din),
    .if_full_n(p_read1_c50_full_n),
    .if_write(v_mix_422_to_444_false_2_U0_p_read1_c50_write),
    .if_dout(p_read1_c50_dout),
    .if_num_data_valid(p_read1_c50_num_data_valid),
    .if_fifo_cap(p_read1_c50_fifo_cap),
    .if_empty_n(p_read1_c50_empty_n),
    .if_read(v_mix_yuv2rgb_false_3_U0_p_read1_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_layerWidth_1_c55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_422_to_444_false_2_U0_HwReg_layerWidth_1_c55_din),
    .if_full_n(HwReg_layerWidth_1_c55_full_n),
    .if_write(v_mix_422_to_444_false_2_U0_HwReg_layerWidth_1_c55_write),
    .if_dout(HwReg_layerWidth_1_c55_dout),
    .if_num_data_valid(HwReg_layerWidth_1_c55_num_data_valid),
    .if_fifo_cap(HwReg_layerWidth_1_c55_fifo_cap),
    .if_empty_n(HwReg_layerWidth_1_c55_empty_n),
    .if_read(v_mix_yuv2rgb_false_3_U0_HwReg_layerWidth_1_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_layerHeight_1_c60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_422_to_444_false_2_U0_HwReg_layerHeight_1_c60_din),
    .if_full_n(HwReg_layerHeight_1_c60_full_n),
    .if_write(v_mix_422_to_444_false_2_U0_HwReg_layerHeight_1_c60_write),
    .if_dout(HwReg_layerHeight_1_c60_dout),
    .if_num_data_valid(HwReg_layerHeight_1_c60_num_data_valid),
    .if_fifo_cap(HwReg_layerHeight_1_c60_fifo_cap),
    .if_empty_n(HwReg_layerHeight_1_c60_empty_n),
    .if_read(v_mix_yuv2rgb_false_3_U0_HwReg_layerHeight_1_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S srcLayer1Rgb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_yuv2rgb_false_3_U0_srcLayer1Rgb_din),
    .if_full_n(srcLayer1Rgb_full_n),
    .if_write(v_mix_yuv2rgb_false_3_U0_srcLayer1Rgb_write),
    .if_dout(srcLayer1Rgb_dout),
    .if_num_data_valid(srcLayer1Rgb_num_data_valid),
    .if_fifo_cap(srcLayer1Rgb_fifo_cap),
    .if_empty_n(srcLayer1Rgb_empty_n),
    .if_read(v_mix_upsample_false_U0_srcLayer1Rgb_read)
);

design_1_v_mix_0_0_fifo_w1_d2_S p_read1_c49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_yuv2rgb_false_3_U0_p_read1_c49_din),
    .if_full_n(p_read1_c49_full_n),
    .if_write(v_mix_yuv2rgb_false_3_U0_p_read1_c49_write),
    .if_dout(p_read1_c49_dout),
    .if_num_data_valid(p_read1_c49_num_data_valid),
    .if_fifo_cap(p_read1_c49_fifo_cap),
    .if_empty_n(p_read1_c49_empty_n),
    .if_read(v_mix_upsample_false_U0_p_read1_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_layerWidth_1_c54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_yuv2rgb_false_3_U0_HwReg_layerWidth_1_c54_din),
    .if_full_n(HwReg_layerWidth_1_c54_full_n),
    .if_write(v_mix_yuv2rgb_false_3_U0_HwReg_layerWidth_1_c54_write),
    .if_dout(HwReg_layerWidth_1_c54_dout),
    .if_num_data_valid(HwReg_layerWidth_1_c54_num_data_valid),
    .if_fifo_cap(HwReg_layerWidth_1_c54_fifo_cap),
    .if_empty_n(HwReg_layerWidth_1_c54_empty_n),
    .if_read(v_mix_upsample_false_U0_HwReg_layerWidth_1_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_layerHeight_1_c59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_yuv2rgb_false_3_U0_HwReg_layerHeight_1_c59_din),
    .if_full_n(HwReg_layerHeight_1_c59_full_n),
    .if_write(v_mix_yuv2rgb_false_3_U0_HwReg_layerHeight_1_c59_write),
    .if_dout(HwReg_layerHeight_1_c59_dout),
    .if_num_data_valid(HwReg_layerHeight_1_c59_num_data_valid),
    .if_fifo_cap(HwReg_layerHeight_1_c59_fifo_cap),
    .if_empty_n(HwReg_layerHeight_1_c59_empty_n),
    .if_read(v_mix_upsample_false_U0_HwReg_layerHeight_1_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S srcLayer1x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_upsample_false_U0_srcLayer1x_din),
    .if_full_n(srcLayer1x_full_n),
    .if_write(v_mix_upsample_false_U0_srcLayer1x_write),
    .if_dout(srcLayer1x_dout),
    .if_num_data_valid(srcLayer1x_num_data_valid),
    .if_fifo_cap(srcLayer1x_fifo_cap),
    .if_empty_n(srcLayer1x_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_srcLayer1x_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_layerWidth_1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_upsample_false_U0_HwReg_layerWidth_1_c_din),
    .if_full_n(HwReg_layerWidth_1_c_full_n),
    .if_write(v_mix_upsample_false_U0_HwReg_layerWidth_1_c_write),
    .if_dout(HwReg_layerWidth_1_c_dout),
    .if_num_data_valid(HwReg_layerWidth_1_c_num_data_valid),
    .if_fifo_cap(HwReg_layerWidth_1_c_fifo_cap),
    .if_empty_n(HwReg_layerWidth_1_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_layerWidth_1_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_layerHeight_1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_din),
    .if_full_n(HwReg_layerHeight_1_c_full_n),
    .if_write(v_mix_upsample_false_U0_HwReg_layerHeight_1_c_write),
    .if_dout(HwReg_layerHeight_1_c_dout),
    .if_num_data_valid(HwReg_layerHeight_1_c_num_data_valid),
    .if_fifo_cap(HwReg_layerHeight_1_c_fifo_cap),
    .if_empty_n(HwReg_layerHeight_1_c_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_hwReg_layerHeight_1_read)
);

design_1_v_mix_0_0_fifo_w8_d16_S srcLayer1Alphax_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_upsample_alpha_false_U0_srcLayer1Alphax_din),
    .if_full_n(srcLayer1Alphax_full_n),
    .if_write(v_mix_upsample_alpha_false_U0_srcLayer1Alphax_write),
    .if_dout(srcLayer1Alphax_dout),
    .if_num_data_valid(srcLayer1Alphax_num_data_valid),
    .if_fifo_cap(srcLayer1Alphax_fifo_cap),
    .if_empty_n(srcLayer1Alphax_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_srcLayer1Alphax_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S outLayer1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_core_alpha_true_true_U0_outLayer1_din),
    .if_full_n(outLayer1_full_n),
    .if_write(v_mix_core_alpha_true_true_U0_outLayer1_write),
    .if_dout(outLayer1_dout),
    .if_num_data_valid(outLayer1_num_data_valid),
    .if_fifo_cap(outLayer1_fifo_cap),
    .if_empty_n(outLayer1_empty_n),
    .if_read(v_mix_rgb2yuv_false_U0_outLayer1_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_width_c41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_core_alpha_true_true_U0_HwReg_width_c41_din),
    .if_full_n(HwReg_width_c41_full_n),
    .if_write(v_mix_core_alpha_true_true_U0_HwReg_width_c41_write),
    .if_dout(HwReg_width_c41_dout),
    .if_num_data_valid(HwReg_width_c41_num_data_valid),
    .if_fifo_cap(HwReg_width_c41_fifo_cap),
    .if_empty_n(HwReg_width_c41_empty_n),
    .if_read(v_mix_rgb2yuv_false_U0_width_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_height_c45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_core_alpha_true_true_U0_HwReg_height_c45_din),
    .if_full_n(HwReg_height_c45_full_n),
    .if_write(v_mix_core_alpha_true_true_U0_HwReg_height_c45_write),
    .if_dout(HwReg_height_c45_dout),
    .if_num_data_valid(HwReg_height_c45_num_data_valid),
    .if_fifo_cap(HwReg_height_c45_fifo_cap),
    .if_empty_n(HwReg_height_c45_empty_n),
    .if_read(v_mix_rgb2yuv_false_U0_height_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S outYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_rgb2yuv_false_U0_outYuv_din),
    .if_full_n(outYuv_full_n),
    .if_write(v_mix_rgb2yuv_false_U0_outYuv_write),
    .if_dout(outYuv_dout),
    .if_num_data_valid(outYuv_num_data_valid),
    .if_fifo_cap(outYuv_fifo_cap),
    .if_empty_n(outYuv_empty_n),
    .if_read(v_mix_444_to_422_false_U0_outYuv_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_width_c40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_rgb2yuv_false_U0_HwReg_width_c40_din),
    .if_full_n(HwReg_width_c40_full_n),
    .if_write(v_mix_rgb2yuv_false_U0_HwReg_width_c40_write),
    .if_dout(HwReg_width_c40_dout),
    .if_num_data_valid(HwReg_width_c40_num_data_valid),
    .if_fifo_cap(HwReg_width_c40_fifo_cap),
    .if_empty_n(HwReg_width_c40_empty_n),
    .if_read(v_mix_444_to_422_false_U0_width_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_height_c44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_rgb2yuv_false_U0_HwReg_height_c44_din),
    .if_full_n(HwReg_height_c44_full_n),
    .if_write(v_mix_rgb2yuv_false_U0_HwReg_height_c44_write),
    .if_dout(HwReg_height_c44_dout),
    .if_num_data_valid(HwReg_height_c44_num_data_valid),
    .if_fifo_cap(HwReg_height_c44_fifo_cap),
    .if_empty_n(HwReg_height_c44_empty_n),
    .if_read(v_mix_444_to_422_false_U0_height_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S out422_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_444_to_422_false_U0_out422_din),
    .if_full_n(out422_full_n),
    .if_write(v_mix_444_to_422_false_U0_out422_write),
    .if_dout(out422_dout),
    .if_num_data_valid(out422_num_data_valid),
    .if_fifo_cap(out422_fifo_cap),
    .if_empty_n(out422_empty_n),
    .if_read(v_mix_422_to_420_false_U0_out422_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_width_c39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_444_to_422_false_U0_HwReg_width_c39_din),
    .if_full_n(HwReg_width_c39_full_n),
    .if_write(v_mix_444_to_422_false_U0_HwReg_width_c39_write),
    .if_dout(HwReg_width_c39_dout),
    .if_num_data_valid(HwReg_width_c39_num_data_valid),
    .if_fifo_cap(HwReg_width_c39_fifo_cap),
    .if_empty_n(HwReg_width_c39_empty_n),
    .if_read(v_mix_422_to_420_false_U0_width_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_height_c43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_444_to_422_false_U0_HwReg_height_c43_din),
    .if_full_n(HwReg_height_c43_full_n),
    .if_write(v_mix_444_to_422_false_U0_HwReg_height_c43_write),
    .if_dout(HwReg_height_c43_dout),
    .if_num_data_valid(HwReg_height_c43_num_data_valid),
    .if_fifo_cap(HwReg_height_c43_fifo_cap),
    .if_empty_n(HwReg_height_c43_empty_n),
    .if_read(v_mix_422_to_420_false_U0_height_read)
);

design_1_v_mix_0_0_fifo_w24_d2_S out420_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_422_to_420_false_U0_out420_din),
    .if_full_n(out420_full_n),
    .if_write(v_mix_422_to_420_false_U0_out420_write),
    .if_dout(out420_dout),
    .if_num_data_valid(out420_num_data_valid),
    .if_fifo_cap(out420_fifo_cap),
    .if_empty_n(out420_empty_n),
    .if_read(MultiPixStream2AXIvideo_U0_out420_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_width_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_422_to_420_false_U0_HwReg_width_c_din),
    .if_full_n(HwReg_width_c_full_n),
    .if_write(v_mix_422_to_420_false_U0_HwReg_width_c_write),
    .if_dout(HwReg_width_c_dout),
    .if_num_data_valid(HwReg_width_c_num_data_valid),
    .if_fifo_cap(HwReg_width_c_fifo_cap),
    .if_empty_n(HwReg_width_c_empty_n),
    .if_read(MultiPixStream2AXIvideo_U0_HwReg_width_read)
);

design_1_v_mix_0_0_fifo_w10_d2_S HwReg_height_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(v_mix_422_to_420_false_U0_HwReg_height_c_din),
    .if_full_n(HwReg_height_c_full_n),
    .if_write(v_mix_422_to_420_false_U0_HwReg_height_c_write),
    .if_dout(HwReg_height_c_dout),
    .if_num_data_valid(HwReg_height_c_num_data_valid),
    .if_fifo_cap(HwReg_height_c_fifo_cap),
    .if_empty_n(HwReg_height_c_empty_n),
    .if_read(MultiPixStream2AXIvideo_U0_HwReg_height_read)
);

design_1_v_mix_0_0_start_for_v_mix_core_alpha_true_true_U0 start_for_v_mix_core_alpha_true_true_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_core_alpha_true_true_U0_din),
    .if_full_n(start_for_v_mix_core_alpha_true_true_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_v_mix_core_alpha_true_true_U0_dout),
    .if_empty_n(start_for_v_mix_core_alpha_true_true_U0_empty_n),
    .if_read(v_mix_core_alpha_true_true_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 start_for_v_mix_420_to_422_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_420_to_422_false_U0_din),
    .if_full_n(start_for_v_mix_420_to_422_false_U0_full_n),
    .if_write(AXIvideo2MultiPixStream_U0_start_write),
    .if_dout(start_for_v_mix_420_to_422_false_U0_dout),
    .if_empty_n(start_for_v_mix_420_to_422_false_U0_empty_n),
    .if_read(v_mix_420_to_422_false_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 start_for_v_mix_422_to_444_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_422_to_444_false_U0_din),
    .if_full_n(start_for_v_mix_422_to_444_false_U0_full_n),
    .if_write(v_mix_420_to_422_false_U0_start_write),
    .if_dout(start_for_v_mix_422_to_444_false_U0_dout),
    .if_empty_n(start_for_v_mix_422_to_444_false_U0_empty_n),
    .if_read(v_mix_422_to_444_false_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 start_for_v_mix_yuv2rgb_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_yuv2rgb_false_U0_din),
    .if_full_n(start_for_v_mix_yuv2rgb_false_U0_full_n),
    .if_write(v_mix_422_to_444_false_U0_start_write),
    .if_dout(start_for_v_mix_yuv2rgb_false_U0_dout),
    .if_empty_n(start_for_v_mix_yuv2rgb_false_U0_empty_n),
    .if_read(v_mix_yuv2rgb_false_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_420_to_422_false_1_U0 start_for_v_mix_420_to_422_false_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_420_to_422_false_1_U0_din),
    .if_full_n(start_for_v_mix_420_to_422_false_1_U0_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_start_write),
    .if_dout(start_for_v_mix_420_to_422_false_1_U0_dout),
    .if_empty_n(start_for_v_mix_420_to_422_false_1_U0_empty_n),
    .if_read(v_mix_420_to_422_false_1_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_upsample_alpha_false_U0 start_for_v_mix_upsample_alpha_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_upsample_alpha_false_U0_din),
    .if_full_n(start_for_v_mix_upsample_alpha_false_U0_full_n),
    .if_write(AXIvideoAlpha2MultiPixStream_U0_start_write),
    .if_dout(start_for_v_mix_upsample_alpha_false_U0_dout),
    .if_empty_n(start_for_v_mix_upsample_alpha_false_U0_empty_n),
    .if_read(v_mix_upsample_alpha_false_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_422_to_444_false_2_U0 start_for_v_mix_422_to_444_false_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_422_to_444_false_2_U0_din),
    .if_full_n(start_for_v_mix_422_to_444_false_2_U0_full_n),
    .if_write(v_mix_420_to_422_false_1_U0_start_write),
    .if_dout(start_for_v_mix_422_to_444_false_2_U0_dout),
    .if_empty_n(start_for_v_mix_422_to_444_false_2_U0_empty_n),
    .if_read(v_mix_422_to_444_false_2_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_yuv2rgb_false_3_U0 start_for_v_mix_yuv2rgb_false_3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_yuv2rgb_false_3_U0_din),
    .if_full_n(start_for_v_mix_yuv2rgb_false_3_U0_full_n),
    .if_write(v_mix_422_to_444_false_2_U0_start_write),
    .if_dout(start_for_v_mix_yuv2rgb_false_3_U0_dout),
    .if_empty_n(start_for_v_mix_yuv2rgb_false_3_U0_empty_n),
    .if_read(v_mix_yuv2rgb_false_3_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_upsample_false_U0 start_for_v_mix_upsample_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_upsample_false_U0_din),
    .if_full_n(start_for_v_mix_upsample_false_U0_full_n),
    .if_write(v_mix_yuv2rgb_false_3_U0_start_write),
    .if_dout(start_for_v_mix_upsample_false_U0_dout),
    .if_empty_n(start_for_v_mix_upsample_false_U0_empty_n),
    .if_read(v_mix_upsample_false_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 start_for_v_mix_rgb2yuv_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_rgb2yuv_false_U0_din),
    .if_full_n(start_for_v_mix_rgb2yuv_false_U0_full_n),
    .if_write(v_mix_core_alpha_true_true_U0_start_write),
    .if_dout(start_for_v_mix_rgb2yuv_false_U0_dout),
    .if_empty_n(start_for_v_mix_rgb2yuv_false_U0_empty_n),
    .if_read(v_mix_rgb2yuv_false_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 start_for_v_mix_444_to_422_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_444_to_422_false_U0_din),
    .if_full_n(start_for_v_mix_444_to_422_false_U0_full_n),
    .if_write(v_mix_rgb2yuv_false_U0_start_write),
    .if_dout(start_for_v_mix_444_to_422_false_U0_dout),
    .if_empty_n(start_for_v_mix_444_to_422_false_U0_empty_n),
    .if_read(v_mix_444_to_422_false_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 start_for_v_mix_422_to_420_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_v_mix_422_to_420_false_U0_din),
    .if_full_n(start_for_v_mix_422_to_420_false_U0_full_n),
    .if_write(v_mix_444_to_422_false_U0_start_write),
    .if_dout(start_for_v_mix_422_to_420_false_U0_dout),
    .if_empty_n(start_for_v_mix_422_to_420_false_U0_empty_n),
    .if_read(v_mix_422_to_420_false_U0_ap_ready)
);

design_1_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_MultiPixStream2AXIvideo_U0_din),
    .if_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
    .if_write(v_mix_422_to_420_false_U0_start_write),
    .if_dout(start_for_MultiPixStream2AXIvideo_U0_dout),
    .if_empty_n(start_for_MultiPixStream2AXIvideo_U0_empty_n),
    .if_read(MultiPixStream2AXIvideo_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready <= ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready <= ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

assign AXIvideo2MultiPixStream_U0_ap_continue = 1'b1;

assign AXIvideo2MultiPixStream_U0_ap_start = ((ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready ^ 1'b1) & ap_start);

assign AXIvideoAlpha2MultiPixStream_U0_ap_continue = 1'b1;

assign AXIvideoAlpha2MultiPixStream_U0_ap_start = ((ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready ^ 1'b1) & ap_start);

assign AXIvideoAlpha2MultiPixStream_U0_start_full_n = (start_for_v_mix_upsample_alpha_false_U0_full_n & start_for_v_mix_420_to_422_false_1_U0_full_n);

assign MultiPixStream2AXIvideo_U0_ap_continue = ap_continue;

assign MultiPixStream2AXIvideo_U0_ap_start = start_for_MultiPixStream2AXIvideo_U0_empty_n;

assign ap_done = MultiPixStream2AXIvideo_U0_ap_done;

assign ap_idle = (v_mix_yuv2rgb_false_U0_ap_idle & v_mix_yuv2rgb_false_3_U0_ap_idle & v_mix_upsample_false_U0_ap_idle & v_mix_upsample_alpha_false_U0_ap_idle & v_mix_rgb2yuv_false_U0_ap_idle & v_mix_core_alpha_true_true_U0_ap_idle & v_mix_444_to_422_false_U0_ap_idle & v_mix_422_to_444_false_U0_ap_idle & v_mix_422_to_444_false_2_U0_ap_idle & v_mix_422_to_420_false_U0_ap_idle & v_mix_420_to_422_false_U0_ap_idle & v_mix_420_to_422_false_1_U0_ap_idle & entry_proc_U0_ap_idle & MultiPixStream2AXIvideo_U0_ap_idle & AXIvideoAlpha2MultiPixStream_U0_ap_idle & AXIvideo2MultiPixStream_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_AXIvideo2MultiPixStream_U0_ap_ready = (ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready | AXIvideo2MultiPixStream_U0_ap_ready);

assign ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready = (ap_sync_reg_AXIvideoAlpha2MultiPixStream_U0_ap_ready | AXIvideoAlpha2MultiPixStream_U0_ap_ready);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_entry_proc_U0_ap_ready & ap_sync_AXIvideoAlpha2MultiPixStream_U0_ap_ready & ap_sync_AXIvideo2MultiPixStream_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign m_axis_video_TDATA = MultiPixStream2AXIvideo_U0_m_axis_video_TDATA;

assign m_axis_video_TDEST = MultiPixStream2AXIvideo_U0_m_axis_video_TDEST;

assign m_axis_video_TID = MultiPixStream2AXIvideo_U0_m_axis_video_TID;

assign m_axis_video_TKEEP = MultiPixStream2AXIvideo_U0_m_axis_video_TKEEP;

assign m_axis_video_TLAST = MultiPixStream2AXIvideo_U0_m_axis_video_TLAST;

assign m_axis_video_TSTRB = MultiPixStream2AXIvideo_U0_m_axis_video_TSTRB;

assign m_axis_video_TUSER = MultiPixStream2AXIvideo_U0_m_axis_video_TUSER;

assign m_axis_video_TVALID = MultiPixStream2AXIvideo_U0_m_axis_video_TVALID;

assign s_axis_video1_TREADY = AXIvideoAlpha2MultiPixStream_U0_s_axis_video1_TREADY;

assign s_axis_video_TREADY = AXIvideo2MultiPixStream_U0_s_axis_video_TREADY;

assign start_for_MultiPixStream2AXIvideo_U0_din = 1'b1;

assign start_for_v_mix_420_to_422_false_1_U0_din = 1'b1;

assign start_for_v_mix_420_to_422_false_U0_din = 1'b1;

assign start_for_v_mix_422_to_420_false_U0_din = 1'b1;

assign start_for_v_mix_422_to_444_false_2_U0_din = 1'b1;

assign start_for_v_mix_422_to_444_false_U0_din = 1'b1;

assign start_for_v_mix_444_to_422_false_U0_din = 1'b1;

assign start_for_v_mix_core_alpha_true_true_U0_din = 1'b1;

assign start_for_v_mix_rgb2yuv_false_U0_din = 1'b1;

assign start_for_v_mix_upsample_alpha_false_U0_din = 1'b1;

assign start_for_v_mix_upsample_false_U0_din = 1'b1;

assign start_for_v_mix_yuv2rgb_false_3_U0_din = 1'b1;

assign start_for_v_mix_yuv2rgb_false_U0_din = 1'b1;

assign v_mix_420_to_422_false_1_U0_ap_continue = 1'b1;

assign v_mix_420_to_422_false_1_U0_ap_start = start_for_v_mix_420_to_422_false_1_U0_empty_n;

assign v_mix_420_to_422_false_U0_ap_continue = 1'b1;

assign v_mix_420_to_422_false_U0_ap_start = start_for_v_mix_420_to_422_false_U0_empty_n;

assign v_mix_422_to_420_false_U0_ap_continue = 1'b1;

assign v_mix_422_to_420_false_U0_ap_start = start_for_v_mix_422_to_420_false_U0_empty_n;

assign v_mix_422_to_444_false_2_U0_ap_continue = 1'b1;

assign v_mix_422_to_444_false_2_U0_ap_start = start_for_v_mix_422_to_444_false_2_U0_empty_n;

assign v_mix_422_to_444_false_U0_ap_continue = 1'b1;

assign v_mix_422_to_444_false_U0_ap_start = start_for_v_mix_422_to_444_false_U0_empty_n;

assign v_mix_444_to_422_false_U0_ap_continue = 1'b1;

assign v_mix_444_to_422_false_U0_ap_start = start_for_v_mix_444_to_422_false_U0_empty_n;

assign v_mix_core_alpha_true_true_U0_ap_continue = 1'b1;

assign v_mix_core_alpha_true_true_U0_ap_start = start_for_v_mix_core_alpha_true_true_U0_empty_n;

assign v_mix_rgb2yuv_false_U0_ap_continue = 1'b1;

assign v_mix_rgb2yuv_false_U0_ap_start = start_for_v_mix_rgb2yuv_false_U0_empty_n;

assign v_mix_upsample_alpha_false_U0_ap_continue = 1'b1;

assign v_mix_upsample_alpha_false_U0_ap_start = start_for_v_mix_upsample_alpha_false_U0_empty_n;

assign v_mix_upsample_false_U0_ap_continue = 1'b1;

assign v_mix_upsample_false_U0_ap_start = start_for_v_mix_upsample_false_U0_empty_n;

assign v_mix_yuv2rgb_false_3_U0_ap_continue = 1'b1;

assign v_mix_yuv2rgb_false_3_U0_ap_start = start_for_v_mix_yuv2rgb_false_3_U0_empty_n;

assign v_mix_yuv2rgb_false_U0_ap_continue = 1'b1;

assign v_mix_yuv2rgb_false_U0_ap_start = start_for_v_mix_yuv2rgb_false_U0_empty_n;

endmodule //design_1_v_mix_0_0_VMixHlsDataFlowFunction
