// Seed: 4114357613
macromodule module_0 (
    output tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9,
    output wor id_10
);
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wire id_2,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input supply1 id_7
);
  wire id_9;
  wor  id_10;
  assign #(1'b0) id_10 = 1;
  module_0(
      id_6, id_6, id_3, id_1, id_4, id_5, id_1, id_3, id_1, id_1, id_3
  );
endmodule
