PPA Report for parity_check_async_rst.v (Module: parity_check_async_rst)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 8
IO Count: 13
Cell Count: 51

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1145.48 MHz
Reg-to-Reg Critical Path Delay: 0.735 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
