###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Wed Mar 19 01:14:04 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[96]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[96] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.973
= Slack Time                   -0.173
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.368
     = Beginpoint Arrival Time       0.368
     +-------------------------------------------------------------------------------+ 
     |      Instance      |       Arc        |   Cell   | Delay | Arrival | Required | 
     |                    |                  |          |       |  Time   |   Time   | 
     |--------------------+------------------+----------+-------+---------+----------| 
     | psum_mem_instance  | CLK ^            |          |       |   0.368 |    0.196 | 
     | psum_mem_instance  | CLK ^ -> Q[96] ^ | sram_w16 | 0.502 |   0.871 |    0.698 | 
     | FE_OFC2009_out_96_ | I ^ -> Z ^       | BUFFD8   | 0.101 |   0.972 |    0.799 | 
     |                    | out[96] ^        |          | 0.001 |   0.973 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[20]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[20] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.944
= Slack Time                   -0.144
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.368
     = Beginpoint Arrival Time       0.368
     +-------------------------------------------------------------------------------+ 
     |      Instance      |       Arc        |   Cell   | Delay | Arrival | Required | 
     |                    |                  |          |       |  Time   |   Time   | 
     |--------------------+------------------+----------+-------+---------+----------| 
     | psum_mem_instance  | CLK ^            |          |       |   0.368 |    0.224 | 
     | psum_mem_instance  | CLK ^ -> Q[20] ^ | sram_w16 | 0.471 |   0.839 |    0.695 | 
     | FE_OFC1972_out_20_ | I ^ -> Z ^       | BUFFD12  | 0.097 |   0.936 |    0.792 | 
     |                    | out[20] ^        |          | 0.008 |   0.944 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[19]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[19] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.943
= Slack Time                   -0.143
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.368
     = Beginpoint Arrival Time       0.368
     +-------------------------------------------------------------------------------+ 
     |      Instance      |       Arc        |   Cell   | Delay | Arrival | Required | 
     |                    |                  |          |       |  Time   |   Time   | 
     |--------------------+------------------+----------+-------+---------+----------| 
     | psum_mem_instance  | CLK ^            |          |       |   0.368 |    0.225 | 
     | psum_mem_instance  | CLK ^ -> Q[19] ^ | sram_w16 | 0.469 |   0.838 |    0.695 | 
     | FE_OFC1971_out_19_ | I ^ -> Z ^       | BUFFD12  | 0.096 |   0.934 |    0.791 | 
     |                    | out[19] ^        |          | 0.009 |   0.943 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[13]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[13] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.939
= Slack Time                   -0.139
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.368
     = Beginpoint Arrival Time       0.368
     +-------------------------------------------------------------------------------+ 
     |      Instance      |       Arc        |   Cell   | Delay | Arrival | Required | 
     |                    |                  |          |       |  Time   |   Time   | 
     |--------------------+------------------+----------+-------+---------+----------| 
     | psum_mem_instance  | CLK ^            |          |       |   0.368 |    0.229 | 
     | psum_mem_instance  | CLK ^ -> Q[13] ^ | sram_w16 | 0.464 |   0.833 |    0.694 | 
     | FE_OFC1963_out_13_ | I ^ -> Z ^       | BUFFD12  | 0.097 |   0.930 |    0.791 | 
     |                    | out[13] ^        |          | 0.009 |   0.939 |    0.800 | 
     +-------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[15]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[15] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  0.937
= Slack Time                   -0.137
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.368
     = Beginpoint Arrival Time       0.368
     +-------------------------------------------------------------------------------+ 
     |      Instance      |       Arc        |   Cell   | Delay | Arrival | Required | 
     |                    |                  |          |       |  Time   |   Time   | 
     |--------------------+------------------+----------+-------+---------+----------| 
     | psum_mem_instance  | CLK ^            |          |       |   0.368 |    0.232 | 
     | psum_mem_instance  | CLK ^ -> Q[15] ^ | sram_w16 | 0.462 |   0.831 |    0.694 | 
     | FE_OFC1967_out_15_ | I ^ -> Z ^       | BUFFD12  | 0.097 |   0.928 |    0.791 | 
     |                    | out[15] ^        |          | 0.009 |   0.937 |    0.800 | 
     +-------------------------------------------------------------------------------+ 

