#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1edd100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ed0d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1ede4c0 .functor NOT 1, L_0x1f1dda0, C4<0>, C4<0>, C4<0>;
L_0x1f1dbd0 .functor XOR 298, L_0x1f1d970, L_0x1f1db30, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f1dce0 .functor XOR 298, L_0x1f1dbd0, L_0x1f1dc40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1f1af60_0 .net *"_ivl_10", 297 0, L_0x1f1dc40;  1 drivers
v0x1f1b060_0 .net *"_ivl_12", 297 0, L_0x1f1dce0;  1 drivers
v0x1f1b140_0 .net *"_ivl_2", 297 0, L_0x1f1d8d0;  1 drivers
v0x1f1b200_0 .net *"_ivl_4", 297 0, L_0x1f1d970;  1 drivers
v0x1f1b2e0_0 .net *"_ivl_6", 297 0, L_0x1f1db30;  1 drivers
v0x1f1b410_0 .net *"_ivl_8", 297 0, L_0x1f1dbd0;  1 drivers
v0x1f1b4f0_0 .var "clk", 0 0;
v0x1f1b590_0 .net "in", 99 0, v0x1f19c80_0;  1 drivers
v0x1f1b630_0 .net "out_any_dut", 99 1, L_0x1f1d160;  1 drivers
v0x1f1b780_0 .net "out_any_ref", 99 1, L_0x1f1c580;  1 drivers
v0x1f1b850_0 .net "out_both_dut", 98 0, L_0x1f1cd30;  1 drivers
v0x1f1b920_0 .net "out_both_ref", 98 0, L_0x1f1c170;  1 drivers
v0x1f1b9f0_0 .net "out_different_dut", 99 0, L_0x1f1d7c0;  1 drivers
v0x1f1bac0_0 .net "out_different_ref", 99 0, L_0x1f1cae0;  1 drivers
v0x1f1bb90_0 .var/2u "stats1", 287 0;
v0x1f1bc50_0 .var/2u "strobe", 0 0;
v0x1f1bd10_0 .net "tb_match", 0 0, L_0x1f1dda0;  1 drivers
v0x1f1bde0_0 .net "tb_mismatch", 0 0, L_0x1ede4c0;  1 drivers
E_0x1ee3ff0/0 .event negedge, v0x1f19ba0_0;
E_0x1ee3ff0/1 .event posedge, v0x1f19ba0_0;
E_0x1ee3ff0 .event/or E_0x1ee3ff0/0, E_0x1ee3ff0/1;
L_0x1f1d8d0 .concat [ 100 99 99 0], L_0x1f1cae0, L_0x1f1c580, L_0x1f1c170;
L_0x1f1d970 .concat [ 100 99 99 0], L_0x1f1cae0, L_0x1f1c580, L_0x1f1c170;
L_0x1f1db30 .concat [ 100 99 99 0], L_0x1f1d7c0, L_0x1f1d160, L_0x1f1cd30;
L_0x1f1dc40 .concat [ 100 99 99 0], L_0x1f1cae0, L_0x1f1c580, L_0x1f1c170;
L_0x1f1dda0 .cmp/eeq 298, L_0x1f1d8d0, L_0x1f1dce0;
S_0x1ed0aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1ed0d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1f1c0b0 .functor AND 100, v0x1f19c80_0, L_0x1f1bf70, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1f1c4c0 .functor OR 100, v0x1f19c80_0, L_0x1f1c380, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f1cae0 .functor XOR 100, v0x1f19c80_0, L_0x1f1c9a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1eeace0_0 .net *"_ivl_1", 98 0, L_0x1f1bed0;  1 drivers
v0x1f18c10_0 .net *"_ivl_11", 98 0, L_0x1f1c2b0;  1 drivers
v0x1f18cf0_0 .net *"_ivl_12", 99 0, L_0x1f1c380;  1 drivers
L_0x7ff158696060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f18db0_0 .net *"_ivl_15", 0 0, L_0x7ff158696060;  1 drivers
v0x1f18e90_0 .net *"_ivl_16", 99 0, L_0x1f1c4c0;  1 drivers
v0x1f18fc0_0 .net *"_ivl_2", 99 0, L_0x1f1bf70;  1 drivers
v0x1f190a0_0 .net *"_ivl_21", 0 0, L_0x1f1c700;  1 drivers
v0x1f19180_0 .net *"_ivl_23", 98 0, L_0x1f1c8b0;  1 drivers
v0x1f19260_0 .net *"_ivl_24", 99 0, L_0x1f1c9a0;  1 drivers
L_0x7ff158696018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f193d0_0 .net *"_ivl_5", 0 0, L_0x7ff158696018;  1 drivers
v0x1f194b0_0 .net *"_ivl_6", 99 0, L_0x1f1c0b0;  1 drivers
v0x1f19590_0 .net "in", 99 0, v0x1f19c80_0;  alias, 1 drivers
v0x1f19670_0 .net "out_any", 99 1, L_0x1f1c580;  alias, 1 drivers
v0x1f19750_0 .net "out_both", 98 0, L_0x1f1c170;  alias, 1 drivers
v0x1f19830_0 .net "out_different", 99 0, L_0x1f1cae0;  alias, 1 drivers
L_0x1f1bed0 .part v0x1f19c80_0, 1, 99;
L_0x1f1bf70 .concat [ 99 1 0 0], L_0x1f1bed0, L_0x7ff158696018;
L_0x1f1c170 .part L_0x1f1c0b0, 0, 99;
L_0x1f1c2b0 .part v0x1f19c80_0, 1, 99;
L_0x1f1c380 .concat [ 99 1 0 0], L_0x1f1c2b0, L_0x7ff158696060;
L_0x1f1c580 .part L_0x1f1c4c0, 0, 99;
L_0x1f1c700 .part v0x1f19c80_0, 0, 1;
L_0x1f1c8b0 .part v0x1f19c80_0, 1, 99;
L_0x1f1c9a0 .concat [ 99 1 0 0], L_0x1f1c8b0, L_0x1f1c700;
S_0x1f19990 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1ed0d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1f19ba0_0 .net "clk", 0 0, v0x1f1b4f0_0;  1 drivers
v0x1f19c80_0 .var "in", 99 0;
v0x1f19d40_0 .net "tb_match", 0 0, L_0x1f1dda0;  alias, 1 drivers
E_0x1ee3b70 .event posedge, v0x1f19ba0_0;
E_0x1ee4480 .event negedge, v0x1f19ba0_0;
S_0x1f19e40 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1ed0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1f1cd30 .functor AND 99, L_0x1f1cbf0, L_0x1f1cc90, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1f1d0a0 .functor OR 100, v0x1f19c80_0, L_0x1f1cf30, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1f1d7c0 .functor XOR 100, v0x1f19c80_0, L_0x1f1d380, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1f1a0b0_0 .net *"_ivl_1", 98 0, L_0x1f1cbf0;  1 drivers
L_0x7ff1586960a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f1a170_0 .net *"_ivl_11", 1 0, L_0x7ff1586960a8;  1 drivers
v0x1f1a250_0 .net *"_ivl_12", 99 0, L_0x1f1d0a0;  1 drivers
v0x1f1a340_0 .net *"_ivl_19", 0 0, L_0x1f1d2a0;  1 drivers
v0x1f1a420_0 .net *"_ivl_24", 98 0, L_0x1f1d470;  1 drivers
v0x1f1a550_0 .net *"_ivl_3", 98 0, L_0x1f1cc90;  1 drivers
v0x1f1a630_0 .net *"_ivl_7", 97 0, L_0x1f1ce90;  1 drivers
v0x1f1a710_0 .net *"_ivl_8", 99 0, L_0x1f1cf30;  1 drivers
v0x1f1a7f0_0 .net "in", 99 0, v0x1f19c80_0;  alias, 1 drivers
v0x1f1a940_0 .net "in_shifted", 99 0, L_0x1f1d380;  1 drivers
v0x1f1aa20_0 .net "out_any", 99 1, L_0x1f1d160;  alias, 1 drivers
v0x1f1ab00_0 .net "out_both", 98 0, L_0x1f1cd30;  alias, 1 drivers
v0x1f1abe0_0 .net "out_different", 99 0, L_0x1f1d7c0;  alias, 1 drivers
L_0x1f1cbf0 .part v0x1f19c80_0, 1, 99;
L_0x1f1cc90 .part v0x1f19c80_0, 0, 99;
L_0x1f1ce90 .part v0x1f19c80_0, 1, 98;
L_0x1f1cf30 .concat [ 98 2 0 0], L_0x1f1ce90, L_0x7ff1586960a8;
L_0x1f1d160 .part L_0x1f1d0a0, 0, 99;
L_0x1f1d2a0 .part v0x1f19c80_0, 98, 1;
L_0x1f1d380 .concat8 [ 99 1 0 0], L_0x1f1d470, L_0x1f1d2a0;
L_0x1f1d470 .part v0x1f19c80_0, 1, 99;
S_0x1f1ad40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1ed0d00;
 .timescale -12 -12;
E_0x1ecda20 .event anyedge, v0x1f1bc50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f1bc50_0;
    %nor/r;
    %assign/vec4 v0x1f1bc50_0, 0;
    %wait E_0x1ecda20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f19990;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f19c80_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ee4480;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f19c80_0, 0;
    %wait E_0x1ee3b70;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1f19c80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ed0d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f1bc50_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1ed0d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f1b4f0_0;
    %inv;
    %store/vec4 v0x1f1b4f0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1ed0d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f19ba0_0, v0x1f1bde0_0, v0x1f1b590_0, v0x1f1b920_0, v0x1f1b850_0, v0x1f1b780_0, v0x1f1b630_0, v0x1f1bac0_0, v0x1f1b9f0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ed0d00;
T_5 ;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1ed0d00;
T_6 ;
    %wait E_0x1ee3ff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f1bb90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bb90_0, 4, 32;
    %load/vec4 v0x1f1bd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bb90_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f1bb90_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bb90_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f1b920_0;
    %load/vec4 v0x1f1b920_0;
    %load/vec4 v0x1f1b850_0;
    %xor;
    %load/vec4 v0x1f1b920_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bb90_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bb90_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1f1b780_0;
    %load/vec4 v0x1f1b780_0;
    %load/vec4 v0x1f1b630_0;
    %xor;
    %load/vec4 v0x1f1b780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bb90_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bb90_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1f1bac0_0;
    %load/vec4 v0x1f1bac0_0;
    %load/vec4 v0x1f1b9f0_0;
    %xor;
    %load/vec4 v0x1f1bac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bb90_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1f1bb90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f1bb90_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/gatesv100/iter0/response6/top_module.sv";
