// Seed: 98167024
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input uwire id_2
    , id_23, id_24,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input tri id_6,
    input supply0 id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    input wire id_11,
    input wire id_12,
    input tri1 id_13,
    input wor id_14 id_25,
    input supply1 id_15,
    output tri1 id_16,
    input wand id_17,
    input wire id_18,
    input wor id_19,
    input supply0 id_20,
    output supply1 id_21
);
  assign id_16 = id_17;
  module_0(
      id_24
  );
  assign id_0 = 1;
endmodule
