// Seed: 2534297161
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_11 = 32'd82,
    parameter id_9  = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  input wire id_8;
  output wor id_7;
  output tri0 id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  input wire id_1;
  wire id_10;
  assign id_7 = 1;
  _id_11 :
  assert property (@(posedge -1) 1)
  else $unsigned(99);
  ;
  assign id_6 = id_5 ? id_2[id_11] : -1;
  logic [-1  -  id_9 : 1] id_12;
  module_0 modCall_1 (
      id_12,
      id_5
  );
endmodule
