Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 18 18:58:36 2023
| Host         : DESKTOP-MATTHIJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                       Violations  
------  --------  --------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.115        0.000                      0                  388        0.201        0.000                      0                  388        3.000        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
i_clck               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50hz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clck                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50hz       13.115        0.000                      0                  388        0.201        0.000                      0                  388        9.500        0.000                       0                   179  
  clkfbout_clk_50hz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_50hz                     
(none)             clkfbout_clk_50hz                     
(none)                                clk_out1_clk_50hz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  i_clck

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clck
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50hz
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack       13.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.115ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 2.599ns (38.045%)  route 4.232ns (61.955%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.000 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.000    I2C_CONTROLLER_n_37
    SLICE_X85Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.582    18.561    w_CLOCK_OUT1
    SLICE_X85Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/C
                         clock pessimism              0.576    19.137    
                         clock uncertainty           -0.084    19.053    
    SLICE_X85Y121        FDRE (Setup_fdre_C_D)        0.062    19.115    r_PIXEL_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 13.115    

Slack (MET) :             13.136ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 2.578ns (37.854%)  route 4.232ns (62.146%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.979 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.979    I2C_CONTROLLER_n_35
    SLICE_X85Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.582    18.561    w_CLOCK_OUT1
    SLICE_X85Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/C
                         clock pessimism              0.576    19.137    
                         clock uncertainty           -0.084    19.053    
    SLICE_X85Y121        FDRE (Setup_fdre_C_D)        0.062    19.115    r_PIXEL_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                 13.136    

Slack (MET) :             13.210ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.504ns (37.172%)  route 4.232ns (62.828%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.905 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.905    I2C_CONTROLLER_n_36
    SLICE_X85Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.582    18.561    w_CLOCK_OUT1
    SLICE_X85Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/C
                         clock pessimism              0.576    19.137    
                         clock uncertainty           -0.084    19.053    
    SLICE_X85Y121        FDRE (Setup_fdre_C_D)        0.062    19.115    r_PIXEL_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                 13.210    

Slack (MET) :             13.226ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.488ns (37.022%)  route 4.232ns (62.978%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 18.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.666 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.666    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X85Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.889 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.889    I2C_CONTROLLER_n_38
    SLICE_X85Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.582    18.561    w_CLOCK_OUT1
    SLICE_X85Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/C
                         clock pessimism              0.576    19.137    
                         clock uncertainty           -0.084    19.053    
    SLICE_X85Y121        FDRE (Setup_fdre_C_D)        0.062    19.115    r_PIXEL_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 13.226    

Slack (MET) :             13.230ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.485ns (36.994%)  route 4.232ns (63.006%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.886 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.886    I2C_CONTROLLER_n_33
    SLICE_X85Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.583    18.562    w_CLOCK_OUT1
    SLICE_X85Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/C
                         clock pessimism              0.576    19.138    
                         clock uncertainty           -0.084    19.054    
    SLICE_X85Y120        FDRE (Setup_fdre_C_D)        0.062    19.116    r_PIXEL_COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                 13.230    

Slack (MET) :             13.251ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 2.464ns (36.796%)  route 4.232ns (63.204%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.865 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.865    I2C_CONTROLLER_n_31
    SLICE_X85Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.583    18.562    w_CLOCK_OUT1
    SLICE_X85Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/C
                         clock pessimism              0.576    19.138    
                         clock uncertainty           -0.084    19.054    
    SLICE_X85Y120        FDRE (Setup_fdre_C_D)        0.062    19.116    r_PIXEL_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 13.251    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 2.390ns (36.090%)  route 4.232ns (63.910%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.791 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.791    I2C_CONTROLLER_n_32
    SLICE_X85Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.583    18.562    w_CLOCK_OUT1
    SLICE_X85Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/C
                         clock pessimism              0.576    19.138    
                         clock uncertainty           -0.084    19.054    
    SLICE_X85Y120        FDRE (Setup_fdre_C_D)        0.062    19.116    r_PIXEL_COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -5.791    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.341ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.374ns (35.935%)  route 4.232ns (64.065%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.552 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.552    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X85Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.775 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.775    I2C_CONTROLLER_n_34
    SLICE_X85Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.583    18.562    w_CLOCK_OUT1
    SLICE_X85Y120        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/C
                         clock pessimism              0.576    19.138    
                         clock uncertainty           -0.084    19.054    
    SLICE_X85Y120        FDRE (Setup_fdre_C_D)        0.062    19.116    r_PIXEL_COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 13.341    

Slack (MET) :             13.344ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.371ns (35.906%)  route 4.232ns (64.094%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.772 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.772    I2C_CONTROLLER_n_29
    SLICE_X85Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.583    18.562    w_CLOCK_OUT1
    SLICE_X85Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/C
                         clock pessimism              0.576    19.138    
                         clock uncertainty           -0.084    19.054    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.062    19.116    r_PIXEL_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                 13.344    

Slack (MET) :             13.365ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 2.350ns (35.702%)  route 4.232ns (64.298%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 18.562 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    w_CLOCK_OUT1
    SLICE_X85Y114        FDRE                                         r  r_PIXEL_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  r_PIXEL_COUNTER_reg[3]/Q
                         net (fo=64, routed)          2.233     1.857    r_PIXEL_COUNTER_reg[3]
    SLICE_X83Y116        LUT2 (Prop_lut2_I0_O)        0.150     2.007 f  r_PIXEL_COUNTER[0]_i_20/O
                         net (fo=1, routed)           0.309     2.317    r_PIXEL_COUNTER[0]_i_20_n_0
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.326     2.643 r  r_PIXEL_COUNTER[0]_i_17/O
                         net (fo=1, routed)           0.514     3.157    r_PIXEL_COUNTER[0]_i_17_n_0
    SLICE_X86Y118        LUT6 (Prop_lut6_I5_O)        0.124     3.281 r  r_PIXEL_COUNTER[0]_i_13/O
                         net (fo=31, routed)          1.176     4.457    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[31]_0
    SLICE_X85Y114        LUT6 (Prop_lut6_I1_O)        0.124     4.581 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5/O
                         net (fo=1, routed)           0.000     4.581    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_5_n_0
    SLICE_X85Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.982 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.982    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.096 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.096    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.210    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X85Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.324    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X85Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.438 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.438    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X85Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.751 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.751    I2C_CONTROLLER_n_27
    SLICE_X85Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.583    18.562    w_CLOCK_OUT1
    SLICE_X85Y119        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/C
                         clock pessimism              0.576    19.138    
                         clock uncertainty           -0.084    19.054    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.062    19.116    r_PIXEL_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 13.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.196%)  route 0.097ns (31.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.594    -0.570    I2C_CONTROLLER/clk_out1
    SLICE_X88Y118        FDRE                                         r  I2C_CONTROLLER/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  I2C_CONTROLLER/count_reg[6]/Q
                         net (fo=10, routed)          0.097    -0.309    I2C_CONTROLLER/count_reg_n_0_[6]
    SLICE_X89Y118        LUT6 (Prop_lut6_I0_O)        0.045    -0.264 r  I2C_CONTROLLER/scl_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.264    I2C_CONTROLLER/scl_clk
    SLICE_X89Y118        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863    -0.809    I2C_CONTROLLER/clk_out1
    SLICE_X89Y118        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.092    -0.465    I2C_CONTROLLER/scl_clk_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.607%)  route 0.174ns (48.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  I2C_CONTROLLER/count_reg[3]/Q
                         net (fo=7, routed)           0.174    -0.256    I2C_CONTROLLER/count_reg_n_0_[3]
    SLICE_X88Y120        LUT6 (Prop_lut6_I1_O)        0.045    -0.211 r  I2C_CONTROLLER/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    I2C_CONTROLLER/count[2]
    SLICE_X88Y120        FDRE                                         r  I2C_CONTROLLER/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    I2C_CONTROLLER/clk_out1
    SLICE_X88Y120        FDRE                                         r  I2C_CONTROLLER/count_reg[2]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X88Y120        FDRE (Hold_fdre_C_D)         0.120    -0.438    I2C_CONTROLLER/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 r_DELAY_COUNTER_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DELAY_COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.584%)  route 0.130ns (38.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.585    -0.579    w_CLOCK_OUT1
    SLICE_X76Y117        FDRE                                         r  r_DELAY_COUNTER_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  r_DELAY_COUNTER_reg[10]/Q
                         net (fo=6, routed)           0.130    -0.285    r_DELAY_COUNTER_reg_n_0_[10]
    SLICE_X75Y117        LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  r_DELAY_COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    r_DELAY_COUNTER[0]_i_1_n_0
    SLICE_X75Y117        FDRE                                         r  r_DELAY_COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.856    -0.817    w_CLOCK_OUT1
    SLICE_X75Y117        FDRE                                         r  r_DELAY_COUNTER_reg[0]/C
                         clock pessimism              0.252    -0.565    
    SLICE_X75Y117        FDRE (Hold_fdre_C_D)         0.091    -0.474    r_DELAY_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.926%)  route 0.195ns (58.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.568    w_CLOCK_OUT1
    SLICE_X83Y115        FDRE                                         r  r_DATA_WR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  r_DATA_WR_reg[3]/Q
                         net (fo=2, routed)           0.195    -0.232    I2C_CONTROLLER/Q[3]
    SLICE_X84Y115        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.866    -0.807    I2C_CONTROLLER/clk_out1
    SLICE_X84Y115        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[3]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X84Y115        FDRE (Hold_fdre_C_D)         0.083    -0.471    I2C_CONTROLLER/data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/stretch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.228%)  route 0.192ns (50.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  I2C_CONTROLLER/stretch_reg/Q
                         net (fo=10, routed)          0.192    -0.238    I2C_CONTROLLER/stretch_reg_n_0
    SLICE_X88Y118        LUT6 (Prop_lut6_I1_O)        0.045    -0.193 r  I2C_CONTROLLER/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    I2C_CONTROLLER/count[6]
    SLICE_X88Y118        FDRE                                         r  I2C_CONTROLLER/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.863    -0.809    I2C_CONTROLLER/clk_out1
    SLICE_X88Y118        FDRE                                         r  I2C_CONTROLLER/count_reg[6]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X88Y118        FDRE (Hold_fdre_C_D)         0.121    -0.435    I2C_CONTROLLER/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.659%)  route 0.149ns (41.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.596    -0.568    I2C_CONTROLLER/clk_out1
    SLICE_X88Y116        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  I2C_CONTROLLER/bit_cnt_reg[2]/Q
                         net (fo=9, routed)           0.149    -0.255    I2C_CONTROLLER/bit_cnt__0[2]
    SLICE_X87Y116        LUT4 (Prop_lut4_I3_O)        0.048    -0.207 r  I2C_CONTROLLER/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    I2C_CONTROLLER/FSM_onehot_state[5]_i_1_n_0
    SLICE_X87Y116        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.866    -0.807    I2C_CONTROLLER/clk_out1
    SLICE_X87Y116        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.105    -0.449    I2C_CONTROLLER/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 r_PREV_BUSY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_REFRESH_COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (67.878%)  route 0.107ns (32.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.592    -0.572    w_CLOCK_OUT1
    SLICE_X82Y119        FDRE                                         r  r_PREV_BUSY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y119        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  r_PREV_BUSY_reg/Q
                         net (fo=12, routed)          0.107    -0.337    I2C_CONTROLLER/r_PREV_BUSY
    SLICE_X82Y119        LUT6 (Prop_lut6_I0_O)        0.099    -0.238 r  I2C_CONTROLLER/r_REFRESH_COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    I2C_CONTROLLER_n_5
    SLICE_X82Y119        FDRE                                         r  r_REFRESH_COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.861    -0.811    w_CLOCK_OUT1
    SLICE_X82Y119        FDRE                                         r  r_REFRESH_COUNTER_reg[0]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X82Y119        FDRE (Hold_fdre_C_D)         0.091    -0.481    r_REFRESH_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 r_START_PIXEL_DATA_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_START_PIXEL_DATA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.586    -0.578    w_CLOCK_OUT1
    SLICE_X81Y121        FDRE                                         r  r_START_PIXEL_DATA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  r_START_PIXEL_DATA_reg/Q
                         net (fo=3, routed)           0.168    -0.269    I2C_CONTROLLER/r_START_PIXEL_DATA_reg_0
    SLICE_X81Y121        LUT5 (Prop_lut5_I4_O)        0.042    -0.227 r  I2C_CONTROLLER/r_START_PIXEL_DATA_i_1/O
                         net (fo=1, routed)           0.000    -0.227    I2C_CONTROLLER_n_41
    SLICE_X81Y121        FDRE                                         r  r_START_PIXEL_DATA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.855    -0.817    w_CLOCK_OUT1
    SLICE_X81Y121        FDRE                                         r  r_START_PIXEL_DATA_reg/C
                         clock pessimism              0.239    -0.578    
    SLICE_X81Y121        FDRE (Hold_fdre_C_D)         0.105    -0.473    r_START_PIXEL_DATA_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/stretch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.604%)  route 0.197ns (51.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  I2C_CONTROLLER/stretch_reg/Q
                         net (fo=10, routed)          0.197    -0.233    I2C_CONTROLLER/stretch_reg_n_0
    SLICE_X88Y119        LUT6 (Prop_lut6_I1_O)        0.045    -0.188 r  I2C_CONTROLLER/data_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.188    I2C_CONTROLLER/data_clk
    SLICE_X88Y119        FDRE                                         r  I2C_CONTROLLER/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X88Y119        FDRE                                         r  I2C_CONTROLLER/data_clk_reg/C
                         clock pessimism              0.252    -0.558    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.121    -0.437    I2C_CONTROLLER/data_clk_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.593    -0.571    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  I2C_CONTROLLER/count_reg[3]/Q
                         net (fo=7, routed)           0.179    -0.251    I2C_CONTROLLER/count_reg_n_0_[3]
    SLICE_X89Y119        LUT5 (Prop_lut5_I0_O)        0.042    -0.209 r  I2C_CONTROLLER/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    I2C_CONTROLLER/count[4]
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/count_reg[4]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.107    -0.464    I2C_CONTROLLER/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50hz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLOCK_50HZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y122    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X79Y112    r_ARRAY_DISPLAY_BUFFER_reg[23][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y119    r_COM_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y121    r_COM_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y121    r_COM_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y122    r_COM_COUNTER_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y122    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y122    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y112    r_ARRAY_DISPLAY_BUFFER_reg[23][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y112    r_ARRAY_DISPLAY_BUFFER_reg[23][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y119    r_COM_COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y119    r_COM_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y122    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y122    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X85Y122    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y112    r_ARRAY_DISPLAY_BUFFER_reg[23][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y112    r_ARRAY_DISPLAY_BUFFER_reg[23][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y119    r_COM_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y119    r_COM_COUNTER_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50hz
  To Clock:  clkfbout_clk_50hz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_50HZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50hz
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.517ns  (logic 4.502ns (52.866%)  route 4.014ns (47.134%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.709    -0.831    I2C_CONTROLLER/clk_out1
    SLICE_X88Y115        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_fdre_C_Q)         0.478    -0.353 r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           1.207     0.854    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[1]
    SLICE_X89Y118        LUT4 (Prop_lut4_I3_O)        0.323     1.177 f  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           2.807     3.984    o_oled_sda_TRI
    F5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.701     7.685 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     7.685    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.147ns (58.286%)  route 2.968ns (41.714%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.705    -0.835    I2C_CONTROLLER/clk_out1
    SLICE_X89Y118        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.379 r  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.669     0.290    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X89Y118        LUT2 (Prop_lut2_I0_O)        0.124     0.414 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.299     2.713    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     6.280 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.280    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.010ns (47.958%)  route 1.096ns (52.042%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.594    -0.570    I2C_CONTROLLER/clk_out1
    SLICE_X89Y118        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.197    -0.232    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X89Y118        LUT2 (Prop_lut2_I1_O)        0.045    -0.187 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.899     0.712    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.536 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.536    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.431ns (62.602%)  route 0.855ns (37.398%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.595    -0.569    I2C_CONTROLLER/clk_out1
    SLICE_X88Y117        FDRE                                         r  I2C_CONTROLLER/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.148    -0.421 r  I2C_CONTROLLER/data_clk_prev_reg/Q
                         net (fo=7, routed)           0.164    -0.257    I2C_CONTROLLER/data_clk_prev
    SLICE_X89Y118        LUT4 (Prop_lut4_I1_O)        0.098    -0.159 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_1/O
                         net (fo=1, routed)           0.691     0.532    o_oled_sda_OBUF
    F5                   OBUFT (Prop_obuft_I_O)       1.185     1.717 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.717    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50hz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clck (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50hz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 1.621ns (49.082%)  route 1.681ns (50.918%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.681     3.178    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.124     3.302 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     3.302    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         1.585    -1.436    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.309ns (31.042%)  route 0.687ns (68.958%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.687     0.952    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X89Y119        LUT6 (Prop_lut6_I0_O)        0.045     0.997 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     0.997    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=177, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X89Y119        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





