

attach ./modelgen_0.so


verilog

`modelgen
module test_task0()

	analog begin
		$strobe("1hello %f\n", 1.);
		real one;
		one = 1;
		$strobe("2hello \
          foo %f\n", one);
		$strobe("time is \\ foo %f\n", $abstime);
		$strobe("gmin is %g\n", $simparam("gmin"));
		$strobe("iter is %f, def %f\n", $simparam("iteration"), $simparam("foo", 42.));
	end

endmodule

!make test_task0.so > /dev/null
attach ./test_task0.so

test_task0 #() dut();

list

print dc iter(0)
dc

options gmin 1e-6
print tr iter(0)
tr 1
end
