// Seed: 2094860041
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output logic id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    input wand id_6
);
  wire id_8, id_9, id_10;
  always id_2 <= 1;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output uwire id_2,
    output wire id_3,
    output wand id_4,
    input supply1 id_5,
    input logic id_6,
    input supply1 id_7,
    input logic id_8,
    output logic id_9,
    input tri0 id_10,
    input wor id_11
);
  always begin
    id_1 <= id_6;
    id_9 <= id_8;
    id_0 = 1'b0;
  end
  module_0(
      id_4, id_10, id_9, id_5, id_11, id_5, id_5
  );
  logic [7:0][1 : 1] id_13;
endmodule
