// Seed: 4224582849
module module_0 (
    output tri1 id_0,
    input  wire id_1,
    input  tri  id_2
);
  wire id_4, id_5;
  tri0 id_6 = 1;
  assign id_6 = id_7;
  initial id_0 = 1;
  wire id_8;
  id_9(
      id_1 ^ 1
  );
  wire id_10 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input supply1 id_2,
    input wand id_3
    , id_9,
    output tri id_4,
    output tri1 id_5,
    output wand id_6,
    input tri id_7
);
  id_10(
      .id_0(1'b0), .id_1(1'b0)
  ); module_0(
      id_6, id_7, id_1
  );
  wire id_11, id_12;
endmodule
