
hello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003af8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  08003c04  08003c04  00004c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003da8  08003da8  000050d0  2**0
                  CONTENTS
  4 .ARM          00000008  08003da8  08003da8  00004da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003db0  08003db0  000050d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003db0  08003db0  00004db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003db4  08003db4  00004db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d0  20000000  08003db8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  200000d0  08003e88  000050d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b0  08003e88  000054b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000050d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c53e  00000000  00000000  000050f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001de2  00000000  00000000  00011637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  00013420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f9  00000000  00000000  000140e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001c79  00000000  00000000  00014ad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e666  00000000  00000000  00016752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008abb7  00000000  00000000  00024db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000af96f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a54  00000000  00000000  000af9b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000b3408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000d0 	.word	0x200000d0
 8000128:	00000000 	.word	0x00000000
 800012c:	08003bec 	.word	0x08003bec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d4 	.word	0x200000d4
 8000148:	08003bec 	.word	0x08003bec

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN PV */
static volatile uint8_t uart_tx_complete = 1; // 初始化为发送完成状态

// 串口发送完成回调函数
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
    if (huart == &huart2) {
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	4a05      	ldr	r2, [pc, #20]	@ (800017c <HAL_UART_TxCpltCallback+0x20>)
 8000168:	4293      	cmp	r3, r2
 800016a:	d102      	bne.n	8000172 <HAL_UART_TxCpltCallback+0x16>
        uart_tx_complete = 1; // 标记发送完成
 800016c:	4b04      	ldr	r3, [pc, #16]	@ (8000180 <HAL_UART_TxCpltCallback+0x24>)
 800016e:	2201      	movs	r2, #1
 8000170:	701a      	strb	r2, [r3, #0]
    }
}
 8000172:	bf00      	nop
 8000174:	370c      	adds	r7, #12
 8000176:	46bd      	mov	sp, r7
 8000178:	bc80      	pop	{r7}
 800017a:	4770      	bx	lr
 800017c:	20000134 	.word	0x20000134
 8000180:	20000000 	.word	0x20000000

08000184 <send_data_safely>:

// 安全的发送函数
void send_data_safely(uint8_t *data, uint16_t size) {
 8000184:	b580      	push	{r7, lr}
 8000186:	b082      	sub	sp, #8
 8000188:	af00      	add	r7, sp, #0
 800018a:	6078      	str	r0, [r7, #4]
 800018c:	460b      	mov	r3, r1
 800018e:	807b      	strh	r3, [r7, #2]
    while (!uart_tx_complete); // 等待上一次发送完成
 8000190:	bf00      	nop
 8000192:	4b09      	ldr	r3, [pc, #36]	@ (80001b8 <send_data_safely+0x34>)
 8000194:	781b      	ldrb	r3, [r3, #0]
 8000196:	b2db      	uxtb	r3, r3
 8000198:	2b00      	cmp	r3, #0
 800019a:	d0fa      	beq.n	8000192 <send_data_safely+0xe>
    uart_tx_complete = 0; // 标记开始新的发送
 800019c:	4b06      	ldr	r3, [pc, #24]	@ (80001b8 <send_data_safely+0x34>)
 800019e:	2200      	movs	r2, #0
 80001a0:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_IT(&huart2, data, size);
 80001a2:	887b      	ldrh	r3, [r7, #2]
 80001a4:	461a      	mov	r2, r3
 80001a6:	6879      	ldr	r1, [r7, #4]
 80001a8:	4804      	ldr	r0, [pc, #16]	@ (80001bc <send_data_safely+0x38>)
 80001aa:	f002 fb61 	bl	8002870 <HAL_UART_Transmit_IT>
}
 80001ae:	bf00      	nop
 80001b0:	3708      	adds	r7, #8
 80001b2:	46bd      	mov	sp, r7
 80001b4:	bd80      	pop	{r7, pc}
 80001b6:	bf00      	nop
 80001b8:	20000000 	.word	0x20000000
 80001bc:	20000134 	.word	0x20000134

080001c0 <ReadKeyInfo>:
} Ec11Encoder;

static Ec11Encoder ec11Encoder;

bool ReadKeyInfo(KeyInfo *out, uint8_t *count)
{
 80001c0:	b590      	push	{r4, r7, lr}
 80001c2:	b085      	sub	sp, #20
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	6078      	str	r0, [r7, #4]
 80001c8:	6039      	str	r1, [r7, #0]
	bool ret = false;
 80001ca:	2300      	movs	r3, #0
 80001cc:	73fb      	strb	r3, [r7, #15]
	Ec11KeyCircleBuf *cbuf = &ec11Encoder.keyCircleBuf;
 80001ce:	4b20      	ldr	r3, [pc, #128]	@ (8000250 <ReadKeyInfo+0x90>)
 80001d0:	60bb      	str	r3, [r7, #8]
	accquire_spinlock(&cbuf->bufLock, 0);
 80001d2:	68bb      	ldr	r3, [r7, #8]
 80001d4:	3324      	adds	r3, #36	@ 0x24
 80001d6:	2100      	movs	r1, #0
 80001d8:	4618      	mov	r0, r3
 80001da:	f000 fd64 	bl	8000ca6 <accquire_spinlock>
	if (cbuf->count > 0) {
 80001de:	68bb      	ldr	r3, [r7, #8]
 80001e0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d029      	beq.n	800023c <ReadKeyInfo+0x7c>
		*out = cbuf->keyInfoBuf[cbuf->readIndex];
 80001e8:	68bb      	ldr	r3, [r7, #8]
 80001ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80001ee:	6879      	ldr	r1, [r7, #4]
 80001f0:	68ba      	ldr	r2, [r7, #8]
 80001f2:	460c      	mov	r4, r1
 80001f4:	00db      	lsls	r3, r3, #3
 80001f6:	4413      	add	r3, r2
 80001f8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80001fc:	e884 0003 	stmia.w	r4, {r0, r1}
		cbuf->count--;
 8000200:	68bb      	ldr	r3, [r7, #8]
 8000202:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000206:	3b01      	subs	r3, #1
 8000208:	b2da      	uxtb	r2, r3
 800020a:	68bb      	ldr	r3, [r7, #8]
 800020c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
		*count = cbuf->count;
 8000210:	68bb      	ldr	r3, [r7, #8]
 8000212:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	701a      	strb	r2, [r3, #0]
		cbuf->readIndex = (cbuf->readIndex + 1) % KEY_BUF_SIZE;
 800021a:	68bb      	ldr	r3, [r7, #8]
 800021c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000220:	3301      	adds	r3, #1
 8000222:	425a      	negs	r2, r3
 8000224:	f003 0303 	and.w	r3, r3, #3
 8000228:	f002 0203 	and.w	r2, r2, #3
 800022c:	bf58      	it	pl
 800022e:	4253      	negpl	r3, r2
 8000230:	b2da      	uxtb	r2, r3
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	f883 2020 	strb.w	r2, [r3, #32]
		ret = true;
 8000238:	2301      	movs	r3, #1
 800023a:	73fb      	strb	r3, [r7, #15]
	}
	release_spinlock(&cbuf->bufLock);
 800023c:	68bb      	ldr	r3, [r7, #8]
 800023e:	3324      	adds	r3, #36	@ 0x24
 8000240:	4618      	mov	r0, r3
 8000242:	f000 fd58 	bl	8000cf6 <release_spinlock>
	return ret;
 8000246:	7bfb      	ldrb	r3, [r7, #15]
}
 8000248:	4618      	mov	r0, r3
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bd90      	pop	{r4, r7, pc}
 8000250:	20000180 	.word	0x20000180

08000254 <WriteKeyInfo>:
	release_spinlock(&cbuf->bufLock);
	return ret;
}

void WriteKeyInfo(const KeyInfo *keyInfo)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b084      	sub	sp, #16
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
	Ec11KeyCircleBuf *cbuf = &ec11Encoder.keyCircleBuf;
 800025c:	4b2c      	ldr	r3, [pc, #176]	@ (8000310 <WriteKeyInfo+0xbc>)
 800025e:	60fb      	str	r3, [r7, #12]
	accquire_spinlock(&cbuf->bufLock, 0);
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	3324      	adds	r3, #36	@ 0x24
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f000 fd1d 	bl	8000ca6 <accquire_spinlock>
	if (cbuf->count >= KEY_BUF_SIZE && cbuf->writeIndex == cbuf->readIndex) { // circlebuf满的时候写数据的时候需要更新读索引
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000272:	2b03      	cmp	r3, #3
 8000274:	d916      	bls.n	80002a4 <WriteKeyInfo+0x50>
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000282:	429a      	cmp	r2, r3
 8000284:	d10e      	bne.n	80002a4 <WriteKeyInfo+0x50>
		cbuf->readIndex = (cbuf->readIndex + 1) % KEY_BUF_SIZE;
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	f893 3020 	ldrb.w	r3, [r3, #32]
 800028c:	3301      	adds	r3, #1
 800028e:	425a      	negs	r2, r3
 8000290:	f003 0303 	and.w	r3, r3, #3
 8000294:	f002 0203 	and.w	r2, r2, #3
 8000298:	bf58      	it	pl
 800029a:	4253      	negpl	r3, r2
 800029c:	b2da      	uxtb	r2, r3
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	f883 2020 	strb.w	r2, [r3, #32]
	}
	cbuf->keyInfoBuf[cbuf->writeIndex] = *keyInfo;
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80002aa:	68fa      	ldr	r2, [r7, #12]
 80002ac:	6879      	ldr	r1, [r7, #4]
 80002ae:	00db      	lsls	r3, r3, #3
 80002b0:	4413      	add	r3, r2
 80002b2:	460a      	mov	r2, r1
 80002b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002b8:	e883 0003 	stmia.w	r3, {r0, r1}
	cbuf->writeIndex = (cbuf->writeIndex + 1) % KEY_BUF_SIZE;
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80002c2:	3301      	adds	r3, #1
 80002c4:	425a      	negs	r2, r3
 80002c6:	f003 0303 	and.w	r3, r3, #3
 80002ca:	f002 0203 	and.w	r2, r2, #3
 80002ce:	bf58      	it	pl
 80002d0:	4253      	negpl	r3, r2
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	cbuf->count++;
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80002e0:	3301      	adds	r3, #1
 80002e2:	b2da      	uxtb	r2, r3
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	if (cbuf->count > KEY_BUF_SIZE) {
 80002ea:	68fb      	ldr	r3, [r7, #12]
 80002ec:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80002f0:	2b04      	cmp	r3, #4
 80002f2:	d903      	bls.n	80002fc <WriteKeyInfo+0xa8>
		cbuf->count = KEY_BUF_SIZE;
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	2204      	movs	r2, #4
 80002f8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	}
	release_spinlock(&cbuf->bufLock);
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	3324      	adds	r3, #36	@ 0x24
 8000300:	4618      	mov	r0, r3
 8000302:	f000 fcf8 	bl	8000cf6 <release_spinlock>
}
 8000306:	bf00      	nop
 8000308:	3710      	adds	r7, #16
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	20000180 	.word	0x20000180

08000314 <Ec11ResetStateMachineAnd>:

void Ec11ResetStateMachineAnd()
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
	ec11Encoder.ec11StateMachine.currentState = EC11_KEY_CLICK;
 8000318:	4b0e      	ldr	r3, [pc, #56]	@ (8000354 <Ec11ResetStateMachineAnd+0x40>)
 800031a:	2202      	movs	r2, #2
 800031c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
 8000320:	4b0c      	ldr	r3, [pc, #48]	@ (8000354 <Ec11ResetStateMachineAnd+0x40>)
 8000322:	2200      	movs	r2, #0
 8000324:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	ec11Encoder.lastKeyLevel = GPIO_PIN_SET;
 8000328:	4b0a      	ldr	r3, [pc, #40]	@ (8000354 <Ec11ResetStateMachineAnd+0x40>)
 800032a:	2201      	movs	r2, #1
 800032c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	ec11Encoder.lastPressTick = 0;
 8000330:	4b08      	ldr	r3, [pc, #32]	@ (8000354 <Ec11ResetStateMachineAnd+0x40>)
 8000332:	2200      	movs	r2, #0
 8000334:	635a      	str	r2, [r3, #52]	@ 0x34
	ec11Encoder.debouncingTick = 0;
 8000336:	4b07      	ldr	r3, [pc, #28]	@ (8000354 <Ec11ResetStateMachineAnd+0x40>)
 8000338:	2200      	movs	r2, #0
 800033a:	639a      	str	r2, [r3, #56]	@ 0x38
	ec11Encoder.lastClickTick = 0;
 800033c:	4b05      	ldr	r3, [pc, #20]	@ (8000354 <Ec11ResetStateMachineAnd+0x40>)
 800033e:	2200      	movs	r2, #0
 8000340:	63da      	str	r2, [r3, #60]	@ 0x3c
	ec11Encoder.hasRotate = false;
 8000342:	4b04      	ldr	r3, [pc, #16]	@ (8000354 <Ec11ResetStateMachineAnd+0x40>)
 8000344:	2200      	movs	r2, #0
 8000346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800034a:	bf00      	nop
 800034c:	46bd      	mov	sp, r7
 800034e:	bc80      	pop	{r7}
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	20000180 	.word	0x20000180

08000358 <Ec11EncoderInit>:

void Ec11EncoderInit() {
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0
	ec11Encoder.keyCircleBuf.readIndex = 0;
 800035c:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <Ec11EncoderInit+0x34>)
 800035e:	2200      	movs	r2, #0
 8000360:	f883 2020 	strb.w	r2, [r3, #32]
	ec11Encoder.keyCircleBuf.writeIndex = 0;
 8000364:	4b09      	ldr	r3, [pc, #36]	@ (800038c <Ec11EncoderInit+0x34>)
 8000366:	2200      	movs	r2, #0
 8000368:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	ec11Encoder.keyCircleBuf.count = 0;
 800036c:	4b07      	ldr	r3, [pc, #28]	@ (800038c <Ec11EncoderInit+0x34>)
 800036e:	2200      	movs	r2, #0
 8000370:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	ec11Encoder.keyCircleBuf.bufLock = 0;
 8000374:	4b05      	ldr	r3, [pc, #20]	@ (800038c <Ec11EncoderInit+0x34>)
 8000376:	2200      	movs	r2, #0
 8000378:	625a      	str	r2, [r3, #36]	@ 0x24
	memset(ec11Encoder.keyCircleBuf.keyInfoBuf, 0, sizeof(KeyInfo) * KEY_BUF_SIZE);
 800037a:	2220      	movs	r2, #32
 800037c:	2100      	movs	r1, #0
 800037e:	4803      	ldr	r0, [pc, #12]	@ (800038c <Ec11EncoderInit+0x34>)
 8000380:	f002 ffa4 	bl	80032cc <memset>

	Ec11ResetStateMachineAnd();
 8000384:	f7ff ffc6 	bl	8000314 <Ec11ResetStateMachineAnd>
}
 8000388:	bf00      	nop
 800038a:	bd80      	pop	{r7, pc}
 800038c:	20000180 	.word	0x20000180

08000390 <ProcessClickPress>:

void ProcessClickPress()
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
	GPIO_PinState currentKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 8000396:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800039a:	480a      	ldr	r0, [pc, #40]	@ (80003c4 <ProcessClickPress+0x34>)
 800039c:	f001 f9ce 	bl	800173c <HAL_GPIO_ReadPin>
 80003a0:	4603      	mov	r3, r0
 80003a2:	71fb      	strb	r3, [r7, #7]
	if (currentKeyLevel == GPIO_PIN_RESET/* && currentKeyLevel != ec11Encoder.lastKeyLevel*/) {
 80003a4:	79fb      	ldrb	r3, [r7, #7]
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d108      	bne.n	80003bc <ProcessClickPress+0x2c>
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS_DEBOUNCING;
 80003aa:	4b07      	ldr	r3, [pc, #28]	@ (80003c8 <ProcessClickPress+0x38>)
 80003ac:	2201      	movs	r2, #1
 80003ae:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		ec11Encoder.debouncingTick = HAL_GetTick();
 80003b2:	f000 fe51 	bl	8001058 <HAL_GetTick>
 80003b6:	4603      	mov	r3, r0
 80003b8:	4a03      	ldr	r2, [pc, #12]	@ (80003c8 <ProcessClickPress+0x38>)
 80003ba:	6393      	str	r3, [r2, #56]	@ 0x38
//		ec11Encoder.lastKeyLevel = currentKeyLevel;
	}
}
 80003bc:	bf00      	nop
 80003be:	3708      	adds	r7, #8
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	40010800 	.word	0x40010800
 80003c8:	20000180 	.word	0x20000180

080003cc <ProcessClickPressDebouncing>:

void ProcessClickPressDebouncing()
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 80003d2:	f000 fe41 	bl	8001058 <HAL_GetTick>
 80003d6:	60f8      	str	r0, [r7, #12]
	GPIO_PinState currentKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 80003d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003dc:	4814      	ldr	r0, [pc, #80]	@ (8000430 <ProcessClickPressDebouncing+0x64>)
 80003de:	f001 f9ad 	bl	800173c <HAL_GPIO_ReadPin>
 80003e2:	4603      	mov	r3, r0
 80003e4:	72fb      	strb	r3, [r7, #11]
	if (currTick - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) {
 80003e6:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <ProcessClickPressDebouncing+0x68>)
 80003e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80003ea:	68fa      	ldr	r2, [r7, #12]
 80003ec:	1ad3      	subs	r3, r2, r3
 80003ee:	2b0a      	cmp	r3, #10
 80003f0:	d919      	bls.n	8000426 <ProcessClickPressDebouncing+0x5a>
		if (currentKeyLevel == GPIO_PIN_RESET) { // 去抖成功
 80003f2:	7afb      	ldrb	r3, [r7, #11]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d114      	bne.n	8000422 <ProcessClickPressDebouncing+0x56>
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE_DEBOUNCING;
 80003f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000434 <ProcessClickPressDebouncing+0x68>)
 80003fa:	2202      	movs	r2, #2
 80003fc:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.lastPressTick = currTick; // 保存识别按下的tick
 8000400:	4a0c      	ldr	r2, [pc, #48]	@ (8000434 <ProcessClickPressDebouncing+0x68>)
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	6353      	str	r3, [r2, #52]	@ 0x34
			ec11Encoder.debouncingTick = 0; // 重置去抖tick，为释放去抖准备
 8000406:	4b0b      	ldr	r3, [pc, #44]	@ (8000434 <ProcessClickPressDebouncing+0x68>)
 8000408:	2200      	movs	r2, #0
 800040a:	639a      	str	r2, [r3, #56]	@ 0x38

			KeyInfo keyInfo = { EC11_KEY, EC11_KEY_PRESS, 0 };
 800040c:	4a0a      	ldr	r2, [pc, #40]	@ (8000438 <ProcessClickPressDebouncing+0x6c>)
 800040e:	463b      	mov	r3, r7
 8000410:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000414:	e883 0003 	stmia.w	r3, {r0, r1}
			WriteKeyInfo(&keyInfo);
 8000418:	463b      	mov	r3, r7
 800041a:	4618      	mov	r0, r3
 800041c:	f7ff ff1a 	bl	8000254 <WriteKeyInfo>
		} else {
			Ec11ResetStateMachineAnd();
		}
	}
}
 8000420:	e001      	b.n	8000426 <ProcessClickPressDebouncing+0x5a>
			Ec11ResetStateMachineAnd();
 8000422:	f7ff ff77 	bl	8000314 <Ec11ResetStateMachineAnd>
}
 8000426:	bf00      	nop
 8000428:	3710      	adds	r7, #16
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40010800 	.word	0x40010800
 8000434:	20000180 	.word	0x20000180
 8000438:	08003c90 	.word	0x08003c90

0800043c <ProcessClickReleaseDebouncing>:

void ProcessClickReleaseDebouncing()
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin) == GPIO_PIN_SET) {
 8000440:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000444:	480f      	ldr	r0, [pc, #60]	@ (8000484 <ProcessClickReleaseDebouncing+0x48>)
 8000446:	f001 f979 	bl	800173c <HAL_GPIO_ReadPin>
 800044a:	4603      	mov	r3, r0
 800044c:	2b01      	cmp	r3, #1
 800044e:	d117      	bne.n	8000480 <ProcessClickReleaseDebouncing+0x44>
		if (ec11Encoder.debouncingTick == 0) {
 8000450:	4b0d      	ldr	r3, [pc, #52]	@ (8000488 <ProcessClickReleaseDebouncing+0x4c>)
 8000452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000454:	2b00      	cmp	r3, #0
 8000456:	d104      	bne.n	8000462 <ProcessClickReleaseDebouncing+0x26>
			ec11Encoder.debouncingTick = HAL_GetTick();
 8000458:	f000 fdfe 	bl	8001058 <HAL_GetTick>
 800045c:	4603      	mov	r3, r0
 800045e:	4a0a      	ldr	r2, [pc, #40]	@ (8000488 <ProcessClickReleaseDebouncing+0x4c>)
 8000460:	6393      	str	r3, [r2, #56]	@ 0x38
		}

		if (HAL_GetTick() - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) {
 8000462:	f000 fdf9 	bl	8001058 <HAL_GetTick>
 8000466:	4602      	mov	r2, r0
 8000468:	4b07      	ldr	r3, [pc, #28]	@ (8000488 <ProcessClickReleaseDebouncing+0x4c>)
 800046a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800046c:	1ad3      	subs	r3, r2, r3
 800046e:	2b0a      	cmp	r3, #10
 8000470:	d906      	bls.n	8000480 <ProcessClickReleaseDebouncing+0x44>
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE;
 8000472:	4b05      	ldr	r3, [pc, #20]	@ (8000488 <ProcessClickReleaseDebouncing+0x4c>)
 8000474:	2204      	movs	r2, #4
 8000476:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.debouncingTick = 0;
 800047a:	4b03      	ldr	r3, [pc, #12]	@ (8000488 <ProcessClickReleaseDebouncing+0x4c>)
 800047c:	2200      	movs	r2, #0
 800047e:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40010800 	.word	0x40010800
 8000488:	20000180 	.word	0x20000180

0800048c <ProcessClickRelease>:

void ProcessClickRelease()
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b084      	sub	sp, #16
 8000490:	af00      	add	r7, sp, #0
	if (ec11Encoder.hasRotate) { // 旋转后放开
 8000492:	4b1c      	ldr	r3, [pc, #112]	@ (8000504 <ProcessClickRelease+0x78>)
 8000494:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000498:	2b00      	cmp	r3, #0
 800049a:	d002      	beq.n	80004a2 <ProcessClickRelease+0x16>
		Ec11ResetStateMachineAnd();
 800049c:	f7ff ff3a 	bl	8000314 <Ec11ResetStateMachineAnd>
 80004a0:	e02d      	b.n	80004fe <ProcessClickRelease+0x72>
		return;
	}

	KeyInfo keyInfo = { EC11_KEY, EC11_KEY_INVALID, 0 };
 80004a2:	2301      	movs	r3, #1
 80004a4:	713b      	strb	r3, [r7, #4]
 80004a6:	2300      	movs	r3, #0
 80004a8:	717b      	strb	r3, [r7, #5]
 80004aa:	2300      	movs	r3, #0
 80004ac:	60bb      	str	r3, [r7, #8]
	uint32_t resetLevelTick = HAL_GetTick() - ec11Encoder.lastPressTick;
 80004ae:	f000 fdd3 	bl	8001058 <HAL_GetTick>
 80004b2:	4602      	mov	r2, r0
 80004b4:	4b13      	ldr	r3, [pc, #76]	@ (8000504 <ProcessClickRelease+0x78>)
 80004b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80004b8:	1ad3      	subs	r3, r2, r3
 80004ba:	60fb      	str	r3, [r7, #12]
	if (resetLevelTick <= KEY_LONG_CLICK_TIME_700MS) { // 单击
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 80004c2:	d810      	bhi.n	80004e6 <ProcessClickRelease+0x5a>
		ec11Encoder.lastClickTick = HAL_GetTick(); // 更新单击tick，判断双击的时候使用
 80004c4:	f000 fdc8 	bl	8001058 <HAL_GetTick>
 80004c8:	4603      	mov	r3, r0
 80004ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000504 <ProcessClickRelease+0x78>)
 80004cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
//			keyInfo.keyState = EC11_KEY_CLICK;

		ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
 80004ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000504 <ProcessClickRelease+0x78>)
 80004d0:	2203      	movs	r2, #3
 80004d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
 80004d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000504 <ProcessClickRelease+0x78>)
 80004d8:	2200      	movs	r2, #0
 80004da:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		ec11Encoder.lastPressTick = 0;
 80004de:	4b09      	ldr	r3, [pc, #36]	@ (8000504 <ProcessClickRelease+0x78>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80004e4:	e00b      	b.n	80004fe <ProcessClickRelease+0x72>
	} else if (resetLevelTick > KEY_LONG_CLICK_TIME_700MS) { // 长按
 80004e6:	68fb      	ldr	r3, [r7, #12]
 80004e8:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 80004ec:	d907      	bls.n	80004fe <ProcessClickRelease+0x72>
		keyInfo.keyState = EC11_KEY_LONG_CLICK;
 80004ee:	2304      	movs	r3, #4
 80004f0:	717b      	strb	r3, [r7, #5]
		WriteKeyInfo(&keyInfo);
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	4618      	mov	r0, r3
 80004f6:	f7ff fead 	bl	8000254 <WriteKeyInfo>
		Ec11ResetStateMachineAnd();
 80004fa:	f7ff ff0b 	bl	8000314 <Ec11ResetStateMachineAnd>
	}
}
 80004fe:	3710      	adds	r7, #16
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	20000180 	.word	0x20000180

08000508 <ProcessDoubleClickPress>:

void ProcessDoubleClickPress()
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b086      	sub	sp, #24
 800050c:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 800050e:	f000 fda3 	bl	8001058 <HAL_GetTick>
 8000512:	6178      	str	r0, [r7, #20]
	uint32_t resetLevelTick = currTick - ec11Encoder.lastClickTick;
 8000514:	4b1f      	ldr	r3, [pc, #124]	@ (8000594 <ProcessDoubleClickPress+0x8c>)
 8000516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000518:	697a      	ldr	r2, [r7, #20]
 800051a:	1ad3      	subs	r3, r2, r3
 800051c:	613b      	str	r3, [r7, #16]
	GPIO_PinState currKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 800051e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000522:	481d      	ldr	r0, [pc, #116]	@ (8000598 <ProcessDoubleClickPress+0x90>)
 8000524:	f001 f90a 	bl	800173c <HAL_GPIO_ReadPin>
 8000528:	4603      	mov	r3, r0
 800052a:	73fb      	strb	r3, [r7, #15]

	if (currKeyLevel == GPIO_PIN_SET && resetLevelTick >= KEY_DOUBLE_TIME_200MS) {
 800052c:	7bfb      	ldrb	r3, [r7, #15]
 800052e:	2b01      	cmp	r3, #1
 8000530:	d11b      	bne.n	800056a <ProcessDoubleClickPress+0x62>
 8000532:	693b      	ldr	r3, [r7, #16]
 8000534:	2bc7      	cmp	r3, #199	@ 0xc7
 8000536:	d918      	bls.n	800056a <ProcessDoubleClickPress+0x62>
		if (ec11Encoder.lastClickTick != 0) { // 双击阈值内没有双击，则发送上次的单击事件
 8000538:	4b16      	ldr	r3, [pc, #88]	@ (8000594 <ProcessDoubleClickPress+0x8c>)
 800053a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800053c:	2b00      	cmp	r3, #0
 800053e:	d009      	beq.n	8000554 <ProcessDoubleClickPress+0x4c>
			KeyInfo keyInfo = { EC11_KEY, EC11_KEY_CLICK, 0 };
 8000540:	4a16      	ldr	r2, [pc, #88]	@ (800059c <ProcessDoubleClickPress+0x94>)
 8000542:	1d3b      	adds	r3, r7, #4
 8000544:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000548:	e883 0003 	stmia.w	r3, {r0, r1}
			WriteKeyInfo(&keyInfo);
 800054c:	1d3b      	adds	r3, r7, #4
 800054e:	4618      	mov	r0, r3
 8000550:	f7ff fe80 	bl	8000254 <WriteKeyInfo>
		}
		ec11Encoder.ec11StateMachine.currentState = EC11_KEY_CLICK;
 8000554:	4b0f      	ldr	r3, [pc, #60]	@ (8000594 <ProcessDoubleClickPress+0x8c>)
 8000556:	2202      	movs	r2, #2
 8000558:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
 800055c:	4b0d      	ldr	r3, [pc, #52]	@ (8000594 <ProcessDoubleClickPress+0x8c>)
 800055e:	2200      	movs	r2, #0
 8000560:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		ec11Encoder.lastClickTick = 0;
 8000564:	4b0b      	ldr	r3, [pc, #44]	@ (8000594 <ProcessDoubleClickPress+0x8c>)
 8000566:	2200      	movs	r2, #0
 8000568:	63da      	str	r2, [r3, #60]	@ 0x3c
	}

	if (currKeyLevel == GPIO_PIN_RESET && resetLevelTick < KEY_DOUBLE_TIME_200MS) {
 800056a:	7bfb      	ldrb	r3, [r7, #15]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d10d      	bne.n	800058c <ProcessDoubleClickPress+0x84>
 8000570:	693b      	ldr	r3, [r7, #16]
 8000572:	2bc7      	cmp	r3, #199	@ 0xc7
 8000574:	d80a      	bhi.n	800058c <ProcessDoubleClickPress+0x84>
		ec11Encoder.debouncingTick = currTick;
 8000576:	4a07      	ldr	r2, [pc, #28]	@ (8000594 <ProcessDoubleClickPress+0x8c>)
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	6393      	str	r3, [r2, #56]	@ 0x38
		ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
 800057c:	4b05      	ldr	r3, [pc, #20]	@ (8000594 <ProcessDoubleClickPress+0x8c>)
 800057e:	2203      	movs	r2, #3
 8000580:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS_DEBOUNCING;
 8000584:	4b03      	ldr	r3, [pc, #12]	@ (8000594 <ProcessDoubleClickPress+0x8c>)
 8000586:	2201      	movs	r2, #1
 8000588:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	}
}
 800058c:	bf00      	nop
 800058e:	3718      	adds	r7, #24
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20000180 	.word	0x20000180
 8000598:	40010800 	.word	0x40010800
 800059c:	08003c98 	.word	0x08003c98

080005a0 <ProcessDoubleClickDebouncing>:

void ProcessDoubleClickDebouncing()
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 80005a6:	f000 fd57 	bl	8001058 <HAL_GetTick>
 80005aa:	6078      	str	r0, [r7, #4]
	if (HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin) == GPIO_PIN_RESET) {
 80005ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005b0:	480e      	ldr	r0, [pc, #56]	@ (80005ec <ProcessDoubleClickDebouncing+0x4c>)
 80005b2:	f001 f8c3 	bl	800173c <HAL_GPIO_ReadPin>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d113      	bne.n	80005e4 <ProcessDoubleClickDebouncing+0x44>
		if (currTick - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) {
 80005bc:	4b0c      	ldr	r3, [pc, #48]	@ (80005f0 <ProcessDoubleClickDebouncing+0x50>)
 80005be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	2b0a      	cmp	r3, #10
 80005c6:	d90d      	bls.n	80005e4 <ProcessDoubleClickDebouncing+0x44>
			ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
 80005c8:	4b09      	ldr	r3, [pc, #36]	@ (80005f0 <ProcessDoubleClickDebouncing+0x50>)
 80005ca:	2203      	movs	r2, #3
 80005cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE_DEBOUNCING;
 80005d0:	4b07      	ldr	r3, [pc, #28]	@ (80005f0 <ProcessDoubleClickDebouncing+0x50>)
 80005d2:	2202      	movs	r2, #2
 80005d4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.lastPressTick = currTick;
 80005d8:	4a05      	ldr	r2, [pc, #20]	@ (80005f0 <ProcessDoubleClickDebouncing+0x50>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	6353      	str	r3, [r2, #52]	@ 0x34
			ec11Encoder.debouncingTick = 0;
 80005de:	4b04      	ldr	r3, [pc, #16]	@ (80005f0 <ProcessDoubleClickDebouncing+0x50>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	40010800 	.word	0x40010800
 80005f0:	20000180 	.word	0x20000180

080005f4 <ProcessDoubleClickReleaseDebouncing>:

void ProcessDoubleClickReleaseDebouncing()
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 80005fa:	f000 fd2d 	bl	8001058 <HAL_GetTick>
 80005fe:	6078      	str	r0, [r7, #4]
	GPIO_PinState currKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 8000600:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000604:	4811      	ldr	r0, [pc, #68]	@ (800064c <ProcessDoubleClickReleaseDebouncing+0x58>)
 8000606:	f001 f899 	bl	800173c <HAL_GPIO_ReadPin>
 800060a:	4603      	mov	r3, r0
 800060c:	70fb      	strb	r3, [r7, #3]
	if (currKeyLevel == GPIO_PIN_SET) {
 800060e:	78fb      	ldrb	r3, [r7, #3]
 8000610:	2b01      	cmp	r3, #1
 8000612:	d117      	bne.n	8000644 <ProcessDoubleClickReleaseDebouncing+0x50>
		if (ec11Encoder.debouncingTick == 0) {
 8000614:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8000616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000618:	2b00      	cmp	r3, #0
 800061a:	d102      	bne.n	8000622 <ProcessDoubleClickReleaseDebouncing+0x2e>
			ec11Encoder.debouncingTick = currTick;
 800061c:	4a0c      	ldr	r2, [pc, #48]	@ (8000650 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	6393      	str	r3, [r2, #56]	@ 0x38
		}

		if (currTick - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) { // 去抖时间到达
 8000622:	4b0b      	ldr	r3, [pc, #44]	@ (8000650 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8000624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	1ad3      	subs	r3, r2, r3
 800062a:	2b0a      	cmp	r3, #10
 800062c:	d90a      	bls.n	8000644 <ProcessDoubleClickReleaseDebouncing+0x50>
			ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
 800062e:	4b08      	ldr	r3, [pc, #32]	@ (8000650 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8000630:	2203      	movs	r2, #3
 8000632:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE;
 8000636:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8000638:	2204      	movs	r2, #4
 800063a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.debouncingTick = 0;
 800063e:	4b04      	ldr	r3, [pc, #16]	@ (8000650 <ProcessDoubleClickReleaseDebouncing+0x5c>)
 8000640:	2200      	movs	r2, #0
 8000642:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40010800 	.word	0x40010800
 8000650:	20000180 	.word	0x20000180

08000654 <ProcessDoubleClickRelease>:

void ProcessDoubleClickRelease()
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
	if (ec11Encoder.hasRotate) {
 800065a:	4b0b      	ldr	r3, [pc, #44]	@ (8000688 <ProcessDoubleClickRelease+0x34>)
 800065c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000660:	2b00      	cmp	r3, #0
 8000662:	d002      	beq.n	800066a <ProcessDoubleClickRelease+0x16>
		Ec11ResetStateMachineAnd();
 8000664:	f7ff fe56 	bl	8000314 <Ec11ResetStateMachineAnd>
 8000668:	e00b      	b.n	8000682 <ProcessDoubleClickRelease+0x2e>
		return;
	}

	KeyInfo keyInfo = { EC11_KEY, EC11_KEY_DOUBLE_CLICK, 0 };
 800066a:	4a08      	ldr	r2, [pc, #32]	@ (800068c <ProcessDoubleClickRelease+0x38>)
 800066c:	463b      	mov	r3, r7
 800066e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000672:	e883 0003 	stmia.w	r3, {r0, r1}
//	uint32_t currTick = HAL_GetTick();
//	if (currTick - ec11Encoder.lastPressTick > KEY_LONG_CLICK_TIME_700MS) {
//		keyInfo.keyState = EC11_KEY_LONG_CLICK;  // 单击+双击阈值内长按识别为长按
//	}
	WriteKeyInfo(&keyInfo);
 8000676:	463b      	mov	r3, r7
 8000678:	4618      	mov	r0, r3
 800067a:	f7ff fdeb 	bl	8000254 <WriteKeyInfo>
	Ec11ResetStateMachineAnd();
 800067e:	f7ff fe49 	bl	8000314 <Ec11ResetStateMachineAnd>
}
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000180 	.word	0x20000180
 800068c:	08003ca0 	.word	0x08003ca0

08000690 <Ec11TickProcess>:

static void Ec11TickProcess() {
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
	static GPIO_PinState currALevel = GPIO_PIN_SET;
	static GPIO_PinState currBLevel = GPIO_PIN_SET;
	static uint8_t switchACounter = 0;
	static uint8_t switchBCounter = 0;

	currALevel = HAL_GPIO_ReadPin(ec11_A_GPIO_Port, ec11_A_Pin);
 8000696:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800069a:	4869      	ldr	r0, [pc, #420]	@ (8000840 <Ec11TickProcess+0x1b0>)
 800069c:	f001 f84e 	bl	800173c <HAL_GPIO_ReadPin>
 80006a0:	4603      	mov	r3, r0
 80006a2:	461a      	mov	r2, r3
 80006a4:	4b67      	ldr	r3, [pc, #412]	@ (8000844 <Ec11TickProcess+0x1b4>)
 80006a6:	701a      	strb	r2, [r3, #0]
	currBLevel = HAL_GPIO_ReadPin(ec11_B_GPIO_Port, ec11_B_Pin);
 80006a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006ac:	4864      	ldr	r0, [pc, #400]	@ (8000840 <Ec11TickProcess+0x1b0>)
 80006ae:	f001 f845 	bl	800173c <HAL_GPIO_ReadPin>
 80006b2:	4603      	mov	r3, r0
 80006b4:	461a      	mov	r2, r3
 80006b6:	4b64      	ldr	r3, [pc, #400]	@ (8000848 <Ec11TickProcess+0x1b8>)
 80006b8:	701a      	strb	r2, [r3, #0]
	if (currALevel != lastALevel) {
 80006ba:	4b62      	ldr	r3, [pc, #392]	@ (8000844 <Ec11TickProcess+0x1b4>)
 80006bc:	781a      	ldrb	r2, [r3, #0]
 80006be:	4b63      	ldr	r3, [pc, #396]	@ (800084c <Ec11TickProcess+0x1bc>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	429a      	cmp	r2, r3
 80006c4:	f000 8086 	beq.w	80007d4 <Ec11TickProcess+0x144>
		switchACounter = (switchACounter + 1) > 2 ? 1 : (switchACounter + 1);
 80006c8:	4b61      	ldr	r3, [pc, #388]	@ (8000850 <Ec11TickProcess+0x1c0>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d804      	bhi.n	80006da <Ec11TickProcess+0x4a>
 80006d0:	4b5f      	ldr	r3, [pc, #380]	@ (8000850 <Ec11TickProcess+0x1c0>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	3301      	adds	r3, #1
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	e000      	b.n	80006dc <Ec11TickProcess+0x4c>
 80006da:	2301      	movs	r3, #1
 80006dc:	4a5c      	ldr	r2, [pc, #368]	@ (8000850 <Ec11TickProcess+0x1c0>)
 80006de:	7013      	strb	r3, [r2, #0]
		if (currALevel == GPIO_PIN_RESET) { // A相下降沿
 80006e0:	4b58      	ldr	r3, [pc, #352]	@ (8000844 <Ec11TickProcess+0x1b4>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d10b      	bne.n	8000700 <Ec11TickProcess+0x70>
			if (currBLevel == GPIO_PIN_SET) {
 80006e8:	4b57      	ldr	r3, [pc, #348]	@ (8000848 <Ec11TickProcess+0x1b8>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d103      	bne.n	80006f8 <Ec11TickProcess+0x68>
				ec11CurrentState = EC11_DIRECTION_SEQUENCE_HALF;
 80006f0:	4b58      	ldr	r3, [pc, #352]	@ (8000854 <Ec11TickProcess+0x1c4>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	701a      	strb	r2, [r3, #0]
 80006f6:	e069      	b.n	80007cc <Ec11TickProcess+0x13c>
			} else {
				ec11CurrentState = EC11_DIRECTION_REVERSE_HALF;
 80006f8:	4b56      	ldr	r3, [pc, #344]	@ (8000854 <Ec11TickProcess+0x1c4>)
 80006fa:	2202      	movs	r2, #2
 80006fc:	701a      	strb	r2, [r3, #0]
 80006fe:	e065      	b.n	80007cc <Ec11TickProcess+0x13c>
			}
		} else { // A相上升沿
			if (ec11CurrentState == EC11_DIRECTION_SEQUENCE_HALF) {
 8000700:	4b54      	ldr	r3, [pc, #336]	@ (8000854 <Ec11TickProcess+0x1c4>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b01      	cmp	r3, #1
 8000706:	d12f      	bne.n	8000768 <Ec11TickProcess+0xd8>
				if (switchBCounter == 2) {
 8000708:	4b53      	ldr	r3, [pc, #332]	@ (8000858 <Ec11TickProcess+0x1c8>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	2b02      	cmp	r3, #2
 800070e:	d103      	bne.n	8000718 <Ec11TickProcess+0x88>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 8000710:	4b50      	ldr	r3, [pc, #320]	@ (8000854 <Ec11TickProcess+0x1c4>)
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
 8000716:	e059      	b.n	80007cc <Ec11TickProcess+0x13c>
				} else if (switchBCounter == 1) {
 8000718:	4b4f      	ldr	r3, [pc, #316]	@ (8000858 <Ec11TickProcess+0x1c8>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b01      	cmp	r3, #1
 800071e:	d155      	bne.n	80007cc <Ec11TickProcess+0x13c>
					encodeCounter--;
 8000720:	4b4e      	ldr	r3, [pc, #312]	@ (800085c <Ec11TickProcess+0x1cc>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	3b01      	subs	r3, #1
 8000726:	4a4d      	ldr	r2, [pc, #308]	@ (800085c <Ec11TickProcess+0x1cc>)
 8000728:	6013      	str	r3, [r2, #0]
					sprintf(message, "--encoderCount = %ld\n", encodeCounter);
 800072a:	4b4c      	ldr	r3, [pc, #304]	@ (800085c <Ec11TickProcess+0x1cc>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	461a      	mov	r2, r3
 8000730:	494b      	ldr	r1, [pc, #300]	@ (8000860 <Ec11TickProcess+0x1d0>)
 8000732:	484c      	ldr	r0, [pc, #304]	@ (8000864 <Ec11TickProcess+0x1d4>)
 8000734:	f002 fdaa 	bl	800328c <siprintf>
//						WriteKeyInfo(&click);
//						ec11Encoder.lastClickTick = 0;
////						HAL_UART_Transmit_IT(&huart2, "xxxx", strlen("xxxx"));
//					}

					KeyInfo keyInfo = { EC11_KEY, EC11_KEY_LEFT_ROTATE, encodeCounter };
 8000738:	2301      	movs	r3, #1
 800073a:	723b      	strb	r3, [r7, #8]
 800073c:	2305      	movs	r3, #5
 800073e:	727b      	strb	r3, [r7, #9]
 8000740:	4b46      	ldr	r3, [pc, #280]	@ (800085c <Ec11TickProcess+0x1cc>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	60fb      	str	r3, [r7, #12]
					if (ec11Encoder.ec11StateMachine.currentStep == KEY_STEP_RELEASE_DEBOUNCING) {
 8000746:	4b48      	ldr	r3, [pc, #288]	@ (8000868 <Ec11TickProcess+0x1d8>)
 8000748:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800074c:	2b02      	cmp	r3, #2
 800074e:	d105      	bne.n	800075c <Ec11TickProcess+0xcc>
						ec11Encoder.hasRotate = true;
 8000750:	4b45      	ldr	r3, [pc, #276]	@ (8000868 <Ec11TickProcess+0x1d8>)
 8000752:	2201      	movs	r2, #1
 8000754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
						keyInfo.keyState = EC11_KEY_HOLD_LEFT_ROTATE;
 8000758:	2307      	movs	r3, #7
 800075a:	727b      	strb	r3, [r7, #9]
					}
					WriteKeyInfo(&keyInfo);
 800075c:	f107 0308 	add.w	r3, r7, #8
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff fd77 	bl	8000254 <WriteKeyInfo>
 8000766:	e031      	b.n	80007cc <Ec11TickProcess+0x13c>
				}
			} else if (ec11CurrentState == EC11_DIRECTION_REVERSE_HALF) {
 8000768:	4b3a      	ldr	r3, [pc, #232]	@ (8000854 <Ec11TickProcess+0x1c4>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b02      	cmp	r3, #2
 800076e:	d12d      	bne.n	80007cc <Ec11TickProcess+0x13c>
				if (switchBCounter == 1) {
 8000770:	4b39      	ldr	r3, [pc, #228]	@ (8000858 <Ec11TickProcess+0x1c8>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d103      	bne.n	8000780 <Ec11TickProcess+0xf0>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 8000778:	4b36      	ldr	r3, [pc, #216]	@ (8000854 <Ec11TickProcess+0x1c4>)
 800077a:	2200      	movs	r2, #0
 800077c:	701a      	strb	r2, [r3, #0]
 800077e:	e025      	b.n	80007cc <Ec11TickProcess+0x13c>
				} else if (switchBCounter == 2) {
 8000780:	4b35      	ldr	r3, [pc, #212]	@ (8000858 <Ec11TickProcess+0x1c8>)
 8000782:	781b      	ldrb	r3, [r3, #0]
 8000784:	2b02      	cmp	r3, #2
 8000786:	d121      	bne.n	80007cc <Ec11TickProcess+0x13c>
					encodeCounter++;
 8000788:	4b34      	ldr	r3, [pc, #208]	@ (800085c <Ec11TickProcess+0x1cc>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	3301      	adds	r3, #1
 800078e:	4a33      	ldr	r2, [pc, #204]	@ (800085c <Ec11TickProcess+0x1cc>)
 8000790:	6013      	str	r3, [r2, #0]
					sprintf(message, "++encoderCount = %ld\n", encodeCounter);
 8000792:	4b32      	ldr	r3, [pc, #200]	@ (800085c <Ec11TickProcess+0x1cc>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	461a      	mov	r2, r3
 8000798:	4934      	ldr	r1, [pc, #208]	@ (800086c <Ec11TickProcess+0x1dc>)
 800079a:	4832      	ldr	r0, [pc, #200]	@ (8000864 <Ec11TickProcess+0x1d4>)
 800079c:	f002 fd76 	bl	800328c <siprintf>
//						WriteKeyInfo(&click);
//						ec11Encoder.lastClickTick = 0;
////						HAL_UART_Transmit_IT(&huart2, "yyyy", strlen("yyyy"));
//					}

					KeyInfo keyInfo = { EC11_KEY, EC11_KEY_RIGHT_ROTATE, encodeCounter };
 80007a0:	2301      	movs	r3, #1
 80007a2:	703b      	strb	r3, [r7, #0]
 80007a4:	2306      	movs	r3, #6
 80007a6:	707b      	strb	r3, [r7, #1]
 80007a8:	4b2c      	ldr	r3, [pc, #176]	@ (800085c <Ec11TickProcess+0x1cc>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	607b      	str	r3, [r7, #4]
					if (ec11Encoder.ec11StateMachine.currentStep == KEY_STEP_RELEASE_DEBOUNCING) {
 80007ae:	4b2e      	ldr	r3, [pc, #184]	@ (8000868 <Ec11TickProcess+0x1d8>)
 80007b0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80007b4:	2b02      	cmp	r3, #2
 80007b6:	d105      	bne.n	80007c4 <Ec11TickProcess+0x134>
						ec11Encoder.hasRotate = true;
 80007b8:	4b2b      	ldr	r3, [pc, #172]	@ (8000868 <Ec11TickProcess+0x1d8>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
						keyInfo.keyState = EC11_KEY_HOLD_RIGHT_ROTATE;
 80007c0:	2308      	movs	r3, #8
 80007c2:	707b      	strb	r3, [r7, #1]
					}
					WriteKeyInfo(&keyInfo);
 80007c4:	463b      	mov	r3, r7
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff fd44 	bl	8000254 <WriteKeyInfo>
				}
			}
		}
		lastALevel = currALevel;
 80007cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000844 <Ec11TickProcess+0x1b4>)
 80007ce:	781a      	ldrb	r2, [r3, #0]
 80007d0:	4b1e      	ldr	r3, [pc, #120]	@ (800084c <Ec11TickProcess+0x1bc>)
 80007d2:	701a      	strb	r2, [r3, #0]
	}

	if (currBLevel != lastBLevel) {
 80007d4:	4b1c      	ldr	r3, [pc, #112]	@ (8000848 <Ec11TickProcess+0x1b8>)
 80007d6:	781a      	ldrb	r2, [r3, #0]
 80007d8:	4b25      	ldr	r3, [pc, #148]	@ (8000870 <Ec11TickProcess+0x1e0>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	429a      	cmp	r2, r3
 80007de:	d02a      	beq.n	8000836 <Ec11TickProcess+0x1a6>
		switchBCounter = (switchBCounter + 1) > 2 ? 1 : (switchBCounter + 1);
 80007e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000858 <Ec11TickProcess+0x1c8>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d804      	bhi.n	80007f2 <Ec11TickProcess+0x162>
 80007e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000858 <Ec11TickProcess+0x1c8>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	3301      	adds	r3, #1
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	e000      	b.n	80007f4 <Ec11TickProcess+0x164>
 80007f2:	2301      	movs	r3, #1
 80007f4:	4a18      	ldr	r2, [pc, #96]	@ (8000858 <Ec11TickProcess+0x1c8>)
 80007f6:	7013      	strb	r3, [r2, #0]
		if (currBLevel == GPIO_PIN_SET) { // B 相上升沿
 80007f8:	4b13      	ldr	r3, [pc, #76]	@ (8000848 <Ec11TickProcess+0x1b8>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d116      	bne.n	800082e <Ec11TickProcess+0x19e>
			if (ec11CurrentState == EC11_DIRECTION_SEQUENCE_HALF) {
 8000800:	4b14      	ldr	r3, [pc, #80]	@ (8000854 <Ec11TickProcess+0x1c4>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	2b01      	cmp	r3, #1
 8000806:	d107      	bne.n	8000818 <Ec11TickProcess+0x188>
				if (switchACounter == 1) {
 8000808:	4b11      	ldr	r3, [pc, #68]	@ (8000850 <Ec11TickProcess+0x1c0>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b01      	cmp	r3, #1
 800080e:	d10e      	bne.n	800082e <Ec11TickProcess+0x19e>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 8000810:	4b10      	ldr	r3, [pc, #64]	@ (8000854 <Ec11TickProcess+0x1c4>)
 8000812:	2200      	movs	r2, #0
 8000814:	701a      	strb	r2, [r3, #0]
 8000816:	e00a      	b.n	800082e <Ec11TickProcess+0x19e>
				}
			} else if (ec11CurrentState == EC11_DIRECTION_REVERSE_HALF) {
 8000818:	4b0e      	ldr	r3, [pc, #56]	@ (8000854 <Ec11TickProcess+0x1c4>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2b02      	cmp	r3, #2
 800081e:	d106      	bne.n	800082e <Ec11TickProcess+0x19e>
				if (switchACounter == 2) {
 8000820:	4b0b      	ldr	r3, [pc, #44]	@ (8000850 <Ec11TickProcess+0x1c0>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	2b02      	cmp	r3, #2
 8000826:	d102      	bne.n	800082e <Ec11TickProcess+0x19e>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 8000828:	4b0a      	ldr	r3, [pc, #40]	@ (8000854 <Ec11TickProcess+0x1c4>)
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		lastBLevel = currBLevel;
 800082e:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <Ec11TickProcess+0x1b8>)
 8000830:	781a      	ldrb	r2, [r3, #0]
 8000832:	4b0f      	ldr	r3, [pc, #60]	@ (8000870 <Ec11TickProcess+0x1e0>)
 8000834:	701a      	strb	r2, [r3, #0]
	}
}
 8000836:	bf00      	nop
 8000838:	3710      	adds	r7, #16
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40010800 	.word	0x40010800
 8000844:	20000070 	.word	0x20000070
 8000848:	20000071 	.word	0x20000071
 800084c:	20000072 	.word	0x20000072
 8000850:	200001c8 	.word	0x200001c8
 8000854:	200001c9 	.word	0x200001c9
 8000858:	200001ca 	.word	0x200001ca
 800085c:	2000017c 	.word	0x2000017c
 8000860:	08003ca8 	.word	0x08003ca8
 8000864:	200001cc 	.word	0x200001cc
 8000868:	20000180 	.word	0x20000180
 800086c:	08003cc0 	.word	0x08003cc0
 8000870:	20000073 	.word	0x20000073

08000874 <Ec11StateMachineProcess>:

void Ec11StateMachineProcess()
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
	for (int i = 0; i < sizeof(ec11StateMachineTable) / sizeof(ec11StateMachineTable[0]); ++i) {
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	e01b      	b.n	80008b8 <Ec11StateMachineProcess+0x44>
		if (ec11StateMachineTable[i].currentState == ec11Encoder.ec11StateMachine.currentState &&
 8000880:	4a12      	ldr	r2, [pc, #72]	@ (80008cc <Ec11StateMachineProcess+0x58>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8000888:	4b11      	ldr	r3, [pc, #68]	@ (80008d0 <Ec11StateMachineProcess+0x5c>)
 800088a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800088e:	429a      	cmp	r2, r3
 8000890:	d10f      	bne.n	80008b2 <Ec11StateMachineProcess+0x3e>
			ec11StateMachineTable[i].currentStep == ec11Encoder.ec11StateMachine.currentStep) {
 8000892:	4a0e      	ldr	r2, [pc, #56]	@ (80008cc <Ec11StateMachineProcess+0x58>)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	00db      	lsls	r3, r3, #3
 8000898:	4413      	add	r3, r2
 800089a:	785a      	ldrb	r2, [r3, #1]
 800089c:	4b0c      	ldr	r3, [pc, #48]	@ (80008d0 <Ec11StateMachineProcess+0x5c>)
 800089e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
		if (ec11StateMachineTable[i].currentState == ec11Encoder.ec11StateMachine.currentState &&
 80008a2:	429a      	cmp	r2, r3
 80008a4:	d105      	bne.n	80008b2 <Ec11StateMachineProcess+0x3e>
			ec11StateMachineTable[i].callback();
 80008a6:	4a09      	ldr	r2, [pc, #36]	@ (80008cc <Ec11StateMachineProcess+0x58>)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	00db      	lsls	r3, r3, #3
 80008ac:	4413      	add	r3, r2
 80008ae:	685b      	ldr	r3, [r3, #4]
 80008b0:	4798      	blx	r3
	for (int i = 0; i < sizeof(ec11StateMachineTable) / sizeof(ec11StateMachineTable[0]); ++i) {
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	3301      	adds	r3, #1
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2b07      	cmp	r3, #7
 80008bc:	d9e0      	bls.n	8000880 <Ec11StateMachineProcess+0xc>
		}
	}

	Ec11TickProcess();
 80008be:	f7ff fee7 	bl	8000690 <Ec11TickProcess>
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	20000030 	.word	0x20000030
 80008d0:	20000180 	.word	0x20000180

080008d4 <HAL_TIM_PeriodElapsedCallback>:

static uint32_t timerCounter = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
	timerCounter++;
 80008dc:	4b05      	ldr	r3, [pc, #20]	@ (80008f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	3301      	adds	r3, #1
 80008e2:	4a04      	ldr	r2, [pc, #16]	@ (80008f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008e4:	6013      	str	r3, [r2, #0]
	Ec11StateMachineProcess();
 80008e6:	f7ff ffc5 	bl	8000874 <Ec11StateMachineProcess>
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	200001c4 	.word	0x200001c4

080008f8 <ProcessKey>:

void ProcessKey()
{
 80008f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008fa:	b08b      	sub	sp, #44	@ 0x2c
 80008fc:	af06      	add	r7, sp, #24
	static uint32_t lastTick = 0;
	uint32_t currentTick = HAL_GetTick();
 80008fe:	f000 fbab 	bl	8001058 <HAL_GetTick>
 8000902:	60f8      	str	r0, [r7, #12]
	if (currentTick - lastTick < 1) {
 8000904:	4b28      	ldr	r3, [pc, #160]	@ (80009a8 <ProcessKey+0xb0>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	68fa      	ldr	r2, [r7, #12]
 800090a:	429a      	cmp	r2, r3
 800090c:	d048      	beq.n	80009a0 <ProcessKey+0xa8>
		return;
	}

	KeyInfo keyInfo;
	uint8_t remainCount = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	70fb      	strb	r3, [r7, #3]
	do {
		if (ReadKeyInfo(&keyInfo, &remainCount)) {
 8000912:	1cfa      	adds	r2, r7, #3
 8000914:	1d3b      	adds	r3, r7, #4
 8000916:	4611      	mov	r1, r2
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff fc51 	bl	80001c0 <ReadKeyInfo>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d036      	beq.n	8000992 <ProcessKey+0x9a>
			static char message[300];
			sprintf(message,
					"read %s keyState(%s,%d) encodeCounter(%ld) remain count(%d) currentTick(%ld)"
							" lastTick(%ld) timer count(%ld)\n",
					keyIndexNameArray[keyInfo.keyIndex],
 8000924:	793b      	ldrb	r3, [r7, #4]
 8000926:	461a      	mov	r2, r3
			sprintf(message,
 8000928:	4b20      	ldr	r3, [pc, #128]	@ (80009ac <ProcessKey+0xb4>)
 800092a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
					keyStateNameArray[keyInfo.keyState], keyInfo.keyState,
 800092e:	797b      	ldrb	r3, [r7, #5]
 8000930:	461a      	mov	r2, r3
			sprintf(message,
 8000932:	4b1f      	ldr	r3, [pc, #124]	@ (80009b0 <ProcessKey+0xb8>)
 8000934:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
					keyStateNameArray[keyInfo.keyState], keyInfo.keyState,
 8000938:	797b      	ldrb	r3, [r7, #5]
			sprintf(message,
 800093a:	461d      	mov	r5, r3
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	78fa      	ldrb	r2, [r7, #3]
 8000940:	4616      	mov	r6, r2
 8000942:	4a19      	ldr	r2, [pc, #100]	@ (80009a8 <ProcessKey+0xb0>)
 8000944:	6812      	ldr	r2, [r2, #0]
 8000946:	491b      	ldr	r1, [pc, #108]	@ (80009b4 <ProcessKey+0xbc>)
 8000948:	6809      	ldr	r1, [r1, #0]
 800094a:	9105      	str	r1, [sp, #20]
 800094c:	9204      	str	r2, [sp, #16]
 800094e:	68fa      	ldr	r2, [r7, #12]
 8000950:	9203      	str	r2, [sp, #12]
 8000952:	9602      	str	r6, [sp, #8]
 8000954:	9301      	str	r3, [sp, #4]
 8000956:	9500      	str	r5, [sp, #0]
 8000958:	4623      	mov	r3, r4
 800095a:	4602      	mov	r2, r0
 800095c:	4916      	ldr	r1, [pc, #88]	@ (80009b8 <ProcessKey+0xc0>)
 800095e:	4817      	ldr	r0, [pc, #92]	@ (80009bc <ProcessKey+0xc4>)
 8000960:	f002 fc94 	bl	800328c <siprintf>
					keyInfo.encodeCounter, remainCount, currentTick, lastTick,
					timerCounter);

			//		HAL_UART_Transmit_IT(&huart2, (const uint8_t*)message, strlen(message));
			send_data_safely((uint8_t*) message, strlen(message));
 8000964:	4815      	ldr	r0, [pc, #84]	@ (80009bc <ProcessKey+0xc4>)
 8000966:	f7ff fbf1 	bl	800014c <strlen>
 800096a:	4603      	mov	r3, r0
 800096c:	b29b      	uxth	r3, r3
 800096e:	4619      	mov	r1, r3
 8000970:	4812      	ldr	r0, [pc, #72]	@ (80009bc <ProcessKey+0xc4>)
 8000972:	f7ff fc07 	bl	8000184 <send_data_safely>

			if (keyInfo.keyIndex == EC11_KEY) {
 8000976:	793b      	ldrb	r3, [r7, #4]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d10a      	bne.n	8000992 <ProcessKey+0x9a>
				if (keyInfo.keyState == EC11_KEY_PRESS) {
 800097c:	797b      	ldrb	r3, [r7, #5]
 800097e:	2b01      	cmp	r3, #1
 8000980:	d007      	beq.n	8000992 <ProcessKey+0x9a>

				} else if (keyInfo.keyState == EC11_KEY_CLICK) {
 8000982:	797b      	ldrb	r3, [r7, #5]
 8000984:	2b02      	cmp	r3, #2
 8000986:	d104      	bne.n	8000992 <ProcessKey+0x9a>
					HAL_GPIO_TogglePin(Led0_GPIO_Port, Led0_Pin);
 8000988:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800098c:	480c      	ldr	r0, [pc, #48]	@ (80009c0 <ProcessKey+0xc8>)
 800098e:	f000 ff04 	bl	800179a <HAL_GPIO_TogglePin>
//					send_data_safely((uint8_t*) message, strlen(message));
				}
			}
		}

	} while (remainCount != 0);
 8000992:	78fb      	ldrb	r3, [r7, #3]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d1bc      	bne.n	8000912 <ProcessKey+0x1a>

	lastTick = currentTick;
 8000998:	4a03      	ldr	r2, [pc, #12]	@ (80009a8 <ProcessKey+0xb0>)
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	6013      	str	r3, [r2, #0]
 800099e:	e000      	b.n	80009a2 <ProcessKey+0xaa>
		return;
 80009a0:	bf00      	nop
}
 80009a2:	3714      	adds	r7, #20
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009a8:	20000230 	.word	0x20000230
 80009ac:	20000004 	.word	0x20000004
 80009b0:	2000000c 	.word	0x2000000c
 80009b4:	200001c4 	.word	0x200001c4
 80009b8:	08003cd8 	.word	0x08003cd8
 80009bc:	20000234 	.word	0x20000234
 80009c0:	40011000 	.word	0x40011000

080009c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009c8:	f000 faee 	bl	8000fa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009cc:	f000 f814 	bl	80009f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009d0:	f000 f8d0 	bl	8000b74 <MX_GPIO_Init>
  MX_TIM4_Init();
 80009d4:	f000 f856 	bl	8000a84 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80009d8:	f000 f8a2 	bl	8000b20 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim4);
 80009dc:	4805      	ldr	r0, [pc, #20]	@ (80009f4 <main+0x30>)
 80009de:	f001 fb55 	bl	800208c <HAL_TIM_Base_Start_IT>
	Ec11EncoderInit();
 80009e2:	f7ff fcb9 	bl	8000358 <Ec11EncoderInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		ProcessKey();
 80009e6:	f7ff ff87 	bl	80008f8 <ProcessKey>
		HAL_Delay(1);
 80009ea:	2001      	movs	r0, #1
 80009ec:	f000 fb3e 	bl	800106c <HAL_Delay>
		ProcessKey();
 80009f0:	bf00      	nop
 80009f2:	e7f8      	b.n	80009e6 <main+0x22>
 80009f4:	200000ec 	.word	0x200000ec

080009f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b090      	sub	sp, #64	@ 0x40
 80009fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fe:	f107 0318 	add.w	r3, r7, #24
 8000a02:	2228      	movs	r2, #40	@ 0x28
 8000a04:	2100      	movs	r1, #0
 8000a06:	4618      	mov	r0, r3
 8000a08:	f002 fc60 	bl	80032cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a0c:	1d3b      	adds	r3, r7, #4
 8000a0e:	2200      	movs	r2, #0
 8000a10:	601a      	str	r2, [r3, #0]
 8000a12:	605a      	str	r2, [r3, #4]
 8000a14:	609a      	str	r2, [r3, #8]
 8000a16:	60da      	str	r2, [r3, #12]
 8000a18:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a24:	2300      	movs	r3, #0
 8000a26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a30:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a34:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a36:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a3c:	f107 0318 	add.w	r3, r7, #24
 8000a40:	4618      	mov	r0, r3
 8000a42:	f000 fec3 	bl	80017cc <HAL_RCC_OscConfig>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000a4c:	f000 f8f8 	bl	8000c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a50:	230f      	movs	r3, #15
 8000a52:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a54:	2302      	movs	r3, #2
 8000a56:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a62:	2300      	movs	r3, #0
 8000a64:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	2102      	movs	r1, #2
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f001 f930 	bl	8001cd0 <HAL_RCC_ClockConfig>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a76:	f000 f8e3 	bl	8000c40 <Error_Handler>
  }
}
 8000a7a:	bf00      	nop
 8000a7c:	3740      	adds	r7, #64	@ 0x40
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
	...

08000a84 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a98:	463b      	mov	r3, r7
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b18 <MX_TIM4_Init+0x94>)
 8000aa2:	4a1e      	ldr	r2, [pc, #120]	@ (8000b1c <MX_TIM4_Init+0x98>)
 8000aa4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200 - 1;
 8000aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <MX_TIM4_Init+0x94>)
 8000aa8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000aac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aae:	4b1a      	ldr	r3, [pc, #104]	@ (8000b18 <MX_TIM4_Init+0x94>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10 - 1;
 8000ab4:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <MX_TIM4_Init+0x94>)
 8000ab6:	2209      	movs	r2, #9
 8000ab8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aba:	4b17      	ldr	r3, [pc, #92]	@ (8000b18 <MX_TIM4_Init+0x94>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ac0:	4b15      	ldr	r3, [pc, #84]	@ (8000b18 <MX_TIM4_Init+0x94>)
 8000ac2:	2280      	movs	r2, #128	@ 0x80
 8000ac4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000ac6:	4814      	ldr	r0, [pc, #80]	@ (8000b18 <MX_TIM4_Init+0x94>)
 8000ac8:	f001 fa90 	bl	8001fec <HAL_TIM_Base_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000ad2:	f000 f8b5 	bl	8000c40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ad6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ada:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000adc:	f107 0308 	add.w	r3, r7, #8
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	480d      	ldr	r0, [pc, #52]	@ (8000b18 <MX_TIM4_Init+0x94>)
 8000ae4:	f001 fc14 	bl	8002310 <HAL_TIM_ConfigClockSource>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000aee:	f000 f8a7 	bl	8000c40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af6:	2300      	movs	r3, #0
 8000af8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000afa:	463b      	mov	r3, r7
 8000afc:	4619      	mov	r1, r3
 8000afe:	4806      	ldr	r0, [pc, #24]	@ (8000b18 <MX_TIM4_Init+0x94>)
 8000b00:	f001 fdf6 	bl	80026f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000b0a:	f000 f899 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000b0e:	bf00      	nop
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	200000ec 	.word	0x200000ec
 8000b1c:	40000800 	.word	0x40000800

08000b20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b24:	4b11      	ldr	r3, [pc, #68]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b26:	4a12      	ldr	r2, [pc, #72]	@ (8000b70 <MX_USART2_UART_Init+0x50>)
 8000b28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b2a:	4b10      	ldr	r3, [pc, #64]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b32:	4b0e      	ldr	r3, [pc, #56]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b38:	4b0c      	ldr	r3, [pc, #48]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b44:	4b09      	ldr	r3, [pc, #36]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b46:	220c      	movs	r2, #12
 8000b48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4a:	4b08      	ldr	r3, [pc, #32]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b50:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b56:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <MX_USART2_UART_Init+0x4c>)
 8000b58:	f001 fe3a 	bl	80027d0 <HAL_UART_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b62:	f000 f86d 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	20000134 	.word	0x20000134
 8000b70:	40004400 	.word	0x40004400

08000b74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b088      	sub	sp, #32
 8000b78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7a:	f107 0310 	add.w	r3, r7, #16
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b88:	4b2a      	ldr	r3, [pc, #168]	@ (8000c34 <MX_GPIO_Init+0xc0>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	4a29      	ldr	r2, [pc, #164]	@ (8000c34 <MX_GPIO_Init+0xc0>)
 8000b8e:	f043 0310 	orr.w	r3, r3, #16
 8000b92:	6193      	str	r3, [r2, #24]
 8000b94:	4b27      	ldr	r3, [pc, #156]	@ (8000c34 <MX_GPIO_Init+0xc0>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	f003 0310 	and.w	r3, r3, #16
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ba0:	4b24      	ldr	r3, [pc, #144]	@ (8000c34 <MX_GPIO_Init+0xc0>)
 8000ba2:	699b      	ldr	r3, [r3, #24]
 8000ba4:	4a23      	ldr	r2, [pc, #140]	@ (8000c34 <MX_GPIO_Init+0xc0>)
 8000ba6:	f043 0320 	orr.w	r3, r3, #32
 8000baa:	6193      	str	r3, [r2, #24]
 8000bac:	4b21      	ldr	r3, [pc, #132]	@ (8000c34 <MX_GPIO_Init+0xc0>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	f003 0320 	and.w	r3, r3, #32
 8000bb4:	60bb      	str	r3, [r7, #8]
 8000bb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c34 <MX_GPIO_Init+0xc0>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8000c34 <MX_GPIO_Init+0xc0>)
 8000bbe:	f043 0304 	orr.w	r3, r3, #4
 8000bc2:	6193      	str	r3, [r2, #24]
 8000bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c34 <MX_GPIO_Init+0xc0>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	f003 0304 	and.w	r3, r3, #4
 8000bcc:	607b      	str	r3, [r7, #4]
 8000bce:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led0_GPIO_Port, Led0_Pin, GPIO_PIN_RESET);
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bd6:	4818      	ldr	r0, [pc, #96]	@ (8000c38 <MX_GPIO_Init+0xc4>)
 8000bd8:	f000 fdc7 	bl	800176a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Led0_Pin */
  GPIO_InitStruct.Pin = Led0_Pin;
 8000bdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be2:	2301      	movs	r3, #1
 8000be4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bea:	2302      	movs	r3, #2
 8000bec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Led0_GPIO_Port, &GPIO_InitStruct);
 8000bee:	f107 0310 	add.w	r3, r7, #16
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4810      	ldr	r0, [pc, #64]	@ (8000c38 <MX_GPIO_Init+0xc4>)
 8000bf6:	f000 fc1d 	bl	8001434 <HAL_GPIO_Init>

  /*Configure GPIO pin : Key0_Pin */
  GPIO_InitStruct.Pin = Key0_Pin;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000c02:	2302      	movs	r3, #2
 8000c04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Key0_GPIO_Port, &GPIO_InitStruct);
 8000c06:	f107 0310 	add.w	r3, r7, #16
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	480b      	ldr	r0, [pc, #44]	@ (8000c3c <MX_GPIO_Init+0xc8>)
 8000c0e:	f000 fc11 	bl	8001434 <HAL_GPIO_Init>

  /*Configure GPIO pins : ec11_A_Pin ec11_B_Pin ec11_Key_Pin */
  GPIO_InitStruct.Pin = ec11_A_Pin|ec11_B_Pin|ec11_Key_Pin;
 8000c12:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000c16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c20:	f107 0310 	add.w	r3, r7, #16
 8000c24:	4619      	mov	r1, r3
 8000c26:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <MX_GPIO_Init+0xc8>)
 8000c28:	f000 fc04 	bl	8001434 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c2c:	bf00      	nop
 8000c2e:	3720      	adds	r7, #32
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40021000 	.word	0x40021000
 8000c38:	40011000 	.word	0x40011000
 8000c3c:	40010800 	.word	0x40010800

08000c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c44:	b672      	cpsid	i
}
 8000c46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <Error_Handler+0x8>

08000c4c <cas>:
 * ptr：指向需要进行CAS操作的变量的指针。
 * old：期望的旧值。
 * new：如果ptr指向的值等于old，则将ptr指向的值更新为new。
 * 返回值：如果CAS操作成功（即ptr指向的值等于old并被更新为new），返回1；否则返回0。
 */
static int cas(volatile int32_t *ptr, int32_t old, int32_t new) {
 8000c4c:	b480      	push	{r7}
 8000c4e:	b087      	sub	sp, #28
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
    int temp;
    __asm__ __volatile__ (
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	68b9      	ldr	r1, [r7, #8]
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	e852 3f00 	ldrex	r3, [r2]
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d105      	bne.n	8000c72 <end>
 8000c66:	e842 0300 	strex	r3, r0, [r2]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d101      	bne.n	8000c72 <end>
 8000c6e:	f04f 0301 	mov.w	r3, #1

08000c72 <end>:
 8000c72:	617b      	str	r3, [r7, #20]
        "end:"
        : "=&r" (temp)        // 输出操作数，表示返回值
        : "r" (ptr), "r" (old), "r" (new) // 输入操作数
        : "cc"                // 被修改的寄存器
    );
    return temp;
 8000c74:	697b      	ldr	r3, [r7, #20]
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	371c      	adds	r7, #28
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bc80      	pop	{r7}
 8000c7e:	4770      	bx	lr

08000c80 <try_accquire_lock>:

bool try_accquire_lock(volatile int32_t *lock)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
	return cas(lock, 0, 1);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	6878      	ldr	r0, [r7, #4]
 8000c8e:	f7ff ffdd 	bl	8000c4c <cas>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	bf14      	ite	ne
 8000c98:	2301      	movne	r3, #1
 8000c9a:	2300      	moveq	r3, #0
 8000c9c:	b2db      	uxtb	r3, r3
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <accquire_spinlock>:
bool accquire_spinlock(volatile int32_t *lock, uint32_t ms)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b084      	sub	sp, #16
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
 8000cae:	6039      	str	r1, [r7, #0]
	uint32_t beginTick = HAL_GetTick();
 8000cb0:	f000 f9d2 	bl	8001058 <HAL_GetTick>
 8000cb4:	60f8      	str	r0, [r7, #12]
	while (!try_accquire_lock(lock)) {
 8000cb6:	e010      	b.n	8000cda <accquire_spinlock+0x34>
//		HAL_Delay(1);
		if (ms != 0 && HAL_GetTick() - beginTick >= ms * 1000) {
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d00d      	beq.n	8000cda <accquire_spinlock+0x34>
 8000cbe:	f000 f9cb 	bl	8001058 <HAL_GetTick>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	1ad2      	subs	r2, r2, r3
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000cce:	fb01 f303 	mul.w	r3, r1, r3
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d301      	bcc.n	8000cda <accquire_spinlock+0x34>
			return false;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e009      	b.n	8000cee <accquire_spinlock+0x48>
	while (!try_accquire_lock(lock)) {
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f7ff ffd0 	bl	8000c80 <try_accquire_lock>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	f083 0301 	eor.w	r3, r3, #1
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d1e5      	bne.n	8000cb8 <accquire_spinlock+0x12>
		}
	}
	return true;
 8000cec:	2301      	movs	r3, #1
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3710      	adds	r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <release_spinlock>:
void release_spinlock(volatile int32_t *lock)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	b082      	sub	sp, #8
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
	cas(lock, 1, 0);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2101      	movs	r1, #1
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	f7ff ffa2 	bl	8000c4c <cas>
}
 8000d08:	bf00      	nop
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d16:	4b15      	ldr	r3, [pc, #84]	@ (8000d6c <HAL_MspInit+0x5c>)
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	4a14      	ldr	r2, [pc, #80]	@ (8000d6c <HAL_MspInit+0x5c>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	6193      	str	r3, [r2, #24]
 8000d22:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <HAL_MspInit+0x5c>)
 8000d24:	699b      	ldr	r3, [r3, #24]
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	60bb      	str	r3, [r7, #8]
 8000d2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d6c <HAL_MspInit+0x5c>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	4a0e      	ldr	r2, [pc, #56]	@ (8000d6c <HAL_MspInit+0x5c>)
 8000d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d38:	61d3      	str	r3, [r2, #28]
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <HAL_MspInit+0x5c>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d46:	4b0a      	ldr	r3, [pc, #40]	@ (8000d70 <HAL_MspInit+0x60>)
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	4a04      	ldr	r2, [pc, #16]	@ (8000d70 <HAL_MspInit+0x60>)
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d62:	bf00      	nop
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	40010000 	.word	0x40010000

08000d74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a0d      	ldr	r2, [pc, #52]	@ (8000db8 <HAL_TIM_Base_MspInit+0x44>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d113      	bne.n	8000dae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000d86:	4b0d      	ldr	r3, [pc, #52]	@ (8000dbc <HAL_TIM_Base_MspInit+0x48>)
 8000d88:	69db      	ldr	r3, [r3, #28]
 8000d8a:	4a0c      	ldr	r2, [pc, #48]	@ (8000dbc <HAL_TIM_Base_MspInit+0x48>)
 8000d8c:	f043 0304 	orr.w	r3, r3, #4
 8000d90:	61d3      	str	r3, [r2, #28]
 8000d92:	4b0a      	ldr	r3, [pc, #40]	@ (8000dbc <HAL_TIM_Base_MspInit+0x48>)
 8000d94:	69db      	ldr	r3, [r3, #28]
 8000d96:	f003 0304 	and.w	r3, r3, #4
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2100      	movs	r1, #0
 8000da2:	201e      	movs	r0, #30
 8000da4:	f000 fa5d 	bl	8001262 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000da8:	201e      	movs	r0, #30
 8000daa:	f000 fa76 	bl	800129a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8000dae:	bf00      	nop
 8000db0:	3710      	adds	r7, #16
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40000800 	.word	0x40000800
 8000dbc:	40021000 	.word	0x40021000

08000dc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b088      	sub	sp, #32
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 0310 	add.w	r3, r7, #16
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a1f      	ldr	r2, [pc, #124]	@ (8000e58 <HAL_UART_MspInit+0x98>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d137      	bne.n	8000e50 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000de0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e5c <HAL_UART_MspInit+0x9c>)
 8000de2:	69db      	ldr	r3, [r3, #28]
 8000de4:	4a1d      	ldr	r2, [pc, #116]	@ (8000e5c <HAL_UART_MspInit+0x9c>)
 8000de6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dea:	61d3      	str	r3, [r2, #28]
 8000dec:	4b1b      	ldr	r3, [pc, #108]	@ (8000e5c <HAL_UART_MspInit+0x9c>)
 8000dee:	69db      	ldr	r3, [r3, #28]
 8000df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <HAL_UART_MspInit+0x9c>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	4a17      	ldr	r2, [pc, #92]	@ (8000e5c <HAL_UART_MspInit+0x9c>)
 8000dfe:	f043 0304 	orr.w	r3, r3, #4
 8000e02:	6193      	str	r3, [r2, #24]
 8000e04:	4b15      	ldr	r3, [pc, #84]	@ (8000e5c <HAL_UART_MspInit+0x9c>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	f003 0304 	and.w	r3, r3, #4
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e10:	2304      	movs	r3, #4
 8000e12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	2302      	movs	r3, #2
 8000e16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1c:	f107 0310 	add.w	r3, r7, #16
 8000e20:	4619      	mov	r1, r3
 8000e22:	480f      	ldr	r0, [pc, #60]	@ (8000e60 <HAL_UART_MspInit+0xa0>)
 8000e24:	f000 fb06 	bl	8001434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e28:	2308      	movs	r3, #8
 8000e2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e34:	f107 0310 	add.w	r3, r7, #16
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4809      	ldr	r0, [pc, #36]	@ (8000e60 <HAL_UART_MspInit+0xa0>)
 8000e3c:	f000 fafa 	bl	8001434 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2100      	movs	r1, #0
 8000e44:	2026      	movs	r0, #38	@ 0x26
 8000e46:	f000 fa0c 	bl	8001262 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e4a:	2026      	movs	r0, #38	@ 0x26
 8000e4c:	f000 fa25 	bl	800129a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000e50:	bf00      	nop
 8000e52:	3720      	adds	r7, #32
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40004400 	.word	0x40004400
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	40010800 	.word	0x40010800

08000e64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <NMI_Handler+0x4>

08000e6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <HardFault_Handler+0x4>

08000e74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <MemManage_Handler+0x4>

08000e7c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <BusFault_Handler+0x4>

08000e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <UsageFault_Handler+0x4>

08000e8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr

08000e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bc80      	pop	{r7}
 8000ea2:	4770      	bx	lr

08000ea4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr

08000eb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eb4:	f000 f8be 	bl	8001034 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000ec0:	4802      	ldr	r0, [pc, #8]	@ (8000ecc <TIM4_IRQHandler+0x10>)
 8000ec2:	f001 f935 	bl	8002130 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	200000ec 	.word	0x200000ec

08000ed0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ed4:	4802      	ldr	r0, [pc, #8]	@ (8000ee0 <USART2_IRQHandler+0x10>)
 8000ed6:	f001 fd01 	bl	80028dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000134 	.word	0x20000134

08000ee4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eec:	4a14      	ldr	r2, [pc, #80]	@ (8000f40 <_sbrk+0x5c>)
 8000eee:	4b15      	ldr	r3, [pc, #84]	@ (8000f44 <_sbrk+0x60>)
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ef8:	4b13      	ldr	r3, [pc, #76]	@ (8000f48 <_sbrk+0x64>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d102      	bne.n	8000f06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f00:	4b11      	ldr	r3, [pc, #68]	@ (8000f48 <_sbrk+0x64>)
 8000f02:	4a12      	ldr	r2, [pc, #72]	@ (8000f4c <_sbrk+0x68>)
 8000f04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <_sbrk+0x64>)
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d207      	bcs.n	8000f24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f14:	f002 f9e2 	bl	80032dc <__errno>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	220c      	movs	r2, #12
 8000f1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f22:	e009      	b.n	8000f38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f24:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <_sbrk+0x64>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f2a:	4b07      	ldr	r3, [pc, #28]	@ (8000f48 <_sbrk+0x64>)
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4413      	add	r3, r2
 8000f32:	4a05      	ldr	r2, [pc, #20]	@ (8000f48 <_sbrk+0x64>)
 8000f34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f36:	68fb      	ldr	r3, [r7, #12]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3718      	adds	r7, #24
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20005000 	.word	0x20005000
 8000f44:	00000400 	.word	0x00000400
 8000f48:	20000360 	.word	0x20000360
 8000f4c:	200004b0 	.word	0x200004b0

08000f50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bc80      	pop	{r7}
 8000f5a:	4770      	bx	lr

08000f5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f5c:	f7ff fff8 	bl	8000f50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f60:	480b      	ldr	r0, [pc, #44]	@ (8000f90 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000f62:	490c      	ldr	r1, [pc, #48]	@ (8000f94 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000f64:	4a0c      	ldr	r2, [pc, #48]	@ (8000f98 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000f66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f68:	e002      	b.n	8000f70 <LoopCopyDataInit>

08000f6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f6e:	3304      	adds	r3, #4

08000f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f74:	d3f9      	bcc.n	8000f6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f76:	4a09      	ldr	r2, [pc, #36]	@ (8000f9c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000f78:	4c09      	ldr	r4, [pc, #36]	@ (8000fa0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f7c:	e001      	b.n	8000f82 <LoopFillZerobss>

08000f7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f80:	3204      	adds	r2, #4

08000f82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f84:	d3fb      	bcc.n	8000f7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f86:	f002 f9af 	bl	80032e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f8a:	f7ff fd1b 	bl	80009c4 <main>
  bx lr
 8000f8e:	4770      	bx	lr
  ldr r0, =_sdata
 8000f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f94:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8000f98:	08003db8 	.word	0x08003db8
  ldr r2, =_sbss
 8000f9c:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8000fa0:	200004b0 	.word	0x200004b0

08000fa4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fa4:	e7fe      	b.n	8000fa4 <ADC1_2_IRQHandler>
	...

08000fa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fac:	4b08      	ldr	r3, [pc, #32]	@ (8000fd0 <HAL_Init+0x28>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a07      	ldr	r2, [pc, #28]	@ (8000fd0 <HAL_Init+0x28>)
 8000fb2:	f043 0310 	orr.w	r3, r3, #16
 8000fb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb8:	2003      	movs	r0, #3
 8000fba:	f000 f947 	bl	800124c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fbe:	200f      	movs	r0, #15
 8000fc0:	f000 f808 	bl	8000fd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc4:	f7ff fea4 	bl	8000d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40022000 	.word	0x40022000

08000fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fdc:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <HAL_InitTick+0x54>)
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	4b12      	ldr	r3, [pc, #72]	@ (800102c <HAL_InitTick+0x58>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f95f 	bl	80012b6 <HAL_SYSTICK_Config>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e00e      	b.n	8001020 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b0f      	cmp	r3, #15
 8001006:	d80a      	bhi.n	800101e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001008:	2200      	movs	r2, #0
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	f04f 30ff 	mov.w	r0, #4294967295
 8001010:	f000 f927 	bl	8001262 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001014:	4a06      	ldr	r2, [pc, #24]	@ (8001030 <HAL_InitTick+0x5c>)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800101a:	2300      	movs	r3, #0
 800101c:	e000      	b.n	8001020 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000074 	.word	0x20000074
 800102c:	2000007c 	.word	0x2000007c
 8001030:	20000078 	.word	0x20000078

08001034 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001038:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <HAL_IncTick+0x1c>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	461a      	mov	r2, r3
 800103e:	4b05      	ldr	r3, [pc, #20]	@ (8001054 <HAL_IncTick+0x20>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4413      	add	r3, r2
 8001044:	4a03      	ldr	r2, [pc, #12]	@ (8001054 <HAL_IncTick+0x20>)
 8001046:	6013      	str	r3, [r2, #0]
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr
 8001050:	2000007c 	.word	0x2000007c
 8001054:	20000364 	.word	0x20000364

08001058 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  return uwTick;
 800105c:	4b02      	ldr	r3, [pc, #8]	@ (8001068 <HAL_GetTick+0x10>)
 800105e:	681b      	ldr	r3, [r3, #0]
}
 8001060:	4618      	mov	r0, r3
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr
 8001068:	20000364 	.word	0x20000364

0800106c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001074:	f7ff fff0 	bl	8001058 <HAL_GetTick>
 8001078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001084:	d005      	beq.n	8001092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001086:	4b0a      	ldr	r3, [pc, #40]	@ (80010b0 <HAL_Delay+0x44>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	461a      	mov	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4413      	add	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001092:	bf00      	nop
 8001094:	f7ff ffe0 	bl	8001058 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d8f7      	bhi.n	8001094 <HAL_Delay+0x28>
  {
  }
}
 80010a4:	bf00      	nop
 80010a6:	bf00      	nop
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	2000007c 	.word	0x2000007c

080010b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010c4:	4b0c      	ldr	r3, [pc, #48]	@ (80010f8 <__NVIC_SetPriorityGrouping+0x44>)
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ca:	68ba      	ldr	r2, [r7, #8]
 80010cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010d0:	4013      	ands	r3, r2
 80010d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010e6:	4a04      	ldr	r2, [pc, #16]	@ (80010f8 <__NVIC_SetPriorityGrouping+0x44>)
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	60d3      	str	r3, [r2, #12]
}
 80010ec:	bf00      	nop
 80010ee:	3714      	adds	r7, #20
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bc80      	pop	{r7}
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001100:	4b04      	ldr	r3, [pc, #16]	@ (8001114 <__NVIC_GetPriorityGrouping+0x18>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	0a1b      	lsrs	r3, r3, #8
 8001106:	f003 0307 	and.w	r3, r3, #7
}
 800110a:	4618      	mov	r0, r3
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001126:	2b00      	cmp	r3, #0
 8001128:	db0b      	blt.n	8001142 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	f003 021f 	and.w	r2, r3, #31
 8001130:	4906      	ldr	r1, [pc, #24]	@ (800114c <__NVIC_EnableIRQ+0x34>)
 8001132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001136:	095b      	lsrs	r3, r3, #5
 8001138:	2001      	movs	r0, #1
 800113a:	fa00 f202 	lsl.w	r2, r0, r2
 800113e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	bc80      	pop	{r7}
 800114a:	4770      	bx	lr
 800114c:	e000e100 	.word	0xe000e100

08001150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	6039      	str	r1, [r7, #0]
 800115a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800115c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001160:	2b00      	cmp	r3, #0
 8001162:	db0a      	blt.n	800117a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	b2da      	uxtb	r2, r3
 8001168:	490c      	ldr	r1, [pc, #48]	@ (800119c <__NVIC_SetPriority+0x4c>)
 800116a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116e:	0112      	lsls	r2, r2, #4
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	440b      	add	r3, r1
 8001174:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001178:	e00a      	b.n	8001190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	b2da      	uxtb	r2, r3
 800117e:	4908      	ldr	r1, [pc, #32]	@ (80011a0 <__NVIC_SetPriority+0x50>)
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	f003 030f 	and.w	r3, r3, #15
 8001186:	3b04      	subs	r3, #4
 8001188:	0112      	lsls	r2, r2, #4
 800118a:	b2d2      	uxtb	r2, r2
 800118c:	440b      	add	r3, r1
 800118e:	761a      	strb	r2, [r3, #24]
}
 8001190:	bf00      	nop
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	bc80      	pop	{r7}
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	e000e100 	.word	0xe000e100
 80011a0:	e000ed00 	.word	0xe000ed00

080011a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b089      	sub	sp, #36	@ 0x24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	f1c3 0307 	rsb	r3, r3, #7
 80011be:	2b04      	cmp	r3, #4
 80011c0:	bf28      	it	cs
 80011c2:	2304      	movcs	r3, #4
 80011c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	3304      	adds	r3, #4
 80011ca:	2b06      	cmp	r3, #6
 80011cc:	d902      	bls.n	80011d4 <NVIC_EncodePriority+0x30>
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	3b03      	subs	r3, #3
 80011d2:	e000      	b.n	80011d6 <NVIC_EncodePriority+0x32>
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d8:	f04f 32ff 	mov.w	r2, #4294967295
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	fa02 f303 	lsl.w	r3, r2, r3
 80011e2:	43da      	mvns	r2, r3
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	401a      	ands	r2, r3
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011ec:	f04f 31ff 	mov.w	r1, #4294967295
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	fa01 f303 	lsl.w	r3, r1, r3
 80011f6:	43d9      	mvns	r1, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011fc:	4313      	orrs	r3, r2
         );
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3724      	adds	r7, #36	@ 0x24
 8001202:	46bd      	mov	sp, r7
 8001204:	bc80      	pop	{r7}
 8001206:	4770      	bx	lr

08001208 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	3b01      	subs	r3, #1
 8001214:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001218:	d301      	bcc.n	800121e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800121a:	2301      	movs	r3, #1
 800121c:	e00f      	b.n	800123e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800121e:	4a0a      	ldr	r2, [pc, #40]	@ (8001248 <SysTick_Config+0x40>)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3b01      	subs	r3, #1
 8001224:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001226:	210f      	movs	r1, #15
 8001228:	f04f 30ff 	mov.w	r0, #4294967295
 800122c:	f7ff ff90 	bl	8001150 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001230:	4b05      	ldr	r3, [pc, #20]	@ (8001248 <SysTick_Config+0x40>)
 8001232:	2200      	movs	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001236:	4b04      	ldr	r3, [pc, #16]	@ (8001248 <SysTick_Config+0x40>)
 8001238:	2207      	movs	r2, #7
 800123a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	e000e010 	.word	0xe000e010

0800124c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f7ff ff2d 	bl	80010b4 <__NVIC_SetPriorityGrouping>
}
 800125a:	bf00      	nop
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001262:	b580      	push	{r7, lr}
 8001264:	b086      	sub	sp, #24
 8001266:	af00      	add	r7, sp, #0
 8001268:	4603      	mov	r3, r0
 800126a:	60b9      	str	r1, [r7, #8]
 800126c:	607a      	str	r2, [r7, #4]
 800126e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001274:	f7ff ff42 	bl	80010fc <__NVIC_GetPriorityGrouping>
 8001278:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	68b9      	ldr	r1, [r7, #8]
 800127e:	6978      	ldr	r0, [r7, #20]
 8001280:	f7ff ff90 	bl	80011a4 <NVIC_EncodePriority>
 8001284:	4602      	mov	r2, r0
 8001286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff5f 	bl	8001150 <__NVIC_SetPriority>
}
 8001292:	bf00      	nop
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
 80012a0:	4603      	mov	r3, r0
 80012a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff ff35 	bl	8001118 <__NVIC_EnableIRQ>
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b082      	sub	sp, #8
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff ffa2 	bl	8001208 <SysTick_Config>
 80012c4:	4603      	mov	r3, r0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b085      	sub	sp, #20
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012d6:	2300      	movs	r3, #0
 80012d8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d008      	beq.n	80012f8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2204      	movs	r2, #4
 80012ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2200      	movs	r2, #0
 80012f0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e020      	b.n	800133a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f022 020e 	bic.w	r2, r2, #14
 8001306:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f022 0201 	bic.w	r2, r2, #1
 8001316:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001320:	2101      	movs	r1, #1
 8001322:	fa01 f202 	lsl.w	r2, r1, r2
 8001326:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2201      	movs	r2, #1
 800132c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2200      	movs	r2, #0
 8001334:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001338:	7bfb      	ldrb	r3, [r7, #15]
}
 800133a:	4618      	mov	r0, r3
 800133c:	3714      	adds	r7, #20
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr

08001344 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800134c:	2300      	movs	r3, #0
 800134e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001356:	b2db      	uxtb	r3, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d005      	beq.n	8001368 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2204      	movs	r2, #4
 8001360:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	e051      	b.n	800140c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f022 020e 	bic.w	r2, r2, #14
 8001376:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f022 0201 	bic.w	r2, r2, #1
 8001386:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a22      	ldr	r2, [pc, #136]	@ (8001418 <HAL_DMA_Abort_IT+0xd4>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d029      	beq.n	80013e6 <HAL_DMA_Abort_IT+0xa2>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a21      	ldr	r2, [pc, #132]	@ (800141c <HAL_DMA_Abort_IT+0xd8>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d022      	beq.n	80013e2 <HAL_DMA_Abort_IT+0x9e>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001420 <HAL_DMA_Abort_IT+0xdc>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d01a      	beq.n	80013dc <HAL_DMA_Abort_IT+0x98>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001424 <HAL_DMA_Abort_IT+0xe0>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d012      	beq.n	80013d6 <HAL_DMA_Abort_IT+0x92>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a1c      	ldr	r2, [pc, #112]	@ (8001428 <HAL_DMA_Abort_IT+0xe4>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d00a      	beq.n	80013d0 <HAL_DMA_Abort_IT+0x8c>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a1b      	ldr	r2, [pc, #108]	@ (800142c <HAL_DMA_Abort_IT+0xe8>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d102      	bne.n	80013ca <HAL_DMA_Abort_IT+0x86>
 80013c4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80013c8:	e00e      	b.n	80013e8 <HAL_DMA_Abort_IT+0xa4>
 80013ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80013ce:	e00b      	b.n	80013e8 <HAL_DMA_Abort_IT+0xa4>
 80013d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013d4:	e008      	b.n	80013e8 <HAL_DMA_Abort_IT+0xa4>
 80013d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013da:	e005      	b.n	80013e8 <HAL_DMA_Abort_IT+0xa4>
 80013dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013e0:	e002      	b.n	80013e8 <HAL_DMA_Abort_IT+0xa4>
 80013e2:	2310      	movs	r3, #16
 80013e4:	e000      	b.n	80013e8 <HAL_DMA_Abort_IT+0xa4>
 80013e6:	2301      	movs	r3, #1
 80013e8:	4a11      	ldr	r2, [pc, #68]	@ (8001430 <HAL_DMA_Abort_IT+0xec>)
 80013ea:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2201      	movs	r2, #1
 80013f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001400:	2b00      	cmp	r3, #0
 8001402:	d003      	beq.n	800140c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	4798      	blx	r3
    } 
  }
  return status;
 800140c:	7bfb      	ldrb	r3, [r7, #15]
}
 800140e:	4618      	mov	r0, r3
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40020008 	.word	0x40020008
 800141c:	4002001c 	.word	0x4002001c
 8001420:	40020030 	.word	0x40020030
 8001424:	40020044 	.word	0x40020044
 8001428:	40020058 	.word	0x40020058
 800142c:	4002006c 	.word	0x4002006c
 8001430:	40020000 	.word	0x40020000

08001434 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001434:	b480      	push	{r7}
 8001436:	b08b      	sub	sp, #44	@ 0x2c
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800143e:	2300      	movs	r3, #0
 8001440:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001442:	2300      	movs	r3, #0
 8001444:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001446:	e169      	b.n	800171c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001448:	2201      	movs	r2, #1
 800144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	69fa      	ldr	r2, [r7, #28]
 8001458:	4013      	ands	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	429a      	cmp	r2, r3
 8001462:	f040 8158 	bne.w	8001716 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	4a9a      	ldr	r2, [pc, #616]	@ (80016d4 <HAL_GPIO_Init+0x2a0>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d05e      	beq.n	800152e <HAL_GPIO_Init+0xfa>
 8001470:	4a98      	ldr	r2, [pc, #608]	@ (80016d4 <HAL_GPIO_Init+0x2a0>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d875      	bhi.n	8001562 <HAL_GPIO_Init+0x12e>
 8001476:	4a98      	ldr	r2, [pc, #608]	@ (80016d8 <HAL_GPIO_Init+0x2a4>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d058      	beq.n	800152e <HAL_GPIO_Init+0xfa>
 800147c:	4a96      	ldr	r2, [pc, #600]	@ (80016d8 <HAL_GPIO_Init+0x2a4>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d86f      	bhi.n	8001562 <HAL_GPIO_Init+0x12e>
 8001482:	4a96      	ldr	r2, [pc, #600]	@ (80016dc <HAL_GPIO_Init+0x2a8>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d052      	beq.n	800152e <HAL_GPIO_Init+0xfa>
 8001488:	4a94      	ldr	r2, [pc, #592]	@ (80016dc <HAL_GPIO_Init+0x2a8>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d869      	bhi.n	8001562 <HAL_GPIO_Init+0x12e>
 800148e:	4a94      	ldr	r2, [pc, #592]	@ (80016e0 <HAL_GPIO_Init+0x2ac>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d04c      	beq.n	800152e <HAL_GPIO_Init+0xfa>
 8001494:	4a92      	ldr	r2, [pc, #584]	@ (80016e0 <HAL_GPIO_Init+0x2ac>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d863      	bhi.n	8001562 <HAL_GPIO_Init+0x12e>
 800149a:	4a92      	ldr	r2, [pc, #584]	@ (80016e4 <HAL_GPIO_Init+0x2b0>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d046      	beq.n	800152e <HAL_GPIO_Init+0xfa>
 80014a0:	4a90      	ldr	r2, [pc, #576]	@ (80016e4 <HAL_GPIO_Init+0x2b0>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d85d      	bhi.n	8001562 <HAL_GPIO_Init+0x12e>
 80014a6:	2b12      	cmp	r3, #18
 80014a8:	d82a      	bhi.n	8001500 <HAL_GPIO_Init+0xcc>
 80014aa:	2b12      	cmp	r3, #18
 80014ac:	d859      	bhi.n	8001562 <HAL_GPIO_Init+0x12e>
 80014ae:	a201      	add	r2, pc, #4	@ (adr r2, 80014b4 <HAL_GPIO_Init+0x80>)
 80014b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014b4:	0800152f 	.word	0x0800152f
 80014b8:	08001509 	.word	0x08001509
 80014bc:	0800151b 	.word	0x0800151b
 80014c0:	0800155d 	.word	0x0800155d
 80014c4:	08001563 	.word	0x08001563
 80014c8:	08001563 	.word	0x08001563
 80014cc:	08001563 	.word	0x08001563
 80014d0:	08001563 	.word	0x08001563
 80014d4:	08001563 	.word	0x08001563
 80014d8:	08001563 	.word	0x08001563
 80014dc:	08001563 	.word	0x08001563
 80014e0:	08001563 	.word	0x08001563
 80014e4:	08001563 	.word	0x08001563
 80014e8:	08001563 	.word	0x08001563
 80014ec:	08001563 	.word	0x08001563
 80014f0:	08001563 	.word	0x08001563
 80014f4:	08001563 	.word	0x08001563
 80014f8:	08001511 	.word	0x08001511
 80014fc:	08001525 	.word	0x08001525
 8001500:	4a79      	ldr	r2, [pc, #484]	@ (80016e8 <HAL_GPIO_Init+0x2b4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d013      	beq.n	800152e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001506:	e02c      	b.n	8001562 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	623b      	str	r3, [r7, #32]
          break;
 800150e:	e029      	b.n	8001564 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	3304      	adds	r3, #4
 8001516:	623b      	str	r3, [r7, #32]
          break;
 8001518:	e024      	b.n	8001564 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	68db      	ldr	r3, [r3, #12]
 800151e:	3308      	adds	r3, #8
 8001520:	623b      	str	r3, [r7, #32]
          break;
 8001522:	e01f      	b.n	8001564 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	330c      	adds	r3, #12
 800152a:	623b      	str	r3, [r7, #32]
          break;
 800152c:	e01a      	b.n	8001564 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d102      	bne.n	800153c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001536:	2304      	movs	r3, #4
 8001538:	623b      	str	r3, [r7, #32]
          break;
 800153a:	e013      	b.n	8001564 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	2b01      	cmp	r3, #1
 8001542:	d105      	bne.n	8001550 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001544:	2308      	movs	r3, #8
 8001546:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	69fa      	ldr	r2, [r7, #28]
 800154c:	611a      	str	r2, [r3, #16]
          break;
 800154e:	e009      	b.n	8001564 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001550:	2308      	movs	r3, #8
 8001552:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	69fa      	ldr	r2, [r7, #28]
 8001558:	615a      	str	r2, [r3, #20]
          break;
 800155a:	e003      	b.n	8001564 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800155c:	2300      	movs	r3, #0
 800155e:	623b      	str	r3, [r7, #32]
          break;
 8001560:	e000      	b.n	8001564 <HAL_GPIO_Init+0x130>
          break;
 8001562:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	2bff      	cmp	r3, #255	@ 0xff
 8001568:	d801      	bhi.n	800156e <HAL_GPIO_Init+0x13a>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	e001      	b.n	8001572 <HAL_GPIO_Init+0x13e>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3304      	adds	r3, #4
 8001572:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	2bff      	cmp	r3, #255	@ 0xff
 8001578:	d802      	bhi.n	8001580 <HAL_GPIO_Init+0x14c>
 800157a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	e002      	b.n	8001586 <HAL_GPIO_Init+0x152>
 8001580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001582:	3b08      	subs	r3, #8
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	210f      	movs	r1, #15
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	fa01 f303 	lsl.w	r3, r1, r3
 8001594:	43db      	mvns	r3, r3
 8001596:	401a      	ands	r2, r3
 8001598:	6a39      	ldr	r1, [r7, #32]
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	fa01 f303 	lsl.w	r3, r1, r3
 80015a0:	431a      	orrs	r2, r3
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	f000 80b1 	beq.w	8001716 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015b4:	4b4d      	ldr	r3, [pc, #308]	@ (80016ec <HAL_GPIO_Init+0x2b8>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	4a4c      	ldr	r2, [pc, #304]	@ (80016ec <HAL_GPIO_Init+0x2b8>)
 80015ba:	f043 0301 	orr.w	r3, r3, #1
 80015be:	6193      	str	r3, [r2, #24]
 80015c0:	4b4a      	ldr	r3, [pc, #296]	@ (80016ec <HAL_GPIO_Init+0x2b8>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	60bb      	str	r3, [r7, #8]
 80015ca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015cc:	4a48      	ldr	r2, [pc, #288]	@ (80016f0 <HAL_GPIO_Init+0x2bc>)
 80015ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d0:	089b      	lsrs	r3, r3, #2
 80015d2:	3302      	adds	r3, #2
 80015d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015dc:	f003 0303 	and.w	r3, r3, #3
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	220f      	movs	r2, #15
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	43db      	mvns	r3, r3
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	4013      	ands	r3, r2
 80015ee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a40      	ldr	r2, [pc, #256]	@ (80016f4 <HAL_GPIO_Init+0x2c0>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d013      	beq.n	8001620 <HAL_GPIO_Init+0x1ec>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a3f      	ldr	r2, [pc, #252]	@ (80016f8 <HAL_GPIO_Init+0x2c4>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d00d      	beq.n	800161c <HAL_GPIO_Init+0x1e8>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4a3e      	ldr	r2, [pc, #248]	@ (80016fc <HAL_GPIO_Init+0x2c8>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d007      	beq.n	8001618 <HAL_GPIO_Init+0x1e4>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	4a3d      	ldr	r2, [pc, #244]	@ (8001700 <HAL_GPIO_Init+0x2cc>)
 800160c:	4293      	cmp	r3, r2
 800160e:	d101      	bne.n	8001614 <HAL_GPIO_Init+0x1e0>
 8001610:	2303      	movs	r3, #3
 8001612:	e006      	b.n	8001622 <HAL_GPIO_Init+0x1ee>
 8001614:	2304      	movs	r3, #4
 8001616:	e004      	b.n	8001622 <HAL_GPIO_Init+0x1ee>
 8001618:	2302      	movs	r3, #2
 800161a:	e002      	b.n	8001622 <HAL_GPIO_Init+0x1ee>
 800161c:	2301      	movs	r3, #1
 800161e:	e000      	b.n	8001622 <HAL_GPIO_Init+0x1ee>
 8001620:	2300      	movs	r3, #0
 8001622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001624:	f002 0203 	and.w	r2, r2, #3
 8001628:	0092      	lsls	r2, r2, #2
 800162a:	4093      	lsls	r3, r2
 800162c:	68fa      	ldr	r2, [r7, #12]
 800162e:	4313      	orrs	r3, r2
 8001630:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001632:	492f      	ldr	r1, [pc, #188]	@ (80016f0 <HAL_GPIO_Init+0x2bc>)
 8001634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001636:	089b      	lsrs	r3, r3, #2
 8001638:	3302      	adds	r3, #2
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001648:	2b00      	cmp	r3, #0
 800164a:	d006      	beq.n	800165a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800164c:	4b2d      	ldr	r3, [pc, #180]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 800164e:	689a      	ldr	r2, [r3, #8]
 8001650:	492c      	ldr	r1, [pc, #176]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	4313      	orrs	r3, r2
 8001656:	608b      	str	r3, [r1, #8]
 8001658:	e006      	b.n	8001668 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800165a:	4b2a      	ldr	r3, [pc, #168]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	69bb      	ldr	r3, [r7, #24]
 8001660:	43db      	mvns	r3, r3
 8001662:	4928      	ldr	r1, [pc, #160]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 8001664:	4013      	ands	r3, r2
 8001666:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d006      	beq.n	8001682 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001674:	4b23      	ldr	r3, [pc, #140]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 8001676:	68da      	ldr	r2, [r3, #12]
 8001678:	4922      	ldr	r1, [pc, #136]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	4313      	orrs	r3, r2
 800167e:	60cb      	str	r3, [r1, #12]
 8001680:	e006      	b.n	8001690 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001682:	4b20      	ldr	r3, [pc, #128]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 8001684:	68da      	ldr	r2, [r3, #12]
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	43db      	mvns	r3, r3
 800168a:	491e      	ldr	r1, [pc, #120]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 800168c:	4013      	ands	r3, r2
 800168e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d006      	beq.n	80016aa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800169c:	4b19      	ldr	r3, [pc, #100]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 800169e:	685a      	ldr	r2, [r3, #4]
 80016a0:	4918      	ldr	r1, [pc, #96]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
 80016a8:	e006      	b.n	80016b8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016aa:	4b16      	ldr	r3, [pc, #88]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	43db      	mvns	r3, r3
 80016b2:	4914      	ldr	r1, [pc, #80]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 80016b4:	4013      	ands	r3, r2
 80016b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d021      	beq.n	8001708 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	490e      	ldr	r1, [pc, #56]	@ (8001704 <HAL_GPIO_Init+0x2d0>)
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	600b      	str	r3, [r1, #0]
 80016d0:	e021      	b.n	8001716 <HAL_GPIO_Init+0x2e2>
 80016d2:	bf00      	nop
 80016d4:	10320000 	.word	0x10320000
 80016d8:	10310000 	.word	0x10310000
 80016dc:	10220000 	.word	0x10220000
 80016e0:	10210000 	.word	0x10210000
 80016e4:	10120000 	.word	0x10120000
 80016e8:	10110000 	.word	0x10110000
 80016ec:	40021000 	.word	0x40021000
 80016f0:	40010000 	.word	0x40010000
 80016f4:	40010800 	.word	0x40010800
 80016f8:	40010c00 	.word	0x40010c00
 80016fc:	40011000 	.word	0x40011000
 8001700:	40011400 	.word	0x40011400
 8001704:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <HAL_GPIO_Init+0x304>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	43db      	mvns	r3, r3
 8001710:	4909      	ldr	r1, [pc, #36]	@ (8001738 <HAL_GPIO_Init+0x304>)
 8001712:	4013      	ands	r3, r2
 8001714:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001718:	3301      	adds	r3, #1
 800171a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001722:	fa22 f303 	lsr.w	r3, r2, r3
 8001726:	2b00      	cmp	r3, #0
 8001728:	f47f ae8e 	bne.w	8001448 <HAL_GPIO_Init+0x14>
  }
}
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	372c      	adds	r7, #44	@ 0x2c
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	40010400 	.word	0x40010400

0800173c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689a      	ldr	r2, [r3, #8]
 800174c:	887b      	ldrh	r3, [r7, #2]
 800174e:	4013      	ands	r3, r2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d002      	beq.n	800175a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001754:	2301      	movs	r3, #1
 8001756:	73fb      	strb	r3, [r7, #15]
 8001758:	e001      	b.n	800175e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800175a:	2300      	movs	r3, #0
 800175c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800175e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001760:	4618      	mov	r0, r3
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr

0800176a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800176a:	b480      	push	{r7}
 800176c:	b083      	sub	sp, #12
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
 8001772:	460b      	mov	r3, r1
 8001774:	807b      	strh	r3, [r7, #2]
 8001776:	4613      	mov	r3, r2
 8001778:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800177a:	787b      	ldrb	r3, [r7, #1]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d003      	beq.n	8001788 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001780:	887a      	ldrh	r2, [r7, #2]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001786:	e003      	b.n	8001790 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001788:	887b      	ldrh	r3, [r7, #2]
 800178a:	041a      	lsls	r2, r3, #16
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	611a      	str	r2, [r3, #16]
}
 8001790:	bf00      	nop
 8001792:	370c      	adds	r7, #12
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr

0800179a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800179a:	b480      	push	{r7}
 800179c:	b085      	sub	sp, #20
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
 80017a2:	460b      	mov	r3, r1
 80017a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017ac:	887a      	ldrh	r2, [r7, #2]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	4013      	ands	r3, r2
 80017b2:	041a      	lsls	r2, r3, #16
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	43d9      	mvns	r1, r3
 80017b8:	887b      	ldrh	r3, [r7, #2]
 80017ba:	400b      	ands	r3, r1
 80017bc:	431a      	orrs	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	611a      	str	r2, [r3, #16]
}
 80017c2:	bf00      	nop
 80017c4:	3714      	adds	r7, #20
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr

080017cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e272      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 8087 	beq.w	80018fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017ec:	4b92      	ldr	r3, [pc, #584]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f003 030c 	and.w	r3, r3, #12
 80017f4:	2b04      	cmp	r3, #4
 80017f6:	d00c      	beq.n	8001812 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017f8:	4b8f      	ldr	r3, [pc, #572]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 030c 	and.w	r3, r3, #12
 8001800:	2b08      	cmp	r3, #8
 8001802:	d112      	bne.n	800182a <HAL_RCC_OscConfig+0x5e>
 8001804:	4b8c      	ldr	r3, [pc, #560]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800180c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001810:	d10b      	bne.n	800182a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001812:	4b89      	ldr	r3, [pc, #548]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d06c      	beq.n	80018f8 <HAL_RCC_OscConfig+0x12c>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d168      	bne.n	80018f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e24c      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001832:	d106      	bne.n	8001842 <HAL_RCC_OscConfig+0x76>
 8001834:	4b80      	ldr	r3, [pc, #512]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a7f      	ldr	r2, [pc, #508]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800183a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	e02e      	b.n	80018a0 <HAL_RCC_OscConfig+0xd4>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10c      	bne.n	8001864 <HAL_RCC_OscConfig+0x98>
 800184a:	4b7b      	ldr	r3, [pc, #492]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a7a      	ldr	r2, [pc, #488]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001850:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	4b78      	ldr	r3, [pc, #480]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a77      	ldr	r2, [pc, #476]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800185c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001860:	6013      	str	r3, [r2, #0]
 8001862:	e01d      	b.n	80018a0 <HAL_RCC_OscConfig+0xd4>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800186c:	d10c      	bne.n	8001888 <HAL_RCC_OscConfig+0xbc>
 800186e:	4b72      	ldr	r3, [pc, #456]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a71      	ldr	r2, [pc, #452]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001874:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001878:	6013      	str	r3, [r2, #0]
 800187a:	4b6f      	ldr	r3, [pc, #444]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a6e      	ldr	r2, [pc, #440]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001884:	6013      	str	r3, [r2, #0]
 8001886:	e00b      	b.n	80018a0 <HAL_RCC_OscConfig+0xd4>
 8001888:	4b6b      	ldr	r3, [pc, #428]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a6a      	ldr	r2, [pc, #424]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800188e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001892:	6013      	str	r3, [r2, #0]
 8001894:	4b68      	ldr	r3, [pc, #416]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a67      	ldr	r2, [pc, #412]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800189a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800189e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d013      	beq.n	80018d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a8:	f7ff fbd6 	bl	8001058 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b0:	f7ff fbd2 	bl	8001058 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b64      	cmp	r3, #100	@ 0x64
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e200      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d0f0      	beq.n	80018b0 <HAL_RCC_OscConfig+0xe4>
 80018ce:	e014      	b.n	80018fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d0:	f7ff fbc2 	bl	8001058 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d8:	f7ff fbbe 	bl	8001058 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b64      	cmp	r3, #100	@ 0x64
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e1ec      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ea:	4b53      	ldr	r3, [pc, #332]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f0      	bne.n	80018d8 <HAL_RCC_OscConfig+0x10c>
 80018f6:	e000      	b.n	80018fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d063      	beq.n	80019ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001906:	4b4c      	ldr	r3, [pc, #304]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f003 030c 	and.w	r3, r3, #12
 800190e:	2b00      	cmp	r3, #0
 8001910:	d00b      	beq.n	800192a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001912:	4b49      	ldr	r3, [pc, #292]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f003 030c 	and.w	r3, r3, #12
 800191a:	2b08      	cmp	r3, #8
 800191c:	d11c      	bne.n	8001958 <HAL_RCC_OscConfig+0x18c>
 800191e:	4b46      	ldr	r3, [pc, #280]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d116      	bne.n	8001958 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800192a:	4b43      	ldr	r3, [pc, #268]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d005      	beq.n	8001942 <HAL_RCC_OscConfig+0x176>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	691b      	ldr	r3, [r3, #16]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d001      	beq.n	8001942 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e1c0      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001942:	4b3d      	ldr	r3, [pc, #244]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	695b      	ldr	r3, [r3, #20]
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	4939      	ldr	r1, [pc, #228]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001952:	4313      	orrs	r3, r2
 8001954:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	e03a      	b.n	80019ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	691b      	ldr	r3, [r3, #16]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d020      	beq.n	80019a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001960:	4b36      	ldr	r3, [pc, #216]	@ (8001a3c <HAL_RCC_OscConfig+0x270>)
 8001962:	2201      	movs	r2, #1
 8001964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001966:	f7ff fb77 	bl	8001058 <HAL_GetTick>
 800196a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800196c:	e008      	b.n	8001980 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800196e:	f7ff fb73 	bl	8001058 <HAL_GetTick>
 8001972:	4602      	mov	r2, r0
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e1a1      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001980:	4b2d      	ldr	r3, [pc, #180]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0302 	and.w	r3, r3, #2
 8001988:	2b00      	cmp	r3, #0
 800198a:	d0f0      	beq.n	800196e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800198c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	695b      	ldr	r3, [r3, #20]
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	4927      	ldr	r1, [pc, #156]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 800199c:	4313      	orrs	r3, r2
 800199e:	600b      	str	r3, [r1, #0]
 80019a0:	e015      	b.n	80019ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019a2:	4b26      	ldr	r3, [pc, #152]	@ (8001a3c <HAL_RCC_OscConfig+0x270>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a8:	f7ff fb56 	bl	8001058 <HAL_GetTick>
 80019ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ae:	e008      	b.n	80019c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019b0:	f7ff fb52 	bl	8001058 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	d901      	bls.n	80019c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019be:	2303      	movs	r3, #3
 80019c0:	e180      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d1f0      	bne.n	80019b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0308 	and.w	r3, r3, #8
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d03a      	beq.n	8001a50 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d019      	beq.n	8001a16 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019e2:	4b17      	ldr	r3, [pc, #92]	@ (8001a40 <HAL_RCC_OscConfig+0x274>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e8:	f7ff fb36 	bl	8001058 <HAL_GetTick>
 80019ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ee:	e008      	b.n	8001a02 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019f0:	f7ff fb32 	bl	8001058 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e160      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a02:	4b0d      	ldr	r3, [pc, #52]	@ (8001a38 <HAL_RCC_OscConfig+0x26c>)
 8001a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a06:	f003 0302 	and.w	r3, r3, #2
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0f0      	beq.n	80019f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a0e:	2001      	movs	r0, #1
 8001a10:	f000 face 	bl	8001fb0 <RCC_Delay>
 8001a14:	e01c      	b.n	8001a50 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a16:	4b0a      	ldr	r3, [pc, #40]	@ (8001a40 <HAL_RCC_OscConfig+0x274>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1c:	f7ff fb1c 	bl	8001058 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a22:	e00f      	b.n	8001a44 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a24:	f7ff fb18 	bl	8001058 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b02      	cmp	r3, #2
 8001a30:	d908      	bls.n	8001a44 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e146      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
 8001a36:	bf00      	nop
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	42420000 	.word	0x42420000
 8001a40:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a44:	4b92      	ldr	r3, [pc, #584]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d1e9      	bne.n	8001a24 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	f000 80a6 	beq.w	8001baa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a62:	4b8b      	ldr	r3, [pc, #556]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001a64:	69db      	ldr	r3, [r3, #28]
 8001a66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d10d      	bne.n	8001a8a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a6e:	4b88      	ldr	r3, [pc, #544]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	4a87      	ldr	r2, [pc, #540]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a78:	61d3      	str	r3, [r2, #28]
 8001a7a:	4b85      	ldr	r3, [pc, #532]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a82:	60bb      	str	r3, [r7, #8]
 8001a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a86:	2301      	movs	r3, #1
 8001a88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a8a:	4b82      	ldr	r3, [pc, #520]	@ (8001c94 <HAL_RCC_OscConfig+0x4c8>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d118      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a96:	4b7f      	ldr	r3, [pc, #508]	@ (8001c94 <HAL_RCC_OscConfig+0x4c8>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c94 <HAL_RCC_OscConfig+0x4c8>)
 8001a9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aa2:	f7ff fad9 	bl	8001058 <HAL_GetTick>
 8001aa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa8:	e008      	b.n	8001abc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aaa:	f7ff fad5 	bl	8001058 <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b64      	cmp	r3, #100	@ 0x64
 8001ab6:	d901      	bls.n	8001abc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e103      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001abc:	4b75      	ldr	r3, [pc, #468]	@ (8001c94 <HAL_RCC_OscConfig+0x4c8>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d0f0      	beq.n	8001aaa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d106      	bne.n	8001ade <HAL_RCC_OscConfig+0x312>
 8001ad0:	4b6f      	ldr	r3, [pc, #444]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001ad2:	6a1b      	ldr	r3, [r3, #32]
 8001ad4:	4a6e      	ldr	r2, [pc, #440]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	f043 0301 	orr.w	r3, r3, #1
 8001ada:	6213      	str	r3, [r2, #32]
 8001adc:	e02d      	b.n	8001b3a <HAL_RCC_OscConfig+0x36e>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10c      	bne.n	8001b00 <HAL_RCC_OscConfig+0x334>
 8001ae6:	4b6a      	ldr	r3, [pc, #424]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001ae8:	6a1b      	ldr	r3, [r3, #32]
 8001aea:	4a69      	ldr	r2, [pc, #420]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001aec:	f023 0301 	bic.w	r3, r3, #1
 8001af0:	6213      	str	r3, [r2, #32]
 8001af2:	4b67      	ldr	r3, [pc, #412]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	4a66      	ldr	r2, [pc, #408]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001af8:	f023 0304 	bic.w	r3, r3, #4
 8001afc:	6213      	str	r3, [r2, #32]
 8001afe:	e01c      	b.n	8001b3a <HAL_RCC_OscConfig+0x36e>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	2b05      	cmp	r3, #5
 8001b06:	d10c      	bne.n	8001b22 <HAL_RCC_OscConfig+0x356>
 8001b08:	4b61      	ldr	r3, [pc, #388]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b0a:	6a1b      	ldr	r3, [r3, #32]
 8001b0c:	4a60      	ldr	r2, [pc, #384]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b0e:	f043 0304 	orr.w	r3, r3, #4
 8001b12:	6213      	str	r3, [r2, #32]
 8001b14:	4b5e      	ldr	r3, [pc, #376]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	4a5d      	ldr	r2, [pc, #372]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	6213      	str	r3, [r2, #32]
 8001b20:	e00b      	b.n	8001b3a <HAL_RCC_OscConfig+0x36e>
 8001b22:	4b5b      	ldr	r3, [pc, #364]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	4a5a      	ldr	r2, [pc, #360]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b28:	f023 0301 	bic.w	r3, r3, #1
 8001b2c:	6213      	str	r3, [r2, #32]
 8001b2e:	4b58      	ldr	r3, [pc, #352]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	4a57      	ldr	r2, [pc, #348]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b34:	f023 0304 	bic.w	r3, r3, #4
 8001b38:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d015      	beq.n	8001b6e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b42:	f7ff fa89 	bl	8001058 <HAL_GetTick>
 8001b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b48:	e00a      	b.n	8001b60 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b4a:	f7ff fa85 	bl	8001058 <HAL_GetTick>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d901      	bls.n	8001b60 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e0b1      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b60:	4b4b      	ldr	r3, [pc, #300]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	f003 0302 	and.w	r3, r3, #2
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d0ee      	beq.n	8001b4a <HAL_RCC_OscConfig+0x37e>
 8001b6c:	e014      	b.n	8001b98 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6e:	f7ff fa73 	bl	8001058 <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b74:	e00a      	b.n	8001b8c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b76:	f7ff fa6f 	bl	8001058 <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d901      	bls.n	8001b8c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e09b      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b8c:	4b40      	ldr	r3, [pc, #256]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001b8e:	6a1b      	ldr	r3, [r3, #32]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1ee      	bne.n	8001b76 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b98:	7dfb      	ldrb	r3, [r7, #23]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d105      	bne.n	8001baa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b9e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	4a3b      	ldr	r2, [pc, #236]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ba8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	69db      	ldr	r3, [r3, #28]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f000 8087 	beq.w	8001cc2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bb4:	4b36      	ldr	r3, [pc, #216]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f003 030c 	and.w	r3, r3, #12
 8001bbc:	2b08      	cmp	r3, #8
 8001bbe:	d061      	beq.n	8001c84 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	69db      	ldr	r3, [r3, #28]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d146      	bne.n	8001c56 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc8:	4b33      	ldr	r3, [pc, #204]	@ (8001c98 <HAL_RCC_OscConfig+0x4cc>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bce:	f7ff fa43 	bl	8001058 <HAL_GetTick>
 8001bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd4:	e008      	b.n	8001be8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd6:	f7ff fa3f 	bl	8001058 <HAL_GetTick>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e06d      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be8:	4b29      	ldr	r3, [pc, #164]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d1f0      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6a1b      	ldr	r3, [r3, #32]
 8001bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bfc:	d108      	bne.n	8001c10 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bfe:	4b24      	ldr	r3, [pc, #144]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	4921      	ldr	r1, [pc, #132]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c10:	4b1f      	ldr	r3, [pc, #124]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a19      	ldr	r1, [r3, #32]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c20:	430b      	orrs	r3, r1
 8001c22:	491b      	ldr	r1, [pc, #108]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c28:	4b1b      	ldr	r3, [pc, #108]	@ (8001c98 <HAL_RCC_OscConfig+0x4cc>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2e:	f7ff fa13 	bl	8001058 <HAL_GetTick>
 8001c32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c34:	e008      	b.n	8001c48 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c36:	f7ff fa0f 	bl	8001058 <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e03d      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c48:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0f0      	beq.n	8001c36 <HAL_RCC_OscConfig+0x46a>
 8001c54:	e035      	b.n	8001cc2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c56:	4b10      	ldr	r3, [pc, #64]	@ (8001c98 <HAL_RCC_OscConfig+0x4cc>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5c:	f7ff f9fc 	bl	8001058 <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c62:	e008      	b.n	8001c76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c64:	f7ff f9f8 	bl	8001058 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d901      	bls.n	8001c76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e026      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c76:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <HAL_RCC_OscConfig+0x4c4>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1f0      	bne.n	8001c64 <HAL_RCC_OscConfig+0x498>
 8001c82:	e01e      	b.n	8001cc2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	69db      	ldr	r3, [r3, #28]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d107      	bne.n	8001c9c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e019      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
 8001c90:	40021000 	.word	0x40021000
 8001c94:	40007000 	.word	0x40007000
 8001c98:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <HAL_RCC_OscConfig+0x500>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a1b      	ldr	r3, [r3, #32]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d106      	bne.n	8001cbe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d001      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3718      	adds	r7, #24
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40021000 	.word	0x40021000

08001cd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d101      	bne.n	8001ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e0d0      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ce4:	4b6a      	ldr	r3, [pc, #424]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d910      	bls.n	8001d14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cf2:	4b67      	ldr	r3, [pc, #412]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f023 0207 	bic.w	r2, r3, #7
 8001cfa:	4965      	ldr	r1, [pc, #404]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c0>)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d02:	4b63      	ldr	r3, [pc, #396]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c0>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	683a      	ldr	r2, [r7, #0]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d001      	beq.n	8001d14 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e0b8      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d020      	beq.n	8001d62 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0304 	and.w	r3, r3, #4
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d005      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d2c:	4b59      	ldr	r3, [pc, #356]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	4a58      	ldr	r2, [pc, #352]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001d32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d36:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0308 	and.w	r3, r3, #8
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d44:	4b53      	ldr	r3, [pc, #332]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	4a52      	ldr	r2, [pc, #328]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001d4a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001d4e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d50:	4b50      	ldr	r3, [pc, #320]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	494d      	ldr	r1, [pc, #308]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d040      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d107      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d76:	4b47      	ldr	r3, [pc, #284]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d115      	bne.n	8001dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e07f      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d107      	bne.n	8001d9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d8e:	4b41      	ldr	r3, [pc, #260]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d109      	bne.n	8001dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e073      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d9e:	4b3d      	ldr	r3, [pc, #244]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e06b      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dae:	4b39      	ldr	r3, [pc, #228]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	f023 0203 	bic.w	r2, r3, #3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	4936      	ldr	r1, [pc, #216]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dc0:	f7ff f94a 	bl	8001058 <HAL_GetTick>
 8001dc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dc6:	e00a      	b.n	8001dde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dc8:	f7ff f946 	bl	8001058 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e053      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dde:	4b2d      	ldr	r3, [pc, #180]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f003 020c 	and.w	r2, r3, #12
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d1eb      	bne.n	8001dc8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001df0:	4b27      	ldr	r3, [pc, #156]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c0>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	683a      	ldr	r2, [r7, #0]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d210      	bcs.n	8001e20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dfe:	4b24      	ldr	r3, [pc, #144]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f023 0207 	bic.w	r2, r3, #7
 8001e06:	4922      	ldr	r1, [pc, #136]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c0>)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e0e:	4b20      	ldr	r3, [pc, #128]	@ (8001e90 <HAL_RCC_ClockConfig+0x1c0>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d001      	beq.n	8001e20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e032      	b.n	8001e86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0304 	and.w	r3, r3, #4
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d008      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e2c:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	4916      	ldr	r1, [pc, #88]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d009      	beq.n	8001e5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e4a:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	691b      	ldr	r3, [r3, #16]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	490e      	ldr	r1, [pc, #56]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e5e:	f000 f821 	bl	8001ea4 <HAL_RCC_GetSysClockFreq>
 8001e62:	4602      	mov	r2, r0
 8001e64:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <HAL_RCC_ClockConfig+0x1c4>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	091b      	lsrs	r3, r3, #4
 8001e6a:	f003 030f 	and.w	r3, r3, #15
 8001e6e:	490a      	ldr	r1, [pc, #40]	@ (8001e98 <HAL_RCC_ClockConfig+0x1c8>)
 8001e70:	5ccb      	ldrb	r3, [r1, r3]
 8001e72:	fa22 f303 	lsr.w	r3, r2, r3
 8001e76:	4a09      	ldr	r2, [pc, #36]	@ (8001e9c <HAL_RCC_ClockConfig+0x1cc>)
 8001e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e7a:	4b09      	ldr	r3, [pc, #36]	@ (8001ea0 <HAL_RCC_ClockConfig+0x1d0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff f8a8 	bl	8000fd4 <HAL_InitTick>

  return HAL_OK;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3710      	adds	r7, #16
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40022000 	.word	0x40022000
 8001e94:	40021000 	.word	0x40021000
 8001e98:	08003d48 	.word	0x08003d48
 8001e9c:	20000074 	.word	0x20000074
 8001ea0:	20000078 	.word	0x20000078

08001ea4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b087      	sub	sp, #28
 8001ea8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	617b      	str	r3, [r7, #20]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f38 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f003 030c 	and.w	r3, r3, #12
 8001eca:	2b04      	cmp	r3, #4
 8001ecc:	d002      	beq.n	8001ed4 <HAL_RCC_GetSysClockFreq+0x30>
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d003      	beq.n	8001eda <HAL_RCC_GetSysClockFreq+0x36>
 8001ed2:	e027      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ed4:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ed6:	613b      	str	r3, [r7, #16]
      break;
 8001ed8:	e027      	b.n	8001f2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	0c9b      	lsrs	r3, r3, #18
 8001ede:	f003 030f 	and.w	r3, r3, #15
 8001ee2:	4a17      	ldr	r2, [pc, #92]	@ (8001f40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ee4:	5cd3      	ldrb	r3, [r2, r3]
 8001ee6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d010      	beq.n	8001f14 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ef2:	4b11      	ldr	r3, [pc, #68]	@ (8001f38 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	0c5b      	lsrs	r3, r3, #17
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	4a11      	ldr	r2, [pc, #68]	@ (8001f44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001efe:	5cd3      	ldrb	r3, [r2, r3]
 8001f00:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a0d      	ldr	r2, [pc, #52]	@ (8001f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f06:	fb03 f202 	mul.w	r2, r3, r2
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f10:	617b      	str	r3, [r7, #20]
 8001f12:	e004      	b.n	8001f1e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a0c      	ldr	r2, [pc, #48]	@ (8001f48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f18:	fb02 f303 	mul.w	r3, r2, r3
 8001f1c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	613b      	str	r3, [r7, #16]
      break;
 8001f22:	e002      	b.n	8001f2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f24:	4b05      	ldr	r3, [pc, #20]	@ (8001f3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f26:	613b      	str	r3, [r7, #16]
      break;
 8001f28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f2a:	693b      	ldr	r3, [r7, #16]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	371c      	adds	r7, #28
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	007a1200 	.word	0x007a1200
 8001f40:	08003d60 	.word	0x08003d60
 8001f44:	08003d70 	.word	0x08003d70
 8001f48:	003d0900 	.word	0x003d0900

08001f4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f50:	4b02      	ldr	r3, [pc, #8]	@ (8001f5c <HAL_RCC_GetHCLKFreq+0x10>)
 8001f52:	681b      	ldr	r3, [r3, #0]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr
 8001f5c:	20000074 	.word	0x20000074

08001f60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f64:	f7ff fff2 	bl	8001f4c <HAL_RCC_GetHCLKFreq>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	4b05      	ldr	r3, [pc, #20]	@ (8001f80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	0a1b      	lsrs	r3, r3, #8
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	4903      	ldr	r1, [pc, #12]	@ (8001f84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f76:	5ccb      	ldrb	r3, [r1, r3]
 8001f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40021000 	.word	0x40021000
 8001f84:	08003d58 	.word	0x08003d58

08001f88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f8c:	f7ff ffde 	bl	8001f4c <HAL_RCC_GetHCLKFreq>
 8001f90:	4602      	mov	r2, r0
 8001f92:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	0adb      	lsrs	r3, r3, #11
 8001f98:	f003 0307 	and.w	r3, r3, #7
 8001f9c:	4903      	ldr	r1, [pc, #12]	@ (8001fac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f9e:	5ccb      	ldrb	r3, [r1, r3]
 8001fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	08003d58 	.word	0x08003d58

08001fb0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b085      	sub	sp, #20
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe4 <RCC_Delay+0x34>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe8 <RCC_Delay+0x38>)
 8001fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc2:	0a5b      	lsrs	r3, r3, #9
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	fb02 f303 	mul.w	r3, r2, r3
 8001fca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fcc:	bf00      	nop
  }
  while (Delay --);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	1e5a      	subs	r2, r3, #1
 8001fd2:	60fa      	str	r2, [r7, #12]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1f9      	bne.n	8001fcc <RCC_Delay+0x1c>
}
 8001fd8:	bf00      	nop
 8001fda:	bf00      	nop
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr
 8001fe4:	20000074 	.word	0x20000074
 8001fe8:	10624dd3 	.word	0x10624dd3

08001fec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d101      	bne.n	8001ffe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e041      	b.n	8002082 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002004:	b2db      	uxtb	r3, r3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d106      	bne.n	8002018 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7fe feae 	bl	8000d74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2202      	movs	r2, #2
 800201c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	3304      	adds	r3, #4
 8002028:	4619      	mov	r1, r3
 800202a:	4610      	mov	r0, r2
 800202c:	f000 fa5c 	bl	80024e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2201      	movs	r2, #1
 8002044:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800209a:	b2db      	uxtb	r3, r3
 800209c:	2b01      	cmp	r3, #1
 800209e:	d001      	beq.n	80020a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e03a      	b.n	800211a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2202      	movs	r2, #2
 80020a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	68da      	ldr	r2, [r3, #12]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f042 0201 	orr.w	r2, r2, #1
 80020ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a18      	ldr	r2, [pc, #96]	@ (8002124 <HAL_TIM_Base_Start_IT+0x98>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d00e      	beq.n	80020e4 <HAL_TIM_Base_Start_IT+0x58>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020ce:	d009      	beq.n	80020e4 <HAL_TIM_Base_Start_IT+0x58>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a14      	ldr	r2, [pc, #80]	@ (8002128 <HAL_TIM_Base_Start_IT+0x9c>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d004      	beq.n	80020e4 <HAL_TIM_Base_Start_IT+0x58>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a13      	ldr	r2, [pc, #76]	@ (800212c <HAL_TIM_Base_Start_IT+0xa0>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d111      	bne.n	8002108 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f003 0307 	and.w	r3, r3, #7
 80020ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2b06      	cmp	r3, #6
 80020f4:	d010      	beq.n	8002118 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f042 0201 	orr.w	r2, r2, #1
 8002104:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002106:	e007      	b.n	8002118 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f042 0201 	orr.w	r2, r2, #1
 8002116:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3714      	adds	r7, #20
 800211e:	46bd      	mov	sp, r7
 8002120:	bc80      	pop	{r7}
 8002122:	4770      	bx	lr
 8002124:	40012c00 	.word	0x40012c00
 8002128:	40000400 	.word	0x40000400
 800212c:	40000800 	.word	0x40000800

08002130 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d020      	beq.n	8002194 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d01b      	beq.n	8002194 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f06f 0202 	mvn.w	r2, #2
 8002164:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2201      	movs	r2, #1
 800216a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 f998 	bl	80024b0 <HAL_TIM_IC_CaptureCallback>
 8002180:	e005      	b.n	800218e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f000 f98b 	bl	800249e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 f99a 	bl	80024c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	f003 0304 	and.w	r3, r3, #4
 800219a:	2b00      	cmp	r3, #0
 800219c:	d020      	beq.n	80021e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d01b      	beq.n	80021e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f06f 0204 	mvn.w	r2, #4
 80021b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2202      	movs	r2, #2
 80021b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d003      	beq.n	80021ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f972 	bl	80024b0 <HAL_TIM_IC_CaptureCallback>
 80021cc:	e005      	b.n	80021da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f000 f965 	bl	800249e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f974 	bl	80024c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d020      	beq.n	800222c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f003 0308 	and.w	r3, r3, #8
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d01b      	beq.n	800222c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f06f 0208 	mvn.w	r2, #8
 80021fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2204      	movs	r2, #4
 8002202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d003      	beq.n	800221a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f94c 	bl	80024b0 <HAL_TIM_IC_CaptureCallback>
 8002218:	e005      	b.n	8002226 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f000 f93f 	bl	800249e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 f94e 	bl	80024c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	f003 0310 	and.w	r3, r3, #16
 8002232:	2b00      	cmp	r3, #0
 8002234:	d020      	beq.n	8002278 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f003 0310 	and.w	r3, r3, #16
 800223c:	2b00      	cmp	r3, #0
 800223e:	d01b      	beq.n	8002278 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f06f 0210 	mvn.w	r2, #16
 8002248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2208      	movs	r2, #8
 800224e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 f926 	bl	80024b0 <HAL_TIM_IC_CaptureCallback>
 8002264:	e005      	b.n	8002272 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f919 	bl	800249e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f000 f928 	bl	80024c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00c      	beq.n	800229c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f003 0301 	and.w	r3, r3, #1
 8002288:	2b00      	cmp	r3, #0
 800228a:	d007      	beq.n	800229c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f06f 0201 	mvn.w	r2, #1
 8002294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f7fe fb1c 	bl	80008d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d00c      	beq.n	80022c0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d007      	beq.n	80022c0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80022b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 fa7f 	bl	80027be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00c      	beq.n	80022e4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d007      	beq.n	80022e4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80022dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f000 f8f8 	bl	80024d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	f003 0320 	and.w	r3, r3, #32
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00c      	beq.n	8002308 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f003 0320 	and.w	r3, r3, #32
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d007      	beq.n	8002308 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f06f 0220 	mvn.w	r2, #32
 8002300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 fa52 	bl	80027ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002308:	bf00      	nop
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800231a:	2300      	movs	r3, #0
 800231c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002324:	2b01      	cmp	r3, #1
 8002326:	d101      	bne.n	800232c <HAL_TIM_ConfigClockSource+0x1c>
 8002328:	2302      	movs	r3, #2
 800232a:	e0b4      	b.n	8002496 <HAL_TIM_ConfigClockSource+0x186>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800234a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002352:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002364:	d03e      	beq.n	80023e4 <HAL_TIM_ConfigClockSource+0xd4>
 8002366:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800236a:	f200 8087 	bhi.w	800247c <HAL_TIM_ConfigClockSource+0x16c>
 800236e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002372:	f000 8086 	beq.w	8002482 <HAL_TIM_ConfigClockSource+0x172>
 8002376:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800237a:	d87f      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 800237c:	2b70      	cmp	r3, #112	@ 0x70
 800237e:	d01a      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0xa6>
 8002380:	2b70      	cmp	r3, #112	@ 0x70
 8002382:	d87b      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 8002384:	2b60      	cmp	r3, #96	@ 0x60
 8002386:	d050      	beq.n	800242a <HAL_TIM_ConfigClockSource+0x11a>
 8002388:	2b60      	cmp	r3, #96	@ 0x60
 800238a:	d877      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 800238c:	2b50      	cmp	r3, #80	@ 0x50
 800238e:	d03c      	beq.n	800240a <HAL_TIM_ConfigClockSource+0xfa>
 8002390:	2b50      	cmp	r3, #80	@ 0x50
 8002392:	d873      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 8002394:	2b40      	cmp	r3, #64	@ 0x40
 8002396:	d058      	beq.n	800244a <HAL_TIM_ConfigClockSource+0x13a>
 8002398:	2b40      	cmp	r3, #64	@ 0x40
 800239a:	d86f      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 800239c:	2b30      	cmp	r3, #48	@ 0x30
 800239e:	d064      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x15a>
 80023a0:	2b30      	cmp	r3, #48	@ 0x30
 80023a2:	d86b      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 80023a4:	2b20      	cmp	r3, #32
 80023a6:	d060      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x15a>
 80023a8:	2b20      	cmp	r3, #32
 80023aa:	d867      	bhi.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d05c      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x15a>
 80023b0:	2b10      	cmp	r3, #16
 80023b2:	d05a      	beq.n	800246a <HAL_TIM_ConfigClockSource+0x15a>
 80023b4:	e062      	b.n	800247c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023c6:	f000 f974 	bl	80026b2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80023d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	609a      	str	r2, [r3, #8]
      break;
 80023e2:	e04f      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023f4:	f000 f95d 	bl	80026b2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002406:	609a      	str	r2, [r3, #8]
      break;
 8002408:	e03c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002416:	461a      	mov	r2, r3
 8002418:	f000 f8d4 	bl	80025c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2150      	movs	r1, #80	@ 0x50
 8002422:	4618      	mov	r0, r3
 8002424:	f000 f92b 	bl	800267e <TIM_ITRx_SetConfig>
      break;
 8002428:	e02c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002436:	461a      	mov	r2, r3
 8002438:	f000 f8f2 	bl	8002620 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2160      	movs	r1, #96	@ 0x60
 8002442:	4618      	mov	r0, r3
 8002444:	f000 f91b 	bl	800267e <TIM_ITRx_SetConfig>
      break;
 8002448:	e01c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002456:	461a      	mov	r2, r3
 8002458:	f000 f8b4 	bl	80025c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2140      	movs	r1, #64	@ 0x40
 8002462:	4618      	mov	r0, r3
 8002464:	f000 f90b 	bl	800267e <TIM_ITRx_SetConfig>
      break;
 8002468:	e00c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4619      	mov	r1, r3
 8002474:	4610      	mov	r0, r2
 8002476:	f000 f902 	bl	800267e <TIM_ITRx_SetConfig>
      break;
 800247a:	e003      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	73fb      	strb	r3, [r7, #15]
      break;
 8002480:	e000      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002482:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002494:	7bfb      	ldrb	r3, [r7, #15]
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024a6:	bf00      	nop
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bc80      	pop	{r7}
 80024ae:	4770      	bx	lr

080024b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	bc80      	pop	{r7}
 80024c0:	4770      	bx	lr

080024c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b083      	sub	sp, #12
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bc80      	pop	{r7}
 80024d2:	4770      	bx	lr

080024d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr
	...

080024e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a2f      	ldr	r2, [pc, #188]	@ (80025b8 <TIM_Base_SetConfig+0xd0>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d00b      	beq.n	8002518 <TIM_Base_SetConfig+0x30>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002506:	d007      	beq.n	8002518 <TIM_Base_SetConfig+0x30>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a2c      	ldr	r2, [pc, #176]	@ (80025bc <TIM_Base_SetConfig+0xd4>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d003      	beq.n	8002518 <TIM_Base_SetConfig+0x30>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a2b      	ldr	r2, [pc, #172]	@ (80025c0 <TIM_Base_SetConfig+0xd8>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d108      	bne.n	800252a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800251e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	4313      	orrs	r3, r2
 8002528:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a22      	ldr	r2, [pc, #136]	@ (80025b8 <TIM_Base_SetConfig+0xd0>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d00b      	beq.n	800254a <TIM_Base_SetConfig+0x62>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002538:	d007      	beq.n	800254a <TIM_Base_SetConfig+0x62>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a1f      	ldr	r2, [pc, #124]	@ (80025bc <TIM_Base_SetConfig+0xd4>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d003      	beq.n	800254a <TIM_Base_SetConfig+0x62>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a1e      	ldr	r2, [pc, #120]	@ (80025c0 <TIM_Base_SetConfig+0xd8>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d108      	bne.n	800255c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002550:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	4313      	orrs	r3, r2
 800255a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	4313      	orrs	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	689a      	ldr	r2, [r3, #8]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a0d      	ldr	r2, [pc, #52]	@ (80025b8 <TIM_Base_SetConfig+0xd0>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d103      	bne.n	8002590 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	691a      	ldr	r2, [r3, #16]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d005      	beq.n	80025ae <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	f023 0201 	bic.w	r2, r3, #1
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	611a      	str	r2, [r3, #16]
  }
}
 80025ae:	bf00      	nop
 80025b0:	3714      	adds	r7, #20
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bc80      	pop	{r7}
 80025b6:	4770      	bx	lr
 80025b8:	40012c00 	.word	0x40012c00
 80025bc:	40000400 	.word	0x40000400
 80025c0:	40000800 	.word	0x40000800

080025c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b087      	sub	sp, #28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	60b9      	str	r1, [r7, #8]
 80025ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	f023 0201 	bic.w	r2, r3, #1
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	f023 030a 	bic.w	r3, r3, #10
 8002600:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002602:	697a      	ldr	r2, [r7, #20]
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	4313      	orrs	r3, r2
 8002608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	697a      	ldr	r2, [r7, #20]
 8002614:	621a      	str	r2, [r3, #32]
}
 8002616:	bf00      	nop
 8002618:	371c      	adds	r7, #28
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr

08002620 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002620:	b480      	push	{r7}
 8002622:	b087      	sub	sp, #28
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	6a1b      	ldr	r3, [r3, #32]
 8002636:	f023 0210 	bic.w	r2, r3, #16
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	699b      	ldr	r3, [r3, #24]
 8002642:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800264a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	031b      	lsls	r3, r3, #12
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	4313      	orrs	r3, r2
 8002654:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800265c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	011b      	lsls	r3, r3, #4
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	4313      	orrs	r3, r2
 8002666:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	697a      	ldr	r2, [r7, #20]
 8002672:	621a      	str	r2, [r3, #32]
}
 8002674:	bf00      	nop
 8002676:	371c      	adds	r7, #28
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800267e:	b480      	push	{r7}
 8002680:	b085      	sub	sp, #20
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
 8002686:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002694:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4313      	orrs	r3, r2
 800269c:	f043 0307 	orr.w	r3, r3, #7
 80026a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	68fa      	ldr	r2, [r7, #12]
 80026a6:	609a      	str	r2, [r3, #8]
}
 80026a8:	bf00      	nop
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bc80      	pop	{r7}
 80026b0:	4770      	bx	lr

080026b2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b087      	sub	sp, #28
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	60f8      	str	r0, [r7, #12]
 80026ba:	60b9      	str	r1, [r7, #8]
 80026bc:	607a      	str	r2, [r7, #4]
 80026be:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80026cc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	021a      	lsls	r2, r3, #8
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	431a      	orrs	r2, r3
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	4313      	orrs	r3, r2
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	4313      	orrs	r3, r2
 80026de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	609a      	str	r2, [r3, #8]
}
 80026e6:	bf00      	nop
 80026e8:	371c      	adds	r7, #28
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bc80      	pop	{r7}
 80026ee:	4770      	bx	lr

080026f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002700:	2b01      	cmp	r3, #1
 8002702:	d101      	bne.n	8002708 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002704:	2302      	movs	r3, #2
 8002706:	e046      	b.n	8002796 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2202      	movs	r2, #2
 8002714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800272e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	4313      	orrs	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a16      	ldr	r2, [pc, #88]	@ (80027a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d00e      	beq.n	800276a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002754:	d009      	beq.n	800276a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a12      	ldr	r2, [pc, #72]	@ (80027a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d004      	beq.n	800276a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a10      	ldr	r2, [pc, #64]	@ (80027a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d10c      	bne.n	8002784 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002770:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	4313      	orrs	r3, r2
 800277a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68ba      	ldr	r2, [r7, #8]
 8002782:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr
 80027a0:	40012c00 	.word	0x40012c00
 80027a4:	40000400 	.word	0x40000400
 80027a8:	40000800 	.word	0x40000800

080027ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr

080027be <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e042      	b.n	8002868 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d106      	bne.n	80027fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f7fe fae2 	bl	8000dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2224      	movs	r2, #36	@ 0x24
 8002800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68da      	ldr	r2, [r3, #12]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002812:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f000 fcab 	bl	8003170 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	691a      	ldr	r2, [r3, #16]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002828:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	695a      	ldr	r2, [r3, #20]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002838:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68da      	ldr	r2, [r3, #12]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002848:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2220      	movs	r2, #32
 8002854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2220      	movs	r2, #32
 800285c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	4613      	mov	r3, r2
 800287c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b20      	cmp	r3, #32
 8002888:	d121      	bne.n	80028ce <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d002      	beq.n	8002896 <HAL_UART_Transmit_IT+0x26>
 8002890:	88fb      	ldrh	r3, [r7, #6]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e01a      	b.n	80028d0 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	68ba      	ldr	r2, [r7, #8]
 800289e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	88fa      	ldrh	r2, [r7, #6]
 80028a4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	88fa      	ldrh	r2, [r7, #6]
 80028aa:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2200      	movs	r2, #0
 80028b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2221      	movs	r2, #33	@ 0x21
 80028b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68da      	ldr	r2, [r3, #12]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80028c8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	e000      	b.n	80028d0 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80028ce:	2302      	movs	r3, #2
  }
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc80      	pop	{r7}
 80028d8:	4770      	bx	lr
	...

080028dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b0ba      	sub	sp, #232	@ 0xe8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002902:	2300      	movs	r3, #0
 8002904:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002908:	2300      	movs	r3, #0
 800290a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800290e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002912:	f003 030f 	and.w	r3, r3, #15
 8002916:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800291a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800291e:	2b00      	cmp	r3, #0
 8002920:	d10f      	bne.n	8002942 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002926:	f003 0320 	and.w	r3, r3, #32
 800292a:	2b00      	cmp	r3, #0
 800292c:	d009      	beq.n	8002942 <HAL_UART_IRQHandler+0x66>
 800292e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002932:	f003 0320 	and.w	r3, r3, #32
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 fb5a 	bl	8002ff4 <UART_Receive_IT>
      return;
 8002940:	e25b      	b.n	8002dfa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002942:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 80de 	beq.w	8002b08 <HAL_UART_IRQHandler+0x22c>
 800294c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002950:	f003 0301 	and.w	r3, r3, #1
 8002954:	2b00      	cmp	r3, #0
 8002956:	d106      	bne.n	8002966 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800295c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 80d1 	beq.w	8002b08 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00b      	beq.n	800298a <HAL_UART_IRQHandler+0xae>
 8002972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800297a:	2b00      	cmp	r3, #0
 800297c:	d005      	beq.n	800298a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002982:	f043 0201 	orr.w	r2, r3, #1
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800298a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800298e:	f003 0304 	and.w	r3, r3, #4
 8002992:	2b00      	cmp	r3, #0
 8002994:	d00b      	beq.n	80029ae <HAL_UART_IRQHandler+0xd2>
 8002996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d005      	beq.n	80029ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a6:	f043 0202 	orr.w	r2, r3, #2
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d00b      	beq.n	80029d2 <HAL_UART_IRQHandler+0xf6>
 80029ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d005      	beq.n	80029d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ca:	f043 0204 	orr.w	r2, r3, #4
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80029d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029d6:	f003 0308 	and.w	r3, r3, #8
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d011      	beq.n	8002a02 <HAL_UART_IRQHandler+0x126>
 80029de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029e2:	f003 0320 	and.w	r3, r3, #32
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d105      	bne.n	80029f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80029ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d005      	beq.n	8002a02 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fa:	f043 0208 	orr.w	r2, r3, #8
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 81f2 	beq.w	8002df0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a10:	f003 0320 	and.w	r3, r3, #32
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d008      	beq.n	8002a2a <HAL_UART_IRQHandler+0x14e>
 8002a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a1c:	f003 0320 	and.w	r3, r3, #32
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d002      	beq.n	8002a2a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f000 fae5 	bl	8002ff4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	bf14      	ite	ne
 8002a38:	2301      	movne	r3, #1
 8002a3a:	2300      	moveq	r3, #0
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a46:	f003 0308 	and.w	r3, r3, #8
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d103      	bne.n	8002a56 <HAL_UART_IRQHandler+0x17a>
 8002a4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d04f      	beq.n	8002af6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 f9ef 	bl	8002e3a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d041      	beq.n	8002aee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	3314      	adds	r3, #20
 8002a70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a78:	e853 3f00 	ldrex	r3, [r3]
 8002a7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002a80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002a84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	3314      	adds	r3, #20
 8002a92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002a96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002a9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002aa2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002aa6:	e841 2300 	strex	r3, r2, [r1]
 8002aaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002aae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1d9      	bne.n	8002a6a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d013      	beq.n	8002ae6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ac2:	4a7e      	ldr	r2, [pc, #504]	@ (8002cbc <HAL_UART_IRQHandler+0x3e0>)
 8002ac4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7fe fc3a 	bl	8001344 <HAL_DMA_Abort_IT>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d016      	beq.n	8002b04 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ae0:	4610      	mov	r0, r2
 8002ae2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ae4:	e00e      	b.n	8002b04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f000 f993 	bl	8002e12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aec:	e00a      	b.n	8002b04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 f98f 	bl	8002e12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002af4:	e006      	b.n	8002b04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f98b 	bl	8002e12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002b02:	e175      	b.n	8002df0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b04:	bf00      	nop
    return;
 8002b06:	e173      	b.n	8002df0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	f040 814f 	bne.w	8002db0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b16:	f003 0310 	and.w	r3, r3, #16
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 8148 	beq.w	8002db0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b24:	f003 0310 	and.w	r3, r3, #16
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 8141 	beq.w	8002db0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60bb      	str	r3, [r7, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	60bb      	str	r3, [r7, #8]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	60bb      	str	r3, [r7, #8]
 8002b42:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	f000 80b6 	beq.w	8002cc0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b60:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f000 8145 	beq.w	8002df4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b72:	429a      	cmp	r2, r3
 8002b74:	f080 813e 	bcs.w	8002df4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b7e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	2b20      	cmp	r3, #32
 8002b88:	f000 8088 	beq.w	8002c9c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	330c      	adds	r3, #12
 8002b92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b96:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b9a:	e853 3f00 	ldrex	r3, [r3]
 8002b9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002ba2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ba6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002baa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	330c      	adds	r3, #12
 8002bb4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002bb8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002bbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002bc4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002bc8:	e841 2300 	strex	r3, r2, [r1]
 8002bcc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002bd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1d9      	bne.n	8002b8c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	3314      	adds	r3, #20
 8002bde:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002be2:	e853 3f00 	ldrex	r3, [r3]
 8002be6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002be8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bea:	f023 0301 	bic.w	r3, r3, #1
 8002bee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	3314      	adds	r3, #20
 8002bf8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002bfc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002c00:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c02:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002c04:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002c08:	e841 2300 	strex	r3, r2, [r1]
 8002c0c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002c0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1e1      	bne.n	8002bd8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	3314      	adds	r3, #20
 8002c1a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c1e:	e853 3f00 	ldrex	r3, [r3]
 8002c22:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002c24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c26:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	3314      	adds	r3, #20
 8002c34:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002c38:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c3a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c3c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002c3e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002c40:	e841 2300 	strex	r3, r2, [r1]
 8002c44:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002c46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1e3      	bne.n	8002c14 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2220      	movs	r2, #32
 8002c50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	330c      	adds	r3, #12
 8002c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c64:	e853 3f00 	ldrex	r3, [r3]
 8002c68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002c6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c6c:	f023 0310 	bic.w	r3, r3, #16
 8002c70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	330c      	adds	r3, #12
 8002c7a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002c7e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002c80:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002c84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002c86:	e841 2300 	strex	r3, r2, [r1]
 8002c8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002c8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1e3      	bne.n	8002c5a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fe fb19 	bl	80012ce <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f8b6 	bl	8002e24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002cb8:	e09c      	b.n	8002df4 <HAL_UART_IRQHandler+0x518>
 8002cba:	bf00      	nop
 8002cbc:	08002eff 	.word	0x08002eff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f000 808e 	beq.w	8002df8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002cdc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 8089 	beq.w	8002df8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	330c      	adds	r3, #12
 8002cec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cf0:	e853 3f00 	ldrex	r3, [r3]
 8002cf4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002cfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	330c      	adds	r3, #12
 8002d06:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002d0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002d0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d12:	e841 2300 	strex	r3, r2, [r1]
 8002d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1e3      	bne.n	8002ce6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	3314      	adds	r3, #20
 8002d24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d28:	e853 3f00 	ldrex	r3, [r3]
 8002d2c:	623b      	str	r3, [r7, #32]
   return(result);
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	f023 0301 	bic.w	r3, r3, #1
 8002d34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	3314      	adds	r3, #20
 8002d3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002d42:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d4a:	e841 2300 	strex	r3, r2, [r1]
 8002d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1e3      	bne.n	8002d1e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2220      	movs	r2, #32
 8002d5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	330c      	adds	r3, #12
 8002d6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	e853 3f00 	ldrex	r3, [r3]
 8002d72:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f023 0310 	bic.w	r3, r3, #16
 8002d7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	330c      	adds	r3, #12
 8002d84:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002d88:	61fa      	str	r2, [r7, #28]
 8002d8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d8c:	69b9      	ldr	r1, [r7, #24]
 8002d8e:	69fa      	ldr	r2, [r7, #28]
 8002d90:	e841 2300 	strex	r3, r2, [r1]
 8002d94:	617b      	str	r3, [r7, #20]
   return(result);
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1e3      	bne.n	8002d64 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002da2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002da6:	4619      	mov	r1, r3
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 f83b 	bl	8002e24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002dae:	e023      	b.n	8002df8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d009      	beq.n	8002dd0 <HAL_UART_IRQHandler+0x4f4>
 8002dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 f8ac 	bl	8002f26 <UART_Transmit_IT>
    return;
 8002dce:	e014      	b.n	8002dfa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00e      	beq.n	8002dfa <HAL_UART_IRQHandler+0x51e>
 8002ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d008      	beq.n	8002dfa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 f8eb 	bl	8002fc4 <UART_EndTransmit_IT>
    return;
 8002dee:	e004      	b.n	8002dfa <HAL_UART_IRQHandler+0x51e>
    return;
 8002df0:	bf00      	nop
 8002df2:	e002      	b.n	8002dfa <HAL_UART_IRQHandler+0x51e>
      return;
 8002df4:	bf00      	nop
 8002df6:	e000      	b.n	8002dfa <HAL_UART_IRQHandler+0x51e>
      return;
 8002df8:	bf00      	nop
  }
}
 8002dfa:	37e8      	adds	r7, #232	@ 0xe8
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr

08002e12 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b083      	sub	sp, #12
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002e1a:	bf00      	nop
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr

08002e24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr

08002e3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b095      	sub	sp, #84	@ 0x54
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	330c      	adds	r3, #12
 8002e48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e4c:	e853 3f00 	ldrex	r3, [r3]
 8002e50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	330c      	adds	r3, #12
 8002e60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e62:	643a      	str	r2, [r7, #64]	@ 0x40
 8002e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002e68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e6a:	e841 2300 	strex	r3, r2, [r1]
 8002e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1e5      	bne.n	8002e42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	3314      	adds	r3, #20
 8002e7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e7e:	6a3b      	ldr	r3, [r7, #32]
 8002e80:	e853 3f00 	ldrex	r3, [r3]
 8002e84:	61fb      	str	r3, [r7, #28]
   return(result);
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	f023 0301 	bic.w	r3, r3, #1
 8002e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	3314      	adds	r3, #20
 8002e94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e9e:	e841 2300 	strex	r3, r2, [r1]
 8002ea2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1e5      	bne.n	8002e76 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d119      	bne.n	8002ee6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	330c      	adds	r3, #12
 8002eb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	e853 3f00 	ldrex	r3, [r3]
 8002ec0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	f023 0310 	bic.w	r3, r3, #16
 8002ec8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	330c      	adds	r3, #12
 8002ed0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002ed2:	61ba      	str	r2, [r7, #24]
 8002ed4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ed6:	6979      	ldr	r1, [r7, #20]
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	e841 2300 	strex	r3, r2, [r1]
 8002ede:	613b      	str	r3, [r7, #16]
   return(result);
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1e5      	bne.n	8002eb2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2220      	movs	r2, #32
 8002eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002ef4:	bf00      	nop
 8002ef6:	3754      	adds	r7, #84	@ 0x54
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bc80      	pop	{r7}
 8002efc:	4770      	bx	lr

08002efe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b084      	sub	sp, #16
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2200      	movs	r2, #0
 8002f16:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f7ff ff7a 	bl	8002e12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f1e:	bf00      	nop
 8002f20:	3710      	adds	r7, #16
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}

08002f26 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b085      	sub	sp, #20
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b21      	cmp	r3, #33	@ 0x21
 8002f38:	d13e      	bne.n	8002fb8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f42:	d114      	bne.n	8002f6e <UART_Transmit_IT+0x48>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	691b      	ldr	r3, [r3, #16]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d110      	bne.n	8002f6e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	881b      	ldrh	r3, [r3, #0]
 8002f56:	461a      	mov	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f60:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	1c9a      	adds	r2, r3, #2
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	621a      	str	r2, [r3, #32]
 8002f6c:	e008      	b.n	8002f80 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a1b      	ldr	r3, [r3, #32]
 8002f72:	1c59      	adds	r1, r3, #1
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6211      	str	r1, [r2, #32]
 8002f78:	781a      	ldrb	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	3b01      	subs	r3, #1
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d10f      	bne.n	8002fb4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68da      	ldr	r2, [r3, #12]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fa2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fb2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	e000      	b.n	8002fba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002fb8:	2302      	movs	r3, #2
  }
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3714      	adds	r7, #20
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bc80      	pop	{r7}
 8002fc2:	4770      	bx	lr

08002fc4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fda:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2220      	movs	r2, #32
 8002fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f7fd f8b9 	bl	800015c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08c      	sub	sp, #48	@ 0x30
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003002:	b2db      	uxtb	r3, r3
 8003004:	2b22      	cmp	r3, #34	@ 0x22
 8003006:	f040 80ae 	bne.w	8003166 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003012:	d117      	bne.n	8003044 <UART_Receive_IT+0x50>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d113      	bne.n	8003044 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800301c:	2300      	movs	r3, #0
 800301e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003024:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	b29b      	uxth	r3, r3
 800302e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003032:	b29a      	uxth	r2, r3
 8003034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003036:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800303c:	1c9a      	adds	r2, r3, #2
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	629a      	str	r2, [r3, #40]	@ 0x28
 8003042:	e026      	b.n	8003092 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003048:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800304a:	2300      	movs	r3, #0
 800304c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003056:	d007      	beq.n	8003068 <UART_Receive_IT+0x74>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10a      	bne.n	8003076 <UART_Receive_IT+0x82>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d106      	bne.n	8003076 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	b2da      	uxtb	r2, r3
 8003070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003072:	701a      	strb	r2, [r3, #0]
 8003074:	e008      	b.n	8003088 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	b2db      	uxtb	r3, r3
 800307e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003082:	b2da      	uxtb	r2, r3
 8003084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003086:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800308c:	1c5a      	adds	r2, r3, #1
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003096:	b29b      	uxth	r3, r3
 8003098:	3b01      	subs	r3, #1
 800309a:	b29b      	uxth	r3, r3
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	4619      	mov	r1, r3
 80030a0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d15d      	bne.n	8003162 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68da      	ldr	r2, [r3, #12]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0220 	bic.w	r2, r2, #32
 80030b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	68da      	ldr	r2, [r3, #12]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695a      	ldr	r2, [r3, #20]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 0201 	bic.w	r2, r2, #1
 80030d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2220      	movs	r2, #32
 80030da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d135      	bne.n	8003158 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	330c      	adds	r3, #12
 80030f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	e853 3f00 	ldrex	r3, [r3]
 8003100:	613b      	str	r3, [r7, #16]
   return(result);
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	f023 0310 	bic.w	r3, r3, #16
 8003108:	627b      	str	r3, [r7, #36]	@ 0x24
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	330c      	adds	r3, #12
 8003110:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003112:	623a      	str	r2, [r7, #32]
 8003114:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003116:	69f9      	ldr	r1, [r7, #28]
 8003118:	6a3a      	ldr	r2, [r7, #32]
 800311a:	e841 2300 	strex	r3, r2, [r1]
 800311e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1e5      	bne.n	80030f2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0310 	and.w	r3, r3, #16
 8003130:	2b10      	cmp	r3, #16
 8003132:	d10a      	bne.n	800314a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003134:	2300      	movs	r3, #0
 8003136:	60fb      	str	r3, [r7, #12]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	60fb      	str	r3, [r7, #12]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	60fb      	str	r3, [r7, #12]
 8003148:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800314e:	4619      	mov	r1, r3
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7ff fe67 	bl	8002e24 <HAL_UARTEx_RxEventCallback>
 8003156:	e002      	b.n	800315e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f7ff fe51 	bl	8002e00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800315e:	2300      	movs	r3, #0
 8003160:	e002      	b.n	8003168 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	e000      	b.n	8003168 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003166:	2302      	movs	r3, #2
  }
}
 8003168:	4618      	mov	r0, r3
 800316a:	3730      	adds	r7, #48	@ 0x30
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}

08003170 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	430a      	orrs	r2, r1
 800318c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	431a      	orrs	r2, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	4313      	orrs	r3, r2
 800319e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80031aa:	f023 030c 	bic.w	r3, r3, #12
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6812      	ldr	r2, [r2, #0]
 80031b2:	68b9      	ldr	r1, [r7, #8]
 80031b4:	430b      	orrs	r3, r1
 80031b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699a      	ldr	r2, [r3, #24]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a2c      	ldr	r2, [pc, #176]	@ (8003284 <UART_SetConfig+0x114>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d103      	bne.n	80031e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80031d8:	f7fe fed6 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 80031dc:	60f8      	str	r0, [r7, #12]
 80031de:	e002      	b.n	80031e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80031e0:	f7fe febe 	bl	8001f60 <HAL_RCC_GetPCLK1Freq>
 80031e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031e6:	68fa      	ldr	r2, [r7, #12]
 80031e8:	4613      	mov	r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	4413      	add	r3, r2
 80031ee:	009a      	lsls	r2, r3, #2
 80031f0:	441a      	add	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031fc:	4a22      	ldr	r2, [pc, #136]	@ (8003288 <UART_SetConfig+0x118>)
 80031fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003202:	095b      	lsrs	r3, r3, #5
 8003204:	0119      	lsls	r1, r3, #4
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	4613      	mov	r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	4413      	add	r3, r2
 800320e:	009a      	lsls	r2, r3, #2
 8003210:	441a      	add	r2, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	fbb2 f2f3 	udiv	r2, r2, r3
 800321c:	4b1a      	ldr	r3, [pc, #104]	@ (8003288 <UART_SetConfig+0x118>)
 800321e:	fba3 0302 	umull	r0, r3, r3, r2
 8003222:	095b      	lsrs	r3, r3, #5
 8003224:	2064      	movs	r0, #100	@ 0x64
 8003226:	fb00 f303 	mul.w	r3, r0, r3
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	3332      	adds	r3, #50	@ 0x32
 8003230:	4a15      	ldr	r2, [pc, #84]	@ (8003288 <UART_SetConfig+0x118>)
 8003232:	fba2 2303 	umull	r2, r3, r2, r3
 8003236:	095b      	lsrs	r3, r3, #5
 8003238:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800323c:	4419      	add	r1, r3
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	4613      	mov	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4413      	add	r3, r2
 8003246:	009a      	lsls	r2, r3, #2
 8003248:	441a      	add	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	fbb2 f2f3 	udiv	r2, r2, r3
 8003254:	4b0c      	ldr	r3, [pc, #48]	@ (8003288 <UART_SetConfig+0x118>)
 8003256:	fba3 0302 	umull	r0, r3, r3, r2
 800325a:	095b      	lsrs	r3, r3, #5
 800325c:	2064      	movs	r0, #100	@ 0x64
 800325e:	fb00 f303 	mul.w	r3, r0, r3
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	3332      	adds	r3, #50	@ 0x32
 8003268:	4a07      	ldr	r2, [pc, #28]	@ (8003288 <UART_SetConfig+0x118>)
 800326a:	fba2 2303 	umull	r2, r3, r2, r3
 800326e:	095b      	lsrs	r3, r3, #5
 8003270:	f003 020f 	and.w	r2, r3, #15
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	440a      	add	r2, r1
 800327a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800327c:	bf00      	nop
 800327e:	3710      	adds	r7, #16
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40013800 	.word	0x40013800
 8003288:	51eb851f 	.word	0x51eb851f

0800328c <siprintf>:
 800328c:	b40e      	push	{r1, r2, r3}
 800328e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003292:	b500      	push	{lr}
 8003294:	b09c      	sub	sp, #112	@ 0x70
 8003296:	ab1d      	add	r3, sp, #116	@ 0x74
 8003298:	9002      	str	r0, [sp, #8]
 800329a:	9006      	str	r0, [sp, #24]
 800329c:	9107      	str	r1, [sp, #28]
 800329e:	9104      	str	r1, [sp, #16]
 80032a0:	4808      	ldr	r0, [pc, #32]	@ (80032c4 <siprintf+0x38>)
 80032a2:	4909      	ldr	r1, [pc, #36]	@ (80032c8 <siprintf+0x3c>)
 80032a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80032a8:	9105      	str	r1, [sp, #20]
 80032aa:	6800      	ldr	r0, [r0, #0]
 80032ac:	a902      	add	r1, sp, #8
 80032ae:	9301      	str	r3, [sp, #4]
 80032b0:	f000 f992 	bl	80035d8 <_svfiprintf_r>
 80032b4:	2200      	movs	r2, #0
 80032b6:	9b02      	ldr	r3, [sp, #8]
 80032b8:	701a      	strb	r2, [r3, #0]
 80032ba:	b01c      	add	sp, #112	@ 0x70
 80032bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80032c0:	b003      	add	sp, #12
 80032c2:	4770      	bx	lr
 80032c4:	20000080 	.word	0x20000080
 80032c8:	ffff0208 	.word	0xffff0208

080032cc <memset>:
 80032cc:	4603      	mov	r3, r0
 80032ce:	4402      	add	r2, r0
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d100      	bne.n	80032d6 <memset+0xa>
 80032d4:	4770      	bx	lr
 80032d6:	f803 1b01 	strb.w	r1, [r3], #1
 80032da:	e7f9      	b.n	80032d0 <memset+0x4>

080032dc <__errno>:
 80032dc:	4b01      	ldr	r3, [pc, #4]	@ (80032e4 <__errno+0x8>)
 80032de:	6818      	ldr	r0, [r3, #0]
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	20000080 	.word	0x20000080

080032e8 <__libc_init_array>:
 80032e8:	b570      	push	{r4, r5, r6, lr}
 80032ea:	2600      	movs	r6, #0
 80032ec:	4d0c      	ldr	r5, [pc, #48]	@ (8003320 <__libc_init_array+0x38>)
 80032ee:	4c0d      	ldr	r4, [pc, #52]	@ (8003324 <__libc_init_array+0x3c>)
 80032f0:	1b64      	subs	r4, r4, r5
 80032f2:	10a4      	asrs	r4, r4, #2
 80032f4:	42a6      	cmp	r6, r4
 80032f6:	d109      	bne.n	800330c <__libc_init_array+0x24>
 80032f8:	f000 fc78 	bl	8003bec <_init>
 80032fc:	2600      	movs	r6, #0
 80032fe:	4d0a      	ldr	r5, [pc, #40]	@ (8003328 <__libc_init_array+0x40>)
 8003300:	4c0a      	ldr	r4, [pc, #40]	@ (800332c <__libc_init_array+0x44>)
 8003302:	1b64      	subs	r4, r4, r5
 8003304:	10a4      	asrs	r4, r4, #2
 8003306:	42a6      	cmp	r6, r4
 8003308:	d105      	bne.n	8003316 <__libc_init_array+0x2e>
 800330a:	bd70      	pop	{r4, r5, r6, pc}
 800330c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003310:	4798      	blx	r3
 8003312:	3601      	adds	r6, #1
 8003314:	e7ee      	b.n	80032f4 <__libc_init_array+0xc>
 8003316:	f855 3b04 	ldr.w	r3, [r5], #4
 800331a:	4798      	blx	r3
 800331c:	3601      	adds	r6, #1
 800331e:	e7f2      	b.n	8003306 <__libc_init_array+0x1e>
 8003320:	08003db0 	.word	0x08003db0
 8003324:	08003db0 	.word	0x08003db0
 8003328:	08003db0 	.word	0x08003db0
 800332c:	08003db4 	.word	0x08003db4

08003330 <__retarget_lock_acquire_recursive>:
 8003330:	4770      	bx	lr

08003332 <__retarget_lock_release_recursive>:
 8003332:	4770      	bx	lr

08003334 <_free_r>:
 8003334:	b538      	push	{r3, r4, r5, lr}
 8003336:	4605      	mov	r5, r0
 8003338:	2900      	cmp	r1, #0
 800333a:	d040      	beq.n	80033be <_free_r+0x8a>
 800333c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003340:	1f0c      	subs	r4, r1, #4
 8003342:	2b00      	cmp	r3, #0
 8003344:	bfb8      	it	lt
 8003346:	18e4      	addlt	r4, r4, r3
 8003348:	f000 f8de 	bl	8003508 <__malloc_lock>
 800334c:	4a1c      	ldr	r2, [pc, #112]	@ (80033c0 <_free_r+0x8c>)
 800334e:	6813      	ldr	r3, [r2, #0]
 8003350:	b933      	cbnz	r3, 8003360 <_free_r+0x2c>
 8003352:	6063      	str	r3, [r4, #4]
 8003354:	6014      	str	r4, [r2, #0]
 8003356:	4628      	mov	r0, r5
 8003358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800335c:	f000 b8da 	b.w	8003514 <__malloc_unlock>
 8003360:	42a3      	cmp	r3, r4
 8003362:	d908      	bls.n	8003376 <_free_r+0x42>
 8003364:	6820      	ldr	r0, [r4, #0]
 8003366:	1821      	adds	r1, r4, r0
 8003368:	428b      	cmp	r3, r1
 800336a:	bf01      	itttt	eq
 800336c:	6819      	ldreq	r1, [r3, #0]
 800336e:	685b      	ldreq	r3, [r3, #4]
 8003370:	1809      	addeq	r1, r1, r0
 8003372:	6021      	streq	r1, [r4, #0]
 8003374:	e7ed      	b.n	8003352 <_free_r+0x1e>
 8003376:	461a      	mov	r2, r3
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	b10b      	cbz	r3, 8003380 <_free_r+0x4c>
 800337c:	42a3      	cmp	r3, r4
 800337e:	d9fa      	bls.n	8003376 <_free_r+0x42>
 8003380:	6811      	ldr	r1, [r2, #0]
 8003382:	1850      	adds	r0, r2, r1
 8003384:	42a0      	cmp	r0, r4
 8003386:	d10b      	bne.n	80033a0 <_free_r+0x6c>
 8003388:	6820      	ldr	r0, [r4, #0]
 800338a:	4401      	add	r1, r0
 800338c:	1850      	adds	r0, r2, r1
 800338e:	4283      	cmp	r3, r0
 8003390:	6011      	str	r1, [r2, #0]
 8003392:	d1e0      	bne.n	8003356 <_free_r+0x22>
 8003394:	6818      	ldr	r0, [r3, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	4408      	add	r0, r1
 800339a:	6010      	str	r0, [r2, #0]
 800339c:	6053      	str	r3, [r2, #4]
 800339e:	e7da      	b.n	8003356 <_free_r+0x22>
 80033a0:	d902      	bls.n	80033a8 <_free_r+0x74>
 80033a2:	230c      	movs	r3, #12
 80033a4:	602b      	str	r3, [r5, #0]
 80033a6:	e7d6      	b.n	8003356 <_free_r+0x22>
 80033a8:	6820      	ldr	r0, [r4, #0]
 80033aa:	1821      	adds	r1, r4, r0
 80033ac:	428b      	cmp	r3, r1
 80033ae:	bf01      	itttt	eq
 80033b0:	6819      	ldreq	r1, [r3, #0]
 80033b2:	685b      	ldreq	r3, [r3, #4]
 80033b4:	1809      	addeq	r1, r1, r0
 80033b6:	6021      	streq	r1, [r4, #0]
 80033b8:	6063      	str	r3, [r4, #4]
 80033ba:	6054      	str	r4, [r2, #4]
 80033bc:	e7cb      	b.n	8003356 <_free_r+0x22>
 80033be:	bd38      	pop	{r3, r4, r5, pc}
 80033c0:	200004ac 	.word	0x200004ac

080033c4 <sbrk_aligned>:
 80033c4:	b570      	push	{r4, r5, r6, lr}
 80033c6:	4e0f      	ldr	r6, [pc, #60]	@ (8003404 <sbrk_aligned+0x40>)
 80033c8:	460c      	mov	r4, r1
 80033ca:	6831      	ldr	r1, [r6, #0]
 80033cc:	4605      	mov	r5, r0
 80033ce:	b911      	cbnz	r1, 80033d6 <sbrk_aligned+0x12>
 80033d0:	f000 fbaa 	bl	8003b28 <_sbrk_r>
 80033d4:	6030      	str	r0, [r6, #0]
 80033d6:	4621      	mov	r1, r4
 80033d8:	4628      	mov	r0, r5
 80033da:	f000 fba5 	bl	8003b28 <_sbrk_r>
 80033de:	1c43      	adds	r3, r0, #1
 80033e0:	d103      	bne.n	80033ea <sbrk_aligned+0x26>
 80033e2:	f04f 34ff 	mov.w	r4, #4294967295
 80033e6:	4620      	mov	r0, r4
 80033e8:	bd70      	pop	{r4, r5, r6, pc}
 80033ea:	1cc4      	adds	r4, r0, #3
 80033ec:	f024 0403 	bic.w	r4, r4, #3
 80033f0:	42a0      	cmp	r0, r4
 80033f2:	d0f8      	beq.n	80033e6 <sbrk_aligned+0x22>
 80033f4:	1a21      	subs	r1, r4, r0
 80033f6:	4628      	mov	r0, r5
 80033f8:	f000 fb96 	bl	8003b28 <_sbrk_r>
 80033fc:	3001      	adds	r0, #1
 80033fe:	d1f2      	bne.n	80033e6 <sbrk_aligned+0x22>
 8003400:	e7ef      	b.n	80033e2 <sbrk_aligned+0x1e>
 8003402:	bf00      	nop
 8003404:	200004a8 	.word	0x200004a8

08003408 <_malloc_r>:
 8003408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800340c:	1ccd      	adds	r5, r1, #3
 800340e:	f025 0503 	bic.w	r5, r5, #3
 8003412:	3508      	adds	r5, #8
 8003414:	2d0c      	cmp	r5, #12
 8003416:	bf38      	it	cc
 8003418:	250c      	movcc	r5, #12
 800341a:	2d00      	cmp	r5, #0
 800341c:	4606      	mov	r6, r0
 800341e:	db01      	blt.n	8003424 <_malloc_r+0x1c>
 8003420:	42a9      	cmp	r1, r5
 8003422:	d904      	bls.n	800342e <_malloc_r+0x26>
 8003424:	230c      	movs	r3, #12
 8003426:	6033      	str	r3, [r6, #0]
 8003428:	2000      	movs	r0, #0
 800342a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800342e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003504 <_malloc_r+0xfc>
 8003432:	f000 f869 	bl	8003508 <__malloc_lock>
 8003436:	f8d8 3000 	ldr.w	r3, [r8]
 800343a:	461c      	mov	r4, r3
 800343c:	bb44      	cbnz	r4, 8003490 <_malloc_r+0x88>
 800343e:	4629      	mov	r1, r5
 8003440:	4630      	mov	r0, r6
 8003442:	f7ff ffbf 	bl	80033c4 <sbrk_aligned>
 8003446:	1c43      	adds	r3, r0, #1
 8003448:	4604      	mov	r4, r0
 800344a:	d158      	bne.n	80034fe <_malloc_r+0xf6>
 800344c:	f8d8 4000 	ldr.w	r4, [r8]
 8003450:	4627      	mov	r7, r4
 8003452:	2f00      	cmp	r7, #0
 8003454:	d143      	bne.n	80034de <_malloc_r+0xd6>
 8003456:	2c00      	cmp	r4, #0
 8003458:	d04b      	beq.n	80034f2 <_malloc_r+0xea>
 800345a:	6823      	ldr	r3, [r4, #0]
 800345c:	4639      	mov	r1, r7
 800345e:	4630      	mov	r0, r6
 8003460:	eb04 0903 	add.w	r9, r4, r3
 8003464:	f000 fb60 	bl	8003b28 <_sbrk_r>
 8003468:	4581      	cmp	r9, r0
 800346a:	d142      	bne.n	80034f2 <_malloc_r+0xea>
 800346c:	6821      	ldr	r1, [r4, #0]
 800346e:	4630      	mov	r0, r6
 8003470:	1a6d      	subs	r5, r5, r1
 8003472:	4629      	mov	r1, r5
 8003474:	f7ff ffa6 	bl	80033c4 <sbrk_aligned>
 8003478:	3001      	adds	r0, #1
 800347a:	d03a      	beq.n	80034f2 <_malloc_r+0xea>
 800347c:	6823      	ldr	r3, [r4, #0]
 800347e:	442b      	add	r3, r5
 8003480:	6023      	str	r3, [r4, #0]
 8003482:	f8d8 3000 	ldr.w	r3, [r8]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	bb62      	cbnz	r2, 80034e4 <_malloc_r+0xdc>
 800348a:	f8c8 7000 	str.w	r7, [r8]
 800348e:	e00f      	b.n	80034b0 <_malloc_r+0xa8>
 8003490:	6822      	ldr	r2, [r4, #0]
 8003492:	1b52      	subs	r2, r2, r5
 8003494:	d420      	bmi.n	80034d8 <_malloc_r+0xd0>
 8003496:	2a0b      	cmp	r2, #11
 8003498:	d917      	bls.n	80034ca <_malloc_r+0xc2>
 800349a:	1961      	adds	r1, r4, r5
 800349c:	42a3      	cmp	r3, r4
 800349e:	6025      	str	r5, [r4, #0]
 80034a0:	bf18      	it	ne
 80034a2:	6059      	strne	r1, [r3, #4]
 80034a4:	6863      	ldr	r3, [r4, #4]
 80034a6:	bf08      	it	eq
 80034a8:	f8c8 1000 	streq.w	r1, [r8]
 80034ac:	5162      	str	r2, [r4, r5]
 80034ae:	604b      	str	r3, [r1, #4]
 80034b0:	4630      	mov	r0, r6
 80034b2:	f000 f82f 	bl	8003514 <__malloc_unlock>
 80034b6:	f104 000b 	add.w	r0, r4, #11
 80034ba:	1d23      	adds	r3, r4, #4
 80034bc:	f020 0007 	bic.w	r0, r0, #7
 80034c0:	1ac2      	subs	r2, r0, r3
 80034c2:	bf1c      	itt	ne
 80034c4:	1a1b      	subne	r3, r3, r0
 80034c6:	50a3      	strne	r3, [r4, r2]
 80034c8:	e7af      	b.n	800342a <_malloc_r+0x22>
 80034ca:	6862      	ldr	r2, [r4, #4]
 80034cc:	42a3      	cmp	r3, r4
 80034ce:	bf0c      	ite	eq
 80034d0:	f8c8 2000 	streq.w	r2, [r8]
 80034d4:	605a      	strne	r2, [r3, #4]
 80034d6:	e7eb      	b.n	80034b0 <_malloc_r+0xa8>
 80034d8:	4623      	mov	r3, r4
 80034da:	6864      	ldr	r4, [r4, #4]
 80034dc:	e7ae      	b.n	800343c <_malloc_r+0x34>
 80034de:	463c      	mov	r4, r7
 80034e0:	687f      	ldr	r7, [r7, #4]
 80034e2:	e7b6      	b.n	8003452 <_malloc_r+0x4a>
 80034e4:	461a      	mov	r2, r3
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	42a3      	cmp	r3, r4
 80034ea:	d1fb      	bne.n	80034e4 <_malloc_r+0xdc>
 80034ec:	2300      	movs	r3, #0
 80034ee:	6053      	str	r3, [r2, #4]
 80034f0:	e7de      	b.n	80034b0 <_malloc_r+0xa8>
 80034f2:	230c      	movs	r3, #12
 80034f4:	4630      	mov	r0, r6
 80034f6:	6033      	str	r3, [r6, #0]
 80034f8:	f000 f80c 	bl	8003514 <__malloc_unlock>
 80034fc:	e794      	b.n	8003428 <_malloc_r+0x20>
 80034fe:	6005      	str	r5, [r0, #0]
 8003500:	e7d6      	b.n	80034b0 <_malloc_r+0xa8>
 8003502:	bf00      	nop
 8003504:	200004ac 	.word	0x200004ac

08003508 <__malloc_lock>:
 8003508:	4801      	ldr	r0, [pc, #4]	@ (8003510 <__malloc_lock+0x8>)
 800350a:	f7ff bf11 	b.w	8003330 <__retarget_lock_acquire_recursive>
 800350e:	bf00      	nop
 8003510:	200004a4 	.word	0x200004a4

08003514 <__malloc_unlock>:
 8003514:	4801      	ldr	r0, [pc, #4]	@ (800351c <__malloc_unlock+0x8>)
 8003516:	f7ff bf0c 	b.w	8003332 <__retarget_lock_release_recursive>
 800351a:	bf00      	nop
 800351c:	200004a4 	.word	0x200004a4

08003520 <__ssputs_r>:
 8003520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003524:	461f      	mov	r7, r3
 8003526:	688e      	ldr	r6, [r1, #8]
 8003528:	4682      	mov	sl, r0
 800352a:	42be      	cmp	r6, r7
 800352c:	460c      	mov	r4, r1
 800352e:	4690      	mov	r8, r2
 8003530:	680b      	ldr	r3, [r1, #0]
 8003532:	d82d      	bhi.n	8003590 <__ssputs_r+0x70>
 8003534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003538:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800353c:	d026      	beq.n	800358c <__ssputs_r+0x6c>
 800353e:	6965      	ldr	r5, [r4, #20]
 8003540:	6909      	ldr	r1, [r1, #16]
 8003542:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003546:	eba3 0901 	sub.w	r9, r3, r1
 800354a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800354e:	1c7b      	adds	r3, r7, #1
 8003550:	444b      	add	r3, r9
 8003552:	106d      	asrs	r5, r5, #1
 8003554:	429d      	cmp	r5, r3
 8003556:	bf38      	it	cc
 8003558:	461d      	movcc	r5, r3
 800355a:	0553      	lsls	r3, r2, #21
 800355c:	d527      	bpl.n	80035ae <__ssputs_r+0x8e>
 800355e:	4629      	mov	r1, r5
 8003560:	f7ff ff52 	bl	8003408 <_malloc_r>
 8003564:	4606      	mov	r6, r0
 8003566:	b360      	cbz	r0, 80035c2 <__ssputs_r+0xa2>
 8003568:	464a      	mov	r2, r9
 800356a:	6921      	ldr	r1, [r4, #16]
 800356c:	f000 fafa 	bl	8003b64 <memcpy>
 8003570:	89a3      	ldrh	r3, [r4, #12]
 8003572:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800357a:	81a3      	strh	r3, [r4, #12]
 800357c:	6126      	str	r6, [r4, #16]
 800357e:	444e      	add	r6, r9
 8003580:	6026      	str	r6, [r4, #0]
 8003582:	463e      	mov	r6, r7
 8003584:	6165      	str	r5, [r4, #20]
 8003586:	eba5 0509 	sub.w	r5, r5, r9
 800358a:	60a5      	str	r5, [r4, #8]
 800358c:	42be      	cmp	r6, r7
 800358e:	d900      	bls.n	8003592 <__ssputs_r+0x72>
 8003590:	463e      	mov	r6, r7
 8003592:	4632      	mov	r2, r6
 8003594:	4641      	mov	r1, r8
 8003596:	6820      	ldr	r0, [r4, #0]
 8003598:	f000 faac 	bl	8003af4 <memmove>
 800359c:	2000      	movs	r0, #0
 800359e:	68a3      	ldr	r3, [r4, #8]
 80035a0:	1b9b      	subs	r3, r3, r6
 80035a2:	60a3      	str	r3, [r4, #8]
 80035a4:	6823      	ldr	r3, [r4, #0]
 80035a6:	4433      	add	r3, r6
 80035a8:	6023      	str	r3, [r4, #0]
 80035aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035ae:	462a      	mov	r2, r5
 80035b0:	f000 fae6 	bl	8003b80 <_realloc_r>
 80035b4:	4606      	mov	r6, r0
 80035b6:	2800      	cmp	r0, #0
 80035b8:	d1e0      	bne.n	800357c <__ssputs_r+0x5c>
 80035ba:	4650      	mov	r0, sl
 80035bc:	6921      	ldr	r1, [r4, #16]
 80035be:	f7ff feb9 	bl	8003334 <_free_r>
 80035c2:	230c      	movs	r3, #12
 80035c4:	f8ca 3000 	str.w	r3, [sl]
 80035c8:	89a3      	ldrh	r3, [r4, #12]
 80035ca:	f04f 30ff 	mov.w	r0, #4294967295
 80035ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035d2:	81a3      	strh	r3, [r4, #12]
 80035d4:	e7e9      	b.n	80035aa <__ssputs_r+0x8a>
	...

080035d8 <_svfiprintf_r>:
 80035d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035dc:	4698      	mov	r8, r3
 80035de:	898b      	ldrh	r3, [r1, #12]
 80035e0:	4607      	mov	r7, r0
 80035e2:	061b      	lsls	r3, r3, #24
 80035e4:	460d      	mov	r5, r1
 80035e6:	4614      	mov	r4, r2
 80035e8:	b09d      	sub	sp, #116	@ 0x74
 80035ea:	d510      	bpl.n	800360e <_svfiprintf_r+0x36>
 80035ec:	690b      	ldr	r3, [r1, #16]
 80035ee:	b973      	cbnz	r3, 800360e <_svfiprintf_r+0x36>
 80035f0:	2140      	movs	r1, #64	@ 0x40
 80035f2:	f7ff ff09 	bl	8003408 <_malloc_r>
 80035f6:	6028      	str	r0, [r5, #0]
 80035f8:	6128      	str	r0, [r5, #16]
 80035fa:	b930      	cbnz	r0, 800360a <_svfiprintf_r+0x32>
 80035fc:	230c      	movs	r3, #12
 80035fe:	603b      	str	r3, [r7, #0]
 8003600:	f04f 30ff 	mov.w	r0, #4294967295
 8003604:	b01d      	add	sp, #116	@ 0x74
 8003606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800360a:	2340      	movs	r3, #64	@ 0x40
 800360c:	616b      	str	r3, [r5, #20]
 800360e:	2300      	movs	r3, #0
 8003610:	9309      	str	r3, [sp, #36]	@ 0x24
 8003612:	2320      	movs	r3, #32
 8003614:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003618:	2330      	movs	r3, #48	@ 0x30
 800361a:	f04f 0901 	mov.w	r9, #1
 800361e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003622:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80037bc <_svfiprintf_r+0x1e4>
 8003626:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800362a:	4623      	mov	r3, r4
 800362c:	469a      	mov	sl, r3
 800362e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003632:	b10a      	cbz	r2, 8003638 <_svfiprintf_r+0x60>
 8003634:	2a25      	cmp	r2, #37	@ 0x25
 8003636:	d1f9      	bne.n	800362c <_svfiprintf_r+0x54>
 8003638:	ebba 0b04 	subs.w	fp, sl, r4
 800363c:	d00b      	beq.n	8003656 <_svfiprintf_r+0x7e>
 800363e:	465b      	mov	r3, fp
 8003640:	4622      	mov	r2, r4
 8003642:	4629      	mov	r1, r5
 8003644:	4638      	mov	r0, r7
 8003646:	f7ff ff6b 	bl	8003520 <__ssputs_r>
 800364a:	3001      	adds	r0, #1
 800364c:	f000 80a7 	beq.w	800379e <_svfiprintf_r+0x1c6>
 8003650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003652:	445a      	add	r2, fp
 8003654:	9209      	str	r2, [sp, #36]	@ 0x24
 8003656:	f89a 3000 	ldrb.w	r3, [sl]
 800365a:	2b00      	cmp	r3, #0
 800365c:	f000 809f 	beq.w	800379e <_svfiprintf_r+0x1c6>
 8003660:	2300      	movs	r3, #0
 8003662:	f04f 32ff 	mov.w	r2, #4294967295
 8003666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800366a:	f10a 0a01 	add.w	sl, sl, #1
 800366e:	9304      	str	r3, [sp, #16]
 8003670:	9307      	str	r3, [sp, #28]
 8003672:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003676:	931a      	str	r3, [sp, #104]	@ 0x68
 8003678:	4654      	mov	r4, sl
 800367a:	2205      	movs	r2, #5
 800367c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003680:	484e      	ldr	r0, [pc, #312]	@ (80037bc <_svfiprintf_r+0x1e4>)
 8003682:	f000 fa61 	bl	8003b48 <memchr>
 8003686:	9a04      	ldr	r2, [sp, #16]
 8003688:	b9d8      	cbnz	r0, 80036c2 <_svfiprintf_r+0xea>
 800368a:	06d0      	lsls	r0, r2, #27
 800368c:	bf44      	itt	mi
 800368e:	2320      	movmi	r3, #32
 8003690:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003694:	0711      	lsls	r1, r2, #28
 8003696:	bf44      	itt	mi
 8003698:	232b      	movmi	r3, #43	@ 0x2b
 800369a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800369e:	f89a 3000 	ldrb.w	r3, [sl]
 80036a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80036a4:	d015      	beq.n	80036d2 <_svfiprintf_r+0xfa>
 80036a6:	4654      	mov	r4, sl
 80036a8:	2000      	movs	r0, #0
 80036aa:	f04f 0c0a 	mov.w	ip, #10
 80036ae:	9a07      	ldr	r2, [sp, #28]
 80036b0:	4621      	mov	r1, r4
 80036b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036b6:	3b30      	subs	r3, #48	@ 0x30
 80036b8:	2b09      	cmp	r3, #9
 80036ba:	d94b      	bls.n	8003754 <_svfiprintf_r+0x17c>
 80036bc:	b1b0      	cbz	r0, 80036ec <_svfiprintf_r+0x114>
 80036be:	9207      	str	r2, [sp, #28]
 80036c0:	e014      	b.n	80036ec <_svfiprintf_r+0x114>
 80036c2:	eba0 0308 	sub.w	r3, r0, r8
 80036c6:	fa09 f303 	lsl.w	r3, r9, r3
 80036ca:	4313      	orrs	r3, r2
 80036cc:	46a2      	mov	sl, r4
 80036ce:	9304      	str	r3, [sp, #16]
 80036d0:	e7d2      	b.n	8003678 <_svfiprintf_r+0xa0>
 80036d2:	9b03      	ldr	r3, [sp, #12]
 80036d4:	1d19      	adds	r1, r3, #4
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	9103      	str	r1, [sp, #12]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	bfbb      	ittet	lt
 80036de:	425b      	neglt	r3, r3
 80036e0:	f042 0202 	orrlt.w	r2, r2, #2
 80036e4:	9307      	strge	r3, [sp, #28]
 80036e6:	9307      	strlt	r3, [sp, #28]
 80036e8:	bfb8      	it	lt
 80036ea:	9204      	strlt	r2, [sp, #16]
 80036ec:	7823      	ldrb	r3, [r4, #0]
 80036ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80036f0:	d10a      	bne.n	8003708 <_svfiprintf_r+0x130>
 80036f2:	7863      	ldrb	r3, [r4, #1]
 80036f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80036f6:	d132      	bne.n	800375e <_svfiprintf_r+0x186>
 80036f8:	9b03      	ldr	r3, [sp, #12]
 80036fa:	3402      	adds	r4, #2
 80036fc:	1d1a      	adds	r2, r3, #4
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	9203      	str	r2, [sp, #12]
 8003702:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003706:	9305      	str	r3, [sp, #20]
 8003708:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80037c0 <_svfiprintf_r+0x1e8>
 800370c:	2203      	movs	r2, #3
 800370e:	4650      	mov	r0, sl
 8003710:	7821      	ldrb	r1, [r4, #0]
 8003712:	f000 fa19 	bl	8003b48 <memchr>
 8003716:	b138      	cbz	r0, 8003728 <_svfiprintf_r+0x150>
 8003718:	2240      	movs	r2, #64	@ 0x40
 800371a:	9b04      	ldr	r3, [sp, #16]
 800371c:	eba0 000a 	sub.w	r0, r0, sl
 8003720:	4082      	lsls	r2, r0
 8003722:	4313      	orrs	r3, r2
 8003724:	3401      	adds	r4, #1
 8003726:	9304      	str	r3, [sp, #16]
 8003728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800372c:	2206      	movs	r2, #6
 800372e:	4825      	ldr	r0, [pc, #148]	@ (80037c4 <_svfiprintf_r+0x1ec>)
 8003730:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003734:	f000 fa08 	bl	8003b48 <memchr>
 8003738:	2800      	cmp	r0, #0
 800373a:	d036      	beq.n	80037aa <_svfiprintf_r+0x1d2>
 800373c:	4b22      	ldr	r3, [pc, #136]	@ (80037c8 <_svfiprintf_r+0x1f0>)
 800373e:	bb1b      	cbnz	r3, 8003788 <_svfiprintf_r+0x1b0>
 8003740:	9b03      	ldr	r3, [sp, #12]
 8003742:	3307      	adds	r3, #7
 8003744:	f023 0307 	bic.w	r3, r3, #7
 8003748:	3308      	adds	r3, #8
 800374a:	9303      	str	r3, [sp, #12]
 800374c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800374e:	4433      	add	r3, r6
 8003750:	9309      	str	r3, [sp, #36]	@ 0x24
 8003752:	e76a      	b.n	800362a <_svfiprintf_r+0x52>
 8003754:	460c      	mov	r4, r1
 8003756:	2001      	movs	r0, #1
 8003758:	fb0c 3202 	mla	r2, ip, r2, r3
 800375c:	e7a8      	b.n	80036b0 <_svfiprintf_r+0xd8>
 800375e:	2300      	movs	r3, #0
 8003760:	f04f 0c0a 	mov.w	ip, #10
 8003764:	4619      	mov	r1, r3
 8003766:	3401      	adds	r4, #1
 8003768:	9305      	str	r3, [sp, #20]
 800376a:	4620      	mov	r0, r4
 800376c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003770:	3a30      	subs	r2, #48	@ 0x30
 8003772:	2a09      	cmp	r2, #9
 8003774:	d903      	bls.n	800377e <_svfiprintf_r+0x1a6>
 8003776:	2b00      	cmp	r3, #0
 8003778:	d0c6      	beq.n	8003708 <_svfiprintf_r+0x130>
 800377a:	9105      	str	r1, [sp, #20]
 800377c:	e7c4      	b.n	8003708 <_svfiprintf_r+0x130>
 800377e:	4604      	mov	r4, r0
 8003780:	2301      	movs	r3, #1
 8003782:	fb0c 2101 	mla	r1, ip, r1, r2
 8003786:	e7f0      	b.n	800376a <_svfiprintf_r+0x192>
 8003788:	ab03      	add	r3, sp, #12
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	462a      	mov	r2, r5
 800378e:	4638      	mov	r0, r7
 8003790:	4b0e      	ldr	r3, [pc, #56]	@ (80037cc <_svfiprintf_r+0x1f4>)
 8003792:	a904      	add	r1, sp, #16
 8003794:	f3af 8000 	nop.w
 8003798:	1c42      	adds	r2, r0, #1
 800379a:	4606      	mov	r6, r0
 800379c:	d1d6      	bne.n	800374c <_svfiprintf_r+0x174>
 800379e:	89ab      	ldrh	r3, [r5, #12]
 80037a0:	065b      	lsls	r3, r3, #25
 80037a2:	f53f af2d 	bmi.w	8003600 <_svfiprintf_r+0x28>
 80037a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80037a8:	e72c      	b.n	8003604 <_svfiprintf_r+0x2c>
 80037aa:	ab03      	add	r3, sp, #12
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	462a      	mov	r2, r5
 80037b0:	4638      	mov	r0, r7
 80037b2:	4b06      	ldr	r3, [pc, #24]	@ (80037cc <_svfiprintf_r+0x1f4>)
 80037b4:	a904      	add	r1, sp, #16
 80037b6:	f000 f87d 	bl	80038b4 <_printf_i>
 80037ba:	e7ed      	b.n	8003798 <_svfiprintf_r+0x1c0>
 80037bc:	08003d72 	.word	0x08003d72
 80037c0:	08003d78 	.word	0x08003d78
 80037c4:	08003d7c 	.word	0x08003d7c
 80037c8:	00000000 	.word	0x00000000
 80037cc:	08003521 	.word	0x08003521

080037d0 <_printf_common>:
 80037d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037d4:	4616      	mov	r6, r2
 80037d6:	4698      	mov	r8, r3
 80037d8:	688a      	ldr	r2, [r1, #8]
 80037da:	690b      	ldr	r3, [r1, #16]
 80037dc:	4607      	mov	r7, r0
 80037de:	4293      	cmp	r3, r2
 80037e0:	bfb8      	it	lt
 80037e2:	4613      	movlt	r3, r2
 80037e4:	6033      	str	r3, [r6, #0]
 80037e6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037ea:	460c      	mov	r4, r1
 80037ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037f0:	b10a      	cbz	r2, 80037f6 <_printf_common+0x26>
 80037f2:	3301      	adds	r3, #1
 80037f4:	6033      	str	r3, [r6, #0]
 80037f6:	6823      	ldr	r3, [r4, #0]
 80037f8:	0699      	lsls	r1, r3, #26
 80037fa:	bf42      	ittt	mi
 80037fc:	6833      	ldrmi	r3, [r6, #0]
 80037fe:	3302      	addmi	r3, #2
 8003800:	6033      	strmi	r3, [r6, #0]
 8003802:	6825      	ldr	r5, [r4, #0]
 8003804:	f015 0506 	ands.w	r5, r5, #6
 8003808:	d106      	bne.n	8003818 <_printf_common+0x48>
 800380a:	f104 0a19 	add.w	sl, r4, #25
 800380e:	68e3      	ldr	r3, [r4, #12]
 8003810:	6832      	ldr	r2, [r6, #0]
 8003812:	1a9b      	subs	r3, r3, r2
 8003814:	42ab      	cmp	r3, r5
 8003816:	dc2b      	bgt.n	8003870 <_printf_common+0xa0>
 8003818:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800381c:	6822      	ldr	r2, [r4, #0]
 800381e:	3b00      	subs	r3, #0
 8003820:	bf18      	it	ne
 8003822:	2301      	movne	r3, #1
 8003824:	0692      	lsls	r2, r2, #26
 8003826:	d430      	bmi.n	800388a <_printf_common+0xba>
 8003828:	4641      	mov	r1, r8
 800382a:	4638      	mov	r0, r7
 800382c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003830:	47c8      	blx	r9
 8003832:	3001      	adds	r0, #1
 8003834:	d023      	beq.n	800387e <_printf_common+0xae>
 8003836:	6823      	ldr	r3, [r4, #0]
 8003838:	6922      	ldr	r2, [r4, #16]
 800383a:	f003 0306 	and.w	r3, r3, #6
 800383e:	2b04      	cmp	r3, #4
 8003840:	bf14      	ite	ne
 8003842:	2500      	movne	r5, #0
 8003844:	6833      	ldreq	r3, [r6, #0]
 8003846:	f04f 0600 	mov.w	r6, #0
 800384a:	bf08      	it	eq
 800384c:	68e5      	ldreq	r5, [r4, #12]
 800384e:	f104 041a 	add.w	r4, r4, #26
 8003852:	bf08      	it	eq
 8003854:	1aed      	subeq	r5, r5, r3
 8003856:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800385a:	bf08      	it	eq
 800385c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003860:	4293      	cmp	r3, r2
 8003862:	bfc4      	itt	gt
 8003864:	1a9b      	subgt	r3, r3, r2
 8003866:	18ed      	addgt	r5, r5, r3
 8003868:	42b5      	cmp	r5, r6
 800386a:	d11a      	bne.n	80038a2 <_printf_common+0xd2>
 800386c:	2000      	movs	r0, #0
 800386e:	e008      	b.n	8003882 <_printf_common+0xb2>
 8003870:	2301      	movs	r3, #1
 8003872:	4652      	mov	r2, sl
 8003874:	4641      	mov	r1, r8
 8003876:	4638      	mov	r0, r7
 8003878:	47c8      	blx	r9
 800387a:	3001      	adds	r0, #1
 800387c:	d103      	bne.n	8003886 <_printf_common+0xb6>
 800387e:	f04f 30ff 	mov.w	r0, #4294967295
 8003882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003886:	3501      	adds	r5, #1
 8003888:	e7c1      	b.n	800380e <_printf_common+0x3e>
 800388a:	2030      	movs	r0, #48	@ 0x30
 800388c:	18e1      	adds	r1, r4, r3
 800388e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003892:	1c5a      	adds	r2, r3, #1
 8003894:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003898:	4422      	add	r2, r4
 800389a:	3302      	adds	r3, #2
 800389c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80038a0:	e7c2      	b.n	8003828 <_printf_common+0x58>
 80038a2:	2301      	movs	r3, #1
 80038a4:	4622      	mov	r2, r4
 80038a6:	4641      	mov	r1, r8
 80038a8:	4638      	mov	r0, r7
 80038aa:	47c8      	blx	r9
 80038ac:	3001      	adds	r0, #1
 80038ae:	d0e6      	beq.n	800387e <_printf_common+0xae>
 80038b0:	3601      	adds	r6, #1
 80038b2:	e7d9      	b.n	8003868 <_printf_common+0x98>

080038b4 <_printf_i>:
 80038b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038b8:	7e0f      	ldrb	r7, [r1, #24]
 80038ba:	4691      	mov	r9, r2
 80038bc:	2f78      	cmp	r7, #120	@ 0x78
 80038be:	4680      	mov	r8, r0
 80038c0:	460c      	mov	r4, r1
 80038c2:	469a      	mov	sl, r3
 80038c4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80038c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80038ca:	d807      	bhi.n	80038dc <_printf_i+0x28>
 80038cc:	2f62      	cmp	r7, #98	@ 0x62
 80038ce:	d80a      	bhi.n	80038e6 <_printf_i+0x32>
 80038d0:	2f00      	cmp	r7, #0
 80038d2:	f000 80d3 	beq.w	8003a7c <_printf_i+0x1c8>
 80038d6:	2f58      	cmp	r7, #88	@ 0x58
 80038d8:	f000 80ba 	beq.w	8003a50 <_printf_i+0x19c>
 80038dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038e4:	e03a      	b.n	800395c <_printf_i+0xa8>
 80038e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038ea:	2b15      	cmp	r3, #21
 80038ec:	d8f6      	bhi.n	80038dc <_printf_i+0x28>
 80038ee:	a101      	add	r1, pc, #4	@ (adr r1, 80038f4 <_printf_i+0x40>)
 80038f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038f4:	0800394d 	.word	0x0800394d
 80038f8:	08003961 	.word	0x08003961
 80038fc:	080038dd 	.word	0x080038dd
 8003900:	080038dd 	.word	0x080038dd
 8003904:	080038dd 	.word	0x080038dd
 8003908:	080038dd 	.word	0x080038dd
 800390c:	08003961 	.word	0x08003961
 8003910:	080038dd 	.word	0x080038dd
 8003914:	080038dd 	.word	0x080038dd
 8003918:	080038dd 	.word	0x080038dd
 800391c:	080038dd 	.word	0x080038dd
 8003920:	08003a63 	.word	0x08003a63
 8003924:	0800398b 	.word	0x0800398b
 8003928:	08003a1d 	.word	0x08003a1d
 800392c:	080038dd 	.word	0x080038dd
 8003930:	080038dd 	.word	0x080038dd
 8003934:	08003a85 	.word	0x08003a85
 8003938:	080038dd 	.word	0x080038dd
 800393c:	0800398b 	.word	0x0800398b
 8003940:	080038dd 	.word	0x080038dd
 8003944:	080038dd 	.word	0x080038dd
 8003948:	08003a25 	.word	0x08003a25
 800394c:	6833      	ldr	r3, [r6, #0]
 800394e:	1d1a      	adds	r2, r3, #4
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	6032      	str	r2, [r6, #0]
 8003954:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003958:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800395c:	2301      	movs	r3, #1
 800395e:	e09e      	b.n	8003a9e <_printf_i+0x1ea>
 8003960:	6833      	ldr	r3, [r6, #0]
 8003962:	6820      	ldr	r0, [r4, #0]
 8003964:	1d19      	adds	r1, r3, #4
 8003966:	6031      	str	r1, [r6, #0]
 8003968:	0606      	lsls	r6, r0, #24
 800396a:	d501      	bpl.n	8003970 <_printf_i+0xbc>
 800396c:	681d      	ldr	r5, [r3, #0]
 800396e:	e003      	b.n	8003978 <_printf_i+0xc4>
 8003970:	0645      	lsls	r5, r0, #25
 8003972:	d5fb      	bpl.n	800396c <_printf_i+0xb8>
 8003974:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003978:	2d00      	cmp	r5, #0
 800397a:	da03      	bge.n	8003984 <_printf_i+0xd0>
 800397c:	232d      	movs	r3, #45	@ 0x2d
 800397e:	426d      	negs	r5, r5
 8003980:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003984:	230a      	movs	r3, #10
 8003986:	4859      	ldr	r0, [pc, #356]	@ (8003aec <_printf_i+0x238>)
 8003988:	e011      	b.n	80039ae <_printf_i+0xfa>
 800398a:	6821      	ldr	r1, [r4, #0]
 800398c:	6833      	ldr	r3, [r6, #0]
 800398e:	0608      	lsls	r0, r1, #24
 8003990:	f853 5b04 	ldr.w	r5, [r3], #4
 8003994:	d402      	bmi.n	800399c <_printf_i+0xe8>
 8003996:	0649      	lsls	r1, r1, #25
 8003998:	bf48      	it	mi
 800399a:	b2ad      	uxthmi	r5, r5
 800399c:	2f6f      	cmp	r7, #111	@ 0x6f
 800399e:	6033      	str	r3, [r6, #0]
 80039a0:	bf14      	ite	ne
 80039a2:	230a      	movne	r3, #10
 80039a4:	2308      	moveq	r3, #8
 80039a6:	4851      	ldr	r0, [pc, #324]	@ (8003aec <_printf_i+0x238>)
 80039a8:	2100      	movs	r1, #0
 80039aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80039ae:	6866      	ldr	r6, [r4, #4]
 80039b0:	2e00      	cmp	r6, #0
 80039b2:	bfa8      	it	ge
 80039b4:	6821      	ldrge	r1, [r4, #0]
 80039b6:	60a6      	str	r6, [r4, #8]
 80039b8:	bfa4      	itt	ge
 80039ba:	f021 0104 	bicge.w	r1, r1, #4
 80039be:	6021      	strge	r1, [r4, #0]
 80039c0:	b90d      	cbnz	r5, 80039c6 <_printf_i+0x112>
 80039c2:	2e00      	cmp	r6, #0
 80039c4:	d04b      	beq.n	8003a5e <_printf_i+0x1aa>
 80039c6:	4616      	mov	r6, r2
 80039c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80039cc:	fb03 5711 	mls	r7, r3, r1, r5
 80039d0:	5dc7      	ldrb	r7, [r0, r7]
 80039d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80039d6:	462f      	mov	r7, r5
 80039d8:	42bb      	cmp	r3, r7
 80039da:	460d      	mov	r5, r1
 80039dc:	d9f4      	bls.n	80039c8 <_printf_i+0x114>
 80039de:	2b08      	cmp	r3, #8
 80039e0:	d10b      	bne.n	80039fa <_printf_i+0x146>
 80039e2:	6823      	ldr	r3, [r4, #0]
 80039e4:	07df      	lsls	r7, r3, #31
 80039e6:	d508      	bpl.n	80039fa <_printf_i+0x146>
 80039e8:	6923      	ldr	r3, [r4, #16]
 80039ea:	6861      	ldr	r1, [r4, #4]
 80039ec:	4299      	cmp	r1, r3
 80039ee:	bfde      	ittt	le
 80039f0:	2330      	movle	r3, #48	@ 0x30
 80039f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039fa:	1b92      	subs	r2, r2, r6
 80039fc:	6122      	str	r2, [r4, #16]
 80039fe:	464b      	mov	r3, r9
 8003a00:	4621      	mov	r1, r4
 8003a02:	4640      	mov	r0, r8
 8003a04:	f8cd a000 	str.w	sl, [sp]
 8003a08:	aa03      	add	r2, sp, #12
 8003a0a:	f7ff fee1 	bl	80037d0 <_printf_common>
 8003a0e:	3001      	adds	r0, #1
 8003a10:	d14a      	bne.n	8003aa8 <_printf_i+0x1f4>
 8003a12:	f04f 30ff 	mov.w	r0, #4294967295
 8003a16:	b004      	add	sp, #16
 8003a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a1c:	6823      	ldr	r3, [r4, #0]
 8003a1e:	f043 0320 	orr.w	r3, r3, #32
 8003a22:	6023      	str	r3, [r4, #0]
 8003a24:	2778      	movs	r7, #120	@ 0x78
 8003a26:	4832      	ldr	r0, [pc, #200]	@ (8003af0 <_printf_i+0x23c>)
 8003a28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a2c:	6823      	ldr	r3, [r4, #0]
 8003a2e:	6831      	ldr	r1, [r6, #0]
 8003a30:	061f      	lsls	r7, r3, #24
 8003a32:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a36:	d402      	bmi.n	8003a3e <_printf_i+0x18a>
 8003a38:	065f      	lsls	r7, r3, #25
 8003a3a:	bf48      	it	mi
 8003a3c:	b2ad      	uxthmi	r5, r5
 8003a3e:	6031      	str	r1, [r6, #0]
 8003a40:	07d9      	lsls	r1, r3, #31
 8003a42:	bf44      	itt	mi
 8003a44:	f043 0320 	orrmi.w	r3, r3, #32
 8003a48:	6023      	strmi	r3, [r4, #0]
 8003a4a:	b11d      	cbz	r5, 8003a54 <_printf_i+0x1a0>
 8003a4c:	2310      	movs	r3, #16
 8003a4e:	e7ab      	b.n	80039a8 <_printf_i+0xf4>
 8003a50:	4826      	ldr	r0, [pc, #152]	@ (8003aec <_printf_i+0x238>)
 8003a52:	e7e9      	b.n	8003a28 <_printf_i+0x174>
 8003a54:	6823      	ldr	r3, [r4, #0]
 8003a56:	f023 0320 	bic.w	r3, r3, #32
 8003a5a:	6023      	str	r3, [r4, #0]
 8003a5c:	e7f6      	b.n	8003a4c <_printf_i+0x198>
 8003a5e:	4616      	mov	r6, r2
 8003a60:	e7bd      	b.n	80039de <_printf_i+0x12a>
 8003a62:	6833      	ldr	r3, [r6, #0]
 8003a64:	6825      	ldr	r5, [r4, #0]
 8003a66:	1d18      	adds	r0, r3, #4
 8003a68:	6961      	ldr	r1, [r4, #20]
 8003a6a:	6030      	str	r0, [r6, #0]
 8003a6c:	062e      	lsls	r6, r5, #24
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	d501      	bpl.n	8003a76 <_printf_i+0x1c2>
 8003a72:	6019      	str	r1, [r3, #0]
 8003a74:	e002      	b.n	8003a7c <_printf_i+0x1c8>
 8003a76:	0668      	lsls	r0, r5, #25
 8003a78:	d5fb      	bpl.n	8003a72 <_printf_i+0x1be>
 8003a7a:	8019      	strh	r1, [r3, #0]
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	4616      	mov	r6, r2
 8003a80:	6123      	str	r3, [r4, #16]
 8003a82:	e7bc      	b.n	80039fe <_printf_i+0x14a>
 8003a84:	6833      	ldr	r3, [r6, #0]
 8003a86:	2100      	movs	r1, #0
 8003a88:	1d1a      	adds	r2, r3, #4
 8003a8a:	6032      	str	r2, [r6, #0]
 8003a8c:	681e      	ldr	r6, [r3, #0]
 8003a8e:	6862      	ldr	r2, [r4, #4]
 8003a90:	4630      	mov	r0, r6
 8003a92:	f000 f859 	bl	8003b48 <memchr>
 8003a96:	b108      	cbz	r0, 8003a9c <_printf_i+0x1e8>
 8003a98:	1b80      	subs	r0, r0, r6
 8003a9a:	6060      	str	r0, [r4, #4]
 8003a9c:	6863      	ldr	r3, [r4, #4]
 8003a9e:	6123      	str	r3, [r4, #16]
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003aa6:	e7aa      	b.n	80039fe <_printf_i+0x14a>
 8003aa8:	4632      	mov	r2, r6
 8003aaa:	4649      	mov	r1, r9
 8003aac:	4640      	mov	r0, r8
 8003aae:	6923      	ldr	r3, [r4, #16]
 8003ab0:	47d0      	blx	sl
 8003ab2:	3001      	adds	r0, #1
 8003ab4:	d0ad      	beq.n	8003a12 <_printf_i+0x15e>
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	079b      	lsls	r3, r3, #30
 8003aba:	d413      	bmi.n	8003ae4 <_printf_i+0x230>
 8003abc:	68e0      	ldr	r0, [r4, #12]
 8003abe:	9b03      	ldr	r3, [sp, #12]
 8003ac0:	4298      	cmp	r0, r3
 8003ac2:	bfb8      	it	lt
 8003ac4:	4618      	movlt	r0, r3
 8003ac6:	e7a6      	b.n	8003a16 <_printf_i+0x162>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	4632      	mov	r2, r6
 8003acc:	4649      	mov	r1, r9
 8003ace:	4640      	mov	r0, r8
 8003ad0:	47d0      	blx	sl
 8003ad2:	3001      	adds	r0, #1
 8003ad4:	d09d      	beq.n	8003a12 <_printf_i+0x15e>
 8003ad6:	3501      	adds	r5, #1
 8003ad8:	68e3      	ldr	r3, [r4, #12]
 8003ada:	9903      	ldr	r1, [sp, #12]
 8003adc:	1a5b      	subs	r3, r3, r1
 8003ade:	42ab      	cmp	r3, r5
 8003ae0:	dcf2      	bgt.n	8003ac8 <_printf_i+0x214>
 8003ae2:	e7eb      	b.n	8003abc <_printf_i+0x208>
 8003ae4:	2500      	movs	r5, #0
 8003ae6:	f104 0619 	add.w	r6, r4, #25
 8003aea:	e7f5      	b.n	8003ad8 <_printf_i+0x224>
 8003aec:	08003d83 	.word	0x08003d83
 8003af0:	08003d94 	.word	0x08003d94

08003af4 <memmove>:
 8003af4:	4288      	cmp	r0, r1
 8003af6:	b510      	push	{r4, lr}
 8003af8:	eb01 0402 	add.w	r4, r1, r2
 8003afc:	d902      	bls.n	8003b04 <memmove+0x10>
 8003afe:	4284      	cmp	r4, r0
 8003b00:	4623      	mov	r3, r4
 8003b02:	d807      	bhi.n	8003b14 <memmove+0x20>
 8003b04:	1e43      	subs	r3, r0, #1
 8003b06:	42a1      	cmp	r1, r4
 8003b08:	d008      	beq.n	8003b1c <memmove+0x28>
 8003b0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b12:	e7f8      	b.n	8003b06 <memmove+0x12>
 8003b14:	4601      	mov	r1, r0
 8003b16:	4402      	add	r2, r0
 8003b18:	428a      	cmp	r2, r1
 8003b1a:	d100      	bne.n	8003b1e <memmove+0x2a>
 8003b1c:	bd10      	pop	{r4, pc}
 8003b1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003b26:	e7f7      	b.n	8003b18 <memmove+0x24>

08003b28 <_sbrk_r>:
 8003b28:	b538      	push	{r3, r4, r5, lr}
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	4d05      	ldr	r5, [pc, #20]	@ (8003b44 <_sbrk_r+0x1c>)
 8003b2e:	4604      	mov	r4, r0
 8003b30:	4608      	mov	r0, r1
 8003b32:	602b      	str	r3, [r5, #0]
 8003b34:	f7fd f9d6 	bl	8000ee4 <_sbrk>
 8003b38:	1c43      	adds	r3, r0, #1
 8003b3a:	d102      	bne.n	8003b42 <_sbrk_r+0x1a>
 8003b3c:	682b      	ldr	r3, [r5, #0]
 8003b3e:	b103      	cbz	r3, 8003b42 <_sbrk_r+0x1a>
 8003b40:	6023      	str	r3, [r4, #0]
 8003b42:	bd38      	pop	{r3, r4, r5, pc}
 8003b44:	200004a0 	.word	0x200004a0

08003b48 <memchr>:
 8003b48:	4603      	mov	r3, r0
 8003b4a:	b510      	push	{r4, lr}
 8003b4c:	b2c9      	uxtb	r1, r1
 8003b4e:	4402      	add	r2, r0
 8003b50:	4293      	cmp	r3, r2
 8003b52:	4618      	mov	r0, r3
 8003b54:	d101      	bne.n	8003b5a <memchr+0x12>
 8003b56:	2000      	movs	r0, #0
 8003b58:	e003      	b.n	8003b62 <memchr+0x1a>
 8003b5a:	7804      	ldrb	r4, [r0, #0]
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	428c      	cmp	r4, r1
 8003b60:	d1f6      	bne.n	8003b50 <memchr+0x8>
 8003b62:	bd10      	pop	{r4, pc}

08003b64 <memcpy>:
 8003b64:	440a      	add	r2, r1
 8003b66:	4291      	cmp	r1, r2
 8003b68:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b6c:	d100      	bne.n	8003b70 <memcpy+0xc>
 8003b6e:	4770      	bx	lr
 8003b70:	b510      	push	{r4, lr}
 8003b72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b76:	4291      	cmp	r1, r2
 8003b78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b7c:	d1f9      	bne.n	8003b72 <memcpy+0xe>
 8003b7e:	bd10      	pop	{r4, pc}

08003b80 <_realloc_r>:
 8003b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b84:	4680      	mov	r8, r0
 8003b86:	4615      	mov	r5, r2
 8003b88:	460c      	mov	r4, r1
 8003b8a:	b921      	cbnz	r1, 8003b96 <_realloc_r+0x16>
 8003b8c:	4611      	mov	r1, r2
 8003b8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b92:	f7ff bc39 	b.w	8003408 <_malloc_r>
 8003b96:	b92a      	cbnz	r2, 8003ba4 <_realloc_r+0x24>
 8003b98:	f7ff fbcc 	bl	8003334 <_free_r>
 8003b9c:	2400      	movs	r4, #0
 8003b9e:	4620      	mov	r0, r4
 8003ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ba4:	f000 f81a 	bl	8003bdc <_malloc_usable_size_r>
 8003ba8:	4285      	cmp	r5, r0
 8003baa:	4606      	mov	r6, r0
 8003bac:	d802      	bhi.n	8003bb4 <_realloc_r+0x34>
 8003bae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003bb2:	d8f4      	bhi.n	8003b9e <_realloc_r+0x1e>
 8003bb4:	4629      	mov	r1, r5
 8003bb6:	4640      	mov	r0, r8
 8003bb8:	f7ff fc26 	bl	8003408 <_malloc_r>
 8003bbc:	4607      	mov	r7, r0
 8003bbe:	2800      	cmp	r0, #0
 8003bc0:	d0ec      	beq.n	8003b9c <_realloc_r+0x1c>
 8003bc2:	42b5      	cmp	r5, r6
 8003bc4:	462a      	mov	r2, r5
 8003bc6:	4621      	mov	r1, r4
 8003bc8:	bf28      	it	cs
 8003bca:	4632      	movcs	r2, r6
 8003bcc:	f7ff ffca 	bl	8003b64 <memcpy>
 8003bd0:	4621      	mov	r1, r4
 8003bd2:	4640      	mov	r0, r8
 8003bd4:	f7ff fbae 	bl	8003334 <_free_r>
 8003bd8:	463c      	mov	r4, r7
 8003bda:	e7e0      	b.n	8003b9e <_realloc_r+0x1e>

08003bdc <_malloc_usable_size_r>:
 8003bdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003be0:	1f18      	subs	r0, r3, #4
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bfbc      	itt	lt
 8003be6:	580b      	ldrlt	r3, [r1, r0]
 8003be8:	18c0      	addlt	r0, r0, r3
 8003bea:	4770      	bx	lr

08003bec <_init>:
 8003bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bee:	bf00      	nop
 8003bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bf2:	bc08      	pop	{r3}
 8003bf4:	469e      	mov	lr, r3
 8003bf6:	4770      	bx	lr

08003bf8 <_fini>:
 8003bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfa:	bf00      	nop
 8003bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bfe:	bc08      	pop	{r3}
 8003c00:	469e      	mov	lr, r3
 8003c02:	4770      	bx	lr
