ARM GAS  /tmp/ccNUo5vT.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.comm	SpiTxData,4,4
  18              		.comm	SpiRxData,4,4
  19              		.comm	UpdateFile,4,4
  20              		.comm	hspi1,100,4
  21              		.section	.rodata
  22              		.align	2
  23              	.LC0:
  24 0000 5372632F 		.ascii	"Src/spi.c\000"
  24      7370692E 
  24      6300
  25              		.section	.text.MX_SPI1_Init,"ax",%progbits
  26              		.align	1
  27              		.global	MX_SPI1_Init
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  31              		.fpu fpv4-sp-d16
  33              	MX_SPI1_Init:
  34              	.LFB138:
  35              		.file 1 "Src/spi.c"
   1:Src/spi.c     **** /**
   2:Src/spi.c     ****   ******************************************************************************
   3:Src/spi.c     ****   * File Name          : SPI.c
   4:Src/spi.c     ****   * Description        : This file provides code for the configuration
   5:Src/spi.c     ****   *                      of the SPI instances.
   6:Src/spi.c     ****   ******************************************************************************
   7:Src/spi.c     ****   ** This notice applies to any and all portions of this file
   8:Src/spi.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/spi.c     ****   * USER CODE END. Other portions of this file, whether 
  10:Src/spi.c     ****   * inserted by the user or by software development tools
  11:Src/spi.c     ****   * are owned by their respective copyright owners.
  12:Src/spi.c     ****   *
  13:Src/spi.c     ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/spi.c     ****   *
  15:Src/spi.c     ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/spi.c     ****   * are permitted provided that the following conditions are met:
  17:Src/spi.c     ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/spi.c     ****   *      this list of conditions and the following disclaimer.
  19:Src/spi.c     ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/spi.c     ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/spi.c     ****   *      and/or other materials provided with the distribution.
ARM GAS  /tmp/ccNUo5vT.s 			page 2


  22:Src/spi.c     ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/spi.c     ****   *      may be used to endorse or promote products derived from this software
  24:Src/spi.c     ****   *      without specific prior written permission.
  25:Src/spi.c     ****   *
  26:Src/spi.c     ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/spi.c     ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/spi.c     ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/spi.c     ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/spi.c     ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/spi.c     ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/spi.c     ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/spi.c     ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/spi.c     ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/spi.c     ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/spi.c     ****   *
  37:Src/spi.c     ****   ******************************************************************************
  38:Src/spi.c     ****   */
  39:Src/spi.c     **** 
  40:Src/spi.c     **** /* Includes ------------------------------------------------------------------*/
  41:Src/spi.c     **** #include "spi.h"
  42:Src/spi.c     **** 
  43:Src/spi.c     **** #include "gpio.h"
  44:Src/spi.c     **** 
  45:Src/spi.c     **** /* USER CODE BEGIN 0 */
  46:Src/spi.c     **** 
  47:Src/spi.c     **** /* USER CODE END 0 */
  48:Src/spi.c     **** 
  49:Src/spi.c     **** SPI_HandleTypeDef hspi1;
  50:Src/spi.c     **** 
  51:Src/spi.c     **** /* SPI1 init function */
  52:Src/spi.c     **** void MX_SPI1_Init(void)
  53:Src/spi.c     **** {
  36              		.loc 1 53 0
  37              		.cfi_startproc
  38              		@ args = 0, pretend = 0, frame = 0
  39              		@ frame_needed = 1, uses_anonymous_args = 0
  40 0000 80B5     		push	{r7, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 7, -8
  44              		.cfi_offset 14, -4
  45 0002 00AF     		add	r7, sp, #0
  46              	.LCFI1:
  47              		.cfi_def_cfa_register 7
  54:Src/spi.c     **** 
  55:Src/spi.c     **** 
  56:Src/spi.c     ****     hspi1.Instance = SPI1;
  48              		.loc 1 56 0
  49 0004 194B     		ldr	r3, .L4
  50 0006 1A4A     		ldr	r2, .L4+4
  51 0008 1A60     		str	r2, [r3]
  57:Src/spi.c     ****     hspi1.Init.Mode = SPI_MODE_SLAVE;
  52              		.loc 1 57 0
  53 000a 184B     		ldr	r3, .L4
  54 000c 0022     		movs	r2, #0
  55 000e 5A60     		str	r2, [r3, #4]
  58:Src/spi.c     ****     hspi1.Init.Direction = SPI_DIRECTION_2LINES;
ARM GAS  /tmp/ccNUo5vT.s 			page 3


  56              		.loc 1 58 0
  57 0010 164B     		ldr	r3, .L4
  58 0012 0022     		movs	r2, #0
  59 0014 9A60     		str	r2, [r3, #8]
  59:Src/spi.c     ****     hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  60              		.loc 1 59 0
  61 0016 154B     		ldr	r3, .L4
  62 0018 4FF4E062 		mov	r2, #1792
  63 001c DA60     		str	r2, [r3, #12]
  60:Src/spi.c     ****     hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  64              		.loc 1 60 0
  65 001e 134B     		ldr	r3, .L4
  66 0020 0022     		movs	r2, #0
  67 0022 1A61     		str	r2, [r3, #16]
  61:Src/spi.c     ****     hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  68              		.loc 1 61 0
  69 0024 114B     		ldr	r3, .L4
  70 0026 0022     		movs	r2, #0
  71 0028 5A61     		str	r2, [r3, #20]
  62:Src/spi.c     ****     hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
  72              		.loc 1 62 0
  73 002a 104B     		ldr	r3, .L4
  74 002c 0022     		movs	r2, #0
  75 002e 9A61     		str	r2, [r3, #24]
  63:Src/spi.c     ****     hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  76              		.loc 1 63 0
  77 0030 0E4B     		ldr	r3, .L4
  78 0032 0022     		movs	r2, #0
  79 0034 1A62     		str	r2, [r3, #32]
  64:Src/spi.c     ****     hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  80              		.loc 1 64 0
  81 0036 0D4B     		ldr	r3, .L4
  82 0038 0022     		movs	r2, #0
  83 003a 5A62     		str	r2, [r3, #36]
  65:Src/spi.c     ****     hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  84              		.loc 1 65 0
  85 003c 0B4B     		ldr	r3, .L4
  86 003e 0022     		movs	r2, #0
  87 0040 9A62     		str	r2, [r3, #40]
  66:Src/spi.c     ****     hspi1.Init.CRCPolynomial = 7;
  88              		.loc 1 66 0
  89 0042 0A4B     		ldr	r3, .L4
  90 0044 0722     		movs	r2, #7
  91 0046 DA62     		str	r2, [r3, #44]
  67:Src/spi.c     ****     hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  92              		.loc 1 67 0
  93 0048 084B     		ldr	r3, .L4
  94 004a 0022     		movs	r2, #0
  95 004c 1A63     		str	r2, [r3, #48]
  68:Src/spi.c     ****     hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  96              		.loc 1 68 0
  97 004e 074B     		ldr	r3, .L4
  98 0050 0022     		movs	r2, #0
  99 0052 5A63     		str	r2, [r3, #52]
  69:Src/spi.c     ****     if (HAL_SPI_Init(&hspi1) != HAL_OK)
 100              		.loc 1 69 0
 101 0054 0548     		ldr	r0, .L4
ARM GAS  /tmp/ccNUo5vT.s 			page 4


 102 0056 FFF7FEFF 		bl	HAL_SPI_Init
 103 005a 0346     		mov	r3, r0
 104 005c 002B     		cmp	r3, #0
 105 005e 03D0     		beq	.L3
  70:Src/spi.c     ****     {
  71:Src/spi.c     ****     _Error_Handler(__FILE__, __LINE__);
 106              		.loc 1 71 0
 107 0060 4721     		movs	r1, #71
 108 0062 0448     		ldr	r0, .L4+8
 109 0064 FFF7FEFF 		bl	_Error_Handler
 110              	.L3:
  72:Src/spi.c     ****     }
  73:Src/spi.c     **** 
  74:Src/spi.c     **** 
  75:Src/spi.c     **** }
 111              		.loc 1 75 0
 112 0068 00BF     		nop
 113 006a 80BD     		pop	{r7, pc}
 114              	.L5:
 115              		.align	2
 116              	.L4:
 117 006c 00000000 		.word	hspi1
 118 0070 00300140 		.word	1073819648
 119 0074 00000000 		.word	.LC0
 120              		.cfi_endproc
 121              	.LFE138:
 123              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 124              		.align	1
 125              		.global	HAL_SPI_MspInit
 126              		.syntax unified
 127              		.thumb
 128              		.thumb_func
 129              		.fpu fpv4-sp-d16
 131              	HAL_SPI_MspInit:
 132              	.LFB139:
  76:Src/spi.c     **** 
  77:Src/spi.c     **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  78:Src/spi.c     **** {
 133              		.loc 1 78 0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 32
 136              		@ frame_needed = 1, uses_anonymous_args = 0
 137 0000 80B5     		push	{r7, lr}
 138              	.LCFI2:
 139              		.cfi_def_cfa_offset 8
 140              		.cfi_offset 7, -8
 141              		.cfi_offset 14, -4
 142 0002 88B0     		sub	sp, sp, #32
 143              	.LCFI3:
 144              		.cfi_def_cfa_offset 40
 145 0004 00AF     		add	r7, sp, #0
 146              	.LCFI4:
 147              		.cfi_def_cfa_register 7
 148 0006 7860     		str	r0, [r7, #4]
  79:Src/spi.c     **** 
  80:Src/spi.c     ****   GPIO_InitTypeDef GPIO_InitStruct;
  81:Src/spi.c     ****   if(spiHandle->Instance==SPI1)
ARM GAS  /tmp/ccNUo5vT.s 			page 5


 149              		.loc 1 81 0
 150 0008 7B68     		ldr	r3, [r7, #4]
 151 000a 1B68     		ldr	r3, [r3]
 152 000c 154A     		ldr	r2, .L9
 153 000e 9342     		cmp	r3, r2
 154 0010 23D1     		bne	.L8
 155              	.LBB2:
  82:Src/spi.c     ****   {
  83:Src/spi.c     ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  84:Src/spi.c     **** 
  85:Src/spi.c     ****   /* USER CODE END SPI1_MspInit 0 */
  86:Src/spi.c     ****     /* SPI1 clock enable */
  87:Src/spi.c     ****     __HAL_RCC_SPI1_CLK_ENABLE();
 156              		.loc 1 87 0
 157 0012 154B     		ldr	r3, .L9+4
 158 0014 5B6C     		ldr	r3, [r3, #68]
 159 0016 144A     		ldr	r2, .L9+4
 160 0018 43F48053 		orr	r3, r3, #4096
 161 001c 5364     		str	r3, [r2, #68]
 162 001e 124B     		ldr	r3, .L9+4
 163 0020 5B6C     		ldr	r3, [r3, #68]
 164 0022 03F48053 		and	r3, r3, #4096
 165 0026 BB60     		str	r3, [r7, #8]
 166 0028 BB68     		ldr	r3, [r7, #8]
 167              	.LBE2:
  88:Src/spi.c     **** 
  89:Src/spi.c     ****     /**SPI1 GPIO Configuration
  90:Src/spi.c     ****     PB3     ------> SPI1_SCK
  91:Src/spi.c     ****     PB4     ------> SPI1_MISO
  92:Src/spi.c     ****     PB5     ------> SPI1_MOSI
  93:Src/spi.c     ****     */
  94:Src/spi.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 168              		.loc 1 94 0
 169 002a 3823     		movs	r3, #56
 170 002c FB60     		str	r3, [r7, #12]
  95:Src/spi.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171              		.loc 1 95 0
 172 002e 0223     		movs	r3, #2
 173 0030 3B61     		str	r3, [r7, #16]
  96:Src/spi.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 96 0
 175 0032 0023     		movs	r3, #0
 176 0034 7B61     		str	r3, [r7, #20]
  97:Src/spi.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 177              		.loc 1 97 0
 178 0036 0323     		movs	r3, #3
 179 0038 BB61     		str	r3, [r7, #24]
  98:Src/spi.c     ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 180              		.loc 1 98 0
 181 003a 0523     		movs	r3, #5
 182 003c FB61     		str	r3, [r7, #28]
  99:Src/spi.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 183              		.loc 1 99 0
 184 003e 07F10C03 		add	r3, r7, #12
 185 0042 1946     		mov	r1, r3
 186 0044 0948     		ldr	r0, .L9+8
 187 0046 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccNUo5vT.s 			page 6


 100:Src/spi.c     **** 
 101:Src/spi.c     ****     /* SPI1 interrupt Init */
 102:Src/spi.c     **** 
 103:Src/spi.c     ****     HAL_NVIC_SetPriority(SPI1_IRQn, 15, 0);
 188              		.loc 1 103 0
 189 004a 0022     		movs	r2, #0
 190 004c 0F21     		movs	r1, #15
 191 004e 2320     		movs	r0, #35
 192 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 104:Src/spi.c     **** 
 105:Src/spi.c     ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 193              		.loc 1 105 0
 194 0054 2320     		movs	r0, #35
 195 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 196              	.L8:
 106:Src/spi.c     **** 
 107:Src/spi.c     ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 108:Src/spi.c     **** 
 109:Src/spi.c     ****   /* USER CODE END SPI1_MspInit 1 */
 110:Src/spi.c     ****   }
 111:Src/spi.c     **** }
 197              		.loc 1 111 0
 198 005a 00BF     		nop
 199 005c 2037     		adds	r7, r7, #32
 200              	.LCFI5:
 201              		.cfi_def_cfa_offset 8
 202 005e BD46     		mov	sp, r7
 203              	.LCFI6:
 204              		.cfi_def_cfa_register 13
 205              		@ sp needed
 206 0060 80BD     		pop	{r7, pc}
 207              	.L10:
 208 0062 00BF     		.align	2
 209              	.L9:
 210 0064 00300140 		.word	1073819648
 211 0068 00380240 		.word	1073887232
 212 006c 00040240 		.word	1073873920
 213              		.cfi_endproc
 214              	.LFE139:
 216              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 217              		.align	1
 218              		.global	HAL_SPI_MspDeInit
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 222              		.fpu fpv4-sp-d16
 224              	HAL_SPI_MspDeInit:
 225              	.LFB140:
 112:Src/spi.c     **** 
 113:Src/spi.c     **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 114:Src/spi.c     **** {
 226              		.loc 1 114 0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 8
 229              		@ frame_needed = 1, uses_anonymous_args = 0
 230 0000 80B5     		push	{r7, lr}
 231              	.LCFI7:
ARM GAS  /tmp/ccNUo5vT.s 			page 7


 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 7, -8
 234              		.cfi_offset 14, -4
 235 0002 82B0     		sub	sp, sp, #8
 236              	.LCFI8:
 237              		.cfi_def_cfa_offset 16
 238 0004 00AF     		add	r7, sp, #0
 239              	.LCFI9:
 240              		.cfi_def_cfa_register 7
 241 0006 7860     		str	r0, [r7, #4]
 115:Src/spi.c     **** 
 116:Src/spi.c     ****   if(spiHandle->Instance==SPI1)
 242              		.loc 1 116 0
 243 0008 7B68     		ldr	r3, [r7, #4]
 244 000a 1B68     		ldr	r3, [r3]
 245 000c 094A     		ldr	r2, .L14
 246 000e 9342     		cmp	r3, r2
 247 0010 0CD1     		bne	.L13
 117:Src/spi.c     ****   {
 118:Src/spi.c     ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 119:Src/spi.c     **** 
 120:Src/spi.c     ****   /* USER CODE END SPI1_MspDeInit 0 */
 121:Src/spi.c     ****     /* Peripheral clock disable */
 122:Src/spi.c     ****     __HAL_RCC_SPI1_CLK_DISABLE();
 248              		.loc 1 122 0
 249 0012 094B     		ldr	r3, .L14+4
 250 0014 5B6C     		ldr	r3, [r3, #68]
 251 0016 084A     		ldr	r2, .L14+4
 252 0018 23F48053 		bic	r3, r3, #4096
 253 001c 5364     		str	r3, [r2, #68]
 123:Src/spi.c     **** 
 124:Src/spi.c     ****     /**SPI1 GPIO Configuration
 125:Src/spi.c     ****     PB3     ------> SPI1_SCK
 126:Src/spi.c     ****     PB4     ------> SPI1_MISO
 127:Src/spi.c     ****     PB5     ------> SPI1_MOSI
 128:Src/spi.c     ****     */
 129:Src/spi.c     ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 254              		.loc 1 129 0
 255 001e 3821     		movs	r1, #56
 256 0020 0648     		ldr	r0, .L14+8
 257 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 130:Src/spi.c     **** 
 131:Src/spi.c     ****     /* SPI1 interrupt Deinit */
 132:Src/spi.c     ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 258              		.loc 1 132 0
 259 0026 2320     		movs	r0, #35
 260 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 261              	.L13:
 133:Src/spi.c     ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 134:Src/spi.c     **** 
 135:Src/spi.c     ****   /* USER CODE END SPI1_MspDeInit 1 */
 136:Src/spi.c     ****   }
 137:Src/spi.c     **** }
 262              		.loc 1 137 0
 263 002c 00BF     		nop
 264 002e 0837     		adds	r7, r7, #8
 265              	.LCFI10:
ARM GAS  /tmp/ccNUo5vT.s 			page 8


 266              		.cfi_def_cfa_offset 8
 267 0030 BD46     		mov	sp, r7
 268              	.LCFI11:
 269              		.cfi_def_cfa_register 13
 270              		@ sp needed
 271 0032 80BD     		pop	{r7, pc}
 272              	.L15:
 273              		.align	2
 274              	.L14:
 275 0034 00300140 		.word	1073819648
 276 0038 00380240 		.word	1073887232
 277 003c 00040240 		.word	1073873920
 278              		.cfi_endproc
 279              	.LFE140:
 281              		.text
 282              	.Letext0:
 283              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 284              		.file 3 "/usr/include/newlib/sys/lock.h"
 285              		.file 4 "/usr/include/newlib/sys/_types.h"
 286              		.file 5 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 287              		.file 6 "/usr/include/newlib/sys/reent.h"
 288              		.file 7 "/usr/include/newlib/sys/_stdint.h"
 289              		.file 8 "Inc/main.h"
 290              		.file 9 "Drivers/CMSIS/Include/core_cm7.h"
 291              		.file 10 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 292              		.file 11 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 293              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 294              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 295              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 296              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 297              		.file 16 "Inc/spi.h"
ARM GAS  /tmp/ccNUo5vT.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
                            *COM*:0000000000000004 SpiTxData
                            *COM*:0000000000000004 SpiRxData
                            *COM*:0000000000000004 UpdateFile
                            *COM*:0000000000000064 hspi1
     /tmp/ccNUo5vT.s:22     .rodata:0000000000000000 $d
     /tmp/ccNUo5vT.s:26     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccNUo5vT.s:33     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccNUo5vT.s:117    .text.MX_SPI1_Init:000000000000006c $d
     /tmp/ccNUo5vT.s:124    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccNUo5vT.s:131    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccNUo5vT.s:210    .text.HAL_SPI_MspInit:0000000000000064 $d
     /tmp/ccNUo5vT.s:217    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccNUo5vT.s:224    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccNUo5vT.s:275    .text.HAL_SPI_MspDeInit:0000000000000034 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
_Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
