library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Davud_Muradli_Lab1 is 
 Port (
  i_bit0 : in STD_LOGIC;
  i_bit1 : in STD_LOGIC;
  i_bit2 : in STD_LOGIC;
  i_bit3 : in STD_LOGIC;
  o_bit0 : out STD_LOGIC;
  o_bit1 : out STD_LOGIC
  );
end Davud_Muradli_Lab1;

architecture behave of Davud_Muradli_Lab1 is 
 begin
  o_bit0 <= i_bit0 or i_bit1;
  o_bit1 <= i_bit0 or i_bit1 or i_bit2 or i_bit3;
 end behave;
