# header information:
Hlablib|8.09

# Views:
Vicon|ic
Vnetlist.als|net.als
Vschematic|sch
VVHDL|vhdl

# Cell dec3to8;1{ic}
Cdec3to8;1{ic}||artwork|1131132766323|1131132766383|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|16|||SCHEM_function(D5G2;)Sdec3to8|trace()V[-3/-8,-3/8,3/8,3/-8,-3/-8]
Ngeneric:Universal-Pin|pin@0||-5|4|-1|-1||
Nschematic:Wire_Pin|pin@1||-3|4||||
Ngeneric:Universal-Pin|pin@2||-5|0|-1|-1||
Nschematic:Wire_Pin|pin@3||-3|0||||
Ngeneric:Universal-Pin|pin@4||-5|-4|-1|-1||
Nschematic:Wire_Pin|pin@5||-3|-4||||
Ngeneric:Universal-Pin|pin@6||5|7|-1|-1||
Nschematic:Wire_Pin|pin@7||3|7||||
Ngeneric:Universal-Pin|pin@8||5|5|-1|-1||
Nschematic:Wire_Pin|pin@9||3|5||||
Ngeneric:Universal-Pin|pin@10||5|3|-1|-1||
Nschematic:Wire_Pin|pin@11||3|3||||
Ngeneric:Universal-Pin|pin@12||5|1|-1|-1||
Nschematic:Wire_Pin|pin@13||3|1||||
Ngeneric:Universal-Pin|pin@14||5|-1|-1|-1||
Nschematic:Wire_Pin|pin@15||3|-1||||
Ngeneric:Universal-Pin|pin@16||5|-3|-1|-1||
Nschematic:Wire_Pin|pin@17||3|-3||||
Ngeneric:Universal-Pin|pin@18||5|-5|-1|-1||
Nschematic:Wire_Pin|pin@19||3|-5||||
Ngeneric:Universal-Pin|pin@20||5|-7|-1|-1||
Nschematic:Wire_Pin|pin@21||3|-7||||
Aschematic:wire|net@0|||0|pin@1||-3|4|pin@0||-5|4
Aschematic:wire|net@1|||0|pin@3||-3|0|pin@2||-5|0
Aschematic:wire|net@2|||0|pin@5||-3|-4|pin@4||-5|-4
Aschematic:wire|net@3|||1800|pin@7||3|7|pin@6||5|7
Aschematic:wire|net@4|||1800|pin@9||3|5|pin@8||5|5
Aschematic:wire|net@5|||1800|pin@11||3|3|pin@10||5|3
Aschematic:wire|net@6|||1800|pin@13||3|1|pin@12||5|1
Aschematic:wire|net@7|||1800|pin@15||3|-1|pin@14||5|-1
Aschematic:wire|net@8|||1800|pin@17||3|-3|pin@16||5|-3
Aschematic:wire|net@9|||1800|pin@19||3|-5|pin@18||5|-5
Aschematic:wire|net@10|||1800|pin@21||3|-7|pin@20||5|-7
Ed0||D5G2;|pin@0||I
Ed1||D5G2;|pin@2||I
Ed2||D5G2;|pin@4||I
Eo0||D5G2;|pin@6||O
Eo1||D5G2;|pin@8||O
Eo2||D5G2;|pin@10||O
Eo3||D5G2;|pin@12||O
Eo4||D5G2;|pin@14||O
Eo5||D5G2;|pin@16||O
Eo6||D5G2;|pin@18||O
Eo7||D5G2;|pin@20||O
X

# Cell dec3to8;1{net.als}
Cdec3to8;1{net.als}||artwork|1131132391303|1131132391303||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    ��� ��� 04, 2005 21:26:31",#-------------------------------------------------,"","model dec3to8(d0, d1, d2, o0, o1, o2, o3, o4, o5, o6, o7)","and_0: and3(net_0, net_1, net_2, o0)","and_2: and3(net_2, d0, net_1, o1)","and_3: and3(net_2, d1, net_0, o2)","and_4: and3(net_2, d1, d0, o3)","and_5: and3(d2, net_1, net_0, o4)","and_6: and3(net_1, d0, d2, o5)","and_7: and3(d2, d1, net_0, o6)","and_8: and3(d2, d1, d0, o7)","buf_0: inverter(d0, net_0)","buf_1: inverter(d1, net_1)","buf_2: inverter(d2, net_2)","",#********* End of netlist *******************,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"",# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: and3fun(a1,a2,a3,out)","g2: and3buf(out,z)","gate and3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate and3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dec3to8;1{sch}
Cdec3to8;1{sch}||schematic|1131131427868|1131132793251|
NAnd|and@0||15.25|25.5||||
NAnd|and@2||15.25|16.25||||
NAnd|and@3||15.25|7||||
NAnd|and@4||15.25|-1.25||||
NAnd|and@5||15.25|-9.5||||
NAnd|and@6||15.25|-18||||
NAnd|and@7||15.25|-26.25||||
NAnd|and@8||15.25|-34.5||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-21.75|-7.25||||
NBuffer|buf@1||-22|-16.5||||
NBuffer|buf@2||-22|-25.75||||
Idec3to8;1{ic}|dec3to8@0||37.25|-0.75|||D5G4;
NWire_Pin|pin@0||-13.75|-7.25||||
NWire_Pin|pin@1||-14.25|-16.5||||
NWire_Pin|pin@2||-14|-25.75||||
NWire_Pin|pin@3||-38.5|-7.25||||
NWire_Pin|pin@4||-37.75|-16.5||||
NWire_Pin|pin@5||-38.5|-25.75||||
NWire_Pin|pin@6||26.75|25.5||||
NWire_Pin|pin@7||-13.75|23.5||||
NWire_Pin|pin@8||-10|25.5||||
NWire_Pin|pin@9||-10|-16||||
NWire_Pin|pin@10||-14.25|-16||||
NWire_Pin|pin@11||-5.5|27.5||||
NWire_Pin|pin@12||-5.5|-25.75||||
NWire_Pin|pin@13||-5.5|14.25||||
NWire_Pin|pin@14||-10|16.75||||
NWire_Pin|pin@15||-10|16.25||||
NWire_Pin|pin@16||-2|18.25||||
NWire_Pin|pin@17||-2|-2.5||||
NWire_Pin|pin@18||-30|-2.5||||
NWire_Pin|pin@19||-30|-7.25||||
NWire_Pin|pin@20||11.25|16.75||||
NWire_Pin|pin@21||25.5|16.25||||
NWire_Pin|pin@22||-5.5|5.25||||
NWire_Pin|pin@23||-5.5|5||||
NWire_Pin|pin@24||1.5|7||||
NWire_Pin|pin@25||1.5|-11.5||||
NWire_Pin|pin@26||-29.75|-11.5||||
NWire_Pin|pin@27||-29.75|-16.5||||
NWire_Pin|pin@28||-13.75|8.75||||
NWire_Pin|pin@29||-13.75|9||||
NWire_Pin|pin@30||26|7||||
NWire_Pin|pin@31||-5.5|-3.25||||
NWire_Pin|pin@32||1.5|-0.5||||
NWire_Pin|pin@33||1.5|-1.25||||
NWire_Pin|pin@34||-2|0.75||||
NWire_Pin|pin@35||25.75|-1.25||||
NWire_Pin|pin@36||5|-11.5||||
NWire_Pin|pin@37||5|-21.75||||
NWire_Pin|pin@38||-30.25|-21.75||||
NWire_Pin|pin@39||-30.25|-25.75||||
NWire_Pin|pin@40||-10|-9.5||||
NWire_Pin|pin@42||11.25|-7.25||||
NWire_Pin|pin@43||25.5|-9.5||||
NWire_Pin|pin@45||5|-19.5||||
NWire_Pin|pin@46||5|-20||||
NWire_Pin|pin@47||-10|-18||||
NWire_Pin|pin@48||-2|-15.75||||
NWire_Pin|pin@49||-2|-16||||
NWire_Pin|pin@50||25.5|-18||||
NWire_Pin|pin@51||11.25|-19.5||||
NWire_Pin|pin@52||5.25|-28.25||||
NWire_Pin|pin@53||5|-28.25||||
NWire_Pin|pin@54||1.25|-26.25||||
NWire_Pin|pin@55||1.5|-26.25||||
NWire_Pin|pin@58||-12|-24.25||||
NWire_Pin|pin@59||-12|-7.25||||
NWire_Pin|pin@61||25.5|-26.25||||
NWire_Pin|pin@62||5.25|-36.5||||
NWire_Pin|pin@63||5|-36.5||||
NWire_Pin|pin@64||1|-34.5||||
NWire_Pin|pin@65||1.5|-34.5||||
NWire_Pin|pin@66||-1.5|-32.5||||
NWire_Pin|pin@67||-2|-32.5||||
NWire_Pin|pin@69||26|-34.5||||
Awire|net@0|||G1800|buf@0|y|-19.75|-7.25|pin@0||-13.75|-7.25
Awire|net@1|||G1800|buf@1|y|-20|-16.5|pin@1||-14.25|-16.5
Awire|net@2|||G1800|buf@2|y|-20|-25.75|pin@2||-14|-25.75
Awire|net@3|||0|pin@19||-30|-7.25|pin@3||-38.5|-7.25
Awire|net@4|||0|pin@27||-29.75|-16.5|pin@4||-37.75|-16.5
Awire|net@5|||0|pin@39||-30.25|-25.75|pin@5||-38.5|-25.75
Awire|net@6|||1800|and@0|y|18.75|25.5|pin@6||26.75|25.5
Awire|net@7|||0|and@0|a|11.25|23.5|pin@7||-13.75|23.5
Awire|net@8|||900|pin@28||-13.75|8.75|pin@0||-13.75|-7.25
Awire|net@9|||0|and@0|a|11.25|25.5|pin@8||-10|25.5
Awire|net@10|||900|pin@14||-10|16.75|pin@40||-10|-9.5
Awire|net@11|||0|pin@9||-10|-16|pin@10||-14.25|-16
Awire|net@12|||900|pin@10||-14.25|-16|pin@1||-14.25|-16.5
Awire|net@13|||0|and@0|a|11.25|27.5|pin@11||-5.5|27.5
Awire|net@14|||900|pin@31||-5.5|-3.25|pin@12||-5.5|-25.75
Awire|net@15|||0|pin@12||-5.5|-25.75|pin@2||-14|-25.75
Awire|net@16|||900|pin@11||-5.5|27.5|pin@13||-5.5|14.25
Awire|net@17|||0|and@2|a|11.25|14.25|pin@13||-5.5|14.25
Awire|net@18|||900|pin@8||-10|25.5|pin@14||-10|16.75
Awire|net@20|||2700|pin@15||-10|16.25|pin@14||-10|16.75
Awire|net@21|||0|and@2|a|11.25|18.25|pin@16||-2|18.25
Awire|net@22|||900|pin@16||-2|18.25|pin@34||-2|0.75
Awire|net@23|||0|pin@17||-2|-2.5|pin@18||-30|-2.5
Awire|net@24|||0|buf@0|a|-24.75|-7.25|pin@19||-30|-7.25
Awire|net@25|||900|pin@18||-30|-2.5|pin@19||-30|-7.25
Awire|net@26|||2700|and@2|a|11.25|16.25|pin@20||11.25|16.75
Awire|net@27|||0|pin@20||11.25|16.75|pin@14||-10|16.75
Awire|net@28|||1800|and@2|y|18.75|16.25|pin@21||25.5|16.25
Awire|net@29|||900|pin@13||-5.5|14.25|pin@22||-5.5|5.25
Awire|net@30|||0|and@3|a|11.25|5|pin@23||-5.5|5
Awire|net@31|||2700|pin@23||-5.5|5|pin@22||-5.5|5.25
Awire|net@32|||0|and@3|a|11.25|7|pin@24||1.5|7
Awire|net@33|||900|pin@32||1.5|-0.5|pin@25||1.5|-11.5
Awire|net@34|||0|pin@25||1.5|-11.5|pin@26||-29.75|-11.5
Awire|net@35|||0|buf@1|a|-25|-16.5|pin@27||-29.75|-16.5
Awire|net@36|||900|pin@26||-29.75|-11.5|pin@27||-29.75|-16.5
Awire|net@37|||900|pin@7||-13.75|23.5|pin@28||-13.75|8.75
Awire|net@38|||0|and@3|a|11.25|9|pin@29||-13.75|9
Awire|net@39|||900|pin@29||-13.75|9|pin@28||-13.75|8.75
Awire|net@40|||1800|and@3|y|18.75|7|pin@30||26|7
Awire|net@41|||900|pin@22||-5.5|5.25|pin@31||-5.5|-3.25
Awire|net@42|||0|and@4|a|11.25|-3.25|pin@31||-5.5|-3.25
Awire|net@43|||900|pin@24||1.5|7|pin@32||1.5|-0.5
Awire|net@44|||0|and@4|a|11.25|-1.25|pin@33||1.5|-1.25
Awire|net@45|||2700|pin@33||1.5|-1.25|pin@32||1.5|-0.5
Awire|net@46|||900|pin@34||-2|0.75|pin@17||-2|-2.5
Awire|net@47|||0|and@4|a|11.25|0.75|pin@34||-2|0.75
Awire|net@48|||1800|and@4|y|18.75|-1.25|pin@35||25.75|-1.25
Awire|net@49|||0|and@5|a|11.25|-11.5|pin@36||5|-11.5
Awire|net@50|||900|pin@36||5|-11.5|pin@45||5|-19.5
Awire|net@51|||0|pin@37||5|-21.75|pin@38||-30.25|-21.75
Awire|net@52|||0|buf@2|a|-25|-25.75|pin@39||-30.25|-25.75
Awire|net@53|||900|pin@38||-30.25|-21.75|pin@39||-30.25|-25.75
Awire|net@54|||900|pin@40||-10|-9.5|pin@9||-10|-16
Awire|net@55|||0|and@5|a|11.25|-9.5|pin@40||-10|-9.5
Awire|net@57|||2700|and@5|a|11.25|-7.5|pin@42||11.25|-7.25
Awire|net@58|||0|pin@42||11.25|-7.25|pin@59||-12|-7.25
Awire|net@59|||1800|and@5|y|18.75|-9.5|pin@43||25.5|-9.5
Awire|net@61|||900|pin@45||5|-19.5|pin@37||5|-21.75
Awire|net@63|||2700|pin@46||5|-20|pin@45||5|-19.5
Awire|net@64|||0|and@6|a|11.25|-18|pin@47||-10|-18
Awire|net@65|||2700|pin@47||-10|-18|pin@9||-10|-16
Awire|net@66|||900|pin@17||-2|-2.5|pin@48||-2|-15.75
Awire|net@67|||900|pin@48||-2|-15.75|pin@49||-2|-16
Awire|net@68|||1800|pin@49||-2|-16|and@6|a|11.25|-16
Awire|net@69|||1800|and@6|y|18.75|-18|pin@50||25.5|-18
Awire|net@70|||2700|and@6|a|11.25|-20|pin@51||11.25|-19.5
Awire|net@71|||0|pin@51||11.25|-19.5|pin@45||5|-19.5
Awire|net@72|||0|and@7|a|11.25|-28.25|pin@52||5.25|-28.25
Awire|net@73|||0|pin@52||5.25|-28.25|pin@53||5|-28.25
Awire|net@74|||2700|pin@53||5|-28.25|pin@37||5|-21.75
Awire|net@75|||0|and@7|a|11.25|-26.25|pin@54||1.25|-26.25
Awire|net@76|||1800|pin@54||1.25|-26.25|pin@55||1.5|-26.25
Awire|net@77|||2700|pin@55||1.5|-26.25|pin@25||1.5|-11.5
Awire|net@81|||0|and@7|a|11.25|-24.25|pin@58||-12|-24.25
Awire|net@82|||0|pin@59||-12|-7.25|pin@0||-13.75|-7.25
Awire|net@83|||2700|pin@58||-12|-24.25|pin@59||-12|-7.25
Awire|net@85|||1800|and@7|y|18.75|-26.25|pin@61||25.5|-26.25
Awire|net@86|||0|and@8|a|11.25|-36.5|pin@62||5.25|-36.5
Awire|net@87|||0|pin@62||5.25|-36.5|pin@63||5|-36.5
Awire|net@88|||2700|pin@63||5|-36.5|pin@53||5|-28.25
Awire|net@89|||0|and@8|a|11.25|-34.5|pin@64||1|-34.5
Awire|net@90|||1800|pin@64||1|-34.5|pin@65||1.5|-34.5
Awire|net@91|||2700|pin@65||1.5|-34.5|pin@55||1.5|-26.25
Awire|net@92|||0|and@8|a|11.25|-32.5|pin@66||-1.5|-32.5
Awire|net@93|||0|pin@66||-1.5|-32.5|pin@67||-2|-32.5
Awire|net@94|||2700|pin@67||-2|-32.5|pin@48||-2|-15.75
Awire|net@96|||1800|and@8|y|18.75|-34.5|pin@69||26|-34.5
Ed0||D5G2;|pin@3||I
Ed1||D5G2;|pin@4||I
Ed2||D5G2;|pin@5||I
Eo0||D5G2;|pin@6||O
Eo1||D5G2;|pin@21||O
Eo2||D5G2;|pin@30||O
Eo3||D5G2;|pin@35||O
Eo4||D5G2;|pin@43||O
Eo5||D5G2;|pin@50||O
Eo6||D5G2;|pin@61||O
Eo7||D5G2;|pin@69||O
X

# Cell dec3to8;1{vhdl}
Cdec3to8;1{vhdl}||artwork|1131132390682|1131132390682||FACET_message()S[-- VHDL automatically generated from cell 'dec3to8{sch}',"entity dec3to8 is port(d0, d1, d2: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: out BIT);",  end dec3to8;,"",architecture dec3to8_BODY of dec3to8 is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_2, net_1, net_0: BIT;","",begin,"  and_0: and3 port map(net_0, net_1, net_2, o0);","  and_2: and3 port map(net_2, d0, net_1, o1);","  and_3: and3 port map(net_2, d1, net_0, o2);","  and_4: and3 port map(net_2, d1, d0, o3);","  and_5: and3 port map(d2, net_1, net_0, o4);","  and_6: and3 port map(net_1, d0, d2, o5);","  and_7: and3 port map(d2, d1, net_0, o6);","  and_8: and3 port map(d2, d1, d0, o7);","  buf_0: inverter port map(d0, net_0);","  buf_1: inverter port map(d1, net_1);","  buf_2: inverter port map(d2, net_2);",end dec3to8_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dlatchr;1{ic}
Cdlatchr;1{ic}||artwork|1130526941356|1130526941396|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)Sdlatchr|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Ngeneric:Universal-Pin|pin@0||-5|2|-1|-1||
Nschematic:Wire_Pin|pin@1||-3|2||||
Ngeneric:Universal-Pin|pin@2||-5|0|-1|-1||
Nschematic:Wire_Pin|pin@3||-3|0||||
Ngeneric:Universal-Pin|pin@4||5|1|-1|-1||
Nschematic:Wire_Pin|pin@5||3|1||||
Ngeneric:Universal-Pin|pin@6||5|-1|-1|-1||
Nschematic:Wire_Pin|pin@7||3|-1||||
Ngeneric:Universal-Pin|pin@8||-5|-2|-1|-1||
Nschematic:Wire_Pin|pin@9||-3|-2||||
Aschematic:wire|net@0|||0|pin@1||-3|2|pin@0||-5|2
Aschematic:wire|net@1|||0|pin@3||-3|0|pin@2||-5|0
Aschematic:wire|net@2|||1800|pin@5||3|1|pin@4||5|1
Aschematic:wire|net@3|||1800|pin@7||3|-1|pin@6||5|-1
Aschematic:wire|net@4|||0|pin@9||-3|-2|pin@8||-5|-2
Ed||D5G2;|pin@0||I
Eg||D5G2;|pin@2||I
Eq||D5G2;|pin@4||O
Eqbar||D5G2;|pin@6||O
Erstbar||D5G2;|pin@8||I
X

# Cell dlatchr;1{net.als}
Cdlatchr;1{net.als}||artwork|1130526483477|1130526483487||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    ��� ��� 04, 2005 11:41:33",#-------------------------------------------------,"","model dlatchr(d, g, rstbar, q, qbar)","and_0: and3(g, d, rstbar, net_0)","and_1: and2(g, net_35, net_19)","buf_0: inverter(rstbar, net_28)","buf_1: inverter(d, net_35)","buf_2: inverter(net_50, qbar)","buf_3: inverter(net_53, q)","or_0: or2(net_0, q, net_50)","or_1: or3(qbar, net_19, net_28, net_53)","",#********* End of netlist *******************,"",# Built-in model for or3,"model or3(a1,a2,a3,z)","g1: or3fun(a1,a2,a3,out)","g2: or3buf(out,z)","gate or3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L a3=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate or3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for or2,"model or2(a1,a2,z)","g1: or2fun(a1,a2,out)","g2: or2buf(out,z)","gate or2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate or2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: and3fun(a1,a2,a3,out)","g2: and3buf(out,z)","gate and3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate and3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dlatchr;1{sch}
Cdlatchr;1{sch}||schematic|1130525651801|1133689275866|
NAnd|and@0||-14.5|15.5||||
NAnd|and@1||-14.5|-2.25||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-14.5|-13.25||||
NBuffer|buf@1||-35.25|4.75||||
NBuffer|buf@2||16.5|14.75||||
NBuffer|buf@3||17.75|-0.25||||
Idlatchr;1{ic}|dlatchr@0||29.75|-13.5|||D5G4;
NOr|or@0||7.5|14.75||||
NOr|or@1||7.75|0||||
NWire_Pin|pin@0||4.25|15.5||||
NWire_Pin|pin@2||3.5|2||||
NWire_Pin|pin@3||3.5|6.25||||
NWire_Pin|pin@4||22|6.25||||
NWire_Pin|pin@7||28|14.75||||
NWire_Pin|pin@8||22|14.75||||
NWire_Pin|pin@9||27|0||||
NWire_Pin|pin@10||3.75|12.75||||
NWire_Pin|pin@11||3.75|8.75||||
NWire_Pin|pin@12||24|8.75||||
NWire_Pin|pin@13||24|0||||
NWire_Pin|pin@14||4.25|-2.25||||
NWire_Pin|pin@16||-2.5|-12||||
NWire_Pin|pin@18||-25|-13.5||||
NWire_Pin|pin@19||-36.75|-13.5||||
NWire_Pin|pin@20||-25|-13.25||||
NWire_Pin|pin@21||-7.5|-13.25||||
NWire_Pin|pin@22||-7.5|-12||||
NWire_Pin|pin@23||-37.75|-2.25||||
NWire_Pin|pin@24||-25.25|13.5||||
NWire_Pin|pin@25||-25.25|-2.25||||
NWire_Pin|pin@26||-30.25|-0.25||||
NWire_Pin|pin@27||-30.25|4.75||||
NWire_Pin|pin@28||-41.75|15.5||||
NWire_Pin|pin@29||-40.75|4.75||||
NWire_Pin|pin@30||-40.75|15.5||||
NWire_Pin|pin@31||-31.5|4.75||||
NWire_Pin|pin@32||-2.25|0||||
NWire_Pin|pin@33||-2.5|0||||
NWire_Pin|pin@34||-22.5|17.5||||
NWire_Pin|pin@35||-22.5|-13.25||||
NWire_Pin|pin@36||24|-0.25||||
NWire_Pin|pin@37||12.25|-0.25||||
Awire|net@0|||2700|or@0|a|4.25|14.75|pin@0||4.25|15.5
Awire|net@1|||0|pin@0||4.25|15.5|and@0|y|-11|15.5
Awire|net@3|||0|or@1|a|4.25|2|pin@2||3.5|2
Awire|net@4|||2700|pin@2||3.5|2|pin@3||3.5|6.25
Awire|net@5|||1800|pin@3||3.5|6.25|pin@4||22|6.25
Awire|net@11|||1800|pin@8||22|14.75|pin@7||28|14.75
Awire|net@12|||2700|pin@4||22|6.25|pin@8||22|14.75
Awire|net@14|||0|or@0|a|4|12.75|pin@10||3.75|12.75
Awire|net@15|||900|pin@10||3.75|12.75|pin@11||3.75|8.75
Awire|net@16|||1800|pin@11||3.75|8.75|pin@12||24|8.75
Awire|net@17|||1800|pin@13||24|0|pin@9||27|0
Awire|net@18|||900|pin@12||24|8.75|pin@13||24|0
Awire|net@19|||900|or@1|a|4.25|-2|pin@14||4.25|-2.25
Awire|net@20|||0|pin@14||4.25|-2.25|and@1|y|-11|-2.25
Awire|net@25|||0|pin@18||-25|-13.5|pin@19||-36.75|-13.5
Awire|net@26|||0|buf@0|a|-17.5|-13.25|pin@35||-22.5|-13.25
Awire|net@27|||900|pin@20||-25|-13.25|pin@18||-25|-13.5
Awire|net@28|||G1800|buf@0|y|-12.5|-13.25|pin@21||-7.5|-13.25
Awire|net@29|||0|pin@16||-2.5|-12|pin@22||-7.5|-12
Awire|net@30|||900|pin@22||-7.5|-12|pin@21||-7.5|-13.25
Awire|net@31|||0|pin@25||-25.25|-2.25|pin@23||-37.75|-2.25
Awire|net@32|||0|and@0|a|-18.5|13.5|pin@24||-25.25|13.5
Awire|net@33|||0|and@1|a|-18.5|-2.25|pin@25||-25.25|-2.25
Awire|net@34|||900|pin@24||-25.25|13.5|pin@25||-25.25|-2.25
Awire|net@35|||0|and@1|a|-18.5|-0.25|pin@26||-30.25|-0.25
Awire|net@36|||2700|pin@26||-30.25|-0.25|pin@27||-30.25|4.75
Awire|net@37|||0|and@0|a|-18.5|15.5|pin@30||-40.75|15.5
Awire|net@38|||0|buf@1|a|-38.25|4.75|pin@29||-40.75|4.75
Awire|net@39|||0|pin@30||-40.75|15.5|pin@28||-41.75|15.5
Awire|net@40|||2700|pin@29||-40.75|4.75|pin@30||-40.75|15.5
Awire|net@41|||G1800|buf@1|y|-33.25|4.75|pin@31||-31.5|4.75
Awire|net@42|||0|pin@27||-30.25|4.75|pin@31||-31.5|4.75
Awire|net@43|||0|or@1|a|4.5|0|pin@32||-2.25|0
Awire|net@44|||0|pin@32||-2.25|0|pin@33||-2.5|0
Awire|net@45|||900|pin@33||-2.5|0|pin@16||-2.5|-12
Awire|net@46|||0|and@0|a|-18.5|17.5|pin@34||-22.5|17.5
Awire|net@47|||0|pin@35||-22.5|-13.25|pin@20||-25|-13.25
Awire|net@48|||900|pin@34||-22.5|17.5|pin@35||-22.5|-13.25
Awire|net@49|||G1800|buf@2|y|18.5|14.75|pin@8||22|14.75
Awire|net@50|||1800|or@0|y|12|14.75|buf@2|a|13.5|14.75
Awire|net@51|||G1800|buf@3|y|19.75|-0.25|pin@36||24|-0.25
Awire|net@52|||2700|pin@36||24|-0.25|pin@13||24|0
Awire|net@53|||0|buf@3|a|14.75|-0.25|pin@37||12.25|-0.25
Awire|net@54|||2700|pin@37||12.25|-0.25|or@1|y|12.25|0
Ed||D5G2;|pin@28||I
Eg||D5G2;|pin@23||I
Eq||D5G2;|pin@9||O
Eqbar||D5G2;|pin@7||O
Erstbar||D5G2;|pin@19||I
X

# Cell dlatchr;1{vhdl}
Cdlatchr;1{vhdl}||artwork|1130526482976|1130526482986||FACET_message()S[-- VHDL automatically generated from cell 'lablib:dlatchr{sch}',"entity dlatchr is port(d, g, rstbar: in BIT; q, qbar: out BIT);",  end dlatchr;,"",architecture dlatchr_BODY of dlatchr is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_19, net_0, net_35, net_53, net_28, net_50: BIT;","",begin,"  and_0: and3 port map(g, d, rstbar, net_0);","  and_1: and2 port map(g, net_35, net_19);","  buf_0: inverter port map(rstbar, net_28);","  buf_1: inverter port map(d, net_35);","  buf_2: inverter port map(net_50, qbar);","  buf_3: inverter port map(net_53, q);","  or_0: or2 port map(net_0, q, net_50);","  or_1: or3 port map(qbar, net_19, net_28, net_53);",end dlatchr_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell msdff;1{ic}
Cmsdff;1{ic}||artwork|1130527578692|1130527578722|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)Smsdff|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Ngeneric:Universal-Pin|pin@0||-5|2|-1|-1||
Nschematic:Wire_Pin|pin@1||-3|2||||
Ngeneric:Universal-Pin|pin@2||-5|0|-1|-1||
Nschematic:Wire_Pin|pin@3||-3|0||||
Ngeneric:Universal-Pin|pin@4||5|0|-1|-1||
Nschematic:Wire_Pin|pin@5||3|0||||
Ngeneric:Universal-Pin|pin@6||-5|-2|-1|-1||
Nschematic:Wire_Pin|pin@7||-3|-2||||
Aschematic:wire|net@0|||0|pin@1||-3|2|pin@0||-5|2
Aschematic:wire|net@1|||0|pin@3||-3|0|pin@2||-5|0
Aschematic:wire|net@2|||1800|pin@5||3|0|pin@4||5|0
Aschematic:wire|net@3|||0|pin@7||-3|-2|pin@6||-5|-2
Eclk||D5G2;|pin@0||I
Ed||D5G2;|pin@2||I
Eq||D5G2;|pin@4||O
Erstbar||D5G2;|pin@6||I
X

# Cell msdff;1{net.als}
Cmsdff;1{net.als}||artwork|1130527337355|1130527337355||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    ��� ��� 28, 2005 22:22:17",#-------------------------------------------------,"","model dlatchr(d, g, rstbar, q, qbar)","and_0: and3(g, d, rstbar, net_0)","and_1: and2(g, net_35, net_19)","buf_0: inverter(rstbar, net_28)","buf_1: inverter(d, net_35)","or_0: nor2(net_0, q, qbar)","or_1: nor3(qbar, net_19, net_28, q)","","model msdff(clk, d, rstbar, q)","buf_0: inverter(clk, net_10)","buf_1: inverter(net_10, net_15)","dlatchr_0: dlatchr(net_0, net_15, rstbar, q, n0)","dlatchr_1: dlatchr(d, net_10, rstbar, net_0, n1)","",#********* End of netlist *******************,"",# Built-in model for nor3,"model nor3(a1,a2,a3,z)","g1: nor3fun(a1,a2,a3,z)","gate nor3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L a3=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"",# Built-in model for nor2,"model nor2(a1,a2,z)","g1: nor2fun(a1,a2,z)","gate nor2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: and3fun(a1,a2,a3,out)","g2: and3buf(out,z)","gate and3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate and3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell msdff;1{sch}
Cmsdff;1{sch}||schematic|1130527005668|1130527584560|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-23.75|-7.5||||
NBuffer|buf@1||-3.25|-7.25||||
Idlatchr;1{ic}|dlatchr@0||18.25|11.75|||D5G4;
Idlatchr;1{ic}|dlatchr@1||-9|12.75|||D5G4;
Imsdff;1{ic}|msdff@0||26|-13.5|||D5G4;
NWire_Pin|pin@0||-4|13.75||||
NWire_Pin|pin@1||-30.5|14.75||||
NWire_Pin|pin@2||-21.75|10.75||||
NWire_Pin|pin@3||-21.75|0.5||||
NWire_Pin|pin@4||-36.5|0.5||||
NWire_Pin|pin@5||6.75|9.75||||
NWire_Pin|pin@6||6.75|0.25||||
NWire_Pin|pin@7||6.75|0.5||||
NWire_Pin|pin@8||-19.25|-7.5||||
NWire_Pin|pin@9||-13.25|-7.5||||
NWire_Pin|pin@10||-14|-7.5||||
NWire_Pin|pin@11||-33.25|-7.5||||
NWire_Pin|pin@12||9.25|-7.25||||
NWire_Pin|pin@13||-6.25|-7.5||||
NWire_Pin|pin@14||9.25|12||||
NWire_Pin|pin@15||13.25|12||||
NWire_Pin|pin@16||31.25|12.75||||
Awire|net@0|||0|dlatchr@0|d|13.25|13.75|pin@0||-4|13.75
Awire|net@1|||900|pin@0||-4|13.75|dlatchr@1|q|-4|13.75
Awire|net@2|||0|dlatchr@1|d|-14|14.75|pin@1||-30.5|14.75
Awire|net@3|||0|dlatchr@1|rstbar|-14|10.75|pin@2||-21.75|10.75
Awire|net@4|||900|pin@2||-21.75|10.75|pin@3||-21.75|0.5
Awire|net@5|||0|pin@3||-21.75|0.5|pin@4||-36.5|0.5
Awire|net@6|||0|dlatchr@0|rstbar|13.25|9.75|pin@5||6.75|9.75
Awire|net@7|||900|pin@5||6.75|9.75|pin@6||6.75|0.25
Awire|net@8|||2700|pin@6||6.75|0.25|pin@7||6.75|0.5
Awire|net@9|||0|pin@7||6.75|0.5|pin@3||-21.75|0.5
Awire|net@10|||G1800|buf@0|y|-21.75|-7.5|pin@8||-19.25|-7.5
Awire|net@11|||1800|pin@8||-19.25|-7.5|pin@10||-14|-7.5
Awire|net@12|||1800|pin@10||-14|-7.5|pin@9||-13.25|-7.5
Awire|net@13|||900|dlatchr@1|g|-14|12.75|pin@10||-14|-7.5
Awire|net@14|||0|buf@0|a|-26.75|-7.5|pin@11||-33.25|-7.5
Awire|net@15|||G1800|buf@1|y|-1.25|-7.25|pin@12||9.25|-7.25
Awire|net@16|||900|buf@1|a|-6.25|-7.25|pin@13||-6.25|-7.5
Awire|net@17|||0|pin@13||-6.25|-7.5|pin@10||-14|-7.5
Awire|net@18|||2700|pin@12||9.25|-7.25|pin@14||9.25|12
Awire|net@19|||1800|pin@14||9.25|12|pin@15||13.25|12
Awire|net@20|||900|pin@15||13.25|12|dlatchr@0|g|13.25|11.75
Awire|net@21|||1800|dlatchr@0|q|23.25|12.75|pin@16||31.25|12.75
Eclk||D5G2;|pin@11||I
Ed||D5G2;|pin@1||I
Eq||D5G2;|pin@16||O
Erstbar||D5G2;|pin@4||I
X

# Cell msdff;1{vhdl}
Cmsdff;1{vhdl}||artwork|1130527336263|1130527336263||FACET_message()S[-- VHDL automatically generated from cell 'msdff{sch}',"entity msdff is port(clk, d, rstbar: in BIT; q: out BIT);",  end msdff;,"",architecture msdff_BODY of msdff is,"  component dlatchr port(d, g, rstbar: in BIT; q, qbar: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_10, net_15: BIT;","",begin,"  buf_0: inverter port map(clk, net_10);","  buf_1: inverter port map(net_10, net_15);","  dlatchr_0: dlatchr port map(net_0, net_15, rstbar, q, open);","  dlatchr_1: dlatchr port map(d, net_10, rstbar, net_0, open);",end msdff_BODY;,"","",-- VHDL automatically generated from cell 'dlatchr{sch}',"entity dlatchr is port(d, g, rstbar: in BIT; q, qbar: out BIT);",  end dlatchr;,"",architecture dlatchr_BODY of dlatchr is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"  component nor2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component nor3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"","  signal net_19, net_0, net_35, net_28: BIT;","",begin,"  and_0: and3 port map(g, d, rstbar, net_0);","  and_1: and2 port map(g, net_35, net_19);","  buf_0: inverter port map(rstbar, net_28);","  buf_1: inverter port map(d, net_35);","  or_0: nor2 port map(net_0, q, qbar);","  or_1: nor3 port map(qbar, net_19, net_28, q);",end dlatchr_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux2to1;1{ic}
Cmux2to1;1{ic}||artwork|1133336339228|1133336339299|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)Smux2to1|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Ngeneric:Universal-Pin|pin@0||-5|2|-1|-1||
Nschematic:Wire_Pin|pin@1||-3|2||||
Ngeneric:Universal-Pin|pin@2||-5|0|-1|-1||
Nschematic:Wire_Pin|pin@3||-3|0||||
Ngeneric:Universal-Pin|pin@4||5|0|-1|-1||
Nschematic:Wire_Pin|pin@5||3|0||||
Ngeneric:Universal-Pin|pin@6||-5|-2|-1|-1||
Nschematic:Wire_Pin|pin@7||-3|-2||||
Aschematic:wire|net@0|||0|pin@1||-3|2|pin@0||-5|2
Aschematic:wire|net@1|||0|pin@3||-3|0|pin@2||-5|0
Aschematic:wire|net@2|||1800|pin@5||3|0|pin@4||5|0
Aschematic:wire|net@3|||0|pin@7||-3|-2|pin@6||-5|-2
Ei1||D5G2;|pin@0||I
Ei2||D5G2;|pin@2||I
Eo||D5G2;|pin@4||O
Es0||D5G2;|pin@6||I
X

# Cell mux2to1;1{net.als}
Cmux2to1;1{net.als}||artwork|1133616870644|1133616870644||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    ��� ��� 03, 2005 15:34:30",#-------------------------------------------------,"","model mux2to1(i1, i2, s0, o)","and_0: and2(net_10, i1, net_0)","and_1: and2(s0, i2, net_4)","buf_0: inverter(s0, net_10)","or_0: or2(net_0, net_4, o)","",#********* End of netlist *******************,"",# Built-in model for or2,"model or2(a1,a2,z)","g1: or2fun(a1,a2,out)","g2: or2buf(out,z)","gate or2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate or2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux2to1;1{sch}
Cmux2to1;1{sch}||schematic|1133336164107|1133616754967|
NAnd|and@0||6.25|14.5||||
NAnd|and@1||5.75|1||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-25.75|-8.5||||
Imux2to1;1{ic}|mux2to1@0||38|22.5|||D5G4;
NOr|or@0||22.5|8.25||||
NWire_Pin|pin@0||12.5|14.5||||
NWire_Pin|pin@1||12.5|8.75||||
NWire_Pin|pin@2||19.25|8.75||||
NWire_Pin|pin@3||12.75|1||||
NWire_Pin|pin@4||12.75|6.25||||
NWire_Pin|pin@6||32.75|8.25||||
NWire_Pin|pin@7||-12.25|-8.5||||
NWire_Pin|pin@8||-12.25|13||||
NWire_Pin|pin@9||2.25|13||||
NWire_Pin|pin@10||-38.5|-8.5||||
NWire_Pin|pin@11||-33.5|-1||||
NWire_Pin|pin@12||-33.5|-8.5||||
NWire_Pin|pin@13||-38.75|16.5||||
NWire_Pin|pin@14||-38.25|3||||
Awire|net@0|||1800|and@0|y|9.75|14.5|pin@0||12.5|14.5
Awire|net@1|||900|pin@0||12.5|14.5|pin@1||12.5|8.75
Awire|net@2|||1800|pin@1||12.5|8.75|pin@2||19.25|8.75
Awire|net@3|||900|pin@2||19.25|8.75|or@0|a|19.25|8.25
Awire|net@4|||1800|and@1|y|9.25|1|pin@3||12.75|1
Awire|net@5|||2700|pin@3||12.75|1|pin@4||12.75|6.25
Awire|net@6|||1800|pin@4||12.75|6.25|or@0|a|19|6.25
Awire|net@9|||1800|or@0|y|27|8.25|pin@6||32.75|8.25
Awire|net@10|||G1800|buf@0|y|-23.75|-8.5|pin@7||-12.25|-8.5
Awire|net@11|||2700|pin@7||-12.25|-8.5|pin@8||-12.25|13
Awire|net@12|||1800|pin@8||-12.25|13|pin@9||2.25|13
Awire|net@13|||900|pin@9||2.25|13|and@0|a|2.25|12.5
Awire|net@14|||0|pin@12||-33.5|-8.5|pin@10||-38.5|-8.5
Awire|net@15|||0|and@1|a|1.75|-1|pin@11||-33.5|-1
Awire|net@16|||0|buf@0|a|-28.75|-8.5|pin@12||-33.5|-8.5
Awire|net@17|||900|pin@11||-33.5|-1|pin@12||-33.5|-8.5
Awire|net@18|||0|and@0|a|2.25|16.5|pin@13||-38.75|16.5
Awire|net@19|||0|and@1|a|1.75|3|pin@14||-38.25|3
Ei1||D5G2;|pin@13||I
Ei2||D5G2;|pin@14||I
Eo||D5G2;|pin@6||O
Es0||D5G2;|pin@10||I
X

# Cell mux2to1;1{vhdl}
Cmux2to1;1{vhdl}||artwork|1133616870223|1133616870243||FACET_message()S[-- VHDL automatically generated from cell 'lablib:mux2to1{sch}',"entity mux2to1 is port(i1, i2, s0: in BIT; o: out BIT);",  end mux2to1;,"",architecture mux2to1_BODY of mux2to1 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_10, net_4: BIT;","",begin,"  and_0: and2 port map(net_10, i1, net_0);","  and_1: and2 port map(s0, i2, net_4);","  buf_0: inverter port map(s0, net_10);","  or_0: or2 port map(net_0, net_4, o);",end mux2to1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux2to1x8;1{ic}
Cmux2to1x8;1{ic}||artwork|1133373406845|1133373407316|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|34|||SCHEM_function(D5G2;)Smux2to1x8|trace()V[-3/-17,-3/17,3/17,3/-17,-3/-17]
Ngeneric:Universal-Pin|pin@0||-5|16|-1|-1||
Nschematic:Wire_Pin|pin@1||-3|16||||
Ngeneric:Universal-Pin|pin@2||-5|14|-1|-1||
Nschematic:Wire_Pin|pin@3||-3|14||||
Ngeneric:Universal-Pin|pin@4||-5|12|-1|-1||
Nschematic:Wire_Pin|pin@5||-3|12||||
Ngeneric:Universal-Pin|pin@6||-5|10|-1|-1||
Nschematic:Wire_Pin|pin@7||-3|10||||
Ngeneric:Universal-Pin|pin@8||-5|8|-1|-1||
Nschematic:Wire_Pin|pin@9||-3|8||||
Ngeneric:Universal-Pin|pin@10||-5|6|-1|-1||
Nschematic:Wire_Pin|pin@11||-3|6||||
Ngeneric:Universal-Pin|pin@12||-5|4|-1|-1||
Nschematic:Wire_Pin|pin@13||-3|4||||
Ngeneric:Universal-Pin|pin@14||-5|2|-1|-1||
Nschematic:Wire_Pin|pin@15||-3|2||||
Ngeneric:Universal-Pin|pin@16||-5|0|-1|-1||
Nschematic:Wire_Pin|pin@17||-3|0||||
Ngeneric:Universal-Pin|pin@18||-5|-2|-1|-1||
Nschematic:Wire_Pin|pin@19||-3|-2||||
Ngeneric:Universal-Pin|pin@20||-5|-4|-1|-1||
Nschematic:Wire_Pin|pin@21||-3|-4||||
Ngeneric:Universal-Pin|pin@22||-5|-6|-1|-1||
Nschematic:Wire_Pin|pin@23||-3|-6||||
Ngeneric:Universal-Pin|pin@24||-5|-8|-1|-1||
Nschematic:Wire_Pin|pin@25||-3|-8||||
Ngeneric:Universal-Pin|pin@26||-5|-10|-1|-1||
Nschematic:Wire_Pin|pin@27||-3|-10||||
Ngeneric:Universal-Pin|pin@28||-5|-12|-1|-1||
Nschematic:Wire_Pin|pin@29||-3|-12||||
Ngeneric:Universal-Pin|pin@30||-5|-14|-1|-1||
Nschematic:Wire_Pin|pin@31||-3|-14||||
Ngeneric:Universal-Pin|pin@32||5|14|-1|-1||
Nschematic:Wire_Pin|pin@33||3|14||||
Ngeneric:Universal-Pin|pin@34||5|10|-1|-1||
Nschematic:Wire_Pin|pin@35||3|10||||
Ngeneric:Universal-Pin|pin@36||5|6|-1|-1||
Nschematic:Wire_Pin|pin@37||3|6||||
Ngeneric:Universal-Pin|pin@38||5|2|-1|-1||
Nschematic:Wire_Pin|pin@39||3|2||||
Ngeneric:Universal-Pin|pin@40||5|-2|-1|-1||
Nschematic:Wire_Pin|pin@41||3|-2||||
Ngeneric:Universal-Pin|pin@42||5|-6|-1|-1||
Nschematic:Wire_Pin|pin@43||3|-6||||
Ngeneric:Universal-Pin|pin@44||5|-10|-1|-1||
Nschematic:Wire_Pin|pin@45||3|-10||||
Ngeneric:Universal-Pin|pin@46||5|-14|-1|-1||
Nschematic:Wire_Pin|pin@47||3|-14||||
Ngeneric:Universal-Pin|pin@48||-5|-16|-1|-1||
Nschematic:Wire_Pin|pin@49||-3|-16||||
Aschematic:wire|net@0|||0|pin@1||-3|16|pin@0||-5|16
Aschematic:wire|net@1|||0|pin@3||-3|14|pin@2||-5|14
Aschematic:wire|net@2|||0|pin@5||-3|12|pin@4||-5|12
Aschematic:wire|net@3|||0|pin@7||-3|10|pin@6||-5|10
Aschematic:wire|net@4|||0|pin@9||-3|8|pin@8||-5|8
Aschematic:wire|net@5|||0|pin@11||-3|6|pin@10||-5|6
Aschematic:wire|net@6|||0|pin@13||-3|4|pin@12||-5|4
Aschematic:wire|net@7|||0|pin@15||-3|2|pin@14||-5|2
Aschematic:wire|net@8|||0|pin@17||-3|0|pin@16||-5|0
Aschematic:wire|net@9|||0|pin@19||-3|-2|pin@18||-5|-2
Aschematic:wire|net@10|||0|pin@21||-3|-4|pin@20||-5|-4
Aschematic:wire|net@11|||0|pin@23||-3|-6|pin@22||-5|-6
Aschematic:wire|net@12|||0|pin@25||-3|-8|pin@24||-5|-8
Aschematic:wire|net@13|||0|pin@27||-3|-10|pin@26||-5|-10
Aschematic:wire|net@14|||0|pin@29||-3|-12|pin@28||-5|-12
Aschematic:wire|net@15|||0|pin@31||-3|-14|pin@30||-5|-14
Aschematic:wire|net@16|||1800|pin@33||3|14|pin@32||5|14
Aschematic:wire|net@17|||1800|pin@35||3|10|pin@34||5|10
Aschematic:wire|net@18|||1800|pin@37||3|6|pin@36||5|6
Aschematic:wire|net@19|||1800|pin@39||3|2|pin@38||5|2
Aschematic:wire|net@20|||1800|pin@41||3|-2|pin@40||5|-2
Aschematic:wire|net@21|||1800|pin@43||3|-6|pin@42||5|-6
Aschematic:wire|net@22|||1800|pin@45||3|-10|pin@44||5|-10
Aschematic:wire|net@23|||1800|pin@47||3|-14|pin@46||5|-14
Aschematic:wire|net@24|||0|pin@49||-3|-16|pin@48||-5|-16
Eia0||D5G2;|pin@0||I
Eia1||D5G2;|pin@2||I
Eia2||D5G2;|pin@4||I
Eia3||D5G2;|pin@6||I
Eia4||D5G2;|pin@8||I
Eia5||D5G2;|pin@10||I
Eia6||D5G2;|pin@12||I
Eia7||D5G2;|pin@14||I
Eib0||D5G2;|pin@16||I
Eib1||D5G2;|pin@18||I
Eib2||D5G2;|pin@20||I
Eib3||D5G2;|pin@22||I
Eib4||D5G2;|pin@24||I
Eib5||D5G2;|pin@26||I
Eib6||D5G2;|pin@28||I
Eib7||D5G2;|pin@30||I
Eo0||D5G2;|pin@32||O
Eo1||D5G2;|pin@34||O
Eo2||D5G2;|pin@36||O
Eo3||D5G2;|pin@38||O
Eo4||D5G2;|pin@40||O
Eo5||D5G2;|pin@42||O
Eo6||D5G2;|pin@44||O
Eo7||D5G2;|pin@46||O
Esel||D5G2;|pin@48||I
X

# Cell mux2to1x8;1{net.als}
Cmux2to1x8;1{net.als}||artwork|1133616887057|1133616887067||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    ��� ��� 03, 2005 16:54:50",#-------------------------------------------------,"","model mux2to1(i1, i2, s0, o)","and_0: and2(net_10, i1, net_0)","and_1: and2(s0, i2, net_4)","buf_0: inverter(s0, net_10)","or_0: or2(net_0, net_4, o)","","model mux2to1x8(ia0, ia1, ia2, ia3, ia4, ia5, ia6, ia7, ib0, ib1, ib2, ib3, ib4, ib5, ib6, ib7, sel, o0, o1, o2, o3, o4, o5, o6, o7)","mux2to1_0: mux2to1(ia0, ib0, sel, o0)","mux2to1_1: mux2to1(ia1, ib1, sel, o1)","mux2to1_2: mux2to1(ia2, ib2, sel, o2)","mux2to1_3: mux2to1(ia3, ib3, sel, o3)","mux2to1_4: mux2to1(ia4, ib4, sel, o4)","mux2to1_5: mux2to1(ia5, ib5, sel, o5)","mux2to1_6: mux2to1(ia6, ib6, sel, o6)","mux2to1_7: mux2to1(ia7, ib7, sel, o7)","",#********* End of netlist *******************,"",# Built-in model for or2,"model or2(a1,a2,z)","g1: or2fun(a1,a2,out)","g2: or2buf(out,z)","gate or2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate or2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux2to1x8;1{sch}
Cmux2to1x8;1{sch}||schematic|1133372342975|1133616755057|
Ngeneric:Facet-Center|art@0||0|0||||AV
Imux2to1;1{ic}|mux2to1@0||1.5|21.25|||D5G4;
Imux2to1;1{ic}|mux2to1@1||1.25|6|||D5G4;
Imux2to1;1{ic}|mux2to1@2||1.25|-9|||D5G4;
Imux2to1;1{ic}|mux2to1@3||0.75|-22.75|||D5G4;
Imux2to1;1{ic}|mux2to1@4||0.75|-37.5|||D5G4;
Imux2to1;1{ic}|mux2to1@5||0.75|-51.25|||D5G4;
Imux2to1;1{ic}|mux2to1@6||0.75|-65.5|||D5G4;
Imux2to1;1{ic}|mux2to1@7||0.75|-79|||D5G4;
Imux2to1x8;1{ic}|mux2to1x@0||30|30.75|||D5G4;
NWire_Pin|pin@0||14.5|21.25||||
NWire_Pin|pin@1||14.5|6||||
NWire_Pin|pin@2||13.5|-9||||
NWire_Pin|pin@3||13.75|-22.75||||
NWire_Pin|pin@4||13.25|-37.5||||
NWire_Pin|pin@5||13.5|-51.25||||
NWire_Pin|pin@6||12.75|-65.5||||
NWire_Pin|pin@7||12.5|-79||||
NWire_Pin|pin@8||-16.75|-79||||
NWire_Pin|pin@9||-13.75|-77||||
NWire_Pin|pin@10||-17|-65.5||||
NWire_Pin|pin@11||-14.75|-63.5||||
NWire_Pin|pin@12||-17.75|-51.25||||
NWire_Pin|pin@13||-15.75|-49.25||||
NWire_Pin|pin@14||-18.5|-37.5||||
NWire_Pin|pin@15||-17|-35.5||||
NWire_Pin|pin@16||-17.5|-22.75||||
NWire_Pin|pin@17||-16.5|-20.75||||
NWire_Pin|pin@18||-19|-9||||
NWire_Pin|pin@19||-16.5|-7||||
NWire_Pin|pin@20||-20.5|6||||
NWire_Pin|pin@21||-18.5|8||||
NWire_Pin|pin@22||-21.25|21.25||||
NWire_Pin|pin@23||-19.5|23.25||||
NWire_Pin|pin@24||-9|-81||||
NWire_Pin|pin@25||-9|31.25||||
NWire_Pin|pin@26||-9|19.25||||
NWire_Pin|pin@27||-9|4||||
NWire_Pin|pin@28||-9|-11||||
NWire_Pin|pin@29||-9|-24.75||||
NWire_Pin|pin@30||-9|-39.5||||
NWire_Pin|pin@31||-9|-53.25||||
NWire_Pin|pin@32||-9|-67.5||||
Awire|net@0|||1800|mux2to1@0|o|6.5|21.25|pin@0||14.5|21.25
Awire|net@1|||1800|mux2to1@1|o|6.25|6|pin@1||14.5|6
Awire|net@2|||1800|mux2to1@2|o|6.25|-9|pin@2||13.5|-9
Awire|net@3|||1800|mux2to1@3|o|5.75|-22.75|pin@3||13.75|-22.75
Awire|net@4|||1800|mux2to1@4|o|5.75|-37.5|pin@4||13.25|-37.5
Awire|net@5|||1800|mux2to1@5|o|5.75|-51.25|pin@5||13.5|-51.25
Awire|net@6|||1800|mux2to1@6|o|5.75|-65.5|pin@6||12.75|-65.5
Awire|net@7|||1800|mux2to1@7|o|5.75|-79|pin@7||12.5|-79
Awire|net@8|||0|mux2to1@7|i2|-4.25|-79|pin@8||-16.75|-79
Awire|net@9|||0|mux2to1@7|i1|-4.25|-77|pin@9||-13.75|-77
Awire|net@10|||0|mux2to1@6|i2|-4.25|-65.5|pin@10||-17|-65.5
Awire|net@11|||0|mux2to1@6|i1|-4.25|-63.5|pin@11||-14.75|-63.5
Awire|net@12|||0|mux2to1@5|i2|-4.25|-51.25|pin@12||-17.75|-51.25
Awire|net@13|||0|mux2to1@5|i1|-4.25|-49.25|pin@13||-15.75|-49.25
Awire|net@14|||0|mux2to1@4|i2|-4.25|-37.5|pin@14||-18.5|-37.5
Awire|net@15|||0|mux2to1@4|i1|-4.25|-35.5|pin@15||-17|-35.5
Awire|net@16|||0|mux2to1@3|i2|-4.25|-22.75|pin@16||-17.5|-22.75
Awire|net@17|||0|mux2to1@3|i1|-4.25|-20.75|pin@17||-16.5|-20.75
Awire|net@18|||0|mux2to1@2|i2|-3.75|-9|pin@18||-19|-9
Awire|net@19|||0|mux2to1@2|i1|-3.75|-7|pin@19||-16.5|-7
Awire|net@20|||0|mux2to1@1|i2|-3.75|6|pin@20||-20.5|6
Awire|net@21|||0|mux2to1@1|i1|-3.75|8|pin@21||-18.5|8
Awire|net@22|||0|mux2to1@0|i2|-3.5|21.25|pin@22||-21.25|21.25
Awire|net@23|||0|mux2to1@0|i1|-3.5|23.25|pin@23||-19.5|23.25
Awire|net@24|||0|mux2to1@7|s0|-4.25|-81|pin@24||-9|-81
Awire|net@25|||2700|pin@32||-9|-67.5|pin@31||-9|-53.25
Awire|net@26|||2700|pin@26||-9|19.25|pin@25||-9|31.25
Awire|net@27|||0|mux2to1@0|s0|-3.5|19.25|pin@26||-9|19.25
Awire|net@28|||2700|pin@27||-9|4|pin@26||-9|19.25
Awire|net@29|||0|mux2to1@1|s0|-3.75|4|pin@27||-9|4
Awire|net@30|||2700|pin@28||-9|-11|pin@27||-9|4
Awire|net@31|||0|mux2to1@2|s0|-3.75|-11|pin@28||-9|-11
Awire|net@32|||2700|pin@29||-9|-24.75|pin@28||-9|-11
Awire|net@33|||0|mux2to1@3|s0|-4.25|-24.75|pin@29||-9|-24.75
Awire|net@34|||2700|pin@30||-9|-39.5|pin@29||-9|-24.75
Awire|net@35|||0|mux2to1@4|s0|-4.25|-39.5|pin@30||-9|-39.5
Awire|net@36|||2700|pin@31||-9|-53.25|pin@30||-9|-39.5
Awire|net@37|||0|mux2to1@5|s0|-4.25|-53.25|pin@31||-9|-53.25
Awire|net@38|||2700|pin@24||-9|-81|pin@32||-9|-67.5
Awire|net@39|||0|mux2to1@6|s0|-4.25|-67.5|pin@32||-9|-67.5
Eia0||D5G2;|pin@23||I
Eia1||D5G2;|pin@21||I
Eia2||D5G2;|pin@19||I
Eia3||D5G2;|pin@17||I
Eia4||D5G2;|pin@15||I
Eia5||D5G2;|pin@13||I
Eia6||D5G2;|pin@11||I
Eia7||D5G2;|pin@9||I
Eib0||D5G2;|pin@22||I
Eib1||D5G2;|pin@20||I
Eib2||D5G2;|pin@18||I
Eib3||D5G2;|pin@16||I
Eib4||D5G2;|pin@14||I
Eib5||D5G2;|pin@12||I
Eib6||D5G2;|pin@10||I
Eib7||D5G2;|pin@8||I
Eo0||D5G2;|pin@0||O
Eo1||D5G2;|pin@1||O
Eo2||D5G2;|pin@2||O
Eo3||D5G2;|pin@3||O
Eo4||D5G2;|pin@4||O
Eo5||D5G2;|pin@5||O
Eo6||D5G2;|pin@6||O
Eo7||D5G2;|pin@7||O
Esel||D5G2;|pin@25||I
X

# Cell mux2to1x8;1{vhdl}
Cmux2to1x8;1{vhdl}||artwork|1133616887017|1133616887017||FACET_message()S[-- VHDL automatically generated from cell 'lablib:mux2to1x8{sch}',"entity mux2to1x8 is port(ia0, ia1, ia2, ia3, ia4, ia5, ia6, ia7, ib0, ib1, ib2, ib3, ib4, ib5, ib6, ib7, sel: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: out BIT);",  end mux2to1x8;,"",architecture mux2to1x8_BODY of mux2to1x8 is,"  component mux2to1 port(i1, i2, s0: in BIT; o: out BIT);",    end component;,"","",begin,"  mux2to1_0: mux2to1 port map(ia0, ib0, sel, o0);","  mux2to1_1: mux2to1 port map(ia1, ib1, sel, o1);","  mux2to1_2: mux2to1 port map(ia2, ib2, sel, o2);","  mux2to1_3: mux2to1 port map(ia3, ib3, sel, o3);","  mux2to1_4: mux2to1 port map(ia4, ib4, sel, o4);","  mux2to1_5: mux2to1 port map(ia5, ib5, sel, o5);","  mux2to1_6: mux2to1 port map(ia6, ib6, sel, o6);","  mux2to1_7: mux2to1 port map(ia7, ib7, sel, o7);",end mux2to1x8_BODY;,"","",-- VHDL automatically generated from cell 'lablib:mux2to1{sch}',"entity mux2to1 is port(i1, i2, s0: in BIT; o: out BIT);",  end mux2to1;,"",architecture mux2to1_BODY of mux2to1 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_10, net_4: BIT;","",begin,"  and_0: and2 port map(net_10, i1, net_0);","  and_1: and2 port map(s0, i2, net_4);","  buf_0: inverter port map(s0, net_10);","  or_0: or2 port map(net_0, net_4, o);",end mux2to1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux8to1;1{ic}
Cmux8to1;1{ic}||artwork|1131133982051|1131133982121|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|22|||SCHEM_function(D5G2;)Smux8to1|trace()V[-3/-11,-3/11,3/11,3/-11,-3/-11]
Ngeneric:Universal-Pin|pin@0||-5|10|-1|-1||
Nschematic:Wire_Pin|pin@1||-3|10||||
Ngeneric:Universal-Pin|pin@2||-5|8|-1|-1||
Nschematic:Wire_Pin|pin@3||-3|8||||
Ngeneric:Universal-Pin|pin@4||-5|6|-1|-1||
Nschematic:Wire_Pin|pin@5||-3|6||||
Ngeneric:Universal-Pin|pin@6||-5|4|-1|-1||
Nschematic:Wire_Pin|pin@7||-3|4||||
Ngeneric:Universal-Pin|pin@8||-5|2|-1|-1||
Nschematic:Wire_Pin|pin@9||-3|2||||
Ngeneric:Universal-Pin|pin@10||-5|0|-1|-1||
Nschematic:Wire_Pin|pin@11||-3|0||||
Ngeneric:Universal-Pin|pin@12||-5|-2|-1|-1||
Nschematic:Wire_Pin|pin@13||-3|-2||||
Ngeneric:Universal-Pin|pin@14||-5|-4|-1|-1||
Nschematic:Wire_Pin|pin@15||-3|-4||||
Ngeneric:Universal-Pin|pin@16||5|0|-1|-1||
Nschematic:Wire_Pin|pin@17||3|0||||
Ngeneric:Universal-Pin|pin@18||-5|-6|-1|-1||
Nschematic:Wire_Pin|pin@19||-3|-6||||
Ngeneric:Universal-Pin|pin@20||-5|-8|-1|-1||
Nschematic:Wire_Pin|pin@21||-3|-8||||
Ngeneric:Universal-Pin|pin@22||-5|-10|-1|-1||
Nschematic:Wire_Pin|pin@23||-3|-10||||
Aschematic:wire|net@0|||0|pin@1||-3|10|pin@0||-5|10
Aschematic:wire|net@1|||0|pin@3||-3|8|pin@2||-5|8
Aschematic:wire|net@2|||0|pin@5||-3|6|pin@4||-5|6
Aschematic:wire|net@3|||0|pin@7||-3|4|pin@6||-5|4
Aschematic:wire|net@4|||0|pin@9||-3|2|pin@8||-5|2
Aschematic:wire|net@5|||0|pin@11||-3|0|pin@10||-5|0
Aschematic:wire|net@6|||0|pin@13||-3|-2|pin@12||-5|-2
Aschematic:wire|net@7|||0|pin@15||-3|-4|pin@14||-5|-4
Aschematic:wire|net@8|||1800|pin@17||3|0|pin@16||5|0
Aschematic:wire|net@9|||0|pin@19||-3|-6|pin@18||-5|-6
Aschematic:wire|net@10|||0|pin@21||-3|-8|pin@20||-5|-8
Aschematic:wire|net@11|||0|pin@23||-3|-10|pin@22||-5|-10
Ei0||D5G2;|pin@0||I
Ei1||D5G2;|pin@2||I
Ei2||D5G2;|pin@4||I
Ei3||D5G2;|pin@6||I
Ei4||D5G2;|pin@8||I
Ei5||D5G2;|pin@10||I
Ei6||D5G2;|pin@12||I
Ei7||D5G2;|pin@14||I
Eo||D5G2;|pin@16||O
Es0||D5G2;|pin@18||I
Es1||D5G2;|pin@20||I
Es2||D5G2;|pin@22||I
X

# Cell mux8to1;1{net.als}
Cmux8to1;1{net.als}||artwork|1131133677032|1131133677032||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    ��� ��� 04, 2005 21:56:32",#-------------------------------------------------,"","model dec3to8(d0, d1, d2, o0, o1, o2, o3, o4, o5, o6, o7)","and_0: and3(net_0, net_1, net_2, o0)","and_2: and3(net_2, d0, net_1, o1)","and_3: and3(net_2, d1, net_0, o2)","and_4: and3(net_2, d1, d0, o3)","and_5: and3(d2, net_1, net_0, o4)","and_6: and3(net_1, d0, d2, o5)","and_7: and3(d2, d1, net_0, o6)","and_8: and3(d2, d1, d0, o7)","buf_0: inverter(d0, net_0)","buf_1: inverter(d1, net_1)","buf_2: inverter(d2, net_2)","","model mux8to1(i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2, o)","and_0: and2(i0, net_90, net_35)","and_1: and2(i4, net_106, net_1)","and_2: and2(i1, net_94, net_28)","and_3: and2(i5, net_109, net_5)","and_4: and2(i2, net_98, net_24)","and_5: and2(i6, net_112, net_9)","and_6: and2(i3, net_102, net_17)","and_7: and2(i7, net_116, net_13)","or_1: or4(net_5, net_28, net_1, net_35, net_86)","or_2: or4(net_24, net_9, net_17, net_13, net_83)","or_3: or2(net_83, net_86, o)","dec3to8_0: dec3to8(s0, s1, s2, net_90, net_94, net_98, net_102, net_106, net_109, net_112, net_116)","",#********* End of netlist *******************,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"",# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: and3fun(a1,a2,a3,out)","g2: and3buf(out,z)","gate and3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate and3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for or2,"model or2(a1,a2,z)","g1: or2fun(a1,a2,out)","g2: or2buf(out,z)","gate or2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate or2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for or4,"model or4(a1,a2,a3,a4,z)","g1: or4fun(a1,a2,a3,a4,out)","g2: or4buf(out,z)","gate or4fun(a1,a2,a3,a4,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,i: a4=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L a3=L a4=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0 a4=1.0,"gate or4buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux8to1;1{sch}
Cmux8to1;1{sch}||schematic|1131132882920|1131134169651|
NAnd|and@0||-14|24||||
NAnd|and@1||12.75|24||||
NAnd|and@2||-14.75|16||||
NAnd|and@3||12.25|15.25||||
NAnd|and@4||-15|7.75||||
NAnd|and@5||12|6||||
NAnd|and@6||-15.25|-1.75||||
NAnd|and@7||11.5|-2.75||||
Ngeneric:Facet-Center|art@0||0|0||||AV
Idec3to8;1{ic}|dec3to8@0||-34.75|-19.5|||D5G4;
Imux8to1;1{ic}|mux8to1@0||49.5|-5|||D5G4;
NOr|or@1||34.5|22.25||4||
NOr|or@2||35|4||4||
NOr|or@3||47.75|13.75||||
NWire_Pin|pin@1||24.25|24||||
NWire_Pin|pin@4||22|15.25||||
NWire_Pin|pin@7||21.5|6||||
NWire_Pin|pin@10||24.25|-2.75||||
NWire_Pin|pin@13||-8|-1.75||||
NWire_Pin|pin@14||-8|1.75||||
NWire_Pin|pin@15||20.75|1.75||||
NWire_Pin|pin@16||25.5|1.75||||
NWire_Pin|pin@19||-5.75|7.75||||
NWire_Pin|pin@20||-5.75|11.5||||
NWire_Pin|pin@21||27.25|11.5||||
NWire_Pin|pin@22||-7|16||||
NWire_Pin|pin@23||-7|20||||
NWire_Pin|pin@24||22.5|20||||
NWire_Pin|pin@28||-7|24||||
NWire_Pin|pin@29||-7|29.75||||
NWire_Pin|pin@30||25.75|29.75||||
NWire_Pin|pin@32||-27.25|26||||
NWire_Pin|pin@33||-26.75|18||||
NWire_Pin|pin@34||-27.5|9.75||||
NWire_Pin|pin@35||-28|0.25||||
NWire_Pin|pin@36||-0.25|26||||
NWire_Pin|pin@37||0.25|17.25||||
NWire_Pin|pin@38||0.25|8||||
NWire_Pin|pin@39||0|-0.75||||
NWire_Pin|pin@40||-48.25|-15.5||||
NWire_Pin|pin@41||-48.25|-19.5||||
NWire_Pin|pin@42||-47.75|-23.5||||
NWire_Pin|pin@43||29|18.92||||
NWire_Pin|pin@44||29|15.5||||
NWire_Pin|pin@45||22|15.5||||
NWire_Pin|pin@46||27.75|22.25||||
NWire_Pin|pin@47||27.75|20.25||||
NWire_Pin|pin@48||22.5|20.25||||
NWire_Pin|pin@49||25.25|25.58||||
NWire_Pin|pin@50||24.25|25.58||||
NWire_Pin|pin@51||25.5|26.25||||
NWire_Pin|pin@52||25.5|29.75||||
NWire_Pin|pin@53||28.75|7.33||||
NWire_Pin|pin@54||28.75|11.25||||
NWire_Pin|pin@55||27.25|11.25||||
NWire_Pin|pin@56||24.75|4||||
NWire_Pin|pin@57||24.75|6.25||||
NWire_Pin|pin@58||24.75|6||||
NWire_Pin|pin@59||25.5|0.67||||
NWire_Pin|pin@60||28.25|0||||
NWire_Pin|pin@61||28.25|-3||||
NWire_Pin|pin@62||24.25|-3||||
NWire_Pin|pin@63||40.25|11.75||||
NWire_Pin|pin@64||40.25|4||||
NWire_Pin|pin@65||40.25|15.75||||
NWire_Pin|pin@66||40.25|22.25||||
NWire_Pin|pin@67||56.5|13.75||||
NWire_Pin|pin@68||-23.5|24||||
NWire_Pin|pin@69||-23.5|-5.75||||
NWire_Pin|pin@70||-23.5|-12.5||||
NWire_Pin|pin@71||-22.25|16||||
NWire_Pin|pin@72||-22.25|-14.25||||
NWire_Pin|pin@73||-29.75|-14.25||||
NWire_Pin|pin@74||-21.25|5.75||||
NWire_Pin|pin@75||-21.25|-16.75||||
NWire_Pin|pin@76||-21.25|-16.5||||
NWire_Pin|pin@77||-20.25|-3.75||||
NWire_Pin|pin@78||-20.25|-18.25||||
NWire_Pin|pin@79||-29.75|-18.25||||
NWire_Pin|pin@80||2.25|22||||
NWire_Pin|pin@81||2.25|-20.75||||
NWire_Pin|pin@82||3.25|13.25||||
NWire_Pin|pin@83||3.25|-22.25||||
NWire_Pin|pin@84||4.25|4||||
NWire_Pin|pin@85||4.25|-23.25||||
NWire_Pin|pin@86||4.25|-24.5||||
NWire_Pin|pin@87||5.75|-4.75||||
NWire_Pin|pin@88||5.75|-26.25||||
Awire|net@1|||1800|and@1|y|16.25|24|pin@1||24.25|24
Awire|net@5|||1800|and@3|y|15.75|15.25|pin@4||22|15.25
Awire|net@9|||1800|and@5|y|15.5|6|pin@7||21.5|6
Awire|net@13|||1800|and@7|y|15|-2.75|pin@10||24.25|-2.75
Awire|net@17|||1800|and@6|y|-11.75|-1.75|pin@13||-8|-1.75
Awire|net@18|||2700|pin@13||-8|-1.75|pin@14||-8|1.75
Awire|net@19|||1800|pin@14||-8|1.75|pin@15||20.75|1.75
Awire|net@20|||1800|pin@15||20.75|1.75|pin@16||25.5|1.75
Awire|net@24|||1800|and@4|y|-11.5|7.75|pin@19||-5.75|7.75
Awire|net@25|||2700|pin@19||-5.75|7.75|pin@20||-5.75|11.5
Awire|net@26|||1800|pin@20||-5.75|11.5|pin@21||27.25|11.5
Awire|net@28|||1800|and@2|y|-11.25|16|pin@22||-7|16
Awire|net@29|||2700|pin@22||-7|16|pin@23||-7|20
Awire|net@30|||1800|pin@23||-7|20|pin@24||22.5|20
Awire|net@35|||1800|and@0|y|-10.5|24|pin@28||-7|24
Awire|net@36|||2700|pin@28||-7|24|pin@29||-7|29.75
Awire|net@37|||1800|pin@29||-7|29.75|pin@30||25.75|29.75
Awire|net@40|||0|and@0|a|-18|26|pin@32||-27.25|26
Awire|net@41|||0|and@2|a|-18.75|18|pin@33||-26.75|18
Awire|net@42|||0|and@4|a|-19|9.75|pin@34||-27.5|9.75
Awire|net@43|||0|and@6|a|-19.25|0.25|pin@35||-28|0.25
Awire|net@44|||0|and@1|a|8.75|26|pin@36||-0.25|26
Awire|net@45|||0|and@3|a|8.25|17.25|pin@37||0.25|17.25
Awire|net@46|||0|and@5|a|8|8|pin@38||0.25|8
Awire|net@47|||0|and@7|a|7.5|-0.75|pin@39||0|-0.75
Awire|net@48|||0|dec3to8@0|d0|-39.75|-15.5|pin@40||-48.25|-15.5
Awire|net@49|||0|dec3to8@0|d1|-39.75|-19.5|pin@41||-48.25|-19.5
Awire|net@50|||0|dec3to8@0|d2|-39.75|-23.5|pin@42||-47.75|-23.5
Awire|net@55|||0|or@1|a|31|18.92|pin@43||29|18.92
Awire|net@56|||900|pin@43||29|18.92|pin@44||29|15.5
Awire|net@57|||0|pin@44||29|15.5|pin@45||22|15.5
Awire|net@58|||900|pin@45||22|15.5|pin@4||22|15.25
Awire|net@59|||0|or@1|a|31.25|22.25|pin@46||27.75|22.25
Awire|net@60|||900|pin@46||27.75|22.25|pin@47||27.75|20.25
Awire|net@61|||0|pin@47||27.75|20.25|pin@48||22.5|20.25
Awire|net@62|||900|pin@48||22.5|20.25|pin@24||22.5|20
Awire|net@63|||0|or@1|a|31|25.58|pin@49||25.25|25.58
Awire|net@64|||0|pin@49||25.25|25.58|pin@50||24.25|25.58
Awire|net@65|||900|pin@50||24.25|25.58|pin@1||24.25|24
Awire|net@66|||0|or@1|a|30.5|26.25|pin@51||25.5|26.25
Awire|net@67|||2700|pin@51||25.5|26.25|pin@52||25.5|29.75
Awire|net@68|||1800|pin@52||25.5|29.75|pin@30||25.75|29.75
Awire|net@69|||0|or@2|a|31.5|7.33|pin@53||28.75|7.33
Awire|net@70|||2700|pin@53||28.75|7.33|pin@54||28.75|11.25
Awire|net@71|||0|pin@54||28.75|11.25|pin@55||27.25|11.25
Awire|net@72|||2700|pin@55||27.25|11.25|pin@21||27.25|11.5
Awire|net@73|||0|or@2|a|31.75|4|pin@56||24.75|4
Awire|net@74|||2700|pin@56||24.75|4|pin@57||24.75|6.25
Awire|net@75|||900|pin@57||24.75|6.25|pin@58||24.75|6
Awire|net@76|||0|pin@58||24.75|6|pin@7||21.5|6
Awire|net@77|||0|or@2|a|31.5|0.67|pin@59||25.5|0.67
Awire|net@78|||2700|pin@59||25.5|0.67|pin@16||25.5|1.75
Awire|net@79|||0|or@2|a|31|0|pin@60||28.25|0
Awire|net@80|||900|pin@60||28.25|0|pin@61||28.25|-3
Awire|net@81|||0|pin@61||28.25|-3|pin@62||24.25|-3
Awire|net@82|||2700|pin@62||24.25|-3|pin@10||24.25|-2.75
Awire|net@83|||0|or@3|a|44.25|11.75|pin@63||40.25|11.75
Awire|net@84|||900|pin@63||40.25|11.75|pin@64||40.25|4
Awire|net@85|||0|pin@64||40.25|4|or@2|y|39.5|4
Awire|net@86|||0|or@3|a|44.25|15.75|pin@65||40.25|15.75
Awire|net@87|||2700|pin@65||40.25|15.75|pin@66||40.25|22.25
Awire|net@88|||0|pin@66||40.25|22.25|or@1|y|39|22.25
Awire|net@89|||1800|or@3|y|52.25|13.75|pin@67||56.5|13.75
Awire|net@90|||0|and@0|a|-18|24|pin@68||-23.5|24
Awire|net@91|||900|pin@68||-23.5|24|pin@69||-23.5|-5.75
Awire|net@92|||900|pin@69||-23.5|-5.75|pin@70||-23.5|-12.5
Awire|net@93|||0|pin@70||-23.5|-12.5|dec3to8@0|o0|-29.75|-12.5
Awire|net@94|||0|and@2|a|-18.75|16|pin@71||-22.25|16
Awire|net@95|||900|pin@71||-22.25|16|pin@72||-22.25|-14.25
Awire|net@96|||0|pin@72||-22.25|-14.25|pin@73||-29.75|-14.25
Awire|net@97|||900|pin@73||-29.75|-14.25|dec3to8@0|o1|-29.75|-14.5
Awire|net@98|||0|and@4|a|-19|5.75|pin@74||-21.25|5.75
Awire|net@99|||900|pin@74||-21.25|5.75|pin@75||-21.25|-16.75
Awire|net@100|||2700|pin@75||-21.25|-16.75|pin@76||-21.25|-16.5
Awire|net@101|||0|pin@76||-21.25|-16.5|dec3to8@0|o2|-29.75|-16.5
Awire|net@102|||0|and@6|a|-19.25|-3.75|pin@77||-20.25|-3.75
Awire|net@103|||900|pin@77||-20.25|-3.75|pin@78||-20.25|-18.25
Awire|net@104|||0|pin@78||-20.25|-18.25|pin@79||-29.75|-18.25
Awire|net@105|||900|pin@79||-29.75|-18.25|dec3to8@0|o3|-29.75|-18.5
Awire|net@106|||0|and@1|a|8.75|22|pin@80||2.25|22
Awire|net@107|||900|pin@80||2.25|22|pin@81||2.25|-20.75
Awire|net@108|||3596|pin@81||2.25|-20.75|dec3to8@0|o4|-29.75|-20.5
Awire|net@109|||0|and@3|a|8.25|13.25|pin@82||3.25|13.25
Awire|net@110|||900|pin@82||3.25|13.25|pin@83||3.25|-22.25
Awire|net@111|||4|pin@83||3.25|-22.25|dec3to8@0|o5|-29.75|-22.5
Awire|net@112|||0|and@5|a|8|4|pin@84||4.25|4
Awire|net@113|||900|pin@84||4.25|4|pin@85||4.25|-23.25
Awire|net@114|||900|pin@85||4.25|-23.25|pin@86||4.25|-24.5
Awire|net@115|||0|pin@86||4.25|-24.5|dec3to8@0|o6|-29.75|-24.5
Awire|net@116|||0|and@7|a|7.5|-4.75|pin@87||5.75|-4.75
Awire|net@117|||900|pin@87||5.75|-4.75|pin@88||5.75|-26.25
Awire|net@118|||4|pin@88||5.75|-26.25|dec3to8@0|o7|-29.75|-26.5
Ei0||D5G2;|pin@32||I
Ei1||D5G2;|pin@33||I
Ei2||D5G2;|pin@34||I
Ei3||D5G2;|pin@35||I
Ei4||D5G2;|pin@36||I
Ei5||D5G2;|pin@37||I
Ei6||D5G2;|pin@38||I
Ei7||D5G2;|pin@39||I
Eo||D5G2;|pin@67||O
Es0||D5G2;|pin@40||I
Es1||D5G2;|pin@41||I
Es2||D5G2;|pin@42||I
X

# Cell mux8to1;1{vhdl}
Cmux8to1;1{vhdl}||artwork|1131133676682|1131133676682||FACET_message()S[-- VHDL automatically generated from cell 'mux8to1{sch}',"entity mux8to1 is port(i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2: in BIT; o: out BIT);",  end mux8to1;,"",architecture mux8to1_BODY of mux8to1 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component dec3to8 port(d0, d1, d2: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: out BIT);",    end component;,"  component or4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"","  signal net_98, net_5, net_86, net_35, net_102, net_28, net_1, net_83, net_94, ","    net_13, net_109, net_106, net_9, net_112, net_90, net_17, net_24, net_116: BIT;","",begin,"  and_0: and2 port map(i0, net_90, net_35);","  and_1: and2 port map(i4, net_106, net_1);","  and_2: and2 port map(i1, net_94, net_28);","  and_3: and2 port map(i5, net_109, net_5);","  and_4: and2 port map(i2, net_98, net_24);","  and_5: and2 port map(i6, net_112, net_9);","  and_6: and2 port map(i3, net_102, net_17);","  and_7: and2 port map(i7, net_116, net_13);","  or_1: or4 port map(net_5, net_28, net_1, net_35, net_86);","  or_2: or4 port map(net_24, net_9, net_17, net_13, net_83);","  or_3: or2 port map(net_83, net_86, o);","  dec3to8_0: dec3to8 port map(s0, s1, s2, net_90, net_94, net_98, net_102, net_106, net_109, net_112, net_116);",end mux8to1_BODY;,"","",-- VHDL automatically generated from cell 'dec3to8{sch}',"entity dec3to8 is port(d0, d1, d2: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: out BIT);",  end dec3to8;,"",architecture dec3to8_BODY of dec3to8 is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_2, net_1, net_0: BIT;","",begin,"  and_0: and3 port map(net_0, net_1, net_2, o0);","  and_2: and3 port map(net_2, d0, net_1, o1);","  and_3: and3 port map(net_2, d1, net_0, o2);","  and_4: and3 port map(net_2, d1, d0, o3);","  and_5: and3 port map(d2, net_1, net_0, o4);","  and_6: and3 port map(net_1, d0, d2, o5);","  and_7: and3 port map(d2, d1, net_0, o6);","  and_8: and3 port map(d2, d1, d0, o7);","  buf_0: inverter port map(d0, net_0);","  buf_1: inverter port map(d1, net_1);","  buf_2: inverter port map(d2, net_2);",end dec3to8_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell reg8;1{ic}
Creg8;1{ic}||artwork|1131131064786|1131131065016|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|20|||SCHEM_function(D5G2;)Sreg8|trace()V[-3/-10,-3/10,3/10,3/-10,-3/-10]
Ngeneric:Universal-Pin|pin@0||-5|9|-1|-1||
Nschematic:Wire_Pin|pin@1||-3|9||||
Ngeneric:Universal-Pin|pin@2||-5|7|-1|-1||
Nschematic:Wire_Pin|pin@3||-3|7||||
Ngeneric:Universal-Pin|pin@4||-5|5|-1|-1||
Nschematic:Wire_Pin|pin@5||-3|5||||
Ngeneric:Universal-Pin|pin@6||-5|3|-1|-1||
Nschematic:Wire_Pin|pin@7||-3|3||||
Ngeneric:Universal-Pin|pin@8||-5|1|-1|-1||
Nschematic:Wire_Pin|pin@9||-3|1||||
Ngeneric:Universal-Pin|pin@10||-5|-1|-1|-1||
Nschematic:Wire_Pin|pin@11||-3|-1||||
Ngeneric:Universal-Pin|pin@12||-5|-3|-1|-1||
Nschematic:Wire_Pin|pin@13||-3|-3||||
Ngeneric:Universal-Pin|pin@14||-5|-5|-1|-1||
Nschematic:Wire_Pin|pin@15||-3|-5||||
Ngeneric:Universal-Pin|pin@16||-5|-7|-1|-1||
Nschematic:Wire_Pin|pin@17||-3|-7||||
Ngeneric:Universal-Pin|pin@18||5|7|-1|-1||
Nschematic:Wire_Pin|pin@19||3|7||||
Ngeneric:Universal-Pin|pin@20||5|5|-1|-1||
Nschematic:Wire_Pin|pin@21||3|5||||
Ngeneric:Universal-Pin|pin@22||5|3|-1|-1||
Nschematic:Wire_Pin|pin@23||3|3||||
Ngeneric:Universal-Pin|pin@24||5|1|-1|-1||
Nschematic:Wire_Pin|pin@25||3|1||||
Ngeneric:Universal-Pin|pin@26||5|-1|-1|-1||
Nschematic:Wire_Pin|pin@27||3|-1||||
Ngeneric:Universal-Pin|pin@28||5|-3|-1|-1||
Nschematic:Wire_Pin|pin@29||3|-3||||
Ngeneric:Universal-Pin|pin@30||5|-5|-1|-1||
Nschematic:Wire_Pin|pin@31||3|-5||||
Ngeneric:Universal-Pin|pin@32||5|-7|-1|-1||
Nschematic:Wire_Pin|pin@33||3|-7||||
Ngeneric:Universal-Pin|pin@34||-5|-9|-1|-1||
Nschematic:Wire_Pin|pin@35||-3|-9||||
Aschematic:wire|net@0|||0|pin@1||-3|9|pin@0||-5|9
Aschematic:wire|net@1|||0|pin@3||-3|7|pin@2||-5|7
Aschematic:wire|net@2|||0|pin@5||-3|5|pin@4||-5|5
Aschematic:wire|net@3|||0|pin@7||-3|3|pin@6||-5|3
Aschematic:wire|net@4|||0|pin@9||-3|1|pin@8||-5|1
Aschematic:wire|net@5|||0|pin@11||-3|-1|pin@10||-5|-1
Aschematic:wire|net@6|||0|pin@13||-3|-3|pin@12||-5|-3
Aschematic:wire|net@7|||0|pin@15||-3|-5|pin@14||-5|-5
Aschematic:wire|net@8|||0|pin@17||-3|-7|pin@16||-5|-7
Aschematic:wire|net@9|||1800|pin@19||3|7|pin@18||5|7
Aschematic:wire|net@10|||1800|pin@21||3|5|pin@20||5|5
Aschematic:wire|net@11|||1800|pin@23||3|3|pin@22||5|3
Aschematic:wire|net@12|||1800|pin@25||3|1|pin@24||5|1
Aschematic:wire|net@13|||1800|pin@27||3|-1|pin@26||5|-1
Aschematic:wire|net@14|||1800|pin@29||3|-3|pin@28||5|-3
Aschematic:wire|net@15|||1800|pin@31||3|-5|pin@30||5|-5
Aschematic:wire|net@16|||1800|pin@33||3|-7|pin@32||5|-7
Aschematic:wire|net@17|||0|pin@35||-3|-9|pin@34||-5|-9
Eclk||D5G2;|pin@0||I
Ed[0]||D5G2;|pin@2||I
Ed[1]||D5G2;|pin@4||I
Ed[2]||D5G2;|pin@6||I
Ed[3]||D5G2;|pin@8||I
Ed[4]||D5G2;|pin@10||I
Ed[5]||D5G2;|pin@12||I
Ed[6]||D5G2;|pin@14||I
Ed[7]||D5G2;|pin@16||I
Eq[0]||D5G2;|pin@18||O
Eq[1]||D5G2;|pin@20||O
Eq[2]||D5G2;|pin@22||O
Eq[3]||D5G2;|pin@24||O
Eq[4]||D5G2;|pin@26||O
Eq[5]||D5G2;|pin@28||O
Eq[6]||D5G2;|pin@30||O
Eq[7]||D5G2;|pin@32||O
Erstbar||D5G2;|pin@34||I
X

# Cell reg8;1{net.als}
Creg8;1{net.als}||artwork|1131131111483|1131131111493||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    ��� ��� 04, 2005 12:45:56",#-------------------------------------------------,"","model dlatchr(d, g, rstbar, q, qbar)","and_0: and3(g, d, rstbar, net_0)","and_1: and2(g, net_35, net_19)","buf_0: inverter(rstbar, net_28)","buf_1: inverter(d, net_35)","or_0: nor2(net_0, q, qbar)","or_1: nor3(qbar, net_19, net_28, q)","","model msdff(clk, d, rstbar, q)","buf_0: inverter(clk, net_10)","buf_1: inverter(net_10, net_15)","dlatchr_0: dlatchr(net_0, net_15, rstbar, q, n0)","dlatchr_1: dlatchr(d, net_10, rstbar, net_0, n1)","","model reg8(clk, d_0_, d_1_, d_2_, d_3_, d_4_, d_5_, d_6_, d_7_, rstbar, q_0_, q_1_, q_2_, q_3_, q_4_, q_5_, q_6_, q_7_)","msdff_0: msdff(clk, d_0_, rstbar, q_0_)","msdff_1: msdff(clk, d_5_, rstbar, q_5_)","msdff_2: msdff(clk, d_1_, rstbar, q_1_)","msdff_3: msdff(clk, d_6_, rstbar, q_6_)","msdff_4: msdff(clk, d_2_, rstbar, q_2_)","msdff_5: msdff(clk, d_3_, rstbar, q_3_)","msdff_6: msdff(clk, d_4_, rstbar, q_4_)","msdff_7: msdff(clk, d_7_, rstbar, q_7_)","",#********* End of netlist *******************,"",# Built-in model for nor3,"model nor3(a1,a2,a3,z)","g1: nor3fun(a1,a2,a3,z)","gate nor3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L a3=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"",# Built-in model for nor2,"model nor2(a1,a2,z)","g1: nor2fun(a1,a2,z)","gate nor2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: and3fun(a1,a2,a3,out)","g2: and3buf(out,z)","gate and3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate and3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell reg8;1{sch}
Creg8;1{sch}||schematic|1131130321958|1133693815914|
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-22.5|55.25||||
Imsdff;1{ic}|msdff@0||-21.75|45.25|||D5G4;
Imsdff;1{ic}|msdff@1||17.5|29.75|||D5G4;
Imsdff;1{ic}|msdff@2||-21.75|30|||D5G4;
Imsdff;1{ic}|msdff@3||17.5|15|||D5G4;
Imsdff;1{ic}|msdff@4||-21.75|15.25|||D5G4;
Imsdff;1{ic}|msdff@5||-21.75|0|||D5G4;
Imsdff;1{ic}|msdff@6||17.5|45|||D5G4;
Imsdff;1{ic}|msdff@7||17.5|-0.25|||D5G4;
NWire_Pin|pin@0||-51.25|45.25||||
NWire_Pin|pin@1||-50.5|30||||
NWire_Pin|pin@2||-51.25|15.25||||
NWire_Pin|pin@3||-50.75|0||||
NWire_Pin|pin@4||-4|45||||
NWire_Pin|pin@5||-4|29.75||||
NWire_Pin|pin@6||-4.5|15||||
NWire_Pin|pin@7||-6.5|-0.25||||
NWire_Pin|pin@8||-36.5|43.25||||
NWire_Pin|pin@9||-36.5|-12.75||||
NWire_Pin|pin@10||-51.75|-12.75||||
NWire_Pin|pin@11||-36.5|28||||
NWire_Pin|pin@12||-36.5|13.25||||
NWire_Pin|pin@13||-36.5|-2||||
NWire_Pin|pin@14||5.25|43||||
NWire_Pin|pin@15||5.25|-12||||
NWire_Pin|pin@16||-36.5|-12||||
NWire_Pin|pin@17||5.25|-2.25||||
NWire_Pin|pin@18||5.25|13||||
NWire_Pin|pin@19||5.25|27.75||||
NWire_Pin|pin@20||-40.5|47.25||||
NWire_Pin|pin@21||-40.5|54.75||||
NWire_Pin|pin@22||-51.5|54.75||||
NWire_Pin|pin@23||-0.75|54.75||||
NWire_Pin|pin@24||-0.75|47.75||||
NWire_Pin|pin@25||-0.75|47||||
NWire_Pin|pin@26||-0.75|1.75||||
NWire_Pin|pin@27||-0.75|17||||
NWire_Pin|pin@28||-0.75|31.75||||
NWire_Pin|pin@29||-40.5|2.25||||
NWire_Pin|pin@30||-40.5|2||||
NWire_Pin|pin@31||-40.5|17.25||||
NWire_Pin|pin@32||-40.5|32||||
NWire_Pin|pin@33||-12.25|45.25||||
NWire_Pin|pin@34||-11.25|30||||
NWire_Pin|pin@35||-12|15.25||||
NWire_Pin|pin@36||-13|0||||
NWire_Pin|pin@37||29.5|45||||
NWire_Pin|pin@38||29.5|29.75||||
NWire_Pin|pin@39||29.5|15||||
NWire_Pin|pin@40||30.75|-0.25||||
NWire_Pin|pin@41||-25.5|54.75||||
NWire_Pin|pin@42||-20.5|54.75||||
Ireg8;1{ic}|reg8@0||45.75|41.75|||D5G4;
Awire|net@0|||0|msdff@0|d|-26.75|45.25|pin@0||-51.25|45.25
Awire|net@1|||0|msdff@2|d|-26.75|30|pin@1||-50.5|30
Awire|net@2|||0|msdff@4|d|-26.75|15.25|pin@2||-51.25|15.25
Awire|net@3|||0|msdff@5|d|-26.75|0|pin@3||-50.75|0
Awire|net@4|||0|msdff@6|d|12.5|45|pin@4||-4|45
Awire|net@5|||0|msdff@1|d|12.5|29.75|pin@5||-4|29.75
Awire|net@6|||0|msdff@3|d|12.5|15|pin@6||-4.5|15
Awire|net@7|||0|msdff@7|d|12.5|-0.25|pin@7||-6.5|-0.25
Awire|net@8|||0|msdff@0|rstbar|-26.75|43.25|pin@8||-36.5|43.25
Awire|net@9|||900|pin@12||-36.5|13.25|pin@13||-36.5|-2
Awire|net@10|||0|pin@9||-36.5|-12.75|pin@10||-51.75|-12.75
Awire|net@11|||900|pin@8||-36.5|43.25|pin@11||-36.5|28
Awire|net@12|||0|msdff@2|rstbar|-26.75|28|pin@11||-36.5|28
Awire|net@13|||900|pin@11||-36.5|28|pin@12||-36.5|13.25
Awire|net@14|||0|msdff@4|rstbar|-26.75|13.25|pin@12||-36.5|13.25
Awire|net@15|||900|pin@13||-36.5|-2|pin@9||-36.5|-12.75
Awire|net@16|||0|msdff@5|rstbar|-26.75|-2|pin@13||-36.5|-2
Awire|net@17|||0|msdff@6|rstbar|12.5|43|pin@14||5.25|43
Awire|net@18|||900|pin@14||5.25|43|pin@19||5.25|27.75
Awire|net@19|||0|pin@15||5.25|-12|pin@16||-36.5|-12
Awire|net@20|||900|pin@16||-36.5|-12|pin@9||-36.5|-12.75
Awire|net@21|||900|pin@17||5.25|-2.25|pin@15||5.25|-12
Awire|net@22|||0|msdff@7|rstbar|12.5|-2.25|pin@17||5.25|-2.25
Awire|net@23|||900|pin@18||5.25|13|pin@17||5.25|-2.25
Awire|net@24|||0|msdff@3|rstbar|12.5|13|pin@18||5.25|13
Awire|net@25|||900|pin@19||5.25|27.75|pin@18||5.25|13
Awire|net@26|||0|msdff@1|rstbar|12.5|27.75|pin@19||5.25|27.75
Awire|net@27|||0|msdff@0|clk|-26.75|47.25|pin@20||-40.5|47.25
Awire|net@28|||2700|pin@20||-40.5|47.25|pin@21||-40.5|54.75
Awire|net@29|||0|pin@21||-40.5|54.75|pin@22||-51.5|54.75
Awire|net@31|||900|pin@23||-0.75|54.75|pin@24||-0.75|47.75
Awire|net@32|||900|pin@24||-0.75|47.75|pin@25||-0.75|47
Awire|net@33|||1800|pin@25||-0.75|47|msdff@6|clk|12.5|47
Awire|net@34|||900|pin@25||-0.75|47|pin@28||-0.75|31.75
Awire|net@35|||1800|pin@26||-0.75|1.75|msdff@7|clk|12.5|1.75
Awire|net@36|||900|pin@27||-0.75|17|pin@26||-0.75|1.75
Awire|net@37|||0|msdff@3|clk|12.5|17|pin@27||-0.75|17
Awire|net@38|||900|pin@28||-0.75|31.75|pin@27||-0.75|17
Awire|net@39|||0|msdff@1|clk|12.5|31.75|pin@28||-0.75|31.75
Awire|net@40|||900|pin@20||-40.5|47.25|pin@32||-40.5|32
Awire|net@41|||900|pin@29||-40.5|2.25|pin@30||-40.5|2
Awire|net@42|||1800|pin@30||-40.5|2|msdff@5|clk|-26.75|2
Awire|net@43|||900|pin@31||-40.5|17.25|pin@29||-40.5|2.25
Awire|net@44|||0|msdff@4|clk|-26.75|17.25|pin@31||-40.5|17.25
Awire|net@45|||900|pin@32||-40.5|32|pin@31||-40.5|17.25
Awire|net@46|||0|msdff@2|clk|-26.75|32|pin@32||-40.5|32
Awire|net@47|||1800|msdff@0|q|-16.75|45.25|pin@33||-12.25|45.25
Awire|net@48|||1800|msdff@2|q|-16.75|30|pin@34||-11.25|30
Awire|net@49|||1800|msdff@4|q|-16.75|15.25|pin@35||-12|15.25
Awire|net@50|||1800|msdff@5|q|-16.75|0|pin@36||-13|0
Awire|net@51|||1800|msdff@6|q|22.5|45|pin@37||29.5|45
Awire|net@52|||1800|msdff@1|q|22.5|29.75|pin@38||29.5|29.75
Awire|net@53|||1800|msdff@3|q|22.5|15|pin@39||29.5|15
Awire|net@54|||1800|msdff@7|q|22.5|-0.25|pin@40||30.75|-0.25
Awire|net@55|||900|buf@0|a|-25.5|55.25|pin@41||-25.5|54.75
Awire|net@56|||0|pin@41||-25.5|54.75|pin@21||-40.5|54.75
Awire|net@57|||900|buf@0|y|-20.5|55.25|pin@42||-20.5|54.75
Awire|net@58|||1800|pin@42||-20.5|54.75|pin@23||-0.75|54.75
Eclk||D5G2;|pin@22||I
Ed[0]||D5G2;|pin@0||I
Ed[1]||D5G2;|pin@1||I
Ed[2]||D5G2;|pin@2||I
Ed[3]||D5G2;|pin@3||I
Ed[4]||D5G2;|pin@4||I
Ed[5]||D5G2;|pin@5||I
Ed[6]||D5G2;|pin@6||I
Ed[7]||D5G2;|pin@7||I
Eq[0]||D5G2;|pin@33||O
Eq[1]||D5G2;|pin@34||O
Eq[2]||D5G2;|pin@35||O
Eq[3]||D5G2;|pin@36||O
Eq[4]||D5G2;|pin@37||O
Eq[5]||D5G2;|pin@38||O
Eq[6]||D5G2;|pin@39||O
Eq[7]||D5G2;|pin@40||O
Erstbar||D5G2;|pin@10||I
X

# Cell reg8;1{vhdl}
Creg8;1{vhdl}||artwork|1131131110452|1131131110452||FACET_message()S[-- VHDL automatically generated from cell 'lablib:reg8{sch}',"entity reg8 is port(clk, d_0_, d_1_, d_2_, d_3_, d_4_, d_5_, d_6_, d_7_, rstbar: in BIT; q_0_, q_1_, q_2_, q_3_, q_4_, q_5_, q_6_, q_7_: out BIT);",  end reg8;,"",architecture reg8_BODY of reg8 is,  component buffer port(a: in BIT; y: out BIT);,    end component;,"  component msdff port(clk, d, rstbar: in BIT; q: out BIT);",    end component;,"",  signal net_31: BIT;,"",begin,"  buf_0: buffer port map(clk, net_31);","  msdff_0: msdff port map(clk, d_0_, rstbar, q_0_);","  msdff_1: msdff port map(net_31, d_5_, rstbar, q_5_);","  msdff_2: msdff port map(clk, d_1_, rstbar, q_1_);","  msdff_3: msdff port map(net_31, d_6_, rstbar, q_6_);","  msdff_4: msdff port map(clk, d_2_, rstbar, q_2_);","  msdff_5: msdff port map(clk, d_3_, rstbar, q_3_);","  msdff_6: msdff port map(net_31, d_4_, rstbar, q_4_);","  msdff_7: msdff port map(net_31, d_7_, rstbar, q_7_);",end reg8_BODY;,"","",-- VHDL automatically generated from cell 'lablib:msdff{sch}',"entity msdff is port(clk, d, rstbar: in BIT; q: out BIT);",  end msdff;,"",architecture msdff_BODY of msdff is,"  component dlatchr port(d, g, rstbar: in BIT; q, qbar: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_10, net_15: BIT;","",begin,"  buf_0: inverter port map(clk, net_10);","  buf_1: inverter port map(net_10, net_15);","  dlatchr_0: dlatchr port map(net_0, net_15, rstbar, q, open);","  dlatchr_1: dlatchr port map(d, net_10, rstbar, net_0, open);",end msdff_BODY;,"","",-- VHDL automatically generated from cell 'lablib:dlatchr{sch}',"entity dlatchr is port(d, g, rstbar: in BIT; q, qbar: out BIT);",  end dlatchr;,"",architecture dlatchr_BODY of dlatchr is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_19, net_0, net_35, net_53, net_28, net_50: BIT;","",begin,"  and_0: and3 port map(g, d, rstbar, net_0);","  and_1: and2 port map(g, net_35, net_19);","  buf_0: inverter port map(rstbar, net_28);","  buf_1: inverter port map(d, net_35);","  buf_2: inverter port map(net_50, qbar);","  buf_3: inverter port map(net_53, q);","  or_0: or2 port map(net_0, q, net_50);","  or_1: or3 port map(qbar, net_19, net_28, net_53);",end dlatchr_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell regbit1;1{ic}
Cregbit1;1{ic}||artwork|1358067445508|1358067445512|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|10|||SCHEM_function(D5G2;)Sregbit1|trace()V[-3/-5,-3/5,3/5,3/-5,-3/-5]
Nschematic:Bus_Pin|pin@0||-5|3||||
Nschematic:Wire_Pin|pin@1||-3|3||||
Nschematic:Bus_Pin|pin@2||-5|1||||
Nschematic:Wire_Pin|pin@3||-3|1||||
Nschematic:Bus_Pin|pin@4||5|0||||
Nschematic:Wire_Pin|pin@5||3|0||||
Nschematic:Bus_Pin|pin@6||-5|-1||||
Nschematic:Wire_Pin|pin@7||-3|-1||||
Nschematic:Bus_Pin|pin@8||-5|-3||||
Nschematic:Wire_Pin|pin@9||-3|-3||||
Aschematic:wire|net@0|||0|pin@1||-3|3|pin@0||-5|3
Aschematic:wire|net@1|||0|pin@3||-3|1|pin@2||-5|1
Aschematic:wire|net@2|||1800|pin@5||3|0|pin@4||5|0
Aschematic:wire|net@3|||0|pin@7||-3|-1|pin@6||-5|-1
Aschematic:wire|net@4|||0|pin@9||-3|-3|pin@8||-5|-3
Eclk||D5G2;|pin@0||I
Ed||D5G2;|pin@2||I
Eq||D5G2;|pin@4||O
Erstbar||D5G2;|pin@6||I
Ewe||D5G2;|pin@8||I
X

# Cell regbit1;1{net.als}
Cregbit1;1{net.als}||artwork|1358067472698|1358067472698||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun Jan 13, 2013 10:57:52",#-------------------------------------------------,"","model dlatchr(d, g, rstbar, q, qbar)","and_0: and3(g, d, rstbar, net_0)","and_1: and2(g, net_35, net_19)","buf_0: inverter(rstbar, net_28)","buf_1: inverter(d, net_35)","buf_2: inverter(net_50, qbar)","buf_3: inverter(net_53, q)","or_0: or2(net_0, q, net_50)","or_1: or3(qbar, net_19, net_28, net_53)","","model msdff(clk, d, rstbar, q)","buf_0: inverter(clk, net_10)","buf_1: inverter(net_10, net_15)","dlatchr_0: dlatchr(net_0, net_15, rstbar, q, n0)","dlatchr_1: dlatchr(d, net_10, rstbar, net_0, n1)","","model regbit1(clk, d, rstbar, we, q)","and_0: and2(q, net_20, net_7)","and_1: and2(d, we, net_3)","buf_0: inverter(we, net_20)","or_0: or2(net_3, net_7, net_2)","msdff_0: msdff(clk, net_2, rstbar, q)","",#********* End of netlist *******************,"",# Built-in model for or3,"model or3(a1,a2,a3,z)","g1: or3fun(a1,a2,a3,out)","g2: or3buf(out,z)","gate or3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L a3=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate or3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: and3fun(a1,a2,a3,out)","g2: and3buf(out,z)","gate and3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate and3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for or2,"model or2(a1,a2,z)","g1: or2fun(a1,a2,out)","g2: or2buf(out,z)","gate or2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate or2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell regbit1;1{sch}
Cregbit1;1{sch}||schematic|1358067112485|1358067445512|
NAnd|and@0||-26|9||||
NAnd|and@1||-26|-6||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NBuffer|buf@0||-34|2|||R|
Imsdff;1{ic}|msdff@0||13|1|||D5G4;
NOr|or@0||-11|1||||
NWire_Pin|pin@0||0|3||||
NWire_Pin|pin@1||1|-1||||
NWire_Pin|pin@2||-18|-6||||
NWire_Pin|pin@3||-18|0||||
NWire_Pin|pin@4||-14.25|0||||
NWire_Pin|pin@5||-19|9||||
NWire_Pin|pin@6||-19|3||||
NWire_Pin|pin@7||-40|-4||||
NWire_Pin|pin@8||34|1||||
NWire_Pin|pin@9||25|1||||
NWire_Pin|pin@10||25|21||||
NWire_Pin|pin@11||-37|21||||
NWire_Pin|pin@12||-37|9||||
NWire_Pin|pin@13||-30|9||||
NWire_Pin|pin@14||-40|-8||||
NWire_Pin|pin@15||-34|6||||
NWire_Pin|pin@16||-34|-8||||
Iregbit1;1{ic}|regbit1@0||40|26|||D5G4;
Awire|net@0|||0|msdff@0|clk|8|3|pin@0||0|3
Awire|net@1|||0|msdff@0|rstbar|8|-1|pin@1||1|-1
Awire|net@2|||1800|or@0|y|-6.5|1|msdff@0|d|8|1
Awire|net@3|||1800|and@1|y|-22.5|-6|pin@2||-18|-6
Awire|net@4|||2700|pin@2||-18|-6|pin@3||-18|0
Awire|net@5|||1800|pin@3||-18|0|pin@4||-14.25|0
Awire|net@6|||900|or@0|a|-14.25|1|pin@4||-14.25|0
Awire|net@7|||1800|and@0|y|-22.5|9|pin@5||-19|9
Awire|net@8|||900|pin@5||-19|9|pin@6||-19|3
Awire|net@9|||1800|pin@6||-19|3|or@0|a|-14.5|3
Awire|net@10|||0|and@1|a|-30|-4|pin@7||-40|-4
Awire|net@12|||1800|msdff@0|q|18|1|pin@9||25|1
Awire|net@13|||1800|pin@9||25|1|pin@8||34|1
Awire|net@14|||2700|pin@9||25|1|pin@10||25|21
Awire|net@15|||0|pin@10||25|21|pin@11||-37|21
Awire|net@16|||900|pin@11||-37|21|pin@12||-37|9
Awire|net@17|||1800|pin@12||-37|9|pin@13||-30|9
Awire|net@18|||2700|and@0|a|-30|7|pin@13||-30|9
Awire|net@20|||0|and@0|a|-30|6|pin@15||-34|6
Awire|net@21|||N900|pin@15||-34|6|buf@0|y|-34|4
Awire|net@22|||0|and@1|a|-30|-8|pin@16||-34|-8
Awire|net@23|||0|pin@16||-34|-8|pin@14||-40|-8
Awire|net@24|||900|buf@0|a|-34|-1|pin@16||-34|-8
Eclk||D5G2;|pin@0||I
Ed||D5G2;|pin@7||I
Eq||D5G2;|pin@8||O
Erstbar||D5G2;|pin@1||I
Ewe||D5G2;|pin@14||I
X

# Cell regbit1;1{vhdl}
Cregbit1;1{vhdl}||artwork|1358067472680|1358067472698||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 8.09,"",-------------------- Cell dlatchr{sch} --------------------,"entity dlatchr is port(d, g, rstbar: in BIT; q, qbar: out BIT);",  end dlatchr;,"",architecture dlatchr_BODY of dlatchr is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_19, net_28, net_35, net_50, net_53: BIT;","",begin,"  and_0: and3 port map(g, d, rstbar, net_0);","  and_1: and2 port map(g, net_35, net_19);","  buf_0: inverter port map(rstbar, net_28);","  buf_1: inverter port map(d, net_35);","  buf_2: inverter port map(net_50, qbar);","  buf_3: inverter port map(net_53, q);","  or_0: or2 port map(net_0, q, net_50);","  or_1: or3 port map(qbar, net_19, net_28, net_53);",end dlatchr_BODY;,"",-------------------- Cell msdff{sch} --------------------,"entity msdff is port(clk, d, rstbar: in BIT; q: out BIT);",  end msdff;,"",architecture msdff_BODY of msdff is,"  component dlatchr port(d, g, rstbar: in BIT; q, qbar: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_10, net_15: BIT;","",begin,"  buf_0: inverter port map(clk, net_10);","  buf_1: inverter port map(net_10, net_15);","  dlatchr_0: dlatchr port map(net_0, net_15, rstbar, q, open);","  dlatchr_1: dlatchr port map(d, net_10, rstbar, net_0, open);",end msdff_BODY;,"",-------------------- Cell regbit1{sch} --------------------,"entity regbit1 is port(clk, d, rstbar, we: in BIT; q: out BIT);",  end regbit1;,"",architecture regbit1_BODY of regbit1 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component msdff port(clk, d, rstbar: in BIT; q: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_2, net_20, net_3, net_7: BIT;","",begin,"  and_0: and2 port map(q, net_20, net_7);","  and_1: and2 port map(d, we, net_3);","  buf_0: inverter port map(we, net_20);","  or_0: or2 port map(net_3, net_7, net_2);","  msdff_0: msdff port map(clk, net_2, rstbar, q);",end regbit1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell regbit8;1{ic}
Cregbit8;1{ic}||artwork|1358068916907|1358068916911|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|24|||SCHEM_function(D5G2;)Sregbit8|trace()V[-3/-12,-3/12,3/12,3/-12,-3/-12]
Nschematic:Bus_Pin|pin@0||5|2||||
Nschematic:Wire_Pin|pin@1||3|2||||
Nschematic:Bus_Pin|pin@2||5|-2||||
Nschematic:Wire_Pin|pin@3||3|-2||||
Nschematic:Bus_Pin|pin@4||-5|11||||
Nschematic:Wire_Pin|pin@5||-3|11||||
Nschematic:Bus_Pin|pin@6||-5|9||||
Nschematic:Wire_Pin|pin@7||-3|9||||
Nschematic:Bus_Pin|pin@8||-5|7||||
Nschematic:Wire_Pin|pin@9||-3|7||||
Nschematic:Bus_Pin|pin@10||-5|5||||
Nschematic:Wire_Pin|pin@11||-3|5||||
Nschematic:Bus_Pin|pin@12||-5|3||||
Nschematic:Wire_Pin|pin@13||-3|3||||
Nschematic:Bus_Pin|pin@14||-5|1||||
Nschematic:Wire_Pin|pin@15||-3|1||||
Nschematic:Bus_Pin|pin@16||-5|-1||||
Nschematic:Wire_Pin|pin@17||-3|-1||||
Nschematic:Bus_Pin|pin@18||-5|-3||||
Nschematic:Wire_Pin|pin@19||-3|-3||||
Nschematic:Bus_Pin|pin@20||-5|-5||||
Nschematic:Wire_Pin|pin@21||-3|-5||||
Nschematic:Bus_Pin|pin@22||-5|-7||||
Nschematic:Wire_Pin|pin@23||-3|-7||||
Nschematic:Bus_Pin|pin@24||-5|-9||||
Nschematic:Wire_Pin|pin@25||-3|-9||||
Nschematic:Bus_Pin|pin@26||-5|-11||||
Nschematic:Wire_Pin|pin@27||-3|-11||||
Aschematic:wire|net@0|||1800|pin@1||3|2|pin@0||5|2
Aschematic:wire|net@1|||1800|pin@3||3|-2|pin@2||5|-2
Aschematic:wire|net@2|||0|pin@5||-3|11|pin@4||-5|11
Aschematic:wire|net@3|||0|pin@7||-3|9|pin@6||-5|9
Aschematic:wire|net@4|||0|pin@9||-3|7|pin@8||-5|7
Aschematic:wire|net@5|||0|pin@11||-3|5|pin@10||-5|5
Aschematic:wire|net@6|||0|pin@13||-3|3|pin@12||-5|3
Aschematic:wire|net@7|||0|pin@15||-3|1|pin@14||-5|1
Aschematic:wire|net@8|||0|pin@17||-3|-1|pin@16||-5|-1
Aschematic:wire|net@9|||0|pin@19||-3|-3|pin@18||-5|-3
Aschematic:wire|net@10|||0|pin@21||-3|-5|pin@20||-5|-5
Aschematic:wire|net@11|||0|pin@23||-3|-7|pin@22||-5|-7
Aschematic:wire|net@12|||0|pin@25||-3|-9|pin@24||-5|-9
Aschematic:wire|net@13|||0|pin@27||-3|-11|pin@26||-5|-11
Eaout||D5G2;|pin@0||O
Ebout||D5G2;|pin@2||O
Edin||D5G2;|pin@4||I
Erda0||D5G2;|pin@6||I
Erda1||D5G2;|pin@8||I
Erda2||D5G2;|pin@10||I
Erdb0||D5G2;|pin@12||I
Erdb1||D5G2;|pin@14||I
Erdb2||D5G2;|pin@16||I
Erstbar||D5G2;|pin@18||I
Ewrclk||D5G2;|pin@20||I
Ewrsel0||D5G2;|pin@22||I
Ewrsel1||D5G2;|pin@24||I
Ewrsel2||D5G2;|pin@26||I
X

# Cell regbit8;1{net.als}
Cregbit8;1{net.als}||artwork|1358068991402|1358069195611||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun Jan 13, 2013 11:26:35",#-------------------------------------------------,"","model dec3to8(d0, d1, d2, o0, o1, o2, o3, o4, o5, o6, o7)","and_0: and3(net_0, net_1, net_2, o0)","and_2: and3(net_2, d0, net_1, o1)","and_3: and3(net_2, d1, net_0, o2)","and_4: and3(net_2, d1, d0, o3)","and_5: and3(d2, net_1, net_0, o4)","and_6: and3(net_1, d0, d2, o5)","and_7: and3(d2, d1, net_0, o6)","and_8: and3(d2, d1, d0, o7)","buf_0: inverter(d0, net_0)","buf_1: inverter(d1, net_1)","buf_2: inverter(d2, net_2)","","model mux8to1(i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2, o)","and_0: and2(i0, net_90, net_35)","and_1: and2(i4, net_106, net_1)","and_2: and2(i1, net_94, net_28)","and_3: and2(i5, net_109, net_5)","and_4: and2(i2, net_98, net_24)","and_5: and2(i6, net_112, net_9)","and_6: and2(i3, net_102, net_17)","and_7: and2(i7, net_116, net_13)","or_1: or4(net_5, net_28, net_1, net_35, net_86)","or_2: or4(net_24, net_9, net_17, net_13, net_83)","or_3: or2(net_83, net_86, o)","dec3to8_0: dec3to8(s0, s1, s2, net_90, net_94, net_98, net_102, net_106, net_109, net_112, net_116)","","model dlatchr(d, g, rstbar, q, qbar)","and_0: and3(g, d, rstbar, net_0)","and_1: and2(g, net_35, net_19)","buf_0: inverter(rstbar, net_28)","buf_1: inverter(d, net_35)","buf_2: inverter(net_50, qbar)","buf_3: inverter(net_53, q)","or_0: or2(net_0, q, net_50)","or_1: or3(qbar, net_19, net_28, net_53)","","model msdff(clk, d, rstbar, q)","buf_0: inverter(clk, net_10)","buf_1: inverter(net_10, net_15)","dlatchr_0: dlatchr(net_0, net_15, rstbar, q, n0)","dlatchr_1: dlatchr(d, net_10, rstbar, net_0, n1)","","model regbit1(clk, d, rstbar, we, q)","and_0: and2(q, net_20, net_7)","and_1: and2(d, we, net_3)","buf_0: inverter(we, net_20)","or_0: or2(net_3, net_7, net_2)","msdff_0: msdff(clk, net_2, rstbar, q)","","model regbit8(din, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, aout, bout)",gnd_0: ground(gnd),gnd_1: ground(gnd),"dec3to8_0: dec3to8(wrsel0, wrsel1, wrsel2, n0, net_125, net_129, net_132, net_122, net_119, net_116, net_112)","mux8to1_0: mux8to1(gnd, net_1, net_25, net_30, net_36, net_41, net_46, net_2, rda0, rda1, rda2, aout)","mux8to1_1: mux8to1(gnd, net_1, net_25, net_30, net_36, net_41, net_46, net_2, rdb0, rdb1, rdb2, bout)","regbit1_0: regbit1(wrclk, din, rstbar, net_125, net_1)","regbit1_1: regbit1(wrclk, din, rstbar, net_129, net_25)","regbit1_2: regbit1(wrclk, din, rstbar, net_132, net_30)","regbit1_3: regbit1(wrclk, din, rstbar, net_122, net_36)","regbit1_4: regbit1(wrclk, din, rstbar, net_119, net_41)","regbit1_5: regbit1(wrclk, din, rstbar, net_116, net_46)","regbit1_6: regbit1(wrclk, din, rstbar, net_112, net_2)","",#********* End of netlist *******************,"",# Built-in model for or3,"model or3(a1,a2,a3,z)","g1: or3fun(a1,a2,a3,out)","g2: or3buf(out,z)","gate or3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L a3=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate or3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for or2,"model or2(a1,a2,z)","g1: or2fun(a1,a2,out)","g2: or2buf(out,z)","gate or2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate or2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for or4,"model or4(a1,a2,a3,a4,z)","g1: or4fun(a1,a2,a3,a4,out)","g2: or4buf(out,z)","gate or4fun(a1,a2,a3,a4,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,i: a4=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L a3=L a4=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0 a4=1.0,"gate or4buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"",# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: and3fun(a1,a2,a3,out)","g2: and3buf(out,z)","gate and3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate and3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell regbit8;1{sch}
Cregbit8;1{sch}||schematic|1358067735517|1358068922397|
Ngeneric:Facet-Center|art@0||0|0||||AV
Idec3to8;1{ic}|dec3to8@0||-50|-25|||D5G4;
NGround|gnd@0||33|-45||||
NGround|gnd@1||34|22||||
Imux8to1;1{ic}|mux8to1@0||38|6|||D5G4;
Imux8to1;1{ic}|mux8to1@1||38|-60|||D5G4;
NWire_Pin|pin@0||33|14||||
NWire_Pin|pin@1||1|-64||||
NWire_Pin|pin@2||28|-50||||
NWire_Pin|pin@3||28|-46||||
NWire_Pin|pin@4||28|-42||||
NWire_Pin|pin@5||33|-42||||
NWire_Pin|pin@6||29|16||||
NWire_Pin|pin@7||29|25||||
NWire_Pin|pin@8||34|25||||
NWire_Pin|pin@9||56|6||||
NWire_Pin|pin@10||58|-60||||
NWire_Pin|pin@11||25|0||||
NWire_Pin|pin@12||25|-2||||
NWire_Pin|pin@13||25|-4||||
NWire_Pin|pin@14||25|-66||||
NWire_Pin|pin@15||26|-68||||
NWire_Pin|pin@16||25|-70||||
NWire_Pin|pin@17||22|-52||||
NWire_Pin|pin@18||22|14||||
NWire_Pin|pin@19||19|1||||
NWire_Pin|pin@20||19|-54||||
NWire_Pin|pin@21||19|12||||
NWire_Pin|pin@22||17|-12||||
NWire_Pin|pin@23||17|-55||||
NWire_Pin|pin@24||17|-56||||
NWire_Pin|pin@25||17|10||||
NWire_Pin|pin@26||15|-25||||
NWire_Pin|pin@27||15|-58||||
NWire_Pin|pin@28||15|8||||
NWire_Pin|pin@29||13|-38||||
NWire_Pin|pin@30||13|-60||||
NWire_Pin|pin@31||13|6||||
NWire_Pin|pin@32||11|-51||||
NWire_Pin|pin@33||11|-62||||
NWire_Pin|pin@34||11|4||||
NWire_Pin|pin@35||9|-64||||
NWire_Pin|pin@36||9|2||||
NWire_Pin|pin@37||-14|17||||
NWire_Pin|pin@38||-14|22||||
NWire_Pin|pin@39||-14|-61||||
NWire_Pin|pin@40||-14|4||||
NWire_Pin|pin@41||-14|-9||||
NWire_Pin|pin@42||-14|-22||||
NWire_Pin|pin@43||-14|-35||||
NWire_Pin|pin@44||-14|-48||||
NWire_Pin|pin@45||-17|15||||
NWire_Pin|pin@46||-17|27||||
NWire_Pin|pin@47||-17|-63||||
NWire_Pin|pin@48||-17|2||||
NWire_Pin|pin@49||-17|-11||||
NWire_Pin|pin@50||-17|-24||||
NWire_Pin|pin@51||-17|-37||||
NWire_Pin|pin@52||-17|-50||||
NWire_Pin|pin@53||-21|13||||
NWire_Pin|pin@54||-21|24||||
NWire_Pin|pin@55||-21|-65||||
NWire_Pin|pin@56||-21|-52||||
NWire_Pin|pin@57||-21|-39||||
NWire_Pin|pin@58||-21|-26||||
NWire_Pin|pin@59||-21|-13||||
NWire_Pin|pin@60||-21|0||||
NWire_Pin|pin@61||-42|-32||||
NWire_Pin|pin@62||-42|-67||||
NWire_Pin|pin@63||-9|-67||||
NWire_Pin|pin@64||-40|-54||||
NWire_Pin|pin@65||-40|-30||||
NWire_Pin|pin@66||-38|-41||||
NWire_Pin|pin@67||-38|-28||||
NWire_Pin|pin@68||-36|-28||||
NWire_Pin|pin@69||-36|-26||||
NWire_Pin|pin@70||-42|11||||
NWire_Pin|pin@71||-42|-18||||
NWire_Pin|pin@72||-42|-20||||
NWire_Pin|pin@73||-40|-2||||
NWire_Pin|pin@74||-40|-22||||
NWire_Pin|pin@75||-38|-15||||
NWire_Pin|pin@76||-38|-24||||
NWire_Pin|pin@77||-63|-21||||
NWire_Pin|pin@78||-63|-25||||
NWire_Pin|pin@79||-64|-29||||
Iregbit1;1{ic}|regbit1@0||-4|14|||D5G4;
Iregbit1;1{ic}|regbit1@1||-4|1|||D5G4;
Iregbit1;1{ic}|regbit1@2||-4|-12|||D5G4;
Iregbit1;1{ic}|regbit1@3||-4|-25|||D5G4;
Iregbit1;1{ic}|regbit1@4||-4|-38|||D5G4;
Iregbit1;1{ic}|regbit1@5||-4|-51|||D5G4;
Iregbit1;1{ic}|regbit1@6||-4|-64|||D5G4;
Iregbit8;1{ic}|regbit8@0||53|30|||D5G4;
Awire|net@1|||900|mux8to1@0|i1|33|14|pin@0||33|14
Awire|net@2|||900|regbit1@6|q|1|-64|pin@1||1|-64
Awire|net@4|||0|mux8to1@1|i0|33|-50|pin@2||28|-50
Awire|net@5|||2700|pin@2||28|-50|pin@3||28|-46
Awire|net@6|||2700|pin@3||28|-46|pin@4||28|-42
Awire|net@7|||1800|pin@4||28|-42|pin@5||33|-42
Awire|net@8|||900|pin@5||33|-42|gnd@0||33|-43
Awire|net@9|||0|mux8to1@0|i0|33|16|pin@6||29|16
Awire|net@10|||2700|pin@6||29|16|pin@7||29|25
Awire|net@11|||1800|pin@7||29|25|pin@8||34|25
Awire|net@12|||900|pin@8||34|25|gnd@1||34|24
Awire|net@13|||1800|mux8to1@0|o|43|6|pin@9||56|6
Awire|net@14|||1800|mux8to1@1|o|43|-60|pin@10||58|-60
Awire|net@15|||0|mux8to1@0|s0|33|0|pin@11||25|0
Awire|net@16|||0|mux8to1@0|s1|33|-2|pin@12||25|-2
Awire|net@17|||0|mux8to1@0|s2|33|-4|pin@13||25|-4
Awire|net@18|||0|mux8to1@1|s0|33|-66|pin@14||25|-66
Awire|net@19|||0|mux8to1@1|s1|33|-68|pin@15||26|-68
Awire|net@20|||0|mux8to1@1|s2|33|-70|pin@16||25|-70
Awire|net@21|||0|mux8to1@1|i1|33|-52|pin@17||22|-52
Awire|net@22|||1800|regbit1@0|q|1|14|pin@18||22|14
Awire|net@23|||1800|pin@18||22|14|pin@0||33|14
Awire|net@24|||2700|pin@17||22|-52|pin@18||22|14
Awire|net@25|||1800|regbit1@1|q|1|1|pin@19||19|1
Awire|net@26|||900|pin@19||19|1|pin@20||19|-54
Awire|net@27|||1800|pin@20||19|-54|mux8to1@1|i2|33|-54
Awire|net@28|||2700|pin@19||19|1|pin@21||19|12
Awire|net@29|||1800|pin@21||19|12|mux8to1@0|i2|33|12
Awire|net@30|||1800|regbit1@2|q|1|-12|pin@22||17|-12
Awire|net@31|||900|pin@22||17|-12|pin@23||17|-55
Awire|net@32|||900|pin@23||17|-55|pin@24||17|-56
Awire|net@33|||0|mux8to1@1|i3|33|-56|pin@24||17|-56
Awire|net@34|||2700|pin@22||17|-12|pin@25||17|10
Awire|net@35|||1800|pin@25||17|10|mux8to1@0|i3|33|10
Awire|net@36|||1800|regbit1@3|q|1|-25|pin@26||15|-25
Awire|net@37|||900|pin@26||15|-25|pin@27||15|-58
Awire|net@38|||1800|pin@27||15|-58|mux8to1@1|i4|33|-58
Awire|net@39|||2700|pin@26||15|-25|pin@28||15|8
Awire|net@40|||1800|pin@28||15|8|mux8to1@0|i4|33|8
Awire|net@41|||1800|regbit1@4|q|1|-38|pin@29||13|-38
Awire|net@42|||900|pin@29||13|-38|pin@30||13|-60
Awire|net@43|||1800|pin@30||13|-60|mux8to1@1|i5|33|-60
Awire|net@44|||2700|pin@29||13|-38|pin@31||13|6
Awire|net@45|||1800|pin@31||13|6|mux8to1@0|i5|33|6
Awire|net@46|||1800|regbit1@5|q|1|-51|pin@32||11|-51
Awire|net@47|||900|pin@32||11|-51|pin@33||11|-62
Awire|net@48|||1800|pin@33||11|-62|mux8to1@1|i6|33|-62
Awire|net@49|||2700|pin@32||11|-51|pin@34||11|4
Awire|net@50|||1800|pin@34||11|4|mux8to1@0|i6|33|4
Awire|net@51|||0|mux8to1@1|i7|33|-64|pin@35||9|-64
Awire|net@52|||0|pin@35||9|-64|pin@1||1|-64
Awire|net@53|||2700|pin@35||9|-64|pin@36||9|2
Awire|net@54|||1800|pin@36||9|2|mux8to1@0|i7|33|2
Awire|net@55|||0|regbit1@0|clk|-9|17|pin@37||-14|17
Awire|net@56|||2700|pin@37||-14|17|pin@38||-14|22
Awire|net@58|||1800|pin@39||-14|-61|regbit1@6|clk|-9|-61
Awire|net@59|||900|pin@37||-14|17|pin@40||-14|4
Awire|net@61|||0|regbit1@1|clk|-9|4|pin@40||-14|4
Awire|net@62|||900|pin@40||-14|4|pin@41||-14|-9
Awire|net@64|||0|regbit1@2|clk|-9|-9|pin@41||-14|-9
Awire|net@65|||900|pin@41||-14|-9|pin@42||-14|-22
Awire|net@67|||0|regbit1@3|clk|-9|-22|pin@42||-14|-22
Awire|net@68|||900|pin@42||-14|-22|pin@43||-14|-35
Awire|net@70|||0|regbit1@4|clk|-9|-35|pin@43||-14|-35
Awire|net@71|||900|pin@43||-14|-35|pin@44||-14|-48
Awire|net@72|||900|pin@44||-14|-48|pin@39||-14|-61
Awire|net@73|||0|regbit1@5|clk|-9|-48|pin@44||-14|-48
Awire|net@74|||0|regbit1@0|d|-9|15|pin@45||-17|15
Awire|net@75|||2700|pin@45||-17|15|pin@46||-17|27
Awire|net@77|||1800|pin@47||-17|-63|regbit1@6|d|-9|-63
Awire|net@78|||900|pin@45||-17|15|pin@48||-17|2
Awire|net@80|||0|regbit1@1|d|-9|2|pin@48||-17|2
Awire|net@81|||900|pin@48||-17|2|pin@49||-17|-11
Awire|net@83|||0|regbit1@2|d|-9|-11|pin@49||-17|-11
Awire|net@84|||900|pin@49||-17|-11|pin@50||-17|-24
Awire|net@86|||0|regbit1@3|d|-9|-24|pin@50||-17|-24
Awire|net@87|||900|pin@50||-17|-24|pin@51||-17|-37
Awire|net@89|||0|regbit1@4|d|-9|-37|pin@51||-17|-37
Awire|net@90|||900|pin@51||-17|-37|pin@52||-17|-50
Awire|net@91|||900|pin@52||-17|-50|pin@47||-17|-63
Awire|net@92|||0|regbit1@5|d|-9|-50|pin@52||-17|-50
Awire|net@93|||0|regbit1@0|rstbar|-9|13|pin@53||-21|13
Awire|net@94|||2700|pin@53||-21|13|pin@54||-21|24
Awire|net@96|||1800|pin@55||-21|-65|regbit1@6|rstbar|-9|-65
Awire|net@98|||900|pin@56||-21|-52|pin@55||-21|-65
Awire|net@99|||0|regbit1@5|rstbar|-9|-52|pin@56||-21|-52
Awire|net@101|||900|pin@57||-21|-39|pin@56||-21|-52
Awire|net@102|||0|regbit1@4|rstbar|-9|-39|pin@57||-21|-39
Awire|net@104|||900|pin@58||-21|-26|pin@57||-21|-39
Awire|net@105|||0|regbit1@3|rstbar|-9|-26|pin@58||-21|-26
Awire|net@107|||900|pin@59||-21|-13|pin@58||-21|-26
Awire|net@108|||0|regbit1@2|rstbar|-9|-13|pin@59||-21|-13
Awire|net@109|||900|pin@53||-21|13|pin@60||-21|0
Awire|net@110|||900|pin@60||-21|0|pin@59||-21|-13
Awire|net@111|||0|regbit1@1|rstbar|-9|0|pin@60||-21|0
Awire|net@112|||1800|dec3to8@0|o7|-45|-32|pin@61||-42|-32
Awire|net@113|||900|pin@61||-42|-32|pin@62||-42|-67
Awire|net@114|||1800|pin@62||-42|-67|pin@63||-9|-67
Awire|net@115|||900|regbit1@6|we|-9|-67|pin@63||-9|-67
Awire|net@116|||0|regbit1@5|we|-9|-54|pin@64||-40|-54
Awire|net@117|||2700|pin@64||-40|-54|pin@65||-40|-30
Awire|net@118|||0|pin@65||-40|-30|dec3to8@0|o6|-45|-30
Awire|net@119|||0|regbit1@4|we|-9|-41|pin@66||-38|-41
Awire|net@120|||2700|pin@66||-38|-41|pin@67||-38|-28
Awire|net@121|||0|pin@67||-38|-28|dec3to8@0|o5|-45|-28
Awire|net@122|||0|regbit1@3|we|-9|-28|pin@68||-36|-28
Awire|net@123|||2700|pin@68||-36|-28|pin@69||-36|-26
Awire|net@124|||0|pin@69||-36|-26|dec3to8@0|o4|-45|-26
Awire|net@125|||0|regbit1@0|we|-9|11|pin@70||-42|11
Awire|net@126|||900|pin@70||-42|11|pin@71||-42|-18
Awire|net@127|||900|pin@71||-42|-18|pin@72||-42|-20
Awire|net@128|||0|pin@72||-42|-20|dec3to8@0|o1|-45|-20
Awire|net@129|||0|regbit1@1|we|-9|-2|pin@73||-40|-2
Awire|net@130|||900|pin@73||-40|-2|pin@74||-40|-22
Awire|net@131|||0|pin@74||-40|-22|dec3to8@0|o2|-45|-22
Awire|net@132|||0|regbit1@2|we|-9|-15|pin@75||-38|-15
Awire|net@133|||900|pin@75||-38|-15|pin@76||-38|-24
Awire|net@134|||0|pin@76||-38|-24|dec3to8@0|o3|-45|-24
Awire|net@135|||0|dec3to8@0|d0|-55|-21|pin@77||-63|-21
Awire|net@136|||0|dec3to8@0|d1|-55|-25|pin@78||-63|-25
Awire|net@137|||0|dec3to8@0|d2|-55|-29|pin@79||-64|-29
Eaout||D5G2;|pin@9||O
Ebout||D5G2;|pin@10||O
Edin||D5G2;|pin@46||I
Erda0||D5G2;|pin@11||I
Erda1||D5G2;|pin@12||I
Erda2||D5G2;|pin@13||I
Erdb0||D5G2;|pin@14||I
Erdb1||D5G2;|pin@15||I
Erdb2||D5G2;|pin@16||I
Erstbar||D5G2;|pin@54||I
Ewrclk||D5G2;|pin@38||I
Ewrsel0||D5G2;|pin@77||I
Ewrsel1||D5G2;|pin@78||I
Ewrsel2||D5G2;|pin@79||I
X

# Cell regbit8;1{vhdl}
Cregbit8;1{vhdl}||artwork|1358068991369|1358068991405||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 8.09,"",-------------------- Cell dec3to8{sch} --------------------,"entity dec3to8 is port(d0, d1, d2: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: out ",    BIT);,  end dec3to8;,"",architecture dec3to8_BODY of dec3to8 is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_1, net_2: BIT;","",begin,"  and_0: and3 port map(net_0, net_1, net_2, o0);","  and_2: and3 port map(net_2, d0, net_1, o1);","  and_3: and3 port map(net_2, d1, net_0, o2);","  and_4: and3 port map(net_2, d1, d0, o3);","  and_5: and3 port map(d2, net_1, net_0, o4);","  and_6: and3 port map(net_1, d0, d2, o5);","  and_7: and3 port map(d2, d1, net_0, o6);","  and_8: and3 port map(d2, d1, d0, o7);","  buf_0: inverter port map(d0, net_0);","  buf_1: inverter port map(d1, net_1);","  buf_2: inverter port map(d2, net_2);",end dec3to8_BODY;,"",-------------------- Cell mux8to1{sch} --------------------,"entity mux8to1 is port(i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2: in BIT; o: ",    out BIT);,  end mux8to1;,"",architecture mux8to1_BODY of mux8to1 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component dec3to8 port(d0, d1, d2: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: ",    out BIT);,    end component;,"","  signal net_1, net_102, net_106, net_109, net_112, net_116, net_13, net_17, net_24","    , net_28, net_35, net_5, net_83, net_86, net_9, net_90, net_94, net_98: ",    BIT;,"",begin,"  and_0: and2 port map(i0, net_90, net_35);","  and_1: and2 port map(i4, net_106, net_1);","  and_2: and2 port map(i1, net_94, net_28);","  and_3: and2 port map(i5, net_109, net_5);","  and_4: and2 port map(i2, net_98, net_24);","  and_5: and2 port map(i6, net_112, net_9);","  and_6: and2 port map(i3, net_102, net_17);","  and_7: and2 port map(i7, net_116, net_13);","  or_1: or4 port map(net_5, net_28, net_1, net_35, net_86);","  or_2: or4 port map(net_24, net_9, net_17, net_13, net_83);","  or_3: or2 port map(net_83, net_86, o);","  dec3to8_0: dec3to8 port map(s0, s1, s2, net_90, net_94, net_98, net_102, ","    net_106, net_109, net_112, net_116);",end mux8to1_BODY;,"",-------------------- Cell dlatchr{sch} --------------------,"entity dlatchr is port(d, g, rstbar: in BIT; q, qbar: out BIT);",  end dlatchr;,"",architecture dlatchr_BODY of dlatchr is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_19, net_28, net_35, net_50, net_53: BIT;","",begin,"  and_0: and3 port map(g, d, rstbar, net_0);","  and_1: and2 port map(g, net_35, net_19);","  buf_0: inverter port map(rstbar, net_28);","  buf_1: inverter port map(d, net_35);","  buf_2: inverter port map(net_50, qbar);","  buf_3: inverter port map(net_53, q);","  or_0: or2 port map(net_0, q, net_50);","  or_1: or3 port map(qbar, net_19, net_28, net_53);",end dlatchr_BODY;,"",-------------------- Cell msdff{sch} --------------------,"entity msdff is port(clk, d, rstbar: in BIT; q: out BIT);",  end msdff;,"",architecture msdff_BODY of msdff is,"  component dlatchr port(d, g, rstbar: in BIT; q, qbar: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_10, net_15: BIT;","",begin,"  buf_0: inverter port map(clk, net_10);","  buf_1: inverter port map(net_10, net_15);","  dlatchr_0: dlatchr port map(net_0, net_15, rstbar, q, open);","  dlatchr_1: dlatchr port map(d, net_10, rstbar, net_0, open);",end msdff_BODY;,"",-------------------- Cell regbit1{sch} --------------------,"entity regbit1 is port(clk, d, rstbar, we: in BIT; q: out BIT);",  end regbit1;,"",architecture regbit1_BODY of regbit1 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component msdff port(clk, d, rstbar: in BIT; q: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_2, net_20, net_3, net_7: BIT;","",begin,"  and_0: and2 port map(q, net_20, net_7);","  and_1: and2 port map(d, we, net_3);","  buf_0: inverter port map(we, net_20);","  or_0: or2 port map(net_3, net_7, net_2);","  msdff_0: msdff port map(clk, net_2, rstbar, q);",end regbit1_BODY;,"",-------------------- Cell regbit8{sch} --------------------,"entity regbit8 is port(din, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, ","    wrsel0, wrsel1, wrsel2: in BIT; aout, bout: out BIT);",  end regbit8;,"",architecture regbit8_BODY of regbit8 is,  component ground port(gnd: out BIT);,    end component;,"  component dec3to8 port(d0, d1, d2: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: ",    out BIT);,    end component;,"  component mux8to1 port(i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2: in BIT; o: ",    out BIT);,    end component;,"  component regbit1 port(clk, d, rstbar, we: in BIT; q: out BIT);",    end component;,"","  signal gnd, net_1, net_112, net_116, net_119, net_122, net_125, net_129, net_132","    , net_2, net_25, net_30, net_36, net_41, net_46: BIT;","",begin,  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,"  dec3to8_0: dec3to8 port map(wrsel0, wrsel1, wrsel2, open, net_125, net_129, ","    net_132, net_122, net_119, net_116, net_112);","  mux8to1_0: mux8to1 port map(gnd, net_1, net_25, net_30, net_36, net_41, ","    net_46, net_2, rda0, rda1, rda2, aout);","  mux8to1_1: mux8to1 port map(gnd, net_1, net_25, net_30, net_36, net_41, ","    net_46, net_2, rdb0, rdb1, rdb2, bout);","  regbit1_0: regbit1 port map(wrclk, din, rstbar, net_125, net_1);","  regbit1_1: regbit1 port map(wrclk, din, rstbar, net_129, net_25);","  regbit1_2: regbit1 port map(wrclk, din, rstbar, net_132, net_30);","  regbit1_3: regbit1 port map(wrclk, din, rstbar, net_122, net_36);","  regbit1_4: regbit1 port map(wrclk, din, rstbar, net_119, net_41);","  regbit1_5: regbit1 port map(wrclk, din, rstbar, net_116, net_46);","  regbit1_6: regbit1 port map(wrclk, din, rstbar, net_112, net_2);",end regbit8_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell regfile;1{ic}
Cregfile;1{ic}||artwork|1131208453711|1131208454722|E
Ngeneric:Facet-Center|art@0||0|0||||AV
NOpened-Thicker-Polygon|art@1||0|0|6|38|||SCHEM_function(D5G2;)Sregfile|trace()V[-3/-19,-3/19,3/19,3/-19,-3/-19]
Ngeneric:Universal-Pin|pin@0||5|15|-1|-1||
Nschematic:Wire_Pin|pin@1||3|15||||
Ngeneric:Universal-Pin|pin@2||5|13|-1|-1||
Nschematic:Wire_Pin|pin@3||3|13||||
Ngeneric:Universal-Pin|pin@4||5|11|-1|-1||
Nschematic:Wire_Pin|pin@5||3|11||||
Ngeneric:Universal-Pin|pin@6||5|9|-1|-1||
Nschematic:Wire_Pin|pin@7||3|9||||
Ngeneric:Universal-Pin|pin@8||5|7|-1|-1||
Nschematic:Wire_Pin|pin@9||3|7||||
Ngeneric:Universal-Pin|pin@10||5|5|-1|-1||
Nschematic:Wire_Pin|pin@11||3|5||||
Ngeneric:Universal-Pin|pin@12||5|3|-1|-1||
Nschematic:Wire_Pin|pin@13||3|3||||
Ngeneric:Universal-Pin|pin@14||5|1|-1|-1||
Nschematic:Wire_Pin|pin@15||3|1||||
Ngeneric:Universal-Pin|pin@16||5|-1|-1|-1||
Nschematic:Wire_Pin|pin@17||3|-1||||
Ngeneric:Universal-Pin|pin@18||5|-3|-1|-1||
Nschematic:Wire_Pin|pin@19||3|-3||||
Ngeneric:Universal-Pin|pin@20||5|-5|-1|-1||
Nschematic:Wire_Pin|pin@21||3|-5||||
Ngeneric:Universal-Pin|pin@22||5|-7|-1|-1||
Nschematic:Wire_Pin|pin@23||3|-7||||
Ngeneric:Universal-Pin|pin@24||5|-9|-1|-1||
Nschematic:Wire_Pin|pin@25||3|-9||||
Ngeneric:Universal-Pin|pin@26||5|-11|-1|-1||
Nschematic:Wire_Pin|pin@27||3|-11||||
Ngeneric:Universal-Pin|pin@28||5|-13|-1|-1||
Nschematic:Wire_Pin|pin@29||3|-13||||
Ngeneric:Universal-Pin|pin@30||5|-15|-1|-1||
Nschematic:Wire_Pin|pin@31||3|-15||||
Ngeneric:Universal-Pin|pin@32||-5|18|-1|-1||
Nschematic:Wire_Pin|pin@33||-3|18||||
Ngeneric:Universal-Pin|pin@34||-5|16|-1|-1||
Nschematic:Wire_Pin|pin@35||-3|16||||
Ngeneric:Universal-Pin|pin@36||-5|14|-1|-1||
Nschematic:Wire_Pin|pin@37||-3|14||||
Ngeneric:Universal-Pin|pin@38||-5|12|-1|-1||
Nschematic:Wire_Pin|pin@39||-3|12||||
Ngeneric:Universal-Pin|pin@40||-5|10|-1|-1||
Nschematic:Wire_Pin|pin@41||-3|10||||
Ngeneric:Universal-Pin|pin@42||-5|8|-1|-1||
Nschematic:Wire_Pin|pin@43||-3|8||||
Ngeneric:Universal-Pin|pin@44||-5|6|-1|-1||
Nschematic:Wire_Pin|pin@45||-3|6||||
Ngeneric:Universal-Pin|pin@46||-5|4|-1|-1||
Nschematic:Wire_Pin|pin@47||-3|4||||
Ngeneric:Universal-Pin|pin@48||-5|2|-1|-1||
Nschematic:Wire_Pin|pin@49||-3|2||||
Ngeneric:Universal-Pin|pin@50||-5|0|-1|-1||
Nschematic:Wire_Pin|pin@51||-3|0||||
Ngeneric:Universal-Pin|pin@52||-5|-2|-1|-1||
Nschematic:Wire_Pin|pin@53||-3|-2||||
Ngeneric:Universal-Pin|pin@54||-5|-4|-1|-1||
Nschematic:Wire_Pin|pin@55||-3|-4||||
Ngeneric:Universal-Pin|pin@56||-5|-6|-1|-1||
Nschematic:Wire_Pin|pin@57||-3|-6||||
Ngeneric:Universal-Pin|pin@58||-5|-8|-1|-1||
Nschematic:Wire_Pin|pin@59||-3|-8||||
Ngeneric:Universal-Pin|pin@60||-5|-10|-1|-1||
Nschematic:Wire_Pin|pin@61||-3|-10||||
Ngeneric:Universal-Pin|pin@62||-5|-12|-1|-1||
Nschematic:Wire_Pin|pin@63||-3|-12||||
Ngeneric:Universal-Pin|pin@64||-5|-14|-1|-1||
Nschematic:Wire_Pin|pin@65||-3|-14||||
Ngeneric:Universal-Pin|pin@66||-5|-16|-1|-1||
Nschematic:Wire_Pin|pin@67||-3|-16||||
Ngeneric:Universal-Pin|pin@68||-5|-18|-1|-1||
Nschematic:Wire_Pin|pin@69||-3|-18||||
Aschematic:wire|net@0|||1800|pin@1||3|15|pin@0||5|15
Aschematic:wire|net@1|||1800|pin@3||3|13|pin@2||5|13
Aschematic:wire|net@2|||1800|pin@5||3|11|pin@4||5|11
Aschematic:wire|net@3|||1800|pin@7||3|9|pin@6||5|9
Aschematic:wire|net@4|||1800|pin@9||3|7|pin@8||5|7
Aschematic:wire|net@5|||1800|pin@11||3|5|pin@10||5|5
Aschematic:wire|net@6|||1800|pin@13||3|3|pin@12||5|3
Aschematic:wire|net@7|||1800|pin@15||3|1|pin@14||5|1
Aschematic:wire|net@8|||1800|pin@17||3|-1|pin@16||5|-1
Aschematic:wire|net@9|||1800|pin@19||3|-3|pin@18||5|-3
Aschematic:wire|net@10|||1800|pin@21||3|-5|pin@20||5|-5
Aschematic:wire|net@11|||1800|pin@23||3|-7|pin@22||5|-7
Aschematic:wire|net@12|||1800|pin@25||3|-9|pin@24||5|-9
Aschematic:wire|net@13|||1800|pin@27||3|-11|pin@26||5|-11
Aschematic:wire|net@14|||1800|pin@29||3|-13|pin@28||5|-13
Aschematic:wire|net@15|||1800|pin@31||3|-15|pin@30||5|-15
Aschematic:wire|net@16|||0|pin@33||-3|18|pin@32||-5|18
Aschematic:wire|net@17|||0|pin@35||-3|16|pin@34||-5|16
Aschematic:wire|net@18|||0|pin@37||-3|14|pin@36||-5|14
Aschematic:wire|net@19|||0|pin@39||-3|12|pin@38||-5|12
Aschematic:wire|net@20|||0|pin@41||-3|10|pin@40||-5|10
Aschematic:wire|net@21|||0|pin@43||-3|8|pin@42||-5|8
Aschematic:wire|net@22|||0|pin@45||-3|6|pin@44||-5|6
Aschematic:wire|net@23|||0|pin@47||-3|4|pin@46||-5|4
Aschematic:wire|net@24|||0|pin@49||-3|2|pin@48||-5|2
Aschematic:wire|net@25|||0|pin@51||-3|0|pin@50||-5|0
Aschematic:wire|net@26|||0|pin@53||-3|-2|pin@52||-5|-2
Aschematic:wire|net@27|||0|pin@55||-3|-4|pin@54||-5|-4
Aschematic:wire|net@28|||0|pin@57||-3|-6|pin@56||-5|-6
Aschematic:wire|net@29|||0|pin@59||-3|-8|pin@58||-5|-8
Aschematic:wire|net@30|||0|pin@61||-3|-10|pin@60||-5|-10
Aschematic:wire|net@31|||0|pin@63||-3|-12|pin@62||-5|-12
Aschematic:wire|net@32|||0|pin@65||-3|-14|pin@64||-5|-14
Aschematic:wire|net@33|||0|pin@67||-3|-16|pin@66||-5|-16
Aschematic:wire|net@34|||0|pin@69||-3|-18|pin@68||-5|-18
Ea0||D5G2;|pin@0||O
Ea1||D5G2;|pin@2||O
Ea2||D5G2;|pin@4||O
Ea3||D5G2;|pin@6||O
Ea4||D5G2;|pin@8||O
Ea5||D5G2;|pin@10||O
Ea6||D5G2;|pin@12||O
Ea7||D5G2;|pin@14||O
Eb0||D5G2;|pin@16||O
Eb1||D5G2;|pin@18||O
Eb2||D5G2;|pin@20||O
Eb3||D5G2;|pin@22||O
Eb4||D5G2;|pin@24||O
Eb5||D5G2;|pin@26||O
Eb6||D5G2;|pin@28||O
Eb7||D5G2;|pin@30||O
Ed0||D5G2;|pin@32||I
Ed1||D5G2;|pin@34||I
Ed2||D5G2;|pin@36||I
Ed3||D5G2;|pin@38||I
Ed4||D5G2;|pin@40||I
Ed5||D5G2;|pin@42||I
Ed6||D5G2;|pin@44||I
Ed7||D5G2;|pin@46||I
Erda0||D5G2;|pin@48||I
Erda1||D5G2;|pin@50||I
Erda2||D5G2;|pin@52||I
Erdb0||D5G2;|pin@54||I
Erdb1||D5G2;|pin@56||I
Erdb2||D5G2;|pin@58||I
Erstbar||D5G2;|pin@60||I
Ewrclk||D5G2;|pin@62||I
Ewrsel0||D5G2;|pin@64||I
Ewrsel1||D5G2;|pin@66||I
Ewrsel2||D5G2;|pin@68||I
X

# Cell regfile;1{net.als}
Cregfile;1{net.als}||artwork|1131206902490|1358070577754||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun Jan 13, 2013 11:49:37",#-------------------------------------------------,"","model dec3to8(d0, d1, d2, o0, o1, o2, o3, o4, o5, o6, o7)","and_0: and3(net_0, net_1, net_2, o0)","and_2: and3(net_2, d0, net_1, o1)","and_3: and3(net_2, d1, net_0, o2)","and_4: and3(net_2, d1, d0, o3)","and_5: and3(d2, net_1, net_0, o4)","and_6: and3(net_1, d0, d2, o5)","and_7: and3(d2, d1, net_0, o6)","and_8: and3(d2, d1, d0, o7)","buf_0: inverter(d0, net_0)","buf_1: inverter(d1, net_1)","buf_2: inverter(d2, net_2)","","model mux8to1(i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2, o)","and_0: and2(i0, net_90, net_35)","and_1: and2(i4, net_106, net_1)","and_2: and2(i1, net_94, net_28)","and_3: and2(i5, net_109, net_5)","and_4: and2(i2, net_98, net_24)","and_5: and2(i6, net_112, net_9)","and_6: and2(i3, net_102, net_17)","and_7: and2(i7, net_116, net_13)","or_1: or4(net_5, net_28, net_1, net_35, net_86)","or_2: or4(net_24, net_9, net_17, net_13, net_83)","or_3: or2(net_83, net_86, o)","dec3to8_0: dec3to8(s0, s1, s2, net_90, net_94, net_98, net_102, net_106, net_109, net_112, net_116)","","model dlatchr(d, g, rstbar, q, qbar)","and_0: and3(g, d, rstbar, net_0)","and_1: and2(g, net_35, net_19)","buf_0: inverter(rstbar, net_28)","buf_1: inverter(d, net_35)","buf_2: inverter(net_50, qbar)","buf_3: inverter(net_53, q)","or_0: or2(net_0, q, net_50)","or_1: or3(qbar, net_19, net_28, net_53)","","model msdff(clk, d, rstbar, q)","buf_0: inverter(clk, net_10)","buf_1: inverter(net_10, net_15)","dlatchr_0: dlatchr(net_0, net_15, rstbar, q, n0)","dlatchr_1: dlatchr(d, net_10, rstbar, net_0, n1)","","model regbit1(clk, d, rstbar, we, q)","and_0: and2(q, net_20, net_7)","and_1: and2(d, we, net_3)","buf_0: inverter(we, net_20)","or_0: or2(net_3, net_7, net_2)","msdff_0: msdff(clk, net_2, rstbar, q)","","model regbit8(din, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, aout, bout)",gnd_0: ground(gnd),gnd_1: ground(gnd),"dec3to8_0: dec3to8(wrsel0, wrsel1, wrsel2, n0, net_125, net_129, net_132, net_122, net_119, net_116, net_112)","mux8to1_0: mux8to1(gnd, net_1, net_25, net_30, net_36, net_41, net_46, net_2, rda0, rda1, rda2, aout)","mux8to1_1: mux8to1(gnd, net_1, net_25, net_30, net_36, net_41, net_46, net_2, rdb0, rdb1, rdb2, bout)","regbit1_0: regbit1(wrclk, din, rstbar, net_125, net_1)","regbit1_1: regbit1(wrclk, din, rstbar, net_129, net_25)","regbit1_2: regbit1(wrclk, din, rstbar, net_132, net_30)","regbit1_3: regbit1(wrclk, din, rstbar, net_122, net_36)","regbit1_4: regbit1(wrclk, din, rstbar, net_119, net_41)","regbit1_5: regbit1(wrclk, din, rstbar, net_116, net_46)","regbit1_6: regbit1(wrclk, din, rstbar, net_112, net_2)","","model regfile(d0, d1, d2, d3, d4, d5, d6, d7, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, a0, a1, a2, a3, a4, a5, a6, a7, b0, b1, b2, b3, b4, b5, b6, b7)","regbit8_1: regbit8(d0, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, a0, b0)","regbit8_2: regbit8(d1, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, a1, b1)","regbit8_3: regbit8(d2, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, a2, b2)","regbit8_4: regbit8(d3, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, a3, b3)","regbit8_5: regbit8(d4, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, a4, b4)","regbit8_6: regbit8(d5, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, a5, b5)","regbit8_7: regbit8(d6, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, a6, b6)","regbit8_8: regbit8(d7, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2, a7, b7)","",#********* End of netlist *******************,"",# Built-in model for or3,"model or3(a1,a2,a3,z)","g1: or3fun(a1,a2,a3,out)","g2: or3buf(out,z)","gate or3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L a3=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate or3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for or2,"model or2(a1,a2,z)","g1: or2fun(a1,a2,out)","g2: or2buf(out,z)","gate or2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate or2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for or4,"model or4(a1,a2,a3,a4,z)","g1: or4fun(a1,a2,a3,a4,out)","g2: or4buf(out,z)","gate or4fun(a1,a2,a3,a4,z)",t: delta=1.33e-9,i: a1=H o: z=L,i: a2=H o: z=L,i: a3=H o: z=L,i: a4=H o: z=L,t: delta=1.07e-9,i: a1=L a2=L a3=L a4=L o: z=H,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0 a4=1.0,"gate or4buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for and2,"model and2(a1,a2,z)","g1: and2fun(a1,a2,out)","g2: and2buf(out,z)","gate and2fun(a1,a2,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0,"gate and2buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for inverter,"gate inverter(a,z)",t: delta=1.33e-9,i: a=L o: z=H,t: delta=1.07e-9,i: a=H o: z=L,t: delta=0,i: a=X o: z=X,load: a=1.0,"",# Built-in model for and3,"model and3(a1,a2,a3,z)","g1: and3fun(a1,a2,a3,out)","g2: and3buf(out,z)","gate and3fun(a1,a2,a3,z)",t: delta=1.33e-9,i: a1=L o: z=H,i: a2=L o: z=H,i: a3=L o: z=H,t: delta=1.07e-9,i: a1=H a2=H a3=H o: z=L,t: delta=0,i: o: z=X,load: a1=1.0 a2=1.0 a3=1.0,"gate and3buf(in,out)",t: delta=0.56e-9,i: in=H    o: out=L,t: delta=0.41e-9,i: in=L    o: out=H,t: delta=0,i: in=X    o: out=X,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell regfile;1{sch}
Cregfile;1{sch}||schematic|1131134423776|1358070524588|
Ngeneric:Facet-Center|art@0||0|0||||AV
NWire_Pin|pin@633||102|-170||||
NWire_Pin|pin@634||102|-174||||
NWire_Pin|pin@635||102|-198||||
NWire_Pin|pin@636||101|-202||||
NWire_Pin|pin@637||103|-226||||
NWire_Pin|pin@638||103|-230||||
NWire_Pin|pin@639||103|-255||||
NWire_Pin|pin@640||102|-259||||
NWire_Pin|pin@641||103|-283||||
NWire_Pin|pin@642||102|-287||||
NWire_Pin|pin@643||101|-311||||
NWire_Pin|pin@644||100|-315||||
NWire_Pin|pin@645||102|-339||||
NWire_Pin|pin@646||100|-343||||
NWire_Pin|pin@647||102|-367||||
NWire_Pin|pin@648||101|-371||||
NWire_Pin|pin@649||69|-161||||
NWire_Pin|pin@650||68|-189||||
NWire_Pin|pin@651||68|-217||||
NWire_Pin|pin@652||68|-246||||
NWire_Pin|pin@653||67|-274||||
NWire_Pin|pin@654||68|-302||||
NWire_Pin|pin@655||66|-330||||
NWire_Pin|pin@656||65|-358||||
NWire_Pin|pin@657||58|-380||||
NWire_Pin|pin@658||58|-155||||
NWire_Pin|pin@659||58|-183||||
NWire_Pin|pin@660||58|-211||||
NWire_Pin|pin@661||58|-239||||
NWire_Pin|pin@662||58|-268||||
NWire_Pin|pin@663||58|-296||||
NWire_Pin|pin@664||58|-324||||
NWire_Pin|pin@665||58|-352||||
NWire_Pin|pin@666||56|-378||||
NWire_Pin|pin@667||56|-153||||
NWire_Pin|pin@668||56|-350||||
NWire_Pin|pin@669||56|-322||||
NWire_Pin|pin@670||56|-294||||
NWire_Pin|pin@671||56|-266||||
NWire_Pin|pin@672||56|-237||||
NWire_Pin|pin@673||56|-209||||
NWire_Pin|pin@674||56|-181||||
NWire_Pin|pin@675||54|-376||||
NWire_Pin|pin@676||54|-151||||
NWire_Pin|pin@677||54|-348||||
NWire_Pin|pin@678||54|-320||||
NWire_Pin|pin@679||54|-292||||
NWire_Pin|pin@680||54|-264||||
NWire_Pin|pin@681||54|-235||||
NWire_Pin|pin@682||54|-207||||
NWire_Pin|pin@683||54|-179||||
NWire_Pin|pin@684||52|-374||||
NWire_Pin|pin@685||52|-148||||
NWire_Pin|pin@686||52|-346||||
NWire_Pin|pin@687||52|-318||||
NWire_Pin|pin@688||52|-290||||
NWire_Pin|pin@689||52|-262||||
NWire_Pin|pin@690||52|-233||||
NWire_Pin|pin@691||52|-205||||
NWire_Pin|pin@692||52|-177||||
NWire_Pin|pin@693||50|-372||||
NWire_Pin|pin@694||50|-145||||
NWire_Pin|pin@695||50|-344||||
NWire_Pin|pin@696||50|-316||||
NWire_Pin|pin@697||50|-288||||
NWire_Pin|pin@698||50|-260||||
NWire_Pin|pin@699||50|-231||||
NWire_Pin|pin@700||50|-203||||
NWire_Pin|pin@701||50|-175||||
NWire_Pin|pin@702||48|-370||||
NWire_Pin|pin@703||48|-142||||
NWire_Pin|pin@704||48|-342||||
NWire_Pin|pin@705||48|-314||||
NWire_Pin|pin@706||48|-286||||
NWire_Pin|pin@707||48|-258||||
NWire_Pin|pin@708||48|-229||||
NWire_Pin|pin@709||48|-201||||
NWire_Pin|pin@710||48|-173||||
NWire_Pin|pin@711||46|-368||||
NWire_Pin|pin@712||46|-139||||
NWire_Pin|pin@713||46|-340||||
NWire_Pin|pin@714||46|-312||||
NWire_Pin|pin@715||46|-284||||
NWire_Pin|pin@716||46|-256||||
NWire_Pin|pin@717||46|-227||||
NWire_Pin|pin@718||46|-199||||
NWire_Pin|pin@719||46|-171||||
NWire_Pin|pin@720||44|-366||||
NWire_Pin|pin@721||44|-136||||
NWire_Pin|pin@722||44|-338||||
NWire_Pin|pin@723||44|-310||||
NWire_Pin|pin@724||44|-282||||
NWire_Pin|pin@725||44|-254||||
NWire_Pin|pin@726||44|-225||||
NWire_Pin|pin@727||44|-197||||
NWire_Pin|pin@728||44|-169||||
NWire_Pin|pin@729||42|-364||||
NWire_Pin|pin@730||42|-134||||
NWire_Pin|pin@731||42|-336||||
NWire_Pin|pin@732||42|-308||||
NWire_Pin|pin@733||42|-280||||
NWire_Pin|pin@734||42|-252||||
NWire_Pin|pin@735||42|-223||||
NWire_Pin|pin@736||42|-195||||
NWire_Pin|pin@737||42|-167||||
NWire_Pin|pin@738||40|-362||||
NWire_Pin|pin@739||40|-131||||
NWire_Pin|pin@740||40|-334||||
NWire_Pin|pin@741||40|-306||||
NWire_Pin|pin@742||40|-278||||
NWire_Pin|pin@743||40|-250||||
NWire_Pin|pin@744||40|-221||||
NWire_Pin|pin@745||40|-193||||
NWire_Pin|pin@746||40|-165||||
NWire_Pin|pin@747||38|-360||||
NWire_Pin|pin@748||38|-129||||
NWire_Pin|pin@749||38|-332||||
NWire_Pin|pin@750||38|-304||||
NWire_Pin|pin@751||38|-276||||
NWire_Pin|pin@752||38|-248||||
NWire_Pin|pin@753||38|-219||||
NWire_Pin|pin@754||38|-191||||
NWire_Pin|pin@755||38|-163||||
Iregbit8;1{ic}|regbit8@1||81|-172|||D5G4;
Iregbit8;1{ic}|regbit8@2||81|-200|||D5G4;
Iregbit8;1{ic}|regbit8@3||81|-228|||D5G4;
Iregbit8;1{ic}|regbit8@4||81|-257|||D5G4;
Iregbit8;1{ic}|regbit8@5||81|-285|||D5G4;
Iregbit8;1{ic}|regbit8@6||81|-313|||D5G4;
Iregbit8;1{ic}|regbit8@7||81|-341|||D5G4;
Iregbit8;1{ic}|regbit8@8||81|-369|||D5G4;
Awire|net@966|||1800|regbit8@1|aout|86|-170|pin@633||102|-170
Awire|net@967|||1800|regbit8@1|bout|86|-174|pin@634||102|-174
Awire|net@968|||1800|regbit8@2|aout|86|-198|pin@635||102|-198
Awire|net@969|||1800|regbit8@2|bout|86|-202|pin@636||101|-202
Awire|net@970|||1800|regbit8@3|aout|86|-226|pin@637||103|-226
Awire|net@971|||1800|regbit8@3|bout|86|-230|pin@638||103|-230
Awire|net@972|||1800|regbit8@4|aout|86|-255|pin@639||103|-255
Awire|net@973|||1800|regbit8@4|bout|86|-259|pin@640||102|-259
Awire|net@974|||1800|regbit8@5|aout|86|-283|pin@641||103|-283
Awire|net@975|||1800|regbit8@5|bout|86|-287|pin@642||102|-287
Awire|net@976|||1800|regbit8@6|aout|86|-311|pin@643||101|-311
Awire|net@977|||1800|regbit8@6|bout|86|-315|pin@644||100|-315
Awire|net@978|||1800|regbit8@7|aout|86|-339|pin@645||102|-339
Awire|net@979|||1800|regbit8@7|bout|86|-343|pin@646||100|-343
Awire|net@980|||1800|regbit8@8|aout|86|-367|pin@647||102|-367
Awire|net@981|||1800|regbit8@8|bout|86|-371|pin@648||101|-371
Awire|net@982|||0|regbit8@1|din|76|-161|pin@649||69|-161
Awire|net@983|||0|regbit8@2|din|76|-189|pin@650||68|-189
Awire|net@984|||0|regbit8@3|din|76|-217|pin@651||68|-217
Awire|net@985|||0|regbit8@4|din|76|-246|pin@652||68|-246
Awire|net@986|||0|regbit8@5|din|76|-274|pin@653||67|-274
Awire|net@987|||0|regbit8@6|din|76|-302|pin@654||68|-302
Awire|net@988|||0|regbit8@7|din|76|-330|pin@655||66|-330
Awire|net@989|||0|regbit8@8|din|76|-358|pin@656||65|-358
Awire|net@990|||0|regbit8@8|wrsel2|76|-380|pin@657||58|-380
Awire|net@993|||2700|pin@659||58|-183|pin@658||58|-155
Awire|net@994|||0|regbit8@1|wrsel2|76|-183|pin@659||58|-183
Awire|net@996|||2700|pin@660||58|-211|pin@659||58|-183
Awire|net@997|||0|regbit8@2|wrsel2|76|-211|pin@660||58|-211
Awire|net@999|||2700|pin@661||58|-239|pin@660||58|-211
Awire|net@1000|||0|regbit8@3|wrsel2|76|-239|pin@661||58|-239
Awire|net@1002|||2700|pin@662||58|-268|pin@661||58|-239
Awire|net@1003|||0|regbit8@4|wrsel2|76|-268|pin@662||58|-268
Awire|net@1005|||2700|pin@663||58|-296|pin@662||58|-268
Awire|net@1006|||0|regbit8@5|wrsel2|76|-296|pin@663||58|-296
Awire|net@1008|||2700|pin@664||58|-324|pin@663||58|-296
Awire|net@1009|||0|regbit8@6|wrsel2|76|-324|pin@664||58|-324
Awire|net@1010|||2700|pin@657||58|-380|pin@665||58|-352
Awire|net@1011|||2700|pin@665||58|-352|pin@664||58|-324
Awire|net@1012|||0|regbit8@7|wrsel2|76|-352|pin@665||58|-352
Awire|net@1013|||0|regbit8@8|wrsel1|76|-378|pin@666||56|-378
Awire|net@1015|||2700|pin@666||56|-378|pin@668||56|-350
Awire|net@1017|||0|regbit8@7|wrsel1|76|-350|pin@668||56|-350
Awire|net@1018|||2700|pin@668||56|-350|pin@669||56|-322
Awire|net@1020|||0|regbit8@6|wrsel1|76|-322|pin@669||56|-322
Awire|net@1021|||2700|pin@669||56|-322|pin@670||56|-294
Awire|net@1023|||0|regbit8@5|wrsel1|76|-294|pin@670||56|-294
Awire|net@1024|||2700|pin@670||56|-294|pin@671||56|-266
Awire|net@1026|||0|regbit8@4|wrsel1|76|-266|pin@671||56|-266
Awire|net@1027|||2700|pin@671||56|-266|pin@672||56|-237
Awire|net@1029|||0|regbit8@3|wrsel1|76|-237|pin@672||56|-237
Awire|net@1030|||2700|pin@672||56|-237|pin@673||56|-209
Awire|net@1032|||0|regbit8@2|wrsel1|76|-209|pin@673||56|-209
Awire|net@1033|||2700|pin@673||56|-209|pin@674||56|-181
Awire|net@1034|||2700|pin@674||56|-181|pin@667||56|-153
Awire|net@1035|||0|regbit8@1|wrsel1|76|-181|pin@674||56|-181
Awire|net@1036|||0|regbit8@8|wrsel0|76|-376|pin@675||54|-376
Awire|net@1038|||2700|pin@675||54|-376|pin@677||54|-348
Awire|net@1040|||0|regbit8@7|wrsel0|76|-348|pin@677||54|-348
Awire|net@1041|||2700|pin@677||54|-348|pin@678||54|-320
Awire|net@1043|||0|regbit8@6|wrsel0|76|-320|pin@678||54|-320
Awire|net@1044|||2700|pin@678||54|-320|pin@679||54|-292
Awire|net@1046|||0|regbit8@5|wrsel0|76|-292|pin@679||54|-292
Awire|net@1047|||2700|pin@679||54|-292|pin@680||54|-264
Awire|net@1049|||0|regbit8@4|wrsel0|76|-264|pin@680||54|-264
Awire|net@1050|||2700|pin@680||54|-264|pin@681||54|-235
Awire|net@1052|||0|regbit8@3|wrsel0|76|-235|pin@681||54|-235
Awire|net@1053|||2700|pin@681||54|-235|pin@682||54|-207
Awire|net@1055|||0|regbit8@2|wrsel0|76|-207|pin@682||54|-207
Awire|net@1056|||2700|pin@682||54|-207|pin@683||54|-179
Awire|net@1057|||2700|pin@683||54|-179|pin@676||54|-151
Awire|net@1058|||0|regbit8@1|wrsel0|76|-179|pin@683||54|-179
Awire|net@1059|||0|regbit8@8|wrclk|76|-374|pin@684||52|-374
Awire|net@1061|||2700|pin@684||52|-374|pin@686||52|-346
Awire|net@1063|||0|regbit8@7|wrclk|76|-346|pin@686||52|-346
Awire|net@1064|||2700|pin@686||52|-346|pin@687||52|-318
Awire|net@1066|||0|regbit8@6|wrclk|76|-318|pin@687||52|-318
Awire|net@1067|||2700|pin@687||52|-318|pin@688||52|-290
Awire|net@1069|||0|regbit8@5|wrclk|76|-290|pin@688||52|-290
Awire|net@1070|||2700|pin@688||52|-290|pin@689||52|-262
Awire|net@1072|||0|regbit8@4|wrclk|76|-262|pin@689||52|-262
Awire|net@1073|||2700|pin@689||52|-262|pin@690||52|-233
Awire|net@1075|||0|regbit8@3|wrclk|76|-233|pin@690||52|-233
Awire|net@1076|||2700|pin@690||52|-233|pin@691||52|-205
Awire|net@1078|||0|regbit8@2|wrclk|76|-205|pin@691||52|-205
Awire|net@1079|||2700|pin@691||52|-205|pin@692||52|-177
Awire|net@1080|||2700|pin@692||52|-177|pin@685||52|-148
Awire|net@1081|||0|regbit8@1|wrclk|76|-177|pin@692||52|-177
Awire|net@1082|||0|regbit8@8|rstbar|76|-372|pin@693||50|-372
Awire|net@1084|||2700|pin@693||50|-372|pin@695||50|-344
Awire|net@1086|||0|regbit8@7|rstbar|76|-344|pin@695||50|-344
Awire|net@1087|||2700|pin@695||50|-344|pin@696||50|-316
Awire|net@1089|||0|regbit8@6|rstbar|76|-316|pin@696||50|-316
Awire|net@1090|||2700|pin@696||50|-316|pin@697||50|-288
Awire|net@1092|||0|regbit8@5|rstbar|76|-288|pin@697||50|-288
Awire|net@1093|||2700|pin@697||50|-288|pin@698||50|-260
Awire|net@1095|||0|regbit8@4|rstbar|76|-260|pin@698||50|-260
Awire|net@1096|||2700|pin@698||50|-260|pin@699||50|-231
Awire|net@1098|||0|regbit8@3|rstbar|76|-231|pin@699||50|-231
Awire|net@1099|||2700|pin@699||50|-231|pin@700||50|-203
Awire|net@1101|||0|regbit8@2|rstbar|76|-203|pin@700||50|-203
Awire|net@1102|||2700|pin@700||50|-203|pin@701||50|-175
Awire|net@1103|||2700|pin@701||50|-175|pin@694||50|-145
Awire|net@1104|||0|regbit8@1|rstbar|76|-175|pin@701||50|-175
Awire|net@1105|||0|regbit8@8|rdb2|76|-370|pin@702||48|-370
Awire|net@1107|||2700|pin@702||48|-370|pin@704||48|-342
Awire|net@1109|||0|regbit8@7|rdb2|76|-342|pin@704||48|-342
Awire|net@1110|||2700|pin@704||48|-342|pin@705||48|-314
Awire|net@1112|||0|regbit8@6|rdb2|76|-314|pin@705||48|-314
Awire|net@1113|||2700|pin@705||48|-314|pin@706||48|-286
Awire|net@1115|||0|regbit8@5|rdb2|76|-286|pin@706||48|-286
Awire|net@1116|||2700|pin@706||48|-286|pin@707||48|-258
Awire|net@1118|||0|regbit8@4|rdb2|76|-258|pin@707||48|-258
Awire|net@1119|||2700|pin@707||48|-258|pin@708||48|-229
Awire|net@1121|||0|regbit8@3|rdb2|76|-229|pin@708||48|-229
Awire|net@1122|||2700|pin@708||48|-229|pin@709||48|-201
Awire|net@1124|||0|regbit8@2|rdb2|76|-201|pin@709||48|-201
Awire|net@1125|||2700|pin@709||48|-201|pin@710||48|-173
Awire|net@1126|||2700|pin@710||48|-173|pin@703||48|-142
Awire|net@1127|||0|regbit8@1|rdb2|76|-173|pin@710||48|-173
Awire|net@1128|||0|regbit8@8|rdb1|76|-368|pin@711||46|-368
Awire|net@1130|||2700|pin@711||46|-368|pin@713||46|-340
Awire|net@1132|||0|regbit8@7|rdb1|76|-340|pin@713||46|-340
Awire|net@1133|||2700|pin@713||46|-340|pin@714||46|-312
Awire|net@1135|||0|regbit8@6|rdb1|76|-312|pin@714||46|-312
Awire|net@1136|||2700|pin@714||46|-312|pin@715||46|-284
Awire|net@1138|||0|regbit8@5|rdb1|76|-284|pin@715||46|-284
Awire|net@1139|||2700|pin@715||46|-284|pin@716||46|-256
Awire|net@1141|||0|regbit8@4|rdb1|76|-256|pin@716||46|-256
Awire|net@1142|||2700|pin@716||46|-256|pin@717||46|-227
Awire|net@1144|||0|regbit8@3|rdb1|76|-227|pin@717||46|-227
Awire|net@1145|||2700|pin@717||46|-227|pin@718||46|-199
Awire|net@1147|||0|regbit8@2|rdb1|76|-199|pin@718||46|-199
Awire|net@1148|||2700|pin@718||46|-199|pin@719||46|-171
Awire|net@1149|||2700|pin@719||46|-171|pin@712||46|-139
Awire|net@1150|||0|regbit8@1|rdb1|76|-171|pin@719||46|-171
Awire|net@1151|||0|regbit8@8|rdb0|76|-366|pin@720||44|-366
Awire|net@1153|||2700|pin@720||44|-366|pin@722||44|-338
Awire|net@1155|||0|regbit8@7|rdb0|76|-338|pin@722||44|-338
Awire|net@1156|||2700|pin@722||44|-338|pin@723||44|-310
Awire|net@1158|||0|regbit8@6|rdb0|76|-310|pin@723||44|-310
Awire|net@1159|||2700|pin@723||44|-310|pin@724||44|-282
Awire|net@1161|||0|regbit8@5|rdb0|76|-282|pin@724||44|-282
Awire|net@1162|||2700|pin@724||44|-282|pin@725||44|-254
Awire|net@1164|||0|regbit8@4|rdb0|76|-254|pin@725||44|-254
Awire|net@1165|||2700|pin@725||44|-254|pin@726||44|-225
Awire|net@1167|||0|regbit8@3|rdb0|76|-225|pin@726||44|-225
Awire|net@1168|||2700|pin@726||44|-225|pin@727||44|-197
Awire|net@1170|||0|regbit8@2|rdb0|76|-197|pin@727||44|-197
Awire|net@1171|||2700|pin@727||44|-197|pin@728||44|-169
Awire|net@1172|||2700|pin@728||44|-169|pin@721||44|-136
Awire|net@1173|||0|regbit8@1|rdb0|76|-169|pin@728||44|-169
Awire|net@1174|||0|regbit8@8|rda2|76|-364|pin@729||42|-364
Awire|net@1176|||2700|pin@729||42|-364|pin@731||42|-336
Awire|net@1178|||0|regbit8@7|rda2|76|-336|pin@731||42|-336
Awire|net@1179|||2700|pin@731||42|-336|pin@732||42|-308
Awire|net@1181|||0|regbit8@6|rda2|76|-308|pin@732||42|-308
Awire|net@1182|||2700|pin@732||42|-308|pin@733||42|-280
Awire|net@1184|||0|regbit8@5|rda2|76|-280|pin@733||42|-280
Awire|net@1185|||2700|pin@733||42|-280|pin@734||42|-252
Awire|net@1187|||0|regbit8@4|rda2|76|-252|pin@734||42|-252
Awire|net@1188|||2700|pin@734||42|-252|pin@735||42|-223
Awire|net@1190|||0|regbit8@3|rda2|76|-223|pin@735||42|-223
Awire|net@1191|||2700|pin@735||42|-223|pin@736||42|-195
Awire|net@1193|||0|regbit8@2|rda2|76|-195|pin@736||42|-195
Awire|net@1194|||2700|pin@736||42|-195|pin@737||42|-167
Awire|net@1195|||2700|pin@737||42|-167|pin@730||42|-134
Awire|net@1196|||0|regbit8@1|rda2|76|-167|pin@737||42|-167
Awire|net@1197|||0|regbit8@8|rda1|76|-362|pin@738||40|-362
Awire|net@1199|||2700|pin@738||40|-362|pin@740||40|-334
Awire|net@1201|||0|regbit8@7|rda1|76|-334|pin@740||40|-334
Awire|net@1202|||2700|pin@740||40|-334|pin@741||40|-306
Awire|net@1204|||0|regbit8@6|rda1|76|-306|pin@741||40|-306
Awire|net@1205|||2700|pin@741||40|-306|pin@742||40|-278
Awire|net@1207|||0|regbit8@5|rda1|76|-278|pin@742||40|-278
Awire|net@1208|||2700|pin@742||40|-278|pin@743||40|-250
Awire|net@1210|||0|regbit8@4|rda1|76|-250|pin@743||40|-250
Awire|net@1211|||2700|pin@743||40|-250|pin@744||40|-221
Awire|net@1213|||0|regbit8@3|rda1|76|-221|pin@744||40|-221
Awire|net@1214|||2700|pin@744||40|-221|pin@745||40|-193
Awire|net@1216|||0|regbit8@2|rda1|76|-193|pin@745||40|-193
Awire|net@1217|||2700|pin@745||40|-193|pin@746||40|-165
Awire|net@1218|||2700|pin@746||40|-165|pin@739||40|-131
Awire|net@1219|||0|regbit8@1|rda1|76|-165|pin@746||40|-165
Awire|net@1220|||0|regbit8@8|rda0|76|-360|pin@747||38|-360
Awire|net@1222|||2700|pin@747||38|-360|pin@749||38|-332
Awire|net@1224|||0|regbit8@7|rda0|76|-332|pin@749||38|-332
Awire|net@1225|||2700|pin@749||38|-332|pin@750||38|-304
Awire|net@1227|||0|regbit8@6|rda0|76|-304|pin@750||38|-304
Awire|net@1228|||2700|pin@750||38|-304|pin@751||38|-276
Awire|net@1230|||0|regbit8@5|rda0|76|-276|pin@751||38|-276
Awire|net@1231|||2700|pin@751||38|-276|pin@752||38|-248
Awire|net@1233|||0|regbit8@4|rda0|76|-248|pin@752||38|-248
Awire|net@1234|||2700|pin@752||38|-248|pin@753||38|-219
Awire|net@1236|||0|regbit8@3|rda0|76|-219|pin@753||38|-219
Awire|net@1237|||2700|pin@753||38|-219|pin@754||38|-191
Awire|net@1239|||0|regbit8@2|rda0|76|-191|pin@754||38|-191
Awire|net@1240|||2700|pin@754||38|-191|pin@755||38|-163
Awire|net@1241|||2700|pin@755||38|-163|pin@748||38|-129
Awire|net@1242|||0|regbit8@1|rda0|76|-163|pin@755||38|-163
Ea0||D5G2;|pin@633||O
Ea1||D5G2;|pin@635||O
Ea2||D5G2;|pin@637||O
Ea3||D5G2;|pin@639||O
Ea4||D5G2;|pin@641||O
Ea5||D5G2;|pin@643||O
Ea6||D5G2;|pin@645||O
Ea7||D5G2;|pin@647||O
Eb0||D5G2;|pin@634||O
Eb1||D5G2;|pin@636||O
Eb2||D5G2;|pin@638||O
Eb3||D5G2;|pin@640||O
Eb4||D5G2;|pin@642||O
Eb5||D5G2;|pin@644||O
Eb6||D5G2;|pin@646||O
Eb7||D5G2;|pin@648||O
Ed0||D5G2;|pin@649||I
Ed1||D5G2;|pin@650||I
Ed2||D5G2;|pin@651||I
Ed3||D5G2;|pin@652||I
Ed4||D5G2;|pin@653||I
Ed5||D5G2;|pin@654||I
Ed6||D5G2;|pin@655||I
Ed7||D5G2;|pin@656||I
Erda0||D5G2;|pin@748||I
Erda1||D5G2;|pin@739||I
Erda2||D5G2;|pin@730||I
Erdb0||D5G2;|pin@721||I
Erdb1||D5G2;|pin@712||I
Erdb2||D5G2;|pin@703||I
Erstbar||D5G2;|pin@694||I
Ewrclk||D5G2;|pin@685||I
Ewrsel0||D5G2;|pin@676||I
Ewrsel1||D5G2;|pin@667||I
Ewrsel2||D5G2;|pin@658||I
X

# Cell regfile;1{vhdl}
Cregfile;1{vhdl}||artwork|1131138239513|1358070577754||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 8.09,"",-------------------- Cell dec3to8{sch} --------------------,"entity dec3to8 is port(d0, d1, d2: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: out ",    BIT);,  end dec3to8;,"",architecture dec3to8_BODY of dec3to8 is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_1, net_2: BIT;","",begin,"  and_0: and3 port map(net_0, net_1, net_2, o0);","  and_2: and3 port map(net_2, d0, net_1, o1);","  and_3: and3 port map(net_2, d1, net_0, o2);","  and_4: and3 port map(net_2, d1, d0, o3);","  and_5: and3 port map(d2, net_1, net_0, o4);","  and_6: and3 port map(net_1, d0, d2, o5);","  and_7: and3 port map(d2, d1, net_0, o6);","  and_8: and3 port map(d2, d1, d0, o7);","  buf_0: inverter port map(d0, net_0);","  buf_1: inverter port map(d1, net_1);","  buf_2: inverter port map(d2, net_2);",end dec3to8_BODY;,"",-------------------- Cell mux8to1{sch} --------------------,"entity mux8to1 is port(i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2: in BIT; o: ",    out BIT);,  end mux8to1;,"",architecture mux8to1_BODY of mux8to1 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or4 port(a1, a2, a3, a4: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component dec3to8 port(d0, d1, d2: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: ",    out BIT);,    end component;,"","  signal net_1, net_102, net_106, net_109, net_112, net_116, net_13, net_17, net_24","    , net_28, net_35, net_5, net_83, net_86, net_9, net_90, net_94, net_98: ",    BIT;,"",begin,"  and_0: and2 port map(i0, net_90, net_35);","  and_1: and2 port map(i4, net_106, net_1);","  and_2: and2 port map(i1, net_94, net_28);","  and_3: and2 port map(i5, net_109, net_5);","  and_4: and2 port map(i2, net_98, net_24);","  and_5: and2 port map(i6, net_112, net_9);","  and_6: and2 port map(i3, net_102, net_17);","  and_7: and2 port map(i7, net_116, net_13);","  or_1: or4 port map(net_5, net_28, net_1, net_35, net_86);","  or_2: or4 port map(net_24, net_9, net_17, net_13, net_83);","  or_3: or2 port map(net_83, net_86, o);","  dec3to8_0: dec3to8 port map(s0, s1, s2, net_90, net_94, net_98, net_102, ","    net_106, net_109, net_112, net_116);",end mux8to1_BODY;,"",-------------------- Cell dlatchr{sch} --------------------,"entity dlatchr is port(d, g, rstbar: in BIT; q, qbar: out BIT);",  end dlatchr;,"",architecture dlatchr_BODY of dlatchr is,"  component and3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or3 port(a1, a2, a3: in BIT; y: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_19, net_28, net_35, net_50, net_53: BIT;","",begin,"  and_0: and3 port map(g, d, rstbar, net_0);","  and_1: and2 port map(g, net_35, net_19);","  buf_0: inverter port map(rstbar, net_28);","  buf_1: inverter port map(d, net_35);","  buf_2: inverter port map(net_50, qbar);","  buf_3: inverter port map(net_53, q);","  or_0: or2 port map(net_0, q, net_50);","  or_1: or3 port map(qbar, net_19, net_28, net_53);",end dlatchr_BODY;,"",-------------------- Cell msdff{sch} --------------------,"entity msdff is port(clk, d, rstbar: in BIT; q: out BIT);",  end msdff;,"",architecture msdff_BODY of msdff is,"  component dlatchr port(d, g, rstbar: in BIT; q, qbar: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_0, net_10, net_15: BIT;","",begin,"  buf_0: inverter port map(clk, net_10);","  buf_1: inverter port map(net_10, net_15);","  dlatchr_0: dlatchr port map(net_0, net_15, rstbar, q, open);","  dlatchr_1: dlatchr port map(d, net_10, rstbar, net_0, open);",end msdff_BODY;,"",-------------------- Cell regbit1{sch} --------------------,"entity regbit1 is port(clk, d, rstbar, we: in BIT; q: out BIT);",  end regbit1;,"",architecture regbit1_BODY of regbit1 is,"  component and2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component or2 port(a1, a2: in BIT; y: out BIT);",    end component;,"  component msdff port(clk, d, rstbar: in BIT; q: out BIT);",    end component;,  component inverter port(a: in BIT; y: out BIT);,    end component;,"","  signal net_2, net_20, net_3, net_7: BIT;","",begin,"  and_0: and2 port map(q, net_20, net_7);","  and_1: and2 port map(d, we, net_3);","  buf_0: inverter port map(we, net_20);","  or_0: or2 port map(net_3, net_7, net_2);","  msdff_0: msdff port map(clk, net_2, rstbar, q);",end regbit1_BODY;,"",-------------------- Cell regbit8{sch} --------------------,"entity regbit8 is port(din, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, wrclk, ","    wrsel0, wrsel1, wrsel2: in BIT; aout, bout: out BIT);",  end regbit8;,"",architecture regbit8_BODY of regbit8 is,  component ground port(gnd: out BIT);,    end component;,"  component dec3to8 port(d0, d1, d2: in BIT; o0, o1, o2, o3, o4, o5, o6, o7: ",    out BIT);,    end component;,"  component mux8to1 port(i0, i1, i2, i3, i4, i5, i6, i7, s0, s1, s2: in BIT; o: ",    out BIT);,    end component;,"  component regbit1 port(clk, d, rstbar, we: in BIT; q: out BIT);",    end component;,"","  signal gnd, net_1, net_112, net_116, net_119, net_122, net_125, net_129, net_132","    , net_2, net_25, net_30, net_36, net_41, net_46: BIT;","",begin,  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,"  dec3to8_0: dec3to8 port map(wrsel0, wrsel1, wrsel2, open, net_125, net_129, ","    net_132, net_122, net_119, net_116, net_112);","  mux8to1_0: mux8to1 port map(gnd, net_1, net_25, net_30, net_36, net_41, ","    net_46, net_2, rda0, rda1, rda2, aout);","  mux8to1_1: mux8to1 port map(gnd, net_1, net_25, net_30, net_36, net_41, ","    net_46, net_2, rdb0, rdb1, rdb2, bout);","  regbit1_0: regbit1 port map(wrclk, din, rstbar, net_125, net_1);","  regbit1_1: regbit1 port map(wrclk, din, rstbar, net_129, net_25);","  regbit1_2: regbit1 port map(wrclk, din, rstbar, net_132, net_30);","  regbit1_3: regbit1 port map(wrclk, din, rstbar, net_122, net_36);","  regbit1_4: regbit1 port map(wrclk, din, rstbar, net_119, net_41);","  regbit1_5: regbit1 port map(wrclk, din, rstbar, net_116, net_46);","  regbit1_6: regbit1 port map(wrclk, din, rstbar, net_112, net_2);",end regbit8_BODY;,"",-------------------- Cell regfile{sch} --------------------,"entity regfile is port(d0, d1, d2, d3, d4, d5, d6, d7, rda0, rda1, rda2, rdb0, ","    rdb1, rdb2, rstbar, wrclk, wrsel0, wrsel1, wrsel2: in BIT; a0, a1, a2, a3, ","    a4, a5, a6, a7, b0, b1, b2, b3, b4, b5, b6, b7: out BIT);",  end regfile;,"",architecture regfile_BODY of regfile is,"  component regbit8 port(din, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, ","    wrclk, wrsel0, wrsel1, wrsel2: in BIT; aout, bout: out BIT);",    end component;,"",begin,"  regbit8_1: regbit8 port map(d0, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, ","    wrclk, wrsel0, wrsel1, wrsel2, a0, b0);","  regbit8_2: regbit8 port map(d1, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, ","    wrclk, wrsel0, wrsel1, wrsel2, a1, b1);","  regbit8_3: regbit8 port map(d2, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, ","    wrclk, wrsel0, wrsel1, wrsel2, a2, b2);","  regbit8_4: regbit8 port map(d3, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, ","    wrclk, wrsel0, wrsel1, wrsel2, a3, b3);","  regbit8_5: regbit8 port map(d4, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, ","    wrclk, wrsel0, wrsel1, wrsel2, a4, b4);","  regbit8_6: regbit8 port map(d5, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, ","    wrclk, wrsel0, wrsel1, wrsel2, a5, b5);","  regbit8_7: regbit8 port map(d6, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, ","    wrclk, wrsel0, wrsel1, wrsel2, a6, b6);","  regbit8_8: regbit8 port map(d7, rda0, rda1, rda2, rdb0, rdb1, rdb2, rstbar, ","    wrclk, wrsel0, wrsel1, wrsel2, a7, b7);",end regfile_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X
