// Seed: 1528420718
module module_0;
  always begin : LABEL_0
    id_1 <= 1;
    begin : LABEL_0
      id_1 = (1);
      id_1 <= id_1;
    end
  end
  assign module_1.id_5 = 0;
  wire id_2;
  wor  id_3;
  wire id_4;
  tri0 id_5, id_6, id_7;
  assign id_3 = 1;
  supply0 id_8;
  wire id_9, id_10;
  assign id_6 = 1;
  assign id_8 = 1 & 1'd0;
  integer id_11;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    output tri id_5
);
  tri id_7;
  always id_7 = id_4;
  module_0 modCall_1 ();
endmodule
