

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sat Oct 18 15:37:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.777 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53  |FIR_filter_Pipeline_VITIS_LOOP_65_1  |       11|       11|   0.110 us|   0.110 us|    7|    7|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62  |FIR_filter_Pipeline_VITIS_LOOP_69_2  |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      88|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     1|     131|     188|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      95|    -|
|Register         |        -|     -|      23|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     154|     371|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53  |FIR_filter_Pipeline_VITIS_LOOP_65_1  |        0|   1|  122|  120|    0|
    |grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62  |FIR_filter_Pipeline_VITIS_LOOP_69_2  |        0|   0|    9|   68|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   1|  131|  188|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ashr_ln73_fu_79_p2  |      ashr|   0|  0|  86|          31|          31|
    |FIR_delays_we0      |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  88|          32|          32|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |FIR_delays_address0  |  14|          3|    3|          9|
    |FIR_delays_ce0       |  14|          3|    1|          3|
    |FIR_delays_ce1       |   9|          2|    1|          2|
    |FIR_delays_d0        |   9|          2|   16|         32|
    |FIR_delays_we0       |   9|          2|    1|          2|
    |ap_NS_fsm            |  31|          6|    1|          6|
    |ap_return            |   9|          2|   16|         32|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  95|         20|   39|         86|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |   5|   0|    5|          0|
    |ap_return_preg                                              |  16|   0|   16|          0|
    |grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62_ap_start_reg  |   1|   0|    1|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       |  23|   0|   23|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|    FIR_filter|  return value|
|ap_return            |  out|   16|  ap_ctrl_hs|    FIR_filter|  return value|
|FIR_delays_address0  |  out|    3|   ap_memory|    FIR_delays|         array|
|FIR_delays_ce0       |  out|    1|   ap_memory|    FIR_delays|         array|
|FIR_delays_we0       |  out|    1|   ap_memory|    FIR_delays|         array|
|FIR_delays_d0        |  out|   16|   ap_memory|    FIR_delays|         array|
|FIR_delays_q0        |   in|   16|   ap_memory|    FIR_delays|         array|
|FIR_delays_address1  |  out|    3|   ap_memory|    FIR_delays|         array|
|FIR_delays_ce1       |  out|    1|   ap_memory|    FIR_delays|         array|
|FIR_delays_q1        |   in|   16|   ap_memory|    FIR_delays|         array|
|x_n                  |   in|   16|     ap_none|           x_n|        scalar|
|shift                |   in|    3|     ap_none|         shift|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

