{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719529590119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719529590119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 20:06:30 2024 " "Processing started: Thu Jun 27 20:06:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719529590119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719529590119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyect_3_FSM -c Proyect_3_FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyect_3_FSM -c Proyect_3_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719529590119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719529590952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719529590952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect_3_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect_3_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyect_3_FSM-rtl " "Found design unit 1: Proyect_3_FSM-rtl" {  } { { "Proyect_3_FSM.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/Proyect_3_FSM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719529600611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyect_3_FSM " "Found entity 1: Proyect_3_FSM" {  } { { "Proyect_3_FSM.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/Proyect_3_FSM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719529600611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719529600611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch " "Found design unit 1: decodificador-arch" {  } { { "decodificador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/decodificador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719529600617 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719529600617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719529600617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719529600623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719529600623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719529600656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:inst3 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/Block1.bdf" { { 304 640 832 416 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719529600662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Proyect_3_FSM Proyect_3_FSM:inst " "Elaborating entity \"Proyect_3_FSM\" for hierarchy \"Proyect_3_FSM:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/Block1.bdf" { { 96 272 456 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719529600669 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Proyect_3_FSM.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/Proyect_3_FSM.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719529600998 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719529600998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "centenas\[7\] VCC " "Pin \"centenas\[7\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/Block1.bdf" { { 328 864 1040 344 "centenas\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719529601008 "|Block1|centenas[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decenas\[7\] VCC " "Pin \"decenas\[7\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/Block1.bdf" { { 208 856 1032 224 "decenas\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719529601008 "|Block1|decenas[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "unidades\[7\] VCC " "Pin \"unidades\[7\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect_3_FSM/Block1.bdf" { { 88 864 1040 104 "unidades\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719529601008 "|Block1|unidades[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719529601008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719529601058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719529601352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719529601352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719529601379 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719529601379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719529601379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719529601379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719529601392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 20:06:41 2024 " "Processing ended: Thu Jun 27 20:06:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719529601392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719529601392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719529601392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719529601392 ""}
