
---------- Begin Simulation Statistics ----------
final_tick                               1139741790414                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116018                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382728                       # Number of bytes of host memory used
host_op_rate                                   130584                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20870.34                       # Real time elapsed on the host
host_tick_rate                                9592489                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2421329826                       # Number of instructions simulated
sim_ops                                    2725337604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.200199                       # Number of seconds simulated
sim_ticks                                200198524545                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       905782                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1811560                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     49.197392                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        27642032                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     56185970                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       438388                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     61396540                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2144280                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2145579                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1299                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        71591775                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         2680184                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         111461130                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        102637611                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       438244                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           69010668                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26792369                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4677096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6183277                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    421329825                       # Number of instructions committed
system.switch_cpus.commit.committedOps      474336729                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    479083191                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.990093                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.094319                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    326816694     68.22%     68.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     64258232     13.41%     81.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     33680217      7.03%     88.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8157651      1.70%     90.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6819568      1.42%     91.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3024156      0.63%     92.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5233022      1.09%     93.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4301282      0.90%     94.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26792369      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    479083191                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      2614885                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         436770583                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             106169842                       # Number of loads committed
system.switch_cpus.commit.membars             5196753                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    279738026     58.97%     58.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     26503714      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       519680      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    106169842     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     61405467     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    474336729                       # Class of committed instruction
system.switch_cpus.commit.refs              167575309                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           8039101                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           421329825                       # Number of Instructions Simulated
system.switch_cpus.committedOps             474336729                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.139469                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.139469                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     392361154                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           161                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     26848564                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      486887827                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         19582359                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          43569246                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         444714                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           616                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      24133729                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            71591775                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          41632815                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             437916086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         27036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              441336562                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          889716                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.149121                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     41730213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     32466496                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.919274                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    480091203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.035557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.429782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        385319189     80.26%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         16377512      3.41%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6024930      1.25%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9642336      2.01%     86.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          8057680      1.68%     88.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4854202      1.01%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5878274      1.22%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3460400      0.72%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         40476680      8.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    480091203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       441727                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         69281867                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.006049                       # Inst execution rate
system.switch_cpus.iew.exec_refs            174711058                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           61543737                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       109445874                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     107860625                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4693620                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        63484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     61781429                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    480510188                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     113167321                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       880407                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     482996646                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        2259514                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      16930657                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         444714                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      20084986                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        42127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6710376                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9285                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5822615                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1690779                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       375960                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         9285                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        59350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       382377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         421161649                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             476210038                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.678320                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         285682450                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.991913                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              476494393                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        621346476                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       362511368                       # number of integer regfile writes
system.switch_cpus.ipc                       0.877602                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.877602                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           25      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     281752917     58.23%     58.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     26507825      5.48%     63.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        519680      0.11%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    113518005     23.46%     87.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     61578598     12.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      483877053                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8371440                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017301                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1059711     12.66%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4192297     50.08%     62.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3119432     37.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      478905414                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1430075380                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    468170159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    478626885                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          475816567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         483877053                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4693621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6173441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9965                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        16524                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5234690                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    480091203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.007886                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.757262                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    295307324     61.51%     61.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     78665752     16.39%     77.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     34522650      7.19%     85.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20645156      4.30%     89.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18003149      3.75%     93.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     11933814      2.49%     95.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      9877976      2.06%     97.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5802045      1.21%     98.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5333337      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    480091203                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.007883                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       13343054                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     26151334                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      8039879                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      8066029                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     13620219                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3357626                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    107860625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     61781429                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       502300804                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       18708352                       # number of misc regfile writes
system.switch_cpus.numCycles                480092385                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       174500746                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     474240076                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       56045251                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         28694737                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7838588                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         67647                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     761850508                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      483983825                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    485200573                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          57177502                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9948503                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         444714                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      84056558                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10960463                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    623746854                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    135216939                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5749271                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         149119658                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4709862                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      5369363                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            932810724                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           962048063                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          5359446                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2680476                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       971356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        43810                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1942712                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          43810                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             862188                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       385209                       # Transaction distribution
system.membus.trans_dist::CleanEvict           520570                       # Transaction distribution
system.membus.trans_dist::ReadExReq             43593                       # Transaction distribution
system.membus.trans_dist::ReadExResp            43593                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        862188                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1358064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1359277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2717341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2717341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     82696448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     82550272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    165246720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165246720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            905781                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  905781    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              905781                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2888561597                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2873649102                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8516073621                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1139741790414                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            927763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       770417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1115878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43593                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            40                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       927723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2913948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2914068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    173635072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              173645312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          914979                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49306752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1886335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.023227                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.150624                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1842521     97.68%     97.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43814      2.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1886335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1452704568                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2025193860                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             83400                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     57942016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          57944192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     24752256                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       24752256                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       452672                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             452689                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       193377                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            193377                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    289422792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            289433662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     123638554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           123638554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     123638554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    289422792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           413072215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    386754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    905234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000130332490                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        21752                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        21752                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1598860                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            365408                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     452689                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    193377                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   905378                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  386754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   110                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           140036                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            84044                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            21652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            70412                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            96324                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            36718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            25040                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            29600                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            31134                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            22028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           16248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           25208                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           25548                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           62480                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           85094                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          133702                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            66028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            54880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            42645                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            64898                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            16224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            2028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           10172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           64900                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           64934                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.97                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 13620219694                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4526340000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            30593994694                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15045.51                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33795.51                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  676085                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 343768                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.68                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               88.89                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               905378                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              386754                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 450713                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 451130                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1917                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1500                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 18980                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 18983                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 21858                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 22015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 21917                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 21765                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 21780                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 21776                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 21799                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 21802                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 21757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 21760                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 21760                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 21764                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 21763                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 21752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 21752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 21752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       272133                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   303.842254                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   223.677908                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   278.276838                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          700      0.26%      0.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       150887     55.45%     55.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        44517     16.36%     72.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        25621      9.41%     81.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         9609      3.53%     85.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         7537      2.77%     87.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         6068      2.23%     90.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         4419      1.62%     91.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        22775      8.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       272133                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        21752                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     41.616311                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    39.935220                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.246112                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          362      1.66%      1.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1567      7.20%      8.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         2111      9.70%     18.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         3635     16.71%     35.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2826     12.99%     48.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         2630     12.09%     60.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         2386     10.97%     71.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1696      7.80%     79.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1639      7.53%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          805      3.70%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          689      3.17%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          404      1.86%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          581      2.67%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          183      0.84%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           67      0.31%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           88      0.40%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            2      0.01%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           79      0.36%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        21752                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        21752                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.778825                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.763360                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.726459                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2770     12.73%     12.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               3      0.01%     12.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           18611     85.56%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               4      0.02%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             364      1.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        21752                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              57937152                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   7040                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               24750400                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               57944192                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            24752256                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      289.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      123.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   289.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   123.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.23                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.26                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 200197742670                       # Total gap between requests
system.mem_ctrls0.avgGap                    309871.97                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     57934976                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     24750400                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10869.210974184205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 289387627.264843106270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 123629282.764452546835                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       905344                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       386754                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1173310                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  30592821384                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4633030805675                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     34509.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33791.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  11979270.56                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           854665140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           454250115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2866295880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         741501000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    15803009040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     74306310930                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     14300515200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      109326547305                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.090675                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  36493487884                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6684860000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 157020176661                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1088414460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           578494620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3597317640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1277203500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    15803009040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     79672144440                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      9783892800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      111800476500                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       558.448054                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  24722019370                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6684860000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 168791645175                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     57992960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          57995776                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     24554496                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       24554496                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       453070                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             453092                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       191832                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            191832                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        14066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    289677260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            289691326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        14066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           14066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     122650734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           122650734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     122650734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        14066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    289677260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           412342060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    383664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    906140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000101605758                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        21547                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        21547                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1598465                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            362761                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     453092                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    191832                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   906184                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  383664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           145252                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            83856                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            30610                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            66530                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            93114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            35372                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            27422                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            22700                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            20650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            36378                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           21988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           16740                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           19452                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           50942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           88958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          146220                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            65016                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            54864                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            43661                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            64902                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            16224                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            9126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           64900                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           64938                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 14247181042                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4530920000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            31238131042                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15722.17                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34472.17                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  673397                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 341670                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.31                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.05                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               906184                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              383664                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 451734                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 451796                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1356                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1294                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 19119                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 19121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 21632                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 21822                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 21741                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 21595                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 21595                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 21551                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 21547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       274756                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   300.435179                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   220.146170                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   278.215594                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1222      0.44%      0.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       156897     57.10%     57.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        40658     14.80%     72.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        24777      9.02%     81.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        10473      3.81%     85.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         7287      2.65%     87.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         6227      2.27%     90.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4874      1.77%     91.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        22341      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       274756                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        21547                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     42.055692                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    40.722073                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.574874                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19           81      0.38%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          297      1.38%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          940      4.36%      6.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1961      9.10%     15.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2241     10.40%     25.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3640     16.89%     42.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2824     13.11%     55.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3229     14.99%     70.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2381     11.05%     81.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1587      7.37%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          953      4.42%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          539      2.50%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          457      2.12%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          266      1.23%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          110      0.51%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           40      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        21547                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        21547                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.805124                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.791227                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.688541                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2427     11.26%     11.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               1      0.00%     11.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           18791     87.21%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               4      0.02%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             322      1.49%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        21547                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              57995776                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               24553408                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               57995776                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            24554496                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      289.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      122.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   289.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   122.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.26                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.96                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 200197464531                       # Total gap between requests
system.mem_ctrls1.avgGap                    310420.24                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     57992960                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     24553408                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 14066.037731297207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 289677259.769037544727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 122645299.488613173366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       906140                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       383664                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1763890                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  31236367152                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4633587125878                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     40088.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     34471.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12077200.69                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           843026940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           448068060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2865481920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         725475600                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    15803009040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     75148139370                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     13593573600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      109426774530                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       546.591314                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  34654231664                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6684860000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 158859432881                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1118788020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           594630960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3604671840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1277161740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    15803009040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     78500723760                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     10770328320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      111669313680                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       557.792891                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  27273459249                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6684860000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 166240205296                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        65574                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65575                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        65574                       # number of overall hits
system.l2.overall_hits::total                   65575                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       905742                       # number of demand (read+write) misses
system.l2.demand_misses::total                 905781                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       905742                       # number of overall misses
system.l2.overall_misses::total                905781                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3500715                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  76858091490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      76861592205                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3500715                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  76858091490                       # number of overall miss cycles
system.l2.overall_miss_latency::total     76861592205                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       971316                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               971356                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       971316                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              971356                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.932490                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.932491                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.932490                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.932491                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89761.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84856.494995                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84856.706207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89761.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84856.494995                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84856.706207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              385209                       # number of writebacks
system.l2.writebacks::total                    385209                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       905742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            905781                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       905742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           905781                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3166208                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  69123277302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69126443510                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3166208                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  69123277302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69126443510                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.932490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.932491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.932490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.932491                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81184.820513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76316.740641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76316.950245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81184.820513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76316.740641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76316.950245                       # average overall mshr miss latency
system.l2.replacements                         914979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       385208                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           385208                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       385208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       385208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        34610                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         34610                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data        43593                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               43593                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3538202466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3538202466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        43593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81164.463698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81164.463698                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        43593                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          43593                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3165563519                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3165563519                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72616.326451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72616.326451                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3500715                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3500715                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.975000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89761.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89761.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3166208                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3166208                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.975000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81184.820513                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81184.820513                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        65574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             65574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       862149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          862149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  73319889024                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  73319889024                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       927723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        927723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.929317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.929317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85043.175859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85043.175859                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       862149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       862149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  65957713783                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  65957713783                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.929317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.929317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76503.845371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76503.845371                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     1908983                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    915491                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.085201                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.691448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.144355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.011568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   509.152630                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.994439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31998307                       # Number of tag accesses
system.l2.tags.data_accesses                 31998307                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939543265869                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   200198524545                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     41632758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2043732446                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     41632758                       # number of overall hits
system.cpu.icache.overall_hits::total      2043732446                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          796                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total           852                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4608267                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4608267                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4608267                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4608267                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     41632814                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2043733298                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     41632814                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2043733298                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82290.482143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5408.764085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82290.482143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5408.764085                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          212                       # number of writebacks
system.cpu.icache.writebacks::total               212                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3561597                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3561597                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3561597                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3561597                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89039.925000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89039.925000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89039.925000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89039.925000                       # average overall mshr miss latency
system.cpu.icache.replacements                    212                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     41632758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2043732446                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           852                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4608267                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4608267                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     41632814                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2043733298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82290.482143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5408.764085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3561597                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3561597                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89039.925000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89039.925000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.655353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2043733282                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2444657.035885                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.126228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.529125                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.010463                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79705599458                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79705599458                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721718997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    149625144                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        871344141                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721718997                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    149625144                       # number of overall hits
system.cpu.dcache.overall_hits::total       871344141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7506327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3659510                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11165837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7506327                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3659510                       # number of overall misses
system.cpu.dcache.overall_misses::total      11165837                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 284482205925                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 284482205925                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 284482205925                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 284482205925                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729225324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    153284654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    882509978                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729225324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    153284654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    882509978                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023874                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012652                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023874                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012652                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77737.786186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25477.911412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77737.786186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25477.911412                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7282626                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           42133                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   172.848504                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5478564                       # number of writebacks
system.cpu.dcache.writebacks::total           5478564                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2688202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2688202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2688202                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2688202                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       971308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       971308                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       971308                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       971308                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  78646858026                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78646858026                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  78646858026                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78646858026                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80970.050721                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80970.050721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80970.050721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80970.050721                       # average overall mshr miss latency
system.cpu.dcache.replacements                8477433                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442229653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     92881002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       535110655                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3791293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3614336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7405629                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 280750054674                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 280750054674                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    446020946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     96495338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    542516284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77676.800019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37910.359090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2643052                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2643052                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       971284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       971284                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  78644378961                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  78644378961                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80969.499097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80969.499097                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279489344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     56744142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      336233486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        45174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3760208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3732151251                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3732151251                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283204378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     56789316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    339993694                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000795                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82617.241134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   992.538511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        45150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        45150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      2479065                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2479065                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 103294.375000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103294.375000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20101444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4677094                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24778538                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1306044                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1306044                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20101490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4677110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24778600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81627.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21065.225806                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       582966                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       582966                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72870.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72870.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20101490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4677088                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24778578                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20101490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4677088                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24778578                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1139741790414                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998795                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           929378946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8477689                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.626450                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   219.818527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    36.180267                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.858666                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.141329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       29834626681                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      29834626681                       # Number of data accesses

---------- End Simulation Statistics   ----------
