{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668385959404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668385959404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 21:32:39 2022 " "Processing started: Sun Nov 13 21:32:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668385959404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385959404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula15atv1 -c aula15atv1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula15atv1 -c aula15atv1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385959405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668385959716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668385959716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968162 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968163 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968164 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/ROMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968166 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/ROMMIPS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968167 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968168 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968169 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968170 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968171 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968171 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968172 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968173 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula15atv1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula15atv1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula15atv1-arquitetura " "Found design unit 1: aula15atv1-arquitetura" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968174 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula15atv1 " "Found entity 1: aula15atv1" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-comportamento " "Found design unit 1: UnidadeControleULA-comportamento" {  } { { "UnidadeControleULA.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/UnidadeControleULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968175 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/UnidadeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668385968175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385968175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula15atv1 " "Elaborating entity \"aula15atv1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668385968200 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DadoLido aula15atv1.vhd(15) " "VHDL Signal Declaration warning at aula15atv1.vhd(15): used implicit default value for signal \"DadoLido\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668385968201 "|aula15atv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCOREG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCOREG\"" {  } { { "aula15atv1.vhd" "BANCOREG" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "aula15atv1.vhd" "ULA" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA UnidadeControleULA:UNIDADECONTROLEULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"UnidadeControleULA:UNIDADECONTROLEULA\"" {  } { { "aula15atv1.vhd" "UNIDADECONTROLEULA" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "aula15atv1.vhd" "ROM" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "aula15atv1.vhd" "PC" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:Somador " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:Somador\"" {  } { { "aula15atv1.vhd" "Somador" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:UnidadeControle " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:UnidadeControle\"" {  } { { "aula15atv1.vhd" "UnidadeControle" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "aula15atv1.vhd" "RAM" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968236 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "memoriaRAM.vhd(24) " "VHDL warning at memoriaRAM.vhd(24): constant value overflow" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 24 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1668385968236 "|aula15atv1|memoriaRAM:RAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memoriaRAM.vhd(24) " "VHDL Subtype or Type Declaration warning at memoriaRAM.vhd(24): subtype or type has null range" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 24 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1668385968236 "|aula15atv1|memoriaRAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EstendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EstendeSinal\"" {  } { { "aula15atv1.vhd" "EstendeSinal" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXBeqPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXBeqPC\"" {  } { { "aula15atv1.vhd" "MUXBeqPC" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxRdRt " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxRdRt\"" {  } { { "aula15atv1.vhd" "MuxRdRt" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SomadorDist " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SomadorDist\"" {  } { { "aula15atv1.vhd" "SomadorDist" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385968244 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668385968466 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/ROMMIPS.vhd" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668385968466 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCOREG\|registrador " "RAM logic \"bancoReg:BANCOREG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668385968466 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668385968466 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[15\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[14\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[13\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[12\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[11\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[10\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[9\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[8\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[16\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[17\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[18\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[19\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[20\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[21\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[22\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[23\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[24\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[25\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[26\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[27\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[28\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[29\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[30\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[31\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668385968473 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668385968473 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|PC_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[0\] GND " "Pin \"DadoLido\[0\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[1\] GND " "Pin \"DadoLido\[1\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[2\] GND " "Pin \"DadoLido\[2\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[3\] GND " "Pin \"DadoLido\[3\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[4\] GND " "Pin \"DadoLido\[4\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[5\] GND " "Pin \"DadoLido\[5\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[6\] GND " "Pin \"DadoLido\[6\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[7\] GND " "Pin \"DadoLido\[7\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[8\] GND " "Pin \"DadoLido\[8\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[9\] GND " "Pin \"DadoLido\[9\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[10\] GND " "Pin \"DadoLido\[10\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[11\] GND " "Pin \"DadoLido\[11\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[12\] GND " "Pin \"DadoLido\[12\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[13\] GND " "Pin \"DadoLido\[13\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[14\] GND " "Pin \"DadoLido\[14\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[15\] GND " "Pin \"DadoLido\[15\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[16\] GND " "Pin \"DadoLido\[16\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[17\] GND " "Pin \"DadoLido\[17\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[18\] GND " "Pin \"DadoLido\[18\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[19\] GND " "Pin \"DadoLido\[19\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[20\] GND " "Pin \"DadoLido\[20\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[21\] GND " "Pin \"DadoLido\[21\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[22\] GND " "Pin \"DadoLido\[22\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[23\] GND " "Pin \"DadoLido\[23\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[24\] GND " "Pin \"DadoLido\[24\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[25\] GND " "Pin \"DadoLido\[25\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[26\] GND " "Pin \"DadoLido\[26\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[27\] GND " "Pin \"DadoLido\[27\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[28\] GND " "Pin \"DadoLido\[28\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[29\] GND " "Pin \"DadoLido\[29\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[30\] GND " "Pin \"DadoLido\[30\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[31\] GND " "Pin \"DadoLido\[31\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|DadoLido[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[0\] GND " "Pin \"ValorRs\[0\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[2\] GND " "Pin \"ValorRs\[2\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[4\] GND " "Pin \"ValorRs\[4\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[5\] GND " "Pin \"ValorRs\[5\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[6\] GND " "Pin \"ValorRs\[6\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[7\] GND " "Pin \"ValorRs\[7\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[8\] GND " "Pin \"ValorRs\[8\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[9\] GND " "Pin \"ValorRs\[9\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[10\] GND " "Pin \"ValorRs\[10\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[11\] GND " "Pin \"ValorRs\[11\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[12\] GND " "Pin \"ValorRs\[12\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[13\] GND " "Pin \"ValorRs\[13\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[14\] GND " "Pin \"ValorRs\[14\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[15\] GND " "Pin \"ValorRs\[15\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[16\] GND " "Pin \"ValorRs\[16\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[17\] GND " "Pin \"ValorRs\[17\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[18\] GND " "Pin \"ValorRs\[18\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[19\] GND " "Pin \"ValorRs\[19\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[20\] GND " "Pin \"ValorRs\[20\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[21\] GND " "Pin \"ValorRs\[21\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[22\] GND " "Pin \"ValorRs\[22\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[23\] GND " "Pin \"ValorRs\[23\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[24\] GND " "Pin \"ValorRs\[24\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[25\] GND " "Pin \"ValorRs\[25\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[26\] GND " "Pin \"ValorRs\[26\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[27\] GND " "Pin \"ValorRs\[27\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[28\] GND " "Pin \"ValorRs\[28\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[29\] GND " "Pin \"ValorRs\[29\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[30\] GND " "Pin \"ValorRs\[30\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ValorRs\[31\] GND " "Pin \"ValorRs\[31\]\" is stuck at GND" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668385968839 "|aula15atv1|ValorRs[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668385968839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668385968905 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668385969126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668385969275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668385969275 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668385969346 "|aula15atv1|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668385969346 "|aula15atv1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668385969346 "|aula15atv1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "aula15atv1.vhd" "" { Text "C:/Insper/6oSemestre/DesignDeComputadores/DesignDeComputadoresProjetos/aula15atv1/aula15atv1.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668385969346 "|aula15atv1|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668385969346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "664 " "Implemented 664 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668385969349 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668385969349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "499 " "Implemented 499 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668385969349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668385969349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668385969369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 21:32:49 2022 " "Processing ended: Sun Nov 13 21:32:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668385969369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668385969369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668385969369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668385969369 ""}
