#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 29 20:17:00 2019
# Process ID: 7072
# Current directory: C:/Users/poopm/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/poopm/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/poopm/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/poopm/Downloads/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 441.090 ; gain = 103.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2373' bound to instance 'design_1_i' of component 'design_1' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:93]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2408]
INFO: [Synth 8-3491] module 'design_1_PmodSD_0_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_PmodSD_0_0_stub.vhdl:5' bound to instance 'PmodSD_0' of component 'design_1_PmodSD_0_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2863]
INFO: [Synth 8-638] synthesizing module 'design_1_PmodSD_0_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_PmodSD_0_0_stub.vhdl:71]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_1' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_axi_bram_ctrl_0_1_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_1' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2926]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_1' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_axi_bram_ctrl_0_1_stub.vhdl:58]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_bram_1' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_axi_bram_ctrl_0_bram_1_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'design_1_axi_bram_ctrl_0_bram_1' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2976]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_bram_1' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_axi_bram_ctrl_0_bram_1_stub.vhdl:27]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2997]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3004]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3017]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1805]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:59]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:183]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_ds_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:59]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:276]
INFO: [Synth 8-3491] module 'design_1_auto_ds_1' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_1' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:400]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_ds_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:276]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:507]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:788]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'design_1_auto_us_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'design_1_auto_us_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:847]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_us_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:507]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1532]
INFO: [Synth 8-3491] module 'design_1_auto_us_1' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'design_1_auto_us_1' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1658]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_auto_us_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (4#1) [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1532]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2287]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (5#1) [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1805]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:953]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1167]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1221]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1249]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1303]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1331]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (6#1) [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:953]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3193]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/poopm/project_1/project_1.runs/synth_1/.Xil/Vivado-7072-Galentine/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (7#1) [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2408]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'ja_pin10_iobuf' of component 'IOBUF' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:122]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (8#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'ja_pin1_iobuf' of component 'IOBUF' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:129]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'ja_pin2_iobuf' of component 'IOBUF' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:136]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'ja_pin3_iobuf' of component 'IOBUF' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:143]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'ja_pin4_iobuf' of component 'IOBUF' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:150]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'ja_pin7_iobuf' of component 'IOBUF' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:157]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'ja_pin8_iobuf' of component 'IOBUF' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:164]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615' bound to instance 'ja_pin9_iobuf' of component 'IOBUF' [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (9#1) [C:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 501.223 ; gain = 163.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 501.223 ; gain = 163.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 501.223 ; gain = 163.934
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0_1/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0_1/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0_1/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodSD_0_0/design_1_PmodSD_0_0/design_1_PmodSD_0_1_in_context.xdc] for cell 'design_1_i/PmodSD_0'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_PmodSD_0_0/design_1_PmodSD_0_0/design_1_PmodSD_0_1_in_context.xdc] for cell 'design_1_i/PmodSD_0'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_us'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [C:/Users/poopm/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/poopm/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 803.637 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 803.656 ; gain = 0.242
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 805.223 ; gain = 467.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 805.223 ; gain = 467.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/poopm/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0_1/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PmodSD_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 805.223 ; gain = 467.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 805.223 ; gain = 467.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 805.223 ; gain = 467.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_b' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 805.223 ; gain = 467.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 805.223 ; gain = 467.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 805.652 ; gain = 468.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 805.652 ; gain = 468.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 805.652 ; gain = 468.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 805.652 ; gain = 468.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 805.652 ; gain = 468.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 805.652 ; gain = 468.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 805.652 ; gain = 468.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_ds_0              |         1|
|3     |design_1_auto_ds_1              |         1|
|4     |design_1_auto_pc_0              |         1|
|5     |design_1_auto_us_0              |         1|
|6     |design_1_auto_us_1              |         1|
|7     |design_1_PmodSD_0_0             |         1|
|8     |design_1_axi_bram_ctrl_0_1      |         1|
|9     |design_1_axi_bram_ctrl_0_bram_1 |         1|
|10    |design_1_clk_wiz_1_0            |         1|
|11    |design_1_mdm_1_0                |         1|
|12    |design_1_microblaze_0_0         |         1|
|13    |design_1_rst_clk_wiz_1_100M_0   |         1|
|14    |design_1_dlmb_bram_if_cntlr_0   |         1|
|15    |design_1_dlmb_v10_0             |         1|
|16    |design_1_ilmb_bram_if_cntlr_0   |         1|
|17    |design_1_ilmb_v10_0             |         1|
|18    |design_1_lmb_bram_0             |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |design_1_PmodSD_0_0_bbox_0             |     1|
|2     |design_1_auto_ds_0_bbox_6              |     1|
|3     |design_1_auto_ds_1_bbox_7              |     1|
|4     |design_1_auto_pc_0_bbox_8              |     1|
|5     |design_1_auto_us_0_bbox_9              |     1|
|6     |design_1_auto_us_1_bbox_10             |     1|
|7     |design_1_axi_bram_ctrl_0_1_bbox_1      |     1|
|8     |design_1_axi_bram_ctrl_0_bram_1_bbox_2 |     1|
|9     |design_1_clk_wiz_1_0_bbox_3            |     1|
|10    |design_1_dlmb_bram_if_cntlr_0_bbox_12  |     1|
|11    |design_1_dlmb_v10_0_bbox_13            |     1|
|12    |design_1_ilmb_bram_if_cntlr_0_bbox_14  |     1|
|13    |design_1_ilmb_v10_0_bbox_15            |     1|
|14    |design_1_lmb_bram_0_bbox_16            |     1|
|15    |design_1_mdm_1_0_bbox_4                |     1|
|16    |design_1_microblaze_0_0_bbox_5         |     1|
|17    |design_1_rst_clk_wiz_1_100M_0_bbox_17  |     1|
|18    |design_1_xbar_0_bbox_11                |     1|
|19    |IBUF                                   |     1|
|20    |IOBUF                                  |     8|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  3174|
|2     |  design_1_i                  |design_1                              |  3165|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |  1613|
|4     |      m00_couplers            |m00_couplers_imp_8RVYHO               |   184|
|5     |      m01_couplers            |m01_couplers_imp_1UTB3Y5              |   184|
|6     |      m02_couplers            |m02_couplers_imp_7ANRHB               |   543|
|7     |      s00_couplers            |s00_couplers_imp_1RZP34U              |   188|
|8     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 805.652 ; gain = 468.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 805.652 ; gain = 164.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 805.652 ; gain = 468.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 817.078 ; gain = 486.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 817.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/poopm/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 29 20:17:43 2019...
