
---------- Begin Simulation Statistics ----------
final_tick                               572575089050500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32943                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878252                       # Number of bytes of host memory used
host_op_rate                                    74046                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   303.56                       # Real time elapsed on the host
host_tick_rate                               25615603                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007776                       # Number of seconds simulated
sim_ticks                                  7775796750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92045                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35131                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          802                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40229                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28164                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35131                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6967                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45725                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5125                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           56                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196458                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329172                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          802                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1556641                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468796                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15455730                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.454296                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.671375                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10782511     69.76%     69.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       679968      4.40%     74.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       827100      5.35%     79.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       259172      1.68%     81.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       562061      3.64%     84.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259544      1.68%     86.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       334698      2.17%     88.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194035      1.26%     89.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1556641     10.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15455730                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.555157                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.555157                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11656144                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108409                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           750137                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2493901                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6083                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        610970                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786101                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1497                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367724                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45725                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084069                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14401591                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473600                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12166                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002940                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1109681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33289                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.673475                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15517355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.501856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.976740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12040387     77.59%     77.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104121      0.67%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215592      1.39%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169710      1.09%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176253      1.14%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141709      0.91%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           218422      1.41%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72980      0.47%     84.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378181     15.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15517355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989424                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173064                       # number of floating regfile writes
system.switch_cpus.idleCycles                   34218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          834                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36998                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.486793                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10304584                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367724                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          383512                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789607                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            7                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418954                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042223                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7936860                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4660                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23121969                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3847363                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6083                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3857517                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28359                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       577819                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          245                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138520                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167345                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          245                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          690                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28911278                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22920426                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605911                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17517672                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.473833                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22963408                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21282088                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1344958                       # number of integer regfile writes
system.switch_cpus.ipc                       0.643022                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.643022                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237341     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2689      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47747      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476992     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002303     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       761399      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94609      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7177051     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273265      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23126634                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22505085                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44071209                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444540                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21670963                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1041649                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045041                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             470      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121533     11.67%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       262705     25.22%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          90240      8.66%     45.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11628      1.12%     46.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       499634     47.97%     94.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55439      5.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1622058                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18741503                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936439                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23126634                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          445                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       272109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15517355                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.490372                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.410532                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10126084     65.26%     65.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       691253      4.45%     69.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       715690      4.61%     74.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       632864      4.08%     78.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       893932      5.76%     84.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       700925      4.52%     88.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       775863      5.00%     93.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476074      3.07%     96.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       504670      3.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15517355                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.487093                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084069                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        25842                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        97291                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789607                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418954                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10612302                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15551573                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4314598                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         124025                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1028035                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2515712                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11701                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937664                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064546                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906230                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2817952                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4612011                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6083                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7350567                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515344                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040266                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168144                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3770116                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36778534                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953725                       # The number of ROB writes
system.switch_cpus.timesIdled                     358                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        89931                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228150                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          89931                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26614                       # Transaction distribution
system.membus.trans_dist::CleanEvict            65431                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26663                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26663                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68328                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       282027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       282027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 282027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7782720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7782720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7782720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             94991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   94991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               94991                       # Request fanout histogram
system.membus.reqLayer2.occupancy           312383500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          524964250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7775796750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          162850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31660                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           394                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10049536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10082176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          118848                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1703296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233574                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.385021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.486601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 143643     61.50%     61.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  89931     38.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233574                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          156880500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171493500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            588000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           29                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        19706                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19735                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           29                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        19706                       # number of overall hits
system.l2.overall_hits::total                   19735                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          363                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        94623                       # number of demand (read+write) misses
system.l2.demand_misses::total                  94991                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          363                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        94623                       # number of overall misses
system.l2.overall_misses::total                 94991                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28446500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9585439500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9613886000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28446500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9585439500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9613886000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          392                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114726                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          392                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114726                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.926020                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.827638                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.827981                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.926020                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.827638                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.827981                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78365.013774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101301.369646                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101208.388163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78365.013774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101301.369646                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101208.388163                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26614                       # number of writebacks
system.l2.writebacks::total                     26614                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        94623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             94986                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        94623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            94986                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24816500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8639209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8664026000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24816500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8639209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8664026000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.926020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.827638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.827938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.926020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.827638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.827938                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68365.013774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91301.369646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91213.715705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68365.013774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91301.369646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91213.715705                       # average overall mshr miss latency
system.l2.replacements                         118848                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42692                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42692                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        63129                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         63129                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4997                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        26662                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26663                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2618090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2618090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31660                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.842162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.842167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98195.559223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98191.876383                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2351470000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2351470000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.842162                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88195.559223                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88195.559223                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              365                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28446500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.926020                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.926396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78365.013774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77935.616438                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24816500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24816500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.926020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.921320                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68365.013774                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68365.013774                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        14709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        67961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6967349500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6967349500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.822076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.822080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102519.820191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102516.803261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        67961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6287739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6287739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.822076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.822056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92519.820191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92519.820191                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2022.425079                       # Cycle average of tags in use
system.l2.tags.total_refs                      134460                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    118848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.131361                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     232.194349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.066730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.496417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.031746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1780.635836                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.113376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.869451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987512                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1349                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1946096                       # Number of tag accesses
system.l2.tags.data_accesses                  1946096                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6055872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6079424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1703296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1703296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        94623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               94991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26614                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2987732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    778810480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             781839366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2987732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3004194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219050993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219050993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219050993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2987732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    778810480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1000890359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     94579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000186477250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1605                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1605                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              190411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25005                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       94986                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26614                       # Number of write requests accepted
system.mem_ctrls.readBursts                     94986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1674                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2950425500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  474710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4730588000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31076.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49826.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15238                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20618                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 94986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26614                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   51314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        85656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.788456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.390171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.457223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71130     83.04%     83.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9524     11.12%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3243      3.79%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1015      1.18%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          444      0.52%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          189      0.22%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           68      0.08%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        85656                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.105296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.025417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.133763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1049     65.36%     65.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          534     33.27%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      1.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.19%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1605                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.563240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.533176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1201     74.83%     74.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      1.74%     76.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              274     17.07%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               85      5.30%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.81%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.19%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1605                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6076288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1701376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6079104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1703296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    781.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    219.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7775629500                       # Total gap between requests
system.mem_ctrls.avgGap                      63944.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6053056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1701376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2987732.414687922224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 778448330.712862253189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 218804073.035988241434                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        94623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9874000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4720714000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186175746500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27201.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49889.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6995406.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            316858920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168384150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           357999600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           72182160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     613410720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3486828510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         49603200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5065267260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        651.414565                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    101103000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    259480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7415203500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            294824880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            156680370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           319886280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           66586320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     613410720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3486651810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49717440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4987757820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.446527                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    101375750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    259480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7414930750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7775786500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083680                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083668                       # number of overall hits
system.cpu.icache.overall_hits::total         1083680                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            403                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          401                       # number of overall misses
system.cpu.icache.overall_misses::total           403                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30269500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30269500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30269500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30269500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75485.037406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75110.421836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75485.037406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75110.421836                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          392                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          392                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29351500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29351500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29351500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29351500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000362                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000362                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000362                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000362                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74876.275510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74876.275510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74876.275510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74876.275510                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083680                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           403                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30269500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75485.037406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75110.421836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          392                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29351500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29351500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74876.275510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74876.275510                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003746                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.750000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168560                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168560                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9273611                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9273614                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9287809                       # number of overall hits
system.cpu.dcache.overall_hits::total         9287812                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       168858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168861                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       172022                       # number of overall misses
system.cpu.dcache.overall_misses::total        172025                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14231279688                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14231279688                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14231279688                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14231279688                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9442469                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9442475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9459831                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9459837                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017883                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017883                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018185                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84279.570337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84278.073019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82729.416516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82727.973771                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1937268                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28897                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.040454                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        42692                       # number of writebacks
system.cpu.dcache.writebacks::total             42692                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        55814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        55814                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55814                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114329                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9854217188                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9854217188                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9970960688                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9970960688                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87171.518948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87171.518948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87212.874144                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87212.874144                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113308                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7053699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7053701                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137173                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11479833500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11479833500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7190872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7190876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 83688.725186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83687.505012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        55788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55788                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81385                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7134703500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7134703500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87666.074830                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87666.074830                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219913                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2751446188                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2751446188                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251597                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86837.500016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86834.759452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2719513688                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2719513688                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85900.176506                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85900.176506                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14198                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14198                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3164                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3164                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.182237                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.182237                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1285                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1285                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    116743500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    116743500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074012                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074012                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90850.972763                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90850.972763                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572575089050500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013790                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8691322                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.705281                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013789                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          589                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19034006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19034006                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572598339094000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907416                       # Number of bytes of host memory used
host_op_rate                                   102407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   869.63                       # Real time elapsed on the host
host_tick_rate                               26735600                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023250                       # Number of seconds simulated
sim_ticks                                 23250043500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       296870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        593856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       549835                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           27                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15239                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       574031                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       442654                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       549835                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       107181                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          616391                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27467                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5262                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2646734                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2440167                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15519                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4670965                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1788314                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     46083065                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.444761                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.668456                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     32283859     70.06%     70.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1984011      4.31%     74.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2357653      5.12%     79.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       936846      2.03%     81.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1606207      3.49%     85.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       738644      1.60%     86.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       950785      2.06%     88.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       554095      1.20%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4670965     10.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     46083065                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.550003                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.550003                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      34746566                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69009889                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2252981                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7443972                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31380                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1849818                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22203918                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5108                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6684205                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1767                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              616391                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3132811                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              43045540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31829091                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          288                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1877                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           62760                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.013256                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3245543                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       470121                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.684495                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     46324717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.507636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.969234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         35786375     77.25%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           305416      0.66%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           609055      1.31%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           745741      1.61%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           531007      1.15%     81.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           425760      0.92%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           651887      1.41%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           239888      0.52%     84.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7029588     15.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     46324717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102059347                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54711222                       # number of floating regfile writes
system.switch_cpus.idleCycles                  175370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24062                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           524774                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.477673                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29298321                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6684205                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1025225                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22230668                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           34                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841372                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68650965                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22614116                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        49181                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68711905                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11444350                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31380                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11470068                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        78429                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1614756                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          775                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       465799                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       511874                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          775                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8603                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85686831                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68132168                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609880                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52258654                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.465205                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68263471                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63408240                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6222143                       # number of integer regfile writes
system.switch_cpus.ipc                       0.645160                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.645160                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134420      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12189086     17.73%     17.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14876      0.02%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           399      0.00%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       281556      0.41%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          838      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       142910      0.21%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5160      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5365      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           84      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241512     22.17%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           22      0.00%     41.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145320     16.21%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2348309      3.42%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311392      0.45%     61.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20277674     29.49%     90.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6374353      9.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68761087                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64057042                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125500331                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61084915                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61890231                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2915097                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042395                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19802      0.68%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            714      0.02%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              4      0.00%      0.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340493     11.68%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       728937     25.01%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         245480      8.42%     45.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         35069      1.20%     47.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1388230     47.62%     94.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       156003      5.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7484722                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61266062                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7047253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8833453                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68639373                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68761087                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11592                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2071963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4406                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10626                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1253427                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     46324717                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.484328                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.404539                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30213093     65.22%     65.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2167120      4.68%     69.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2101994      4.54%     74.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1869688      4.04%     78.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2663528      5.75%     84.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2121700      4.58%     88.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2287104      4.94%     93.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1408241      3.04%     96.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1492249      3.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     46324717                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.478730                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3133121                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   437                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        76109                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       288976                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22230668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31012137                       # number of misc regfile reads
system.switch_cpus.numCycles                 46500087                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14200993                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         483620                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3100706                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6485738                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        112642                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199493513                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68833552                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63869207                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8409783                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13324294                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31380                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      20581578                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2138729                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102315465                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63463072                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          277                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           25                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11304962                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            109579732                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136976617                       # The number of ROB writes
system.switch_cpus.timesIdled                    1973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       288086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702178                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         288093                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23250043500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             218994                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        80003                       # Transaction distribution
system.membus.trans_dist::CleanEvict           216860                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             77996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        218994                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       890846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       890846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 890846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24127552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24127552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24127552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            296993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  296993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              296993                       # Request fanout histogram
system.membus.reqLayer2.occupancy           975240500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1633819500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23250043500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23250043500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23250043500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23250043500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       206540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2902                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          517234                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91453                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3139                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       386432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30374656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30761088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          375710                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5120384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           726916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.396348                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 438811     60.37%     60.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 288098     39.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             726916                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          480528000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522102499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4708500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23250043500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1038                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        53175                       # number of demand (read+write) hits
system.l2.demand_hits::total                    54213                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1038                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        53175                       # number of overall hits
system.l2.overall_hits::total                   54213                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2098                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       294892                       # number of demand (read+write) misses
system.l2.demand_misses::total                 296990                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2098                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       294892                       # number of overall misses
system.l2.overall_misses::total                296990                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    174029500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  29197145000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29371174500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    174029500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  29197145000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29371174500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348067                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348067                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.669005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.847228                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.845636                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.669005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.847228                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.845636                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82950.190658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99009.620471                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98896.173272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82950.190658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99009.620471                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98896.173272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               80003                       # number of writebacks
system.l2.writebacks::total                     80003                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       294892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            296990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       294892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           296990                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    153049500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26248225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26401274500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    153049500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26248225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26401274500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.669005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.847228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.845636                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.669005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.847228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.845636                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72950.190658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89009.620471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88896.173272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72950.190658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89009.620471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88896.173272                       # average overall mshr miss latency
system.l2.replacements                         375707                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       126537                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           126537                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       126537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       126537                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2900                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2900                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2900                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2900                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       209246                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        209246                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        13457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13457                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        77996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               77996                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7672119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7672119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.852853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98365.544387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98365.544387                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        77996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          77996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6892159000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6892159000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.852853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88365.544387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88365.544387                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    174029500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    174029500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3136                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.669005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.669005                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82950.190658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82950.190658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2098                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    153049500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    153049500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.669005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.669005                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72950.190658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72950.190658                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        39718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             39718                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       216896                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216896                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21525026000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21525026000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.845223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.845223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99241.230820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99241.230820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       216896                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216896                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19356066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19356066000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.845223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.845223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89241.230820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89241.230820                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23250043500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      523482                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    377755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.385771                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     305.490462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.885575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1737.623964                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.149165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.848449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5993067                       # Number of tag accesses
system.l2.tags.data_accesses                  5993067                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23250043500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       134272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18873088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19007360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        134272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5120192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5120192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       294892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              296990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        80003                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              80003                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5775129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    811744202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             817519331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5775129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5775129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      220222900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220222900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      220222900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5775129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    811744202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037742230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     79994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    294764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000338078500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4825                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4825                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              600012                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              75293                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      296990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      80003                       # Number of write requests accepted
system.mem_ctrls.readBursts                    296990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    80003                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4863                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8545380500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1484310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14111543000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28785.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47535.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    68821                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   61337                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                296990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                80003                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   70075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       246704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     97.766133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.672091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.836192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       204706     82.98%     82.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25352     10.28%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9583      3.88%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3040      1.23%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1234      0.50%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          556      0.23%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          240      0.10%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          112      0.05%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1881      0.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       246704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.532850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.629576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.053989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4752     98.49%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           34      0.70%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.15%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.06%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.06%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           12      0.25%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4825                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.580518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.549714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3582     74.24%     74.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      1.84%     76.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              810     16.79%     92.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              286      5.93%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      1.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4825                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18999168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5120064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19007360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5120192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       817.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    817.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23250051000                       # Total gap between requests
system.mem_ctrls.avgGap                      61672.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       134272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18864896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5120064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5775128.979866209440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 811391858.256093144417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220217394.431971698999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       294892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        80003                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     66686500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14044856500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 566689010000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31785.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47627.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7083347.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    34.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            908129460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            482682255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1102987200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          216415980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1835315040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10249292550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        297033600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15091856085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.110875                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    685403000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    776360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21788280500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            853344240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            453559425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1016607480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          201189240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1835315040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10220535480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        321250080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14901800985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.936478                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    748875500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    776360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21724808000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31025830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4212847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4212859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4212847                       # number of overall hits
system.cpu.icache.overall_hits::total         4212859                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4035                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4033                       # number of overall misses
system.cpu.icache.overall_misses::total          4035                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    247697000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    247697000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    247697000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    247697000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4216880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4216894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4216880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4216894                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000956                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000957                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000956                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000957                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 61417.555170                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61387.112763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 61417.555170                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61387.112763                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          646                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3018                       # number of writebacks
system.cpu.icache.writebacks::total              3018                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          502                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          502                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          502                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          502                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    219084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    219084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    219084000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    219084000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000837                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000837                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000837                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000837                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 62045.879354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62045.879354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 62045.879354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62045.879354                       # average overall mshr miss latency
system.cpu.icache.replacements                   3018                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4212847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4212859                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4035                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    247697000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    247697000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4216880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4216894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000956                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 61417.555170                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61387.112763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          502                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          502                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    219084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    219084000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000837                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 62045.879354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62045.879354                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.018513                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4216392                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1193.431078                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000078                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.018434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8437321                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8437321                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35431837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35431840                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35488563                       # number of overall hits
system.cpu.dcache.overall_hits::total        35488566                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       877076                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         877079                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       889590                       # number of overall misses
system.cpu.dcache.overall_misses::total        889593                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  68319722815                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68319722815                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  68319722815                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68319722815                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36308913                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36308919                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36378153                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36378159                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.024156                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024156                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024454                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 77894.872069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77894.605634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76799.112867                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76798.853875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7413347                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108924                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.059812                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       169229                       # number of writebacks
system.cpu.dcache.writebacks::total            169229                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       419802                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       419802                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       419802                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       419802                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462399                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39801354315                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39801354315                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  40265600815                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40265600815                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012711                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87040.492823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87040.492823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87079.774859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87079.774859                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461375                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26973955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26973957                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       753861                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        753863                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  57521769500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57521769500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27727816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27727820                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.027188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76302.885413                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76302.682981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       419702                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       419702                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334159                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29127876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29127876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87167.713573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87167.713573                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457882                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10797953315                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10797953315                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014359                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014359                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87635.055107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87634.343876                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10673478315                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10673478315                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 86695.189985                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86695.189985                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        56726                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         56726                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12514                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12514                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69240                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69240                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.180734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.180734                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5125                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5125                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    464246500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    464246500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074018                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074018                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90584.682927                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90584.682927                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572598339094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.055369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35950968                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462399                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.748801                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.055367                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73218717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73218717                       # Number of data accesses

---------- End Simulation Statistics   ----------
