

================================================================
== Vitis HLS Report for 'kernel_gesummv_Pipeline_merlinL5'
================================================================
* Date:           Thu Dec 12 12:40:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_gesummv
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.729 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1758|     1758|  7.032 us|  7.032 us|  1758|  1758|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL5  |     1756|     1756|        42|         35|          1|    50|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       49|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      427|    -|
|Register             |        -|     -|     1069|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1069|      476|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln172_fu_422_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln192_fu_446_p2   |         +|   0|  0|  21|          14|          14|
    |icmp_ln172_fu_416_p2  |      icmp|   0|  0|  13|           6|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  49|          27|          22|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |add41_lcssa248_fu_82         |    9|          2|   32|         64|
    |add_lcssa246_fu_78           |    9|          2|   32|         64|
    |ap_NS_fsm                    |  162|         36|    1|         36|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |    9|          2|    6|         12|
    |grp_fu_370_p0                |   49|          9|   32|        288|
    |grp_fu_370_p1                |   26|          5|   32|        160|
    |grp_fu_374_p0                |   59|         11|   32|        352|
    |grp_fu_374_p1                |   59|         11|   32|        352|
    |j_fu_86                      |    9|          2|    6|         12|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  427|         88|  209|       1348|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_4_0_buf_1_load_reg_644     |  32|   0|   32|          0|
    |A_4_0_buf_2_load_reg_664     |  32|   0|   32|          0|
    |A_4_0_buf_3_load_reg_684     |  32|   0|   32|          0|
    |A_4_0_buf_4_load_reg_704     |  32|   0|   32|          0|
    |A_4_0_buf_load_reg_624       |  32|   0|   32|          0|
    |B_4_0_buf_1_load_reg_654     |  32|   0|   32|          0|
    |B_4_0_buf_2_load_reg_674     |  32|   0|   32|          0|
    |B_4_0_buf_3_load_reg_694     |  32|   0|   32|          0|
    |B_4_0_buf_4_load_reg_714     |  32|   0|   32|          0|
    |B_4_0_buf_load_reg_634       |  32|   0|   32|          0|
    |add41_lcssa248_fu_82         |  32|   0|   32|          0|
    |add_lcssa246_fu_78           |  32|   0|   32|          0|
    |ap_CS_fsm                    |  35|   0|   35|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln172_reg_520           |   1|   0|    1|          0|
    |j_fu_86                      |   6|   0|    6|          0|
    |mul38_1_reg_739              |  32|   0|   32|          0|
    |mul38_2_reg_749              |  32|   0|   32|          0|
    |mul38_4_reg_759              |  32|   0|   32|          0|
    |mul_1_reg_734                |  32|   0|   32|          0|
    |mul_2_reg_744                |  32|   0|   32|          0|
    |mul_3_reg_754                |  32|   0|   32|          0|
    |reg_378                      |  32|   0|   32|          0|
    |reg_383                      |  32|   0|   32|          0|
    |reg_388                      |  32|   0|   32|          0|
    |reg_393                      |  32|   0|   32|          0|
    |x_4_0_buf_1_load_reg_659     |  32|   0|   32|          0|
    |x_4_0_buf_2_load_reg_679     |  32|   0|   32|          0|
    |x_4_0_buf_3_load_reg_699     |  32|   0|   32|          0|
    |x_4_0_buf_4_load_reg_719     |  32|   0|   32|          0|
    |x_4_0_buf_load_reg_639       |  32|   0|   32|          0|
    |x_4_1_buf_1_load_reg_649     |  32|   0|   32|          0|
    |x_4_1_buf_2_load_reg_669     |  32|   0|   32|          0|
    |x_4_1_buf_3_load_reg_689     |  32|   0|   32|          0|
    |x_4_1_buf_4_load_reg_709     |  32|   0|   32|          0|
    |x_4_1_buf_load_reg_629       |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1069|   0| 1069|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|grp_fu_1255_p_din0         |  out|   32|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|grp_fu_1255_p_din1         |  out|   32|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|grp_fu_1255_p_opcode       |  out|    2|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|grp_fu_1255_p_dout0        |   in|   32|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|grp_fu_1255_p_ce           |  out|    1|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|grp_fu_1259_p_din0         |  out|   32|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|grp_fu_1259_p_din1         |  out|   32|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|grp_fu_1259_p_dout0        |   in|   32|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|grp_fu_1259_p_ce           |  out|    1|  ap_ctrl_hs|  kernel_gesummv_Pipeline_merlinL5|  return value|
|phi_mul                    |   in|   14|     ap_none|                           phi_mul|        scalar|
|B_4_0_buf_address0         |  out|   14|   ap_memory|                         B_4_0_buf|         array|
|B_4_0_buf_ce0              |  out|    1|   ap_memory|                         B_4_0_buf|         array|
|B_4_0_buf_q0               |   in|   32|   ap_memory|                         B_4_0_buf|         array|
|B_4_0_buf_1_address0       |  out|   14|   ap_memory|                       B_4_0_buf_1|         array|
|B_4_0_buf_1_ce0            |  out|    1|   ap_memory|                       B_4_0_buf_1|         array|
|B_4_0_buf_1_q0             |   in|   32|   ap_memory|                       B_4_0_buf_1|         array|
|B_4_0_buf_2_address0       |  out|   14|   ap_memory|                       B_4_0_buf_2|         array|
|B_4_0_buf_2_ce0            |  out|    1|   ap_memory|                       B_4_0_buf_2|         array|
|B_4_0_buf_2_q0             |   in|   32|   ap_memory|                       B_4_0_buf_2|         array|
|B_4_0_buf_3_address0       |  out|   14|   ap_memory|                       B_4_0_buf_3|         array|
|B_4_0_buf_3_ce0            |  out|    1|   ap_memory|                       B_4_0_buf_3|         array|
|B_4_0_buf_3_q0             |   in|   32|   ap_memory|                       B_4_0_buf_3|         array|
|B_4_0_buf_4_address0       |  out|   14|   ap_memory|                       B_4_0_buf_4|         array|
|B_4_0_buf_4_ce0            |  out|    1|   ap_memory|                       B_4_0_buf_4|         array|
|B_4_0_buf_4_q0             |   in|   32|   ap_memory|                       B_4_0_buf_4|         array|
|A_4_0_buf_address0         |  out|   14|   ap_memory|                         A_4_0_buf|         array|
|A_4_0_buf_ce0              |  out|    1|   ap_memory|                         A_4_0_buf|         array|
|A_4_0_buf_q0               |   in|   32|   ap_memory|                         A_4_0_buf|         array|
|A_4_0_buf_1_address0       |  out|   14|   ap_memory|                       A_4_0_buf_1|         array|
|A_4_0_buf_1_ce0            |  out|    1|   ap_memory|                       A_4_0_buf_1|         array|
|A_4_0_buf_1_q0             |   in|   32|   ap_memory|                       A_4_0_buf_1|         array|
|A_4_0_buf_2_address0       |  out|   14|   ap_memory|                       A_4_0_buf_2|         array|
|A_4_0_buf_2_ce0            |  out|    1|   ap_memory|                       A_4_0_buf_2|         array|
|A_4_0_buf_2_q0             |   in|   32|   ap_memory|                       A_4_0_buf_2|         array|
|A_4_0_buf_3_address0       |  out|   14|   ap_memory|                       A_4_0_buf_3|         array|
|A_4_0_buf_3_ce0            |  out|    1|   ap_memory|                       A_4_0_buf_3|         array|
|A_4_0_buf_3_q0             |   in|   32|   ap_memory|                       A_4_0_buf_3|         array|
|A_4_0_buf_4_address0       |  out|   14|   ap_memory|                       A_4_0_buf_4|         array|
|A_4_0_buf_4_ce0            |  out|    1|   ap_memory|                       A_4_0_buf_4|         array|
|A_4_0_buf_4_q0             |   in|   32|   ap_memory|                       A_4_0_buf_4|         array|
|x_4_1_buf_address0         |  out|    6|   ap_memory|                         x_4_1_buf|         array|
|x_4_1_buf_ce0              |  out|    1|   ap_memory|                         x_4_1_buf|         array|
|x_4_1_buf_q0               |   in|   32|   ap_memory|                         x_4_1_buf|         array|
|x_4_1_buf_1_address0       |  out|    6|   ap_memory|                       x_4_1_buf_1|         array|
|x_4_1_buf_1_ce0            |  out|    1|   ap_memory|                       x_4_1_buf_1|         array|
|x_4_1_buf_1_q0             |   in|   32|   ap_memory|                       x_4_1_buf_1|         array|
|x_4_1_buf_2_address0       |  out|    6|   ap_memory|                       x_4_1_buf_2|         array|
|x_4_1_buf_2_ce0            |  out|    1|   ap_memory|                       x_4_1_buf_2|         array|
|x_4_1_buf_2_q0             |   in|   32|   ap_memory|                       x_4_1_buf_2|         array|
|x_4_1_buf_3_address0       |  out|    6|   ap_memory|                       x_4_1_buf_3|         array|
|x_4_1_buf_3_ce0            |  out|    1|   ap_memory|                       x_4_1_buf_3|         array|
|x_4_1_buf_3_q0             |   in|   32|   ap_memory|                       x_4_1_buf_3|         array|
|x_4_1_buf_4_address0       |  out|    6|   ap_memory|                       x_4_1_buf_4|         array|
|x_4_1_buf_4_ce0            |  out|    1|   ap_memory|                       x_4_1_buf_4|         array|
|x_4_1_buf_4_q0             |   in|   32|   ap_memory|                       x_4_1_buf_4|         array|
|x_4_0_buf_address0         |  out|    6|   ap_memory|                         x_4_0_buf|         array|
|x_4_0_buf_ce0              |  out|    1|   ap_memory|                         x_4_0_buf|         array|
|x_4_0_buf_q0               |   in|   32|   ap_memory|                         x_4_0_buf|         array|
|x_4_0_buf_1_address0       |  out|    6|   ap_memory|                       x_4_0_buf_1|         array|
|x_4_0_buf_1_ce0            |  out|    1|   ap_memory|                       x_4_0_buf_1|         array|
|x_4_0_buf_1_q0             |   in|   32|   ap_memory|                       x_4_0_buf_1|         array|
|x_4_0_buf_2_address0       |  out|    6|   ap_memory|                       x_4_0_buf_2|         array|
|x_4_0_buf_2_ce0            |  out|    1|   ap_memory|                       x_4_0_buf_2|         array|
|x_4_0_buf_2_q0             |   in|   32|   ap_memory|                       x_4_0_buf_2|         array|
|x_4_0_buf_3_address0       |  out|    6|   ap_memory|                       x_4_0_buf_3|         array|
|x_4_0_buf_3_ce0            |  out|    1|   ap_memory|                       x_4_0_buf_3|         array|
|x_4_0_buf_3_q0             |   in|   32|   ap_memory|                       x_4_0_buf_3|         array|
|x_4_0_buf_4_address0       |  out|    6|   ap_memory|                       x_4_0_buf_4|         array|
|x_4_0_buf_4_ce0            |  out|    1|   ap_memory|                       x_4_0_buf_4|         array|
|x_4_0_buf_4_q0             |   in|   32|   ap_memory|                       x_4_0_buf_4|         array|
|add41_lcssa248_out         |  out|   32|      ap_vld|                add41_lcssa248_out|       pointer|
|add41_lcssa248_out_ap_vld  |  out|    1|      ap_vld|                add41_lcssa248_out|       pointer|
|add_lcssa246_out           |  out|   32|      ap_vld|                  add_lcssa246_out|       pointer|
|add_lcssa246_out_ap_vld    |  out|    1|      ap_vld|                  add_lcssa246_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------+--------------+

