

================================================================
== Vitis HLS Report for 'order_book_Pipeline_BID_PUSH_LOOP1'
================================================================
* Date:           Sun Jun  1 14:50:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        order_book_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.146 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        7|       19|  70.000 ns|  0.190 us|    2|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- BID_PUSH_LOOP  |        5|       17|         8|          2|          1|  0 ~ 6|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_idx_7 = alloca i32 1" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 11 'alloca' 'new_idx_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%level = alloca i32 1" [order_book_src/priority_queue.cpp:70->order_book_src/priority_queue.cpp:408]   --->   Operation 13 'alloca' 'level' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_price = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 14 'alloca' 'input_price' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_size_1 = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 15 'alloca' 'input_size_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_orderID_1 = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 16 'alloca' 'input_orderID_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_direction = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 17 'alloca' 'input_direction' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%insert_path_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path_2"   --->   Operation 18 'read' 'insert_path_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%insert_level_0_i701560_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %insert_level_0_i701560"   --->   Operation 19 'read' 'insert_level_0_i701560_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size"   --->   Operation 21 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_orderID_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_orderID"   --->   Operation 22 'read' 'input_orderID_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln68_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln68"   --->   Operation 23 'read' 'zext_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln68_cast = zext i3 %zext_ln68_read"   --->   Operation 24 'zext' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_99, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_98, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_97, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_96, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_95, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_94, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_93, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_92, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_91, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_90, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_89, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_88, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_83, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_82, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_81, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_80, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_67, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_66, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_65, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_64, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_27, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_26, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_25, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_24, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_23, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_22, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_21, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_20, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_19, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_18, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_17, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_16, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_54, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_53, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_52, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_51, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_50, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_49, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_48, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_47, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_46, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_45, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_44, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_43, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_42, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_41, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_40, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_39, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_38, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_37, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_36, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_35, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_34, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 118 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_33, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_32, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.70ns)   --->   "%store_ln362 = store i3 5, i3 %input_direction" [order_book_src/priority_queue.cpp:362]   --->   Operation 121 'store' 'store_ln362' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 122 [1/1] (1.70ns)   --->   "%store_ln362 = store i16 %input_orderID_read, i16 %input_orderID_1" [order_book_src/priority_queue.cpp:362]   --->   Operation 122 'store' 'store_ln362' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 123 [1/1] (1.70ns)   --->   "%store_ln362 = store i8 %input_size_read, i8 %input_size_1" [order_book_src/priority_queue.cpp:362]   --->   Operation 123 'store' 'store_ln362' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %tmp, i16 %input_price" [order_book_src/priority_queue.cpp:362]   --->   Operation 124 'store' 'store_ln362' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln70 = store i3 0, i3 %level" [order_book_src/priority_queue.cpp:70->order_book_src/priority_queue.cpp:408]   --->   Operation 125 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln88 = store i4 %zext_ln68_cast, i4 %i" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 126 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 0, i6 %new_idx_7" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 127 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i715"   --->   Operation 128 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%new_idx_1 = load i6 %new_idx_7" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 129 'load' 'new_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 130 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%level_1 = load i3 %level" [order_book_src/priority_queue.cpp:103->order_book_src/priority_queue.cpp:408]   --->   Operation 131 'load' 'level_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.65ns)   --->   "%icmp_ln88 = icmp_eq  i3 %level_1, i3 %insert_level_0_i701560_read" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 132 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (1.65ns)   --->   "%add_ln103 = add i3 %level_1, i3 1" [order_book_src/priority_queue.cpp:103->order_book_src/priority_queue.cpp:408]   --->   Operation 133 'add' 'add_ln103' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.body.i715.split, void %_Z7add_bidPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 134 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i6 %new_idx_1" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 135 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i_1, i4 15" [order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 136 'add' 'i_2' <Predicate = (!icmp_ln88)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i4 %i_2" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 137 'sext' 'sext_ln26' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (2.18ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_2_read, i32 %sext_ln26" [order_book_src/priority_queue.cpp:28->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 138 'bitselect' 'bit' <Predicate = (!icmp_ln88)> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln70 = store i3 %add_ln103, i3 %level" [order_book_src/priority_queue.cpp:70->order_book_src/priority_queue.cpp:408]   --->   Operation 139 'store' 'store_ln70' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_1 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln88 = store i4 %i_2, i4 %i" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 140 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%lshr_ln362_1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %new_idx_1, i32 2, i32 5" [order_book_src/priority_queue.cpp:362]   --->   Operation 141 'partselect' 'lshr_ln362_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i4 %lshr_ln362_1" [order_book_src/priority_queue.cpp:362]   --->   Operation 142 'zext' 'zext_ln362' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 143 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_54, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 144 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_53, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 145 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_52, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 146 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_51, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 147 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_50, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 148 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_49, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 149 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_48, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 150 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_47, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 151 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_46, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 152 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_45, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 153 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_44, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 154 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_43, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 155 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_42, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 156 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_41, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 157 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_40, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 158 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_39, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 159 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_38, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 160 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_37, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 161 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_36, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 162 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_35, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 163 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_34, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 164 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_33, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 165 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_32, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 166 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 167 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 167 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963' <Predicate = (!icmp_ln88 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 168 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 168 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964' <Predicate = (!icmp_ln88 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 169 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 169 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965' <Predicate = (!icmp_ln88 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 170 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 170 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966' <Predicate = (!icmp_ln88 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 171 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 171 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 172 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 172 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 173 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 173 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 174 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 174 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 175 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 175 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 176 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 176 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 177 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 177 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 178 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 178 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 179 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 179 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975' <Predicate = (!icmp_ln88 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 180 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 180 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976' <Predicate = (!icmp_ln88 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 181 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 181 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977' <Predicate = (!icmp_ln88 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 182 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 182 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978' <Predicate = (!icmp_ln88 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 183 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 183 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979' <Predicate = (!icmp_ln88 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 184 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 184 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980' <Predicate = (!icmp_ln88 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 185 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 185 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981' <Predicate = (!icmp_ln88 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 186 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 186 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982' <Predicate = (!icmp_ln88 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 187 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 187 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983' <Predicate = (!icmp_ln88 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 188 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 188 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984' <Predicate = (!icmp_ln88 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 189 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 189 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985' <Predicate = (!icmp_ln88 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 190 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 190 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986' <Predicate = (!icmp_ln88 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node new_idx)   --->   "%trunc_ln29 = trunc i6 %new_idx_1" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 191 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln88 & bit)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node new_idx)   --->   "%shl_ln29 = shl i6 %new_idx_1, i6 1" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 192 'shl' 'shl_ln29' <Predicate = (!icmp_ln88 & !bit)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node new_idx)   --->   "%or_ln29_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln29, i1 1" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 193 'bitconcatenate' 'or_ln29_3' <Predicate = (!icmp_ln88 & bit)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.18ns) (out node of the LUT)   --->   "%new_idx = select i1 %bit, i6 %or_ln29_3, i6 %shl_ln29" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 194 'select' 'new_idx' <Predicate = (!icmp_ln88)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 %new_idx, i6 %new_idx_7" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408]   --->   Operation 195 'store' 'store_ln26' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.body.i715" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 196 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 197 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 197 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963' <Predicate = (!icmp_ln88 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 198 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 198 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964' <Predicate = (!icmp_ln88 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 199 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 199 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965' <Predicate = (!icmp_ln88 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 200 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 200 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966' <Predicate = (!icmp_ln88 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 201 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 201 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln88 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 202 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 203 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 203 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 204 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 204 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 205 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 205 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970' <Predicate = (!icmp_ln88 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 206 [1/1] (1.82ns)   --->   "%tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 206 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln88 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 207 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 208 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 208 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 209 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 209 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 210 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 210 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974' <Predicate = (!icmp_ln88 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 211 [1/1] (1.82ns)   --->   "%tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 211 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln88 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 212 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975' <Predicate = (!icmp_ln88 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 213 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 213 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976' <Predicate = (!icmp_ln88 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 214 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 214 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977' <Predicate = (!icmp_ln88 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 215 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 215 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978' <Predicate = (!icmp_ln88 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 216 [1/1] (1.82ns)   --->   "%tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 216 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln88 & level_1 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 217 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979' <Predicate = (!icmp_ln88 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 218 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 218 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980' <Predicate = (!icmp_ln88 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 219 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 219 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981' <Predicate = (!icmp_ln88 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 220 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 220 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982' <Predicate = (!icmp_ln88 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 221 [1/1] (1.82ns)   --->   "%tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 221 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln88 & level_1 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 222 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983' <Predicate = (!icmp_ln88 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 223 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 223 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984' <Predicate = (!icmp_ln88 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 224 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 224 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985' <Predicate = (!icmp_ln88 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 225 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 225 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986' <Predicate = (!icmp_ln88 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 226 [1/1] (1.82ns)   --->   "%tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 226 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln88 & level_1 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (2.06ns)   --->   "%input_price_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %tmp_s, i3 1, i16 %tmp_1, i3 2, i16 %tmp_2, i3 3, i16 %tmp_3, i3 4, i16 %tmp_4, i3 5, i16 %tmp_5, i16 0, i3 %level_1" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 227 'sparsemux' 'input_price_2' <Predicate = (!icmp_ln88)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%input_price_1 = load i16 %input_price"   --->   Operation 228 'load' 'input_price_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [order_book_src/priority_queue.cpp:91->order_book_src/priority_queue.cpp:408]   --->   Operation 229 'specpipeline' 'specpipeline_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 230 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (2.07ns)   --->   "%icmp_ln92 = icmp_sgt  i16 %input_price_1, i16 %input_price_2" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 231 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln88)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %if.else37.i, void %if.then28.i" [order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408]   --->   Operation 232 'br' 'br_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (2.07ns)   --->   "%icmp_ln97 = icmp_eq  i16 %input_price_1, i16 %input_price_2" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 233 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln88 & !icmp_ln92)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %if.end63.i, void %land.lhs.true.i724" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 234 'br' 'br_ln97' <Predicate = (!icmp_ln88 & !icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_83, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 235 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_82, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 236 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_81, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 237 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_80, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 238 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 239 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 240 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 241 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 242 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 243 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 244 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 245 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 246 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 247 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 248 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 249 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 250 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_67, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 251 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_66, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 252 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_65, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 253 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_64, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 254 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 255 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 256 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 257 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 258 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 259 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 259 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 260 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 260 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 261 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 261 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 262 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 262 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 263 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 263 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 264 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 264 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 265 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 265 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 266 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 266 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 267 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 267 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 268 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 268 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 269 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 269 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 270 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 270 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 271 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 271 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 272 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 272 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 273 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 273 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 274 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 274 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 275 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 275 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 276 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 276 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 277 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 277 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 278 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 278 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 279 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 279 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 280 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 280 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 281 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 281 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 282 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 282 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_83, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 283 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_82, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 284 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_81, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 285 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_80, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 286 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_823 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_79, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 287 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_823' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_824 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_78, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 288 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_824' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_825 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_77, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 289 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_825' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_826 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_76, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 290 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_826' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_75, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 291 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_74, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 292 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_73, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 293 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_72, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 294 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_71, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 295 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_70, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 296 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_69, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 297 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_68, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 298 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_67, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 299 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_66, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 300 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_65, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 301 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_64, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 302 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_63, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 303 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_62, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 304 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_61, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 305 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_60, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 306 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 307 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 307 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 308 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 308 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 309 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 309 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 310 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 310 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 311 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_823" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 311 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 312 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_824" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 312 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 313 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_825" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 313 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 314 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_826" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 314 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 315 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 315 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 316 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 316 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 317 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 317 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 318 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 318 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 319 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 319 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 320 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 320 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 321 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 321 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 322 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 322 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 323 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 323 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 324 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 324 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 325 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 325 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 326 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 326 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 327 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 327 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 328 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 328 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 329 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 329 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 330 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 330 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 331 [1/1] (1.65ns)   --->   "%switch_ln94 = switch i3 %level_1, void %V22.i21.i1481.case.0, i3 5, void %V22.i21.i1481.case.5, i3 1, void %V22.i21.i1481.case.1, i3 2, void %V22.i21.i1481.case.2, i3 3, void %V22.i21.i1481.case.3, i3 4, void %V22.i21.i1481.case.4" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 331 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 1.65>
ST_4 : Operation 332 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i1488.3.case.33743, i2 0, void %arrayidx3210.i1488.3.case.03740, i2 1, void %arrayidx3210.i1488.3.case.13741, i2 2, void %arrayidx3210.i1488.3.case.23742" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 332 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4)> <Delay = 1.56>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 333 'br' 'br_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i1488.3.case.33737, i2 0, void %arrayidx3210.i1488.3.case.03734, i2 1, void %arrayidx3210.i1488.3.case.13735, i2 2, void %arrayidx3210.i1488.3.case.23736" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 334 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3)> <Delay = 1.56>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 335 'br' 'br_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i1488.3.case.33731, i2 0, void %arrayidx3210.i1488.3.case.03728, i2 1, void %arrayidx3210.i1488.3.case.13729, i2 2, void %arrayidx3210.i1488.3.case.23730" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 336 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2)> <Delay = 1.56>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 337 'br' 'br_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i1488.3.case.33725, i2 0, void %arrayidx3210.i1488.3.case.03722, i2 1, void %arrayidx3210.i1488.3.case.13723, i2 2, void %arrayidx3210.i1488.3.case.23724" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 338 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1)> <Delay = 1.56>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 339 'br' 'br_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i1488.3.case.33749, i2 0, void %arrayidx3210.i1488.3.case.03746, i2 1, void %arrayidx3210.i1488.3.case.13747, i2 2, void %arrayidx3210.i1488.3.case.23748" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 340 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5)> <Delay = 1.56>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 341 'br' 'br_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (1.56ns)   --->   "%switch_ln94 = switch i2 %trunc_ln88, void %arrayidx3210.i1488.3.case.33719, i2 0, void %arrayidx3210.i1488.3.case.03716, i2 1, void %arrayidx3210.i1488.3.case.13717, i2 2, void %arrayidx3210.i1488.3.case.23718" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 342 'switch' 'switch_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4)> <Delay = 1.56>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 343 'br' 'br_ln94' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %input_price_2, i16 %input_price" [order_book_src/priority_queue.cpp:362]   --->   Operation 344 'store' 'store_ln362' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 345 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 345 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 346 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 346 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 347 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 347 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 348 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 348 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 349 [1/1] (1.82ns)   --->   "%tmp_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 349 'sparsemux' 'tmp_24' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 350 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 351 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 351 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 352 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 352 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 353 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 353 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 354 [1/1] (1.82ns)   --->   "%tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 354 'sparsemux' 'tmp_25' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 355 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 356 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 356 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 357 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 357 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 358 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 358 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 359 [1/1] (1.82ns)   --->   "%tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 359 'sparsemux' 'tmp_26' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 360 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 361 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 361 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 362 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 362 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 363 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 363 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 364 [1/1] (1.82ns)   --->   "%tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 364 'sparsemux' 'tmp_27' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 365 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 366 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 366 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 367 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 367 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 368 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 368 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 369 [1/1] (1.82ns)   --->   "%tmp_28 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 369 'sparsemux' 'tmp_28' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 370 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 371 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 371 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 372 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 372 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 373 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 373 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 374 [1/1] (1.82ns)   --->   "%tmp_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 374 'sparsemux' 'tmp_29' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & level_1 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 375 [1/1] (2.06ns)   --->   "%input_orderID_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %tmp_24, i3 1, i16 %tmp_25, i3 2, i16 %tmp_26, i3 3, i16 %tmp_27, i3 4, i16 %tmp_28, i3 5, i16 %tmp_29, i16 0, i3 %level_1" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 375 'sparsemux' 'input_orderID_4' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 376 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 377 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 377 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 378 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 378 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 379 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 379 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 380 [1/1] (1.82ns)   --->   "%tmp_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 380 'sparsemux' 'tmp_12' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_823" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 381 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 382 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_824" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 382 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 383 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_825" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 383 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 384 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_826" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 384 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 385 [1/1] (1.82ns)   --->   "%tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 385 'sparsemux' 'tmp_13' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 386 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 387 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 387 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 388 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 388 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 389 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 389 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 390 [1/1] (1.82ns)   --->   "%tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 390 'sparsemux' 'tmp_14' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 391 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 392 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 392 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 393 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 393 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 394 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 394 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 395 [1/1] (1.82ns)   --->   "%tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 395 'sparsemux' 'tmp_15' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 396 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 397 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 397 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 398 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 398 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 399 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 399 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 400 [1/1] (1.82ns)   --->   "%tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 400 'sparsemux' 'tmp_16' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 401 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 402 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 402 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 403 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 403 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 404 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 404 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 405 [1/1] (1.82ns)   --->   "%tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914, i16 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 405 'sparsemux' 'tmp_17' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (2.06ns)   --->   "%input_orderID_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %tmp_12, i3 1, i16 %tmp_13, i3 2, i16 %tmp_14, i3 3, i16 %tmp_15, i3 4, i16 %tmp_16, i3 5, i16 %tmp_17, i16 0, i3 %level_1" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 406 'sparsemux' 'input_orderID_3' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.78>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%input_orderID_2 = load i16 %input_orderID_1"   --->   Operation 407 'load' 'input_orderID_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 6, i64 5"   --->   Operation 408 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (2.07ns)   --->   "%icmp_ln97_1 = icmp_ult  i16 %input_orderID_2, i16 %input_orderID_4" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 409 'icmp' 'icmp_ln97_1' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97_1, void %if.end63.i, void %if.then52.i" [order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408]   --->   Operation 410 'br' 'br_ln97' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97)> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1035 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_27, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 411 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1035' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1036 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_26, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 412 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1036' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1037 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_25, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 413 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1037' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1038 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_24, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 414 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1038' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_23, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 415 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1040 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_22, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 416 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1040' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_21, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 417 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1042 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_20, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 418 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1042' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1043 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_19, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 419 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1043' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1044 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_18, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 420 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1044' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1045 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_17, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 421 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1045' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1046 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_16, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 422 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1046' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1047 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_15, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 423 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1047' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1048 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_14, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 424 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1048' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1049 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_13, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 425 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1049' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1050 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_12, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 426 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1050' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_11, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 427 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_10, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 428 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_9, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 429 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_8, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 430 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_7, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 431 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1056 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_6, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 432 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1056' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1057 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_5, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 433 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1057' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1058 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_4, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 434 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1058' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1059 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 435 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1059' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1060 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 436 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1060' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1061 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 437 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1061' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1062 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 438 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1062' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1063 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 439 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1063' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1064 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 440 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1064' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1065 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 441 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1065' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1066 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 442 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1066' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1067 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 443 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1067' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1068 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 444 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1068' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1069 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 445 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1069' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1070 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 446 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1070' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1071 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_99, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 447 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1071' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1072 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_98, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 448 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1072' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1073 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_97, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 449 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1073' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1074 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_96, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 450 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1074' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1075 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_95, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 451 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1075' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1076 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_94, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 452 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1076' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1077 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_93, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 453 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1077' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1078 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_92, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 454 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1078' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1079 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_91, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 455 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1079' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1080 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_90, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 456 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1080' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1081 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_89, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 457 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1081' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1082 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_88, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408]   --->   Operation 458 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1082' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_6 : Operation 459 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1035" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 459 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 460 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1084 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1036" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 460 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1084' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 461 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1085 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1037" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 461 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1085' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 462 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1086 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1038" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 462 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1086' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 463 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1087 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 463 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1087' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 464 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1088 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1040" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 464 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1088' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 465 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1089 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 465 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1089' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 466 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1090 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1042" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 466 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1090' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 467 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1091 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1043" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 467 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1091' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 468 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1092 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1044" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 468 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1092' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 469 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1093 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1045" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 469 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1093' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 470 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1094 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1046" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 470 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1094' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 471 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1095 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1047" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 471 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1095' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 472 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1096 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1048" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 472 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1096' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 473 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1097 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1049" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 473 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1097' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 474 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1098 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1050" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 474 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1098' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 475 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1099 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 475 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1099' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 476 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1100 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 476 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1100' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 477 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1101 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 477 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1101' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 478 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1102 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 478 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1102' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 479 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1103 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 479 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1103' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 480 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1104 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1056" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 480 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1104' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 481 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1105 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1057" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 481 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1105' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 482 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1106 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1058" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 482 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1106' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 483 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1107 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1059" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 483 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1107' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 484 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1108 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1060" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 484 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1108' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 485 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1109 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1061" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 485 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1109' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 486 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1110 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1062" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 486 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1110' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 487 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1111 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1063" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 487 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1111' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 488 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1112 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1064" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 488 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1112' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 489 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1113 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1065" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 489 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1113' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 490 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1114 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1066" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 490 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1114' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 491 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1115 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1067" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 491 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1115' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 492 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1116 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1068" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 492 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1116' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 493 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1117 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1069" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 493 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1117' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 494 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1118 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1070" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 494 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1118' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 495 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1119 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1071" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 495 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1119' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 496 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1120 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1072" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 496 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1120' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 497 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1121 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1073" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 497 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1121' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 498 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1122 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1074" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 498 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1122' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 499 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1123 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1075" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 499 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1123' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 500 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1124 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1076" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 500 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1124' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 501 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1125 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1077" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 501 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1125' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 502 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1126 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1078" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 502 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1126' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 503 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1127 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1079" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 503 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1127' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 504 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1128 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1080" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 504 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1128' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 505 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1129 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1081" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 505 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1129' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 506 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1130 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1082" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 506 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1130' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 507 [1/1] (1.65ns)   --->   "%switch_ln99 = switch i3 %level_1, void %V22.i21.i1481.case.03371, i3 5, void %V22.i21.i1481.case.53376, i3 1, void %V22.i21.i1481.case.13372, i3 2, void %V22.i21.i1481.case.23373, i3 3, void %V22.i21.i1481.case.33374, i3 4, void %V22.i21.i1481.case.43375" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 507 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.65>
ST_6 : Operation 508 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i1486.3.case.33785, i2 0, void %arrayidx578.i1486.3.case.03782, i2 1, void %arrayidx578.i1486.3.case.13783, i2 2, void %arrayidx578.i1486.3.case.23784" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 508 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4)> <Delay = 1.56>
ST_6 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 509 'br' 'br_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4)> <Delay = 0.00>
ST_6 : Operation 510 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i1486.3.case.33779, i2 0, void %arrayidx578.i1486.3.case.03776, i2 1, void %arrayidx578.i1486.3.case.13777, i2 2, void %arrayidx578.i1486.3.case.23778" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 510 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3)> <Delay = 1.56>
ST_6 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 511 'br' 'br_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3)> <Delay = 0.00>
ST_6 : Operation 512 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i1486.3.case.33773, i2 0, void %arrayidx578.i1486.3.case.03770, i2 1, void %arrayidx578.i1486.3.case.13771, i2 2, void %arrayidx578.i1486.3.case.23772" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 512 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2)> <Delay = 1.56>
ST_6 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 513 'br' 'br_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2)> <Delay = 0.00>
ST_6 : Operation 514 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i1486.3.case.33767, i2 0, void %arrayidx578.i1486.3.case.03764, i2 1, void %arrayidx578.i1486.3.case.13765, i2 2, void %arrayidx578.i1486.3.case.23766" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 514 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1)> <Delay = 1.56>
ST_6 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 515 'br' 'br_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1)> <Delay = 0.00>
ST_6 : Operation 516 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i1486.3.case.33791, i2 0, void %arrayidx578.i1486.3.case.03788, i2 1, void %arrayidx578.i1486.3.case.13789, i2 2, void %arrayidx578.i1486.3.case.23790" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 516 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5)> <Delay = 1.56>
ST_6 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 517 'br' 'br_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5)> <Delay = 0.00>
ST_6 : Operation 518 [1/1] (1.56ns)   --->   "%switch_ln99 = switch i2 %trunc_ln88, void %arrayidx578.i1486.3.case.33761, i2 0, void %arrayidx578.i1486.3.case.03758, i2 1, void %arrayidx578.i1486.3.case.13759, i2 2, void %arrayidx578.i1486.3.case.23760" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 518 'switch' 'switch_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4)> <Delay = 1.56>
ST_6 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 519 'br' 'br_ln99' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4)> <Delay = 0.00>
ST_6 : Operation 520 [1/1] (1.70ns)   --->   "%store_ln362 = store i16 %input_orderID_4, i16 %input_orderID_1" [order_book_src/priority_queue.cpp:362]   --->   Operation 520 'store' 'store_ln362' <Predicate = (!icmp_ln88 & !icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.70>
ST_6 : Operation 521 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_27, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 521 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 522 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_26, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 522 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 523 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_25, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 523 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 524 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_24, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 524 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 525 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_23, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 525 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 526 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_22, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 526 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 527 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_21, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 527 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 528 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_20, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 528 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 529 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_19, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 529 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_18, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 530 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_17, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 531 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_16, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 532 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 533 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_15, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 533 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_14, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 534 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 535 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_13, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 535 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 536 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_12, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 536 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 537 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_11, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 537 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 538 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_10, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 538 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 539 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_9, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 539 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 540 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_8, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 540 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 541 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_7, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 541 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 542 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_6, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 542 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 543 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_5, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 543 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 544 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_4, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 544 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 545 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_783, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 545 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 546 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_784, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 546 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 547 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_785, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 547 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 548 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_786, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 548 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 549 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_787, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 549 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 550 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_788, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 550 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 551 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_789, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 551 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 552 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_790, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 552 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 553 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_791, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 553 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 554 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_792, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 554 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 555 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_793, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 555 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 556 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_794, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 556 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 557 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_99, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 557 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 558 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_98, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 558 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 559 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_97, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 559 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 560 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_96, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 560 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 561 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_95, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 561 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 562 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_94, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 562 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_93, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 563 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 564 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_92, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 564 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 565 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_91, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 565 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 566 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_90, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 566 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 567 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_89, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 567 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 568 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_88, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:93->order_book_src/priority_queue.cpp:408]   --->   Operation 568 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 0.00>
ST_6 : Operation 569 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 569 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 570 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 570 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 571 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 571 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 572 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 572 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 573 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_871 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 573 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_871' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 574 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_872 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 574 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_872' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 575 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_873 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 575 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_873' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 576 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_874 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 576 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_874' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 577 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 577 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 578 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 578 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 579 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 579 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 580 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 580 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 581 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 581 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 582 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 582 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 583 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 583 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 584 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 584 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 585 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 585 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 586 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 586 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 587 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 587 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 588 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 588 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 589 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 589 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 590 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 590 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 591 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 591 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 592 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 592 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 593 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 593 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 594 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 594 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 595 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 595 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 596 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 596 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918' <Predicate = (!icmp_ln88 & icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 597 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 597 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 598 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 598 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 599 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 599 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 600 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 600 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 601 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 601 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 602 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 602 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 603 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 603 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 604 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 604 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 605 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 605 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 606 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 606 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 607 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 607 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 608 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 608 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 609 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 609 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 610 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 610 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 611 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 611 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 612 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 612 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 613 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 613 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 614 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 614 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 615 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 615 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 616 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 616 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938' <Predicate = (!icmp_ln88 & icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_6 : Operation 617 [1/1] (1.70ns)   --->   "%store_ln362 = store i16 %input_orderID_3, i16 %input_orderID_1" [order_book_src/priority_queue.cpp:362]   --->   Operation 617 'store' 'store_ln362' <Predicate = (!icmp_ln88 & icmp_ln92)> <Delay = 1.70>
ST_6 : Operation 1084 [1/1] (0.00ns)   --->   "%input_size_1_load = load i8 %input_size_1"   --->   Operation 1084 'load' 'input_size_1_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 1085 [1/1] (0.00ns)   --->   "%input_direction_load = load i3 %input_direction"   --->   Operation 1085 'load' 'input_direction_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 1086 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %new_idx_7_out, i6 %new_idx_1" [order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408]   --->   Operation 1086 'write' 'write_ln88' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 1087 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_3_out, i3 %input_direction_load"   --->   Operation 1087 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 1088 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_orderID_3_out, i16 %input_orderID_2"   --->   Operation 1088 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 1089 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_3_out, i8 %input_size_1_load"   --->   Operation 1089 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 1090 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_3_out, i16 %input_price_1"   --->   Operation 1090 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 1091 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 1091 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 618 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1035" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 618 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 619 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1084 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1036" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 619 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1084' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 620 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1085 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1037" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 620 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1085' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 621 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1086 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1038" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 621 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1086' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 622 [1/1] (1.82ns)   --->   "%tmp_30 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1084, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1085, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1086, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 622 'sparsemux' 'tmp_30' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 623 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1087 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 623 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1087' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 624 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1088 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1040" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 624 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1088' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 625 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1089 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 625 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1089' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 626 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1090 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1042" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 626 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1090' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 627 [1/1] (1.82ns)   --->   "%tmp_31 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1087, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1088, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1089, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1090, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 627 'sparsemux' 'tmp_31' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 628 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1091 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1043" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 628 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1091' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 629 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1092 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1044" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 629 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1092' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 630 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1093 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1045" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 630 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1093' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 631 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1094 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1046" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 631 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1094' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 632 [1/1] (1.82ns)   --->   "%tmp_32 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1091, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1092, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1093, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1094, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 632 'sparsemux' 'tmp_32' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 633 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1095 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1047" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 633 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1095' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 634 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1096 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1048" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 634 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1096' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 635 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1097 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1049" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 635 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1097' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 636 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1098 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1050" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 636 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1098' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 637 [1/1] (1.82ns)   --->   "%tmp_33 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1095, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1096, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1097, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1098, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 637 'sparsemux' 'tmp_33' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 638 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1099 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 638 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1099' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 639 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1100 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 639 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1100' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 640 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1101 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 640 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1101' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 641 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1102 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 641 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1102' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 642 [1/1] (1.82ns)   --->   "%tmp_34 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1099, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1100, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1101, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1102, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 642 'sparsemux' 'tmp_34' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 643 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1103 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 643 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1103' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 644 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1104 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1056" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 644 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1104' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 645 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1105 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1057" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 645 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1105' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 646 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1106 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1058" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 646 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1106' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 647 [1/1] (1.82ns)   --->   "%tmp_35 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1103, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1104, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1105, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1106, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 647 'sparsemux' 'tmp_35' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 648 [1/1] (2.06ns)   --->   "%input_size_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %tmp_30, i3 1, i8 %tmp_31, i3 2, i8 %tmp_32, i3 3, i8 %tmp_33, i3 4, i8 %tmp_34, i3 5, i8 %tmp_35, i8 0, i3 %level_1" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 648 'sparsemux' 'input_size_3' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 649 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1107 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1059" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 649 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1107' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 650 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1108 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1060" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 650 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1108' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 651 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1109 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1061" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 651 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1109' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 652 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1110 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1062" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 652 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1110' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 653 [1/1] (1.82ns)   --->   "%tmp_36 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1107, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1108, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1109, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1110, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 653 'sparsemux' 'tmp_36' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 654 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1111 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1063" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 654 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1111' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 655 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1112 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1064" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 655 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1112' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 656 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1113 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1065" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 656 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1113' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 657 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1114 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1066" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 657 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1114' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 658 [1/1] (1.82ns)   --->   "%tmp_37 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1111, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1112, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1113, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1114, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 658 'sparsemux' 'tmp_37' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 659 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1115 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1067" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 659 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1115' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 660 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1116 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1068" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 660 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1116' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 661 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1117 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1069" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 661 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1117' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 662 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1118 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1070" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 662 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1118' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 663 [1/1] (1.82ns)   --->   "%tmp_38 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1115, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1116, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1117, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1118, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 663 'sparsemux' 'tmp_38' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 664 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1119 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1071" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 664 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1119' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 665 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1120 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1072" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 665 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1120' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 666 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1121 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1073" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 666 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1121' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 667 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1122 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1074" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 667 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1122' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 668 [1/1] (1.82ns)   --->   "%tmp_39 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1119, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1120, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1121, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1122, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 668 'sparsemux' 'tmp_39' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 669 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1123 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1075" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 669 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1123' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 670 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1124 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1076" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 670 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1124' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 671 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1125 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1077" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 671 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1125' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 672 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1126 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1078" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 672 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1126' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 673 [1/1] (1.82ns)   --->   "%tmp_40 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1123, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1124, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1125, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1126, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 673 'sparsemux' 'tmp_40' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 674 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1127 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1079" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 674 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1127' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 675 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1128 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1080" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 675 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1128' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 676 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1129 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1081" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 676 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1129' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 677 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1130 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1082" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 677 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1130' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 678 [1/1] (1.82ns)   --->   "%tmp_41 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1127, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1128, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1129, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1130, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 678 'sparsemux' 'tmp_41' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 679 [1/1] (2.06ns)   --->   "%input_direction_2 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.6i3.i3.i3, i3 0, i3 %tmp_36, i3 1, i3 %tmp_37, i3 2, i3 %tmp_38, i3 3, i3 %tmp_39, i3 4, i3 %tmp_40, i3 5, i3 %tmp_41, i3 0, i3 %level_1" [order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408]   --->   Operation 679 'sparsemux' 'input_direction_2' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 680 [1/1] (0.00ns)   --->   "%input_size_1_load_48 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 680 'load' 'input_size_1_load_48' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 681 [1/1] (0.00ns)   --->   "%input_direction_load_48 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 681 'load' 'input_direction_load_48' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 682 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 682 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 683 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_48, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1053" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 683 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 684 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 684 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 685 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_48, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1077" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 685 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 686 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3781" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 686 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 687 [1/1] (0.00ns)   --->   "%input_size_1_load_47 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 687 'load' 'input_size_1_load_47' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 688 [1/1] (0.00ns)   --->   "%input_direction_load_47 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 688 'load' 'input_direction_load_47' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 689 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 689 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 690 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_47, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1052" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 690 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 691 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 691 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 692 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_47, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1076" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 692 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 693 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3781" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 693 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 694 [1/1] (0.00ns)   --->   "%input_size_1_load_46 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 694 'load' 'input_size_1_load_46' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 695 [1/1] (0.00ns)   --->   "%input_direction_load_46 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 695 'load' 'input_direction_load_46' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 696 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 696 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 697 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_46, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1051" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 697 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 698 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 698 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 699 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_46, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1075" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 699 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3781" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 700 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 701 [1/1] (0.00ns)   --->   "%input_size_1_load_45 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 701 'load' 'input_size_1_load_45' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 702 [1/1] (0.00ns)   --->   "%input_direction_load_45 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 702 'load' 'input_direction_load_45' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 703 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 703 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 704 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_45, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1054" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 704 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 705 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 705 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 706 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_45, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1078" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 706 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 707 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3781" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 707 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 708 [1/1] (0.00ns)   --->   "%input_size_1_load_44 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 708 'load' 'input_size_1_load_44' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 709 [1/1] (0.00ns)   --->   "%input_direction_load_44 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 709 'load' 'input_direction_load_44' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 710 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 710 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 711 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_44, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1049" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 711 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 712 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 712 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 713 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_44, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1073" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 713 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 714 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3775" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 714 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 715 [1/1] (0.00ns)   --->   "%input_size_1_load_43 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 715 'load' 'input_size_1_load_43' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 716 [1/1] (0.00ns)   --->   "%input_direction_load_43 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 716 'load' 'input_direction_load_43' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 717 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 717 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 718 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_43, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1048" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 718 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 719 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 719 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 720 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_43, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1072" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 720 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 721 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3775" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 721 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 722 [1/1] (0.00ns)   --->   "%input_size_1_load_42 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 722 'load' 'input_size_1_load_42' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 723 [1/1] (0.00ns)   --->   "%input_direction_load_42 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 723 'load' 'input_direction_load_42' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 724 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 724 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 725 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_42, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1047" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 725 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 726 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 726 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 727 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_42, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1071" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 727 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3775" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 728 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 729 [1/1] (0.00ns)   --->   "%input_size_1_load_41 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 729 'load' 'input_size_1_load_41' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 730 [1/1] (0.00ns)   --->   "%input_direction_load_41 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 730 'load' 'input_direction_load_41' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 731 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 731 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 732 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_41, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1050" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 732 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 733 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 733 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 734 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_41, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1074" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 734 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 735 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3775" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 735 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 736 [1/1] (0.00ns)   --->   "%input_size_1_load_40 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 736 'load' 'input_size_1_load_40' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 737 [1/1] (0.00ns)   --->   "%input_direction_load_40 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 737 'load' 'input_direction_load_40' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 738 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 738 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 739 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_40, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1045" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 739 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 740 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 740 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 741 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_40, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1069" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 741 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3769" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 742 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 743 [1/1] (0.00ns)   --->   "%input_size_1_load_39 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 743 'load' 'input_size_1_load_39' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 744 [1/1] (0.00ns)   --->   "%input_direction_load_39 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 744 'load' 'input_direction_load_39' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 745 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 745 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 746 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_39, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1044" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 746 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 747 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 747 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 748 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_39, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1068" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 748 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3769" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 749 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 750 [1/1] (0.00ns)   --->   "%input_size_1_load_38 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 750 'load' 'input_size_1_load_38' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 751 [1/1] (0.00ns)   --->   "%input_direction_load_38 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 751 'load' 'input_direction_load_38' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 752 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 752 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 753 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_38, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1043" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 753 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 754 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 754 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 755 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_38, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1067" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 755 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3769" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 756 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 757 [1/1] (0.00ns)   --->   "%input_size_1_load_37 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 757 'load' 'input_size_1_load_37' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 758 [1/1] (0.00ns)   --->   "%input_direction_load_37 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 758 'load' 'input_direction_load_37' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 759 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 759 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 760 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_37, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1046" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 760 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 761 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 761 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 762 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_37, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1070" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 762 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 763 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3769" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 763 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 764 [1/1] (0.00ns)   --->   "%input_size_1_load_36 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 764 'load' 'input_size_1_load_36' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 765 [1/1] (0.00ns)   --->   "%input_direction_load_36 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 765 'load' 'input_direction_load_36' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 766 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 766 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 767 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_36, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1041" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 767 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 768 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 768 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 769 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_36, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1065" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 769 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3763" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 770 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 771 [1/1] (0.00ns)   --->   "%input_size_1_load_35 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 771 'load' 'input_size_1_load_35' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 772 [1/1] (0.00ns)   --->   "%input_direction_load_35 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 772 'load' 'input_direction_load_35' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 773 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 773 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 774 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_35, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1040" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 774 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 775 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 775 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 776 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_35, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1064" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 776 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3763" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 777 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 778 [1/1] (0.00ns)   --->   "%input_size_1_load_34 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 778 'load' 'input_size_1_load_34' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 779 [1/1] (0.00ns)   --->   "%input_direction_load_34 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 779 'load' 'input_direction_load_34' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 780 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 780 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 781 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_34, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1039" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 781 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 782 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 782 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 783 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_34, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1063" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 783 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 784 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3763" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 784 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 785 [1/1] (0.00ns)   --->   "%input_size_1_load_33 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 785 'load' 'input_size_1_load_33' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 786 [1/1] (0.00ns)   --->   "%input_direction_load_33 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 786 'load' 'input_direction_load_33' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 787 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 787 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 788 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_33, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1042" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 788 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 789 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 789 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 790 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_33, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1066" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 790 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3763" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 791 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 792 [1/1] (0.00ns)   --->   "%input_size_1_load_32 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 792 'load' 'input_size_1_load_32' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 793 [1/1] (0.00ns)   --->   "%input_direction_load_32 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 793 'load' 'input_direction_load_32' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 794 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 794 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 795 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_32, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1057" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 795 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 796 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 796 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 797 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_32, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1081" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 797 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 798 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3787" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 798 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 799 [1/1] (0.00ns)   --->   "%input_size_1_load_31 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 799 'load' 'input_size_1_load_31' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 800 [1/1] (0.00ns)   --->   "%input_direction_load_31 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 800 'load' 'input_direction_load_31' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 801 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 801 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 802 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_31, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1056" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 802 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 803 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 803 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 804 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_31, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1080" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 804 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3787" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 805 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 806 [1/1] (0.00ns)   --->   "%input_size_1_load_30 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 806 'load' 'input_size_1_load_30' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 807 [1/1] (0.00ns)   --->   "%input_direction_load_30 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 807 'load' 'input_direction_load_30' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 808 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 808 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 809 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_30, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1055" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 809 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 810 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 810 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 811 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_30, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1079" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 811 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 812 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3787" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 812 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 813 [1/1] (0.00ns)   --->   "%input_size_1_load_29 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 813 'load' 'input_size_1_load_29' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 814 [1/1] (0.00ns)   --->   "%input_direction_load_29 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 814 'load' 'input_direction_load_29' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 815 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 815 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 816 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_29, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1058" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 816 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 817 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 817 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 818 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_29, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1082" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 818 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 819 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3787" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 819 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 820 [1/1] (0.00ns)   --->   "%input_size_1_load_28 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 820 'load' 'input_size_1_load_28' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 821 [1/1] (0.00ns)   --->   "%input_direction_load_28 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 821 'load' 'input_direction_load_28' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 822 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 822 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 823 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_28, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1037" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 823 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 824 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 824 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 825 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_28, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1061" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 825 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 826 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3757" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 826 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 827 [1/1] (0.00ns)   --->   "%input_size_1_load_27 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 827 'load' 'input_size_1_load_27' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 828 [1/1] (0.00ns)   --->   "%input_direction_load_27 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 828 'load' 'input_direction_load_27' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 829 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 829 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 830 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_27, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1036" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 830 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 831 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 831 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 832 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_27, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1060" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 832 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 833 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3757" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 833 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 834 [1/1] (0.00ns)   --->   "%input_size_1_load_26 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 834 'load' 'input_size_1_load_26' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 835 [1/1] (0.00ns)   --->   "%input_direction_load_26 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 835 'load' 'input_direction_load_26' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 836 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 836 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 837 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_26, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1035" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 837 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 838 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 838 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 839 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_26, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1059" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 839 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 840 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3757" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 840 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 841 [1/1] (0.00ns)   --->   "%input_size_1_load_25 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 841 'load' 'input_size_1_load_25' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 842 [1/1] (0.00ns)   --->   "%input_direction_load_25 = load i3 %input_direction" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 842 'load' 'input_direction_load_25' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 843 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 843 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 844 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i8 %input_size_1_load_25, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1038" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 844 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 845 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 845 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 846 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln99 = store i3 %input_direction_load_25, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1062" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 846 'store' 'store_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln99 = br void %arrayidx578.i1486.3.exit3757" [order_book_src/priority_queue.cpp:99->order_book_src/priority_queue.cpp:408]   --->   Operation 847 'br' 'br_ln99' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 848 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 848 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867' <Predicate = (icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 849 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 849 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868' <Predicate = (icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 850 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 850 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869' <Predicate = (icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 851 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 851 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870' <Predicate = (icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 852 [1/1] (1.82ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_867, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_868, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_869, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_870, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 852 'sparsemux' 'tmp_6' <Predicate = (icmp_ln92 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 853 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_871 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 853 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_871' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 854 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_872 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 854 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_872' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 855 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_873 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 855 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_873' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 856 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_874 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 856 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_874' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 857 [1/1] (1.82ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_871, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_872, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_873, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_874, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 857 'sparsemux' 'tmp_7' <Predicate = (icmp_ln92 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 858 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 858 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 859 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 859 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 860 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 860 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 861 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 861 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 862 [1/1] (1.82ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_875, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_876, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_877, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_878, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 862 'sparsemux' 'tmp_8' <Predicate = (icmp_ln92 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 863 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 863 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 864 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 864 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 865 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 865 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 866 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 866 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 867 [1/1] (1.82ns)   --->   "%tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_879, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_880, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_881, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_882, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 867 'sparsemux' 'tmp_9' <Predicate = (icmp_ln92 & level_1 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 868 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 868 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 869 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 869 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 870 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 870 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 871 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 871 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 872 [1/1] (1.82ns)   --->   "%tmp_10 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_883, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_884, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_885, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_886, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 872 'sparsemux' 'tmp_10' <Predicate = (icmp_ln92 & level_1 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 873 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 873 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 874 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 874 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 875 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 875 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 876 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 876 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 877 [1/1] (1.82ns)   --->   "%tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_887, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_888, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_889, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_890, i8 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 877 'sparsemux' 'tmp_11' <Predicate = (icmp_ln92 & level_1 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 878 [1/1] (2.06ns)   --->   "%input_size_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %tmp_6, i3 1, i8 %tmp_7, i3 2, i8 %tmp_8, i3 3, i8 %tmp_9, i3 4, i8 %tmp_10, i3 5, i8 %tmp_11, i8 0, i3 %level_1" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 878 'sparsemux' 'input_size_2' <Predicate = (icmp_ln92)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 879 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 879 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915' <Predicate = (icmp_ln92 & trunc_ln88 == 0 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 880 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 880 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916' <Predicate = (icmp_ln92 & trunc_ln88 == 1 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 881 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 881 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917' <Predicate = (icmp_ln92 & trunc_ln88 == 2 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 882 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 882 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918' <Predicate = (icmp_ln92 & trunc_ln88 == 3 & level_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 883 [1/1] (1.82ns)   --->   "%tmp_18 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 883 'sparsemux' 'tmp_18' <Predicate = (icmp_ln92 & level_1 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 884 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 884 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 885 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 885 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 886 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 886 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 887 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 887 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 888 [1/1] (1.82ns)   --->   "%tmp_19 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 888 'sparsemux' 'tmp_19' <Predicate = (icmp_ln92 & level_1 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 889 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 889 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 890 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 890 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 891 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 891 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 892 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 892 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 893 [1/1] (1.82ns)   --->   "%tmp_20 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 893 'sparsemux' 'tmp_20' <Predicate = (icmp_ln92 & level_1 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 894 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 894 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 895 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 895 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 896 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 896 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 897 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 897 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 898 [1/1] (1.82ns)   --->   "%tmp_21 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 898 'sparsemux' 'tmp_21' <Predicate = (icmp_ln92 & level_1 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 899 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 899 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 900 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 900 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 901 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 901 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 902 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 902 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 903 [1/1] (1.82ns)   --->   "%tmp_22 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 903 'sparsemux' 'tmp_22' <Predicate = (icmp_ln92 & level_1 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 904 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 904 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 905 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 905 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 906 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 906 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 907 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 907 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 908 [1/1] (1.82ns)   --->   "%tmp_23 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938, i3 0, i2 %trunc_ln88" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 908 'sparsemux' 'tmp_23' <Predicate = (icmp_ln92 & level_1 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 909 [1/1] (2.06ns)   --->   "%input_direction_1 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.6i3.i3.i3, i3 0, i3 %tmp_18, i3 1, i3 %tmp_19, i3 2, i3 %tmp_20, i3 3, i3 %tmp_21, i3 4, i3 %tmp_22, i3 5, i3 %tmp_23, i3 0, i3 %level_1" [order_book_src/priority_queue.cpp:95->order_book_src/priority_queue.cpp:408]   --->   Operation 909 'sparsemux' 'input_direction_1' <Predicate = (icmp_ln92)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 910 [1/1] (0.00ns)   --->   "%input_size_1_load_24 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 910 'load' 'input_size_1_load_24' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 911 [1/1] (0.00ns)   --->   "%input_direction_load_24 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 911 'load' 'input_direction_load_24' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 912 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 912 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 913 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_24, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_813" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 913 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 914 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_837" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 914 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 915 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_24, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_861" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 915 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 916 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3739" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 916 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 917 [1/1] (0.00ns)   --->   "%input_size_1_load_23 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 917 'load' 'input_size_1_load_23' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 918 [1/1] (0.00ns)   --->   "%input_direction_load_23 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 918 'load' 'input_direction_load_23' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 919 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 919 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 920 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_23, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_812" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 920 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 921 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_836" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 921 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 922 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_23, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_860" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 922 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 923 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3739" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 923 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 924 [1/1] (0.00ns)   --->   "%input_size_1_load_22 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 924 'load' 'input_size_1_load_22' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 925 [1/1] (0.00ns)   --->   "%input_direction_load_22 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 925 'load' 'input_direction_load_22' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 926 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 926 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 927 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_22, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_811" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 927 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 928 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_835" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 928 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 929 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_22, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_859" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 929 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 930 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3739" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 930 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 931 [1/1] (0.00ns)   --->   "%input_size_1_load_21 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 931 'load' 'input_size_1_load_21' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 932 [1/1] (0.00ns)   --->   "%input_direction_load_21 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 932 'load' 'input_direction_load_21' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 933 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 933 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 934 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_21, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_814" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 934 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 935 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_838" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 935 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 936 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_21, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_862" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 936 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 937 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3739" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 937 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 938 [1/1] (0.00ns)   --->   "%input_size_1_load_20 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 938 'load' 'input_size_1_load_20' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 939 [1/1] (0.00ns)   --->   "%input_direction_load_20 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 939 'load' 'input_direction_load_20' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 940 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 940 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 941 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_20, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_809" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 941 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 942 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_833" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 942 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 943 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_20, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_857" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 943 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 944 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3733" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 944 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 945 [1/1] (0.00ns)   --->   "%input_size_1_load_19 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 945 'load' 'input_size_1_load_19' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 946 [1/1] (0.00ns)   --->   "%input_direction_load_19 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 946 'load' 'input_direction_load_19' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 947 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 947 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 948 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_19, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_808" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 948 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 949 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_832" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 949 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 950 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_19, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_856" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 950 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 951 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3733" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 951 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 952 [1/1] (0.00ns)   --->   "%input_size_1_load_18 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 952 'load' 'input_size_1_load_18' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 953 [1/1] (0.00ns)   --->   "%input_direction_load_18 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 953 'load' 'input_direction_load_18' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 954 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 954 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 955 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_18, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_807" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 955 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 956 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_831" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 956 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 957 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_18, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_855" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 957 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 958 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3733" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 958 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 959 [1/1] (0.00ns)   --->   "%input_size_1_load_17 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 959 'load' 'input_size_1_load_17' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 960 [1/1] (0.00ns)   --->   "%input_direction_load_17 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 960 'load' 'input_direction_load_17' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 961 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 961 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 962 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_17, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_810" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 962 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 963 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_834" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 963 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 964 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_17, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_858" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 964 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3733" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 965 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 3 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 966 [1/1] (0.00ns)   --->   "%input_size_1_load_16 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 966 'load' 'input_size_1_load_16' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 967 [1/1] (0.00ns)   --->   "%input_direction_load_16 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 967 'load' 'input_direction_load_16' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 968 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 968 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 969 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_16, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_805" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 969 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 970 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_829" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 970 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 971 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_16, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_853" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 971 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3727" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 972 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 973 [1/1] (0.00ns)   --->   "%input_size_1_load_15 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 973 'load' 'input_size_1_load_15' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 974 [1/1] (0.00ns)   --->   "%input_direction_load_15 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 974 'load' 'input_direction_load_15' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 975 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 975 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 976 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_15, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_804" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 976 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 977 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_828" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 977 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 978 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_15, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_852" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 978 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 979 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3727" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 979 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 980 [1/1] (0.00ns)   --->   "%input_size_1_load_14 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 980 'load' 'input_size_1_load_14' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 981 [1/1] (0.00ns)   --->   "%input_direction_load_14 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 981 'load' 'input_direction_load_14' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 982 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 982 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 983 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_14, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_803" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 983 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 984 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_827" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 984 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 985 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_14, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_851" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 985 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3727" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 986 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 987 [1/1] (0.00ns)   --->   "%input_size_1_load_13 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 987 'load' 'input_size_1_load_13' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 988 [1/1] (0.00ns)   --->   "%input_direction_load_13 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 988 'load' 'input_direction_load_13' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 989 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 989 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 990 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_13, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_806" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 990 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 991 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_830" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 991 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 992 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_13, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_854" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 992 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 993 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3727" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 993 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 994 [1/1] (0.00ns)   --->   "%input_size_1_load_12 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 994 'load' 'input_size_1_load_12' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 995 [1/1] (0.00ns)   --->   "%input_direction_load_12 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 995 'load' 'input_direction_load_12' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 996 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 996 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 997 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_12, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_801" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 997 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 998 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_825" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 998 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 999 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_12, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_849" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 999 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1000 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3721" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1000 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 1001 [1/1] (0.00ns)   --->   "%input_size_1_load_11 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1001 'load' 'input_size_1_load_11' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 1002 [1/1] (0.00ns)   --->   "%input_direction_load_11 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1002 'load' 'input_direction_load_11' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 1003 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1003 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1004 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_11, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_800" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1004 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1005 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_824" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1005 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1006 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_11, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_848" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1006 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1007 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3721" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1007 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 1008 [1/1] (0.00ns)   --->   "%input_size_1_load_10 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1008 'load' 'input_size_1_load_10' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 1009 [1/1] (0.00ns)   --->   "%input_direction_load_10 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1009 'load' 'input_direction_load_10' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 1010 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1010 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1011 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_799" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1011 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1012 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_823" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1012 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1013 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_847" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1013 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1014 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3721" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1014 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 1015 [1/1] (0.00ns)   --->   "%input_size_1_load_9 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1015 'load' 'input_size_1_load_9' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 1016 [1/1] (0.00ns)   --->   "%input_direction_load_9 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1016 'load' 'input_direction_load_9' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 1017 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1017 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1018 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_9, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_802" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1018 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1019 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_826" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1019 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1020 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_9, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_850" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1020 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1021 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3721" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1021 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 1022 [1/1] (0.00ns)   --->   "%input_size_1_load_8 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1022 'load' 'input_size_1_load_8' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 1023 [1/1] (0.00ns)   --->   "%input_direction_load_8 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1023 'load' 'input_direction_load_8' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 1024 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1024 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1025 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_817" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1025 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1026 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_841" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1026 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1027 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_865" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1027 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1028 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3745" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1028 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 1029 [1/1] (0.00ns)   --->   "%input_size_1_load_7 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1029 'load' 'input_size_1_load_7' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 1030 [1/1] (0.00ns)   --->   "%input_direction_load_7 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1030 'load' 'input_direction_load_7' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 1031 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1031 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1032 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_7, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_816" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1032 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1033 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_840" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1033 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1034 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_7, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_864" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1034 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1035 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3745" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1035 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 1036 [1/1] (0.00ns)   --->   "%input_size_1_load_6 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1036 'load' 'input_size_1_load_6' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 1037 [1/1] (0.00ns)   --->   "%input_direction_load_6 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1037 'load' 'input_direction_load_6' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 1038 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1038 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1039 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_6, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_815" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1039 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1040 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_839" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1040 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1041 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_6, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_863" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1041 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1042 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3745" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1042 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 1043 [1/1] (0.00ns)   --->   "%input_size_1_load_5 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1043 'load' 'input_size_1_load_5' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 1044 [1/1] (0.00ns)   --->   "%input_direction_load_5 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1044 'load' 'input_direction_load_5' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 1045 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1045 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1046 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_5, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_818" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1046 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1047 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_842" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1047 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1048 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_5, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_866" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1048 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1049 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3745" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1049 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 == 5 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 1050 [1/1] (0.00ns)   --->   "%input_size_1_load_4 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1050 'load' 'input_size_1_load_4' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 1051 [1/1] (0.00ns)   --->   "%input_direction_load_4 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1051 'load' 'input_direction_load_4' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 1052 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1052 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1053 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_797" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1053 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1054 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_821" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1054 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1055 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_845" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1055 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1056 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3715" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1056 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_7 : Operation 1057 [1/1] (0.00ns)   --->   "%input_size_1_load_3 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1057 'load' 'input_size_1_load_3' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 1058 [1/1] (0.00ns)   --->   "%input_direction_load_3 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1058 'load' 'input_direction_load_3' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 1059 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1059 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1060 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_3, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_796" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1060 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1061 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_820" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1061 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1062 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_3, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_844" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1062 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1063 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3715" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1063 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_7 : Operation 1064 [1/1] (0.00ns)   --->   "%input_size_1_load_2 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1064 'load' 'input_size_1_load_2' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 1065 [1/1] (0.00ns)   --->   "%input_direction_load_2 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1065 'load' 'input_direction_load_2' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 1066 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1066 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1067 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_795" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1067 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1068 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_819" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1068 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1069 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_843" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1069 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1070 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3715" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1070 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_7 : Operation 1071 [1/1] (0.00ns)   --->   "%input_size_1_load_1 = load i8 %input_size_1" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1071 'load' 'input_size_1_load_1' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 1072 [1/1] (0.00ns)   --->   "%input_direction_load_1 = load i3 %input_direction" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1072 'load' 'input_direction_load_1' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_7 : Operation 1073 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_price_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1073 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1074 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %input_size_1_load_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_798" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1074 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 1075 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i16 %input_orderID_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_822" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1075 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 1076 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i3 %input_direction_load_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_846" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1076 'store' 'store_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_7 : Operation 1077 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx3210.i1488.3.exit3715" [order_book_src/priority_queue.cpp:94->order_book_src/priority_queue.cpp:408]   --->   Operation 1077 'br' 'br_ln94' <Predicate = (icmp_ln92 & level_1 != 5 & level_1 != 1 & level_1 != 2 & level_1 != 3 & level_1 != 4 & trunc_ln88 == 3)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.70>
ST_8 : Operation 1078 [1/1] (1.70ns)   --->   "%store_ln362 = store i3 %input_direction_2, i3 %input_direction" [order_book_src/priority_queue.cpp:362]   --->   Operation 1078 'store' 'store_ln362' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.70>
ST_8 : Operation 1079 [1/1] (1.70ns)   --->   "%store_ln362 = store i8 %input_size_3, i8 %input_size_1" [order_book_src/priority_queue.cpp:362]   --->   Operation 1079 'store' 'store_ln362' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 1.70>
ST_8 : Operation 1080 [1/1] (0.00ns)   --->   "%br_ln101 = br void %if.end63.i" [order_book_src/priority_queue.cpp:101->order_book_src/priority_queue.cpp:408]   --->   Operation 1080 'br' 'br_ln101' <Predicate = (!icmp_ln92 & icmp_ln97 & icmp_ln97_1)> <Delay = 0.00>
ST_8 : Operation 1081 [1/1] (1.70ns)   --->   "%store_ln362 = store i3 %input_direction_1, i3 %input_direction" [order_book_src/priority_queue.cpp:362]   --->   Operation 1081 'store' 'store_ln362' <Predicate = (icmp_ln92)> <Delay = 1.70>
ST_8 : Operation 1082 [1/1] (1.70ns)   --->   "%store_ln362 = store i8 %input_size_2, i8 %input_size_1" [order_book_src/priority_queue.cpp:362]   --->   Operation 1082 'store' 'store_ln362' <Predicate = (icmp_ln92)> <Delay = 1.70>
ST_8 : Operation 1083 [1/1] (0.00ns)   --->   "%br_ln96 = br void %if.end63.i" [order_book_src/priority_queue.cpp:96->order_book_src/priority_queue.cpp:408]   --->   Operation 1083 'br' 'br_ln96' <Predicate = (icmp_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln88', order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408) of variable 'zext_ln68_cast' on local variable 'i', order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408 [223]  (1.588 ns)
	'load' operation 4 bit ('i', order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408) on local variable 'i', order_book_src/priority_queue.cpp:88->order_book_src/priority_queue.cpp:408 [228]  (0.000 ns)
	'add' operation 4 bit ('level', order_book_src/priority_queue.cpp:102->order_book_src/priority_queue.cpp:408) [1083]  (1.735 ns)
	blocking operation 2.18 ns on control path)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408) [242]  (0.000 ns)
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55' [266]  (3.254 ns)

 <State 3>: 7.146ns
The critical path consists of the following:
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_55' [266]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_s', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408) [270]  (1.827 ns)
	'sparsemux' operation 16 bit ('input.price', order_book_src/priority_queue.cpp:92->order_book_src/priority_queue.cpp:408) [296]  (2.065 ns)

 <State 4>: 3.665ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408) [303]  (0.000 ns)
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_83' [327]  (3.254 ns)
	blocking operation 0.411 ns on control path)

 <State 5>: 7.146ns
The critical path consists of the following:
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_83' [327]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_24', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408) [331]  (1.827 ns)
	'sparsemux' operation 16 bit ('input.orderID', order_book_src/priority_queue.cpp:97->order_book_src/priority_queue.cpp:408) [357]  (2.065 ns)

 <State 6>: 3.784ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1035', order_book_src/priority_queue.cpp:98->order_book_src/priority_queue.cpp:408) [361]  (0.000 ns)
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083', order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_27' [409]  (3.254 ns)
	blocking operation 0.5303 ns on control path)

 <State 7>: 7.146ns
The critical path consists of the following:
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1083', order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_27' [409]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_30', order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408) [413]  (1.827 ns)
	'sparsemux' operation 8 bit ('input.size', order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408) [439]  (2.065 ns)

 <State 8>: 1.707ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln362', order_book_src/priority_queue.cpp:362) of variable 'input.direction', order_book_src/priority_queue.cpp:100->order_book_src/priority_queue.cpp:408 on local variable 'input.direction', order_book_src/priority_queue.cpp:362 [689]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
