# 32-Bit-5-Stage-Pipelined-RISC-V-Processor
Implemented a 32-bit 5-stage RISC-V processor with branch predictor using Verilog. Optimized the Fibonacci algorithm in Assembly Language and demonstrated its performance on FPGA
