m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/simulation/modelsim
valu
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1572283873
!i10b 1
!s100 =1Cme]Bz]B]LXKHMefK0g3
IKM<zD9kUKRL^k`PY8GihE1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
R0
w1572283629
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1572283873.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work {+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3}
Z8 tCvgOpt 0
valudec
R1
R2
!i10b 1
!s100 B[>PA2eZmdhniH22njIl<3
IU_RI3:[V^D?T>CTo_RJBL2
R3
!s105 aludec_sv_unit
S1
R0
w1565980462
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv
L0 3
R4
r1
!s85 0
31
Z9 !s108 1572283872.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv|
!i113 1
R6
R7
R8
vcontroller
R1
Z10 !s110 1572283872
!i10b 1
!s100 z`gO1FUHJhkAOhaD[eS922
Iz<i8LVR1AGQdO93iRje8T3
R3
!s105 controller_sv_unit
S1
R0
w1566832267
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv|
!i113 1
R6
R7
R8
vdatapath
R1
R10
!i10b 1
!s100 ?M1RJ`[cYlNJT@6G`@<kR2
IBl]b3FlMY2[9;1beiYKJW0
R3
!s105 datapath_sv_unit
S1
R0
w1566831379
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv|
!i113 1
R6
R7
R8
vdecode
R1
R10
!i10b 1
!s100 >B695@19=VFLHnI7PCIf43
InjNchRQ@Y=B4H;0ck`WM53
R3
!s105 decode_sv_unit
S1
R0
w1566829885
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv|
!i113 1
R6
R7
R8
Edmem
Z11 w1569000671
Z12 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z13 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z14 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z15 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z16 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z17 8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd
Z18 FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd
l0
L12
Vbn3b0?2?3c<CA[;DdzR8^2
!s100 9UhgcemjCI:F<bA>GRZY=0
Z19 OV;C;10.5b;63
33
R2
!i10b 1
R5
Z20 !s90 -reportprogress|300|-2008|-work|work|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd|
Z21 !s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd|
!i113 1
Z22 o-2008 -work work
Z23 tExplicit 1 CvgOpt 0
Abehave
R12
R13
R14
R15
R16
DEx4 work 4 dmem 0 22 bn3b0?2?3c<CA[;DdzR8^2
l48
L21
VDh96PiNJ]7?7j;Lg;aQ4C2
!s100 :T59bj[[mPPf;6aL4X8bL0
R19
33
R2
!i10b 1
R5
R20
R21
!i113 1
R22
R23
vexecute
R1
R10
!i10b 1
!s100 lA[8;mQYE=BBKzZB4:o?;2
I?XJLJMGF5gfmD^VBA3Ofc2
R3
!s105 execute_sv_unit
S1
R0
w1570806340
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv|
!i113 1
R6
R7
R8
vfetch
R1
R10
!i10b 1
!s100 cTYZh]Z3QA0W7`ALIPSjm0
I9Qn8j<7@^<Wi9CbJnEi:11
R3
!s105 fetch_sv_unit
S1
R0
w1570806639
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv|
!i113 1
R6
R7
R8
vflopr
R1
Z24 !s110 1572283871
!i10b 1
!s100 J49jK_chWNbi6gESNf_d`3
Ij3RX<:d<fNZPV`;fK91FK2
R3
!s105 flopr_sv_unit
S1
R0
Z25 w1570796912
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv
L0 1
R4
r1
!s85 0
31
Z26 !s108 1572283871.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv|
!i113 1
R6
R7
R8
vimem
R1
R24
!i10b 1
!s100 fVN5a9@770bV0f4E^eoKI1
IYh1SeL3OI[KQg0jcK5GF70
R3
!s105 imem_sv_unit
S1
R0
R25
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv
L0 1
R4
r1
!s85 0
31
R26
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv|
!i113 1
R6
R7
R8
vmaindec
R1
R24
!i10b 1
!s100 maN>KAkf2KM1KOef20kgo0
IHoYTeIKNdaRkB@zKbIj8<3
R3
!s105 maindec_sv_unit
S1
R0
Z27 w1571841645
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv
L0 1
R4
r1
!s85 0
31
R26
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv|
!i113 1
R6
R7
R8
vmemory
R1
R24
!i10b 1
!s100 2oVfh`njDO=6=8JZkQzMO3
I]]8Gk^e[j6gL>jk3_kL_M3
R3
!s105 memory_sv_unit
S1
R0
w1565377197
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv
L0 3
R4
r1
!s85 0
31
R26
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv|
!i113 1
R6
R7
R8
vmux2
R1
R24
!i10b 1
!s100 ZcFDEPCUJJ5S4b`8L47QX0
I?X=TJfLAhkcOnhZXKlzYU0
R3
!s105 mux2_sv_unit
S1
R0
R27
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv
L0 3
R4
r1
!s85 0
31
R26
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv|
!i113 1
R6
R7
R8
vprocessor_arm
R1
Z28 !s110 1572283870
!i10b 1
!s100 NIJEBNU5H]_0gE@^?jcW41
I65hmST^E_jQM5dhCniA;K0
R3
!s105 processor_arm_sv_unit
S1
R0
w1566832944
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv
L0 3
R4
r1
!s85 0
31
Z29 !s108 1572283870.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv|
!i113 1
R6
R7
R8
vprocessor_tb
R1
R2
!i10b 1
!s100 `2g<4alGJR4C_cHeaS<CO2
I]z9WB]o:`0TO6H<KODHFK2
R3
!s105 processor_tb_sv_unit
S1
R0
w1566999538
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv|
!i113 1
R6
R7
R8
vregfile
R1
R28
!i10b 1
!s100 KYFX5GL9`]JoQnkQHZz[S0
I]HKRNH2<Tzhm74OhfYDVi0
R3
!s105 regfile_sv_unit
S1
R0
w1572283707
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv
L0 1
R4
r1
!s85 0
31
R29
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv|
!i113 1
R6
R7
R8
vsignext
R1
R28
!i10b 1
!s100 MzEzTJFS>i=G@f3oV[VLN1
I>dZmZmgJ7`1Nf6YCj:g=43
R3
!s105 signext_sv_unit
S1
R0
R25
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv
L0 1
R4
r1
!s85 0
31
R29
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv|
!i113 1
R6
R7
R8
vwriteback
R1
R28
!i10b 1
!s100 hk5;3<F?WSmSJ]D;T7OMW3
IN9M4jK80o8l0lM]mW<jXD0
R3
!s105 writeback_sv_unit
S1
R0
w1566830347
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv
L0 3
R4
r1
!s85 0
31
!s108 1572283869.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv|
!i113 1
R6
R7
R8
