Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/DFlip.vhd" in Library work.
Architecture behavioral of Entity dflip is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/alu(5).vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/ALUCtrl.vhd" in Library work.
Architecture behavioral of Entity aluctrl is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/Ctrl.vhd" in Library work.
Architecture behavioral of Entity ctrl is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/Mux2to1.vhd" in Library work.
Architecture behavioral of Entity mux2to1 is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/MuxReg.vhd" in Library work.
Architecture behavioral of Entity muxreg is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/PC.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/PCADD.vhd" in Library work.
Architecture behavioral of Entity pcadd is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/Shiftdat.vhd" in Library work.
Architecture behavioral of Entity shiftdat is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/SignExt.vhd" in Library work.
Architecture behavioral of Entity signext is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/addthirtytwo.vhd" in Library work.
Architecture behavioral of Entity addthirtytwo is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/andor.vhd" in Library work.
Architecture behavioral of Entity andor is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/datamem(3).vhd" in Library work.
Architecture behavioral of Entity datamem is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/instmem(4).vhd" in Library work.
Architecture behavioral of Entity instmem is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/regfile(1).vhd" in Library work.
Architecture behavioral of Entity regfile is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/shiftadd.vhd" in Library work.
Architecture behavioral of Entity shiftadd is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/IO.vhd" in Library work.
Architecture behavioral of Entity io is up to date.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/datapath.vhf" in Library work.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.
Compiling vhdl file "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/toplevel(3).vhd" in Library work.
Architecture behavioral of Entity toplevel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <datapath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUCtrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux2to1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MuxReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCADD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Shiftdat> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SignExt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addthirtytwo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <andor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <datamem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <instmem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <regfile> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shiftadd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IO> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DFlip> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behavioral>).
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <datapath> in library <work> (Architecture <behavioral>).
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ALUCtrl> in library <work> (Architecture <behavioral>).
Entity <ALUCtrl> analyzed. Unit <ALUCtrl> generated.

Analyzing Entity <Ctrl> in library <work> (Architecture <behavioral>).
Entity <Ctrl> analyzed. Unit <Ctrl> generated.

Analyzing Entity <Mux2to1> in library <work> (Architecture <behavioral>).
Entity <Mux2to1> analyzed. Unit <Mux2to1> generated.

Analyzing Entity <MuxReg> in library <work> (Architecture <behavioral>).
Entity <MuxReg> analyzed. Unit <MuxReg> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <DFlip> in library <work> (Architecture <behavioral>).
Entity <DFlip> analyzed. Unit <DFlip> generated.

Analyzing Entity <PCADD> in library <work> (Architecture <behavioral>).
Entity <PCADD> analyzed. Unit <PCADD> generated.

Analyzing Entity <Shiftdat> in library <work> (Architecture <behavioral>).
Entity <Shiftdat> analyzed. Unit <Shiftdat> generated.

Analyzing Entity <SignExt> in library <work> (Architecture <behavioral>).
Entity <SignExt> analyzed. Unit <SignExt> generated.

Analyzing Entity <addthirtytwo> in library <work> (Architecture <behavioral>).
Entity <addthirtytwo> analyzed. Unit <addthirtytwo> generated.

Analyzing Entity <andor> in library <work> (Architecture <behavioral>).
Entity <andor> analyzed. Unit <andor> generated.

Analyzing Entity <datamem> in library <work> (Architecture <behavioral>).
Entity <datamem> analyzed. Unit <datamem> generated.

Analyzing Entity <instmem> in library <work> (Architecture <behavioral>).
Entity <instmem> analyzed. Unit <instmem> generated.

Analyzing Entity <regfile> in library <work> (Architecture <behavioral>).
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <shiftadd> in library <work> (Architecture <behavioral>).
Entity <shiftadd> analyzed. Unit <shiftadd> generated.

Analyzing Entity <IO> in library <work> (Architecture <behavioral>).
Entity <IO> analyzed. Unit <IO> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/alu(5).vhd".
WARNING:Xst:646 - Signal <c32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <Carryout>.
    Found 1-bit tristate buffer for signal <Overflow>.
    Found 33-bit adder for signal <add_result>.
    Found 32-bit xor2 for signal <ALU_Result$xor0000> created at line 23.
    Found 33-bit subtractor for signal <sub_result>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Tristate(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALUCtrl>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/ALUCtrl.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <ALUC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ALUCtrl> synthesized.


Synthesizing Unit <Ctrl>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/Ctrl.vhd".
Unit <Ctrl> synthesized.


Synthesizing Unit <Mux2to1>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/Mux2to1.vhd".
Unit <Mux2to1> synthesized.


Synthesizing Unit <MuxReg>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/MuxReg.vhd".
Unit <MuxReg> synthesized.


Synthesizing Unit <PCADD>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/PCADD.vhd".
WARNING:Xst:1780 - Signal <add> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <Dout>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCADD> synthesized.


Synthesizing Unit <Shiftdat>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/Shiftdat.vhd".
WARNING:Xst:647 - Input <shiftee<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Shiftdat> synthesized.


Synthesizing Unit <SignExt>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/SignExt.vhd".
Unit <SignExt> synthesized.


Synthesizing Unit <addthirtytwo>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/addthirtytwo.vhd".
    Found 32-bit adder for signal <sum>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addthirtytwo> synthesized.


Synthesizing Unit <andor>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/andor.vhd".
Unit <andor> synthesized.


Synthesizing Unit <datamem>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/datamem(3).vhd".
WARNING:Xst:647 - Input <address<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <datamem> synthesized.


Synthesizing Unit <instmem>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/instmem(4).vhd".
WARNING:Xst:647 - Input <read_inst<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <RAM> is used but never assigned. Tied to default value.
    Found 256x8-bit ROM for signal <inst_out_23_16$varindex0000> created at line 93.
    Found 256x8-bit ROM for signal <inst_out_31_24$varindex0000> created at line 94.
    Found 256x8-bit ROM for signal <inst_out_7_0$varindex0000> created at line 91.
    Found 256x8-bit ROM for signal <inst_out_15_8$varindex0000> created at line 92.
    Found 8-bit adder for signal <a2>.
    Found 8-bit adder for signal <a3>.
    Found 8-bit adder for signal <a4>.
    Summary:
	inferred   4 ROM(s).
	inferred   3 Adder/Subtractor(s).
Unit <instmem> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/regfile(1).vhd".
    Found 32x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32x32-bit dual-port RAM <Mram_RAM_ren> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
Unit <regfile> synthesized.


Synthesizing Unit <shiftadd>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/shiftadd.vhd".
Unit <shiftadd> synthesized.


Synthesizing Unit <IO>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/IO.vhd".
    Found 32-bit register for signal <temp>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IO> synthesized.


Synthesizing Unit <DFlip>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/DFlip.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFlip> synthesized.


Synthesizing Unit <PC>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/PC.vhd".
Unit <PC> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/datapath.vhf".
WARNING:Xst:653 - Signal <XLXI_1_Carryin_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <datapath> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "//vmware-host/shared folders/Desktop/Proj6.5 part1/Proj6.3/toplevel(3).vhd".
WARNING:Xst:646 - Signal <temp<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x4-bit ROM for signal <enout>.
    Found 16x8-bit ROM for signal <temp>.
    Found 4-bit 4-to-1 multiplexer for signal <moutlsb>.
    Found 4-bit 4-to-1 multiplexer for signal <moutmsb>.
    Found 11-bit up counter for signal <qtemp>.
    Summary:
	inferred   2 ROM(s).
	inferred   1 Counter(s).
	inferred   8 Multiplexer(s).
Unit <toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port RAM                               : 2
 64x32-bit single-port RAM                             : 1
# ROMs                                                 : 6
 16x8-bit ROM                                          : 1
 256x8-bit ROM                                         : 4
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 8-bit adder                                           : 3
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 33
 1-bit register                                        : 32
 32-bit register                                       : 1
# Latches                                              : 1
 4-bit latch                                           : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <datamem>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <MemWrite>      | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <write_data>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <datamem> synthesized (advanced).

Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <write_reg>     |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_reg1>     |          |
    |     doB            | connected to signal <read_data1>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <write_reg>     |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_reg2>     |          |
    |     doB            | connected to signal <read_data2>    |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port distributed RAM                   : 2
 64x32-bit single-port distributed RAM                 : 1
# ROMs                                                 : 6
 16x8-bit ROM                                          : 1
 256x8-bit ROM                                         : 4
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
 8-bit adder                                           : 3
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Latches                                              : 1
 4-bit latch                                           : 1
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <toplevel> ...

Optimizing unit <datamem> ...

Optimizing unit <IO> ...

Optimizing unit <ALUCtrl> ...

Optimizing unit <PC> ...
WARNING:Xst:1710 - FF/Latch <MIPS/XLXI_9/PC_FLIP[0].input/Q> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MIPS/XLXI_9/PC_FLIP[1].input/Q> (without init value) has a constant value of 0 in block <toplevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[8].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[9].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[10].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[11].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[12].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[13].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[14].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[15].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[16].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[17].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[18].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[19].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[20].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[21].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[22].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[23].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[24].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[25].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[26].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[27].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[28].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[29].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[30].input/Q> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <MIPS/XLXI_9/PC_FLIP[31].input/Q> of sequential type is unconnected in block <toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 38.
FlipFlop MIPS/XLXI_9/PC_FLIP[2].input/Q has been replicated 2 time(s)
FlipFlop MIPS/XLXI_9/PC_FLIP[3].input/Q has been replicated 2 time(s)
FlipFlop MIPS/XLXI_9/PC_FLIP[4].input/Q has been replicated 2 time(s)
FlipFlop MIPS/XLXI_9/PC_FLIP[5].input/Q has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : toplevel.ngr
Top Level Output File Name         : toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 811
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 15
#      LUT2                        : 60
#      LUT2_D                      : 3
#      LUT3                        : 160
#      LUT3_D                      : 26
#      LUT3_L                      : 10
#      LUT4                        : 261
#      LUT4_D                      : 12
#      LUT4_L                      : 8
#      MUXCY                       : 87
#      MUXF5                       : 81
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 60
#      FDC                         : 11
#      FDE                         : 32
#      FDR                         : 14
#      LD                          : 3
# RAMS                             : 192
#      RAM16X1D                    : 128
#      RAM32X1S                    : 64
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 29
#      IBUF                        : 10
#      OBUF                        : 17
#      OBUFT                       : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      360  out of    960    37%  
 Number of Slice Flip Flops:             60  out of   1920     3%  
 Number of 4 input LUTs:                943  out of   1920    49%  
    Number used as logic:               559
    Number used as RAMs:                384
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of     83    37%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+----------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)      | Load  |
-------------------------------------------------------+----------------------------+-------+
clock1                                                 | BUFGP                      | 11    |
clock                                                  | BUFGP                      | 238   |
MIPS/XLXI_2/ALUC_not0001(MIPS/XLXI_2/ALUC_not0001501:O)| NONE(*)(MIPS/XLXI_2/ALUC_2)| 3     |
-------------------------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 11    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 15.987ns (Maximum Frequency: 62.549MHz)
   Minimum input arrival time before clock: 16.016ns
   Maximum output required time after clock: 15.540ns
   Maximum combinational path delay: 15.568ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock1'
  Clock period: 3.608ns (frequency: 277.177MHz)
  Total number of paths / destination ports: 66 / 11
-------------------------------------------------------------------------
Delay:               3.608ns (Levels of Logic = 3)
  Source:            qtemp_9 (FF)
  Destination:       qtemp_10 (FF)
  Source Clock:      clock1 rising
  Destination Clock: clock1 rising

  Data Path: qtemp_9 to qtemp_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.514   1.111  qtemp_9 (qtemp_9)
     LUT1:I0->O            1   0.612   0.000  Mcount_qtemp_cy<9>_rt (Mcount_qtemp_cy<9>_rt)
     MUXCY:S->O            0   0.404   0.000  Mcount_qtemp_cy<9> (Mcount_qtemp_cy<9>)
     XORCY:CI->O           1   0.699   0.000  Mcount_qtemp_xor<10> (Result<10>)
     FDC:D                     0.268          qtemp_10
    ----------------------------------------
    Total                      3.608ns (2.497ns logic, 1.111ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 15.987ns (frequency: 62.549MHz)
  Total number of paths / destination ports: 22664006 / 1294
-------------------------------------------------------------------------
Delay:               15.987ns (Levels of Logic = 42)
  Source:            MIPS/XLXI_9/PC_FLIP[7].input/Q (FF)
  Destination:       MIPS/XLXI_21/temp_31 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: MIPS/XLXI_9/PC_FLIP[7].input/Q to MIPS/XLXI_21/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.514   0.991  MIPS/XLXI_9/PC_FLIP[7].input/Q (MIPS/XLXI_9/PC_FLIP[7].input/Q)
     LUT3_D:I1->LO         1   0.612   0.103  MIPS/XLXI_5/Clkout<16>11_SW0 (N475)
     LUT4:I3->O           33   0.612   1.073  MIPS/XLXI_5/Clkout<16>11_1 (MIPS/XLXI_5/Clkout<16>11)
     RAM16X1D:DPRA0->DPO    1   0.612   0.387  MIPS/XLXI_18/Mram_RAM2 (MIPS/N169)
     LUT4:I2->O            4   0.612   0.502  MIPS/inst_LPM_MUX3211 (MIPS/XLXN_114<0>)
     LUT4:I3->O            1   0.612   0.000  MIPS/XLXI_1/Madd_add_result_lut<0> (MIPS/XLXI_1/Madd_add_result_lut<0>)
     MUXCY:S->O            1   0.404   0.000  MIPS/XLXI_1/Madd_add_result_cy<0> (MIPS/XLXI_1/Madd_add_result_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<1> (MIPS/XLXI_1/Madd_add_result_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<2> (MIPS/XLXI_1/Madd_add_result_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<3> (MIPS/XLXI_1/Madd_add_result_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<4> (MIPS/XLXI_1/Madd_add_result_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<5> (MIPS/XLXI_1/Madd_add_result_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<6> (MIPS/XLXI_1/Madd_add_result_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<7> (MIPS/XLXI_1/Madd_add_result_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<8> (MIPS/XLXI_1/Madd_add_result_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<9> (MIPS/XLXI_1/Madd_add_result_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<10> (MIPS/XLXI_1/Madd_add_result_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<11> (MIPS/XLXI_1/Madd_add_result_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<12> (MIPS/XLXI_1/Madd_add_result_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<13> (MIPS/XLXI_1/Madd_add_result_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<14> (MIPS/XLXI_1/Madd_add_result_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<15> (MIPS/XLXI_1/Madd_add_result_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<16> (MIPS/XLXI_1/Madd_add_result_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<17> (MIPS/XLXI_1/Madd_add_result_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<18> (MIPS/XLXI_1/Madd_add_result_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<19> (MIPS/XLXI_1/Madd_add_result_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<20> (MIPS/XLXI_1/Madd_add_result_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<21> (MIPS/XLXI_1/Madd_add_result_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<22> (MIPS/XLXI_1/Madd_add_result_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<23> (MIPS/XLXI_1/Madd_add_result_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<24> (MIPS/XLXI_1/Madd_add_result_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<25> (MIPS/XLXI_1/Madd_add_result_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<26> (MIPS/XLXI_1/Madd_add_result_cy<26>)
     XORCY:CI->O           1   0.699   0.387  MIPS/XLXI_1/Madd_add_result_xor<27> (MIPS/XLXI_1/add_result<27>)
     LUT3_D:I2->LO         1   0.612   0.103  MIPS/XLXI_1/ALU_Result<27>62 (N455)
     LUT4:I3->O            1   0.612   0.360  MIPS/XLXI_1/ALU_Result<27>65 (MIPS/XLXN_125<27>)
     LUT4:I3->O            1   0.612   0.000  MIPS/XLXI_21/temp_and00001_wg_lut<3> (MIPS/XLXI_21/temp_and00001_wg_lut<3>)
     MUXCY:S->O            1   0.404   0.000  MIPS/XLXI_21/temp_and00001_wg_cy<3> (MIPS/XLXI_21/temp_and00001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_21/temp_and00001_wg_cy<4> (MIPS/XLXI_21/temp_and00001_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_21/temp_and00001_wg_cy<5> (MIPS/XLXI_21/temp_and00001_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_21/temp_and00001_wg_cy<6> (MIPS/XLXI_21/temp_and00001_wg_cy<6>)
     MUXCY:CI->O          33   0.399   1.103  MIPS/XLXI_21/temp_and00001_wg_cy<7> (MIPS/XLXI_21/temp_and00001_wg_cy<7>)
     LUT3:I2->O           32   0.612   1.073  MIPS/XLXI_21/temp_and00001 (MIPS/XLXI_21/temp_and0000)
     FDE:CE                    0.483          MIPS/XLXI_21/temp_0
    ----------------------------------------
    Total                     15.987ns (9.905ns logic, 6.082ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 212720 / 956
-------------------------------------------------------------------------
Offset:              16.016ns (Levels of Logic = 35)
  Source:            reset (PAD)
  Destination:       MIPS/XLXI_21/temp_31 (FF)
  Destination Clock: clock rising

  Data Path: reset to MIPS/XLXI_21/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.106   1.226  reset_IBUF (reset_IBUF)
     LUT4:I0->O            1   0.612   0.360  MIPS/XLXI_3/temp<0>_SW1 (N187)
     LUT4_D:I3->O         45   0.612   1.228  MIPS/XLXI_3/temp<0> (MIPS/XLXN_144)
     LUT4:I0->O            4   0.612   0.651  MIPS/XLXI_7/Clkout<7>1 (MIPS/XLXN_115<7>)
     LUT2:I0->O            1   0.612   0.000  MIPS/XLXI_1/Madd_add_result_lut<7> (MIPS/XLXI_1/Madd_add_result_lut<7>)
     MUXCY:S->O            1   0.404   0.000  MIPS/XLXI_1/Madd_add_result_cy<7> (MIPS/XLXI_1/Madd_add_result_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<8> (MIPS/XLXI_1/Madd_add_result_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<9> (MIPS/XLXI_1/Madd_add_result_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<10> (MIPS/XLXI_1/Madd_add_result_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<11> (MIPS/XLXI_1/Madd_add_result_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<12> (MIPS/XLXI_1/Madd_add_result_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<13> (MIPS/XLXI_1/Madd_add_result_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<14> (MIPS/XLXI_1/Madd_add_result_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<15> (MIPS/XLXI_1/Madd_add_result_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<16> (MIPS/XLXI_1/Madd_add_result_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<17> (MIPS/XLXI_1/Madd_add_result_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<18> (MIPS/XLXI_1/Madd_add_result_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<19> (MIPS/XLXI_1/Madd_add_result_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<20> (MIPS/XLXI_1/Madd_add_result_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<21> (MIPS/XLXI_1/Madd_add_result_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<22> (MIPS/XLXI_1/Madd_add_result_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<23> (MIPS/XLXI_1/Madd_add_result_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<24> (MIPS/XLXI_1/Madd_add_result_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<25> (MIPS/XLXI_1/Madd_add_result_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<26> (MIPS/XLXI_1/Madd_add_result_cy<26>)
     XORCY:CI->O           1   0.699   0.387  MIPS/XLXI_1/Madd_add_result_xor<27> (MIPS/XLXI_1/add_result<27>)
     LUT3_D:I2->LO         1   0.612   0.103  MIPS/XLXI_1/ALU_Result<27>62 (N455)
     LUT4:I3->O            1   0.612   0.360  MIPS/XLXI_1/ALU_Result<27>65 (MIPS/XLXN_125<27>)
     LUT4:I3->O            1   0.612   0.000  MIPS/XLXI_21/temp_and00001_wg_lut<3> (MIPS/XLXI_21/temp_and00001_wg_lut<3>)
     MUXCY:S->O            1   0.404   0.000  MIPS/XLXI_21/temp_and00001_wg_cy<3> (MIPS/XLXI_21/temp_and00001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_21/temp_and00001_wg_cy<4> (MIPS/XLXI_21/temp_and00001_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_21/temp_and00001_wg_cy<5> (MIPS/XLXI_21/temp_and00001_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_21/temp_and00001_wg_cy<6> (MIPS/XLXI_21/temp_and00001_wg_cy<6>)
     MUXCY:CI->O          33   0.399   1.103  MIPS/XLXI_21/temp_and00001_wg_cy<7> (MIPS/XLXI_21/temp_and00001_wg_cy<7>)
     LUT3:I2->O           32   0.612   1.073  MIPS/XLXI_21/temp_and00001 (MIPS/XLXI_21/temp_and0000)
     FDE:CE                    0.483          MIPS/XLXI_21/temp_0
    ----------------------------------------
    Total                     16.016ns (9.525ns logic, 6.491ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MIPS/XLXI_2/ALUC_not0001'
  Total number of paths / destination ports: 26 / 2
-------------------------------------------------------------------------
Offset:              10.224ns (Levels of Logic = 6)
  Source:            MIPS/XLXI_2/ALUC_2 (LATCH)
  Destination:       overflow (PAD)
  Source Clock:      MIPS/XLXI_2/ALUC_not0001 falling

  Data Path: MIPS/XLXI_2/ALUC_2 to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              41   0.588   1.227  MIPS/XLXI_2/ALUC_2 (MIPS/XLXI_2/ALUC_2)
     LUT4:I0->O           37   0.612   1.143  MIPS/XLXI_1/ALU_Result<0>1011 (N144)
     LUT4:I1->O            1   0.612   0.000  MIPS/XLXI_1/ALU_Result<31>37_F (N372)
     MUXF5:I0->O           3   0.278   0.603  MIPS/XLXI_1/ALU_Result<31>37 (MIPS/XLXI_1/ALU_Result<31>37)
     LUT4:I0->O            2   0.612   0.410  MIPS/XLXI_1/ALU_Result<31>65 (MIPS/XLXN_125<31>)
     LUT3:I2->O            1   0.612   0.357  MIPS/XLXI_1/Overflow_mux00002 (MIPS/XLXI_1/Overflow_mux0000)
     OBUFT:I->O                3.169          overflow_OBUFT (overflow)
    ----------------------------------------
    Total                     10.224ns (6.483ns logic, 3.741ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 14619 / 14
-------------------------------------------------------------------------
Offset:              15.540ns (Levels of Logic = 41)
  Source:            MIPS/XLXI_9/PC_FLIP[7].input/Q (FF)
  Destination:       overflow (PAD)
  Source Clock:      clock rising

  Data Path: MIPS/XLXI_9/PC_FLIP[7].input/Q to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.514   0.991  MIPS/XLXI_9/PC_FLIP[7].input/Q (MIPS/XLXI_9/PC_FLIP[7].input/Q)
     LUT3_D:I1->LO         1   0.612   0.103  MIPS/XLXI_5/Clkout<16>11_SW0 (N475)
     LUT4:I3->O           33   0.612   1.073  MIPS/XLXI_5/Clkout<16>11_1 (MIPS/XLXI_5/Clkout<16>11)
     RAM16X1D:DPRA0->DPO    1   0.612   0.387  MIPS/XLXI_18/Mram_RAM2 (MIPS/N169)
     LUT4:I2->O            4   0.612   0.502  MIPS/inst_LPM_MUX3211 (MIPS/XLXN_114<0>)
     LUT4:I3->O            1   0.612   0.000  MIPS/XLXI_1/Madd_add_result_lut<0> (MIPS/XLXI_1/Madd_add_result_lut<0>)
     MUXCY:S->O            1   0.404   0.000  MIPS/XLXI_1/Madd_add_result_cy<0> (MIPS/XLXI_1/Madd_add_result_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<1> (MIPS/XLXI_1/Madd_add_result_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<2> (MIPS/XLXI_1/Madd_add_result_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<3> (MIPS/XLXI_1/Madd_add_result_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<4> (MIPS/XLXI_1/Madd_add_result_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<5> (MIPS/XLXI_1/Madd_add_result_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<6> (MIPS/XLXI_1/Madd_add_result_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<7> (MIPS/XLXI_1/Madd_add_result_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<8> (MIPS/XLXI_1/Madd_add_result_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<9> (MIPS/XLXI_1/Madd_add_result_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<10> (MIPS/XLXI_1/Madd_add_result_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<11> (MIPS/XLXI_1/Madd_add_result_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<12> (MIPS/XLXI_1/Madd_add_result_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<13> (MIPS/XLXI_1/Madd_add_result_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<14> (MIPS/XLXI_1/Madd_add_result_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<15> (MIPS/XLXI_1/Madd_add_result_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<16> (MIPS/XLXI_1/Madd_add_result_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<17> (MIPS/XLXI_1/Madd_add_result_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<18> (MIPS/XLXI_1/Madd_add_result_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<19> (MIPS/XLXI_1/Madd_add_result_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<20> (MIPS/XLXI_1/Madd_add_result_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<21> (MIPS/XLXI_1/Madd_add_result_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<22> (MIPS/XLXI_1/Madd_add_result_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<23> (MIPS/XLXI_1/Madd_add_result_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<24> (MIPS/XLXI_1/Madd_add_result_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<25> (MIPS/XLXI_1/Madd_add_result_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<26> (MIPS/XLXI_1/Madd_add_result_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<27> (MIPS/XLXI_1/Madd_add_result_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<28> (MIPS/XLXI_1/Madd_add_result_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<29> (MIPS/XLXI_1/Madd_add_result_cy<29>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<30> (MIPS/XLXI_1/Madd_add_result_cy<30>)
     XORCY:CI->O           1   0.699   0.387  MIPS/XLXI_1/Madd_add_result_xor<31> (MIPS/XLXI_1/add_result<31>)
     LUT3_D:I2->LO         1   0.612   0.103  MIPS/XLXI_1/ALU_Result<31>62 (N454)
     LUT4:I3->O            2   0.612   0.410  MIPS/XLXI_1/ALU_Result<31>65 (MIPS/XLXN_125<31>)
     LUT3:I2->O            1   0.612   0.357  MIPS/XLXI_1/Overflow_mux00002 (MIPS/XLXI_1/Overflow_mux0000)
     OBUFT:I->O                3.169          overflow_OBUFT (overflow)
    ----------------------------------------
    Total                     15.540ns (11.227ns logic, 4.313ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock1'
  Total number of paths / destination ports: 176 / 11
-------------------------------------------------------------------------
Offset:              7.685ns (Levels of Logic = 5)
  Source:            qtemp_9 (FF)
  Destination:       dout<6> (PAD)
  Source Clock:      clock1 rising

  Data Path: qtemp_9 to dout<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.514   1.111  qtemp_9 (qtemp_9)
     LUT3:I0->O            1   0.612   0.000  Mmux_moutlsb_3 (Mmux_moutlsb_3)
     MUXF5:I1->O           7   0.278   0.754  Mmux_moutlsb_2_f5 (moutlsb<0>)
     LUT4:I0->O            1   0.612   0.000  Mrom_temp291_F (N376)
     MUXF5:I0->O           1   0.278   0.357  Mrom_temp291 (dout_2_OBUF)
     OBUF:I->O                 3.169          dout_2_OBUF (dout<2>)
    ----------------------------------------
    Total                      7.685ns (5.463ns logic, 2.222ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 139 / 10
-------------------------------------------------------------------------
Delay:               15.568ns (Levels of Logic = 34)
  Source:            reset (PAD)
  Destination:       overflow (PAD)

  Data Path: reset to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.106   1.226  reset_IBUF (reset_IBUF)
     LUT4:I0->O            1   0.612   0.360  MIPS/XLXI_3/temp<0>_SW1 (N187)
     LUT4_D:I3->O         45   0.612   1.228  MIPS/XLXI_3/temp<0> (MIPS/XLXN_144)
     LUT4:I0->O            4   0.612   0.651  MIPS/XLXI_7/Clkout<7>1 (MIPS/XLXN_115<7>)
     LUT2:I0->O            1   0.612   0.000  MIPS/XLXI_1/Madd_add_result_lut<7> (MIPS/XLXI_1/Madd_add_result_lut<7>)
     MUXCY:S->O            1   0.404   0.000  MIPS/XLXI_1/Madd_add_result_cy<7> (MIPS/XLXI_1/Madd_add_result_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<8> (MIPS/XLXI_1/Madd_add_result_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<9> (MIPS/XLXI_1/Madd_add_result_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  MIPS/XLXI_1/Madd_add_result_cy<10> (MIPS/XLXI_1/Madd_add_result_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<11> (MIPS/XLXI_1/Madd_add_result_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<12> (MIPS/XLXI_1/Madd_add_result_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<13> (MIPS/XLXI_1/Madd_add_result_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<14> (MIPS/XLXI_1/Madd_add_result_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<15> (MIPS/XLXI_1/Madd_add_result_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<16> (MIPS/XLXI_1/Madd_add_result_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<17> (MIPS/XLXI_1/Madd_add_result_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<18> (MIPS/XLXI_1/Madd_add_result_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<19> (MIPS/XLXI_1/Madd_add_result_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<20> (MIPS/XLXI_1/Madd_add_result_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<21> (MIPS/XLXI_1/Madd_add_result_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<22> (MIPS/XLXI_1/Madd_add_result_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<23> (MIPS/XLXI_1/Madd_add_result_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<24> (MIPS/XLXI_1/Madd_add_result_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<25> (MIPS/XLXI_1/Madd_add_result_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<26> (MIPS/XLXI_1/Madd_add_result_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<27> (MIPS/XLXI_1/Madd_add_result_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<28> (MIPS/XLXI_1/Madd_add_result_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<29> (MIPS/XLXI_1/Madd_add_result_cy<29>)
     MUXCY:CI->O           1   0.051   0.000  MIPS/XLXI_1/Madd_add_result_cy<30> (MIPS/XLXI_1/Madd_add_result_cy<30>)
     XORCY:CI->O           1   0.699   0.387  MIPS/XLXI_1/Madd_add_result_xor<31> (MIPS/XLXI_1/add_result<31>)
     LUT3_D:I2->LO         1   0.612   0.103  MIPS/XLXI_1/ALU_Result<31>62 (N454)
     LUT4:I3->O            2   0.612   0.410  MIPS/XLXI_1/ALU_Result<31>65 (MIPS/XLXN_125<31>)
     LUT3:I2->O            1   0.612   0.357  MIPS/XLXI_1/Overflow_mux00002 (MIPS/XLXI_1/Overflow_mux0000)
     OBUFT:I->O                3.169          overflow_OBUFT (overflow)
    ----------------------------------------
    Total                     15.568ns (10.847ns logic, 4.722ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================


Total REAL time to Xst completion: 47.00 secs
Total CPU time to Xst completion: 46.89 secs
 
--> 

Total memory usage is 336564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    5 (   0 filtered)

