#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Aug  2 21:20:31 2016
# Process ID: 17279
# Current directory: /opt/Xilinx/Projects/zybo_petalinux_piano/zybo_petalinux_piano.tmp/axi_pmodmic_spi_0_v1_0_project/axi_pmodmic_spi_0_v1_0_project.runs/synth_1
# Command line: vivado -log axi_pmodmic_spi_0_v1_0.vds -mode batch -messageDb vivado.pb -notrace -source axi_pmodmic_spi_0_v1_0.tcl
# Log file: /opt/Xilinx/Projects/zybo_petalinux_piano/zybo_petalinux_piano.tmp/axi_pmodmic_spi_0_v1_0_project/axi_pmodmic_spi_0_v1_0_project.runs/synth_1/axi_pmodmic_spi_0_v1_0.vds
# Journal file: /opt/Xilinx/Projects/zybo_petalinux_piano/zybo_petalinux_piano.tmp/axi_pmodmic_spi_0_v1_0_project/axi_pmodmic_spi_0_v1_0_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source axi_pmodmic_spi_0_v1_0.tcl -notrace
Command: synth_design -top axi_pmodmic_spi_0_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17284 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.117 ; gain = 146.137 ; free physical = 9471 ; free virtual = 35939
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_pmodmic_spi_0_v1_0' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:41]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'reg_enable_0' is read in the process but is not in the sensitivity list [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:199]
WARNING: [Synth 8-614] signal 'reg_spi_clk_period_0' is read in the process but is not in the sensitivity list [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:199]
WARNING: [Synth 8-614] signal 'reg_sample_period_0' is read in the process but is not in the sensitivity list [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:199]
WARNING: [Synth 8-614] signal 'reg_fifo_state_0' is read in the process but is not in the sensitivity list [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:199]
WARNING: [Synth 8-614] signal 'rx_sample' is read in the process but is not in the sensitivity list [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:199]
	Parameter C_NUM_REG bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-3491] module 'axi_ctrlif' declared at '/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_ctrlif.vhd:43' bound to instance 'axi_ctrlif_inst' of component 'axi_ctrlif' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_ctrlif.vhd:87]
	Parameter C_NUM_REG bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (1#1) [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_ctrlif.vhd:87]
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'update_fifo_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/update_fifo_0.vhd:26' bound to instance 'update_fifo_0_inst' of component 'update_fifo_0' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:268]
INFO: [Synth 8-638] synthesizing module 'update_fifo_0' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/update_fifo_0.vhd:48]
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'update_fifo_0' (2#1) [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/update_fifo_0.vhd:48]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fifo_adi_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/fifo_adi_0.vhd:5' bound to instance 'fifo_adi_0_inst' of component 'fifo_adi_0' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:286]
INFO: [Synth 8-638] synthesizing module 'fifo_adi_0' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/fifo_adi_0.vhd:27]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_adi_0' (3#1) [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/fifo_adi_0.vhd:27]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generate_spi_clk_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/generate_spi_clk_0.vhd:26' bound to instance 'generate_spi_clk_0_inst' of component 'generate_spi_clk_0' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:303]
INFO: [Synth 8-638] synthesizing module 'generate_spi_clk_0' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/generate_spi_clk_0.vhd:41]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generate_spi_clk_0' (4#1) [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/generate_spi_clk_0.vhd:41]
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_cntrl_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/spi_cntrl_0.vhd:25' bound to instance 'spi_cntrl_0_inst' of component 'spi_cntrl_0' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:315]
INFO: [Synth 8-638] synthesizing module 'spi_cntrl_0' [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/spi_cntrl_0.vhd:44]
	Parameter SAMPLE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_cntrl_0' (5#1) [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/spi_cntrl_0.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'axi_pmodmic_spi_0_v1_0' (6#1) [/opt/Xilinx/Projects/zybo_petalinux_piano/ip_repo/axi_pmodmic_spi_0_1.0/hdl/axi_pmodmic_spi_0_v1_0.vhd:41]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[31]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[30]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[29]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[28]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[27]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[26]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[25]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[24]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[23]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[22]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[21]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[20]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[19]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[18]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[17]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[16]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[11]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[8]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[7]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[6]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[5]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design axi_ctrlif has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1078.555 ; gain = 186.574 ; free physical = 9429 ; free virtual = 35898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1078.555 ; gain = 186.574 ; free physical = 9428 ; free virtual = 35897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1086.559 ; gain = 194.578 ; free physical = 9428 ; free virtual = 35897
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'cntrl_state_reg' in module 'spi_cntrl_0'
INFO: [Synth 8-5544] ROM "reg_enable_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_spi_clk_period_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_sample_period_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      cntrl_state_idle_0 |                               00 |                               00
      cntrl_state_wait_0 |                               01 |                               01
      cntrl_state_done_0 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cntrl_state_reg' using encoding 'sequential' in module 'spi_cntrl_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1102.574 ; gain = 210.594 ; free physical = 9413 ; free virtual = 35882
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_pmodmic_spi_0_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_ctrlif 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module update_fifo_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_adi_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module generate_spi_clk_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module spi_cntrl_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.895 ; gain = 276.914 ; free physical = 9346 ; free virtual = 35815
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design axi_pmodmic_spi_0_v1_0 has port s_axi_bresp[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_pmodmic_spi_0_v1_0 has port s_axi_bresp[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_pmodmic_spi_0_v1_0 has port s_axi_rresp[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_pmodmic_spi_0_v1_0 has port s_axi_rresp[0] driven by constant 0
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[31]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[30]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[29]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[28]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[27]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[26]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[25]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[24]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[23]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[22]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[21]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[20]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[19]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[18]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[17]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[16]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[9]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[8]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[7]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[6]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[5]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_pmodmic_spi_0_v1_0 has unconnected port s_axi_awprot[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.902 ; gain = 284.922 ; free physical = 9339 ; free virtual = 35808
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.902 ; gain = 284.922 ; free physical = 9339 ; free virtual = 35808

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+-------------------------------+-----------+----------------------+--------------+
|Module Name            | RTL Object                    | Inference | Size (Depth x Width) | Primitives   | 
+-----------------------+-------------------------------+-----------+----------------------+--------------+
|axi_pmodmic_spi_0_v1_0 | fifo_adi_0_inst/data_fifo_reg | Implied   | 8 x 16               | RAM32M x 3   | 
+-----------------------+-------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_ctrlif_inst/rd_state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_ctrlif_inst/rd_state_reg[1]) is unused and will be removed from module axi_pmodmic_spi_0_v1_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1195.934 ; gain = 303.953 ; free physical = 9319 ; free virtual = 35788
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1195.934 ; gain = 303.953 ; free physical = 9319 ; free virtual = 35788

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1195.934 ; gain = 303.953 ; free physical = 9319 ; free virtual = 35788
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9311 ; free virtual = 35780
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9311 ; free virtual = 35780

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9311 ; free virtual = 35780
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9312 ; free virtual = 35781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9312 ; free virtual = 35781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9312 ; free virtual = 35780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9312 ; free virtual = 35780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9312 ; free virtual = 35781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9312 ; free virtual = 35781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |    67|
|4     |LUT2   |    13|
|5     |LUT3   |    11|
|6     |LUT4   |    20|
|7     |LUT5   |    24|
|8     |LUT6   |    62|
|9     |RAM32M |     3|
|10    |FDCE   |    26|
|11    |FDRE   |   220|
|12    |FDSE   |     2|
|13    |IBUF   |    46|
|14    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+-------------------+------+
|      |Instance                  |Module             |Cells |
+------+--------------------------+-------------------+------+
|1     |top                       |                   |   560|
|2     |  axi_ctrlif_inst         |axi_ctrlif         |    67|
|3     |  fifo_adi_0_inst         |fifo_adi_0         |    28|
|4     |  generate_spi_clk_0_inst |generate_spi_clk_0 |    90|
|5     |  spi_cntrl_0_inst        |spi_cntrl_0        |    70|
|6     |  update_fifo_0_inst      |update_fifo_0      |   119|
+------+--------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.941 ; gain = 311.961 ; free physical = 9312 ; free virtual = 35781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 146 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1203.941 ; gain = 224.820 ; free physical = 9312 ; free virtual = 35781
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.949 ; gain = 311.969 ; free physical = 9312 ; free virtual = 35781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1321.969 ; gain = 355.434 ; free physical = 9253 ; free virtual = 35722
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1353.984 ; gain = 0.000 ; free physical = 9252 ; free virtual = 35721
INFO: [Common 17-206] Exiting Vivado at Tue Aug  2 21:20:51 2016...
