INFO-FLOW: Workspace /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution opened at Tue Aug 24 10:52:17 CST 2021
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/edci/Xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/edci/Xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 0.96 sec.
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.08 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
Execute     config_rtl -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=1 
Execute     config_interface -m_axi_min_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_min_bitwidth 512 
Execute     config_interface -m_axi_max_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_bitwidth 512 
Execute     config_export -format ip_catalog -ipname QuantumMonteCarloU50 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname QuantumMonteCarloU50 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.401 MB.
INFO: [HLS 200-10] Analyzing design file '/home/edci/workspace/SQA_kernels/src/qmc.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/edci/workspace/SQA_kernels/src/qmc.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/edci/workspace/SQA_kernels/src/qmc.cpp -foptimization-record-file=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.qmc.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/edci/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I/home/edci/workspace/SQA_kernels/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp -hls-platform-db-name=/home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.qmc.cpp.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.qmc.cpp.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top QuantumMonteCarloU50 -name=QuantumMonteCarloU50 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp -hls-platform-db-name=/home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.err.log 
Command         ap_eval done; 3.09 sec.
Execute         clang_tidy xilinx-systemc-detector /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/.systemc_flag -fix-errors /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.4 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/all.directive.json -fix-errors /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.77 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang-tidy.qmc.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang-tidy.qmc.pp.0.cpp.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang-tidy.qmc.pp.0.cpp.err.log 
Command           ap_eval done; 6.13 sec.
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 6.77 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/xilinx-dataflow-lawyer.qmc.pp.0.cpp.diag.yml /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/xilinx-dataflow-lawyer.qmc.pp.0.cpp.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/xilinx-dataflow-lawyer.qmc.pp.0.cpp.err.log 
Command         ap_eval done; 3.28 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.qmc.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.pp.0.cpp -I/home/edci/workspace/SQA_kernels/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot -I /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.bc -hls-platform-db-name=/home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.qmc.pp.0.cpp.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.qmc.pp.0.cpp.err.log 
Command         ap_eval done; 3.28 sec.
WARNING: [HLS 207-5301] unused parameter 'print': /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5301] unused parameter 'fpBuffer': /home/edci/workspace/SQA_kernels/src/qmc.cpp:25:35
WARNING: [HLS 207-5301] unused parameter 'fpBuffer': /home/edci/workspace/SQA_kernels/src/qmc.cpp:49:35
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 28.3 seconds. CPU system time: 1.11 seconds. Elapsed time: 28.2 seconds; current allocated memory: 198.689 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.g.bc"  
Execute           ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/qmc.g.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.0.bc > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsm_39.bc /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libhlsmc++_39.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 2.89 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.89 sec.
Execute         run_link_or_opt -opt -out /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=QuantumMonteCarloU50 -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=QuantumMonteCarloU50 -reflow-float-conversion -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.04 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.05 sec.
Execute         run_link_or_opt -out /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/lib/libfloatconversion_39.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command           ap_eval done; 0.17 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=QuantumMonteCarloU50 
Execute           ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=QuantumMonteCarloU50 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/edci/Xilinx/Vitis_HLS/2021.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=QuantumMonteCarloU50 -mllvm -hls-db-dir -mllvm /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=512 -mllvm -hls-maxi-max-data-size-in-bits=512 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=1 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 81.18 sec.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'void U50::reductionIntraBuffer<2u>(float*)' into 'void U50::reductionIntraBuffer<4u>(float*)' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:8:2)
INFO: [HLS 214-131] Inlining function 'void U50::reductionIntraBuffer<4u>(float*)' into 'void U50::reductionIntraBuffer<8u>(float*)' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:8:2)
INFO: [HLS 214-131] Inlining function 'void U50::reductionIntraBuffer<8u>(float*)' into 'void U50::reductionIntraBuffer<16u>(float*)' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:8:2)
INFO: [HLS 214-131] Inlining function 'void U50::reductionInterBuffer<2u>(float (*) [16])' into 'void U50::reductionInterBuffer<4u>(float (*) [16])' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'void U50::reductionInterBuffer<4u>(float (*) [16])' into 'void U50::reductionInterBuffer<8u>(float (*) [16])' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'void U50::reductionInterBuffer<8u>(float (*) [16])' into 'void U50::reductionInterBuffer<16u>(float (*) [16])' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'void U50::reductionInterBuffer<16u>(float (*) [16])' into 'void U50::reductionInterBuffer<32u>(float (*) [16])' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:32:2)
INFO: [HLS 214-131] Inlining function 'void U50::reductionInterBuffer<32u>(float (*) [16])' into 'U50::TrotterUnit(unsigned int, unsigned int, unsigned int, ap_uint<512>*, float&, float (*) [512])' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:96:3)
INFO: [HLS 214-131] Inlining function 'void U50::reductionIntraBuffer<16u>(float*)' into 'U50::TrotterUnit(unsigned int, unsigned int, unsigned int, ap_uint<512>*, float&, float (*) [512])' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:94:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_307_8' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:307:20) in function 'QuantumMonteCarloU50' completely with a factor of 512 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'UPDATE_INPUT_STATE' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:229:5) in function 'QuantumMonteCarloU50' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_4' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:254:20) in function 'QuantumMonteCarloU50' completely with a factor of 16 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'RUN_TU' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:270:7) in function 'QuantumMonteCarloU50' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'RUN_TU_FINAL' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:278:5) in function 'QuantumMonteCarloU50' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_290_5' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:290:20) in function 'QuantumMonteCarloU50' completely with a factor of 3 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_292_6' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:292:20) in function 'QuantumMonteCarloU50' completely with a factor of 512 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_292_6' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:292:20) in function 'QuantumMonteCarloU50' completely with a factor of 512 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_292_6' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:292:20) in function 'QuantumMonteCarloU50' completely with a factor of 512 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_202_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:202:20) in function 'QuantumMonteCarloU50' completely with a factor of 512 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:33:20) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:33:20) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:33:20) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:33:20) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:42:19) in function 'U50::TrotterUnit' completely with a factor of 16 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_3' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:92:20) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 1 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 2 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:9:19) in function 'U50::TrotterUnit' completely with a factor of 4 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:18:19) in function 'U50::TrotterUnit' completely with a factor of 8 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:72:20) in function 'U50::TrotterUnit' completely with a factor of 16 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_2' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:74:19) in function 'U50::TrotterUnit' completely with a factor of 32 (/home/edci/workspace/SQA_kernels/src/qmc.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:370:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'hls::copysign(float, float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/copysignfloat.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'hls::copysign(float, float)' into 'hls::copysignf(float, float)' (/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/c++/copysignfloat.cpp:10:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'logRand' which is a m_axi interface.
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'trotters' which is a m_axi interface.
INFO: [HLS 214-241] Aggregating maxi variable 'Jcoup' with non-compact mode in 512-bits
INFO: [HLS 214-241] Aggregating maxi variable 'trotters' with non-compact mode in 512-bits (/home/edci/workspace/SQA_kernels/src/qmc.cpp:155:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_199_1' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:199:23) in function 'QuantumMonteCarloU50' with estimated II increased from II=1 to II=13 because of limited port on variable 'trotters' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:199:23)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.f32.i32' into 'QuantumMonteCarloU50' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:257:17)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/../../../kernel.xml -> /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 137.65 seconds. CPU system time: 0.84 seconds. Elapsed time: 138.56 seconds; current allocated memory: 284.471 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 284.474 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top QuantumMonteCarloU50 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.0.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 8.49 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.51 seconds; current allocated memory: 335.088 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.1.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1.96 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.2.prechk.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:819: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.24 seconds; current allocated memory: 379.666 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.g.1.bc to /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.o.1.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.o.1.tmp.bc -f 
Execute             get_top
Execute               get_top 
Execute             get_files -fullpath
Execute               get_files -fullpath 
WARNING: [HLS 200-1476] Applying partition directive (/home/edci/workspace/SQA_kernels/src/qmc.cpp:193:9) and reshape directive (/home/edci/workspace/SQA_kernels/src/qmc.cpp:194:9) on the same variable 'JcoupLocal' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:191) may lead to unexpected synthesis behaviors.\

INFO: [XFORM 203-131] Reshaping array 'JcoupLocal' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:191) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'iPack' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'iSpin' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dH' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'trottersLocal.V' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'JcoupLocal' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:191) in dimension 1 completely.
Command           transform done; 20.58 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.o.1.tmp.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/edci/workspace/SQA_kernels/src/qmc.cpp:116:8) to (/home/edci/workspace/SQA_kernels/src/qmc.cpp:135:7) in function 'U50::TrotterUnitFinal'... converting 5 basic blocks.
Command           transform done; 1.59 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 22.18 seconds; current allocated memory: 493.535 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.o.2.bc -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'READ_TROTTERS' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:198:14) in function 'QuantumMonteCarloU50'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_NEW_JCOUP' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:250:18) in function 'QuantumMonteCarloU50'.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_STAGE' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:223:14) in function 'QuantumMonteCarloU50' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TROTTERS' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:303:14) in function 'QuantumMonteCarloU50'.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 32 on port 'gmem0'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'gmem0'. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'trotters' 
INFO: [HLS 200-472] Inferring partial write operation for 'JcoupLocal[3]' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:295:40)
INFO: [HLS 200-472] Inferring partial write operation for 'trottersLocal.V[0]' 
INFO: [HLS 200-472] Inferring partial write operation for 'JcoupLocal[0]' (/home/edci/workspace/SQA_kernels/src/qmc.cpp:256:54)
Command           transform done; 3.04 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.04 seconds; current allocated memory: 642.486 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 35.99 sec.
Command       elaborate done; 202.76 sec.
Execute       ap_eval exec zip -j /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.12 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'QuantumMonteCarloU50' ...
Execute         ap_set_top_model QuantumMonteCarloU50 
Execute         get_model_list QuantumMonteCarloU50 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model QuantumMonteCarloU50 
Execute         preproc_iomode -model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
Execute         preproc_iomode -model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
Execute         preproc_iomode -model TrotterUnitFinal 
Execute         preproc_iomode -model TrotterUnit 
Execute         preproc_iomode -model copysignf 
Execute         preproc_iomode -model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
Execute         preproc_iomode -model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
Execute         get_model_list QuantumMonteCarloU50 -filter all-wo-channel 
INFO-FLOW: Model list for configure: QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 copysignf TrotterUnit TrotterUnitFinal QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 QuantumMonteCarloU50
INFO-FLOW: Configuring Module : QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 ...
Execute         set_default_model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
Execute         apply_spec_resource_limit QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
INFO-FLOW: Configuring Module : QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 ...
Execute         set_default_model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
Execute         apply_spec_resource_limit QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
INFO-FLOW: Configuring Module : copysignf ...
Execute         set_default_model copysignf 
Execute         apply_spec_resource_limit copysignf 
INFO-FLOW: Configuring Module : TrotterUnit ...
Execute         set_default_model TrotterUnit 
Execute         apply_spec_resource_limit TrotterUnit 
INFO-FLOW: Configuring Module : TrotterUnitFinal ...
Execute         set_default_model TrotterUnitFinal 
Execute         apply_spec_resource_limit TrotterUnitFinal 
INFO-FLOW: Configuring Module : QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP ...
Execute         set_default_model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
Execute         apply_spec_resource_limit QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
INFO-FLOW: Configuring Module : QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 ...
Execute         set_default_model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
Execute         apply_spec_resource_limit QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
INFO-FLOW: Configuring Module : QuantumMonteCarloU50 ...
Execute         set_default_model QuantumMonteCarloU50 
Execute         apply_spec_resource_limit QuantumMonteCarloU50 
INFO-FLOW: Model list for preprocess: QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 copysignf TrotterUnit TrotterUnitFinal QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 QuantumMonteCarloU50
INFO-FLOW: Preprocessing Module: QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 ...
Execute         set_default_model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
Execute         cdfg_preprocess -model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
Execute         rtl_gen_preprocess QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
INFO-FLOW: Preprocessing Module: QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 ...
Execute         set_default_model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
Execute         cdfg_preprocess -model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
Execute         rtl_gen_preprocess QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
INFO-FLOW: Preprocessing Module: copysignf ...
Execute         set_default_model copysignf 
Execute         cdfg_preprocess -model copysignf 
Execute         rtl_gen_preprocess copysignf 
INFO-FLOW: Preprocessing Module: TrotterUnit ...
Execute         set_default_model TrotterUnit 
Execute         cdfg_preprocess -model TrotterUnit 
Command         cdfg_preprocess done; 0.85 sec.
Execute         rtl_gen_preprocess TrotterUnit 
INFO-FLOW: Preprocessing Module: TrotterUnitFinal ...
Execute         set_default_model TrotterUnitFinal 
Execute         cdfg_preprocess -model TrotterUnitFinal 
Execute         rtl_gen_preprocess TrotterUnitFinal 
INFO-FLOW: Preprocessing Module: QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP ...
Execute         set_default_model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
Execute         cdfg_preprocess -model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
Execute         rtl_gen_preprocess QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
INFO-FLOW: Preprocessing Module: QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 ...
Execute         set_default_model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
Execute         cdfg_preprocess -model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
Execute         rtl_gen_preprocess QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
INFO-FLOW: Preprocessing Module: QuantumMonteCarloU50 ...
Execute         set_default_model QuantumMonteCarloU50 
Execute         cdfg_preprocess -model QuantumMonteCarloU50 
Execute         rtl_gen_preprocess QuantumMonteCarloU50 
INFO-FLOW: Model list for synthesis: QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 copysignf TrotterUnit TrotterUnitFinal QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 QuantumMonteCarloU50
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
Execute         schedule -model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_TROTTERS_VITIS_LOOP_199_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_TROTTERS_VITIS_LOOP_199_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 648.748 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.sched.adb -f 
INFO-FLOW: Finish scheduling QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.
Execute         set_default_model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
Execute         bind -model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 649.139 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.bind.adb -f 
INFO-FLOW: Finish binding QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
Execute         schedule -model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_NEW_JCOUP_VITIS_LOOP_252_3'.
WARNING: [HLS 200-880] The II Violation in module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' (loop 'READ_NEW_JCOUP_VITIS_LOOP_252_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('JcoupLocal_0_addr_write_ln256', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) of variable 'or_ln256_30', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256 on array 'JcoupLocal_0' and 'load' operation ('JcoupLocal_0_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) on array 'JcoupLocal_0'.
WARNING: [HLS 200-880] The II Violation in module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' (loop 'READ_NEW_JCOUP_VITIS_LOOP_252_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 2, offset = 1) between 'store' operation ('JcoupLocal_0_addr_write_ln256', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) of variable 'or_ln256_30', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256 on array 'JcoupLocal_0' and 'load' operation ('JcoupLocal_0_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) on array 'JcoupLocal_0'.
WARNING: [HLS 200-880] The II Violation in module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' (loop 'READ_NEW_JCOUP_VITIS_LOOP_252_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 2, offset = 1) between 'store' operation ('JcoupLocal_0_addr_write_ln256', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) of variable 'or_ln256_30', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256 on array 'JcoupLocal_0' and 'load' operation ('JcoupLocal_0_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) on array 'JcoupLocal_0'.
WARNING: [HLS 200-880] The II Violation in module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' (loop 'READ_NEW_JCOUP_VITIS_LOOP_252_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 2, offset = 1) between 'store' operation ('JcoupLocal_0_addr_write_ln256', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) of variable 'or_ln256_30', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256 on array 'JcoupLocal_0' and 'load' operation ('JcoupLocal_0_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) on array 'JcoupLocal_0'.
WARNING: [HLS 200-880] The II Violation in module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' (loop 'READ_NEW_JCOUP_VITIS_LOOP_252_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln256', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) of variable 'or_ln256_30', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
WARNING: [HLS 200-880] The II Violation in module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' (loop 'READ_NEW_JCOUP_VITIS_LOOP_252_3'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln256', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) of variable 'or_ln256_30', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
WARNING: [HLS 200-880] The II Violation in module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' (loop 'READ_NEW_JCOUP_VITIS_LOOP_252_3'): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between 'store' operation ('reuse_reg_write_ln256', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256) of variable 'or_ln256_30', /home/edci/workspace/SQA_kernels/src/qmc.cpp:256 on local variable 'reuse_reg' and 'load' operation ('reuse_reg_load') on local variable 'reuse_reg'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 15, Depth = 92, loop 'READ_NEW_JCOUP_VITIS_LOOP_252_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 650.993 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.59 sec.
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.sched.adb -f 
Command         db_write done; 1.14 sec.
INFO-FLOW: Finish scheduling QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.
Execute         set_default_model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
Execute         bind -model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.14 seconds. CPU system time: 0 seconds. Elapsed time: 3.14 seconds; current allocated memory: 653.094 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.07 sec.
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.bind.adb -f 
Command         db_write done; 1.16 sec.
INFO-FLOW: Finish binding QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copysignf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model copysignf 
Execute         schedule -model copysignf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.26 seconds. CPU system time: 0 seconds. Elapsed time: 3.25 seconds; current allocated memory: 653.136 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.sched.adb -f 
INFO-FLOW: Finish scheduling copysignf.
Execute         set_default_model copysignf 
Execute         bind -model copysignf 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 653.176 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.bind.adb -f 
INFO-FLOW: Finish binding copysignf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TrotterUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model TrotterUnit 
Execute         schedule -model TrotterUnit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 14.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.2 seconds; current allocated memory: 683.627 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.96 sec.
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.sched.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish scheduling TrotterUnit.
Execute         set_default_model TrotterUnit 
Execute         bind -model TrotterUnit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.66 seconds; current allocated memory: 709.936 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.37 sec.
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.bind.adb -f 
Command         db_write done; 0.58 sec.
INFO-FLOW: Finish binding TrotterUnit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TrotterUnitFinal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model TrotterUnitFinal 
Execute         schedule -model TrotterUnitFinal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.05 seconds; current allocated memory: 710.259 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.sched.adb -f 
INFO-FLOW: Finish scheduling TrotterUnitFinal.
Execute         set_default_model TrotterUnitFinal 
Execute         bind -model TrotterUnitFinal 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 710.589 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.bind.adb -f 
INFO-FLOW: Finish binding TrotterUnitFinal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
Execute         schedule -model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SHIFT_JCOUP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'SHIFT_JCOUP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 710.708 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.sched.adb -f 
INFO-FLOW: Finish scheduling QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.
Execute         set_default_model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
Execute         bind -model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 710.834 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.bind.adb -f 
INFO-FLOW: Finish binding QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
Execute         schedule -model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TROTTERS_VITIS_LOOP_304_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_TROTTERS_VITIS_LOOP_304_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 711.143 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.sched.adb -f 
INFO-FLOW: Finish scheduling QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.
Execute         set_default_model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
Execute         bind -model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 711.519 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.bind.adb -f 
INFO-FLOW: Finish binding QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QuantumMonteCarloU50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model QuantumMonteCarloU50 
Execute         schedule -model QuantumMonteCarloU50 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 712.850 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.sched.adb -f 
INFO-FLOW: Finish scheduling QuantumMonteCarloU50.
Execute         set_default_model QuantumMonteCarloU50 
Execute         bind -model QuantumMonteCarloU50 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'trottersLocal_V_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'trottersLocal_V_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'trottersLocal_V_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'trottersLocal_V_3' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 714.911 MB.
Execute         syn_report -verbosereport -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.98 sec.
Execute         db_write -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.bind.adb -f 
INFO-FLOW: Finish binding QuantumMonteCarloU50.
Execute         get_model_list QuantumMonteCarloU50 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
Execute         rtl_gen_preprocess QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
Execute         rtl_gen_preprocess copysignf 
Execute         rtl_gen_preprocess TrotterUnit 
Execute         rtl_gen_preprocess TrotterUnitFinal 
Execute         rtl_gen_preprocess QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
Execute         rtl_gen_preprocess QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
Execute         rtl_gen_preprocess QuantumMonteCarloU50 
INFO-FLOW: Model list for RTL generation: QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 copysignf TrotterUnit TrotterUnitFinal QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 QuantumMonteCarloU50
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 -top_prefix QuantumMonteCarloU50_ -sub_prefix QuantumMonteCarloU50_ -mg_file /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.04 seconds; current allocated memory: 716.080 MB.
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute         gen_rtl QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 -style xilinx -f -lang vhdl -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/vhdl/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
Execute         gen_rtl QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 -style xilinx -f -lang vlog -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/verilog/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
Execute         syn_report -csynth -model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 -f -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.adb 
Execute         db_write -model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 -bindview -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 -p /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 -top_prefix QuantumMonteCarloU50_ -sub_prefix QuantumMonteCarloU50_ -mg_file /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' pipeline 'READ_NEW_JCOUP_VITIS_LOOP_252_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3' is 360807 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3'.
Command         create_rtl_model done; 6.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.28 seconds; current allocated memory: 724.892 MB.
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute         gen_rtl QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 -style xilinx -f -lang vhdl -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/vhdl/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
Execute         gen_rtl QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 -style xilinx -f -lang vlog -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/verilog/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
Command         gen_rtl done; 1.13 sec.
Execute         syn_report -csynth -model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.69 sec.
Execute         syn_report -rtlxml -model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.38 sec.
Execute         syn_report -verbosereport -model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.76 sec.
Execute         db_write -model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 -f -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.adb 
Command         db_write done; 1.51 sec.
Execute         db_write -model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 -bindview -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 -p /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copysignf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model copysignf -top_prefix QuantumMonteCarloU50_ -sub_prefix QuantumMonteCarloU50_ -mg_file /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copysignf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.65 seconds; current allocated memory: 733.321 MB.
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute         gen_rtl copysignf -style xilinx -f -lang vhdl -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/vhdl/QuantumMonteCarloU50_copysignf 
Execute         gen_rtl copysignf -style xilinx -f -lang vlog -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/verilog/QuantumMonteCarloU50_copysignf 
Execute         syn_report -csynth -model copysignf -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/copysignf_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model copysignf -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/copysignf_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model copysignf -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model copysignf -f -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.adb 
Execute         db_write -model copysignf -bindview -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info copysignf -p /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TrotterUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model TrotterUnit -top_prefix QuantumMonteCarloU50_ -sub_prefix QuantumMonteCarloU50_ -mg_file /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'TrotterUnit' is 16929 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TrotterUnit'.
Command         create_rtl_model done; 1.88 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.9 seconds; current allocated memory: 759.060 MB.
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute         gen_rtl TrotterUnit -style xilinx -f -lang vhdl -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/vhdl/QuantumMonteCarloU50_TrotterUnit 
Execute         gen_rtl TrotterUnit -style xilinx -f -lang vlog -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/verilog/QuantumMonteCarloU50_TrotterUnit 
Execute         syn_report -csynth -model TrotterUnit -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/TrotterUnit_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.44 sec.
Execute         syn_report -rtlxml -model TrotterUnit -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/TrotterUnit_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model TrotterUnit -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.33 sec.
Execute         db_write -model TrotterUnit -f -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.adb 
Command         db_write done; 0.82 sec.
Execute         db_write -model TrotterUnit -bindview -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.28 sec.
Execute         gen_tb_info TrotterUnit -p /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TrotterUnitFinal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model TrotterUnitFinal -top_prefix QuantumMonteCarloU50_ -sub_prefix QuantumMonteCarloU50_ -mg_file /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TrotterUnitFinal'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.91 seconds. CPU system time: 0.13 seconds. Elapsed time: 8.07 seconds; current allocated memory: 829.351 MB.
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute         gen_rtl TrotterUnitFinal -style xilinx -f -lang vhdl -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/vhdl/QuantumMonteCarloU50_TrotterUnitFinal 
Execute         gen_rtl TrotterUnitFinal -style xilinx -f -lang vlog -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/verilog/QuantumMonteCarloU50_TrotterUnitFinal 
Execute         syn_report -csynth -model TrotterUnitFinal -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/TrotterUnitFinal_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model TrotterUnitFinal -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/TrotterUnitFinal_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model TrotterUnitFinal -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -model TrotterUnitFinal -f -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.adb 
Execute         db_write -model TrotterUnitFinal -bindview -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info TrotterUnitFinal -p /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP -top_prefix QuantumMonteCarloU50_ -sub_prefix QuantumMonteCarloU50_ -mg_file /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP' pipeline 'SHIFT_JCOUP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP' is 49161 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 830.714 MB.
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute         gen_rtl QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP -style xilinx -f -lang vhdl -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/vhdl/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
Execute         gen_rtl QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP -style xilinx -f -lang vlog -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/verilog/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
Execute         syn_report -csynth -model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP -f -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.adb 
Execute         db_write -model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP -bindview -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP -p /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 -top_prefix QuantumMonteCarloU50_ -sub_prefix QuantumMonteCarloU50_ -mg_file /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_512_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 832.295 MB.
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute         gen_rtl QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 -style xilinx -f -lang vhdl -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/vhdl/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
Execute         gen_rtl QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 -style xilinx -f -lang vlog -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/verilog/QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
Execute         syn_report -csynth -model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 -f -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.adb 
Execute         db_write -model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 -bindview -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 -p /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QuantumMonteCarloU50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model QuantumMonteCarloU50 -top_prefix  -sub_prefix QuantumMonteCarloU50_ -mg_file /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/trotters' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/Jcoup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/Jperp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/Beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'QuantumMonteCarloU50/logRand' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'QuantumMonteCarloU50' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'trotters', 'Jcoup', 'h', 'Jperp', 'Beta', 'logRand' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QuantumMonteCarloU50'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 838.479 MB.
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute         gen_rtl QuantumMonteCarloU50 -istop -style xilinx -f -lang vhdl -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/vhdl/QuantumMonteCarloU50 
Command         gen_rtl done; 0.19 sec.
Execute         gen_rtl QuantumMonteCarloU50 -istop -style xilinx -f -lang vlog -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/verilog/QuantumMonteCarloU50 
Command         gen_rtl done; 0.11 sec.
Execute         syn_report -csynth -model QuantumMonteCarloU50 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model QuantumMonteCarloU50 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/QuantumMonteCarloU50_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model QuantumMonteCarloU50 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.21 sec.
Execute         db_write -model QuantumMonteCarloU50 -f -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model QuantumMonteCarloU50 -bindview -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info QuantumMonteCarloU50 -p /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50 
Execute         export_constraint_db -f -tool general -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.constraint.tcl 
Execute         syn_report -designview -model QuantumMonteCarloU50 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.design.xml 
Command         syn_report done; 1.4 sec.
Execute         syn_report -csynthDesign -model QuantumMonteCarloU50 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model QuantumMonteCarloU50 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model QuantumMonteCarloU50 -o /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks QuantumMonteCarloU50 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain QuantumMonteCarloU50 
INFO-FLOW: Model list for RTL component generation: QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 copysignf TrotterUnit TrotterUnitFinal QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 QuantumMonteCarloU50
INFO-FLOW: Handling components in module [QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1] ... 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.compgen.tcl 
INFO-FLOW: Handling components in module [QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3] ... 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.compgen.tcl 
INFO-FLOW: Found component QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [copysignf] ... 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.compgen.tcl 
INFO-FLOW: Handling components in module [TrotterUnit] ... 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.compgen.tcl 
INFO-FLOW: Found component QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Handling components in module [TrotterUnitFinal] ... 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.compgen.tcl 
INFO-FLOW: Found component QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1.
INFO-FLOW: Append model QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: Found component QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP] ... 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.compgen.tcl 
INFO-FLOW: Found component QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7] ... 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.compgen.tcl 
INFO-FLOW: Found component QuantumMonteCarloU50_mux_42_512_1_1.
INFO-FLOW: Append model QuantumMonteCarloU50_mux_42_512_1_1
INFO-FLOW: Handling components in module [QuantumMonteCarloU50] ... 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.tcl 
INFO-FLOW: Found component QuantumMonteCarloU50_trottersLocal_V_0.
INFO-FLOW: Append model QuantumMonteCarloU50_trottersLocal_V_0
INFO-FLOW: Found component QuantumMonteCarloU50_JcoupLocal_0.
INFO-FLOW: Append model QuantumMonteCarloU50_JcoupLocal_0
INFO-FLOW: Found component QuantumMonteCarloU50_control_s_axi.
INFO-FLOW: Append model QuantumMonteCarloU50_control_s_axi
INFO-FLOW: Found component QuantumMonteCarloU50_gmem0_m_axi.
INFO-FLOW: Append model QuantumMonteCarloU50_gmem0_m_axi
INFO-FLOW: Found component QuantumMonteCarloU50_gmem1_m_axi.
INFO-FLOW: Append model QuantumMonteCarloU50_gmem1_m_axi
INFO-FLOW: Found component QuantumMonteCarloU50_gmem2_m_axi.
INFO-FLOW: Append model QuantumMonteCarloU50_gmem2_m_axi
INFO-FLOW: Found component QuantumMonteCarloU50_gmem3_m_axi.
INFO-FLOW: Append model QuantumMonteCarloU50_gmem3_m_axi
INFO-FLOW: Append model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1
INFO-FLOW: Append model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3
INFO-FLOW: Append model copysignf
INFO-FLOW: Append model TrotterUnit
INFO-FLOW: Append model TrotterUnitFinal
INFO-FLOW: Append model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP
INFO-FLOW: Append model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7
INFO-FLOW: Append model QuantumMonteCarloU50
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1 QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1 QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1 QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1 QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1 QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init QuantumMonteCarloU50_mux_42_512_1_1 QuantumMonteCarloU50_trottersLocal_V_0 QuantumMonteCarloU50_JcoupLocal_0 QuantumMonteCarloU50_control_s_axi QuantumMonteCarloU50_gmem0_m_axi QuantumMonteCarloU50_gmem1_m_axi QuantumMonteCarloU50_gmem2_m_axi QuantumMonteCarloU50_gmem3_m_axi QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1 QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3 copysignf TrotterUnit TrotterUnitFinal QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7 QuantumMonteCarloU50
INFO-FLOW: Generating /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: To file: write model QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model QuantumMonteCarloU50_mux_42_512_1_1
INFO-FLOW: To file: write model QuantumMonteCarloU50_trottersLocal_V_0
INFO-FLOW: To file: write model QuantumMonteCarloU50_JcoupLocal_0
INFO-FLOW: To file: write model QuantumMonteCarloU50_control_s_axi
INFO-FLOW: To file: write model QuantumMonteCarloU50_gmem0_m_axi
INFO-FLOW: To file: write model QuantumMonteCarloU50_gmem1_m_axi
INFO-FLOW: To file: write model QuantumMonteCarloU50_gmem2_m_axi
INFO-FLOW: To file: write model QuantumMonteCarloU50_gmem3_m_axi
INFO-FLOW: To file: write model QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1
INFO-FLOW: To file: write model QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3
INFO-FLOW: To file: write model copysignf
INFO-FLOW: To file: write model TrotterUnit
INFO-FLOW: To file: write model TrotterUnitFinal
INFO-FLOW: To file: write model QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP
INFO-FLOW: To file: write model QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7
INFO-FLOW: To file: write model QuantumMonteCarloU50
INFO-FLOW: Generating /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/vhdl' dstVlogDir='/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/vlog' tclDir='/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db' modelList='QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1
QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1
QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1
QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1
QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1
QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
QuantumMonteCarloU50_mux_42_512_1_1
QuantumMonteCarloU50_trottersLocal_V_0
QuantumMonteCarloU50_JcoupLocal_0
QuantumMonteCarloU50_control_s_axi
QuantumMonteCarloU50_gmem0_m_axi
QuantumMonteCarloU50_gmem1_m_axi
QuantumMonteCarloU50_gmem2_m_axi
QuantumMonteCarloU50_gmem3_m_axi
QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1
QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3
copysignf
TrotterUnit
TrotterUnitFinal
QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP
QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7
QuantumMonteCarloU50
' expOnly='0'
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.compgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.compgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.compgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.compgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.compgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.compgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'QuantumMonteCarloU50_trottersLocal_V_0_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'QuantumMonteCarloU50_JcoupLocal_0_ram (RAM_2P_BRAM)' using block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.19 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.77 seconds; current allocated memory: 844.504 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name copysignf
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -disable_deadlock_detection 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1
QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1
QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1
QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1
QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1
QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
QuantumMonteCarloU50_mux_42_512_1_1
QuantumMonteCarloU50_trottersLocal_V_0
QuantumMonteCarloU50_JcoupLocal_0
QuantumMonteCarloU50_control_s_axi
QuantumMonteCarloU50_gmem0_m_axi
QuantumMonteCarloU50_gmem1_m_axi
QuantumMonteCarloU50_gmem2_m_axi
QuantumMonteCarloU50_gmem3_m_axi
QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1
QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3
copysignf
TrotterUnit
TrotterUnitFinal
QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP
QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7
QuantumMonteCarloU50
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.dataonly.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.dataonly.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.constraint.tcl 
Execute         sc_get_clocks QuantumMonteCarloU50 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.09 seconds; current allocated memory: 866.104 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for QuantumMonteCarloU50.
INFO: [VLOG 209-307] Generating Verilog RTL for QuantumMonteCarloU50.
Execute         syn_report -model QuantumMonteCarloU50 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
Command       autosyn done; 83.58 sec.
Command     csynth_design done; 286.47 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 285.03 seconds. CPU system time: 2.48 seconds. Elapsed time: 286.47 seconds; current allocated memory: 866.093 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -format 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -ipname QuantumMonteCarloU50
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_solution -flow_target 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_solution -flow_target 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=QuantumMonteCarloU50 xml_exists=0
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       get_config_export -disable_deadlock_detection 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to QuantumMonteCarloU50
Execute       get_solution -flow_target 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/kernel.internal.xml srclang=c top=QuantumMonteCarloU50
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: Updating /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {-I /home/edci/workspace/SQA_kernels/src} name QuantumMonteCarloU50 vlnv xilinx.com:hls:QuantumMonteCarloU50:1.0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=23 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1
QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1
QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1
QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1
QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1
QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
QuantumMonteCarloU50_mux_42_512_1_1
QuantumMonteCarloU50_trottersLocal_V_0
QuantumMonteCarloU50_JcoupLocal_0
QuantumMonteCarloU50_control_s_axi
QuantumMonteCarloU50_gmem0_m_axi
QuantumMonteCarloU50_gmem1_m_axi
QuantumMonteCarloU50_gmem2_m_axi
QuantumMonteCarloU50_gmem3_m_axi
QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1
QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3
copysignf
TrotterUnit
TrotterUnitFinal
QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP
QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7
QuantumMonteCarloU50
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.dataonly.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.dataonly.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_199_1.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_VITIS_LOOP_252_3.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/copysignf.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnit.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/TrotterUnitFinal.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.constraint.tcl 
Execute       sc_get_clocks QuantumMonteCarloU50 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/misc/QuantumMonteCarloU50_fsub_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       get_config_export -disable_deadlock_detection 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to QuantumMonteCarloU50
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.dataonly.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.compgen.dataonly.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=QuantumMonteCarloU50
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.rtl_wrap.cfg.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.constraint.tcl 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/QuantumMonteCarloU50.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/edci/Xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/edci/workspace/SQA_kernels/Hardware/build/QuantumMonteCarloU50/QuantumMonteCarloU50/QuantumMonteCarloU50/solution/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s QuantumMonteCarloU50/solution/impl/export.zip 
INFO: [HLS 200-802] Generated output file QuantumMonteCarloU50/solution/impl/export.zip
Command     export_design done; 269.55 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 252.5 seconds. CPU system time: 9 seconds. Elapsed time: 269.55 seconds; current allocated memory: 884.339 MB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
Command     cleanup_all done; 0.23 sec.
