// Seed: 2880423734
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3
);
  assign id_3[1] = 1;
endmodule
