// Seed: 1617804803
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd38,
    parameter id_2 = 32'd88
) (
    output tri1 _id_0
);
  logic [id_0 : 1] _id_2 = id_2;
  wire [id_2  <->  !  id_2 : 1] id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
