Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    USERPC
Date:        Sun Mar 31 19:00:40 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch lab2_lab2impl_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Sun Mar 31 19:00:42 2019

Return Code: 0
Run Time:00h:00m:02s
Copied C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srr to C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srf
log file: "C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srr"
Running: lab2impl in foreground

Running proj_1|lab2impl

Running: compile (Compile) on proj_1|lab2impl
# Sun Mar 31 19:00:42 2019

Running: compile_flow (Compile Process) on proj_1|lab2impl
# Sun Mar 31 19:00:42 2019

Running: compiler (Compile Input) on proj_1|lab2impl
# Sun Mar 31 19:00:42 2019
Copied C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\synwork\lab2_lab2impl_comp.srs to C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srs

compiler completed
# Sun Mar 31 19:00:44 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|lab2impl
# Sun Mar 31 19:00:44 2019

multi_srs_gen completed
# Sun Mar 31 19:00:44 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\synwork\lab2_lab2impl_mult.srs to C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srs
Copied C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srr to C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srf
Complete: Compile Process on proj_1|lab2impl

Running: premap (Pre-mapping) on proj_1|lab2impl
# Sun Mar 31 19:00:44 2019

premap completed
# Sun Mar 31 19:00:45 2019

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on proj_1|lab2impl

Running: map (Map) on proj_1|lab2impl
# Sun Mar 31 19:00:45 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|lab2impl
# Sun Mar 31 19:00:45 2019
Copied C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\synwork\lab2_lab2impl_m.srm to C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srm

fpga_mapper completed with warnings
# Sun Mar 31 19:00:47 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|lab2impl
Copied C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srr to C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\lab2_lab2impl.srf
Complete: Logic Synthesis on proj_1|lab2impl
TCL script complete: "lab2_lab2impl_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\2lab\lab2impl\proj_1.prj
batch mode default:no
