module counter2 #(parameter N = 12) 
					(input logic clk, 
                input logic reset,
					 input logic enable,
                output logic [N-1:0] q);
					 
	always_ff @(posedge clk, posedge reset) 
		if (reset) q <= 0; 
		
		else if(enable) q <= q + 1; 
endmodule 