{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684387846992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684387846992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 23:30:46 2023 " "Processing started: Wed May 17 23:30:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684387846992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387846992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VECTOR_CPU -c VECTOR_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VECTOR_CPU -c VECTOR_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387846992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684387847445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684387847445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_top_modules.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_top_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_TOP_MODULES " "Found entity 1: TB_TOP_MODULES" {  } { { "TESTBENCHES/TB_TOP_MODULES.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_TOP_MODULES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_TOP " "Found entity 1: TB_TOP" {  } { { "TESTBENCHES/TB_TOP.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_TOP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_REG_FILE " "Found entity 1: TB_REG_FILE" {  } { { "TESTBENCHES/TB_REG_FILE.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_REG_FILE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_pc_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_pc_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_PC_CONTROL_UNIT " "Found entity 1: TB_PC_CONTROL_UNIT" {  } { { "TESTBENCHES/TB_PC_CONTROL_UNIT.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_PC_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_DMEM " "Found entity 1: TB_DMEM" {  } { { "TESTBENCHES/TB_DMEM.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_DMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_datapath_modules.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_datapath_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_DATAPATH_MODULES " "Found entity 1: TB_DATAPATH_MODULES" {  } { { "TESTBENCHES/TB_DATAPATH_MODULES.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_DATAPATH_MODULES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_alu_lanes.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_alu_lanes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ALU_LANES " "Found entity 1: TB_ALU_LANES" {  } { { "TESTBENCHES/TB_ALU_LANES.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_ALU_LANES.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_ALU " "Found entity 1: TB_ALU" {  } { { "TESTBENCHES/TB_ALU.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/TESTBENCHES/TB_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "MODULES/top.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "MODULES/segment_mem_wb.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "MODULES/segment_if_id.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "MODULES/segment_id_ex.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "MODULES/segment_ex_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "MODULES/regfile.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_control_unit " "Found entity 1: pc_control_unit" {  } { { "MODULES/pc_control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux3.sv(14) " "Verilog HDL warning at mux3.sv(14): extended using \"x\" or \"z\"" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684387859218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_vec " "Found entity 1: mux2_vec" {  } { { "MODULES/mux2_vec.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux2_vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "MODULES/mux2.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "MODULES/instr_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "MODULES/flopr.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "MODULES/flopenr.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "MODULES/datapath.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "MODULES/data_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/data_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "MODULES/cpu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859255 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(32) " "Verilog HDL warning at control_unit.sv(32): extended using \"x\" or \"z\"" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684387859260 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(66) " "Verilog HDL warning at control_unit.sv(66): extended using \"x\" or \"z\"" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684387859260 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(81) " "Verilog HDL warning at control_unit.sv(81): extended using \"x\" or \"z\"" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684387859260 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(87) " "Verilog HDL warning at control_unit.sv(87): extended using \"x\" or \"z\"" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684387859260 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control_unit.sv(93) " "Verilog HDL warning at control_unit.sv(93): extended using \"x\" or \"z\"" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684387859260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "MODULES/clockDivider.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/clock_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/clock_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_manager " "Found entity 1: clock_manager" {  } { { "MODULES/clock_manager.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/clock_manager.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu_lanes.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu_lanes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_lanes " "Found entity 1: alu_lanes" {  } { { "MODULES/alu_lanes.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu_defs.sv 1 0 " "Found 1 design units, including 0 entities, in source file modules/alu_defs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_defs (SystemVerilog) " "Found design unit 1: alu_defs (SystemVerilog)" {  } { { "MODULES/alu_defs.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_defs.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859282 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(32) " "Verilog HDL warning at alu.sv(32): extended using \"x\" or \"z\"" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1684387859285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/address_offset.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/address_offset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_offset " "Found entity 1: address_offset" {  } { { "MODULES/address_offset.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/address_offset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387859291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387859291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684387859464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "MODULES/top.sv" "cpu" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_control_unit cpu:cpu\|pc_control_unit:pcu " "Elaborating entity \"pc_control_unit\" for hierarchy \"cpu:cpu\|pc_control_unit:pcu\"" {  } { { "MODULES/cpu.sv" "pcu" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|pc_control_unit:pcu\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|pc_control_unit:pcu\|flopenr:flagreg1\"" {  } { { "MODULES/pc_control_unit.sv" "flagreg1" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|pc_control_unit:pcu\|flopenr:flagreg2 " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|pc_control_unit:pcu\|flopenr:flagreg2\"" {  } { { "MODULES/pc_control_unit.sv" "flagreg2" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr cpu:cpu\|pc_control_unit:pcu\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"cpu:cpu\|pc_control_unit:pcu\|flopr:pcreg\"" {  } { { "MODULES/pc_control_unit.sv" "pcreg" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/pc_control_unit.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:cpu\|control_unit:cn " "Elaborating entity \"control_unit\" for hierarchy \"cpu:cpu\|control_unit:cn\"" {  } { { "MODULES/cpu.sv" "cn" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:dp\"" {  } { { "MODULES/cpu.sv" "dp" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/cpu.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id cpu:cpu\|datapath:dp\|segment_if_id:seg_if_id " "Elaborating entity \"segment_if_id\" for hierarchy \"cpu:cpu\|datapath:dp\|segment_if_id:seg_if_id\"" {  } { { "MODULES/datapath.sv" "seg_if_id" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|datapath:dp\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2:ra2mux\"" {  } { { "MODULES/datapath.sv" "ra2mux" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|datapath:dp\|regfile:reg_file " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|datapath:dp\|regfile:reg_file\"" {  } { { "MODULES/datapath.sv" "reg_file" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859490 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1684387859505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex cpu:cpu\|datapath:dp\|segment_id_ex:seg_id_ex " "Elaborating entity \"segment_id_ex\" for hierarchy \"cpu:cpu\|datapath:dp\|segment_id_ex:seg_id_ex\"" {  } { { "MODULES/datapath.sv" "seg_id_ex" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_offset cpu:cpu\|datapath:dp\|address_offset:offset_model " "Elaborating entity \"address_offset\" for hierarchy \"cpu:cpu\|datapath:dp\|address_offset:offset_model\"" {  } { { "MODULES/datapath.sv" "offset_model" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 48 address_offset.sv(10) " "Verilog HDL assignment warning at address_offset.sv(10): truncated value with size 49 to match size of target (48)" {  } { { "MODULES/address_offset.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/address_offset.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684387859510 "|top|cpu:cpu|datapath:dp|address_offset:offset_model"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_lanes cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes " "Elaborating entity \"alu_lanes\" for hierarchy \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\"" {  } { { "MODULES/datapath.sv" "alu_lanes" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859512 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUFlags2 alu_lanes.sv(25) " "Verilog HDL or VHDL warning at alu_lanes.sv(25): object \"ALUFlags2\" assigned a value but never read" {  } { { "MODULES/alu_lanes.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684387859514 "|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUFlags3 alu_lanes.sv(26) " "Verilog HDL or VHDL warning at alu_lanes.sv(26): object \"ALUFlags3\" assigned a value but never read" {  } { { "MODULES/alu_lanes.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684387859515 "|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUFlags4 alu_lanes.sv(27) " "Verilog HDL or VHDL warning at alu_lanes.sv(27): object \"ALUFlags4\" assigned a value but never read" {  } { { "MODULES/alu_lanes.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684387859515 "|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUFlags5 alu_lanes.sv(28) " "Verilog HDL or VHDL warning at alu_lanes.sv(28): object \"ALUFlags5\" assigned a value but never read" {  } { { "MODULES/alu_lanes.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684387859515 "|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUFlags6 alu_lanes.sv(29) " "Verilog HDL or VHDL warning at alu_lanes.sv(29): object \"ALUFlags6\" assigned a value but never read" {  } { { "MODULES/alu_lanes.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684387859515 "|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1 " "Elaborating entity \"mux3\" for hierarchy \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\"" {  } { { "MODULES/alu_lanes.sv" "mux3_1" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mux3.sv(11) " "Verilog HDL assignment warning at mux3.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684387859517 "|cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\"" {  } { { "MODULES/alu_lanes.sv" "alu1" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu_lanes.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem cpu:cpu\|datapath:dp\|segment_ex_mem:seg_ex_mem " "Elaborating entity \"segment_ex_mem\" for hierarchy \"cpu:cpu\|datapath:dp\|segment_ex_mem:seg_ex_mem\"" {  } { { "MODULES/datapath.sv" "seg_ex_mem" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb cpu:cpu\|datapath:dp\|segment_mem_wb:seg_mem_wb " "Elaborating entity \"segment_mem_wb\" for hierarchy \"cpu:cpu\|datapath:dp\|segment_mem_wb:seg_mem_wb\"" {  } { { "MODULES/datapath.sv" "seg_mem_wb" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_vec cpu:cpu\|datapath:dp\|mux2_vec:res_mux " "Elaborating entity \"mux2_vec\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2_vec:res_mux\"" {  } { { "MODULES/datapath.sv" "res_mux" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/datapath.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instr_mem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instr_mem\"" {  } { { "MODULES/top.sv" "instr_mem" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859554 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 100 instr_mem.sv(13) " "Verilog HDL warning at instr_mem.sv(13): number of words (31) in memory file does not match the number of elements in the address range \[0:100\]" {  } { { "MODULES/instr_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684387859557 "|top|instr_mem:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 instr_mem.sv(15) " "Net \"RAM.data_a\" at instr_mem.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "MODULES/instr_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684387859563 "|top|instr_mem:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 instr_mem.sv(15) " "Net \"RAM.waddr_a\" at instr_mem.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "MODULES/instr_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684387859563 "|top|instr_mem:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 instr_mem.sv(15) " "Net \"RAM.we_a\" at instr_mem.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "MODULES/instr_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1684387859563 "|top|instr_mem:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_mem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_mem\"" {  } { { "MODULES/top.sv" "data_mem" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/top.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387859584 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 101 data_mem.sv(14) " "Verilog HDL warning at data_mem.sv(14): number of words (1) in memory file does not match the number of elements in the address range \[0:101\]" {  } { { "MODULES/data_mem.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/data_mem.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1684387859590 "|top|data_mem:data_mem"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu6\|result_o\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu5\|result_o\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu4\|result_o\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu3\|result_o\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu2\|result_o\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|ALUFlags\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|ALUFlags\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_r\[8\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_r\[8\]\" feeding internal logic into a wire" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_6\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_5\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_4\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_3\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_2\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[7\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[7\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[6\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[6\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[5\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[5\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[4\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[4\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[3\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[3\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[2\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[1\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[0\] " "Converted tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|mux3:mux3_1\|y\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/mux3.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/mux3.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|control_unit:cn\|RegSrc " "Converted tri-state buffer \"cpu:cpu\|control_unit:cn\|RegSrc\" feeding internal logic into a wire" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|control_unit:cn\|ALUControl\[2\] " "Converted tri-state buffer \"cpu:cpu\|control_unit:cn\|ALUControl\[2\]\" feeding internal logic into a wire" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|control_unit:cn\|ALUControl\[1\] " "Converted tri-state buffer \"cpu:cpu\|control_unit:cn\|ALUControl\[1\]\" feeding internal logic into a wire" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpu:cpu\|control_unit:cn\|ALUControl\[0\] " "Converted tri-state buffer \"cpu:cpu\|control_unit:cn\|ALUControl\[0\]\" feeding internal logic into a wire" {  } { { "MODULES/control_unit.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/control_unit.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1684387860255 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1684387860255 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_mem:data_mem\|RAM_rtl_0 " "Inferred dual-clock RAM node \"data_mem:data_mem\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1684387860997 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instr_mem:instr_mem\|RAM " "RAM logic \"instr_mem:instr_mem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "MODULES/instr_mem.sv" "RAM" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/instr_mem.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1684387860998 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1684387860998 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 101 C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/VECTOR_CPU.ram0_instr_mem_8ff0214b.hdl.mif " "Memory depth (128) in the design file differs from memory depth (101) in the Memory Initialization File \"C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/VECTOR_CPU.ram0_instr_mem_8ff0214b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1684387861001 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/VECTOR_CPU.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/VECTOR_CPU.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1684387861003 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem:data_mem\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem:data_mem\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 102 " "Parameter NUMWORDS_A set to 102" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 102 " "Parameter NUMWORDS_B set to 102" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif " "Parameter INIT_FILE set to db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "cpu:cpu\|datapath:dp\|segment_id_ex:seg_id_ex\|FlagsWriteE_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"cpu:cpu\|datapath:dp\|segment_id_ex:seg_id_ex\|FlagsWriteE_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1684387862066 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684387862066 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684387862066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:data_mem\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"data_mem:data_mem\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387862141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:data_mem\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"data_mem:data_mem\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 102 " "Parameter \"NUMWORDS_A\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 102 " "Parameter \"NUMWORDS_B\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif " "Parameter \"INIT_FILE\" = \"db/VECTOR_CPU.ram0_data_mem_73ff31ea.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862142 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684387862142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39i1 " "Found entity 1: altsyncram_39i1" {  } { { "db/altsyncram_39i1.tdf" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/altsyncram_39i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387862220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387862220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|datapath:dp\|segment_id_ex:seg_id_ex\|altshift_taps:FlagsWriteE_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu\|datapath:dp\|segment_id_ex:seg_id_ex\|altshift_taps:FlagsWriteE_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387862370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|datapath:dp\|segment_id_ex:seg_id_ex\|altshift_taps:FlagsWriteE_rtl_0 " "Instantiated megafunction \"cpu:cpu\|datapath:dp\|segment_id_ex:seg_id_ex\|altshift_taps:FlagsWriteE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684387862371 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684387862371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4om.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4om.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4om " "Found entity 1: shift_taps_4om" {  } { { "db/shift_taps_4om.tdf" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/shift_taps_4om.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387862428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387862428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc61 " "Found entity 1: altsyncram_jc61" {  } { { "db/altsyncram_jc61.tdf" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/altsyncram_jc61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387862489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387862489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7e " "Found entity 1: add_sub_s7e" {  } { { "db/add_sub_s7e.tdf" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/add_sub_s7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387862546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387862546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0tf " "Found entity 1: cntr_0tf" {  } { { "db/cntr_0tf.tdf" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/cntr_0tf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387862603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387862603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ikc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ikc " "Found entity 1: cmpr_ikc" {  } { { "db/cmpr_ikc.tdf" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/cmpr_ikc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387862672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387862672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jch " "Found entity 1: cntr_jch" {  } { { "db/cntr_jch.tdf" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/cntr_jch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684387862728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387862728 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|ALUFlags\[1\] cpu:cpu\|datapath:dp\|segment_ex_mem:seg_ex_mem\|ALUFlagsM\[1\] " "Converted the fan-out from the tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|ALUFlags\[1\]\" to the node \"cpu:cpu\|datapath:dp\|segment_ex_mem:seg_ex_mem\|ALUFlagsM\[1\]\" into an OR gate" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684387863237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[7\] cpu:cpu\|datapath:dp\|segment_ex_mem:seg_ex_mem\|ALUOutputM\[0\]\[7\] " "Converted the fan-out from the tri-state buffer \"cpu:cpu\|datapath:dp\|alu_lanes:alu_lanes\|alu:alu1\|result_o\[7\]\" to the node \"cpu:cpu\|datapath:dp\|segment_ex_mem:seg_ex_mem\|ALUOutputM\[0\]\[7\]\" into an OR gate" {  } { { "MODULES/alu.sv" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/MODULES/alu.sv" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1684387863237 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1684387863237 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_4om.tdf" "" { Text "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/db/shift_taps_4om.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684387863249 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684387863249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684387865295 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684387867464 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/output_files/VECTOR_CPU.map.smsg " "Generated suppressed messages file C:/Users/jeyki/OneDrive - Estudiantes ITCR/semesters/2023 - Sem I/Arquitectura 2/project2/vectorial_cpu/VECTOR_CPU/output_files/VECTOR_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387867609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684387867896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684387867896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2376 " "Implemented 2376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684387868189 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684387868189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2312 " "Implemented 2312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684387868189 ""} { "Info" "ICUT_CUT_TM_RAMS" "60 " "Implemented 60 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684387868189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684387868189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684387868245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 23:31:08 2023 " "Processing ended: Wed May 17 23:31:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684387868245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684387868245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684387868245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684387868245 ""}
