
**** 08/09/24 01:30:21 ****** PSpice 23.1.0 (29 May 2024) ***** ID# 0 ********

 ** Profile: "LM5123-Q1_STARTUP-trans"  [ e:\users\alex\documents\electronics projects\modular audio\design_simulations\lm5123sim\lm5


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "trans.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "../../../lm5123-q1_trans.lib" 
* From [PSPICE NETLIST] section of C:\Users\Alex\cdssetup\OrCAD_PSpice\23.1.0\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 6m 0 20n 
.OPTIONS ADVCONV
.OPTIONS ITL4= 50
.PROBE64 V(*) I(*) 
.INC "..\LM5123-Q1_STARTUP.net" 



**** INCLUDING LM5123-Q1_STARTUP.net ****
* source LM5123-Q1_PSPICE_TRANS
V_V1         N16788432 0  
+PWL 0 0 50u 11 8m 11 
C_C22         HB SW  5n IC=0 TC=0,0 
R_R7         CSP CSN  1.5m TC=0,0 
R_R16         UVLO CSP  77k TC=0,0 
C_C20         0 SS  10n IC=-0.7 TC=0,0 
C_C16         N36337 N36233  {3*1m} IC={-V_INIT} TC=0,0 
C_C19         0 N37329  1.5n IC=0 TC=0,0 
X_S10    LO 0 SW 0 LM5123-Q1_STARTUP_S10 
R_R8         0 N36337  {20m/3} TC=0,0 
C_C18         0 COMP  22p IC=0 TC=0,0 
X_S11    HO SW N36233 SW LM5123-Q1_STARTUP_S11 
V_V2         N41902 0 5V
D_D4         0 SW D_0p7 
D_D5         SW N36233 D_0p7 
R_R15         N37329 COMP  220k TC=0,0 
R_R18         0 VREF  35k TC=0,0 
R_R20         N00155 N41902  9k TC=0,0 
C_C21         0 VCC  1u IC=0 TC=0,0 
R_R17         0 UVLO  9.6k TC=0,0 
X_U1         CSP COMP CSN CSP HB HO LO VCC N00155 SS SW N16778147 UVLO VCC VCC
+  N36233 VREF 0 0 LM5123-Q1_TRANS PARAMS: FSW=1000k
X_L1    CSN SW LM5123-Q1_STARTUP_L1 
R_R21         0 N16779187  {20m/2} TC=0,0 
C_C23         N16779187 VLOAD  {100u} IC={-V_INIT} TC=0,0 
R_R22         0 N16780036  {2m/20} TC=0,0 
C_C24         N16780036 N36233  {20*2.3u} IC={-V_INIT} TC=0,0 
V_V4         N16781499 0  
+PULSE 0 12 1 10u 10u 2m 2
R_RL1         0 VLOAD  {53.5/6} TC=0,0 
R_RL2         N16783904 VLOAD  {53.5/6} TC=0,0 
X_M2         N16783904 N16781499 0 SUB85N10-10
V_V5         N16778147 0  
+PWL 0 892m 2m 892m 5m 892m 6m 892m 9m 892m 10m 892m 
L_L2         N36233 N16789416  100n  TC=0,0 
C_C25         N16787814 CSP  1m  TC=0,0 
R_R23         0 N16787814  30m TC=0,0 
R_R24         0 N16788000  10m TC=0,0 
C_C26         N16788000 CSP  30u  TC=0,0 
R_R25         0 N16788108  10m TC=0,0 
C_C27         N16788108 CSP  1u  TC=0,0 
R_R26         N16788432 N16788435  30m TC=0,0 
L_L3         N16788435 CSP  100n  TC=0,0 
R_R27         N16789416 VLOAD  30m TC=0,0 
C_C28         N16791136 N36233  405n IC={-V_INIT} TC=0,0 
R_R28         0 N16791136  5m TC=0,0 
R_R29         0 N16791345  25m TC=0,0 
C_C29         N16791345 N36233  45n IC={-V_INIT} TC=0,0 
.PARAM  v_init=53

.subckt LM5123-Q1_STARTUP_S10 1 2 3 4  
S_S10         3 4 1 2 _S10
RS_S10         1 2 1G
.MODEL         _S10 VSWITCH Roff=1e9 Ron=4m Voff=0.5 Von=1
.ends LM5123-Q1_STARTUP_S10

.subckt LM5123-Q1_STARTUP_S11 1 2 3 4  
S_S11         3 4 1 2 _S11
RS_S11         1 2 1G
.MODEL         _S11 VSWITCH Roff=1e9 Ron=4m Voff=0.5 Von=1
.ends LM5123-Q1_STARTUP_S11

.subckt LM5123-Q1_STARTUP_L1 1 2  
L_L1         1 _SR L_L1 1.5u  
.model         L_L1 IND L=1    IL1=-0.004 IL2=0 
RRDC_L1         _SR 2 0.0023   
.ends LM5123-Q1_STARTUP_L1

**** RESUMING trans.cir ****
.END

**** 08/09/24 01:30:21 ****** PSpice 23.1.0 (29 May 2024) ***** ID# 0 ********

 ** Profile: "LM5123-Q1_STARTUP-trans"  [ e:\users\alex\documents\electronics projects\modular audio\design_simulations\lm5123sim\lm5


 ****     Diode MODEL PARAMETERS


******************************************************************************




               X_M2.DBD        
          IS    1.000000E-12 
          BV   75.5          
          RS     .1          
          TT   38.000000E-09 
         CJO    2.050000E-09 
          VJ     .38         
           M     .35         


**** 08/09/24 01:30:21 ****** PSpice 23.1.0 (29 May 2024) ***** ID# 0 ********

 ** Profile: "LM5123-Q1_STARTUP-trans"  [ e:\users\alex\documents\electronics projects\modular audio\design_simulations\lm5123sim\lm5


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               X_M2.NMOS       X_M2.PMOS       
               NMOS            PMOS            
       LEVEL    3               3            
         TPG                   -1            
           L  100.000000E-06  100.000000E-06 
           W  100.000000E-06  100.000000E-06 
         VTO    3.73596        -1.763386     
          KP    8.500000E-06   29.598380E-06 
       GAMMA    4.25941         1.044645     
         PHI     .829294         .683891     
      LAMBDA    0               0            
          RS  600.000000E-06                 
          IS    0              10.000000E-15 
          JS    0               0            
          PB     .8              .8          
        PBSW     .8              .8          
          CJ    1.174603E-03  288.078100E-06 
        CJSW    0               0            
        CGSO    0               0            
        CGDO    0               0            
        CGBO    0               0            
        NSUB  133.000000E+15    8.000000E+15 
         NFS  800.000000E+09                 
         TOX   70.000000E-09   70.000000E-09 
          XJ  500.000000E-09    0            
          UO  650                            
       UCRIT   10.000000E+03   10.000000E+03 
       DELTA     .1                          
         ETA  100.000000E-06                 
      DIOMOD    1               1            
         VFB    0               0            
        LETA    0               0            
        WETA    0               0            
          U0    0               0            
        TEMP    0               0            
         VDD    5               5            
       XPART    0               0            


**** 08/09/24 01:30:21 ****** PSpice 23.1.0 (29 May 2024) ***** ID# 0 ********

 ** Profile: "LM5123-Q1_STARTUP-trans"  [ e:\users\alex\documents\electronics projects\modular audio\design_simulations\lm5123sim\lm5


 ****     Resistor MODEL PARAMETERS


******************************************************************************




               X_M2.RTEMP      
           R    1            
         TC1    7.000000E-03 
         TC2    5.500000E-06 


**** 08/09/24 01:30:21 ****** PSpice 23.1.0 (29 May 2024) ***** ID# 0 ********

 ** Profile: "LM5123-Q1_STARTUP-trans"  [ e:\users\alex\documents\electronics projects\modular audio\design_simulations\lm5123sim\lm5


 ****     Inductor MODEL PARAMETERS


******************************************************************************




               X_L1.L_L1       
           L    1            
         IL1   -4.000000E-03 


**** 08/09/24 01:30:21 ****** PSpice 23.1.0 (29 May 2024) ***** ID# 0 ********

 ** Profile: "LM5123-Q1_STARTUP-trans"  [ e:\users\alex\documents\electronics projects\modular audio\design_simulations\lm5123sim\lm5


 ****     Voltage Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_S10._S10      X_S11._S11      
         RON    4.000000E-03    4.000000E-03 
        ROFF    1.000000E+09    1.000000E+09 
         VON    1               1            
        VOFF     .5              .5          


**** 08/09/24 01:30:21 ****** PSpice 23.1.0 (29 May 2024) ***** ID# 0 ********

 ** Profile: "LM5123-Q1_STARTUP-trans"  [ e:\users\alex\documents\electronics projects\modular audio\design_simulations\lm5123sim\lm5


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(   HB)-24.64E-09  (   HO)-24.64E-09  (   LO) 114.3E-18  (   SS)     .7000      

(   SW)-24.64E-09  (  CSN)-24.76E-09  (  CSP)-24.84E-09  (  VCC) 28.57E-09      

( COMP) 160.0E-09  ( UVLO)    -.0679  ( VREF)    0.0000  (VLOAD)   52.9480      

(N00155)     .0495 (N36233)   52.9980 (N36337)    -.0016 (N37329) 1.455E-15     

(N41902)    5.0000 (X_M2.3)   52.9480 (X_L1._SR)-24.76E-09                      

(N16778147)     .8920                 (N16779187)    -.0429                     

(N16780036)-101.6E-06                 (N16781499)    0.0000                     

(N16783904)   52.9480                 (N16787814)    0.0000                     

(N16788000)    0.0000                 (N16788108)    0.0000                     

(N16788432)    0.0000                 (N16788435)-24.84E-09                     

(N16789416)   52.9980                 (N16791136)    -.0015                     

(N16791345)    -.0020                 




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V1        -8.282E-07
    V_V2        -5.501E-04
    V_V4         0.000E+00
    V_V5        -9.139E-13

    TOTAL POWER DISSIPATION   2.75E-03  WATTS

Reducing minimum delta to make the circuit converge.
Reducing minimum delta to make the circuit converge.
Reducing minimum delta to make the circuit converge.
Reducing minimum delta to make the circuit converge.


          JOB CONCLUDED

**** 08/09/24 01:30:21 ****** PSpice 23.1.0 (29 May 2024) ***** ID# 0 ********

 ** Profile: "LM5123-Q1_STARTUP-trans"  [ e:\users\alex\documents\electronics projects\modular audio\design_simulations\lm5123sim\lm5


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =     3869.66
