$date
	Mon Feb 22 19:58:13 2021
$end
$version
	GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
$end
$timescale
	1ps
$end
$scope module SystemC $end
$scope module SAM_tb $end
$var wire 32 & external_channel_0_write_bus_0[31:0] $end
$scope module dut $end
$scope module mem $end
$var wire 32 7 ram_21_0[31:0] $end
$var wire 32 6 ram_20_0[31:0] $end
$var wire 32 5 ram_19_0[31:0] $end
$var wire 32 4 ram_18_0[31:0] $end
$var wire 32 3 ram_17_0[31:0] $end
$var wire 32 2 ram_16_0[31:0] $end
$var wire 32 1 ram_15_0[31:0] $end
$var wire 32 0 ram_14_0[31:0] $end
$var wire 32 / ram_13_0[31:0] $end
$var wire 32 . ram_12_0[31:0] $end
$var wire 32 - ram_11_0[31:0] $end
$var wire 32 , ram_10_0[31:0] $end
$var wire 32 + ram_9_0[31:0] $end
$upscope $end
$scope module generator_0 $end
$var wire 32 ( current_ram_index[31:0] $end
$upscope $end
$scope module channels_0 $end
$var wire 32 8 mode[31:0] $end
$var wire 1 * enabled $end
$var wire 32 ) addr[31:0] $end
$var wire 32 ' write_channel_data_0[31:0] $end
$upscope $end
$upscope $end
$scope module global_control_channel $end
$var wire 1 # clock $end
$var wire 1 " reset $end
$var wire 1 % program $end
$var wire 1 $ enable $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
#0
b0 (
0%
b0 0
b0 5
b0 &
b0 7
0*
b0 1
b0 8
b0 .
b0 4
b0 )
b0 '
1"
b0 /
1#
b0 +
b0 3
0$
b0 6
b0 2
b0 -
b0 ,
#500
0#
#1000
1#
0"
#1500
0#
#2000
1#
1"
#2500
0#
#3000
1#
0"
b1010 (
1%
b1 8
b1010 )
#3500
0#
#4000
1#
1*
b1 &
0%
b1 '
1$
#4500
0#
#5000
1#
b1011 )
b10 &
b1011 (
b10 '
b1 ,
#5500
0#
#6000
1#
b11 &
b1100 )
b11 '
b10 -
b1100 (
#6500
0#
#7000
1#
b1101 (
b100 &
b11 .
b1101 )
b100 '
#7500
0#
#8000
1#
b101 '
b101 &
b1110 (
b100 /
b1110 )
#8500
0#
#9000
1#
b1111 )
b101 0
b1111 (
b110 &
b110 '
#9500
0#
#10000
1#
b111 '
b111 &
b10000 (
b110 1
b10000 )
#10500
0#
#11000
1#
b10001 )
b10001 (
b1000 &
b1000 '
b111 2
#11500
0#
#12000
1#
b1001 &
b10010 (
b10010 )
b1001 '
b1000 3
#12500
0#
#13000
1#
b10011 (
b1010 &
b1001 4
b1010 '
b10011 )
#13500
0#
#14000
1#
b0 )
b1010 5
b0 (
0*
#14500
0#
#15000
