{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625090427554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625090427554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 03:30:27 2021 " "Processing started: Thu Jul 01 03:30:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625090427554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625090427554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mm_block -c mm_block " "Command: quartus_map --read_settings_files=on --write_settings_files=off mm_block -c mm_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625090427554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625090428073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625090428073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm_block_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mm_block_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mm_block_pkg " "Found design unit 1: mm_block_pkg" {  } { { "mm_block_pkg.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625090437038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625090437038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mm_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mm_block-rtl " "Found design unit 1: mm_block-rtl" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625090437041 ""} { "Info" "ISGN_ENTITY_NAME" "1 mm_block " "Found entity 1: mm_block" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625090437041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625090437041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maximum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maximum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maximum-rtl " "Found design unit 1: Maximum-rtl" {  } { { "Maximum.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/Maximum.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625090437044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maximum " "Found entity 1: Maximum" {  } { { "Maximum.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/Maximum.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625090437044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625090437044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mm_block " "Elaborating entity \"mm_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625090437080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Maximum Maximum:u_mm_block_Maximum A:rtl " "Elaborating entity \"Maximum\" using architecture \"A:rtl\" for hierarchy \"Maximum:u_mm_block_Maximum\"" {  } { { "mm_block.vhd" "u_mm_block_Maximum" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625090437137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[5\] GND " "Pin \"Outport1\[5\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[6\] GND " "Pin \"Outport1\[6\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[7\] GND " "Pin \"Outport1\[7\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[8\] GND " "Pin \"Outport1\[8\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[9\] GND " "Pin \"Outport1\[9\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[10\] GND " "Pin \"Outport1\[10\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[11\] GND " "Pin \"Outport1\[11\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[12\] GND " "Pin \"Outport1\[12\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[13\] GND " "Pin \"Outport1\[13\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[14\] GND " "Pin \"Outport1\[14\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[15\] GND " "Pin \"Outport1\[15\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[16\] GND " "Pin \"Outport1\[16\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[17\] GND " "Pin \"Outport1\[17\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[18\] GND " "Pin \"Outport1\[18\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[19\] GND " "Pin \"Outport1\[19\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[20\] GND " "Pin \"Outport1\[20\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[21\] GND " "Pin \"Outport1\[21\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[22\] GND " "Pin \"Outport1\[22\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[23\] GND " "Pin \"Outport1\[23\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[24\] GND " "Pin \"Outport1\[24\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[25\] GND " "Pin \"Outport1\[25\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[26\] GND " "Pin \"Outport1\[26\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[27\] GND " "Pin \"Outport1\[27\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[28\] GND " "Pin \"Outport1\[28\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[29\] GND " "Pin \"Outport1\[29\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[30\] GND " "Pin \"Outport1\[30\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Outport1\[31\] GND " "Pin \"Outport1\[31\]\" is stuck at GND" {  } { { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625090439415 "|mm_block|Outport1[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625090439415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625090439533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625090443821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625090443821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2210 " "Implemented 2210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "672 " "Implemented 672 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625090444118 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625090444118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1474 " "Implemented 1474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625090444118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625090444118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625090444135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 03:30:44 2021 " "Processing ended: Thu Jul 01 03:30:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625090444135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625090444135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625090444135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625090444135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1625090446125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625090446127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 03:30:45 2021 " "Processing started: Thu Jul 01 03:30:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625090446127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1625090446127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mm_block -c mm_block " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mm_block -c mm_block" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1625090446127 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1625090448052 ""}
{ "Info" "0" "" "Project  = mm_block" {  } {  } 0 0 "Project  = mm_block" 0 0 "Fitter" 0 0 1625090448053 ""}
{ "Info" "0" "" "Revision = mm_block" {  } {  } 0 0 "Revision = mm_block" 0 0 "Fitter" 0 0 1625090448054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1625090448239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1625090448240 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mm_block 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"mm_block\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1625090448265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625090448324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1625090448324 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1625090448874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1625090448958 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1625090449305 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "736 736 " "No exact pin location assignment(s) for 736 pins of 736 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1625090449697 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "672 256 " "There are 672 IO input pads in the design, but only 256 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1625090449703 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1625090449705 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "27 " "Following 27 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[5\] GND " "Pin Outport1\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[5] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[6\] GND " "Pin Outport1\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[6] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[7\] GND " "Pin Outport1\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[7] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[8\] GND " "Pin Outport1\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[8] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[9\] GND " "Pin Outport1\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[9] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[10\] GND " "Pin Outport1\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[10] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[11\] GND " "Pin Outport1\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[11] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[12\] GND " "Pin Outport1\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[12] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[13\] GND " "Pin Outport1\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[13] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[14\] GND " "Pin Outport1\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[14] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[15\] GND " "Pin Outport1\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[15] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[16\] GND " "Pin Outport1\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[16] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[17\] GND " "Pin Outport1\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[17] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[18\] GND " "Pin Outport1\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[18] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[19\] GND " "Pin Outport1\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[19] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[20\] GND " "Pin Outport1\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[20] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[21\] GND " "Pin Outport1\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[21] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[22\] GND " "Pin Outport1\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[22] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[23\] GND " "Pin Outport1\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[23] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[24\] GND " "Pin Outport1\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[24] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[25\] GND " "Pin Outport1\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[25] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[26\] GND " "Pin Outport1\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[26] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[27\] GND " "Pin Outport1\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[27] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[28\] GND " "Pin Outport1\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[28] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[29\] GND " "Pin Outport1\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[29] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[30\] GND " "Pin Outport1\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[30] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Outport1\[31\] GND " "Pin Outport1\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Outport1[31] } } } { "mm_block.vhd" "" { Text "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/mm_block.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sumee/Documents/NavIC/Acqisition/hdlsrc/mm_block/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1625090450613 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1625090450613 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1625090450616 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5112 " "Peak virtual memory: 5112 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625090450888 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 01 03:30:50 2021 " "Processing ended: Thu Jul 01 03:30:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625090450888 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625090450888 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625090450888 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625090450888 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1625090451687 ""}
