
webcam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000977c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040977c  0040977c  0001977c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20000000  00409784  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00007ff4  200009bc  0040a140  000209bc  2**2
                  ALLOC
  4 .stack        00003000  200089b0  00412134  000209bc  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001a52d  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003594  00000000  00000000  0003af6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000854a  00000000  00000000  0003e500  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e98  00000000  00000000  00046a4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000da0  00000000  00000000  000478e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00008d2c  00000000  00000000  00048682  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00011356  00000000  00000000  000513ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00050674  00000000  00000000  00062704  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000049f8  00000000  00000000  000b2d78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b0 b9 00 20 b1 31 40 00 79 32 40 00 79 32 40 00     ... .1@.y2@.y2@.
  400010:	79 32 40 00 79 32 40 00 79 32 40 00 00 00 00 00     y2@.y2@.y2@.....
	...
  40002c:	79 32 40 00 79 32 40 00 00 00 00 00 79 32 40 00     y2@.y2@.....y2@.
  40003c:	79 32 40 00 79 32 40 00 79 32 40 00 79 32 40 00     y2@.y2@.y2@.y2@.
  40004c:	79 32 40 00 79 32 40 00 79 32 40 00 79 32 40 00     y2@.y2@.y2@.y2@.
  40005c:	00 00 00 00 79 32 40 00 79 32 40 00 00 00 00 00     ....y2@.y2@.....
  40006c:	b9 09 40 00 d1 09 40 00 00 00 00 00 7d 1c 40 00     ..@...@.....}.@.
  40007c:	79 32 40 00 00 00 00 00 00 00 00 00 79 32 40 00     y2@.........y2@.
  40008c:	79 32 40 00 79 32 40 00 79 32 40 00 11 07 40 00     y2@.y2@.y2@...@.
  40009c:	bd 1a 40 00 79 32 40 00 79 32 40 00 00 00 00 00     ..@.y2@.y2@.....
	...
  4000b4:	79 32 40 00 79 32 40 00 79 32 40 00 79 32 40 00     y2@.y2@.y2@.y2@.
  4000c4:	79 32 40 00 79 32 40 00                             y2@.y2@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009bc 	.word	0x200009bc
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00409784 	.word	0x00409784

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00409784 	.word	0x00409784
  40012c:	200009c0 	.word	0x200009c0
  400130:	00409784 	.word	0x00409784
  400134:	00000000 	.word	0x00000000

00400138 <ssc_set_clock_divider>:
 * \retval SSC_RC_YES Success.
 * \retval SSC_RC_NO Invalid input value.
 */
uint32_t ssc_set_clock_divider(Ssc *p_ssc, uint32_t ul_bitrate,
		uint32_t ul_mck)
{
  400138:	b480      	push	{r7}
  40013a:	b085      	sub	sp, #20
  40013c:	af00      	add	r7, sp, #0
  40013e:	60f8      	str	r0, [r7, #12]
  400140:	60b9      	str	r1, [r7, #8]
  400142:	607a      	str	r2, [r7, #4]
	if (ul_mck && ul_bitrate) {
  400144:	687b      	ldr	r3, [r7, #4]
  400146:	2b00      	cmp	r3, #0
  400148:	d00f      	beq.n	40016a <ssc_set_clock_divider+0x32>
  40014a:	68bb      	ldr	r3, [r7, #8]
  40014c:	2b00      	cmp	r3, #0
  40014e:	d00c      	beq.n	40016a <ssc_set_clock_divider+0x32>
		p_ssc->SSC_CMR = SSC_CMR_DIV(((ul_mck + ul_bitrate) / ul_bitrate) >> 1);
  400150:	687a      	ldr	r2, [r7, #4]
  400152:	68bb      	ldr	r3, [r7, #8]
  400154:	441a      	add	r2, r3
  400156:	68bb      	ldr	r3, [r7, #8]
  400158:	fbb2 f3f3 	udiv	r3, r2, r3
  40015c:	085b      	lsrs	r3, r3, #1
  40015e:	f3c3 020b 	ubfx	r2, r3, #0, #12
  400162:	68fb      	ldr	r3, [r7, #12]
  400164:	605a      	str	r2, [r3, #4]
		return SSC_RC_YES;
  400166:	2300      	movs	r3, #0
  400168:	e000      	b.n	40016c <ssc_set_clock_divider+0x34>
	} else {
		return SSC_RC_NO;
  40016a:	2301      	movs	r3, #1
	}
}
  40016c:	4618      	mov	r0, r3
  40016e:	3714      	adds	r7, #20
  400170:	46bd      	mov	sp, r7
  400172:	bc80      	pop	{r7}
  400174:	4770      	bx	lr
	...

00400178 <ssc_i2s_set_receiver>:
 * \param ul_ch_mode Channel mode, stereo or mono.
 * \param ul_datlen Data length for one channel.
 */
void ssc_i2s_set_receiver(Ssc *p_ssc, uint32_t ul_mode,
		uint32_t ul_cks, uint32_t ul_ch_mode, uint32_t ul_datlen)
{
  400178:	b580      	push	{r7, lr}
  40017a:	b092      	sub	sp, #72	; 0x48
  40017c:	af00      	add	r7, sp, #0
  40017e:	60f8      	str	r0, [r7, #12]
  400180:	60b9      	str	r1, [r7, #8]
  400182:	607a      	str	r2, [r7, #4]
  400184:	603b      	str	r3, [r7, #0]
	clock_opt_t rx_clk_option;
	data_frame_opt_t rx_data_frame_option;

	/* Initialize the local variable. */
	memset((uint8_t *)&rx_clk_option, 0, sizeof(clock_opt_t));
  400186:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  40018a:	221c      	movs	r2, #28
  40018c:	2100      	movs	r1, #0
  40018e:	4618      	mov	r0, r3
  400190:	4b36      	ldr	r3, [pc, #216]	; (40026c <ssc_i2s_set_receiver+0xf4>)
  400192:	4798      	blx	r3
	memset((uint8_t *)&rx_data_frame_option, 0, sizeof(data_frame_opt_t));
  400194:	f107 0310 	add.w	r3, r7, #16
  400198:	221c      	movs	r2, #28
  40019a:	2100      	movs	r1, #0
  40019c:	4618      	mov	r0, r3
  40019e:	4b33      	ldr	r3, [pc, #204]	; (40026c <ssc_i2s_set_receiver+0xf4>)
  4001a0:	4798      	blx	r3

	/* Data start: MonoLeft-Falling, MonoRight-Rising, Stero-Edge. */
	switch (ul_ch_mode) {
  4001a2:	683b      	ldr	r3, [r7, #0]
  4001a4:	2b02      	cmp	r3, #2
  4001a6:	d004      	beq.n	4001b2 <ssc_i2s_set_receiver+0x3a>
  4001a8:	2b03      	cmp	r3, #3
  4001aa:	d00a      	beq.n	4001c2 <ssc_i2s_set_receiver+0x4a>
  4001ac:	2b01      	cmp	r3, #1
  4001ae:	d004      	beq.n	4001ba <ssc_i2s_set_receiver+0x42>
  4001b0:	e00b      	b.n	4001ca <ssc_i2s_set_receiver+0x52>
	case SSC_AUDIO_MONO_RIGHT:
		rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_RISING;
  4001b2:	f44f 63a0 	mov.w	r3, #1280	; 0x500
  4001b6:	647b      	str	r3, [r7, #68]	; 0x44
		break;
  4001b8:	e007      	b.n	4001ca <ssc_i2s_set_receiver+0x52>
	case SSC_AUDIO_MONO_LEFT:
		rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_FALLING;
  4001ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4001be:	647b      	str	r3, [r7, #68]	; 0x44
		break;
  4001c0:	e003      	b.n	4001ca <ssc_i2s_set_receiver+0x52>
	case SSC_AUDIO_STERO:
		rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
  4001c2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  4001c6:	647b      	str	r3, [r7, #68]	; 0x44
		break;
  4001c8:	bf00      	nop
	}
	if (ul_mode & SSC_I2S_MASTER_IN) {
  4001ca:	68bb      	ldr	r3, [r7, #8]
  4001cc:	f003 0302 	and.w	r3, r3, #2
  4001d0:	2b00      	cmp	r3, #0
  4001d2:	d022      	beq.n	40021a <ssc_i2s_set_receiver+0xa2>
		/* Stereo has 2 data words, and mono has only one data word. */
		if (SSC_AUDIO_STERO == ul_ch_mode) {
  4001d4:	683b      	ldr	r3, [r7, #0]
  4001d6:	2b03      	cmp	r3, #3
  4001d8:	d102      	bne.n	4001e0 <ssc_i2s_set_receiver+0x68>
			rx_data_frame_option.ul_datnb = 1;
  4001da:	2301      	movs	r3, #1
  4001dc:	61bb      	str	r3, [r7, #24]
  4001de:	e001      	b.n	4001e4 <ssc_i2s_set_receiver+0x6c>
		} else {
			rx_data_frame_option.ul_datnb = 0;
  4001e0:	2300      	movs	r3, #0
  4001e2:	61bb      	str	r3, [r7, #24]
		}

		/* Configure RCMR Settings. */
		rx_clk_option.ul_cks = SSC_TCMR_CKS_MCK;
  4001e4:	2300      	movs	r3, #0
  4001e6:	62fb      	str	r3, [r7, #44]	; 0x2c
		rx_clk_option.ul_cko = SSC_TCMR_CKO_CONTINUOUS;
  4001e8:	2304      	movs	r3, #4
  4001ea:	633b      	str	r3, [r7, #48]	; 0x30
		rx_clk_option.ul_cki = 0;
  4001ec:	2300      	movs	r3, #0
  4001ee:	637b      	str	r3, [r7, #52]	; 0x34
		rx_clk_option.ul_ckg = 0;
  4001f0:	2300      	movs	r3, #0
  4001f2:	63bb      	str	r3, [r7, #56]	; 0x38
		rx_clk_option.ul_sttdly = 1;
  4001f4:	2301      	movs	r3, #1
  4001f6:	643b      	str	r3, [r7, #64]	; 0x40
		rx_clk_option.ul_period = ul_datlen - 1;
  4001f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4001fa:	3b01      	subs	r3, #1
  4001fc:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Configure RFMR Settings. */
		rx_data_frame_option.ul_datlen = ul_datlen - 1;
  4001fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  400200:	3b01      	subs	r3, #1
  400202:	613b      	str	r3, [r7, #16]
		rx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  400204:	2380      	movs	r3, #128	; 0x80
  400206:	617b      	str	r3, [r7, #20]
		rx_data_frame_option.ul_fslen = ul_datlen - 1;
  400208:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40020a:	3b01      	subs	r3, #1
  40020c:	61fb      	str	r3, [r7, #28]
		rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NEGATIVE;
  40020e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  400212:	627b      	str	r3, [r7, #36]	; 0x24
		rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  400214:	2300      	movs	r3, #0
  400216:	62bb      	str	r3, [r7, #40]	; 0x28
  400218:	e01b      	b.n	400252 <ssc_i2s_set_receiver+0xda>
	} else if (ul_mode & SSC_I2S_SLAVE_IN) {
  40021a:	68bb      	ldr	r3, [r7, #8]
  40021c:	f003 0308 	and.w	r3, r3, #8
  400220:	2b00      	cmp	r3, #0
  400222:	d016      	beq.n	400252 <ssc_i2s_set_receiver+0xda>
		/* Configure TCMR Settings. */
		rx_clk_option.ul_cks = ul_cks;
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	62fb      	str	r3, [r7, #44]	; 0x2c
		rx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  400228:	2300      	movs	r3, #0
  40022a:	633b      	str	r3, [r7, #48]	; 0x30
		rx_clk_option.ul_cki = 0;
  40022c:	2300      	movs	r3, #0
  40022e:	637b      	str	r3, [r7, #52]	; 0x34
		rx_clk_option.ul_ckg = 0;
  400230:	2300      	movs	r3, #0
  400232:	63bb      	str	r3, [r7, #56]	; 0x38
		rx_clk_option.ul_sttdly = 1;
  400234:	2301      	movs	r3, #1
  400236:	643b      	str	r3, [r7, #64]	; 0x40
		rx_clk_option.ul_period = 0;
  400238:	2300      	movs	r3, #0
  40023a:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Configure TFMR Settings. */
		rx_data_frame_option.ul_datlen = ul_datlen - 1;
  40023c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  40023e:	3b01      	subs	r3, #1
  400240:	613b      	str	r3, [r7, #16]
		rx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  400242:	2380      	movs	r3, #128	; 0x80
  400244:	617b      	str	r3, [r7, #20]
		rx_data_frame_option.ul_fslen = 0;
  400246:	2300      	movs	r3, #0
  400248:	61fb      	str	r3, [r7, #28]
		rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  40024a:	2300      	movs	r3, #0
  40024c:	627b      	str	r3, [r7, #36]	; 0x24
		rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  40024e:	2300      	movs	r3, #0
  400250:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	/* Configure the SSC receiver. */
	ssc_set_receiver(p_ssc, &rx_clk_option, &rx_data_frame_option);
  400252:	f107 0210 	add.w	r2, r7, #16
  400256:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  40025a:	4619      	mov	r1, r3
  40025c:	68f8      	ldr	r0, [r7, #12]
  40025e:	4b04      	ldr	r3, [pc, #16]	; (400270 <ssc_i2s_set_receiver+0xf8>)
  400260:	4798      	blx	r3
}
  400262:	bf00      	nop
  400264:	3748      	adds	r7, #72	; 0x48
  400266:	46bd      	mov	sp, r7
  400268:	bd80      	pop	{r7, pc}
  40026a:	bf00      	nop
  40026c:	00403ac9 	.word	0x00403ac9
  400270:	004002c5 	.word	0x004002c5

00400274 <ssc_reset>:
 * \brief Reset SSC module.
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_reset(Ssc *p_ssc)
{
  400274:	b480      	push	{r7}
  400276:	b083      	sub	sp, #12
  400278:	af00      	add	r7, sp, #0
  40027a:	6078      	str	r0, [r7, #4]
	p_ssc->SSC_CR = SSC_CR_SWRST;
  40027c:	687b      	ldr	r3, [r7, #4]
  40027e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400282:	601a      	str	r2, [r3, #0]
	p_ssc->SSC_CMR = 0;
  400284:	687b      	ldr	r3, [r7, #4]
  400286:	2200      	movs	r2, #0
  400288:	605a      	str	r2, [r3, #4]
	p_ssc->SSC_RCMR = 0;
  40028a:	687b      	ldr	r3, [r7, #4]
  40028c:	2200      	movs	r2, #0
  40028e:	611a      	str	r2, [r3, #16]
	p_ssc->SSC_RFMR = 0;
  400290:	687b      	ldr	r3, [r7, #4]
  400292:	2200      	movs	r2, #0
  400294:	615a      	str	r2, [r3, #20]
	p_ssc->SSC_TCMR = 0;
  400296:	687b      	ldr	r3, [r7, #4]
  400298:	2200      	movs	r2, #0
  40029a:	619a      	str	r2, [r3, #24]
	p_ssc->SSC_TFMR = 0;
  40029c:	687b      	ldr	r3, [r7, #4]
  40029e:	2200      	movs	r2, #0
  4002a0:	61da      	str	r2, [r3, #28]
}
  4002a2:	bf00      	nop
  4002a4:	370c      	adds	r7, #12
  4002a6:	46bd      	mov	sp, r7
  4002a8:	bc80      	pop	{r7}
  4002aa:	4770      	bx	lr

004002ac <ssc_enable_rx>:
 * \brief Enable SSC receiver.
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_rx(Ssc *p_ssc)
{
  4002ac:	b480      	push	{r7}
  4002ae:	b083      	sub	sp, #12
  4002b0:	af00      	add	r7, sp, #0
  4002b2:	6078      	str	r0, [r7, #4]
	p_ssc->SSC_CR = SSC_CR_RXEN;
  4002b4:	687b      	ldr	r3, [r7, #4]
  4002b6:	2201      	movs	r2, #1
  4002b8:	601a      	str	r2, [r3, #0]
}
  4002ba:	bf00      	nop
  4002bc:	370c      	adds	r7, #12
  4002be:	46bd      	mov	sp, r7
  4002c0:	bc80      	pop	{r7}
  4002c2:	4770      	bx	lr

004002c4 <ssc_set_receiver>:
 * \param p_rx_clk_opt Pointer to the receiver clock configuration structure.
 * \param p_rx_data_frame Pointer to the receiver data frame configuration structure.
 */
void ssc_set_receiver(Ssc *p_ssc, clock_opt_t *p_rx_clk_opt,
		data_frame_opt_t *p_rx_data_frame)
{
  4002c4:	b480      	push	{r7}
  4002c6:	b085      	sub	sp, #20
  4002c8:	af00      	add	r7, sp, #0
  4002ca:	60f8      	str	r0, [r7, #12]
  4002cc:	60b9      	str	r1, [r7, #8]
  4002ce:	607a      	str	r2, [r7, #4]
	if (p_rx_clk_opt == NULL) {
  4002d0:	68bb      	ldr	r3, [r7, #8]
  4002d2:	2b00      	cmp	r3, #0
  4002d4:	d103      	bne.n	4002de <ssc_set_receiver+0x1a>
		p_ssc->SSC_RCMR = 0;
  4002d6:	68fb      	ldr	r3, [r7, #12]
  4002d8:	2200      	movs	r2, #0
  4002da:	611a      	str	r2, [r3, #16]
  4002dc:	e01c      	b.n	400318 <ssc_set_receiver+0x54>
	} else {
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4002de:	68fb      	ldr	r3, [r7, #12]
  4002e0:	691a      	ldr	r2, [r3, #16]
  4002e2:	68bb      	ldr	r3, [r7, #8]
  4002e4:	6819      	ldr	r1, [r3, #0]
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
  4002e6:	68bb      	ldr	r3, [r7, #8]
  4002e8:	685b      	ldr	r3, [r3, #4]
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4002ea:	4319      	orrs	r1, r3
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
  4002ec:	68bb      	ldr	r3, [r7, #8]
  4002ee:	689b      	ldr	r3, [r3, #8]
  4002f0:	4319      	orrs	r1, r3
				p_rx_clk_opt->ul_ckg |
  4002f2:	68bb      	ldr	r3, [r7, #8]
  4002f4:	68db      	ldr	r3, [r3, #12]
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
  4002f6:	4319      	orrs	r1, r3
				p_rx_clk_opt->ul_start_sel |
  4002f8:	68bb      	ldr	r3, [r7, #8]
  4002fa:	699b      	ldr	r3, [r3, #24]
				p_rx_clk_opt->ul_ckg |
  4002fc:	4319      	orrs	r1, r3
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
  4002fe:	68bb      	ldr	r3, [r7, #8]
  400300:	691b      	ldr	r3, [r3, #16]
  400302:	061b      	lsls	r3, r3, #24
				p_rx_clk_opt->ul_start_sel |
  400304:	4319      	orrs	r1, r3
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  400306:	68bb      	ldr	r3, [r7, #8]
  400308:	695b      	ldr	r3, [r3, #20]
  40030a:	041b      	lsls	r3, r3, #16
  40030c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
  400310:	430b      	orrs	r3, r1
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  400312:	431a      	orrs	r2, r3
  400314:	68fb      	ldr	r3, [r7, #12]
  400316:	611a      	str	r2, [r3, #16]
	}

	if (p_rx_data_frame == NULL) {
  400318:	687b      	ldr	r3, [r7, #4]
  40031a:	2b00      	cmp	r3, #0
  40031c:	d103      	bne.n	400326 <ssc_set_receiver+0x62>
		p_ssc->SSC_RFMR = 0;
  40031e:	68fb      	ldr	r3, [r7, #12]
  400320:	2200      	movs	r2, #0
  400322:	615a      	str	r2, [r3, #20]
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
				p_rx_data_frame->ul_fsos |
				p_rx_data_frame->ul_fsedge;
	}
}
  400324:	e021      	b.n	40036a <ssc_set_receiver+0xa6>
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400326:	68fb      	ldr	r3, [r7, #12]
  400328:	695a      	ldr	r2, [r3, #20]
  40032a:	687b      	ldr	r3, [r7, #4]
  40032c:	681b      	ldr	r3, [r3, #0]
  40032e:	f003 011f 	and.w	r1, r3, #31
				p_rx_data_frame->ul_msbf |
  400332:	687b      	ldr	r3, [r7, #4]
  400334:	685b      	ldr	r3, [r3, #4]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400336:	4319      	orrs	r1, r3
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	689b      	ldr	r3, [r3, #8]
  40033c:	021b      	lsls	r3, r3, #8
  40033e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
				p_rx_data_frame->ul_msbf |
  400342:	4319      	orrs	r1, r3
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  400344:	687b      	ldr	r3, [r7, #4]
  400346:	68db      	ldr	r3, [r3, #12]
  400348:	041b      	lsls	r3, r3, #16
  40034a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  40034e:	4319      	orrs	r1, r3
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
  400350:	687b      	ldr	r3, [r7, #4]
  400352:	691b      	ldr	r3, [r3, #16]
  400354:	071b      	lsls	r3, r3, #28
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  400356:	4319      	orrs	r1, r3
				p_rx_data_frame->ul_fsos |
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	695b      	ldr	r3, [r3, #20]
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
  40035c:	4319      	orrs	r1, r3
				p_rx_data_frame->ul_fsedge;
  40035e:	687b      	ldr	r3, [r7, #4]
  400360:	699b      	ldr	r3, [r3, #24]
				p_rx_data_frame->ul_fsos |
  400362:	430b      	orrs	r3, r1
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400364:	431a      	orrs	r2, r3
  400366:	68fb      	ldr	r3, [r7, #12]
  400368:	615a      	str	r2, [r3, #20]
}
  40036a:	bf00      	nop
  40036c:	3714      	adds	r7, #20
  40036e:	46bd      	mov	sp, r7
  400370:	bc80      	pop	{r7}
  400372:	4770      	bx	lr

00400374 <ssc_enable_interrupt>:
 *
 * \param p_ssc Pointer to an SSC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void ssc_enable_interrupt(Ssc *p_ssc, uint32_t ul_sources)
{
  400374:	b480      	push	{r7}
  400376:	b083      	sub	sp, #12
  400378:	af00      	add	r7, sp, #0
  40037a:	6078      	str	r0, [r7, #4]
  40037c:	6039      	str	r1, [r7, #0]
	p_ssc->SSC_IER = ul_sources;
  40037e:	687b      	ldr	r3, [r7, #4]
  400380:	683a      	ldr	r2, [r7, #0]
  400382:	645a      	str	r2, [r3, #68]	; 0x44
}
  400384:	bf00      	nop
  400386:	370c      	adds	r7, #12
  400388:	46bd      	mov	sp, r7
  40038a:	bc80      	pop	{r7}
  40038c:	4770      	bx	lr

0040038e <ssc_get_status>:
 * \param p_ssc Pointer to an SSC instance.
 *
 * \return The SSC status value.
 */
uint32_t ssc_get_status(Ssc *p_ssc)
{
  40038e:	b480      	push	{r7}
  400390:	b083      	sub	sp, #12
  400392:	af00      	add	r7, sp, #0
  400394:	6078      	str	r0, [r7, #4]
	return p_ssc->SSC_SR;
  400396:	687b      	ldr	r3, [r7, #4]
  400398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
  40039a:	4618      	mov	r0, r3
  40039c:	370c      	adds	r7, #12
  40039e:	46bd      	mov	sp, r7
  4003a0:	bc80      	pop	{r7}
  4003a2:	4770      	bx	lr

004003a4 <ssc_read>:
 *
 * \retval SSC_RC_ERROR Time-out.
 * \retval SSC_RC_OK Success.
 */
uint32_t ssc_read(Ssc *p_ssc, uint32_t *ul_data)
{
  4003a4:	b480      	push	{r7}
  4003a6:	b085      	sub	sp, #20
  4003a8:	af00      	add	r7, sp, #0
  4003aa:	6078      	str	r0, [r7, #4]
  4003ac:	6039      	str	r1, [r7, #0]
	uint32_t ul_timeout = SSC_DEFAULT_TIMEOUT;
  4003ae:	f242 7310 	movw	r3, #10000	; 0x2710
  4003b2:	60fb      	str	r3, [r7, #12]

	while (!(p_ssc->SSC_SR & SSC_SR_RXRDY)) {
  4003b4:	e006      	b.n	4003c4 <ssc_read+0x20>
		if (!ul_timeout--) {
  4003b6:	68fb      	ldr	r3, [r7, #12]
  4003b8:	1e5a      	subs	r2, r3, #1
  4003ba:	60fa      	str	r2, [r7, #12]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d101      	bne.n	4003c4 <ssc_read+0x20>
			return SSC_RC_ERROR;
  4003c0:	2301      	movs	r3, #1
  4003c2:	e00a      	b.n	4003da <ssc_read+0x36>
	while (!(p_ssc->SSC_SR & SSC_SR_RXRDY)) {
  4003c4:	687b      	ldr	r3, [r7, #4]
  4003c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4003c8:	f003 0310 	and.w	r3, r3, #16
  4003cc:	2b00      	cmp	r3, #0
  4003ce:	d0f2      	beq.n	4003b6 <ssc_read+0x12>
		}
	}

	*ul_data = p_ssc->SSC_RHR;
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	6a1a      	ldr	r2, [r3, #32]
  4003d4:	683b      	ldr	r3, [r7, #0]
  4003d6:	601a      	str	r2, [r3, #0]
	return SSC_RC_OK;
  4003d8:	2300      	movs	r3, #0
}
  4003da:	4618      	mov	r0, r3
  4003dc:	3714      	adds	r7, #20
  4003de:	46bd      	mov	sp, r7
  4003e0:	bc80      	pop	{r7}
  4003e2:	4770      	bx	lr

004003e4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4003e4:	b480      	push	{r7}
  4003e6:	b087      	sub	sp, #28
  4003e8:	af00      	add	r7, sp, #0
  4003ea:	60f8      	str	r0, [r7, #12]
  4003ec:	60b9      	str	r1, [r7, #8]
  4003ee:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003f0:	68fa      	ldr	r2, [r7, #12]
  4003f2:	68bb      	ldr	r3, [r7, #8]
  4003f4:	019b      	lsls	r3, r3, #6
  4003f6:	4413      	add	r3, r2
  4003f8:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4003fa:	697b      	ldr	r3, [r7, #20]
  4003fc:	2202      	movs	r2, #2
  4003fe:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400400:	697b      	ldr	r3, [r7, #20]
  400402:	f04f 32ff 	mov.w	r2, #4294967295
  400406:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400408:	697b      	ldr	r3, [r7, #20]
  40040a:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40040c:	697b      	ldr	r3, [r7, #20]
  40040e:	687a      	ldr	r2, [r7, #4]
  400410:	605a      	str	r2, [r3, #4]
}
  400412:	bf00      	nop
  400414:	371c      	adds	r7, #28
  400416:	46bd      	mov	sp, r7
  400418:	bc80      	pop	{r7}
  40041a:	4770      	bx	lr

0040041c <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40041c:	b480      	push	{r7}
  40041e:	b083      	sub	sp, #12
  400420:	af00      	add	r7, sp, #0
  400422:	6078      	str	r0, [r7, #4]
  400424:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400426:	687a      	ldr	r2, [r7, #4]
  400428:	683b      	ldr	r3, [r7, #0]
  40042a:	019b      	lsls	r3, r3, #6
  40042c:	4413      	add	r3, r2
  40042e:	2205      	movs	r2, #5
  400430:	601a      	str	r2, [r3, #0]
}
  400432:	bf00      	nop
  400434:	370c      	adds	r7, #12
  400436:	46bd      	mov	sp, r7
  400438:	bc80      	pop	{r7}
  40043a:	4770      	bx	lr

0040043c <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  40043c:	b480      	push	{r7}
  40043e:	b085      	sub	sp, #20
  400440:	af00      	add	r7, sp, #0
  400442:	60f8      	str	r0, [r7, #12]
  400444:	60b9      	str	r1, [r7, #8]
  400446:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400448:	68fa      	ldr	r2, [r7, #12]
  40044a:	68bb      	ldr	r3, [r7, #8]
  40044c:	019b      	lsls	r3, r3, #6
  40044e:	4413      	add	r3, r2
  400450:	331c      	adds	r3, #28
  400452:	687a      	ldr	r2, [r7, #4]
  400454:	601a      	str	r2, [r3, #0]
}
  400456:	bf00      	nop
  400458:	3714      	adds	r7, #20
  40045a:	46bd      	mov	sp, r7
  40045c:	bc80      	pop	{r7}
  40045e:	4770      	bx	lr

00400460 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400460:	b480      	push	{r7}
  400462:	b087      	sub	sp, #28
  400464:	af00      	add	r7, sp, #0
  400466:	60f8      	str	r0, [r7, #12]
  400468:	60b9      	str	r1, [r7, #8]
  40046a:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40046c:	68fa      	ldr	r2, [r7, #12]
  40046e:	68bb      	ldr	r3, [r7, #8]
  400470:	019b      	lsls	r3, r3, #6
  400472:	4413      	add	r3, r2
  400474:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400476:	697b      	ldr	r3, [r7, #20]
  400478:	687a      	ldr	r2, [r7, #4]
  40047a:	625a      	str	r2, [r3, #36]	; 0x24
}
  40047c:	bf00      	nop
  40047e:	371c      	adds	r7, #28
  400480:	46bd      	mov	sp, r7
  400482:	bc80      	pop	{r7}
  400484:	4770      	bx	lr

00400486 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400486:	b480      	push	{r7}
  400488:	b085      	sub	sp, #20
  40048a:	af00      	add	r7, sp, #0
  40048c:	6078      	str	r0, [r7, #4]
  40048e:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400490:	687a      	ldr	r2, [r7, #4]
  400492:	683b      	ldr	r3, [r7, #0]
  400494:	019b      	lsls	r3, r3, #6
  400496:	4413      	add	r3, r2
  400498:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  40049a:	68fb      	ldr	r3, [r7, #12]
  40049c:	6a1b      	ldr	r3, [r3, #32]
}
  40049e:	4618      	mov	r0, r3
  4004a0:	3714      	adds	r7, #20
  4004a2:	46bd      	mov	sp, r7
  4004a4:	bc80      	pop	{r7}
  4004a6:	4770      	bx	lr

004004a8 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4004a8:	b480      	push	{r7}
  4004aa:	b08d      	sub	sp, #52	; 0x34
  4004ac:	af00      	add	r7, sp, #0
  4004ae:	60f8      	str	r0, [r7, #12]
  4004b0:	60b9      	str	r1, [r7, #8]
  4004b2:	607a      	str	r2, [r7, #4]
  4004b4:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4004b6:	2302      	movs	r3, #2
  4004b8:	613b      	str	r3, [r7, #16]
  4004ba:	2308      	movs	r3, #8
  4004bc:	617b      	str	r3, [r7, #20]
  4004be:	2320      	movs	r3, #32
  4004c0:	61bb      	str	r3, [r7, #24]
  4004c2:	2380      	movs	r3, #128	; 0x80
  4004c4:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4004c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4004c8:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4004ca:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4004cc:	2300      	movs	r3, #0
  4004ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  4004d0:	e01a      	b.n	400508 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4004d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4004d4:	009b      	lsls	r3, r3, #2
  4004d6:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4004da:	4413      	add	r3, r2
  4004dc:	f853 3c20 	ldr.w	r3, [r3, #-32]
  4004e0:	68ba      	ldr	r2, [r7, #8]
  4004e2:	fbb2 f3f3 	udiv	r3, r2, r3
  4004e6:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  4004e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4004ea:	0c1b      	lsrs	r3, r3, #16
  4004ec:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  4004ee:	68fa      	ldr	r2, [r7, #12]
  4004f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4004f2:	429a      	cmp	r2, r3
  4004f4:	d901      	bls.n	4004fa <tc_find_mck_divisor+0x52>
			return 0;
  4004f6:	2300      	movs	r3, #0
  4004f8:	e023      	b.n	400542 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  4004fa:	68fa      	ldr	r2, [r7, #12]
  4004fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4004fe:	429a      	cmp	r2, r3
  400500:	d206      	bcs.n	400510 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400504:	3301      	adds	r3, #1
  400506:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40050a:	2b04      	cmp	r3, #4
  40050c:	d9e1      	bls.n	4004d2 <tc_find_mck_divisor+0x2a>
  40050e:	e000      	b.n	400512 <tc_find_mck_divisor+0x6a>
			break;
  400510:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400514:	2b04      	cmp	r3, #4
  400516:	d901      	bls.n	40051c <tc_find_mck_divisor+0x74>
		return 0;
  400518:	2300      	movs	r3, #0
  40051a:	e012      	b.n	400542 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  40051c:	687b      	ldr	r3, [r7, #4]
  40051e:	2b00      	cmp	r3, #0
  400520:	d008      	beq.n	400534 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400524:	009b      	lsls	r3, r3, #2
  400526:	f107 0230 	add.w	r2, r7, #48	; 0x30
  40052a:	4413      	add	r3, r2
  40052c:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400530:	687b      	ldr	r3, [r7, #4]
  400532:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400534:	683b      	ldr	r3, [r7, #0]
  400536:	2b00      	cmp	r3, #0
  400538:	d002      	beq.n	400540 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  40053a:	683b      	ldr	r3, [r7, #0]
  40053c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  40053e:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400540:	2301      	movs	r3, #1
}
  400542:	4618      	mov	r0, r3
  400544:	3734      	adds	r7, #52	; 0x34
  400546:	46bd      	mov	sp, r7
  400548:	bc80      	pop	{r7}
  40054a:	4770      	bx	lr

0040054c <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  40054c:	b480      	push	{r7}
  40054e:	b083      	sub	sp, #12
  400550:	af00      	add	r7, sp, #0
  400552:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400554:	687b      	ldr	r3, [r7, #4]
  400556:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40055a:	605a      	str	r2, [r3, #4]

}
  40055c:	bf00      	nop
  40055e:	370c      	adds	r7, #12
  400560:	46bd      	mov	sp, r7
  400562:	bc80      	pop	{r7}
  400564:	4770      	bx	lr
	...

00400568 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400568:	b480      	push	{r7}
  40056a:	b083      	sub	sp, #12
  40056c:	af00      	add	r7, sp, #0
  40056e:	4603      	mov	r3, r0
  400570:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400572:	4908      	ldr	r1, [pc, #32]	; (400594 <NVIC_EnableIRQ+0x2c>)
  400574:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400578:	095b      	lsrs	r3, r3, #5
  40057a:	79fa      	ldrb	r2, [r7, #7]
  40057c:	f002 021f 	and.w	r2, r2, #31
  400580:	2001      	movs	r0, #1
  400582:	fa00 f202 	lsl.w	r2, r0, r2
  400586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40058a:	bf00      	nop
  40058c:	370c      	adds	r7, #12
  40058e:	46bd      	mov	sp, r7
  400590:	bc80      	pop	{r7}
  400592:	4770      	bx	lr
  400594:	e000e100 	.word	0xe000e100

00400598 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  400598:	b480      	push	{r7}
  40059a:	b083      	sub	sp, #12
  40059c:	af00      	add	r7, sp, #0
  40059e:	4603      	mov	r3, r0
  4005a0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4005a2:	4909      	ldr	r1, [pc, #36]	; (4005c8 <NVIC_DisableIRQ+0x30>)
  4005a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4005a8:	095b      	lsrs	r3, r3, #5
  4005aa:	79fa      	ldrb	r2, [r7, #7]
  4005ac:	f002 021f 	and.w	r2, r2, #31
  4005b0:	2001      	movs	r0, #1
  4005b2:	fa00 f202 	lsl.w	r2, r0, r2
  4005b6:	3320      	adds	r3, #32
  4005b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4005bc:	bf00      	nop
  4005be:	370c      	adds	r7, #12
  4005c0:	46bd      	mov	sp, r7
  4005c2:	bc80      	pop	{r7}
  4005c4:	4770      	bx	lr
  4005c6:	bf00      	nop
  4005c8:	e000e100 	.word	0xe000e100

004005cc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4005cc:	b480      	push	{r7}
  4005ce:	b083      	sub	sp, #12
  4005d0:	af00      	add	r7, sp, #0
  4005d2:	4603      	mov	r3, r0
  4005d4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4005d6:	4909      	ldr	r1, [pc, #36]	; (4005fc <NVIC_ClearPendingIRQ+0x30>)
  4005d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4005dc:	095b      	lsrs	r3, r3, #5
  4005de:	79fa      	ldrb	r2, [r7, #7]
  4005e0:	f002 021f 	and.w	r2, r2, #31
  4005e4:	2001      	movs	r0, #1
  4005e6:	fa00 f202 	lsl.w	r2, r0, r2
  4005ea:	3360      	adds	r3, #96	; 0x60
  4005ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4005f0:	bf00      	nop
  4005f2:	370c      	adds	r7, #12
  4005f4:	46bd      	mov	sp, r7
  4005f6:	bc80      	pop	{r7}
  4005f8:	4770      	bx	lr
  4005fa:	bf00      	nop
  4005fc:	e000e100 	.word	0xe000e100

00400600 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400600:	b480      	push	{r7}
  400602:	b083      	sub	sp, #12
  400604:	af00      	add	r7, sp, #0
  400606:	4603      	mov	r3, r0
  400608:	6039      	str	r1, [r7, #0]
  40060a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40060c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400610:	2b00      	cmp	r3, #0
  400612:	da0b      	bge.n	40062c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400614:	490d      	ldr	r1, [pc, #52]	; (40064c <NVIC_SetPriority+0x4c>)
  400616:	79fb      	ldrb	r3, [r7, #7]
  400618:	f003 030f 	and.w	r3, r3, #15
  40061c:	3b04      	subs	r3, #4
  40061e:	683a      	ldr	r2, [r7, #0]
  400620:	b2d2      	uxtb	r2, r2
  400622:	0112      	lsls	r2, r2, #4
  400624:	b2d2      	uxtb	r2, r2
  400626:	440b      	add	r3, r1
  400628:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
  40062a:	e009      	b.n	400640 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40062c:	4908      	ldr	r1, [pc, #32]	; (400650 <NVIC_SetPriority+0x50>)
  40062e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400632:	683a      	ldr	r2, [r7, #0]
  400634:	b2d2      	uxtb	r2, r2
  400636:	0112      	lsls	r2, r2, #4
  400638:	b2d2      	uxtb	r2, r2
  40063a:	440b      	add	r3, r1
  40063c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400640:	bf00      	nop
  400642:	370c      	adds	r7, #12
  400644:	46bd      	mov	sp, r7
  400646:	bc80      	pop	{r7}
  400648:	4770      	bx	lr
  40064a:	bf00      	nop
  40064c:	e000ed00 	.word	0xe000ed00
  400650:	e000e100 	.word	0xe000e100

00400654 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400654:	b480      	push	{r7}
  400656:	b083      	sub	sp, #12
  400658:	af00      	add	r7, sp, #0
  40065a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40065c:	687b      	ldr	r3, [r7, #4]
  40065e:	2b07      	cmp	r3, #7
  400660:	d825      	bhi.n	4006ae <osc_get_rate+0x5a>
  400662:	a201      	add	r2, pc, #4	; (adr r2, 400668 <osc_get_rate+0x14>)
  400664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400668:	00400689 	.word	0x00400689
  40066c:	0040068f 	.word	0x0040068f
  400670:	00400695 	.word	0x00400695
  400674:	0040069b 	.word	0x0040069b
  400678:	0040069f 	.word	0x0040069f
  40067c:	004006a3 	.word	0x004006a3
  400680:	004006a7 	.word	0x004006a7
  400684:	004006ab 	.word	0x004006ab
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400688:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40068c:	e010      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40068e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400692:	e00d      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400694:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400698:	e00a      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40069a:	4b08      	ldr	r3, [pc, #32]	; (4006bc <osc_get_rate+0x68>)
  40069c:	e008      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40069e:	4b08      	ldr	r3, [pc, #32]	; (4006c0 <osc_get_rate+0x6c>)
  4006a0:	e006      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4006a2:	4b08      	ldr	r3, [pc, #32]	; (4006c4 <osc_get_rate+0x70>)
  4006a4:	e004      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4006a6:	4b07      	ldr	r3, [pc, #28]	; (4006c4 <osc_get_rate+0x70>)
  4006a8:	e002      	b.n	4006b0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4006aa:	4b06      	ldr	r3, [pc, #24]	; (4006c4 <osc_get_rate+0x70>)
  4006ac:	e000      	b.n	4006b0 <osc_get_rate+0x5c>
	}

	return 0;
  4006ae:	2300      	movs	r3, #0
}
  4006b0:	4618      	mov	r0, r3
  4006b2:	370c      	adds	r7, #12
  4006b4:	46bd      	mov	sp, r7
  4006b6:	bc80      	pop	{r7}
  4006b8:	4770      	bx	lr
  4006ba:	bf00      	nop
  4006bc:	003d0900 	.word	0x003d0900
  4006c0:	007a1200 	.word	0x007a1200
  4006c4:	00b71b00 	.word	0x00b71b00

004006c8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4006c8:	b580      	push	{r7, lr}
  4006ca:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4006cc:	2006      	movs	r0, #6
  4006ce:	4b04      	ldr	r3, [pc, #16]	; (4006e0 <sysclk_get_main_hz+0x18>)
  4006d0:	4798      	blx	r3
  4006d2:	4602      	mov	r2, r0
  4006d4:	4613      	mov	r3, r2
  4006d6:	009b      	lsls	r3, r3, #2
  4006d8:	4413      	add	r3, r2
  4006da:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4006dc:	4618      	mov	r0, r3
  4006de:	bd80      	pop	{r7, pc}
  4006e0:	00400655 	.word	0x00400655

004006e4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4006e4:	b580      	push	{r7, lr}
  4006e6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4006e8:	4b02      	ldr	r3, [pc, #8]	; (4006f4 <sysclk_get_cpu_hz+0x10>)
  4006ea:	4798      	blx	r3
  4006ec:	4603      	mov	r3, r0
  4006ee:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4006f0:	4618      	mov	r0, r3
  4006f2:	bd80      	pop	{r7, pc}
  4006f4:	004006c9 	.word	0x004006c9

004006f8 <start_i2s_capture>:
/** Receiver buffer content. */
volatile uint16_t i2s_rec_buf[AUDIO_BUFFER_SIZE] = {0};
	
volatile uint8_t capture_toggle = 0;

void start_i2s_capture(void){ ssc_enable_interrupt(SSC, SSC_IDR_RXRDY); }
  4006f8:	b580      	push	{r7, lr}
  4006fa:	af00      	add	r7, sp, #0
  4006fc:	2110      	movs	r1, #16
  4006fe:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400702:	4b02      	ldr	r3, [pc, #8]	; (40070c <start_i2s_capture+0x14>)
  400704:	4798      	blx	r3
  400706:	bf00      	nop
  400708:	bd80      	pop	{r7, pc}
  40070a:	bf00      	nop
  40070c:	00400375 	.word	0x00400375

00400710 <SSC_Handler>:

/**
 * \brief Synchronous Serial Controller Handler.
 */
void SSC_Handler(void)
{
  400710:	b590      	push	{r4, r7, lr}
  400712:	b083      	sub	sp, #12
  400714:	af00      	add	r7, sp, #0
	uint32_t ul_data;
	ssc_get_status(SSC);
  400716:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40071a:	4b19      	ldr	r3, [pc, #100]	; (400780 <SSC_Handler+0x70>)
  40071c:	4798      	blx	r3
	ssc_read(SSC, &ul_data);
  40071e:	1d3b      	adds	r3, r7, #4
  400720:	4619      	mov	r1, r3
  400722:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400726:	4b17      	ldr	r3, [pc, #92]	; (400784 <SSC_Handler+0x74>)
  400728:	4798      	blx	r3
	
	if(!(capture_toggle++ % 2) && i2s_receive_index < AUDIO_BUFFER_SIZE)
  40072a:	4b17      	ldr	r3, [pc, #92]	; (400788 <SSC_Handler+0x78>)
  40072c:	781b      	ldrb	r3, [r3, #0]
  40072e:	b2db      	uxtb	r3, r3
  400730:	1c5a      	adds	r2, r3, #1
  400732:	b2d1      	uxtb	r1, r2
  400734:	4a14      	ldr	r2, [pc, #80]	; (400788 <SSC_Handler+0x78>)
  400736:	7011      	strb	r1, [r2, #0]
  400738:	f003 0301 	and.w	r3, r3, #1
  40073c:	b2db      	uxtb	r3, r3
  40073e:	2b00      	cmp	r3, #0
  400740:	d112      	bne.n	400768 <SSC_Handler+0x58>
  400742:	4b12      	ldr	r3, [pc, #72]	; (40078c <SSC_Handler+0x7c>)
  400744:	681b      	ldr	r3, [r3, #0]
  400746:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
  40074a:	d20d      	bcs.n	400768 <SSC_Handler+0x58>
		i2s_rec_buf[i2s_receive_index++] = modify_data(ul_data);
  40074c:	4b0f      	ldr	r3, [pc, #60]	; (40078c <SSC_Handler+0x7c>)
  40074e:	681c      	ldr	r4, [r3, #0]
  400750:	1c63      	adds	r3, r4, #1
  400752:	4a0e      	ldr	r2, [pc, #56]	; (40078c <SSC_Handler+0x7c>)
  400754:	6013      	str	r3, [r2, #0]
  400756:	687b      	ldr	r3, [r7, #4]
  400758:	4618      	mov	r0, r3
  40075a:	4b0d      	ldr	r3, [pc, #52]	; (400790 <SSC_Handler+0x80>)
  40075c:	4798      	blx	r3
  40075e:	4603      	mov	r3, r0
  400760:	461a      	mov	r2, r3
  400762:	4b0c      	ldr	r3, [pc, #48]	; (400794 <SSC_Handler+0x84>)
  400764:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]

	if (i2s_receive_index >= AUDIO_BUFFER_SIZE)// && !buffer_filled)
  400768:	4b08      	ldr	r3, [pc, #32]	; (40078c <SSC_Handler+0x7c>)
  40076a:	681b      	ldr	r3, [r3, #0]
  40076c:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
  400770:	d302      	bcc.n	400778 <SSC_Handler+0x68>
		//buffer_filled = 1;
		i2s_receive_index = 0;
  400772:	4b06      	ldr	r3, [pc, #24]	; (40078c <SSC_Handler+0x7c>)
  400774:	2200      	movs	r2, #0
  400776:	601a      	str	r2, [r3, #0]
}
  400778:	bf00      	nop
  40077a:	370c      	adds	r7, #12
  40077c:	46bd      	mov	sp, r7
  40077e:	bd90      	pop	{r4, r7, pc}
  400780:	0040038f 	.word	0x0040038f
  400784:	004003a5 	.word	0x004003a5
  400788:	200086dc 	.word	0x200086dc
  40078c:	200009d8 	.word	0x200009d8
  400790:	00400799 	.word	0x00400799
  400794:	200009dc 	.word	0x200009dc

00400798 <modify_data>:

// get rid of zero padding and tristated signal
uint16_t modify_data(uint32_t data_to_modify) { return (uint16_t) (data_to_modify >> 16); }
  400798:	b480      	push	{r7}
  40079a:	b083      	sub	sp, #12
  40079c:	af00      	add	r7, sp, #0
  40079e:	6078      	str	r0, [r7, #4]
  4007a0:	687b      	ldr	r3, [r7, #4]
  4007a2:	0c1b      	lsrs	r3, r3, #16
  4007a4:	b29b      	uxth	r3, r3
  4007a6:	4618      	mov	r0, r3
  4007a8:	370c      	adds	r7, #12
  4007aa:	46bd      	mov	sp, r7
  4007ac:	bc80      	pop	{r7}
  4007ae:	4770      	bx	lr

004007b0 <configure_i2s>:
 * \brief Set up clock.
 * \param p_ssc Pointer to an SSC instance.
 * \param ul_bitrate Desired bit clock.
 * \param ul_mck MCK clock.
*/
void configure_i2s(void){
  4007b0:	b590      	push	{r4, r7, lr}
  4007b2:	b085      	sub	sp, #20
  4007b4:	af02      	add	r7, sp, #8
	/* Initialize the SSC module and work in loop mode. */
	pmc_enable_periph_clk(ID_SSC);
  4007b6:	2016      	movs	r0, #22
  4007b8:	4b18      	ldr	r3, [pc, #96]	; (40081c <configure_i2s+0x6c>)
  4007ba:	4798      	blx	r3
	ssc_reset(SSC);
  4007bc:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4007c0:	4b17      	ldr	r3, [pc, #92]	; (400820 <configure_i2s+0x70>)
  4007c2:	4798      	blx	r3
	uint32_t ul_mck = sysclk_get_cpu_hz();
  4007c4:	4b17      	ldr	r3, [pc, #92]	; (400824 <configure_i2s+0x74>)
  4007c6:	4798      	blx	r3
  4007c8:	6078      	str	r0, [r7, #4]
	
	if (ssc_set_clock_divider(SSC, SSC_BIT_RATE, ul_mck) != SSC_RC_YES) { return 1; }
  4007ca:	687a      	ldr	r2, [r7, #4]
  4007cc:	f44f 11fa 	mov.w	r1, #2048000	; 0x1f4000
  4007d0:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4007d4:	4b14      	ldr	r3, [pc, #80]	; (400828 <configure_i2s+0x78>)
  4007d6:	4798      	blx	r3
  4007d8:	4603      	mov	r3, r0
  4007da:	2b00      	cmp	r3, #0
  4007dc:	d11a      	bne.n	400814 <configure_i2s+0x64>
	
	// is2 setup
	ssc_i2s_set_receiver(SSC, SSC_I2S_MASTER_IN, SSC_RCMR_CKS_RK, SSC_AUDIO_MONO_LEFT, 32);
  4007de:	2320      	movs	r3, #32
  4007e0:	9300      	str	r3, [sp, #0]
  4007e2:	2301      	movs	r3, #1
  4007e4:	2202      	movs	r2, #2
  4007e6:	2102      	movs	r1, #2
  4007e8:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4007ec:	4c0f      	ldr	r4, [pc, #60]	; (40082c <configure_i2s+0x7c>)
  4007ee:	47a0      	blx	r4

	/* Enable the rx function. */
	ssc_enable_rx(SSC);
  4007f0:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4007f4:	4b0e      	ldr	r3, [pc, #56]	; (400830 <configure_i2s+0x80>)
  4007f6:	4798      	blx	r3

	/* Enable SSC interrupt line from the core */
	NVIC_DisableIRQ(SSC_IRQn);
  4007f8:	2016      	movs	r0, #22
  4007fa:	4b0e      	ldr	r3, [pc, #56]	; (400834 <configure_i2s+0x84>)
  4007fc:	4798      	blx	r3
	NVIC_ClearPendingIRQ(SSC_IRQn);
  4007fe:	2016      	movs	r0, #22
  400800:	4b0d      	ldr	r3, [pc, #52]	; (400838 <configure_i2s+0x88>)
  400802:	4798      	blx	r3
	NVIC_SetPriority(SSC_IRQn, SSC_IRQ_PRIO);
  400804:	2104      	movs	r1, #4
  400806:	2016      	movs	r0, #22
  400808:	4b0c      	ldr	r3, [pc, #48]	; (40083c <configure_i2s+0x8c>)
  40080a:	4798      	blx	r3
	NVIC_EnableIRQ(SSC_IRQn);
  40080c:	2016      	movs	r0, #22
  40080e:	4b0c      	ldr	r3, [pc, #48]	; (400840 <configure_i2s+0x90>)
  400810:	4798      	blx	r3
  400812:	e000      	b.n	400816 <configure_i2s+0x66>
	if (ssc_set_clock_divider(SSC, SSC_BIT_RATE, ul_mck) != SSC_RC_YES) { return 1; }
  400814:	bf00      	nop
  400816:	370c      	adds	r7, #12
  400818:	46bd      	mov	sp, r7
  40081a:	bd90      	pop	{r4, r7, pc}
  40081c:	00402d99 	.word	0x00402d99
  400820:	00400275 	.word	0x00400275
  400824:	004006e5 	.word	0x004006e5
  400828:	00400139 	.word	0x00400139
  40082c:	00400179 	.word	0x00400179
  400830:	004002ad 	.word	0x004002ad
  400834:	00400599 	.word	0x00400599
  400838:	004005cd 	.word	0x004005cd
  40083c:	00400601 	.word	0x00400601
  400840:	00400569 	.word	0x00400569

00400844 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400844:	b580      	push	{r7, lr}
  400846:	b084      	sub	sp, #16
  400848:	af00      	add	r7, sp, #0
  40084a:	6078      	str	r0, [r7, #4]
  40084c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40084e:	6878      	ldr	r0, [r7, #4]
  400850:	4b2c      	ldr	r3, [pc, #176]	; (400904 <pio_handler_process+0xc0>)
  400852:	4798      	blx	r3
  400854:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400856:	6878      	ldr	r0, [r7, #4]
  400858:	4b2b      	ldr	r3, [pc, #172]	; (400908 <pio_handler_process+0xc4>)
  40085a:	4798      	blx	r3
  40085c:	4602      	mov	r2, r0
  40085e:	68fb      	ldr	r3, [r7, #12]
  400860:	4013      	ands	r3, r2
  400862:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400864:	68fb      	ldr	r3, [r7, #12]
  400866:	2b00      	cmp	r3, #0
  400868:	d03c      	beq.n	4008e4 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40086a:	2300      	movs	r3, #0
  40086c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40086e:	e034      	b.n	4008da <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400870:	4a26      	ldr	r2, [pc, #152]	; (40090c <pio_handler_process+0xc8>)
  400872:	68bb      	ldr	r3, [r7, #8]
  400874:	011b      	lsls	r3, r3, #4
  400876:	4413      	add	r3, r2
  400878:	681a      	ldr	r2, [r3, #0]
  40087a:	683b      	ldr	r3, [r7, #0]
  40087c:	429a      	cmp	r2, r3
  40087e:	d126      	bne.n	4008ce <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400880:	4a22      	ldr	r2, [pc, #136]	; (40090c <pio_handler_process+0xc8>)
  400882:	68bb      	ldr	r3, [r7, #8]
  400884:	011b      	lsls	r3, r3, #4
  400886:	4413      	add	r3, r2
  400888:	3304      	adds	r3, #4
  40088a:	681a      	ldr	r2, [r3, #0]
  40088c:	68fb      	ldr	r3, [r7, #12]
  40088e:	4013      	ands	r3, r2
  400890:	2b00      	cmp	r3, #0
  400892:	d01c      	beq.n	4008ce <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400894:	4a1d      	ldr	r2, [pc, #116]	; (40090c <pio_handler_process+0xc8>)
  400896:	68bb      	ldr	r3, [r7, #8]
  400898:	011b      	lsls	r3, r3, #4
  40089a:	4413      	add	r3, r2
  40089c:	330c      	adds	r3, #12
  40089e:	681b      	ldr	r3, [r3, #0]
  4008a0:	491a      	ldr	r1, [pc, #104]	; (40090c <pio_handler_process+0xc8>)
  4008a2:	68ba      	ldr	r2, [r7, #8]
  4008a4:	0112      	lsls	r2, r2, #4
  4008a6:	440a      	add	r2, r1
  4008a8:	6810      	ldr	r0, [r2, #0]
  4008aa:	4918      	ldr	r1, [pc, #96]	; (40090c <pio_handler_process+0xc8>)
  4008ac:	68ba      	ldr	r2, [r7, #8]
  4008ae:	0112      	lsls	r2, r2, #4
  4008b0:	440a      	add	r2, r1
  4008b2:	3204      	adds	r2, #4
  4008b4:	6812      	ldr	r2, [r2, #0]
  4008b6:	4611      	mov	r1, r2
  4008b8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008ba:	4a14      	ldr	r2, [pc, #80]	; (40090c <pio_handler_process+0xc8>)
  4008bc:	68bb      	ldr	r3, [r7, #8]
  4008be:	011b      	lsls	r3, r3, #4
  4008c0:	4413      	add	r3, r2
  4008c2:	3304      	adds	r3, #4
  4008c4:	681b      	ldr	r3, [r3, #0]
  4008c6:	43db      	mvns	r3, r3
  4008c8:	68fa      	ldr	r2, [r7, #12]
  4008ca:	4013      	ands	r3, r2
  4008cc:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4008ce:	68bb      	ldr	r3, [r7, #8]
  4008d0:	3301      	adds	r3, #1
  4008d2:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4008d4:	68bb      	ldr	r3, [r7, #8]
  4008d6:	2b06      	cmp	r3, #6
  4008d8:	d803      	bhi.n	4008e2 <pio_handler_process+0x9e>
		while (status != 0) {
  4008da:	68fb      	ldr	r3, [r7, #12]
  4008dc:	2b00      	cmp	r3, #0
  4008de:	d1c7      	bne.n	400870 <pio_handler_process+0x2c>
  4008e0:	e000      	b.n	4008e4 <pio_handler_process+0xa0>
				break;
  4008e2:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4008e4:	4b0a      	ldr	r3, [pc, #40]	; (400910 <pio_handler_process+0xcc>)
  4008e6:	681b      	ldr	r3, [r3, #0]
  4008e8:	2b00      	cmp	r3, #0
  4008ea:	d007      	beq.n	4008fc <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  4008ec:	4b09      	ldr	r3, [pc, #36]	; (400914 <pio_handler_process+0xd0>)
  4008ee:	681b      	ldr	r3, [r3, #0]
  4008f0:	2b00      	cmp	r3, #0
  4008f2:	d003      	beq.n	4008fc <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  4008f4:	4b07      	ldr	r3, [pc, #28]	; (400914 <pio_handler_process+0xd0>)
  4008f6:	681b      	ldr	r3, [r3, #0]
  4008f8:	6878      	ldr	r0, [r7, #4]
  4008fa:	4798      	blx	r3
		}
	}
#endif
}
  4008fc:	bf00      	nop
  4008fe:	3710      	adds	r7, #16
  400900:	46bd      	mov	sp, r7
  400902:	bd80      	pop	{r7, pc}
  400904:	004028fb 	.word	0x004028fb
  400908:	00402911 	.word	0x00402911
  40090c:	200086e0 	.word	0x200086e0
  400910:	200089a8 	.word	0x200089a8
  400914:	20008754 	.word	0x20008754

00400918 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400918:	b580      	push	{r7, lr}
  40091a:	b086      	sub	sp, #24
  40091c:	af00      	add	r7, sp, #0
  40091e:	60f8      	str	r0, [r7, #12]
  400920:	60b9      	str	r1, [r7, #8]
  400922:	607a      	str	r2, [r7, #4]
  400924:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400926:	4b21      	ldr	r3, [pc, #132]	; (4009ac <pio_handler_set+0x94>)
  400928:	681b      	ldr	r3, [r3, #0]
  40092a:	2b06      	cmp	r3, #6
  40092c:	d901      	bls.n	400932 <pio_handler_set+0x1a>
		return 1;
  40092e:	2301      	movs	r3, #1
  400930:	e038      	b.n	4009a4 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400932:	2300      	movs	r3, #0
  400934:	75fb      	strb	r3, [r7, #23]
  400936:	e011      	b.n	40095c <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400938:	7dfb      	ldrb	r3, [r7, #23]
  40093a:	011b      	lsls	r3, r3, #4
  40093c:	4a1c      	ldr	r2, [pc, #112]	; (4009b0 <pio_handler_set+0x98>)
  40093e:	4413      	add	r3, r2
  400940:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400942:	693b      	ldr	r3, [r7, #16]
  400944:	681a      	ldr	r2, [r3, #0]
  400946:	68bb      	ldr	r3, [r7, #8]
  400948:	429a      	cmp	r2, r3
  40094a:	d104      	bne.n	400956 <pio_handler_set+0x3e>
  40094c:	693b      	ldr	r3, [r7, #16]
  40094e:	685a      	ldr	r2, [r3, #4]
  400950:	687b      	ldr	r3, [r7, #4]
  400952:	429a      	cmp	r2, r3
  400954:	d008      	beq.n	400968 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400956:	7dfb      	ldrb	r3, [r7, #23]
  400958:	3301      	adds	r3, #1
  40095a:	75fb      	strb	r3, [r7, #23]
  40095c:	7dfa      	ldrb	r2, [r7, #23]
  40095e:	4b13      	ldr	r3, [pc, #76]	; (4009ac <pio_handler_set+0x94>)
  400960:	681b      	ldr	r3, [r3, #0]
  400962:	429a      	cmp	r2, r3
  400964:	d9e8      	bls.n	400938 <pio_handler_set+0x20>
  400966:	e000      	b.n	40096a <pio_handler_set+0x52>
			break;
  400968:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40096a:	693b      	ldr	r3, [r7, #16]
  40096c:	68ba      	ldr	r2, [r7, #8]
  40096e:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400970:	693b      	ldr	r3, [r7, #16]
  400972:	687a      	ldr	r2, [r7, #4]
  400974:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400976:	693b      	ldr	r3, [r7, #16]
  400978:	683a      	ldr	r2, [r7, #0]
  40097a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  40097c:	693b      	ldr	r3, [r7, #16]
  40097e:	6a3a      	ldr	r2, [r7, #32]
  400980:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400982:	7dfa      	ldrb	r2, [r7, #23]
  400984:	4b09      	ldr	r3, [pc, #36]	; (4009ac <pio_handler_set+0x94>)
  400986:	681b      	ldr	r3, [r3, #0]
  400988:	3301      	adds	r3, #1
  40098a:	429a      	cmp	r2, r3
  40098c:	d104      	bne.n	400998 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  40098e:	4b07      	ldr	r3, [pc, #28]	; (4009ac <pio_handler_set+0x94>)
  400990:	681b      	ldr	r3, [r3, #0]
  400992:	3301      	adds	r3, #1
  400994:	4a05      	ldr	r2, [pc, #20]	; (4009ac <pio_handler_set+0x94>)
  400996:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400998:	683a      	ldr	r2, [r7, #0]
  40099a:	6879      	ldr	r1, [r7, #4]
  40099c:	68f8      	ldr	r0, [r7, #12]
  40099e:	4b05      	ldr	r3, [pc, #20]	; (4009b4 <pio_handler_set+0x9c>)
  4009a0:	4798      	blx	r3

	return 0;
  4009a2:	2300      	movs	r3, #0
}
  4009a4:	4618      	mov	r0, r3
  4009a6:	3718      	adds	r7, #24
  4009a8:	46bd      	mov	sp, r7
  4009aa:	bd80      	pop	{r7, pc}
  4009ac:	20008750 	.word	0x20008750
  4009b0:	200086e0 	.word	0x200086e0
  4009b4:	0040285d 	.word	0x0040285d

004009b8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009b8:	b580      	push	{r7, lr}
  4009ba:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009bc:	210b      	movs	r1, #11
  4009be:	4802      	ldr	r0, [pc, #8]	; (4009c8 <PIOA_Handler+0x10>)
  4009c0:	4b02      	ldr	r3, [pc, #8]	; (4009cc <PIOA_Handler+0x14>)
  4009c2:	4798      	blx	r3
}
  4009c4:	bf00      	nop
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	400e0e00 	.word	0x400e0e00
  4009cc:	00400845 	.word	0x00400845

004009d0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009d4:	210c      	movs	r1, #12
  4009d6:	4802      	ldr	r0, [pc, #8]	; (4009e0 <PIOB_Handler+0x10>)
  4009d8:	4b02      	ldr	r3, [pc, #8]	; (4009e4 <PIOB_Handler+0x14>)
  4009da:	4798      	blx	r3
}
  4009dc:	bf00      	nop
  4009de:	bd80      	pop	{r7, pc}
  4009e0:	400e1000 	.word	0x400e1000
  4009e4:	00400845 	.word	0x00400845

004009e8 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4009e8:	b480      	push	{r7}
  4009ea:	b083      	sub	sp, #12
  4009ec:	af00      	add	r7, sp, #0
  4009ee:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4009f0:	687b      	ldr	r3, [r7, #4]
  4009f2:	2208      	movs	r2, #8
  4009f4:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4009f6:	687b      	ldr	r3, [r7, #4]
  4009f8:	2220      	movs	r2, #32
  4009fa:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4009fc:	687b      	ldr	r3, [r7, #4]
  4009fe:	2204      	movs	r2, #4
  400a00:	601a      	str	r2, [r3, #0]
}
  400a02:	bf00      	nop
  400a04:	370c      	adds	r7, #12
  400a06:	46bd      	mov	sp, r7
  400a08:	bc80      	pop	{r7}
  400a0a:	4770      	bx	lr

00400a0c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400a0c:	b580      	push	{r7, lr}
  400a0e:	b084      	sub	sp, #16
  400a10:	af00      	add	r7, sp, #0
  400a12:	6078      	str	r0, [r7, #4]
  400a14:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  400a16:	2300      	movs	r3, #0
  400a18:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400a1a:	687b      	ldr	r3, [r7, #4]
  400a1c:	f04f 32ff 	mov.w	r2, #4294967295
  400a20:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400a22:	687b      	ldr	r3, [r7, #4]
  400a24:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  400a26:	6878      	ldr	r0, [r7, #4]
  400a28:	4b0e      	ldr	r3, [pc, #56]	; (400a64 <twi_master_init+0x58>)
  400a2a:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  400a2c:	6878      	ldr	r0, [r7, #4]
  400a2e:	4b0e      	ldr	r3, [pc, #56]	; (400a68 <twi_master_init+0x5c>)
  400a30:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400a32:	683b      	ldr	r3, [r7, #0]
  400a34:	6859      	ldr	r1, [r3, #4]
  400a36:	683b      	ldr	r3, [r7, #0]
  400a38:	681b      	ldr	r3, [r3, #0]
  400a3a:	461a      	mov	r2, r3
  400a3c:	6878      	ldr	r0, [r7, #4]
  400a3e:	4b0b      	ldr	r3, [pc, #44]	; (400a6c <twi_master_init+0x60>)
  400a40:	4798      	blx	r3
  400a42:	4603      	mov	r3, r0
  400a44:	2b01      	cmp	r3, #1
  400a46:	d101      	bne.n	400a4c <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  400a48:	2301      	movs	r3, #1
  400a4a:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  400a4c:	683b      	ldr	r3, [r7, #0]
  400a4e:	7a5b      	ldrb	r3, [r3, #9]
  400a50:	2b01      	cmp	r3, #1
  400a52:	d102      	bne.n	400a5a <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  400a54:	687b      	ldr	r3, [r7, #4]
  400a56:	2240      	movs	r2, #64	; 0x40
  400a58:	601a      	str	r2, [r3, #0]
	}

	return status;
  400a5a:	68fb      	ldr	r3, [r7, #12]
}
  400a5c:	4618      	mov	r0, r3
  400a5e:	3710      	adds	r7, #16
  400a60:	46bd      	mov	sp, r7
  400a62:	bd80      	pop	{r7, pc}
  400a64:	00400da9 	.word	0x00400da9
  400a68:	004009e9 	.word	0x004009e9
  400a6c:	00400a71 	.word	0x00400a71

00400a70 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  400a70:	b480      	push	{r7}
  400a72:	b089      	sub	sp, #36	; 0x24
  400a74:	af00      	add	r7, sp, #0
  400a76:	60f8      	str	r0, [r7, #12]
  400a78:	60b9      	str	r1, [r7, #8]
  400a7a:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  400a7c:	2300      	movs	r3, #0
  400a7e:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400a80:	68bb      	ldr	r3, [r7, #8]
  400a82:	4a34      	ldr	r2, [pc, #208]	; (400b54 <twi_set_speed+0xe4>)
  400a84:	4293      	cmp	r3, r2
  400a86:	d901      	bls.n	400a8c <twi_set_speed+0x1c>
		return FAIL;
  400a88:	2301      	movs	r3, #1
  400a8a:	e05d      	b.n	400b48 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400a8c:	68bb      	ldr	r3, [r7, #8]
  400a8e:	4a32      	ldr	r2, [pc, #200]	; (400b58 <twi_set_speed+0xe8>)
  400a90:	4293      	cmp	r3, r2
  400a92:	d937      	bls.n	400b04 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400a94:	687b      	ldr	r3, [r7, #4]
  400a96:	4a31      	ldr	r2, [pc, #196]	; (400b5c <twi_set_speed+0xec>)
  400a98:	fba2 2303 	umull	r2, r3, r2, r3
  400a9c:	0b9b      	lsrs	r3, r3, #14
  400a9e:	3b04      	subs	r3, #4
  400aa0:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400aa2:	68ba      	ldr	r2, [r7, #8]
  400aa4:	4b2e      	ldr	r3, [pc, #184]	; (400b60 <twi_set_speed+0xf0>)
  400aa6:	4413      	add	r3, r2
  400aa8:	009b      	lsls	r3, r3, #2
  400aaa:	687a      	ldr	r2, [r7, #4]
  400aac:	fbb2 f3f3 	udiv	r3, r2, r3
  400ab0:	3b04      	subs	r3, #4
  400ab2:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400ab4:	e005      	b.n	400ac2 <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  400ab6:	69fb      	ldr	r3, [r7, #28]
  400ab8:	3301      	adds	r3, #1
  400aba:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  400abc:	697b      	ldr	r3, [r7, #20]
  400abe:	085b      	lsrs	r3, r3, #1
  400ac0:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400ac2:	697b      	ldr	r3, [r7, #20]
  400ac4:	2bff      	cmp	r3, #255	; 0xff
  400ac6:	d909      	bls.n	400adc <twi_set_speed+0x6c>
  400ac8:	69fb      	ldr	r3, [r7, #28]
  400aca:	2b06      	cmp	r3, #6
  400acc:	d9f3      	bls.n	400ab6 <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400ace:	e005      	b.n	400adc <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  400ad0:	69fb      	ldr	r3, [r7, #28]
  400ad2:	3301      	adds	r3, #1
  400ad4:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  400ad6:	693b      	ldr	r3, [r7, #16]
  400ad8:	085b      	lsrs	r3, r3, #1
  400ada:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400adc:	693b      	ldr	r3, [r7, #16]
  400ade:	2bff      	cmp	r3, #255	; 0xff
  400ae0:	d902      	bls.n	400ae8 <twi_set_speed+0x78>
  400ae2:	69fb      	ldr	r3, [r7, #28]
  400ae4:	2b06      	cmp	r3, #6
  400ae6:	d9f3      	bls.n	400ad0 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400ae8:	697b      	ldr	r3, [r7, #20]
  400aea:	b2da      	uxtb	r2, r3
  400aec:	693b      	ldr	r3, [r7, #16]
  400aee:	021b      	lsls	r3, r3, #8
  400af0:	b29b      	uxth	r3, r3
  400af2:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  400af4:	69fb      	ldr	r3, [r7, #28]
  400af6:	041b      	lsls	r3, r3, #16
  400af8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400afc:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  400afe:	68fb      	ldr	r3, [r7, #12]
  400b00:	611a      	str	r2, [r3, #16]
  400b02:	e020      	b.n	400b46 <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400b04:	68bb      	ldr	r3, [r7, #8]
  400b06:	005b      	lsls	r3, r3, #1
  400b08:	687a      	ldr	r2, [r7, #4]
  400b0a:	fbb2 f3f3 	udiv	r3, r2, r3
  400b0e:	3b04      	subs	r3, #4
  400b10:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b12:	e005      	b.n	400b20 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  400b14:	69fb      	ldr	r3, [r7, #28]
  400b16:	3301      	adds	r3, #1
  400b18:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  400b1a:	69bb      	ldr	r3, [r7, #24]
  400b1c:	085b      	lsrs	r3, r3, #1
  400b1e:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400b20:	69bb      	ldr	r3, [r7, #24]
  400b22:	2bff      	cmp	r3, #255	; 0xff
  400b24:	d902      	bls.n	400b2c <twi_set_speed+0xbc>
  400b26:	69fb      	ldr	r3, [r7, #28]
  400b28:	2b06      	cmp	r3, #6
  400b2a:	d9f3      	bls.n	400b14 <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400b2c:	69bb      	ldr	r3, [r7, #24]
  400b2e:	b2da      	uxtb	r2, r3
  400b30:	69bb      	ldr	r3, [r7, #24]
  400b32:	021b      	lsls	r3, r3, #8
  400b34:	b29b      	uxth	r3, r3
  400b36:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  400b38:	69fb      	ldr	r3, [r7, #28]
  400b3a:	041b      	lsls	r3, r3, #16
  400b3c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400b40:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  400b42:	68fb      	ldr	r3, [r7, #12]
  400b44:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  400b46:	2300      	movs	r3, #0
}
  400b48:	4618      	mov	r0, r3
  400b4a:	3724      	adds	r7, #36	; 0x24
  400b4c:	46bd      	mov	sp, r7
  400b4e:	bc80      	pop	{r7}
  400b50:	4770      	bx	lr
  400b52:	bf00      	nop
  400b54:	00061a80 	.word	0x00061a80
  400b58:	0005dc00 	.word	0x0005dc00
  400b5c:	057619f1 	.word	0x057619f1
  400b60:	3ffd1200 	.word	0x3ffd1200

00400b64 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  400b64:	b480      	push	{r7}
  400b66:	b085      	sub	sp, #20
  400b68:	af00      	add	r7, sp, #0
  400b6a:	6078      	str	r0, [r7, #4]
  400b6c:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  400b6e:	683b      	ldr	r3, [r7, #0]
  400b70:	2b00      	cmp	r3, #0
  400b72:	d101      	bne.n	400b78 <twi_mk_addr+0x14>
		return 0;
  400b74:	2300      	movs	r3, #0
  400b76:	e01d      	b.n	400bb4 <twi_mk_addr+0x50>

	val = addr[0];
  400b78:	687b      	ldr	r3, [r7, #4]
  400b7a:	781b      	ldrb	r3, [r3, #0]
  400b7c:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  400b7e:	683b      	ldr	r3, [r7, #0]
  400b80:	2b01      	cmp	r3, #1
  400b82:	dd09      	ble.n	400b98 <twi_mk_addr+0x34>
		val <<= 8;
  400b84:	68fb      	ldr	r3, [r7, #12]
  400b86:	021b      	lsls	r3, r3, #8
  400b88:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  400b8a:	687b      	ldr	r3, [r7, #4]
  400b8c:	3301      	adds	r3, #1
  400b8e:	781b      	ldrb	r3, [r3, #0]
  400b90:	461a      	mov	r2, r3
  400b92:	68fb      	ldr	r3, [r7, #12]
  400b94:	4313      	orrs	r3, r2
  400b96:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  400b98:	683b      	ldr	r3, [r7, #0]
  400b9a:	2b02      	cmp	r3, #2
  400b9c:	dd09      	ble.n	400bb2 <twi_mk_addr+0x4e>
		val <<= 8;
  400b9e:	68fb      	ldr	r3, [r7, #12]
  400ba0:	021b      	lsls	r3, r3, #8
  400ba2:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  400ba4:	687b      	ldr	r3, [r7, #4]
  400ba6:	3302      	adds	r3, #2
  400ba8:	781b      	ldrb	r3, [r3, #0]
  400baa:	461a      	mov	r2, r3
  400bac:	68fb      	ldr	r3, [r7, #12]
  400bae:	4313      	orrs	r3, r2
  400bb0:	60fb      	str	r3, [r7, #12]
	}
	return val;
  400bb2:	68fb      	ldr	r3, [r7, #12]
}
  400bb4:	4618      	mov	r0, r3
  400bb6:	3714      	adds	r7, #20
  400bb8:	46bd      	mov	sp, r7
  400bba:	bc80      	pop	{r7}
  400bbc:	4770      	bx	lr
	...

00400bc0 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  400bc0:	b580      	push	{r7, lr}
  400bc2:	b088      	sub	sp, #32
  400bc4:	af00      	add	r7, sp, #0
  400bc6:	6078      	str	r0, [r7, #4]
  400bc8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400bca:	683b      	ldr	r3, [r7, #0]
  400bcc:	68db      	ldr	r3, [r3, #12]
  400bce:	61fb      	str	r3, [r7, #28]
	uint8_t *buffer = p_packet->buffer;
  400bd0:	683b      	ldr	r3, [r7, #0]
  400bd2:	689b      	ldr	r3, [r3, #8]
  400bd4:	61bb      	str	r3, [r7, #24]
	uint8_t stop_sent = 0;
  400bd6:	2300      	movs	r3, #0
  400bd8:	75fb      	strb	r3, [r7, #23]
	uint32_t timeout = TWI_TIMEOUT;;
  400bda:	f643 2398 	movw	r3, #15000	; 0x3a98
  400bde:	613b      	str	r3, [r7, #16]
	
	/* Check argument */
	if (cnt == 0) {
  400be0:	69fb      	ldr	r3, [r7, #28]
  400be2:	2b00      	cmp	r3, #0
  400be4:	d101      	bne.n	400bea <twi_master_read+0x2a>
		return TWI_INVALID_ARGUMENT;
  400be6:	2301      	movs	r3, #1
  400be8:	e069      	b.n	400cbe <twi_master_read+0xfe>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400bea:	687b      	ldr	r3, [r7, #4]
  400bec:	2200      	movs	r2, #0
  400bee:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400bf0:	683b      	ldr	r3, [r7, #0]
  400bf2:	7c1b      	ldrb	r3, [r3, #16]
  400bf4:	041b      	lsls	r3, r3, #16
  400bf6:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400bfa:	683b      	ldr	r3, [r7, #0]
  400bfc:	685b      	ldr	r3, [r3, #4]
  400bfe:	021b      	lsls	r3, r3, #8
  400c00:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400c04:	4313      	orrs	r3, r2
  400c06:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  400c0a:	687b      	ldr	r3, [r7, #4]
  400c0c:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400c0e:	687b      	ldr	r3, [r7, #4]
  400c10:	2200      	movs	r2, #0
  400c12:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400c14:	683a      	ldr	r2, [r7, #0]
  400c16:	683b      	ldr	r3, [r7, #0]
  400c18:	685b      	ldr	r3, [r3, #4]
  400c1a:	4619      	mov	r1, r3
  400c1c:	4610      	mov	r0, r2
  400c1e:	4b2a      	ldr	r3, [pc, #168]	; (400cc8 <twi_master_read+0x108>)
  400c20:	4798      	blx	r3
  400c22:	4602      	mov	r2, r0
  400c24:	687b      	ldr	r3, [r7, #4]
  400c26:	60da      	str	r2, [r3, #12]

	/* Send a START condition */
	if (cnt == 1) {
  400c28:	69fb      	ldr	r3, [r7, #28]
  400c2a:	2b01      	cmp	r3, #1
  400c2c:	d105      	bne.n	400c3a <twi_master_read+0x7a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400c2e:	687b      	ldr	r3, [r7, #4]
  400c30:	2203      	movs	r2, #3
  400c32:	601a      	str	r2, [r3, #0]
		stop_sent = 1;
  400c34:	2301      	movs	r3, #1
  400c36:	75fb      	strb	r3, [r7, #23]
  400c38:	e034      	b.n	400ca4 <twi_master_read+0xe4>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  400c3a:	687b      	ldr	r3, [r7, #4]
  400c3c:	2201      	movs	r2, #1
  400c3e:	601a      	str	r2, [r3, #0]
		stop_sent = 0;
  400c40:	2300      	movs	r3, #0
  400c42:	75fb      	strb	r3, [r7, #23]
	}

	while (cnt > 0) {
  400c44:	e02e      	b.n	400ca4 <twi_master_read+0xe4>
		status = p_twi->TWI_SR;
  400c46:	687b      	ldr	r3, [r7, #4]
  400c48:	6a1b      	ldr	r3, [r3, #32]
  400c4a:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400c4c:	68fb      	ldr	r3, [r7, #12]
  400c4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400c52:	2b00      	cmp	r3, #0
  400c54:	d001      	beq.n	400c5a <twi_master_read+0x9a>
			return TWI_RECEIVE_NACK;
  400c56:	2305      	movs	r3, #5
  400c58:	e031      	b.n	400cbe <twi_master_read+0xfe>
		}

		if (!timeout--) {
  400c5a:	693b      	ldr	r3, [r7, #16]
  400c5c:	1e5a      	subs	r2, r3, #1
  400c5e:	613a      	str	r2, [r7, #16]
  400c60:	2b00      	cmp	r3, #0
  400c62:	d101      	bne.n	400c68 <twi_master_read+0xa8>
			return TWI_ERROR_TIMEOUT;
  400c64:	2309      	movs	r3, #9
  400c66:	e02a      	b.n	400cbe <twi_master_read+0xfe>
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  400c68:	69fb      	ldr	r3, [r7, #28]
  400c6a:	2b01      	cmp	r3, #1
  400c6c:	d107      	bne.n	400c7e <twi_master_read+0xbe>
  400c6e:	7dfb      	ldrb	r3, [r7, #23]
  400c70:	2b00      	cmp	r3, #0
  400c72:	d104      	bne.n	400c7e <twi_master_read+0xbe>
			p_twi->TWI_CR = TWI_CR_STOP;
  400c74:	687b      	ldr	r3, [r7, #4]
  400c76:	2202      	movs	r2, #2
  400c78:	601a      	str	r2, [r3, #0]
			stop_sent = 1;
  400c7a:	2301      	movs	r3, #1
  400c7c:	75fb      	strb	r3, [r7, #23]
		}

		if (!(status & TWI_SR_RXRDY)) {
  400c7e:	68fb      	ldr	r3, [r7, #12]
  400c80:	f003 0302 	and.w	r3, r3, #2
  400c84:	2b00      	cmp	r3, #0
  400c86:	d100      	bne.n	400c8a <twi_master_read+0xca>
			continue;
  400c88:	e00c      	b.n	400ca4 <twi_master_read+0xe4>
		}
		*buffer++ = p_twi->TWI_RHR;
  400c8a:	69bb      	ldr	r3, [r7, #24]
  400c8c:	1c5a      	adds	r2, r3, #1
  400c8e:	61ba      	str	r2, [r7, #24]
  400c90:	687a      	ldr	r2, [r7, #4]
  400c92:	6b12      	ldr	r2, [r2, #48]	; 0x30
  400c94:	b2d2      	uxtb	r2, r2
  400c96:	701a      	strb	r2, [r3, #0]

		cnt--;
  400c98:	69fb      	ldr	r3, [r7, #28]
  400c9a:	3b01      	subs	r3, #1
  400c9c:	61fb      	str	r3, [r7, #28]
		timeout = TWI_TIMEOUT;
  400c9e:	f643 2398 	movw	r3, #15000	; 0x3a98
  400ca2:	613b      	str	r3, [r7, #16]
	while (cnt > 0) {
  400ca4:	69fb      	ldr	r3, [r7, #28]
  400ca6:	2b00      	cmp	r3, #0
  400ca8:	d1cd      	bne.n	400c46 <twi_master_read+0x86>
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400caa:	bf00      	nop
  400cac:	687b      	ldr	r3, [r7, #4]
  400cae:	6a1b      	ldr	r3, [r3, #32]
  400cb0:	f003 0301 	and.w	r3, r3, #1
  400cb4:	2b00      	cmp	r3, #0
  400cb6:	d0f9      	beq.n	400cac <twi_master_read+0xec>
	}

	p_twi->TWI_SR;
  400cb8:	687b      	ldr	r3, [r7, #4]
  400cba:	6a1b      	ldr	r3, [r3, #32]

	return TWI_SUCCESS;
  400cbc:	2300      	movs	r3, #0
}
  400cbe:	4618      	mov	r0, r3
  400cc0:	3720      	adds	r7, #32
  400cc2:	46bd      	mov	sp, r7
  400cc4:	bd80      	pop	{r7, pc}
  400cc6:	bf00      	nop
  400cc8:	00400b65 	.word	0x00400b65

00400ccc <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400ccc:	b580      	push	{r7, lr}
  400cce:	b086      	sub	sp, #24
  400cd0:	af00      	add	r7, sp, #0
  400cd2:	6078      	str	r0, [r7, #4]
  400cd4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400cd6:	683b      	ldr	r3, [r7, #0]
  400cd8:	68db      	ldr	r3, [r3, #12]
  400cda:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  400cdc:	683b      	ldr	r3, [r7, #0]
  400cde:	689b      	ldr	r3, [r3, #8]
  400ce0:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  400ce2:	697b      	ldr	r3, [r7, #20]
  400ce4:	2b00      	cmp	r3, #0
  400ce6:	d101      	bne.n	400cec <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  400ce8:	2301      	movs	r3, #1
  400cea:	e056      	b.n	400d9a <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400cec:	687b      	ldr	r3, [r7, #4]
  400cee:	2200      	movs	r2, #0
  400cf0:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400cf2:	683b      	ldr	r3, [r7, #0]
  400cf4:	7c1b      	ldrb	r3, [r3, #16]
  400cf6:	041b      	lsls	r3, r3, #16
  400cf8:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400cfc:	683b      	ldr	r3, [r7, #0]
  400cfe:	685b      	ldr	r3, [r3, #4]
  400d00:	021b      	lsls	r3, r3, #8
  400d02:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400d06:	431a      	orrs	r2, r3
  400d08:	687b      	ldr	r3, [r7, #4]
  400d0a:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400d0c:	687b      	ldr	r3, [r7, #4]
  400d0e:	2200      	movs	r2, #0
  400d10:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400d12:	683a      	ldr	r2, [r7, #0]
  400d14:	683b      	ldr	r3, [r7, #0]
  400d16:	685b      	ldr	r3, [r3, #4]
  400d18:	4619      	mov	r1, r3
  400d1a:	4610      	mov	r0, r2
  400d1c:	4b21      	ldr	r3, [pc, #132]	; (400da4 <twi_master_write+0xd8>)
  400d1e:	4798      	blx	r3
  400d20:	4602      	mov	r2, r0
  400d22:	687b      	ldr	r3, [r7, #4]
  400d24:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  400d26:	e019      	b.n	400d5c <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  400d28:	687b      	ldr	r3, [r7, #4]
  400d2a:	6a1b      	ldr	r3, [r3, #32]
  400d2c:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400d2e:	68fb      	ldr	r3, [r7, #12]
  400d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400d34:	2b00      	cmp	r3, #0
  400d36:	d001      	beq.n	400d3c <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  400d38:	2305      	movs	r3, #5
  400d3a:	e02e      	b.n	400d9a <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  400d3c:	68fb      	ldr	r3, [r7, #12]
  400d3e:	f003 0304 	and.w	r3, r3, #4
  400d42:	2b00      	cmp	r3, #0
  400d44:	d100      	bne.n	400d48 <twi_master_write+0x7c>
			continue;
  400d46:	e009      	b.n	400d5c <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  400d48:	693b      	ldr	r3, [r7, #16]
  400d4a:	1c5a      	adds	r2, r3, #1
  400d4c:	613a      	str	r2, [r7, #16]
  400d4e:	781b      	ldrb	r3, [r3, #0]
  400d50:	461a      	mov	r2, r3
  400d52:	687b      	ldr	r3, [r7, #4]
  400d54:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  400d56:	697b      	ldr	r3, [r7, #20]
  400d58:	3b01      	subs	r3, #1
  400d5a:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  400d5c:	697b      	ldr	r3, [r7, #20]
  400d5e:	2b00      	cmp	r3, #0
  400d60:	d1e2      	bne.n	400d28 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
  400d62:	687b      	ldr	r3, [r7, #4]
  400d64:	6a1b      	ldr	r3, [r3, #32]
  400d66:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400d68:	68fb      	ldr	r3, [r7, #12]
  400d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400d6e:	2b00      	cmp	r3, #0
  400d70:	d001      	beq.n	400d76 <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  400d72:	2305      	movs	r3, #5
  400d74:	e011      	b.n	400d9a <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  400d76:	68fb      	ldr	r3, [r7, #12]
  400d78:	f003 0304 	and.w	r3, r3, #4
  400d7c:	2b00      	cmp	r3, #0
  400d7e:	d100      	bne.n	400d82 <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
  400d80:	e7ef      	b.n	400d62 <twi_master_write+0x96>
			break;
  400d82:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400d84:	687b      	ldr	r3, [r7, #4]
  400d86:	2202      	movs	r2, #2
  400d88:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400d8a:	bf00      	nop
  400d8c:	687b      	ldr	r3, [r7, #4]
  400d8e:	6a1b      	ldr	r3, [r3, #32]
  400d90:	f003 0301 	and.w	r3, r3, #1
  400d94:	2b00      	cmp	r3, #0
  400d96:	d0f9      	beq.n	400d8c <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  400d98:	2300      	movs	r3, #0
}
  400d9a:	4618      	mov	r0, r3
  400d9c:	3718      	adds	r7, #24
  400d9e:	46bd      	mov	sp, r7
  400da0:	bd80      	pop	{r7, pc}
  400da2:	bf00      	nop
  400da4:	00400b65 	.word	0x00400b65

00400da8 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  400da8:	b480      	push	{r7}
  400daa:	b083      	sub	sp, #12
  400dac:	af00      	add	r7, sp, #0
  400dae:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400db0:	687b      	ldr	r3, [r7, #4]
  400db2:	2280      	movs	r2, #128	; 0x80
  400db4:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  400db6:	687b      	ldr	r3, [r7, #4]
  400db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400dba:	bf00      	nop
  400dbc:	370c      	adds	r7, #12
  400dbe:	46bd      	mov	sp, r7
  400dc0:	bc80      	pop	{r7}
  400dc2:	4770      	bx	lr

00400dc4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400dc4:	b480      	push	{r7}
  400dc6:	b089      	sub	sp, #36	; 0x24
  400dc8:	af00      	add	r7, sp, #0
  400dca:	60f8      	str	r0, [r7, #12]
  400dcc:	60b9      	str	r1, [r7, #8]
  400dce:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400dd0:	68bb      	ldr	r3, [r7, #8]
  400dd2:	011a      	lsls	r2, r3, #4
  400dd4:	687b      	ldr	r3, [r7, #4]
  400dd6:	429a      	cmp	r2, r3
  400dd8:	d802      	bhi.n	400de0 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400dda:	2310      	movs	r3, #16
  400ddc:	61fb      	str	r3, [r7, #28]
  400dde:	e001      	b.n	400de4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400de0:	2308      	movs	r3, #8
  400de2:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400de4:	687b      	ldr	r3, [r7, #4]
  400de6:	00da      	lsls	r2, r3, #3
  400de8:	69fb      	ldr	r3, [r7, #28]
  400dea:	68b9      	ldr	r1, [r7, #8]
  400dec:	fb01 f303 	mul.w	r3, r1, r3
  400df0:	085b      	lsrs	r3, r3, #1
  400df2:	441a      	add	r2, r3
  400df4:	69fb      	ldr	r3, [r7, #28]
  400df6:	68b9      	ldr	r1, [r7, #8]
  400df8:	fb01 f303 	mul.w	r3, r1, r3
  400dfc:	fbb2 f3f3 	udiv	r3, r2, r3
  400e00:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400e02:	69bb      	ldr	r3, [r7, #24]
  400e04:	08db      	lsrs	r3, r3, #3
  400e06:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e08:	69bb      	ldr	r3, [r7, #24]
  400e0a:	f003 0307 	and.w	r3, r3, #7
  400e0e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e10:	697b      	ldr	r3, [r7, #20]
  400e12:	2b00      	cmp	r3, #0
  400e14:	d003      	beq.n	400e1e <usart_set_async_baudrate+0x5a>
  400e16:	697b      	ldr	r3, [r7, #20]
  400e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e1c:	d301      	bcc.n	400e22 <usart_set_async_baudrate+0x5e>
		return 1;
  400e1e:	2301      	movs	r3, #1
  400e20:	e00f      	b.n	400e42 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e22:	69fb      	ldr	r3, [r7, #28]
  400e24:	2b08      	cmp	r3, #8
  400e26:	d105      	bne.n	400e34 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e28:	68fb      	ldr	r3, [r7, #12]
  400e2a:	685b      	ldr	r3, [r3, #4]
  400e2c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e30:	68fb      	ldr	r3, [r7, #12]
  400e32:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e34:	693b      	ldr	r3, [r7, #16]
  400e36:	041a      	lsls	r2, r3, #16
  400e38:	697b      	ldr	r3, [r7, #20]
  400e3a:	431a      	orrs	r2, r3
  400e3c:	68fb      	ldr	r3, [r7, #12]
  400e3e:	621a      	str	r2, [r3, #32]

	return 0;
  400e40:	2300      	movs	r3, #0
}
  400e42:	4618      	mov	r0, r3
  400e44:	3724      	adds	r7, #36	; 0x24
  400e46:	46bd      	mov	sp, r7
  400e48:	bc80      	pop	{r7}
  400e4a:	4770      	bx	lr

00400e4c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400e4c:	b580      	push	{r7, lr}
  400e4e:	b082      	sub	sp, #8
  400e50:	af00      	add	r7, sp, #0
  400e52:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400e54:	6878      	ldr	r0, [r7, #4]
  400e56:	4b0f      	ldr	r3, [pc, #60]	; (400e94 <usart_reset+0x48>)
  400e58:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400e5a:	687b      	ldr	r3, [r7, #4]
  400e5c:	2200      	movs	r2, #0
  400e5e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400e60:	687b      	ldr	r3, [r7, #4]
  400e62:	2200      	movs	r2, #0
  400e64:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400e66:	687b      	ldr	r3, [r7, #4]
  400e68:	2200      	movs	r2, #0
  400e6a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400e6c:	6878      	ldr	r0, [r7, #4]
  400e6e:	4b0a      	ldr	r3, [pc, #40]	; (400e98 <usart_reset+0x4c>)
  400e70:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400e72:	6878      	ldr	r0, [r7, #4]
  400e74:	4b09      	ldr	r3, [pc, #36]	; (400e9c <usart_reset+0x50>)
  400e76:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400e78:	6878      	ldr	r0, [r7, #4]
  400e7a:	4b09      	ldr	r3, [pc, #36]	; (400ea0 <usart_reset+0x54>)
  400e7c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400e7e:	6878      	ldr	r0, [r7, #4]
  400e80:	4b08      	ldr	r3, [pc, #32]	; (400ea4 <usart_reset+0x58>)
  400e82:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  400e84:	6878      	ldr	r0, [r7, #4]
  400e86:	4b08      	ldr	r3, [pc, #32]	; (400ea8 <usart_reset+0x5c>)
  400e88:	4798      	blx	r3
#endif
}
  400e8a:	bf00      	nop
  400e8c:	3708      	adds	r7, #8
  400e8e:	46bd      	mov	sp, r7
  400e90:	bd80      	pop	{r7, pc}
  400e92:	bf00      	nop
  400e94:	004010fd 	.word	0x004010fd
  400e98:	00400f89 	.word	0x00400f89
  400e9c:	00400fb9 	.word	0x00400fb9
  400ea0:	0040101b 	.word	0x0040101b
  400ea4:	0040104f 	.word	0x0040104f
  400ea8:	00401035 	.word	0x00401035

00400eac <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400eac:	b580      	push	{r7, lr}
  400eae:	b084      	sub	sp, #16
  400eb0:	af00      	add	r7, sp, #0
  400eb2:	60f8      	str	r0, [r7, #12]
  400eb4:	60b9      	str	r1, [r7, #8]
  400eb6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400eb8:	68f8      	ldr	r0, [r7, #12]
  400eba:	4b1a      	ldr	r3, [pc, #104]	; (400f24 <usart_init_rs232+0x78>)
  400ebc:	4798      	blx	r3

	ul_reg_val = 0;
  400ebe:	4b1a      	ldr	r3, [pc, #104]	; (400f28 <usart_init_rs232+0x7c>)
  400ec0:	2200      	movs	r2, #0
  400ec2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400ec4:	68bb      	ldr	r3, [r7, #8]
  400ec6:	2b00      	cmp	r3, #0
  400ec8:	d009      	beq.n	400ede <usart_init_rs232+0x32>
  400eca:	68bb      	ldr	r3, [r7, #8]
  400ecc:	681b      	ldr	r3, [r3, #0]
  400ece:	687a      	ldr	r2, [r7, #4]
  400ed0:	4619      	mov	r1, r3
  400ed2:	68f8      	ldr	r0, [r7, #12]
  400ed4:	4b15      	ldr	r3, [pc, #84]	; (400f2c <usart_init_rs232+0x80>)
  400ed6:	4798      	blx	r3
  400ed8:	4603      	mov	r3, r0
  400eda:	2b00      	cmp	r3, #0
  400edc:	d001      	beq.n	400ee2 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400ede:	2301      	movs	r3, #1
  400ee0:	e01b      	b.n	400f1a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ee2:	68bb      	ldr	r3, [r7, #8]
  400ee4:	685a      	ldr	r2, [r3, #4]
  400ee6:	68bb      	ldr	r3, [r7, #8]
  400ee8:	689b      	ldr	r3, [r3, #8]
  400eea:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400eec:	68bb      	ldr	r3, [r7, #8]
  400eee:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ef0:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ef2:	68bb      	ldr	r3, [r7, #8]
  400ef4:	68db      	ldr	r3, [r3, #12]
  400ef6:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ef8:	4b0b      	ldr	r3, [pc, #44]	; (400f28 <usart_init_rs232+0x7c>)
  400efa:	681b      	ldr	r3, [r3, #0]
  400efc:	4313      	orrs	r3, r2
  400efe:	4a0a      	ldr	r2, [pc, #40]	; (400f28 <usart_init_rs232+0x7c>)
  400f00:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400f02:	4b09      	ldr	r3, [pc, #36]	; (400f28 <usart_init_rs232+0x7c>)
  400f04:	681b      	ldr	r3, [r3, #0]
  400f06:	4a08      	ldr	r2, [pc, #32]	; (400f28 <usart_init_rs232+0x7c>)
  400f08:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400f0a:	68fb      	ldr	r3, [r7, #12]
  400f0c:	685a      	ldr	r2, [r3, #4]
  400f0e:	4b06      	ldr	r3, [pc, #24]	; (400f28 <usart_init_rs232+0x7c>)
  400f10:	681b      	ldr	r3, [r3, #0]
  400f12:	431a      	orrs	r2, r3
  400f14:	68fb      	ldr	r3, [r7, #12]
  400f16:	605a      	str	r2, [r3, #4]

	return 0;
  400f18:	2300      	movs	r3, #0
}
  400f1a:	4618      	mov	r0, r3
  400f1c:	3710      	adds	r7, #16
  400f1e:	46bd      	mov	sp, r7
  400f20:	bd80      	pop	{r7, pc}
  400f22:	bf00      	nop
  400f24:	00400e4d 	.word	0x00400e4d
  400f28:	20008758 	.word	0x20008758
  400f2c:	00400dc5 	.word	0x00400dc5

00400f30 <usart_init_hw_handshaking>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400f30:	b580      	push	{r7, lr}
  400f32:	b084      	sub	sp, #16
  400f34:	af00      	add	r7, sp, #0
  400f36:	60f8      	str	r0, [r7, #12]
  400f38:	60b9      	str	r1, [r7, #8]
  400f3a:	607a      	str	r2, [r7, #4]
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  400f3c:	687a      	ldr	r2, [r7, #4]
  400f3e:	68b9      	ldr	r1, [r7, #8]
  400f40:	68f8      	ldr	r0, [r7, #12]
  400f42:	4b0a      	ldr	r3, [pc, #40]	; (400f6c <usart_init_hw_handshaking+0x3c>)
  400f44:	4798      	blx	r3
  400f46:	4603      	mov	r3, r0
  400f48:	2b00      	cmp	r3, #0
  400f4a:	d001      	beq.n	400f50 <usart_init_hw_handshaking+0x20>
		return 1;
  400f4c:	2301      	movs	r3, #1
  400f4e:	e008      	b.n	400f62 <usart_init_hw_handshaking+0x32>
	}

	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  400f50:	68fb      	ldr	r3, [r7, #12]
  400f52:	685b      	ldr	r3, [r3, #4]
  400f54:	f023 030f 	bic.w	r3, r3, #15
  400f58:	f043 0202 	orr.w	r2, r3, #2
  400f5c:	68fb      	ldr	r3, [r7, #12]
  400f5e:	605a      	str	r2, [r3, #4]
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
  400f60:	2300      	movs	r3, #0
}
  400f62:	4618      	mov	r0, r3
  400f64:	3710      	adds	r7, #16
  400f66:	46bd      	mov	sp, r7
  400f68:	bd80      	pop	{r7, pc}
  400f6a:	bf00      	nop
  400f6c:	00400ead 	.word	0x00400ead

00400f70 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f70:	b480      	push	{r7}
  400f72:	b083      	sub	sp, #12
  400f74:	af00      	add	r7, sp, #0
  400f76:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f78:	687b      	ldr	r3, [r7, #4]
  400f7a:	2240      	movs	r2, #64	; 0x40
  400f7c:	601a      	str	r2, [r3, #0]
}
  400f7e:	bf00      	nop
  400f80:	370c      	adds	r7, #12
  400f82:	46bd      	mov	sp, r7
  400f84:	bc80      	pop	{r7}
  400f86:	4770      	bx	lr

00400f88 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f88:	b480      	push	{r7}
  400f8a:	b083      	sub	sp, #12
  400f8c:	af00      	add	r7, sp, #0
  400f8e:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f90:	687b      	ldr	r3, [r7, #4]
  400f92:	2288      	movs	r2, #136	; 0x88
  400f94:	601a      	str	r2, [r3, #0]
}
  400f96:	bf00      	nop
  400f98:	370c      	adds	r7, #12
  400f9a:	46bd      	mov	sp, r7
  400f9c:	bc80      	pop	{r7}
  400f9e:	4770      	bx	lr

00400fa0 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400fa0:	b480      	push	{r7}
  400fa2:	b083      	sub	sp, #12
  400fa4:	af00      	add	r7, sp, #0
  400fa6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400fa8:	687b      	ldr	r3, [r7, #4]
  400faa:	2210      	movs	r2, #16
  400fac:	601a      	str	r2, [r3, #0]
}
  400fae:	bf00      	nop
  400fb0:	370c      	adds	r7, #12
  400fb2:	46bd      	mov	sp, r7
  400fb4:	bc80      	pop	{r7}
  400fb6:	4770      	bx	lr

00400fb8 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400fb8:	b480      	push	{r7}
  400fba:	b083      	sub	sp, #12
  400fbc:	af00      	add	r7, sp, #0
  400fbe:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400fc0:	687b      	ldr	r3, [r7, #4]
  400fc2:	2224      	movs	r2, #36	; 0x24
  400fc4:	601a      	str	r2, [r3, #0]
}
  400fc6:	bf00      	nop
  400fc8:	370c      	adds	r7, #12
  400fca:	46bd      	mov	sp, r7
  400fcc:	bc80      	pop	{r7}
  400fce:	4770      	bx	lr

00400fd0 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  400fd0:	b480      	push	{r7}
  400fd2:	b083      	sub	sp, #12
  400fd4:	af00      	add	r7, sp, #0
  400fd6:	6078      	str	r0, [r7, #4]
  400fd8:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  400fda:	687b      	ldr	r3, [r7, #4]
  400fdc:	683a      	ldr	r2, [r7, #0]
  400fde:	609a      	str	r2, [r3, #8]
}
  400fe0:	bf00      	nop
  400fe2:	370c      	adds	r7, #12
  400fe4:	46bd      	mov	sp, r7
  400fe6:	bc80      	pop	{r7}
  400fe8:	4770      	bx	lr

00400fea <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  400fea:	b480      	push	{r7}
  400fec:	b083      	sub	sp, #12
  400fee:	af00      	add	r7, sp, #0
  400ff0:	6078      	str	r0, [r7, #4]
  400ff2:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  400ff4:	687b      	ldr	r3, [r7, #4]
  400ff6:	683a      	ldr	r2, [r7, #0]
  400ff8:	60da      	str	r2, [r3, #12]
}
  400ffa:	bf00      	nop
  400ffc:	370c      	adds	r7, #12
  400ffe:	46bd      	mov	sp, r7
  401000:	bc80      	pop	{r7}
  401002:	4770      	bx	lr

00401004 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  401004:	b480      	push	{r7}
  401006:	b083      	sub	sp, #12
  401008:	af00      	add	r7, sp, #0
  40100a:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  40100c:	687b      	ldr	r3, [r7, #4]
  40100e:	695b      	ldr	r3, [r3, #20]
}
  401010:	4618      	mov	r0, r3
  401012:	370c      	adds	r7, #12
  401014:	46bd      	mov	sp, r7
  401016:	bc80      	pop	{r7}
  401018:	4770      	bx	lr

0040101a <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  40101a:	b480      	push	{r7}
  40101c:	b083      	sub	sp, #12
  40101e:	af00      	add	r7, sp, #0
  401020:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401022:	687b      	ldr	r3, [r7, #4]
  401024:	f44f 7280 	mov.w	r2, #256	; 0x100
  401028:	601a      	str	r2, [r3, #0]
}
  40102a:	bf00      	nop
  40102c:	370c      	adds	r7, #12
  40102e:	46bd      	mov	sp, r7
  401030:	bc80      	pop	{r7}
  401032:	4770      	bx	lr

00401034 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  401034:	b480      	push	{r7}
  401036:	b083      	sub	sp, #12
  401038:	af00      	add	r7, sp, #0
  40103a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  40103c:	687b      	ldr	r3, [r7, #4]
  40103e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  401042:	601a      	str	r2, [r3, #0]
}
  401044:	bf00      	nop
  401046:	370c      	adds	r7, #12
  401048:	46bd      	mov	sp, r7
  40104a:	bc80      	pop	{r7}
  40104c:	4770      	bx	lr

0040104e <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40104e:	b480      	push	{r7}
  401050:	b083      	sub	sp, #12
  401052:	af00      	add	r7, sp, #0
  401054:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401056:	687b      	ldr	r3, [r7, #4]
  401058:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40105c:	601a      	str	r2, [r3, #0]
}
  40105e:	bf00      	nop
  401060:	370c      	adds	r7, #12
  401062:	46bd      	mov	sp, r7
  401064:	bc80      	pop	{r7}
  401066:	4770      	bx	lr

00401068 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  401068:	b480      	push	{r7}
  40106a:	b083      	sub	sp, #12
  40106c:	af00      	add	r7, sp, #0
  40106e:	6078      	str	r0, [r7, #4]
  401070:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401072:	bf00      	nop
  401074:	687b      	ldr	r3, [r7, #4]
  401076:	695b      	ldr	r3, [r3, #20]
  401078:	f003 0302 	and.w	r3, r3, #2
  40107c:	2b00      	cmp	r3, #0
  40107e:	d0f9      	beq.n	401074 <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401080:	683b      	ldr	r3, [r7, #0]
  401082:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401086:	687b      	ldr	r3, [r7, #4]
  401088:	61da      	str	r2, [r3, #28]

	return 0;
  40108a:	2300      	movs	r3, #0
}
  40108c:	4618      	mov	r0, r3
  40108e:	370c      	adds	r7, #12
  401090:	46bd      	mov	sp, r7
  401092:	bc80      	pop	{r7}
  401094:	4770      	bx	lr
	...

00401098 <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  401098:	b580      	push	{r7, lr}
  40109a:	b082      	sub	sp, #8
  40109c:	af00      	add	r7, sp, #0
  40109e:	6078      	str	r0, [r7, #4]
  4010a0:	6039      	str	r1, [r7, #0]
	while (*string != '\0') {
  4010a2:	e007      	b.n	4010b4 <usart_write_line+0x1c>
		usart_putchar(p_usart, *string++);
  4010a4:	683b      	ldr	r3, [r7, #0]
  4010a6:	1c5a      	adds	r2, r3, #1
  4010a8:	603a      	str	r2, [r7, #0]
  4010aa:	781b      	ldrb	r3, [r3, #0]
  4010ac:	4619      	mov	r1, r3
  4010ae:	6878      	ldr	r0, [r7, #4]
  4010b0:	4b04      	ldr	r3, [pc, #16]	; (4010c4 <usart_write_line+0x2c>)
  4010b2:	4798      	blx	r3
	while (*string != '\0') {
  4010b4:	683b      	ldr	r3, [r7, #0]
  4010b6:	781b      	ldrb	r3, [r3, #0]
  4010b8:	2b00      	cmp	r3, #0
  4010ba:	d1f3      	bne.n	4010a4 <usart_write_line+0xc>
	}
}
  4010bc:	bf00      	nop
  4010be:	3708      	adds	r7, #8
  4010c0:	46bd      	mov	sp, r7
  4010c2:	bd80      	pop	{r7, pc}
  4010c4:	00401069 	.word	0x00401069

004010c8 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4010c8:	b480      	push	{r7}
  4010ca:	b083      	sub	sp, #12
  4010cc:	af00      	add	r7, sp, #0
  4010ce:	6078      	str	r0, [r7, #4]
  4010d0:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4010d2:	687b      	ldr	r3, [r7, #4]
  4010d4:	695b      	ldr	r3, [r3, #20]
  4010d6:	f003 0301 	and.w	r3, r3, #1
  4010da:	2b00      	cmp	r3, #0
  4010dc:	d101      	bne.n	4010e2 <usart_read+0x1a>
		return 1;
  4010de:	2301      	movs	r3, #1
  4010e0:	e006      	b.n	4010f0 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4010e2:	687b      	ldr	r3, [r7, #4]
  4010e4:	699b      	ldr	r3, [r3, #24]
  4010e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4010ea:	683b      	ldr	r3, [r7, #0]
  4010ec:	601a      	str	r2, [r3, #0]

	return 0;
  4010ee:	2300      	movs	r3, #0
}
  4010f0:	4618      	mov	r0, r3
  4010f2:	370c      	adds	r7, #12
  4010f4:	46bd      	mov	sp, r7
  4010f6:	bc80      	pop	{r7}
  4010f8:	4770      	bx	lr
	...

004010fc <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4010fc:	b480      	push	{r7}
  4010fe:	b083      	sub	sp, #12
  401100:	af00      	add	r7, sp, #0
  401102:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401104:	687b      	ldr	r3, [r7, #4]
  401106:	4a04      	ldr	r2, [pc, #16]	; (401118 <usart_disable_writeprotect+0x1c>)
  401108:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  40110c:	bf00      	nop
  40110e:	370c      	adds	r7, #12
  401110:	46bd      	mov	sp, r7
  401112:	bc80      	pop	{r7}
  401114:	4770      	bx	lr
  401116:	bf00      	nop
  401118:	55534100 	.word	0x55534100

0040111c <NVIC_EnableIRQ>:
{
  40111c:	b480      	push	{r7}
  40111e:	b083      	sub	sp, #12
  401120:	af00      	add	r7, sp, #0
  401122:	4603      	mov	r3, r0
  401124:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401126:	4908      	ldr	r1, [pc, #32]	; (401148 <NVIC_EnableIRQ+0x2c>)
  401128:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40112c:	095b      	lsrs	r3, r3, #5
  40112e:	79fa      	ldrb	r2, [r7, #7]
  401130:	f002 021f 	and.w	r2, r2, #31
  401134:	2001      	movs	r0, #1
  401136:	fa00 f202 	lsl.w	r2, r0, r2
  40113a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40113e:	bf00      	nop
  401140:	370c      	adds	r7, #12
  401142:	46bd      	mov	sp, r7
  401144:	bc80      	pop	{r7}
  401146:	4770      	bx	lr
  401148:	e000e100 	.word	0xe000e100

0040114c <NVIC_DisableIRQ>:
{
  40114c:	b480      	push	{r7}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	4603      	mov	r3, r0
  401154:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401156:	4909      	ldr	r1, [pc, #36]	; (40117c <NVIC_DisableIRQ+0x30>)
  401158:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40115c:	095b      	lsrs	r3, r3, #5
  40115e:	79fa      	ldrb	r2, [r7, #7]
  401160:	f002 021f 	and.w	r2, r2, #31
  401164:	2001      	movs	r0, #1
  401166:	fa00 f202 	lsl.w	r2, r0, r2
  40116a:	3320      	adds	r3, #32
  40116c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401170:	bf00      	nop
  401172:	370c      	adds	r7, #12
  401174:	46bd      	mov	sp, r7
  401176:	bc80      	pop	{r7}
  401178:	4770      	bx	lr
  40117a:	bf00      	nop
  40117c:	e000e100 	.word	0xe000e100

00401180 <NVIC_ClearPendingIRQ>:
{
  401180:	b480      	push	{r7}
  401182:	b083      	sub	sp, #12
  401184:	af00      	add	r7, sp, #0
  401186:	4603      	mov	r3, r0
  401188:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40118a:	4909      	ldr	r1, [pc, #36]	; (4011b0 <NVIC_ClearPendingIRQ+0x30>)
  40118c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401190:	095b      	lsrs	r3, r3, #5
  401192:	79fa      	ldrb	r2, [r7, #7]
  401194:	f002 021f 	and.w	r2, r2, #31
  401198:	2001      	movs	r0, #1
  40119a:	fa00 f202 	lsl.w	r2, r0, r2
  40119e:	3360      	adds	r3, #96	; 0x60
  4011a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4011a4:	bf00      	nop
  4011a6:	370c      	adds	r7, #12
  4011a8:	46bd      	mov	sp, r7
  4011aa:	bc80      	pop	{r7}
  4011ac:	4770      	bx	lr
  4011ae:	bf00      	nop
  4011b0:	e000e100 	.word	0xe000e100

004011b4 <NVIC_SetPriority>:
{
  4011b4:	b480      	push	{r7}
  4011b6:	b083      	sub	sp, #12
  4011b8:	af00      	add	r7, sp, #0
  4011ba:	4603      	mov	r3, r0
  4011bc:	6039      	str	r1, [r7, #0]
  4011be:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4011c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4011c4:	2b00      	cmp	r3, #0
  4011c6:	da0b      	bge.n	4011e0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4011c8:	490d      	ldr	r1, [pc, #52]	; (401200 <NVIC_SetPriority+0x4c>)
  4011ca:	79fb      	ldrb	r3, [r7, #7]
  4011cc:	f003 030f 	and.w	r3, r3, #15
  4011d0:	3b04      	subs	r3, #4
  4011d2:	683a      	ldr	r2, [r7, #0]
  4011d4:	b2d2      	uxtb	r2, r2
  4011d6:	0112      	lsls	r2, r2, #4
  4011d8:	b2d2      	uxtb	r2, r2
  4011da:	440b      	add	r3, r1
  4011dc:	761a      	strb	r2, [r3, #24]
}
  4011de:	e009      	b.n	4011f4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4011e0:	4908      	ldr	r1, [pc, #32]	; (401204 <NVIC_SetPriority+0x50>)
  4011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4011e6:	683a      	ldr	r2, [r7, #0]
  4011e8:	b2d2      	uxtb	r2, r2
  4011ea:	0112      	lsls	r2, r2, #4
  4011ec:	b2d2      	uxtb	r2, r2
  4011ee:	440b      	add	r3, r1
  4011f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4011f4:	bf00      	nop
  4011f6:	370c      	adds	r7, #12
  4011f8:	46bd      	mov	sp, r7
  4011fa:	bc80      	pop	{r7}
  4011fc:	4770      	bx	lr
  4011fe:	bf00      	nop
  401200:	e000ed00 	.word	0xe000ed00
  401204:	e000e100 	.word	0xe000e100

00401208 <osc_get_rate>:
{
  401208:	b480      	push	{r7}
  40120a:	b083      	sub	sp, #12
  40120c:	af00      	add	r7, sp, #0
  40120e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401210:	687b      	ldr	r3, [r7, #4]
  401212:	2b07      	cmp	r3, #7
  401214:	d825      	bhi.n	401262 <osc_get_rate+0x5a>
  401216:	a201      	add	r2, pc, #4	; (adr r2, 40121c <osc_get_rate+0x14>)
  401218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40121c:	0040123d 	.word	0x0040123d
  401220:	00401243 	.word	0x00401243
  401224:	00401249 	.word	0x00401249
  401228:	0040124f 	.word	0x0040124f
  40122c:	00401253 	.word	0x00401253
  401230:	00401257 	.word	0x00401257
  401234:	0040125b 	.word	0x0040125b
  401238:	0040125f 	.word	0x0040125f
		return OSC_SLCK_32K_RC_HZ;
  40123c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401240:	e010      	b.n	401264 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401242:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401246:	e00d      	b.n	401264 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401248:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40124c:	e00a      	b.n	401264 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40124e:	4b08      	ldr	r3, [pc, #32]	; (401270 <osc_get_rate+0x68>)
  401250:	e008      	b.n	401264 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401252:	4b08      	ldr	r3, [pc, #32]	; (401274 <osc_get_rate+0x6c>)
  401254:	e006      	b.n	401264 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401256:	4b08      	ldr	r3, [pc, #32]	; (401278 <osc_get_rate+0x70>)
  401258:	e004      	b.n	401264 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40125a:	4b07      	ldr	r3, [pc, #28]	; (401278 <osc_get_rate+0x70>)
  40125c:	e002      	b.n	401264 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40125e:	4b06      	ldr	r3, [pc, #24]	; (401278 <osc_get_rate+0x70>)
  401260:	e000      	b.n	401264 <osc_get_rate+0x5c>
	return 0;
  401262:	2300      	movs	r3, #0
}
  401264:	4618      	mov	r0, r3
  401266:	370c      	adds	r7, #12
  401268:	46bd      	mov	sp, r7
  40126a:	bc80      	pop	{r7}
  40126c:	4770      	bx	lr
  40126e:	bf00      	nop
  401270:	003d0900 	.word	0x003d0900
  401274:	007a1200 	.word	0x007a1200
  401278:	00b71b00 	.word	0x00b71b00

0040127c <sysclk_get_main_hz>:
{
  40127c:	b580      	push	{r7, lr}
  40127e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401280:	2006      	movs	r0, #6
  401282:	4b04      	ldr	r3, [pc, #16]	; (401294 <sysclk_get_main_hz+0x18>)
  401284:	4798      	blx	r3
  401286:	4602      	mov	r2, r0
  401288:	4613      	mov	r3, r2
  40128a:	009b      	lsls	r3, r3, #2
  40128c:	4413      	add	r3, r2
  40128e:	009b      	lsls	r3, r3, #2
}
  401290:	4618      	mov	r0, r3
  401292:	bd80      	pop	{r7, pc}
  401294:	00401209 	.word	0x00401209

00401298 <sysclk_get_cpu_hz>:
{
  401298:	b580      	push	{r7, lr}
  40129a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40129c:	4b02      	ldr	r3, [pc, #8]	; (4012a8 <sysclk_get_cpu_hz+0x10>)
  40129e:	4798      	blx	r3
  4012a0:	4603      	mov	r3, r0
  4012a2:	085b      	lsrs	r3, r3, #1
}
  4012a4:	4618      	mov	r0, r3
  4012a6:	bd80      	pop	{r7, pc}
  4012a8:	0040127d 	.word	0x0040127d

004012ac <handler_vsync>:
/**
 * \brief Handler for vertical synchronisation using by the OV2640 image
 * sensor.
 */
void handler_vsync(uint32_t ul_id, uint32_t ul_mask)
{
  4012ac:	b480      	push	{r7}
  4012ae:	b083      	sub	sp, #12
  4012b0:	af00      	add	r7, sp, #0
  4012b2:	6078      	str	r0, [r7, #4]
  4012b4:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	vsync_rising_edge_flag = true;
  4012b6:	4b04      	ldr	r3, [pc, #16]	; (4012c8 <handler_vsync+0x1c>)
  4012b8:	2201      	movs	r2, #1
  4012ba:	601a      	str	r2, [r3, #0]
}
  4012bc:	bf00      	nop
  4012be:	370c      	adds	r7, #12
  4012c0:	46bd      	mov	sp, r7
  4012c2:	bc80      	pop	{r7}
  4012c4:	4770      	bx	lr
  4012c6:	bf00      	nop
  4012c8:	2000875c 	.word	0x2000875c

004012cc <configure_vsync>:

/**
 * \brief Intialize Vsync_Handler.
 */
void configure_vsync(void)
{
  4012cc:	b590      	push	{r4, r7, lr}
  4012ce:	b083      	sub	sp, #12
  4012d0:	af02      	add	r7, sp, #8
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(OV_VSYNC_PIO, OV_VSYNC_ID, OV_VSYNC_MASK,
  4012d2:	4b08      	ldr	r3, [pc, #32]	; (4012f4 <configure_vsync+0x28>)
  4012d4:	9300      	str	r3, [sp, #0]
  4012d6:	2301      	movs	r3, #1
  4012d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4012dc:	210b      	movs	r1, #11
  4012de:	4806      	ldr	r0, [pc, #24]	; (4012f8 <configure_vsync+0x2c>)
  4012e0:	4c06      	ldr	r4, [pc, #24]	; (4012fc <configure_vsync+0x30>)
  4012e2:	47a0      	blx	r4
			OV_VSYNC_TYPE, handler_vsync);

	/* Enable PIO controller IRQs */
	NVIC_EnableIRQ((IRQn_Type) OV_VSYNC_ID);
  4012e4:	200b      	movs	r0, #11
  4012e6:	4b06      	ldr	r3, [pc, #24]	; (401300 <configure_vsync+0x34>)
  4012e8:	4798      	blx	r3
}
  4012ea:	bf00      	nop
  4012ec:	3704      	adds	r7, #4
  4012ee:	46bd      	mov	sp, r7
  4012f0:	bd90      	pop	{r4, r7, pc}
  4012f2:	bf00      	nop
  4012f4:	004012ad 	.word	0x004012ad
  4012f8:	400e0e00 	.word	0x400e0e00
  4012fc:	00400919 	.word	0x00400919
  401300:	0040111d 	.word	0x0040111d

00401304 <configure_twi>:

/**
 * \brief Configures TWI.
 */
void configure_twi(void)
{
  401304:	b580      	push	{r7, lr}
  401306:	b084      	sub	sp, #16
  401308:	af00      	add	r7, sp, #0
	twi_options_t opt;

	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  40130a:	2013      	movs	r0, #19
  40130c:	4b0e      	ldr	r3, [pc, #56]	; (401348 <configure_twi+0x44>)
  40130e:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  401310:	4b0e      	ldr	r3, [pc, #56]	; (40134c <configure_twi+0x48>)
  401312:	4798      	blx	r3
  401314:	4603      	mov	r3, r0
  401316:	607b      	str	r3, [r7, #4]
	opt.speed      = TWI_CLK;
  401318:	4b0d      	ldr	r3, [pc, #52]	; (401350 <configure_twi+0x4c>)
  40131a:	60bb      	str	r3, [r7, #8]
	twi_master_init(BOARD_TWI, &opt);
  40131c:	1d3b      	adds	r3, r7, #4
  40131e:	4619      	mov	r1, r3
  401320:	480c      	ldr	r0, [pc, #48]	; (401354 <configure_twi+0x50>)
  401322:	4b0d      	ldr	r3, [pc, #52]	; (401358 <configure_twi+0x54>)
  401324:	4798      	blx	r3

	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
  401326:	2013      	movs	r0, #19
  401328:	4b0c      	ldr	r3, [pc, #48]	; (40135c <configure_twi+0x58>)
  40132a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
  40132c:	2013      	movs	r0, #19
  40132e:	4b0c      	ldr	r3, [pc, #48]	; (401360 <configure_twi+0x5c>)
  401330:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
  401332:	2100      	movs	r1, #0
  401334:	2013      	movs	r0, #19
  401336:	4b0b      	ldr	r3, [pc, #44]	; (401364 <configure_twi+0x60>)
  401338:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
  40133a:	2013      	movs	r0, #19
  40133c:	4b0a      	ldr	r3, [pc, #40]	; (401368 <configure_twi+0x64>)
  40133e:	4798      	blx	r3
}
  401340:	bf00      	nop
  401342:	3710      	adds	r7, #16
  401344:	46bd      	mov	sp, r7
  401346:	bd80      	pop	{r7, pc}
  401348:	00402d99 	.word	0x00402d99
  40134c:	00401299 	.word	0x00401299
  401350:	000186a0 	.word	0x000186a0
  401354:	40018000 	.word	0x40018000
  401358:	00400a0d 	.word	0x00400a0d
  40135c:	0040114d 	.word	0x0040114d
  401360:	00401181 	.word	0x00401181
  401364:	004011b5 	.word	0x004011b5
  401368:	0040111d 	.word	0x0040111d

0040136c <init_pio_capture>:

/**
 * \brief Configuration and initialization of parallel capture.
 */
void init_pio_capture(Pio *p_pio, uint32_t ul_id){	
  40136c:	b580      	push	{r7, lr}
  40136e:	b082      	sub	sp, #8
  401370:	af00      	add	r7, sp, #0
  401372:	6078      	str	r0, [r7, #4]
  401374:	6039      	str	r1, [r7, #0]
	/* Enable periphral clock */
	pmc_enable_periph_clk(ul_id);
  401376:	6838      	ldr	r0, [r7, #0]
  401378:	4b1a      	ldr	r3, [pc, #104]	; (4013e4 <init_pio_capture+0x78>)
  40137a:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  40137c:	687b      	ldr	r3, [r7, #4]
  40137e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401382:	f023 0201 	bic.w	r2, r3, #1
  401386:	687b      	ldr	r3, [r7, #4]
  401388:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  40138c:	687b      	ldr	r3, [r7, #4]
  40138e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
  401392:	f043 0208 	orr.w	r2, r3, #8
  401396:	687b      	ldr	r3, [r7, #4]
  401398:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  40139c:	687b      	ldr	r3, [r7, #4]
  40139e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4013a2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
  4013a6:	687b      	ldr	r3, [r7, #4]
  4013a8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  4013ac:	687b      	ldr	r3, [r7, #4]
  4013ae:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4013b2:	f043 0220 	orr.w	r2, r3, #32
  4013b6:	687b      	ldr	r3, [r7, #4]
  4013b8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  4013bc:	687b      	ldr	r3, [r7, #4]
  4013be:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4013c2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
  4013c6:	687b      	ldr	r3, [r7, #4]
  4013c8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  4013cc:	687b      	ldr	r3, [r7, #4]
  4013ce:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4013d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  4013d6:	687b      	ldr	r3, [r7, #4]
  4013d8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
}
  4013dc:	bf00      	nop
  4013de:	3708      	adds	r7, #8
  4013e0:	46bd      	mov	sp, r7
  4013e2:	bd80      	pop	{r7, pc}
  4013e4:	00402d99 	.word	0x00402d99

004013e8 <init_camera>:

/**
 * \brief Initialize camera.
 */
void init_camera(void){	
  4013e8:	b580      	push	{r7, lr}
  4013ea:	af00      	add	r7, sp, #0
	pmc_enable_pllbck(7, 0x1, 1); /* PLLA work at 96 Mhz */
  4013ec:	2201      	movs	r2, #1
  4013ee:	2101      	movs	r1, #1
  4013f0:	2007      	movs	r0, #7
  4013f2:	4b0d      	ldr	r3, [pc, #52]	; (401428 <init_camera+0x40>)
  4013f4:	4798      	blx	r3

	configure_vsync();
  4013f6:	4b0d      	ldr	r3, [pc, #52]	; (40142c <init_camera+0x44>)
  4013f8:	4798      	blx	r3
	init_pio_capture(OV_DATA_BUS_PIO, OV_DATA_BUS_ID);
  4013fa:	210b      	movs	r1, #11
  4013fc:	480c      	ldr	r0, [pc, #48]	; (401430 <init_camera+0x48>)
  4013fe:	4b0d      	ldr	r3, [pc, #52]	; (401434 <init_camera+0x4c>)
  401400:	4798      	blx	r3
	
	/* Init PCK1 to work at 24 Mhz - 96/4=24 Mhz */
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  401402:	4b0d      	ldr	r3, [pc, #52]	; (401438 <init_camera+0x50>)
  401404:	2223      	movs	r2, #35	; 0x23
  401406:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  401408:	4b0b      	ldr	r3, [pc, #44]	; (401438 <init_camera+0x50>)
  40140a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40140e:	601a      	str	r2, [r3, #0]
	
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
  401410:	bf00      	nop
  401412:	4b09      	ldr	r3, [pc, #36]	; (401438 <init_camera+0x50>)
  401414:	689b      	ldr	r3, [r3, #8]
  401416:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40141a:	2b00      	cmp	r3, #0
  40141c:	d0f9      	beq.n	401412 <init_camera+0x2a>
	}

	configure_twi();
  40141e:	4b07      	ldr	r3, [pc, #28]	; (40143c <init_camera+0x54>)
  401420:	4798      	blx	r3
}
  401422:	bf00      	nop
  401424:	bd80      	pop	{r7, pc}
  401426:	bf00      	nop
  401428:	00402d19 	.word	0x00402d19
  40142c:	004012cd 	.word	0x004012cd
  401430:	400e0e00 	.word	0x400e0e00
  401434:	0040136d 	.word	0x0040136d
  401438:	400e0400 	.word	0x400e0400
  40143c:	00401305 	.word	0x00401305

00401440 <configure_camera>:

/**
 * \brief Configure camera.
 */	
void configure_camera(void)
{
  401440:	b580      	push	{r7, lr}
  401442:	b086      	sub	sp, #24
  401444:	af00      	add	r7, sp, #0
	init_camera();
  401446:	4b1b      	ldr	r3, [pc, #108]	; (4014b4 <configure_camera+0x74>)
  401448:	4798      	blx	r3
	/* ov2640 Initialization */
	// First, make sure reg 0xFF=1
	const uint8_t cont_reg_val = 1;
  40144a:	2301      	movs	r3, #1
  40144c:	75fb      	strb	r3, [r7, #23]
	twi_packet_t init_packet = 
  40144e:	463b      	mov	r3, r7
  401450:	2200      	movs	r2, #0
  401452:	601a      	str	r2, [r3, #0]
  401454:	605a      	str	r2, [r3, #4]
  401456:	609a      	str	r2, [r3, #8]
  401458:	60da      	str	r2, [r3, #12]
  40145a:	611a      	str	r2, [r3, #16]
  40145c:	23ff      	movs	r3, #255	; 0xff
  40145e:	703b      	strb	r3, [r7, #0]
  401460:	2301      	movs	r3, #1
  401462:	607b      	str	r3, [r7, #4]
  401464:	f107 0317 	add.w	r3, r7, #23
  401468:	60bb      	str	r3, [r7, #8]
  40146a:	2301      	movs	r3, #1
  40146c:	60fb      	str	r3, [r7, #12]
  40146e:	2330      	movs	r3, #48	; 0x30
  401470:	743b      	strb	r3, [r7, #16]
		.addr_length  = 1,                         // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,     // TWI slave bus address
		.buffer       = &cont_reg_val,             // transfer data destination buffer
		.length       = 1                          // transfer data size (bytes)
	};
	ov_write_reg(BOARD_TWI, &init_packet);
  401472:	463b      	mov	r3, r7
  401474:	4619      	mov	r1, r3
  401476:	4810      	ldr	r0, [pc, #64]	; (4014b8 <configure_camera+0x78>)
  401478:	4b10      	ldr	r3, [pc, #64]	; (4014bc <configure_camera+0x7c>)
  40147a:	4798      	blx	r3
	
	while (ov_init(BOARD_TWI) == 1) {
  40147c:	bf00      	nop
  40147e:	480e      	ldr	r0, [pc, #56]	; (4014b8 <configure_camera+0x78>)
  401480:	4b0f      	ldr	r3, [pc, #60]	; (4014c0 <configure_camera+0x80>)
  401482:	4798      	blx	r3
  401484:	4603      	mov	r3, r0
  401486:	2b01      	cmp	r3, #1
  401488:	d0f9      	beq.n	40147e <configure_camera+0x3e>
	}

	/* ov2640 configuration */
	ov_configure(BOARD_TWI, JPEG_INIT);
  40148a:	2100      	movs	r1, #0
  40148c:	480a      	ldr	r0, [pc, #40]	; (4014b8 <configure_camera+0x78>)
  40148e:	4b0d      	ldr	r3, [pc, #52]	; (4014c4 <configure_camera+0x84>)
  401490:	4798      	blx	r3
	ov_configure(BOARD_TWI, YUV422);
  401492:	2101      	movs	r1, #1
  401494:	4808      	ldr	r0, [pc, #32]	; (4014b8 <configure_camera+0x78>)
  401496:	4b0b      	ldr	r3, [pc, #44]	; (4014c4 <configure_camera+0x84>)
  401498:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG);
  40149a:	2102      	movs	r1, #2
  40149c:	4806      	ldr	r0, [pc, #24]	; (4014b8 <configure_camera+0x78>)
  40149e:	4b09      	ldr	r3, [pc, #36]	; (4014c4 <configure_camera+0x84>)
  4014a0:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_640x480);
  4014a2:	2104      	movs	r1, #4
  4014a4:	4804      	ldr	r0, [pc, #16]	; (4014b8 <configure_camera+0x78>)
  4014a6:	4b07      	ldr	r3, [pc, #28]	; (4014c4 <configure_camera+0x84>)
  4014a8:	4798      	blx	r3
}   
  4014aa:	bf00      	nop
  4014ac:	3718      	adds	r7, #24
  4014ae:	46bd      	mov	sp, r7
  4014b0:	bd80      	pop	{r7, pc}
  4014b2:	bf00      	nop
  4014b4:	004013e9 	.word	0x004013e9
  4014b8:	40018000 	.word	0x40018000
  4014bc:	00401729 	.word	0x00401729
  4014c0:	00401821 	.word	0x00401821
  4014c4:	004018ad 	.word	0x004018ad

004014c8 <osc_get_rate>:
{
  4014c8:	b480      	push	{r7}
  4014ca:	b083      	sub	sp, #12
  4014cc:	af00      	add	r7, sp, #0
  4014ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4014d0:	687b      	ldr	r3, [r7, #4]
  4014d2:	2b07      	cmp	r3, #7
  4014d4:	d825      	bhi.n	401522 <osc_get_rate+0x5a>
  4014d6:	a201      	add	r2, pc, #4	; (adr r2, 4014dc <osc_get_rate+0x14>)
  4014d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014dc:	004014fd 	.word	0x004014fd
  4014e0:	00401503 	.word	0x00401503
  4014e4:	00401509 	.word	0x00401509
  4014e8:	0040150f 	.word	0x0040150f
  4014ec:	00401513 	.word	0x00401513
  4014f0:	00401517 	.word	0x00401517
  4014f4:	0040151b 	.word	0x0040151b
  4014f8:	0040151f 	.word	0x0040151f
		return OSC_SLCK_32K_RC_HZ;
  4014fc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401500:	e010      	b.n	401524 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401502:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401506:	e00d      	b.n	401524 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401508:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40150c:	e00a      	b.n	401524 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40150e:	4b08      	ldr	r3, [pc, #32]	; (401530 <osc_get_rate+0x68>)
  401510:	e008      	b.n	401524 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401512:	4b08      	ldr	r3, [pc, #32]	; (401534 <osc_get_rate+0x6c>)
  401514:	e006      	b.n	401524 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401516:	4b08      	ldr	r3, [pc, #32]	; (401538 <osc_get_rate+0x70>)
  401518:	e004      	b.n	401524 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40151a:	4b07      	ldr	r3, [pc, #28]	; (401538 <osc_get_rate+0x70>)
  40151c:	e002      	b.n	401524 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40151e:	4b06      	ldr	r3, [pc, #24]	; (401538 <osc_get_rate+0x70>)
  401520:	e000      	b.n	401524 <osc_get_rate+0x5c>
	return 0;
  401522:	2300      	movs	r3, #0
}
  401524:	4618      	mov	r0, r3
  401526:	370c      	adds	r7, #12
  401528:	46bd      	mov	sp, r7
  40152a:	bc80      	pop	{r7}
  40152c:	4770      	bx	lr
  40152e:	bf00      	nop
  401530:	003d0900 	.word	0x003d0900
  401534:	007a1200 	.word	0x007a1200
  401538:	00b71b00 	.word	0x00b71b00

0040153c <sysclk_get_main_hz>:
{
  40153c:	b580      	push	{r7, lr}
  40153e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401540:	2006      	movs	r0, #6
  401542:	4b04      	ldr	r3, [pc, #16]	; (401554 <sysclk_get_main_hz+0x18>)
  401544:	4798      	blx	r3
  401546:	4602      	mov	r2, r0
  401548:	4613      	mov	r3, r2
  40154a:	009b      	lsls	r3, r3, #2
  40154c:	4413      	add	r3, r2
  40154e:	009b      	lsls	r3, r3, #2
}
  401550:	4618      	mov	r0, r3
  401552:	bd80      	pop	{r7, pc}
  401554:	004014c9 	.word	0x004014c9

00401558 <sysclk_get_cpu_hz>:
{
  401558:	b580      	push	{r7, lr}
  40155a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40155c:	4b02      	ldr	r3, [pc, #8]	; (401568 <sysclk_get_cpu_hz+0x10>)
  40155e:	4798      	blx	r3
  401560:	4603      	mov	r3, r0
  401562:	085b      	lsrs	r3, r3, #1
}
  401564:	4618      	mov	r0, r3
  401566:	bd80      	pop	{r7, pc}
  401568:	0040153d 	.word	0x0040153d

0040156c <ov_id>:
 *
 * \param p_twi TWI interface.
 * \return PID and VER.
 */
static uint32_t ov_id(Twi* const p_twi)
{
  40156c:	b580      	push	{r7, lr}
  40156e:	b08e      	sub	sp, #56	; 0x38
  401570:	af00      	add	r7, sp, #0
  401572:	6078      	str	r0, [r7, #4]
	twi_packet_t packet_pid;
	twi_packet_t packet_ver;
	uint32_t ul_id = 0;
  401574:	2300      	movs	r3, #0
  401576:	60fb      	str	r3, [r7, #12]
	uint32_t ul_ver = 0;
  401578:	2300      	movs	r3, #0
  40157a:	60bb      	str	r3, [r7, #8]

	/* OV_PID */
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  40157c:	2330      	movs	r3, #48	; 0x30
  40157e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	packet_pid.addr[0] = OV2640_PIDH;
  401582:	230a      	movs	r3, #10
  401584:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet_pid.addr_length = 1;
  401588:	2301      	movs	r3, #1
  40158a:	62bb      	str	r3, [r7, #40]	; 0x28
	packet_pid.buffer = &ul_id;
  40158c:	f107 030c 	add.w	r3, r7, #12
  401590:	62fb      	str	r3, [r7, #44]	; 0x2c
	packet_pid.length = 1;
  401592:	2301      	movs	r3, #1
  401594:	633b      	str	r3, [r7, #48]	; 0x30

	ov_read_reg(p_twi, &packet_pid);
  401596:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40159a:	4619      	mov	r1, r3
  40159c:	6878      	ldr	r0, [r7, #4]
  40159e:	4b0e      	ldr	r3, [pc, #56]	; (4015d8 <ov_id+0x6c>)
  4015a0:	4798      	blx	r3

	/* OV_VER */
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  4015a2:	2330      	movs	r3, #48	; 0x30
  4015a4:	f887 3020 	strb.w	r3, [r7, #32]
	packet_ver.addr[0] = OV2640_PIDL;
  4015a8:	230b      	movs	r3, #11
  4015aa:	743b      	strb	r3, [r7, #16]
	packet_ver.addr_length = 1;
  4015ac:	2301      	movs	r3, #1
  4015ae:	617b      	str	r3, [r7, #20]
	packet_ver.buffer = &ul_ver;
  4015b0:	f107 0308 	add.w	r3, r7, #8
  4015b4:	61bb      	str	r3, [r7, #24]
	packet_ver.length = 1;
  4015b6:	2301      	movs	r3, #1
  4015b8:	61fb      	str	r3, [r7, #28]

	ov_read_reg(p_twi, &packet_ver);
  4015ba:	f107 0310 	add.w	r3, r7, #16
  4015be:	4619      	mov	r1, r3
  4015c0:	6878      	ldr	r0, [r7, #4]
  4015c2:	4b05      	ldr	r3, [pc, #20]	; (4015d8 <ov_id+0x6c>)
  4015c4:	4798      	blx	r3
	return ((uint32_t)(ul_id << 8) | ul_ver);
  4015c6:	68fb      	ldr	r3, [r7, #12]
  4015c8:	021a      	lsls	r2, r3, #8
  4015ca:	68bb      	ldr	r3, [r7, #8]
  4015cc:	4313      	orrs	r3, r2
}
  4015ce:	4618      	mov	r0, r3
  4015d0:	3738      	adds	r7, #56	; 0x38
  4015d2:	46bd      	mov	sp, r7
  4015d4:	bd80      	pop	{r7, pc}
  4015d6:	bf00      	nop
  4015d8:	00401705 	.word	0x00401705

004015dc <ov_manufacturer>:
 *
 * \param p_twi TWI interface.
 * \return 0 if the sensor is present, 1 otherwise.
 */
static uint32_t ov_manufacturer(Twi* const p_twi)
{
  4015dc:	b580      	push	{r7, lr}
  4015de:	b08a      	sub	sp, #40	; 0x28
  4015e0:	af00      	add	r7, sp, #0
  4015e2:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_midh = 0;
  4015e4:	2300      	movs	r3, #0
  4015e6:	613b      	str	r3, [r7, #16]
	uint32_t ul_midl = 0;
  4015e8:	2300      	movs	r3, #0
  4015ea:	60fb      	str	r3, [r7, #12]

	/* OV_MIDH */
	twi_packet.addr[0] = OV2640_MIDH;
  4015ec:	231c      	movs	r3, #28
  4015ee:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  4015f0:	2301      	movs	r3, #1
  4015f2:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  4015f4:	2330      	movs	r3, #48	; 0x30
  4015f6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midh;
  4015fa:	f107 0310 	add.w	r3, r7, #16
  4015fe:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401600:	2301      	movs	r3, #1
  401602:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401604:	f107 0314 	add.w	r3, r7, #20
  401608:	4619      	mov	r1, r3
  40160a:	6878      	ldr	r0, [r7, #4]
  40160c:	4b10      	ldr	r3, [pc, #64]	; (401650 <ov_manufacturer+0x74>)
  40160e:	4798      	blx	r3

	/* OV_MIDL */
	twi_packet.addr[0] = OV2640_MIDL;
  401610:	231d      	movs	r3, #29
  401612:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401614:	2301      	movs	r3, #1
  401616:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401618:	2330      	movs	r3, #48	; 0x30
  40161a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midl;
  40161e:	f107 030c 	add.w	r3, r7, #12
  401622:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401624:	2301      	movs	r3, #1
  401626:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401628:	f107 0314 	add.w	r3, r7, #20
  40162c:	4619      	mov	r1, r3
  40162e:	6878      	ldr	r0, [r7, #4]
  401630:	4b07      	ldr	r3, [pc, #28]	; (401650 <ov_manufacturer+0x74>)
  401632:	4798      	blx	r3

	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  401634:	693b      	ldr	r3, [r7, #16]
  401636:	2b7f      	cmp	r3, #127	; 0x7f
  401638:	d104      	bne.n	401644 <ov_manufacturer+0x68>
  40163a:	68fb      	ldr	r3, [r7, #12]
  40163c:	2ba2      	cmp	r3, #162	; 0xa2
  40163e:	d101      	bne.n	401644 <ov_manufacturer+0x68>
		return 0;
  401640:	2300      	movs	r3, #0
  401642:	e000      	b.n	401646 <ov_manufacturer+0x6a>
	}

	return 1;
  401644:	2301      	movs	r3, #1
}
  401646:	4618      	mov	r0, r3
  401648:	3728      	adds	r7, #40	; 0x28
  40164a:	46bd      	mov	sp, r7
  40164c:	bd80      	pop	{r7, pc}
  40164e:	bf00      	nop
  401650:	00401705 	.word	0x00401705

00401654 <ov_test_write>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
static uint32_t ov_test_write(Twi* const p_twi)
{
  401654:	b580      	push	{r7, lr}
  401656:	b08a      	sub	sp, #40	; 0x28
  401658:	af00      	add	r7, sp, #0
  40165a:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_value = 0;
  40165c:	2300      	movs	r3, #0
  40165e:	613b      	str	r3, [r7, #16]
	uint32_t ul_oldvalue = 0;
  401660:	2300      	movs	r3, #0
  401662:	60fb      	str	r3, [r7, #12]
	uint32_t ul_entervalue = 0;
  401664:	2300      	movs	r3, #0
  401666:	60bb      	str	r3, [r7, #8]

	/* OV_BLUE_GAIN */
	twi_packet.addr[0] = 0x01;
  401668:	2301      	movs	r3, #1
  40166a:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  40166c:	2301      	movs	r3, #1
  40166e:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401670:	2330      	movs	r3, #48	; 0x30
  401672:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.length = 1;
  401676:	2301      	movs	r3, #1
  401678:	623b      	str	r3, [r7, #32]

	twi_packet.buffer = &ul_oldvalue;
  40167a:	f107 030c 	add.w	r3, r7, #12
  40167e:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401680:	f107 0314 	add.w	r3, r7, #20
  401684:	4619      	mov	r1, r3
  401686:	6878      	ldr	r0, [r7, #4]
  401688:	4b1c      	ldr	r3, [pc, #112]	; (4016fc <ov_test_write+0xa8>)
  40168a:	4798      	blx	r3

	ul_entervalue = 0xAD;
  40168c:	23ad      	movs	r3, #173	; 0xad
  40168e:	60bb      	str	r3, [r7, #8]
	twi_packet.buffer = &ul_entervalue;
  401690:	f107 0308 	add.w	r3, r7, #8
  401694:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401696:	f107 0314 	add.w	r3, r7, #20
  40169a:	4619      	mov	r1, r3
  40169c:	6878      	ldr	r0, [r7, #4]
  40169e:	4b18      	ldr	r3, [pc, #96]	; (401700 <ov_test_write+0xac>)
  4016a0:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  4016a2:	f107 0310 	add.w	r3, r7, #16
  4016a6:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  4016a8:	f107 0314 	add.w	r3, r7, #20
  4016ac:	4619      	mov	r1, r3
  4016ae:	6878      	ldr	r0, [r7, #4]
  4016b0:	4b12      	ldr	r3, [pc, #72]	; (4016fc <ov_test_write+0xa8>)
  4016b2:	4798      	blx	r3

	if (ul_value != ul_entervalue) {
  4016b4:	693a      	ldr	r2, [r7, #16]
  4016b6:	68bb      	ldr	r3, [r7, #8]
  4016b8:	429a      	cmp	r2, r3
  4016ba:	d001      	beq.n	4016c0 <ov_test_write+0x6c>
		return 1;
  4016bc:	2301      	movs	r3, #1
  4016be:	e018      	b.n	4016f2 <ov_test_write+0x9e>
	}

	/* return old value */
	twi_packet.buffer = &ul_oldvalue;
  4016c0:	f107 030c 	add.w	r3, r7, #12
  4016c4:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  4016c6:	f107 0314 	add.w	r3, r7, #20
  4016ca:	4619      	mov	r1, r3
  4016cc:	6878      	ldr	r0, [r7, #4]
  4016ce:	4b0c      	ldr	r3, [pc, #48]	; (401700 <ov_test_write+0xac>)
  4016d0:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  4016d2:	f107 0310 	add.w	r3, r7, #16
  4016d6:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  4016d8:	f107 0314 	add.w	r3, r7, #20
  4016dc:	4619      	mov	r1, r3
  4016de:	6878      	ldr	r0, [r7, #4]
  4016e0:	4b06      	ldr	r3, [pc, #24]	; (4016fc <ov_test_write+0xa8>)
  4016e2:	4798      	blx	r3

	if (ul_value != ul_oldvalue) {
  4016e4:	693a      	ldr	r2, [r7, #16]
  4016e6:	68fb      	ldr	r3, [r7, #12]
  4016e8:	429a      	cmp	r2, r3
  4016ea:	d001      	beq.n	4016f0 <ov_test_write+0x9c>
		return 1;
  4016ec:	2301      	movs	r3, #1
  4016ee:	e000      	b.n	4016f2 <ov_test_write+0x9e>
	}

	return 0;
  4016f0:	2300      	movs	r3, #0
}
  4016f2:	4618      	mov	r0, r3
  4016f4:	3728      	adds	r7, #40	; 0x28
  4016f6:	46bd      	mov	sp, r7
  4016f8:	bd80      	pop	{r7, pc}
  4016fa:	bf00      	nop
  4016fc:	00401705 	.word	0x00401705
  401700:	00401729 	.word	0x00401729

00401704 <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401704:	b580      	push	{r7, lr}
  401706:	b084      	sub	sp, #16
  401708:	af00      	add	r7, sp, #0
  40170a:	6078      	str	r0, [r7, #4]
  40170c:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  40170e:	6839      	ldr	r1, [r7, #0]
  401710:	6878      	ldr	r0, [r7, #4]
  401712:	4b04      	ldr	r3, [pc, #16]	; (401724 <ov_read_reg+0x20>)
  401714:	4798      	blx	r3
  401716:	60f8      	str	r0, [r7, #12]

	return ul_status;
  401718:	68fb      	ldr	r3, [r7, #12]
}
  40171a:	4618      	mov	r0, r3
  40171c:	3710      	adds	r7, #16
  40171e:	46bd      	mov	sp, r7
  401720:	bd80      	pop	{r7, pc}
  401722:	bf00      	nop
  401724:	00400bc1 	.word	0x00400bc1

00401728 <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401728:	b580      	push	{r7, lr}
  40172a:	b084      	sub	sp, #16
  40172c:	af00      	add	r7, sp, #0
  40172e:	6078      	str	r0, [r7, #4]
  401730:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  401732:	6839      	ldr	r1, [r7, #0]
  401734:	6878      	ldr	r0, [r7, #4]
  401736:	4b04      	ldr	r3, [pc, #16]	; (401748 <ov_write_reg+0x20>)
  401738:	4798      	blx	r3
  40173a:	60f8      	str	r0, [r7, #12]

	return ul_status;
  40173c:	68fb      	ldr	r3, [r7, #12]
}
  40173e:	4618      	mov	r0, r3
  401740:	3710      	adds	r7, #16
  401742:	46bd      	mov	sp, r7
  401744:	bd80      	pop	{r7, pc}
  401746:	bf00      	nop
  401748:	00400ccd 	.word	0x00400ccd

0040174c <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  40174c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  401750:	b08a      	sub	sp, #40	; 0x28
  401752:	af00      	add	r7, sp, #0
  401754:	6078      	str	r0, [r7, #4]
  401756:	6039      	str	r1, [r7, #0]
	uint32_t ul_err;
	uint32_t ul_size = 0;
  401758:	2300      	movs	r3, #0
  40175a:	627b      	str	r3, [r7, #36]	; 0x24
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;
  40175c:	683b      	ldr	r3, [r7, #0]
  40175e:	623b      	str	r3, [r7, #32]

	while (!((p_next->reg == OV_REG_TERM) &&
  401760:	e048      	b.n	4017f4 <ov_write_regs+0xa8>
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
  401762:	6a3b      	ldr	r3, [r7, #32]
  401764:	781b      	ldrb	r3, [r3, #0]
  401766:	2bfe      	cmp	r3, #254	; 0xfe
  401768:	d126      	bne.n	4017b8 <ov_write_regs+0x6c>
			delay_ms(5);
  40176a:	4b29      	ldr	r3, [pc, #164]	; (401810 <ov_write_regs+0xc4>)
  40176c:	4798      	blx	r3
  40176e:	4603      	mov	r3, r0
  401770:	4619      	mov	r1, r3
  401772:	f04f 0200 	mov.w	r2, #0
  401776:	460b      	mov	r3, r1
  401778:	4614      	mov	r4, r2
  40177a:	00a6      	lsls	r6, r4, #2
  40177c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401780:	009d      	lsls	r5, r3, #2
  401782:	462b      	mov	r3, r5
  401784:	4634      	mov	r4, r6
  401786:	185b      	adds	r3, r3, r1
  401788:	eb44 0402 	adc.w	r4, r4, r2
  40178c:	f243 61af 	movw	r1, #13999	; 0x36af
  401790:	f04f 0200 	mov.w	r2, #0
  401794:	eb13 0b01 	adds.w	fp, r3, r1
  401798:	eb44 0c02 	adc.w	ip, r4, r2
  40179c:	4658      	mov	r0, fp
  40179e:	4661      	mov	r1, ip
  4017a0:	4c1c      	ldr	r4, [pc, #112]	; (401814 <ov_write_regs+0xc8>)
  4017a2:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4017a6:	f04f 0300 	mov.w	r3, #0
  4017aa:	47a0      	blx	r4
  4017ac:	4603      	mov	r3, r0
  4017ae:	460c      	mov	r4, r1
  4017b0:	4618      	mov	r0, r3
  4017b2:	4b19      	ldr	r3, [pc, #100]	; (401818 <ov_write_regs+0xcc>)
  4017b4:	4798      	blx	r3
  4017b6:	e01a      	b.n	4017ee <ov_write_regs+0xa2>
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
  4017b8:	6a3b      	ldr	r3, [r7, #32]
  4017ba:	781b      	ldrb	r3, [r3, #0]
  4017bc:	723b      	strb	r3, [r7, #8]
			twi_packet_regs.addr_length = 1;
  4017be:	2301      	movs	r3, #1
  4017c0:	60fb      	str	r3, [r7, #12]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  4017c2:	2330      	movs	r3, #48	; 0x30
  4017c4:	763b      	strb	r3, [r7, #24]
			twi_packet_regs.length = 1;
  4017c6:	2301      	movs	r3, #1
  4017c8:	617b      	str	r3, [r7, #20]
			twi_packet_regs.buffer = &(p_next->val);
  4017ca:	6a3b      	ldr	r3, [r7, #32]
  4017cc:	3301      	adds	r3, #1
  4017ce:	613b      	str	r3, [r7, #16]

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  4017d0:	f107 0308 	add.w	r3, r7, #8
  4017d4:	4619      	mov	r1, r3
  4017d6:	6878      	ldr	r0, [r7, #4]
  4017d8:	4b10      	ldr	r3, [pc, #64]	; (40181c <ov_write_regs+0xd0>)
  4017da:	4798      	blx	r3
  4017dc:	61f8      	str	r0, [r7, #28]
			ul_size++;
  4017de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4017e0:	3301      	adds	r3, #1
  4017e2:	627b      	str	r3, [r7, #36]	; 0x24

			if (ul_err == TWI_BUSY) {
  4017e4:	69fb      	ldr	r3, [r7, #28]
  4017e6:	2b08      	cmp	r3, #8
  4017e8:	d101      	bne.n	4017ee <ov_write_regs+0xa2>
				return ul_err;
  4017ea:	69fb      	ldr	r3, [r7, #28]
  4017ec:	e00b      	b.n	401806 <ov_write_regs+0xba>
			}
		}

		p_next++;
  4017ee:	6a3b      	ldr	r3, [r7, #32]
  4017f0:	3302      	adds	r3, #2
  4017f2:	623b      	str	r3, [r7, #32]
	while (!((p_next->reg == OV_REG_TERM) &&
  4017f4:	6a3b      	ldr	r3, [r7, #32]
  4017f6:	781b      	ldrb	r3, [r3, #0]
  4017f8:	2bff      	cmp	r3, #255	; 0xff
  4017fa:	d1b2      	bne.n	401762 <ov_write_regs+0x16>
			(p_next->val == OV_VAL_TERM))) {
  4017fc:	6a3b      	ldr	r3, [r7, #32]
  4017fe:	785b      	ldrb	r3, [r3, #1]
	while (!((p_next->reg == OV_REG_TERM) &&
  401800:	2bff      	cmp	r3, #255	; 0xff
  401802:	d1ae      	bne.n	401762 <ov_write_regs+0x16>
	}
	return 0;
  401804:	2300      	movs	r3, #0
}
  401806:	4618      	mov	r0, r3
  401808:	3728      	adds	r7, #40	; 0x28
  40180a:	46bd      	mov	sp, r7
  40180c:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  401810:	00401559 	.word	0x00401559
  401814:	00403769 	.word	0x00403769
  401818:	20000001 	.word	0x20000001
  40181c:	00401729 	.word	0x00401729

00401820 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  401820:	b580      	push	{r7, lr}
  401822:	b08a      	sub	sp, #40	; 0x28
  401824:	af00      	add	r7, sp, #0
  401826:	6078      	str	r0, [r7, #4]
	const uint8_t cont_reg_val = 1;
  401828:	2301      	movs	r3, #1
  40182a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	twi_packet_t init_packet = {
  40182e:	f107 030c 	add.w	r3, r7, #12
  401832:	2200      	movs	r2, #0
  401834:	601a      	str	r2, [r3, #0]
  401836:	605a      	str	r2, [r3, #4]
  401838:	609a      	str	r2, [r3, #8]
  40183a:	60da      	str	r2, [r3, #12]
  40183c:	611a      	str	r2, [r3, #16]
  40183e:	23ff      	movs	r3, #255	; 0xff
  401840:	733b      	strb	r3, [r7, #12]
  401842:	2301      	movs	r3, #1
  401844:	613b      	str	r3, [r7, #16]
  401846:	f107 0323 	add.w	r3, r7, #35	; 0x23
  40184a:	617b      	str	r3, [r7, #20]
  40184c:	2301      	movs	r3, #1
  40184e:	61bb      	str	r3, [r7, #24]
  401850:	2330      	movs	r3, #48	; 0x30
  401852:	773b      	strb	r3, [r7, #28]
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  401854:	f107 030c 	add.w	r3, r7, #12
  401858:	4619      	mov	r1, r3
  40185a:	6878      	ldr	r0, [r7, #4]
  40185c:	4b0f      	ldr	r3, [pc, #60]	; (40189c <ov_init+0x7c>)
  40185e:	4798      	blx	r3
	
	uint32_t ul_id = 0;
  401860:	2300      	movs	r3, #0
  401862:	627b      	str	r3, [r7, #36]	; 0x24

	ul_id = ov_id( p_twi );
  401864:	6878      	ldr	r0, [r7, #4]
  401866:	4b0e      	ldr	r3, [pc, #56]	; (4018a0 <ov_init+0x80>)
  401868:	4798      	blx	r3
  40186a:	6278      	str	r0, [r7, #36]	; 0x24

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  40186c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40186e:	0a1b      	lsrs	r3, r3, #8
  401870:	b2db      	uxtb	r3, r3
  401872:	2b26      	cmp	r3, #38	; 0x26
  401874:	d10d      	bne.n	401892 <ov_init+0x72>
		if (ov_manufacturer(p_twi) == 0) {
  401876:	6878      	ldr	r0, [r7, #4]
  401878:	4b0a      	ldr	r3, [pc, #40]	; (4018a4 <ov_init+0x84>)
  40187a:	4798      	blx	r3
  40187c:	4603      	mov	r3, r0
  40187e:	2b00      	cmp	r3, #0
  401880:	d107      	bne.n	401892 <ov_init+0x72>
			if (ov_test_write(p_twi) == 0) {
  401882:	6878      	ldr	r0, [r7, #4]
  401884:	4b08      	ldr	r3, [pc, #32]	; (4018a8 <ov_init+0x88>)
  401886:	4798      	blx	r3
  401888:	4603      	mov	r3, r0
  40188a:	2b00      	cmp	r3, #0
  40188c:	d101      	bne.n	401892 <ov_init+0x72>
				return 0;
  40188e:	2300      	movs	r3, #0
  401890:	e000      	b.n	401894 <ov_init+0x74>
			}
		}
	}

	return 1;
  401892:	2301      	movs	r3, #1
}
  401894:	4618      	mov	r0, r3
  401896:	3728      	adds	r7, #40	; 0x28
  401898:	46bd      	mov	sp, r7
  40189a:	bd80      	pop	{r7, pc}
  40189c:	00401729 	.word	0x00401729
  4018a0:	0040156d 	.word	0x0040156d
  4018a4:	004015dd 	.word	0x004015dd
  4018a8:	00401655 	.word	0x00401655

004018ac <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  4018ac:	b580      	push	{r7, lr}
  4018ae:	b084      	sub	sp, #16
  4018b0:	af00      	add	r7, sp, #0
  4018b2:	6078      	str	r0, [r7, #4]
  4018b4:	460b      	mov	r3, r1
  4018b6:	70fb      	strb	r3, [r7, #3]
	const ov_reg *p_regs_conf = NULL;
  4018b8:	2300      	movs	r3, #0
  4018ba:	60fb      	str	r3, [r7, #12]

	/* Common register initialization */
	switch (format) {
  4018bc:	78fb      	ldrb	r3, [r7, #3]
  4018be:	2b11      	cmp	r3, #17
  4018c0:	d85c      	bhi.n	40197c <ov_configure+0xd0>
  4018c2:	a201      	add	r2, pc, #4	; (adr r2, 4018c8 <ov_configure+0x1c>)
  4018c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4018c8:	00401911 	.word	0x00401911
  4018cc:	00401917 	.word	0x00401917
  4018d0:	0040191d 	.word	0x0040191d
  4018d4:	00401923 	.word	0x00401923
  4018d8:	00401929 	.word	0x00401929
  4018dc:	0040192f 	.word	0x0040192f
  4018e0:	00401935 	.word	0x00401935
  4018e4:	0040193b 	.word	0x0040193b
  4018e8:	00401941 	.word	0x00401941
  4018ec:	00401947 	.word	0x00401947
  4018f0:	0040194d 	.word	0x0040194d
  4018f4:	00401953 	.word	0x00401953
  4018f8:	00401959 	.word	0x00401959
  4018fc:	0040195f 	.word	0x0040195f
  401900:	00401965 	.word	0x00401965
  401904:	0040196b 	.word	0x0040196b
  401908:	00401971 	.word	0x00401971
  40190c:	00401977 	.word	0x00401977
		
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
  401910:	4b22      	ldr	r3, [pc, #136]	; (40199c <ov_configure+0xf0>)
  401912:	60fb      	str	r3, [r7, #12]
		break;
  401914:	e033      	b.n	40197e <ov_configure+0xd2>
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  401916:	4b22      	ldr	r3, [pc, #136]	; (4019a0 <ov_configure+0xf4>)
  401918:	60fb      	str	r3, [r7, #12]
		break;
  40191a:	e030      	b.n	40197e <ov_configure+0xd2>
		
	case JPEG:
		p_regs_conf = OV2640_JPEG;
  40191c:	4b21      	ldr	r3, [pc, #132]	; (4019a4 <ov_configure+0xf8>)
  40191e:	60fb      	str	r3, [r7, #12]
		break;
  401920:	e02d      	b.n	40197e <ov_configure+0xd2>
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  401922:	4b21      	ldr	r3, [pc, #132]	; (4019a8 <ov_configure+0xfc>)
  401924:	60fb      	str	r3, [r7, #12]
		break;
  401926:	e02a      	b.n	40197e <ov_configure+0xd2>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  401928:	4b20      	ldr	r3, [pc, #128]	; (4019ac <ov_configure+0x100>)
  40192a:	60fb      	str	r3, [r7, #12]
		break;
  40192c:	e027      	b.n	40197e <ov_configure+0xd2>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  40192e:	4b20      	ldr	r3, [pc, #128]	; (4019b0 <ov_configure+0x104>)
  401930:	60fb      	str	r3, [r7, #12]
		break;
  401932:	e024      	b.n	40197e <ov_configure+0xd2>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  401934:	4b1f      	ldr	r3, [pc, #124]	; (4019b4 <ov_configure+0x108>)
  401936:	60fb      	str	r3, [r7, #12]
		break;
  401938:	e021      	b.n	40197e <ov_configure+0xd2>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  40193a:	4b1f      	ldr	r3, [pc, #124]	; (4019b8 <ov_configure+0x10c>)
  40193c:	60fb      	str	r3, [r7, #12]
		break;
  40193e:	e01e      	b.n	40197e <ov_configure+0xd2>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  401940:	4b1e      	ldr	r3, [pc, #120]	; (4019bc <ov_configure+0x110>)
  401942:	60fb      	str	r3, [r7, #12]
		break;
  401944:	e01b      	b.n	40197e <ov_configure+0xd2>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  401946:	4b1e      	ldr	r3, [pc, #120]	; (4019c0 <ov_configure+0x114>)
  401948:	60fb      	str	r3, [r7, #12]
		break;
  40194a:	e018      	b.n	40197e <ov_configure+0xd2>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  40194c:	4b1d      	ldr	r3, [pc, #116]	; (4019c4 <ov_configure+0x118>)
  40194e:	60fb      	str	r3, [r7, #12]
		break;
  401950:	e015      	b.n	40197e <ov_configure+0xd2>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  401952:	4b1d      	ldr	r3, [pc, #116]	; (4019c8 <ov_configure+0x11c>)
  401954:	60fb      	str	r3, [r7, #12]
		break;
  401956:	e012      	b.n	40197e <ov_configure+0xd2>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  401958:	4b1c      	ldr	r3, [pc, #112]	; (4019cc <ov_configure+0x120>)
  40195a:	60fb      	str	r3, [r7, #12]
		break;
  40195c:	e00f      	b.n	40197e <ov_configure+0xd2>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  40195e:	4b1c      	ldr	r3, [pc, #112]	; (4019d0 <ov_configure+0x124>)
  401960:	60fb      	str	r3, [r7, #12]
		break;
  401962:	e00c      	b.n	40197e <ov_configure+0xd2>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  401964:	4b1b      	ldr	r3, [pc, #108]	; (4019d4 <ov_configure+0x128>)
  401966:	60fb      	str	r3, [r7, #12]
		break;
  401968:	e009      	b.n	40197e <ov_configure+0xd2>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  40196a:	4b1b      	ldr	r3, [pc, #108]	; (4019d8 <ov_configure+0x12c>)
  40196c:	60fb      	str	r3, [r7, #12]
		break;
  40196e:	e006      	b.n	40197e <ov_configure+0xd2>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  401970:	4b1a      	ldr	r3, [pc, #104]	; (4019dc <ov_configure+0x130>)
  401972:	60fb      	str	r3, [r7, #12]
		break;
  401974:	e003      	b.n	40197e <ov_configure+0xd2>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  401976:	4b1a      	ldr	r3, [pc, #104]	; (4019e0 <ov_configure+0x134>)
  401978:	60fb      	str	r3, [r7, #12]
		break;
  40197a:	e000      	b.n	40197e <ov_configure+0xd2>

	default:
		break;
  40197c:	bf00      	nop
	}

	if (p_regs_conf != NULL) {
  40197e:	68fb      	ldr	r3, [r7, #12]
  401980:	2b00      	cmp	r3, #0
  401982:	d005      	beq.n	401990 <ov_configure+0xe4>
		ov_write_regs( p_twi, p_regs_conf );
  401984:	68f9      	ldr	r1, [r7, #12]
  401986:	6878      	ldr	r0, [r7, #4]
  401988:	4b16      	ldr	r3, [pc, #88]	; (4019e4 <ov_configure+0x138>)
  40198a:	4798      	blx	r3
		return 0;
  40198c:	2300      	movs	r3, #0
  40198e:	e000      	b.n	401992 <ov_configure+0xe6>
	}

	return 1;
  401990:	2301      	movs	r3, #1
}
  401992:	4618      	mov	r0, r3
  401994:	3710      	adds	r7, #16
  401996:	46bd      	mov	sp, r7
  401998:	bd80      	pop	{r7, pc}
  40199a:	bf00      	nop
  40199c:	0040862c 	.word	0x0040862c
  4019a0:	004087ac 	.word	0x004087ac
  4019a4:	004087c0 	.word	0x004087c0
  4019a8:	004087d4 	.word	0x004087d4
  4019ac:	00408824 	.word	0x00408824
  4019b0:	00408878 	.word	0x00408878
  4019b4:	004088cc 	.word	0x004088cc
  4019b8:	0040891c 	.word	0x0040891c
  4019bc:	00408970 	.word	0x00408970
  4019c0:	004089c4 	.word	0x004089c4
  4019c4:	00408ab4 	.word	0x00408ab4
  4019c8:	00408ba4 	.word	0x00408ba4
  4019cc:	00408c94 	.word	0x00408c94
  4019d0:	00408d84 	.word	0x00408d84
  4019d4:	00408e78 	.word	0x00408e78
  4019d8:	00408f6c 	.word	0x00408f6c
  4019dc:	00409060 	.word	0x00409060
  4019e0:	00409154 	.word	0x00409154
  4019e4:	0040174d 	.word	0x0040174d

004019e8 <NVIC_EnableIRQ>:
{
  4019e8:	b480      	push	{r7}
  4019ea:	b083      	sub	sp, #12
  4019ec:	af00      	add	r7, sp, #0
  4019ee:	4603      	mov	r3, r0
  4019f0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019f2:	4908      	ldr	r1, [pc, #32]	; (401a14 <NVIC_EnableIRQ+0x2c>)
  4019f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4019f8:	095b      	lsrs	r3, r3, #5
  4019fa:	79fa      	ldrb	r2, [r7, #7]
  4019fc:	f002 021f 	and.w	r2, r2, #31
  401a00:	2001      	movs	r0, #1
  401a02:	fa00 f202 	lsl.w	r2, r0, r2
  401a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401a0a:	bf00      	nop
  401a0c:	370c      	adds	r7, #12
  401a0e:	46bd      	mov	sp, r7
  401a10:	bc80      	pop	{r7}
  401a12:	4770      	bx	lr
  401a14:	e000e100 	.word	0xe000e100

00401a18 <osc_get_rate>:
{
  401a18:	b480      	push	{r7}
  401a1a:	b083      	sub	sp, #12
  401a1c:	af00      	add	r7, sp, #0
  401a1e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401a20:	687b      	ldr	r3, [r7, #4]
  401a22:	2b07      	cmp	r3, #7
  401a24:	d825      	bhi.n	401a72 <osc_get_rate+0x5a>
  401a26:	a201      	add	r2, pc, #4	; (adr r2, 401a2c <osc_get_rate+0x14>)
  401a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a2c:	00401a4d 	.word	0x00401a4d
  401a30:	00401a53 	.word	0x00401a53
  401a34:	00401a59 	.word	0x00401a59
  401a38:	00401a5f 	.word	0x00401a5f
  401a3c:	00401a63 	.word	0x00401a63
  401a40:	00401a67 	.word	0x00401a67
  401a44:	00401a6b 	.word	0x00401a6b
  401a48:	00401a6f 	.word	0x00401a6f
		return OSC_SLCK_32K_RC_HZ;
  401a4c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401a50:	e010      	b.n	401a74 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401a52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401a56:	e00d      	b.n	401a74 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401a58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401a5c:	e00a      	b.n	401a74 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401a5e:	4b08      	ldr	r3, [pc, #32]	; (401a80 <osc_get_rate+0x68>)
  401a60:	e008      	b.n	401a74 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401a62:	4b08      	ldr	r3, [pc, #32]	; (401a84 <osc_get_rate+0x6c>)
  401a64:	e006      	b.n	401a74 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401a66:	4b08      	ldr	r3, [pc, #32]	; (401a88 <osc_get_rate+0x70>)
  401a68:	e004      	b.n	401a74 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401a6a:	4b07      	ldr	r3, [pc, #28]	; (401a88 <osc_get_rate+0x70>)
  401a6c:	e002      	b.n	401a74 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401a6e:	4b06      	ldr	r3, [pc, #24]	; (401a88 <osc_get_rate+0x70>)
  401a70:	e000      	b.n	401a74 <osc_get_rate+0x5c>
	return 0;
  401a72:	2300      	movs	r3, #0
}
  401a74:	4618      	mov	r0, r3
  401a76:	370c      	adds	r7, #12
  401a78:	46bd      	mov	sp, r7
  401a7a:	bc80      	pop	{r7}
  401a7c:	4770      	bx	lr
  401a7e:	bf00      	nop
  401a80:	003d0900 	.word	0x003d0900
  401a84:	007a1200 	.word	0x007a1200
  401a88:	00b71b00 	.word	0x00b71b00

00401a8c <sysclk_get_main_hz>:
{
  401a8c:	b580      	push	{r7, lr}
  401a8e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401a90:	2006      	movs	r0, #6
  401a92:	4b04      	ldr	r3, [pc, #16]	; (401aa4 <sysclk_get_main_hz+0x18>)
  401a94:	4798      	blx	r3
  401a96:	4602      	mov	r2, r0
  401a98:	4613      	mov	r3, r2
  401a9a:	009b      	lsls	r3, r3, #2
  401a9c:	4413      	add	r3, r2
  401a9e:	009b      	lsls	r3, r3, #2
}
  401aa0:	4618      	mov	r0, r3
  401aa2:	bd80      	pop	{r7, pc}
  401aa4:	00401a19 	.word	0x00401a19

00401aa8 <sysclk_get_cpu_hz>:
{
  401aa8:	b580      	push	{r7, lr}
  401aaa:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401aac:	4b02      	ldr	r3, [pc, #8]	; (401ab8 <sysclk_get_cpu_hz+0x10>)
  401aae:	4798      	blx	r3
  401ab0:	4603      	mov	r3, r0
  401ab2:	085b      	lsrs	r3, r3, #1
}
  401ab4:	4618      	mov	r0, r3
  401ab6:	bd80      	pop	{r7, pc}
  401ab8:	00401a8d 	.word	0x00401a8d

00401abc <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  401abc:	b580      	push	{r7, lr}
  401abe:	b082      	sub	sp, #8
  401ac0:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Read TC0 status. */
	ul_status = tc_get_status(TC0, 0);
  401ac2:	2100      	movs	r1, #0
  401ac4:	4809      	ldr	r0, [pc, #36]	; (401aec <TC0_Handler+0x30>)
  401ac6:	4b0a      	ldr	r3, [pc, #40]	; (401af0 <TC0_Handler+0x34>)
  401ac8:	4798      	blx	r3
  401aca:	6078      	str	r0, [r7, #4]

	/* RC compare. */
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  401acc:	687b      	ldr	r3, [r7, #4]
  401ace:	f003 0310 	and.w	r3, r3, #16
  401ad2:	2b00      	cmp	r3, #0
  401ad4:	d006      	beq.n	401ae4 <TC0_Handler+0x28>
		counts++;
  401ad6:	4b07      	ldr	r3, [pc, #28]	; (401af4 <TC0_Handler+0x38>)
  401ad8:	781b      	ldrb	r3, [r3, #0]
  401ada:	b2db      	uxtb	r3, r3
  401adc:	3301      	adds	r3, #1
  401ade:	b2da      	uxtb	r2, r3
  401ae0:	4b04      	ldr	r3, [pc, #16]	; (401af4 <TC0_Handler+0x38>)
  401ae2:	701a      	strb	r2, [r3, #0]
	}
}
  401ae4:	bf00      	nop
  401ae6:	3708      	adds	r7, #8
  401ae8:	46bd      	mov	sp, r7
  401aea:	bd80      	pop	{r7, pc}
  401aec:	40010000 	.word	0x40010000
  401af0:	00400487 	.word	0x00400487
  401af4:	200089a4 	.word	0x200089a4

00401af8 <configure_tc>:

void configure_tc(void)
{
  401af8:	b590      	push	{r4, r7, lr}
  401afa:	b087      	sub	sp, #28
  401afc:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	/* Get system clock. */
	ul_sysclk = sysclk_get_cpu_hz();
  401afe:	4b16      	ldr	r3, [pc, #88]	; (401b58 <configure_tc+0x60>)
  401b00:	4798      	blx	r3
  401b02:	60f8      	str	r0, [r7, #12]

	/* Configure PMC. */
	pmc_enable_periph_clk(ID_TC0);
  401b04:	2017      	movs	r0, #23
  401b06:	4b15      	ldr	r3, [pc, #84]	; (401b5c <configure_tc+0x64>)
  401b08:	4798      	blx	r3

	/** Configure TC for a 1Hz frequency and trigger on RC compare. */
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401b0a:	1d39      	adds	r1, r7, #4
  401b0c:	f107 0208 	add.w	r2, r7, #8
  401b10:	68fb      	ldr	r3, [r7, #12]
  401b12:	9300      	str	r3, [sp, #0]
  401b14:	460b      	mov	r3, r1
  401b16:	68f9      	ldr	r1, [r7, #12]
  401b18:	2001      	movs	r0, #1
  401b1a:	4c11      	ldr	r4, [pc, #68]	; (401b60 <configure_tc+0x68>)
  401b1c:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  401b1e:	687b      	ldr	r3, [r7, #4]
  401b20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401b24:	461a      	mov	r2, r3
  401b26:	2100      	movs	r1, #0
  401b28:	480e      	ldr	r0, [pc, #56]	; (401b64 <configure_tc+0x6c>)
  401b2a:	4b0f      	ldr	r3, [pc, #60]	; (401b68 <configure_tc+0x70>)
  401b2c:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  401b2e:	68bb      	ldr	r3, [r7, #8]
  401b30:	68fa      	ldr	r2, [r7, #12]
  401b32:	fbb2 f3f3 	udiv	r3, r2, r3
  401b36:	461a      	mov	r2, r3
  401b38:	2100      	movs	r1, #0
  401b3a:	480a      	ldr	r0, [pc, #40]	; (401b64 <configure_tc+0x6c>)
  401b3c:	4b0b      	ldr	r3, [pc, #44]	; (401b6c <configure_tc+0x74>)
  401b3e:	4798      	blx	r3

	/* Configure and enable interrupt on RC compare. */
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  401b40:	2017      	movs	r0, #23
  401b42:	4b0b      	ldr	r3, [pc, #44]	; (401b70 <configure_tc+0x78>)
  401b44:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  401b46:	2210      	movs	r2, #16
  401b48:	2100      	movs	r1, #0
  401b4a:	4806      	ldr	r0, [pc, #24]	; (401b64 <configure_tc+0x6c>)
  401b4c:	4b09      	ldr	r3, [pc, #36]	; (401b74 <configure_tc+0x7c>)
  401b4e:	4798      	blx	r3
  401b50:	bf00      	nop
  401b52:	3714      	adds	r7, #20
  401b54:	46bd      	mov	sp, r7
  401b56:	bd90      	pop	{r4, r7, pc}
  401b58:	00401aa9 	.word	0x00401aa9
  401b5c:	00402d99 	.word	0x00402d99
  401b60:	004004a9 	.word	0x004004a9
  401b64:	40010000 	.word	0x40010000
  401b68:	004003e5 	.word	0x004003e5
  401b6c:	0040043d 	.word	0x0040043d
  401b70:	004019e9 	.word	0x004019e9
  401b74:	00400461 	.word	0x00400461

00401b78 <NVIC_EnableIRQ>:
{
  401b78:	b480      	push	{r7}
  401b7a:	b083      	sub	sp, #12
  401b7c:	af00      	add	r7, sp, #0
  401b7e:	4603      	mov	r3, r0
  401b80:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401b82:	4908      	ldr	r1, [pc, #32]	; (401ba4 <NVIC_EnableIRQ+0x2c>)
  401b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401b88:	095b      	lsrs	r3, r3, #5
  401b8a:	79fa      	ldrb	r2, [r7, #7]
  401b8c:	f002 021f 	and.w	r2, r2, #31
  401b90:	2001      	movs	r0, #1
  401b92:	fa00 f202 	lsl.w	r2, r0, r2
  401b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401b9a:	bf00      	nop
  401b9c:	370c      	adds	r7, #12
  401b9e:	46bd      	mov	sp, r7
  401ba0:	bc80      	pop	{r7}
  401ba2:	4770      	bx	lr
  401ba4:	e000e100 	.word	0xe000e100

00401ba8 <osc_get_rate>:
{
  401ba8:	b480      	push	{r7}
  401baa:	b083      	sub	sp, #12
  401bac:	af00      	add	r7, sp, #0
  401bae:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401bb0:	687b      	ldr	r3, [r7, #4]
  401bb2:	2b07      	cmp	r3, #7
  401bb4:	d825      	bhi.n	401c02 <osc_get_rate+0x5a>
  401bb6:	a201      	add	r2, pc, #4	; (adr r2, 401bbc <osc_get_rate+0x14>)
  401bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401bbc:	00401bdd 	.word	0x00401bdd
  401bc0:	00401be3 	.word	0x00401be3
  401bc4:	00401be9 	.word	0x00401be9
  401bc8:	00401bef 	.word	0x00401bef
  401bcc:	00401bf3 	.word	0x00401bf3
  401bd0:	00401bf7 	.word	0x00401bf7
  401bd4:	00401bfb 	.word	0x00401bfb
  401bd8:	00401bff 	.word	0x00401bff
		return OSC_SLCK_32K_RC_HZ;
  401bdc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401be0:	e010      	b.n	401c04 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401be2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401be6:	e00d      	b.n	401c04 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401be8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401bec:	e00a      	b.n	401c04 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401bee:	4b08      	ldr	r3, [pc, #32]	; (401c10 <osc_get_rate+0x68>)
  401bf0:	e008      	b.n	401c04 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401bf2:	4b08      	ldr	r3, [pc, #32]	; (401c14 <osc_get_rate+0x6c>)
  401bf4:	e006      	b.n	401c04 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401bf6:	4b08      	ldr	r3, [pc, #32]	; (401c18 <osc_get_rate+0x70>)
  401bf8:	e004      	b.n	401c04 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401bfa:	4b07      	ldr	r3, [pc, #28]	; (401c18 <osc_get_rate+0x70>)
  401bfc:	e002      	b.n	401c04 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401bfe:	4b06      	ldr	r3, [pc, #24]	; (401c18 <osc_get_rate+0x70>)
  401c00:	e000      	b.n	401c04 <osc_get_rate+0x5c>
	return 0;
  401c02:	2300      	movs	r3, #0
}
  401c04:	4618      	mov	r0, r3
  401c06:	370c      	adds	r7, #12
  401c08:	46bd      	mov	sp, r7
  401c0a:	bc80      	pop	{r7}
  401c0c:	4770      	bx	lr
  401c0e:	bf00      	nop
  401c10:	003d0900 	.word	0x003d0900
  401c14:	007a1200 	.word	0x007a1200
  401c18:	00b71b00 	.word	0x00b71b00

00401c1c <sysclk_get_main_hz>:
{
  401c1c:	b580      	push	{r7, lr}
  401c1e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401c20:	2006      	movs	r0, #6
  401c22:	4b04      	ldr	r3, [pc, #16]	; (401c34 <sysclk_get_main_hz+0x18>)
  401c24:	4798      	blx	r3
  401c26:	4602      	mov	r2, r0
  401c28:	4613      	mov	r3, r2
  401c2a:	009b      	lsls	r3, r3, #2
  401c2c:	4413      	add	r3, r2
  401c2e:	009b      	lsls	r3, r3, #2
}
  401c30:	4618      	mov	r0, r3
  401c32:	bd80      	pop	{r7, pc}
  401c34:	00401ba9 	.word	0x00401ba9

00401c38 <sysclk_get_cpu_hz>:
{
  401c38:	b580      	push	{r7, lr}
  401c3a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401c3c:	4b02      	ldr	r3, [pc, #8]	; (401c48 <sysclk_get_cpu_hz+0x10>)
  401c3e:	4798      	blx	r3
  401c40:	4603      	mov	r3, r0
  401c42:	085b      	lsrs	r3, r3, #1
}
  401c44:	4618      	mov	r0, r3
  401c46:	bd80      	pop	{r7, pc}
  401c48:	00401c1d 	.word	0x00401c1d

00401c4c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401c4c:	b580      	push	{r7, lr}
  401c4e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401c50:	4b02      	ldr	r3, [pc, #8]	; (401c5c <sysclk_get_peripheral_hz+0x10>)
  401c52:	4798      	blx	r3
  401c54:	4603      	mov	r3, r0
  401c56:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401c58:	4618      	mov	r0, r3
  401c5a:	bd80      	pop	{r7, pc}
  401c5c:	00401c1d 	.word	0x00401c1d

00401c60 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401c60:	b580      	push	{r7, lr}
  401c62:	b082      	sub	sp, #8
  401c64:	af00      	add	r7, sp, #0
  401c66:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401c68:	6878      	ldr	r0, [r7, #4]
  401c6a:	4b03      	ldr	r3, [pc, #12]	; (401c78 <sysclk_enable_peripheral_clock+0x18>)
  401c6c:	4798      	blx	r3
}
  401c6e:	bf00      	nop
  401c70:	3708      	adds	r7, #8
  401c72:	46bd      	mov	sp, r7
  401c74:	bd80      	pop	{r7, pc}
  401c76:	bf00      	nop
  401c78:	00402d99 	.word	0x00402d99

00401c7c <USART0_Handler>:
 * Increment the number of bytes received in the current second and start
 * another transfer if the desired bps has not been met yet.
 *
 */
void handler_usart(void)
{	
  401c7c:	b580      	push	{r7, lr}
  401c7e:	b082      	sub	sp, #8
  401c80:	af00      	add	r7, sp, #0
	uint8_t recieved_char_flag = 0;
  401c82:	2300      	movs	r3, #0
  401c84:	71fb      	strb	r3, [r7, #7]
	uint32_t ul_status;
	
	usart_disable_interrupt(BOARD_USART, US_IER_RXRDY);
  401c86:	2101      	movs	r1, #1
  401c88:	4815      	ldr	r0, [pc, #84]	; (401ce0 <USART0_Handler+0x64>)
  401c8a:	4b16      	ldr	r3, [pc, #88]	; (401ce4 <USART0_Handler+0x68>)
  401c8c:	4798      	blx	r3
	
	/* Read USART status. */
	ul_status = usart_get_status(BOARD_USART);
  401c8e:	4814      	ldr	r0, [pc, #80]	; (401ce0 <USART0_Handler+0x64>)
  401c90:	4b15      	ldr	r3, [pc, #84]	; (401ce8 <USART0_Handler+0x6c>)
  401c92:	4798      	blx	r3
  401c94:	6038      	str	r0, [r7, #0]

	/* Receive buffer is full. */
	recieved_char_flag = usart_read(BOARD_USART, &received_byte_wifi);
  401c96:	4915      	ldr	r1, [pc, #84]	; (401cec <USART0_Handler+0x70>)
  401c98:	4811      	ldr	r0, [pc, #68]	; (401ce0 <USART0_Handler+0x64>)
  401c9a:	4b15      	ldr	r3, [pc, #84]	; (401cf0 <USART0_Handler+0x74>)
  401c9c:	4798      	blx	r3
  401c9e:	4603      	mov	r3, r0
  401ca0:	71fb      	strb	r3, [r7, #7]
	// he doesn't have this line?
	
	if (ul_status & US_CSR_RXRDY) {
  401ca2:	683b      	ldr	r3, [r7, #0]
  401ca4:	f003 0301 	and.w	r3, r3, #1
  401ca8:	2b00      	cmp	r3, #0
  401caa:	d011      	beq.n	401cd0 <USART0_Handler+0x54>
		recieved_char_flag = usart_read(BOARD_USART, &received_byte_wifi);
  401cac:	490f      	ldr	r1, [pc, #60]	; (401cec <USART0_Handler+0x70>)
  401cae:	480c      	ldr	r0, [pc, #48]	; (401ce0 <USART0_Handler+0x64>)
  401cb0:	4b0f      	ldr	r3, [pc, #60]	; (401cf0 <USART0_Handler+0x74>)
  401cb2:	4798      	blx	r3
  401cb4:	4603      	mov	r3, r0
  401cb6:	71fb      	strb	r3, [r7, #7]
		usart_buffer[usart_buffer_index] = (uint8_t) received_byte_wifi;
  401cb8:	4b0e      	ldr	r3, [pc, #56]	; (401cf4 <USART0_Handler+0x78>)
  401cba:	681b      	ldr	r3, [r3, #0]
  401cbc:	4a0b      	ldr	r2, [pc, #44]	; (401cec <USART0_Handler+0x70>)
  401cbe:	6812      	ldr	r2, [r2, #0]
  401cc0:	b2d1      	uxtb	r1, r2
  401cc2:	4a0d      	ldr	r2, [pc, #52]	; (401cf8 <USART0_Handler+0x7c>)
  401cc4:	54d1      	strb	r1, [r2, r3]
		usart_buffer_index++;
  401cc6:	4b0b      	ldr	r3, [pc, #44]	; (401cf4 <USART0_Handler+0x78>)
  401cc8:	681b      	ldr	r3, [r3, #0]
  401cca:	3301      	adds	r3, #1
  401ccc:	4a09      	ldr	r2, [pc, #36]	; (401cf4 <USART0_Handler+0x78>)
  401cce:	6013      	str	r3, [r2, #0]
	}	
	
	usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
  401cd0:	2101      	movs	r1, #1
  401cd2:	4803      	ldr	r0, [pc, #12]	; (401ce0 <USART0_Handler+0x64>)
  401cd4:	4b09      	ldr	r3, [pc, #36]	; (401cfc <USART0_Handler+0x80>)
  401cd6:	4798      	blx	r3
}
  401cd8:	bf00      	nop
  401cda:	3708      	adds	r7, #8
  401cdc:	46bd      	mov	sp, r7
  401cde:	bd80      	pop	{r7, pc}
  401ce0:	40024000 	.word	0x40024000
  401ce4:	00400feb 	.word	0x00400feb
  401ce8:	00401005 	.word	0x00401005
  401cec:	20008768 	.word	0x20008768
  401cf0:	004010c9 	.word	0x004010c9
  401cf4:	20008960 	.word	0x20008960
  401cf8:	2000876c 	.word	0x2000876c
  401cfc:	00400fd1 	.word	0x00400fd1

00401d00 <configure_usart>:

/**
 *  Configure board USART communication with PC or other terminal.
 */
void configure_usart(void)
{
  401d00:	b5b0      	push	{r4, r5, r7, lr}
  401d02:	b086      	sub	sp, #24
  401d04:	af00      	add	r7, sp, #0
	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  401d06:	4b15      	ldr	r3, [pc, #84]	; (401d5c <configure_usart+0x5c>)
  401d08:	463c      	mov	r4, r7
  401d0a:	461d      	mov	r5, r3
  401d0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401d0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401d10:	e895 0003 	ldmia.w	r5, {r0, r1}
  401d14:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  401d18:	4b11      	ldr	r3, [pc, #68]	; (401d60 <configure_usart+0x60>)
  401d1a:	4798      	blx	r3
  401d1c:	4602      	mov	r2, r0
  401d1e:	4b11      	ldr	r3, [pc, #68]	; (401d64 <configure_usart+0x64>)
  401d20:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  401d22:	200e      	movs	r0, #14
  401d24:	4b10      	ldr	r3, [pc, #64]	; (401d68 <configure_usart+0x68>)
  401d26:	4798      	blx	r3

	/* Configure USART. */
	usart_init_hw_handshaking(BOARD_USART, &usart_console_settings, ul_sysclk);
  401d28:	4b0e      	ldr	r3, [pc, #56]	; (401d64 <configure_usart+0x64>)
  401d2a:	681a      	ldr	r2, [r3, #0]
  401d2c:	463b      	mov	r3, r7
  401d2e:	4619      	mov	r1, r3
  401d30:	480e      	ldr	r0, [pc, #56]	; (401d6c <configure_usart+0x6c>)
  401d32:	4b0f      	ldr	r3, [pc, #60]	; (401d70 <configure_usart+0x70>)
  401d34:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
  401d36:	f04f 31ff 	mov.w	r1, #4294967295
  401d3a:	480c      	ldr	r0, [pc, #48]	; (401d6c <configure_usart+0x6c>)
  401d3c:	4b0d      	ldr	r3, [pc, #52]	; (401d74 <configure_usart+0x74>)
  401d3e:	4798      	blx	r3
	
	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART);
  401d40:	480a      	ldr	r0, [pc, #40]	; (401d6c <configure_usart+0x6c>)
  401d42:	4b0d      	ldr	r3, [pc, #52]	; (401d78 <configure_usart+0x78>)
  401d44:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  401d46:	4809      	ldr	r0, [pc, #36]	; (401d6c <configure_usart+0x6c>)
  401d48:	4b0c      	ldr	r3, [pc, #48]	; (401d7c <configure_usart+0x7c>)
  401d4a:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  401d4c:	200e      	movs	r0, #14
  401d4e:	4b0c      	ldr	r3, [pc, #48]	; (401d80 <configure_usart+0x80>)
  401d50:	4798      	blx	r3
	
	//usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
}
  401d52:	bf00      	nop
  401d54:	3718      	adds	r7, #24
  401d56:	46bd      	mov	sp, r7
  401d58:	bdb0      	pop	{r4, r5, r7, pc}
  401d5a:	bf00      	nop
  401d5c:	00409244 	.word	0x00409244
  401d60:	00401c4d 	.word	0x00401c4d
  401d64:	20008968 	.word	0x20008968
  401d68:	00401c61 	.word	0x00401c61
  401d6c:	40024000 	.word	0x40024000
  401d70:	00400f31 	.word	0x00400f31
  401d74:	00400feb 	.word	0x00400feb
  401d78:	00400f71 	.word	0x00400f71
  401d7c:	00400fa1 	.word	0x00400fa1
  401d80:	00401b79 	.word	0x00401b79

00401d84 <handler_command_complete>:

/**
 *  \brief Command response handler for wifi.
 */
void handler_command_complete(uint32_t ul_id, uint32_t ul_mask) {
  401d84:	b480      	push	{r7}
  401d86:	b083      	sub	sp, #12
  401d88:	af00      	add	r7, sp, #0
  401d8a:	6078      	str	r0, [r7, #4]
  401d8c:	6039      	str	r1, [r7, #0]
	//delay_ms(50);
	
	//input_buffer[buffer_index] = 0;
	//data_recieved = 1;
	//buffer_index = 0;
}
  401d8e:	bf00      	nop
  401d90:	370c      	adds	r7, #12
  401d92:	46bd      	mov	sp, r7
  401d94:	bc80      	pop	{r7}
  401d96:	4770      	bx	lr

00401d98 <configure_command_complete>:

/**
 *  \brief Configures communication pin for wifi.
 */
void configure_command_complete(void){
  401d98:	b590      	push	{r4, r7, lr}
  401d9a:	b083      	sub	sp, #12
  401d9c:	af02      	add	r7, sp, #8
	// we set as the wifi command pin
	// we should be able to do this
	
	//configure button from the button project?
	
	pmc_enable_periph_clk(WIFI_COMM_ID); // put these definitions in wifi.h
  401d9e:	200c      	movs	r0, #12
  401da0:	4b0e      	ldr	r3, [pc, #56]	; (401ddc <configure_command_complete+0x44>)
  401da2:	4798      	blx	r3
	// see which pins we used
	// just the rising edge option
	
	pio_set_debounce_filter(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK, 10);
  401da4:	220a      	movs	r2, #10
  401da6:	2101      	movs	r1, #1
  401da8:	480d      	ldr	r0, [pc, #52]	; (401de0 <configure_command_complete+0x48>)
  401daa:	4b0e      	ldr	r3, [pc, #56]	; (401de4 <configure_command_complete+0x4c>)
  401dac:	4798      	blx	r3
	
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_MSK, WIFI_COMM_ATTR, handler_command_complete);
  401dae:	4b0e      	ldr	r3, [pc, #56]	; (401de8 <configure_command_complete+0x50>)
  401db0:	9300      	str	r3, [sp, #0]
  401db2:	2370      	movs	r3, #112	; 0x70
  401db4:	2201      	movs	r2, #1
  401db6:	210c      	movs	r1, #12
  401db8:	4809      	ldr	r0, [pc, #36]	; (401de0 <configure_command_complete+0x48>)
  401dba:	4c0c      	ldr	r4, [pc, #48]	; (401dec <configure_command_complete+0x54>)
  401dbc:	47a0      	blx	r4
	
	NVIC_EnableIRQ((IRQn_Type)WIFI_COMM_ID);
  401dbe:	200c      	movs	r0, #12
  401dc0:	4b0b      	ldr	r3, [pc, #44]	; (401df0 <configure_command_complete+0x58>)
  401dc2:	4798      	blx	r3
	
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK);
  401dc4:	2101      	movs	r1, #1
  401dc6:	4806      	ldr	r0, [pc, #24]	; (401de0 <configure_command_complete+0x48>)
  401dc8:	4b0a      	ldr	r3, [pc, #40]	; (401df4 <configure_command_complete+0x5c>)
  401dca:	4798      	blx	r3
	data_recieved = 0;
  401dcc:	4b0a      	ldr	r3, [pc, #40]	; (401df8 <configure_command_complete+0x60>)
  401dce:	2200      	movs	r2, #0
  401dd0:	601a      	str	r2, [r3, #0]
}
  401dd2:	bf00      	nop
  401dd4:	3704      	adds	r7, #4
  401dd6:	46bd      	mov	sp, r7
  401dd8:	bd90      	pop	{r4, r7, pc}
  401dda:	bf00      	nop
  401ddc:	00402d99 	.word	0x00402d99
  401de0:	400e1000 	.word	0x400e1000
  401de4:	00402633 	.word	0x00402633
  401de8:	00401d85 	.word	0x00401d85
  401dec:	00400919 	.word	0x00400919
  401df0:	00401b79 	.word	0x00401b79
  401df4:	004028c7 	.word	0x004028c7
  401df8:	20008760 	.word	0x20008760

00401dfc <handler_web_setup>:

/**
 *  \brief Handler for setting up wifi.
 */
void handler_web_setup(uint32_t ul_id, uint32_t ul_mask) {
  401dfc:	b480      	push	{r7}
  401dfe:	b083      	sub	sp, #12
  401e00:	af00      	add	r7, sp, #0
  401e02:	6078      	str	r0, [r7, #4]
  401e04:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	wifi_setup_flag = true;
  401e06:	4b04      	ldr	r3, [pc, #16]	; (401e18 <handler_web_setup+0x1c>)
  401e08:	2201      	movs	r2, #1
  401e0a:	601a      	str	r2, [r3, #0]
}
  401e0c:	bf00      	nop
  401e0e:	370c      	adds	r7, #12
  401e10:	46bd      	mov	sp, r7
  401e12:	bc80      	pop	{r7}
  401e14:	4770      	bx	lr
  401e16:	bf00      	nop
  401e18:	20008764 	.word	0x20008764

00401e1c <configure_web_setup>:

/**
 *  \brief Configures wifi setup pin.
 */
void configure_web_setup(void){
  401e1c:	b590      	push	{r4, r7, lr}
  401e1e:	b083      	sub	sp, #12
  401e20:	af02      	add	r7, sp, #8
	
	///* Set direction and pullup on the given button IOPORT */
	//ioport_set_pin_dir(GPIO_WIFI_RESET_PB, IOPORT_DIR_INPUT);
	//ioport_set_pin_mode(GPIO_WIFI_RESET_PB, IOPORT_MODE_PULLUP);
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_SETUP_ID);
  401e22:	200c      	movs	r0, #12
  401e24:	4b0e      	ldr	r3, [pc, #56]	; (401e60 <configure_web_setup+0x44>)
  401e26:	4798      	blx	r3

	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_SETUP_PIO, WIFI_SETUP_MASK, 10);
  401e28:	220a      	movs	r2, #10
  401e2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401e2e:	480d      	ldr	r0, [pc, #52]	; (401e64 <configure_web_setup+0x48>)
  401e30:	4b0d      	ldr	r3, [pc, #52]	; (401e68 <configure_web_setup+0x4c>)
  401e32:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h */
	pio_handler_set(WIFI_SETUP_PIO, WIFI_SETUP_ID, WIFI_SETUP_MASK,
  401e34:	4b0d      	ldr	r3, [pc, #52]	; (401e6c <configure_web_setup+0x50>)
  401e36:	9300      	str	r3, [sp, #0]
  401e38:	2379      	movs	r3, #121	; 0x79
  401e3a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  401e3e:	210c      	movs	r1, #12
  401e40:	4808      	ldr	r0, [pc, #32]	; (401e64 <configure_web_setup+0x48>)
  401e42:	4c0b      	ldr	r4, [pc, #44]	; (401e70 <configure_web_setup+0x54>)
  401e44:	47a0      	blx	r4
			WIFI_SETUP_ATTR, handler_web_setup);
			
	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type) WIFI_SETUP_ID);
  401e46:	200c      	movs	r0, #12
  401e48:	4b0a      	ldr	r3, [pc, #40]	; (401e74 <configure_web_setup+0x58>)
  401e4a:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_SETUP_PIO, WIFI_SETUP_MASK);
  401e4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  401e50:	4804      	ldr	r0, [pc, #16]	; (401e64 <configure_web_setup+0x48>)
  401e52:	4b09      	ldr	r3, [pc, #36]	; (401e78 <configure_web_setup+0x5c>)
  401e54:	4798      	blx	r3
}
  401e56:	bf00      	nop
  401e58:	3704      	adds	r7, #4
  401e5a:	46bd      	mov	sp, r7
  401e5c:	bd90      	pop	{r4, r7, pc}
  401e5e:	bf00      	nop
  401e60:	00402d99 	.word	0x00402d99
  401e64:	400e1000 	.word	0x400e1000
  401e68:	00402633 	.word	0x00402633
  401e6c:	00401dfd 	.word	0x00401dfd
  401e70:	00400919 	.word	0x00400919
  401e74:	00401b79 	.word	0x00401b79
  401e78:	004028c7 	.word	0x004028c7

00401e7c <write_wifi_data_safe>:
	}
	
	//delay_ms(100);
}

uint8_t write_wifi_data_safe(uint16_t* data_pointer, uint8_t handle, char* resp, uint32_t timeout_ms){
  401e7c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
  401e80:	b0a8      	sub	sp, #160	; 0xa0
  401e82:	af00      	add	r7, sp, #0
  401e84:	60f8      	str	r0, [r7, #12]
  401e86:	607a      	str	r2, [r7, #4]
  401e88:	603b      	str	r3, [r7, #0]
  401e8a:	460b      	mov	r3, r1
  401e8c:	72fb      	strb	r3, [r7, #11]
	// returns 2 for a timeout
	// returns 3 for an unexpected stream closure
	// returns 10+stream handle for opening a stream
	
	// first thing: check if we've received any transmission since the last time
	if (usart_buffer_index != 0){
  401e8e:	4b64      	ldr	r3, [pc, #400]	; (402020 <write_wifi_data_safe+0x1a4>)
  401e90:	681b      	ldr	r3, [r3, #0]
  401e92:	2b00      	cmp	r3, #0
  401e94:	d008      	beq.n	401ea8 <write_wifi_data_safe+0x2c>
		// check for different issues
		if(strstr(usart_buffer, "[Closed: ")){
  401e96:	4963      	ldr	r1, [pc, #396]	; (402024 <write_wifi_data_safe+0x1a8>)
  401e98:	4863      	ldr	r0, [pc, #396]	; (402028 <write_wifi_data_safe+0x1ac>)
  401e9a:	4b64      	ldr	r3, [pc, #400]	; (40202c <write_wifi_data_safe+0x1b0>)
  401e9c:	4798      	blx	r3
  401e9e:	4603      	mov	r3, r0
  401ea0:	2b00      	cmp	r3, #0
  401ea2:	d001      	beq.n	401ea8 <write_wifi_data_safe+0x2c>
			return COMMAND_STCLOSE; // return a value indicating closure of the stream
  401ea4:	2303      	movs	r3, #3
  401ea6:	e0b6      	b.n	402016 <write_wifi_data_safe+0x19a>
		}
	}
	
	uint8_t command_finished = 0;
  401ea8:	2300      	movs	r3, #0
  401eaa:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	uint8_t command_failed = 0;
  401eae:	2300      	movs	r3, #0
  401eb0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
	uint8_t parse_error = 0;
  401eb4:	2300      	movs	r3, #0
  401eb6:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
	
	uint32_t ms_counter = 0;
  401eba:	2300      	movs	r3, #0
  401ebc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	// clear buffer
	memset(usart_buffer, 0, BUFFER_SIZE);
  401ec0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  401ec4:	2100      	movs	r1, #0
  401ec6:	4858      	ldr	r0, [pc, #352]	; (402028 <write_wifi_data_safe+0x1ac>)
  401ec8:	4b59      	ldr	r3, [pc, #356]	; (402030 <write_wifi_data_safe+0x1b4>)
  401eca:	4798      	blx	r3
	// set buffer index to 0
	usart_buffer_index = 0;
  401ecc:	4b54      	ldr	r3, [pc, #336]	; (402020 <write_wifi_data_safe+0x1a4>)
  401ece:	2200      	movs	r2, #0
  401ed0:	601a      	str	r2, [r3, #0]
	
	
	uint32_t end_index = (i2s_send_index*2 + PACKET_SIZE*2) % (AUDIO_BUFFER_SIZE*2); // the last uint16 index that will be hit if it sends
  401ed2:	4b58      	ldr	r3, [pc, #352]	; (402034 <write_wifi_data_safe+0x1b8>)
  401ed4:	681b      	ldr	r3, [r3, #0]
  401ed6:	33c8      	adds	r3, #200	; 0xc8
  401ed8:	005b      	lsls	r3, r3, #1
  401eda:	4a57      	ldr	r2, [pc, #348]	; (402038 <write_wifi_data_safe+0x1bc>)
  401edc:	fba2 1203 	umull	r1, r2, r2, r3
  401ee0:	0ad2      	lsrs	r2, r2, #11
  401ee2:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
  401ee6:	fb01 f202 	mul.w	r2, r1, r2
  401eea:	1a9b      	subs	r3, r3, r2
  401eec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	
	if(end_index > (i2s_receive_index*2)) // make sure that the end index isn't in front of the receive index
  401ef0:	4b52      	ldr	r3, [pc, #328]	; (40203c <write_wifi_data_safe+0x1c0>)
  401ef2:	681b      	ldr	r3, [r3, #0]
  401ef4:	005a      	lsls	r2, r3, #1
  401ef6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
  401efa:	429a      	cmp	r2, r3
  401efc:	d201      	bcs.n	401f02 <write_wifi_data_safe+0x86>
		return COMMAND_RETRYIT;
  401efe:	2304      	movs	r3, #4
  401f00:	e089      	b.n	402016 <write_wifi_data_safe+0x19a>
	
	uint8_t curr_data_point;
	
	char* templated_command[30];
	usart_write_line(BOARD_USART,"\r\n");
  401f02:	494f      	ldr	r1, [pc, #316]	; (402040 <write_wifi_data_safe+0x1c4>)
  401f04:	484f      	ldr	r0, [pc, #316]	; (402044 <write_wifi_data_safe+0x1c8>)
  401f06:	4b50      	ldr	r3, [pc, #320]	; (402048 <write_wifi_data_safe+0x1cc>)
  401f08:	4798      	blx	r3
	sprintf(templated_command, "write %d %d\r\n", handle, PACKET_SIZE * 2);
  401f0a:	7afa      	ldrb	r2, [r7, #11]
  401f0c:	f107 0014 	add.w	r0, r7, #20
  401f10:	f44f 73c8 	mov.w	r3, #400	; 0x190
  401f14:	494d      	ldr	r1, [pc, #308]	; (40204c <write_wifi_data_safe+0x1d0>)
  401f16:	4c4e      	ldr	r4, [pc, #312]	; (402050 <write_wifi_data_safe+0x1d4>)
  401f18:	47a0      	blx	r4
	usart_write_line(BOARD_USART, templated_command);
  401f1a:	f107 0314 	add.w	r3, r7, #20
  401f1e:	4619      	mov	r1, r3
  401f20:	4848      	ldr	r0, [pc, #288]	; (402044 <write_wifi_data_safe+0x1c8>)
  401f22:	4b49      	ldr	r3, [pc, #292]	; (402048 <write_wifi_data_safe+0x1cc>)
  401f24:	4798      	blx	r3
	
	//usart_write_line(BOARD_USART, templated_command);
	
	for (int i = i2s_send_index*2; i < i2s_send_index*2 + (PACKET_SIZE*2); i++)
  401f26:	4b43      	ldr	r3, [pc, #268]	; (402034 <write_wifi_data_safe+0x1b8>)
  401f28:	681b      	ldr	r3, [r3, #0]
  401f2a:	005b      	lsls	r3, r3, #1
  401f2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  401f30:	e01c      	b.n	401f6c <write_wifi_data_safe+0xf0>
	{
		curr_data_point = ((uint8_t*) data_pointer)[i % (AUDIO_BUFFER_SIZE*2)];	
  401f32:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  401f36:	4a40      	ldr	r2, [pc, #256]	; (402038 <write_wifi_data_safe+0x1bc>)
  401f38:	fb82 1203 	smull	r1, r2, r2, r3
  401f3c:	12d1      	asrs	r1, r2, #11
  401f3e:	17da      	asrs	r2, r3, #31
  401f40:	1a8a      	subs	r2, r1, r2
  401f42:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
  401f46:	fb01 f202 	mul.w	r2, r1, r2
  401f4a:	1a9a      	subs	r2, r3, r2
  401f4c:	68fb      	ldr	r3, [r7, #12]
  401f4e:	4413      	add	r3, r2
  401f50:	781b      	ldrb	r3, [r3, #0]
  401f52:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		usart_putchar(BOARD_USART, curr_data_point);
  401f56:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
  401f5a:	4619      	mov	r1, r3
  401f5c:	4839      	ldr	r0, [pc, #228]	; (402044 <write_wifi_data_safe+0x1c8>)
  401f5e:	4b3d      	ldr	r3, [pc, #244]	; (402054 <write_wifi_data_safe+0x1d8>)
  401f60:	4798      	blx	r3
	for (int i = i2s_send_index*2; i < i2s_send_index*2 + (PACKET_SIZE*2); i++)
  401f62:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  401f66:	3301      	adds	r3, #1
  401f68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  401f6c:	4b31      	ldr	r3, [pc, #196]	; (402034 <write_wifi_data_safe+0x1b8>)
  401f6e:	681b      	ldr	r3, [r3, #0]
  401f70:	33c8      	adds	r3, #200	; 0xc8
  401f72:	005a      	lsls	r2, r3, #1
  401f74:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  401f78:	429a      	cmp	r2, r3
  401f7a:	d8da      	bhi.n	401f32 <write_wifi_data_safe+0xb6>
	}
	
	
	
	while(1) {			
		if(strstr(usart_buffer, resp)){
  401f7c:	6879      	ldr	r1, [r7, #4]
  401f7e:	482a      	ldr	r0, [pc, #168]	; (402028 <write_wifi_data_safe+0x1ac>)
  401f80:	4b2a      	ldr	r3, [pc, #168]	; (40202c <write_wifi_data_safe+0x1b0>)
  401f82:	4798      	blx	r3
  401f84:	4603      	mov	r3, r0
  401f86:	2b00      	cmp	r3, #0
  401f88:	d010      	beq.n	401fac <write_wifi_data_safe+0x130>
			i2s_send_index = (i2s_send_index + PACKET_SIZE) % AUDIO_BUFFER_SIZE; // recompute send index after loop execution
  401f8a:	4b2a      	ldr	r3, [pc, #168]	; (402034 <write_wifi_data_safe+0x1b8>)
  401f8c:	681b      	ldr	r3, [r3, #0]
  401f8e:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
  401f92:	4b29      	ldr	r3, [pc, #164]	; (402038 <write_wifi_data_safe+0x1bc>)
  401f94:	fba3 1302 	umull	r1, r3, r3, r2
  401f98:	0a9b      	lsrs	r3, r3, #10
  401f9a:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
  401f9e:	fb01 f303 	mul.w	r3, r1, r3
  401fa2:	1ad3      	subs	r3, r2, r3
  401fa4:	4a23      	ldr	r2, [pc, #140]	; (402034 <write_wifi_data_safe+0x1b8>)
  401fa6:	6013      	str	r3, [r2, #0]
			return COMMAND_SUCCESS; // successful response
  401fa8:	2300      	movs	r3, #0
  401faa:	e034      	b.n	402016 <write_wifi_data_safe+0x19a>
			// otherwise, parse for handle
		}
		if(strstr(usart_buffer, "[Closed: ")){
  401fac:	491d      	ldr	r1, [pc, #116]	; (402024 <write_wifi_data_safe+0x1a8>)
  401fae:	481e      	ldr	r0, [pc, #120]	; (402028 <write_wifi_data_safe+0x1ac>)
  401fb0:	4b1e      	ldr	r3, [pc, #120]	; (40202c <write_wifi_data_safe+0x1b0>)
  401fb2:	4798      	blx	r3
  401fb4:	4603      	mov	r3, r0
  401fb6:	2b00      	cmp	r3, #0
  401fb8:	d001      	beq.n	401fbe <write_wifi_data_safe+0x142>
			return COMMAND_STCLOSE; // return a value indicating closure of the stream
  401fba:	2303      	movs	r3, #3
  401fbc:	e02b      	b.n	402016 <write_wifi_data_safe+0x19a>
		}
		if(strstr(usart_buffer, "Command failed")){
  401fbe:	4926      	ldr	r1, [pc, #152]	; (402058 <write_wifi_data_safe+0x1dc>)
  401fc0:	4819      	ldr	r0, [pc, #100]	; (402028 <write_wifi_data_safe+0x1ac>)
  401fc2:	4b1a      	ldr	r3, [pc, #104]	; (40202c <write_wifi_data_safe+0x1b0>)
  401fc4:	4798      	blx	r3
  401fc6:	4603      	mov	r3, r0
  401fc8:	2b00      	cmp	r3, #0
  401fca:	d001      	beq.n	401fd0 <write_wifi_data_safe+0x154>
			return COMMAND_FAILURE; // command failed
  401fcc:	2301      	movs	r3, #1
  401fce:	e022      	b.n	402016 <write_wifi_data_safe+0x19a>
		}
		delay_ms(1);
  401fd0:	4b22      	ldr	r3, [pc, #136]	; (40205c <write_wifi_data_safe+0x1e0>)
  401fd2:	4798      	blx	r3
  401fd4:	4603      	mov	r3, r0
  401fd6:	f04f 0400 	mov.w	r4, #0
  401fda:	f243 61af 	movw	r1, #13999	; 0x36af
  401fde:	f04f 0200 	mov.w	r2, #0
  401fe2:	eb13 0b01 	adds.w	fp, r3, r1
  401fe6:	eb44 0c02 	adc.w	ip, r4, r2
  401fea:	4658      	mov	r0, fp
  401fec:	4661      	mov	r1, ip
  401fee:	4c1c      	ldr	r4, [pc, #112]	; (402060 <write_wifi_data_safe+0x1e4>)
  401ff0:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401ff4:	f04f 0300 	mov.w	r3, #0
  401ff8:	47a0      	blx	r4
  401ffa:	4603      	mov	r3, r0
  401ffc:	460c      	mov	r4, r1
  401ffe:	4618      	mov	r0, r3
  402000:	4b18      	ldr	r3, [pc, #96]	; (402064 <write_wifi_data_safe+0x1e8>)
  402002:	4798      	blx	r3
		if(ms_counter++ > timeout_ms){
  402004:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
  402008:	1c5a      	adds	r2, r3, #1
  40200a:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
  40200e:	683a      	ldr	r2, [r7, #0]
  402010:	4293      	cmp	r3, r2
  402012:	d9b3      	bls.n	401f7c <write_wifi_data_safe+0x100>
			return COMMAND_TIMEOUT;
  402014:	2302      	movs	r3, #2
		}
	}
	
}
  402016:	4618      	mov	r0, r3
  402018:	37a0      	adds	r7, #160	; 0xa0
  40201a:	46bd      	mov	sp, r7
  40201c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
  402020:	20008960 	.word	0x20008960
  402024:	0040925c 	.word	0x0040925c
  402028:	2000876c 	.word	0x2000876c
  40202c:	00403f4d 	.word	0x00403f4d
  402030:	00403ac9 	.word	0x00403ac9
  402034:	20008964 	.word	0x20008964
  402038:	10624dd3 	.word	0x10624dd3
  40203c:	200009d8 	.word	0x200009d8
  402040:	00409268 	.word	0x00409268
  402044:	40024000 	.word	0x40024000
  402048:	00401099 	.word	0x00401099
  40204c:	0040926c 	.word	0x0040926c
  402050:	00403b65 	.word	0x00403b65
  402054:	00401069 	.word	0x00401069
  402058:	0040927c 	.word	0x0040927c
  40205c:	00401c39 	.word	0x00401c39
  402060:	00403769 	.word	0x00403769
  402064:	20000001 	.word	0x20000001

00402068 <write_wifi_command_safe>:

uint8_t write_wifi_command_safe(char* command, char* resp, uint32_t timeout_ms, uint8_t handle_expected){
  402068:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
  40206c:	b08a      	sub	sp, #40	; 0x28
  40206e:	af00      	add	r7, sp, #0
  402070:	60f8      	str	r0, [r7, #12]
  402072:	60b9      	str	r1, [r7, #8]
  402074:	607a      	str	r2, [r7, #4]
  402076:	70fb      	strb	r3, [r7, #3]
	// returns 0 for a successful write
	// returns 1 for a failed write
	// returns 2 for a timeout
	// returns 10+stream handle for opening a stream
	
	uint8_t command_finished = 0;
  402078:	2300      	movs	r3, #0
  40207a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t command_failed = 0;
  40207e:	2300      	movs	r3, #0
  402080:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	uint8_t parse_error = 0;
  402084:	2300      	movs	r3, #0
  402086:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	
	uint32_t ms_counter = 0;
  40208a:	2300      	movs	r3, #0
  40208c:	627b      	str	r3, [r7, #36]	; 0x24
	// clear buffer
	memset(usart_buffer, 0, BUFFER_SIZE);
  40208e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  402092:	2100      	movs	r1, #0
  402094:	4832      	ldr	r0, [pc, #200]	; (402160 <write_wifi_command_safe+0xf8>)
  402096:	4b33      	ldr	r3, [pc, #204]	; (402164 <write_wifi_command_safe+0xfc>)
  402098:	4798      	blx	r3
	// set buffer index to 0
	usart_buffer_index = 0;
  40209a:	4b33      	ldr	r3, [pc, #204]	; (402168 <write_wifi_command_safe+0x100>)
  40209c:	2200      	movs	r2, #0
  40209e:	601a      	str	r2, [r3, #0]
	
	usart_write_line(BOARD_USART,"\r\n");
  4020a0:	4932      	ldr	r1, [pc, #200]	; (40216c <write_wifi_command_safe+0x104>)
  4020a2:	4833      	ldr	r0, [pc, #204]	; (402170 <write_wifi_command_safe+0x108>)
  4020a4:	4b33      	ldr	r3, [pc, #204]	; (402174 <write_wifi_command_safe+0x10c>)
  4020a6:	4798      	blx	r3
	usart_write_line(BOARD_USART, command);
  4020a8:	68f9      	ldr	r1, [r7, #12]
  4020aa:	4831      	ldr	r0, [pc, #196]	; (402170 <write_wifi_command_safe+0x108>)
  4020ac:	4b31      	ldr	r3, [pc, #196]	; (402174 <write_wifi_command_safe+0x10c>)
  4020ae:	4798      	blx	r3
	
	while(1) {			
		if( (strstr(usart_buffer, resp))  && (usart_buffer[usart_buffer_index-1] == 10)){
  4020b0:	68b9      	ldr	r1, [r7, #8]
  4020b2:	482b      	ldr	r0, [pc, #172]	; (402160 <write_wifi_command_safe+0xf8>)
  4020b4:	4b30      	ldr	r3, [pc, #192]	; (402178 <write_wifi_command_safe+0x110>)
  4020b6:	4798      	blx	r3
  4020b8:	4603      	mov	r3, r0
  4020ba:	2b00      	cmp	r3, #0
  4020bc:	d020      	beq.n	402100 <write_wifi_command_safe+0x98>
  4020be:	4b2a      	ldr	r3, [pc, #168]	; (402168 <write_wifi_command_safe+0x100>)
  4020c0:	681b      	ldr	r3, [r3, #0]
  4020c2:	3b01      	subs	r3, #1
  4020c4:	4a26      	ldr	r2, [pc, #152]	; (402160 <write_wifi_command_safe+0xf8>)
  4020c6:	5cd3      	ldrb	r3, [r2, r3]
  4020c8:	b2db      	uxtb	r3, r3
  4020ca:	2b0a      	cmp	r3, #10
  4020cc:	d118      	bne.n	402100 <write_wifi_command_safe+0x98>
			if(!handle_expected) return COMMAND_SUCCESS; // successful response
  4020ce:	78fb      	ldrb	r3, [r7, #3]
  4020d0:	2b00      	cmp	r3, #0
  4020d2:	d101      	bne.n	4020d8 <write_wifi_command_safe+0x70>
  4020d4:	2300      	movs	r3, #0
  4020d6:	e03d      	b.n	402154 <write_wifi_command_safe+0xec>
			// otherwise, parse for handle
			char *opened_pointer = strstr(usart_buffer, resp);
  4020d8:	68b9      	ldr	r1, [r7, #8]
  4020da:	4821      	ldr	r0, [pc, #132]	; (402160 <write_wifi_command_safe+0xf8>)
  4020dc:	4b26      	ldr	r3, [pc, #152]	; (402178 <write_wifi_command_safe+0x110>)
  4020de:	4798      	blx	r3
  4020e0:	61f8      	str	r0, [r7, #28]
			uint32_t buffer_offset = ((uint8_t *) opened_pointer) - usart_buffer;
  4020e2:	69fb      	ldr	r3, [r7, #28]
  4020e4:	4a1e      	ldr	r2, [pc, #120]	; (402160 <write_wifi_command_safe+0xf8>)
  4020e6:	1a9b      	subs	r3, r3, r2
  4020e8:	61bb      	str	r3, [r7, #24]
			uint8_t handle = usart_buffer[buffer_offset+12] - '0';
  4020ea:	69bb      	ldr	r3, [r7, #24]
  4020ec:	330c      	adds	r3, #12
  4020ee:	4a1c      	ldr	r2, [pc, #112]	; (402160 <write_wifi_command_safe+0xf8>)
  4020f0:	5cd3      	ldrb	r3, [r2, r3]
  4020f2:	b2db      	uxtb	r3, r3
  4020f4:	3b30      	subs	r3, #48	; 0x30
  4020f6:	75fb      	strb	r3, [r7, #23]
			return handle+10;
  4020f8:	7dfb      	ldrb	r3, [r7, #23]
  4020fa:	330a      	adds	r3, #10
  4020fc:	b2db      	uxtb	r3, r3
  4020fe:	e029      	b.n	402154 <write_wifi_command_safe+0xec>
		}
		if(strstr(usart_buffer, "Command failed")){
  402100:	491e      	ldr	r1, [pc, #120]	; (40217c <write_wifi_command_safe+0x114>)
  402102:	4817      	ldr	r0, [pc, #92]	; (402160 <write_wifi_command_safe+0xf8>)
  402104:	4b1c      	ldr	r3, [pc, #112]	; (402178 <write_wifi_command_safe+0x110>)
  402106:	4798      	blx	r3
  402108:	4603      	mov	r3, r0
  40210a:	2b00      	cmp	r3, #0
  40210c:	d001      	beq.n	402112 <write_wifi_command_safe+0xaa>
			return COMMAND_FAILURE; // command failed
  40210e:	2301      	movs	r3, #1
  402110:	e020      	b.n	402154 <write_wifi_command_safe+0xec>
		}
		delay_ms(1);
  402112:	4b1b      	ldr	r3, [pc, #108]	; (402180 <write_wifi_command_safe+0x118>)
  402114:	4798      	blx	r3
  402116:	4603      	mov	r3, r0
  402118:	f04f 0400 	mov.w	r4, #0
  40211c:	f243 61af 	movw	r1, #13999	; 0x36af
  402120:	f04f 0200 	mov.w	r2, #0
  402124:	eb13 0b01 	adds.w	fp, r3, r1
  402128:	eb44 0c02 	adc.w	ip, r4, r2
  40212c:	4658      	mov	r0, fp
  40212e:	4661      	mov	r1, ip
  402130:	4c14      	ldr	r4, [pc, #80]	; (402184 <write_wifi_command_safe+0x11c>)
  402132:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402136:	f04f 0300 	mov.w	r3, #0
  40213a:	47a0      	blx	r4
  40213c:	4603      	mov	r3, r0
  40213e:	460c      	mov	r4, r1
  402140:	4618      	mov	r0, r3
  402142:	4b11      	ldr	r3, [pc, #68]	; (402188 <write_wifi_command_safe+0x120>)
  402144:	4798      	blx	r3
		if(ms_counter++ > timeout_ms){
  402146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402148:	1c5a      	adds	r2, r3, #1
  40214a:	627a      	str	r2, [r7, #36]	; 0x24
  40214c:	687a      	ldr	r2, [r7, #4]
  40214e:	4293      	cmp	r3, r2
  402150:	d9ae      	bls.n	4020b0 <write_wifi_command_safe+0x48>
			return COMMAND_TIMEOUT;
  402152:	2302      	movs	r3, #2
	
	// now that the response has been processed, set the buffer index back to 0
	usart_buffer_index = 0;
	
	
}
  402154:	4618      	mov	r0, r3
  402156:	3728      	adds	r7, #40	; 0x28
  402158:	46bd      	mov	sp, r7
  40215a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
  40215e:	bf00      	nop
  402160:	2000876c 	.word	0x2000876c
  402164:	00403ac9 	.word	0x00403ac9
  402168:	20008960 	.word	0x20008960
  40216c:	00409268 	.word	0x00409268
  402170:	40024000 	.word	0x40024000
  402174:	00401099 	.word	0x00401099
  402178:	00403f4d 	.word	0x00403f4d
  40217c:	0040927c 	.word	0x0040927c
  402180:	00401c39 	.word	0x00401c39
  402184:	00403769 	.word	0x00403769
  402188:	20000001 	.word	0x20000001

0040218c <open_websocket>:
		return -1;
	}
	
}

uint8_t open_websocket(uint8_t number_of_attempts) {
  40218c:	b590      	push	{r4, r7, lr}
  40218e:	b085      	sub	sp, #20
  402190:	af00      	add	r7, sp, #0
  402192:	4603      	mov	r3, r0
  402194:	71fb      	strb	r3, [r7, #7]
	// figure out handle
	//write_wifi_command("close all\r\n", 2);
	uint8_t status_code;
	for(int i=0; i<number_of_attempts; i++){
  402196:	2300      	movs	r3, #0
  402198:	60fb      	str	r3, [r7, #12]
  40219a:	e01c      	b.n	4021d6 <open_websocket+0x4a>
	
		uint8_t status_code = write_wifi_command_safe("websocket_client -f bin wss://bigbrothersees.me/source_audio_socket\r\n", "Opened: ", 20000, 1);
  40219c:	2301      	movs	r3, #1
  40219e:	f644 6220 	movw	r2, #20000	; 0x4e20
  4021a2:	4911      	ldr	r1, [pc, #68]	; (4021e8 <open_websocket+0x5c>)
  4021a4:	4811      	ldr	r0, [pc, #68]	; (4021ec <open_websocket+0x60>)
  4021a6:	4c12      	ldr	r4, [pc, #72]	; (4021f0 <open_websocket+0x64>)
  4021a8:	47a0      	blx	r4
  4021aa:	4603      	mov	r3, r0
  4021ac:	72fb      	strb	r3, [r7, #11]
		if (status_code >= 10){
  4021ae:	7afb      	ldrb	r3, [r7, #11]
  4021b0:	2b09      	cmp	r3, #9
  4021b2:	d90d      	bls.n	4021d0 <open_websocket+0x44>
			if (status_code > 18){
  4021b4:	7afb      	ldrb	r3, [r7, #11]
  4021b6:	2b12      	cmp	r3, #18
  4021b8:	d906      	bls.n	4021c8 <open_websocket+0x3c>
				write_wifi_command_safe("close all\r\n","Success",200,0);
  4021ba:	2300      	movs	r3, #0
  4021bc:	22c8      	movs	r2, #200	; 0xc8
  4021be:	490d      	ldr	r1, [pc, #52]	; (4021f4 <open_websocket+0x68>)
  4021c0:	480d      	ldr	r0, [pc, #52]	; (4021f8 <open_websocket+0x6c>)
  4021c2:	4c0b      	ldr	r4, [pc, #44]	; (4021f0 <open_websocket+0x64>)
  4021c4:	47a0      	blx	r4
				continue;
  4021c6:	e003      	b.n	4021d0 <open_websocket+0x44>
			}
			return status_code - 10;
  4021c8:	7afb      	ldrb	r3, [r7, #11]
  4021ca:	3b0a      	subs	r3, #10
  4021cc:	b2db      	uxtb	r3, r3
  4021ce:	e007      	b.n	4021e0 <open_websocket+0x54>
	for(int i=0; i<number_of_attempts; i++){
  4021d0:	68fb      	ldr	r3, [r7, #12]
  4021d2:	3301      	adds	r3, #1
  4021d4:	60fb      	str	r3, [r7, #12]
  4021d6:	79fa      	ldrb	r2, [r7, #7]
  4021d8:	68fb      	ldr	r3, [r7, #12]
  4021da:	429a      	cmp	r2, r3
  4021dc:	dcde      	bgt.n	40219c <open_websocket+0x10>
		}
		
	}
	// should check last thing in input buffer for handle
	return NO_WEBSOCKET_OPEN; // indicate failure
  4021de:	230a      	movs	r3, #10
}
  4021e0:	4618      	mov	r0, r3
  4021e2:	3714      	adds	r7, #20
  4021e4:	46bd      	mov	sp, r7
  4021e6:	bd90      	pop	{r4, r7, pc}
  4021e8:	0040933c 	.word	0x0040933c
  4021ec:	00409348 	.word	0x00409348
  4021f0:	00402069 	.word	0x00402069
  4021f4:	00409390 	.word	0x00409390
  4021f8:	0040928c 	.word	0x0040928c

004021fc <send_data_ws>:

uint8_t send_data_ws(uint16_t* samples_data, uint8_t handle) {
  4021fc:	b590      	push	{r4, r7, lr}
  4021fe:	b085      	sub	sp, #20
  402200:	af00      	add	r7, sp, #0
  402202:	6078      	str	r0, [r7, #4]
  402204:	460b      	mov	r3, r1
  402206:	70fb      	strb	r3, [r7, #3]
	// don't send if there are fewer than PACKET_SIZE samples to send
	uint8_t status_code = write_wifi_data_safe(samples_data, handle, "Success", 500);
  402208:	78f9      	ldrb	r1, [r7, #3]
  40220a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  40220e:	4a05      	ldr	r2, [pc, #20]	; (402224 <send_data_ws+0x28>)
  402210:	6878      	ldr	r0, [r7, #4]
  402212:	4c05      	ldr	r4, [pc, #20]	; (402228 <send_data_ws+0x2c>)
  402214:	47a0      	blx	r4
  402216:	4603      	mov	r3, r0
  402218:	73fb      	strb	r3, [r7, #15]
	return status_code;
  40221a:	7bfb      	ldrb	r3, [r7, #15]
}
  40221c:	4618      	mov	r0, r3
  40221e:	3714      	adds	r7, #20
  402220:	46bd      	mov	sp, r7
  402222:	bd90      	pop	{r4, r7, pc}
  402224:	00409390 	.word	0x00409390
  402228:	00401e7d 	.word	0x00401e7d

0040222c <check_ws_handle>:
	sprintf(templated_command, "fcr batman.txt %d\r\n", num_bytes);
	usart_write_line(BOARD_USART, templated_command);
	usart_write_line(BOARD_USART, message);
}

uint8_t check_ws_handle(uint8_t theoretical_handle){
  40222c:	b590      	push	{r4, r7, lr}
  40222e:	b0ad      	sub	sp, #180	; 0xb4
  402230:	af00      	add	r7, sp, #0
  402232:	4603      	mov	r3, r0
  402234:	71fb      	strb	r3, [r7, #7]
	
	char* templated_response[40];
	sprintf(templated_response, "%d WEBC", theoretical_handle);
  402236:	79fa      	ldrb	r2, [r7, #7]
  402238:	f107 030c 	add.w	r3, r7, #12
  40223c:	490c      	ldr	r1, [pc, #48]	; (402270 <check_ws_handle+0x44>)
  40223e:	4618      	mov	r0, r3
  402240:	4b0c      	ldr	r3, [pc, #48]	; (402274 <check_ws_handle+0x48>)
  402242:	4798      	blx	r3
	
	uint8_t command_response = write_wifi_command_safe("list\r\n", templated_response, 100, 0);
  402244:	f107 010c 	add.w	r1, r7, #12
  402248:	2300      	movs	r3, #0
  40224a:	2264      	movs	r2, #100	; 0x64
  40224c:	480a      	ldr	r0, [pc, #40]	; (402278 <check_ws_handle+0x4c>)
  40224e:	4c0b      	ldr	r4, [pc, #44]	; (40227c <check_ws_handle+0x50>)
  402250:	47a0      	blx	r4
  402252:	4603      	mov	r3, r0
  402254:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
	
	return command_response == COMMAND_SUCCESS ? COMMAND_SUCCESS : COMMAND_FAILURE;
  402258:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
  40225c:	2b00      	cmp	r3, #0
  40225e:	bf14      	ite	ne
  402260:	2301      	movne	r3, #1
  402262:	2300      	moveq	r3, #0
  402264:	b2db      	uxtb	r3, r3
}
  402266:	4618      	mov	r0, r3
  402268:	37b4      	adds	r7, #180	; 0xb4
  40226a:	46bd      	mov	sp, r7
  40226c:	bd90      	pop	{r4, r7, pc}
  40226e:	bf00      	nop
  402270:	004093c0 	.word	0x004093c0
  402274:	00403b65 	.word	0x00403b65
  402278:	004093c8 	.word	0x004093c8
  40227c:	00402069 	.word	0x00402069

00402280 <configure_wifi>:
}

/**
 *  \brief Wrapper function for wifi module configuration.
 */
void configure_wifi(){
  402280:	b580      	push	{r7, lr}
  402282:	af00      	add	r7, sp, #0
	configure_usart();
  402284:	4b05      	ldr	r3, [pc, #20]	; (40229c <configure_wifi+0x1c>)
  402286:	4798      	blx	r3
	configure_command_complete();
  402288:	4b05      	ldr	r3, [pc, #20]	; (4022a0 <configure_wifi+0x20>)
  40228a:	4798      	blx	r3
	configure_web_setup();	
  40228c:	4b05      	ldr	r3, [pc, #20]	; (4022a4 <configure_wifi+0x24>)
  40228e:	4798      	blx	r3
	usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
  402290:	2101      	movs	r1, #1
  402292:	4805      	ldr	r0, [pc, #20]	; (4022a8 <configure_wifi+0x28>)
  402294:	4b05      	ldr	r3, [pc, #20]	; (4022ac <configure_wifi+0x2c>)
  402296:	4798      	blx	r3
}
  402298:	bf00      	nop
  40229a:	bd80      	pop	{r7, pc}
  40229c:	00401d01 	.word	0x00401d01
  4022a0:	00401d99 	.word	0x00401d99
  4022a4:	00401e1d 	.word	0x00401e1d
  4022a8:	40024000 	.word	0x40024000
  4022ac:	00400fd1 	.word	0x00400fd1

004022b0 <osc_enable>:
{
  4022b0:	b580      	push	{r7, lr}
  4022b2:	b082      	sub	sp, #8
  4022b4:	af00      	add	r7, sp, #0
  4022b6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4022b8:	687b      	ldr	r3, [r7, #4]
  4022ba:	2b07      	cmp	r3, #7
  4022bc:	d831      	bhi.n	402322 <osc_enable+0x72>
  4022be:	a201      	add	r2, pc, #4	; (adr r2, 4022c4 <osc_enable+0x14>)
  4022c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4022c4:	00402321 	.word	0x00402321
  4022c8:	004022e5 	.word	0x004022e5
  4022cc:	004022ed 	.word	0x004022ed
  4022d0:	004022f5 	.word	0x004022f5
  4022d4:	004022fd 	.word	0x004022fd
  4022d8:	00402305 	.word	0x00402305
  4022dc:	0040230d 	.word	0x0040230d
  4022e0:	00402317 	.word	0x00402317
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4022e4:	2000      	movs	r0, #0
  4022e6:	4b11      	ldr	r3, [pc, #68]	; (40232c <osc_enable+0x7c>)
  4022e8:	4798      	blx	r3
		break;
  4022ea:	e01a      	b.n	402322 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4022ec:	2001      	movs	r0, #1
  4022ee:	4b0f      	ldr	r3, [pc, #60]	; (40232c <osc_enable+0x7c>)
  4022f0:	4798      	blx	r3
		break;
  4022f2:	e016      	b.n	402322 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4022f4:	2000      	movs	r0, #0
  4022f6:	4b0e      	ldr	r3, [pc, #56]	; (402330 <osc_enable+0x80>)
  4022f8:	4798      	blx	r3
		break;
  4022fa:	e012      	b.n	402322 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4022fc:	2010      	movs	r0, #16
  4022fe:	4b0c      	ldr	r3, [pc, #48]	; (402330 <osc_enable+0x80>)
  402300:	4798      	blx	r3
		break;
  402302:	e00e      	b.n	402322 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  402304:	2020      	movs	r0, #32
  402306:	4b0a      	ldr	r3, [pc, #40]	; (402330 <osc_enable+0x80>)
  402308:	4798      	blx	r3
		break;
  40230a:	e00a      	b.n	402322 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40230c:	213e      	movs	r1, #62	; 0x3e
  40230e:	2000      	movs	r0, #0
  402310:	4b08      	ldr	r3, [pc, #32]	; (402334 <osc_enable+0x84>)
  402312:	4798      	blx	r3
		break;
  402314:	e005      	b.n	402322 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  402316:	213e      	movs	r1, #62	; 0x3e
  402318:	2001      	movs	r0, #1
  40231a:	4b06      	ldr	r3, [pc, #24]	; (402334 <osc_enable+0x84>)
  40231c:	4798      	blx	r3
		break;
  40231e:	e000      	b.n	402322 <osc_enable+0x72>
		break;
  402320:	bf00      	nop
}
  402322:	bf00      	nop
  402324:	3708      	adds	r7, #8
  402326:	46bd      	mov	sp, r7
  402328:	bd80      	pop	{r7, pc}
  40232a:	bf00      	nop
  40232c:	00402b7d 	.word	0x00402b7d
  402330:	00402be9 	.word	0x00402be9
  402334:	00402c59 	.word	0x00402c59

00402338 <osc_is_ready>:
{
  402338:	b580      	push	{r7, lr}
  40233a:	b082      	sub	sp, #8
  40233c:	af00      	add	r7, sp, #0
  40233e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402340:	687b      	ldr	r3, [r7, #4]
  402342:	2b07      	cmp	r3, #7
  402344:	d826      	bhi.n	402394 <osc_is_ready+0x5c>
  402346:	a201      	add	r2, pc, #4	; (adr r2, 40234c <osc_is_ready+0x14>)
  402348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40234c:	0040236d 	.word	0x0040236d
  402350:	00402371 	.word	0x00402371
  402354:	00402371 	.word	0x00402371
  402358:	00402383 	.word	0x00402383
  40235c:	00402383 	.word	0x00402383
  402360:	00402383 	.word	0x00402383
  402364:	00402383 	.word	0x00402383
  402368:	00402383 	.word	0x00402383
		return 1;
  40236c:	2301      	movs	r3, #1
  40236e:	e012      	b.n	402396 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  402370:	4b0b      	ldr	r3, [pc, #44]	; (4023a0 <osc_is_ready+0x68>)
  402372:	4798      	blx	r3
  402374:	4603      	mov	r3, r0
  402376:	2b00      	cmp	r3, #0
  402378:	bf14      	ite	ne
  40237a:	2301      	movne	r3, #1
  40237c:	2300      	moveq	r3, #0
  40237e:	b2db      	uxtb	r3, r3
  402380:	e009      	b.n	402396 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  402382:	4b08      	ldr	r3, [pc, #32]	; (4023a4 <osc_is_ready+0x6c>)
  402384:	4798      	blx	r3
  402386:	4603      	mov	r3, r0
  402388:	2b00      	cmp	r3, #0
  40238a:	bf14      	ite	ne
  40238c:	2301      	movne	r3, #1
  40238e:	2300      	moveq	r3, #0
  402390:	b2db      	uxtb	r3, r3
  402392:	e000      	b.n	402396 <osc_is_ready+0x5e>
	return 0;
  402394:	2300      	movs	r3, #0
}
  402396:	4618      	mov	r0, r3
  402398:	3708      	adds	r7, #8
  40239a:	46bd      	mov	sp, r7
  40239c:	bd80      	pop	{r7, pc}
  40239e:	bf00      	nop
  4023a0:	00402bb5 	.word	0x00402bb5
  4023a4:	00402cd1 	.word	0x00402cd1

004023a8 <osc_get_rate>:
{
  4023a8:	b480      	push	{r7}
  4023aa:	b083      	sub	sp, #12
  4023ac:	af00      	add	r7, sp, #0
  4023ae:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4023b0:	687b      	ldr	r3, [r7, #4]
  4023b2:	2b07      	cmp	r3, #7
  4023b4:	d825      	bhi.n	402402 <osc_get_rate+0x5a>
  4023b6:	a201      	add	r2, pc, #4	; (adr r2, 4023bc <osc_get_rate+0x14>)
  4023b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4023bc:	004023dd 	.word	0x004023dd
  4023c0:	004023e3 	.word	0x004023e3
  4023c4:	004023e9 	.word	0x004023e9
  4023c8:	004023ef 	.word	0x004023ef
  4023cc:	004023f3 	.word	0x004023f3
  4023d0:	004023f7 	.word	0x004023f7
  4023d4:	004023fb 	.word	0x004023fb
  4023d8:	004023ff 	.word	0x004023ff
		return OSC_SLCK_32K_RC_HZ;
  4023dc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4023e0:	e010      	b.n	402404 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4023e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4023e6:	e00d      	b.n	402404 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4023e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4023ec:	e00a      	b.n	402404 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4023ee:	4b08      	ldr	r3, [pc, #32]	; (402410 <osc_get_rate+0x68>)
  4023f0:	e008      	b.n	402404 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4023f2:	4b08      	ldr	r3, [pc, #32]	; (402414 <osc_get_rate+0x6c>)
  4023f4:	e006      	b.n	402404 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4023f6:	4b08      	ldr	r3, [pc, #32]	; (402418 <osc_get_rate+0x70>)
  4023f8:	e004      	b.n	402404 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4023fa:	4b07      	ldr	r3, [pc, #28]	; (402418 <osc_get_rate+0x70>)
  4023fc:	e002      	b.n	402404 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4023fe:	4b06      	ldr	r3, [pc, #24]	; (402418 <osc_get_rate+0x70>)
  402400:	e000      	b.n	402404 <osc_get_rate+0x5c>
	return 0;
  402402:	2300      	movs	r3, #0
}
  402404:	4618      	mov	r0, r3
  402406:	370c      	adds	r7, #12
  402408:	46bd      	mov	sp, r7
  40240a:	bc80      	pop	{r7}
  40240c:	4770      	bx	lr
  40240e:	bf00      	nop
  402410:	003d0900 	.word	0x003d0900
  402414:	007a1200 	.word	0x007a1200
  402418:	00b71b00 	.word	0x00b71b00

0040241c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  40241c:	b580      	push	{r7, lr}
  40241e:	b082      	sub	sp, #8
  402420:	af00      	add	r7, sp, #0
  402422:	4603      	mov	r3, r0
  402424:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  402426:	bf00      	nop
  402428:	79fb      	ldrb	r3, [r7, #7]
  40242a:	4618      	mov	r0, r3
  40242c:	4b05      	ldr	r3, [pc, #20]	; (402444 <osc_wait_ready+0x28>)
  40242e:	4798      	blx	r3
  402430:	4603      	mov	r3, r0
  402432:	f083 0301 	eor.w	r3, r3, #1
  402436:	b2db      	uxtb	r3, r3
  402438:	2b00      	cmp	r3, #0
  40243a:	d1f5      	bne.n	402428 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  40243c:	bf00      	nop
  40243e:	3708      	adds	r7, #8
  402440:	46bd      	mov	sp, r7
  402442:	bd80      	pop	{r7, pc}
  402444:	00402339 	.word	0x00402339

00402448 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  402448:	b580      	push	{r7, lr}
  40244a:	b086      	sub	sp, #24
  40244c:	af00      	add	r7, sp, #0
  40244e:	60f8      	str	r0, [r7, #12]
  402450:	607a      	str	r2, [r7, #4]
  402452:	603b      	str	r3, [r7, #0]
  402454:	460b      	mov	r3, r1
  402456:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  402458:	7afb      	ldrb	r3, [r7, #11]
  40245a:	4618      	mov	r0, r3
  40245c:	4b0d      	ldr	r3, [pc, #52]	; (402494 <pll_config_init+0x4c>)
  40245e:	4798      	blx	r3
  402460:	4602      	mov	r2, r0
  402462:	687b      	ldr	r3, [r7, #4]
  402464:	fbb2 f3f3 	udiv	r3, r2, r3
  402468:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40246a:	697b      	ldr	r3, [r7, #20]
  40246c:	683a      	ldr	r2, [r7, #0]
  40246e:	fb02 f303 	mul.w	r3, r2, r3
  402472:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  402474:	683b      	ldr	r3, [r7, #0]
  402476:	3b01      	subs	r3, #1
  402478:	041a      	lsls	r2, r3, #16
  40247a:	4b07      	ldr	r3, [pc, #28]	; (402498 <pll_config_init+0x50>)
  40247c:	4013      	ands	r3, r2
  40247e:	687a      	ldr	r2, [r7, #4]
  402480:	b2d2      	uxtb	r2, r2
  402482:	4313      	orrs	r3, r2
  402484:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  402488:	68fb      	ldr	r3, [r7, #12]
  40248a:	601a      	str	r2, [r3, #0]
}
  40248c:	bf00      	nop
  40248e:	3718      	adds	r7, #24
  402490:	46bd      	mov	sp, r7
  402492:	bd80      	pop	{r7, pc}
  402494:	004023a9 	.word	0x004023a9
  402498:	07ff0000 	.word	0x07ff0000

0040249c <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  40249c:	b580      	push	{r7, lr}
  40249e:	b082      	sub	sp, #8
  4024a0:	af00      	add	r7, sp, #0
  4024a2:	6078      	str	r0, [r7, #4]
  4024a4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4024a6:	683b      	ldr	r3, [r7, #0]
  4024a8:	2b00      	cmp	r3, #0
  4024aa:	d108      	bne.n	4024be <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4024ac:	4b09      	ldr	r3, [pc, #36]	; (4024d4 <pll_enable+0x38>)
  4024ae:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4024b0:	4a09      	ldr	r2, [pc, #36]	; (4024d8 <pll_enable+0x3c>)
  4024b2:	687b      	ldr	r3, [r7, #4]
  4024b4:	681b      	ldr	r3, [r3, #0]
  4024b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4024ba:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  4024bc:	e005      	b.n	4024ca <pll_enable+0x2e>
		pmc_disable_pllbck();
  4024be:	4b07      	ldr	r3, [pc, #28]	; (4024dc <pll_enable+0x40>)
  4024c0:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4024c2:	4a05      	ldr	r2, [pc, #20]	; (4024d8 <pll_enable+0x3c>)
  4024c4:	687b      	ldr	r3, [r7, #4]
  4024c6:	681b      	ldr	r3, [r3, #0]
  4024c8:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  4024ca:	bf00      	nop
  4024cc:	3708      	adds	r7, #8
  4024ce:	46bd      	mov	sp, r7
  4024d0:	bd80      	pop	{r7, pc}
  4024d2:	bf00      	nop
  4024d4:	00402ce9 	.word	0x00402ce9
  4024d8:	400e0400 	.word	0x400e0400
  4024dc:	00402d69 	.word	0x00402d69

004024e0 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4024e0:	b580      	push	{r7, lr}
  4024e2:	b082      	sub	sp, #8
  4024e4:	af00      	add	r7, sp, #0
  4024e6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4024e8:	687b      	ldr	r3, [r7, #4]
  4024ea:	2b00      	cmp	r3, #0
  4024ec:	d103      	bne.n	4024f6 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4024ee:	4b05      	ldr	r3, [pc, #20]	; (402504 <pll_is_locked+0x24>)
  4024f0:	4798      	blx	r3
  4024f2:	4603      	mov	r3, r0
  4024f4:	e002      	b.n	4024fc <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4024f6:	4b04      	ldr	r3, [pc, #16]	; (402508 <pll_is_locked+0x28>)
  4024f8:	4798      	blx	r3
  4024fa:	4603      	mov	r3, r0
	}
}
  4024fc:	4618      	mov	r0, r3
  4024fe:	3708      	adds	r7, #8
  402500:	46bd      	mov	sp, r7
  402502:	bd80      	pop	{r7, pc}
  402504:	00402d01 	.word	0x00402d01
  402508:	00402d81 	.word	0x00402d81

0040250c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40250c:	b580      	push	{r7, lr}
  40250e:	b082      	sub	sp, #8
  402510:	af00      	add	r7, sp, #0
  402512:	4603      	mov	r3, r0
  402514:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  402516:	79fb      	ldrb	r3, [r7, #7]
  402518:	3b03      	subs	r3, #3
  40251a:	2b04      	cmp	r3, #4
  40251c:	d808      	bhi.n	402530 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40251e:	79fb      	ldrb	r3, [r7, #7]
  402520:	4618      	mov	r0, r3
  402522:	4b06      	ldr	r3, [pc, #24]	; (40253c <pll_enable_source+0x30>)
  402524:	4798      	blx	r3
		osc_wait_ready(e_src);
  402526:	79fb      	ldrb	r3, [r7, #7]
  402528:	4618      	mov	r0, r3
  40252a:	4b05      	ldr	r3, [pc, #20]	; (402540 <pll_enable_source+0x34>)
  40252c:	4798      	blx	r3
		break;
  40252e:	e000      	b.n	402532 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  402530:	bf00      	nop
	}
}
  402532:	bf00      	nop
  402534:	3708      	adds	r7, #8
  402536:	46bd      	mov	sp, r7
  402538:	bd80      	pop	{r7, pc}
  40253a:	bf00      	nop
  40253c:	004022b1 	.word	0x004022b1
  402540:	0040241d 	.word	0x0040241d

00402544 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  402544:	b580      	push	{r7, lr}
  402546:	b082      	sub	sp, #8
  402548:	af00      	add	r7, sp, #0
  40254a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40254c:	bf00      	nop
  40254e:	6878      	ldr	r0, [r7, #4]
  402550:	4b04      	ldr	r3, [pc, #16]	; (402564 <pll_wait_for_lock+0x20>)
  402552:	4798      	blx	r3
  402554:	4603      	mov	r3, r0
  402556:	2b00      	cmp	r3, #0
  402558:	d0f9      	beq.n	40254e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40255a:	2300      	movs	r3, #0
}
  40255c:	4618      	mov	r0, r3
  40255e:	3708      	adds	r7, #8
  402560:	46bd      	mov	sp, r7
  402562:	bd80      	pop	{r7, pc}
  402564:	004024e1 	.word	0x004024e1

00402568 <sysclk_get_main_hz>:
{
  402568:	b580      	push	{r7, lr}
  40256a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40256c:	2006      	movs	r0, #6
  40256e:	4b04      	ldr	r3, [pc, #16]	; (402580 <sysclk_get_main_hz+0x18>)
  402570:	4798      	blx	r3
  402572:	4602      	mov	r2, r0
  402574:	4613      	mov	r3, r2
  402576:	009b      	lsls	r3, r3, #2
  402578:	4413      	add	r3, r2
  40257a:	009b      	lsls	r3, r3, #2
}
  40257c:	4618      	mov	r0, r3
  40257e:	bd80      	pop	{r7, pc}
  402580:	004023a9 	.word	0x004023a9

00402584 <sysclk_get_cpu_hz>:
{
  402584:	b580      	push	{r7, lr}
  402586:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402588:	4b02      	ldr	r3, [pc, #8]	; (402594 <sysclk_get_cpu_hz+0x10>)
  40258a:	4798      	blx	r3
  40258c:	4603      	mov	r3, r0
  40258e:	085b      	lsrs	r3, r3, #1
}
  402590:	4618      	mov	r0, r3
  402592:	bd80      	pop	{r7, pc}
  402594:	00402569 	.word	0x00402569

00402598 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402598:	b590      	push	{r4, r7, lr}
  40259a:	b083      	sub	sp, #12
  40259c:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40259e:	4811      	ldr	r0, [pc, #68]	; (4025e4 <sysclk_init+0x4c>)
  4025a0:	4b11      	ldr	r3, [pc, #68]	; (4025e8 <sysclk_init+0x50>)
  4025a2:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4025a4:	2006      	movs	r0, #6
  4025a6:	4b11      	ldr	r3, [pc, #68]	; (4025ec <sysclk_init+0x54>)
  4025a8:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4025aa:	1d38      	adds	r0, r7, #4
  4025ac:	2314      	movs	r3, #20
  4025ae:	2201      	movs	r2, #1
  4025b0:	2106      	movs	r1, #6
  4025b2:	4c0f      	ldr	r4, [pc, #60]	; (4025f0 <sysclk_init+0x58>)
  4025b4:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4025b6:	1d3b      	adds	r3, r7, #4
  4025b8:	2100      	movs	r1, #0
  4025ba:	4618      	mov	r0, r3
  4025bc:	4b0d      	ldr	r3, [pc, #52]	; (4025f4 <sysclk_init+0x5c>)
  4025be:	4798      	blx	r3
		pll_wait_for_lock(0);
  4025c0:	2000      	movs	r0, #0
  4025c2:	4b0d      	ldr	r3, [pc, #52]	; (4025f8 <sysclk_init+0x60>)
  4025c4:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4025c6:	2010      	movs	r0, #16
  4025c8:	4b0c      	ldr	r3, [pc, #48]	; (4025fc <sysclk_init+0x64>)
  4025ca:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4025cc:	4b0c      	ldr	r3, [pc, #48]	; (402600 <sysclk_init+0x68>)
  4025ce:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4025d0:	4b0c      	ldr	r3, [pc, #48]	; (402604 <sysclk_init+0x6c>)
  4025d2:	4798      	blx	r3
  4025d4:	4603      	mov	r3, r0
  4025d6:	4618      	mov	r0, r3
  4025d8:	4b03      	ldr	r3, [pc, #12]	; (4025e8 <sysclk_init+0x50>)
  4025da:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4025dc:	bf00      	nop
  4025de:	370c      	adds	r7, #12
  4025e0:	46bd      	mov	sp, r7
  4025e2:	bd90      	pop	{r4, r7, pc}
  4025e4:	07270e00 	.word	0x07270e00
  4025e8:	00403419 	.word	0x00403419
  4025ec:	0040250d 	.word	0x0040250d
  4025f0:	00402449 	.word	0x00402449
  4025f4:	0040249d 	.word	0x0040249d
  4025f8:	00402545 	.word	0x00402545
  4025fc:	00402afd 	.word	0x00402afd
  402600:	00403281 	.word	0x00403281
  402604:	00402585 	.word	0x00402585

00402608 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  402608:	b480      	push	{r7}
  40260a:	b085      	sub	sp, #20
  40260c:	af00      	add	r7, sp, #0
  40260e:	60f8      	str	r0, [r7, #12]
  402610:	60b9      	str	r1, [r7, #8]
  402612:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402614:	687b      	ldr	r3, [r7, #4]
  402616:	2b00      	cmp	r3, #0
  402618:	d003      	beq.n	402622 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40261a:	68fb      	ldr	r3, [r7, #12]
  40261c:	68ba      	ldr	r2, [r7, #8]
  40261e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  402620:	e002      	b.n	402628 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  402622:	68fb      	ldr	r3, [r7, #12]
  402624:	68ba      	ldr	r2, [r7, #8]
  402626:	661a      	str	r2, [r3, #96]	; 0x60
}
  402628:	bf00      	nop
  40262a:	3714      	adds	r7, #20
  40262c:	46bd      	mov	sp, r7
  40262e:	bc80      	pop	{r7}
  402630:	4770      	bx	lr

00402632 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  402632:	b480      	push	{r7}
  402634:	b085      	sub	sp, #20
  402636:	af00      	add	r7, sp, #0
  402638:	60f8      	str	r0, [r7, #12]
  40263a:	60b9      	str	r1, [r7, #8]
  40263c:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  40263e:	68fb      	ldr	r3, [r7, #12]
  402640:	68ba      	ldr	r2, [r7, #8]
  402642:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  402646:	687b      	ldr	r3, [r7, #4]
  402648:	005b      	lsls	r3, r3, #1
  40264a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40264e:	fbb2 f3f3 	udiv	r3, r2, r3
  402652:	3b01      	subs	r3, #1
  402654:	f3c3 020d 	ubfx	r2, r3, #0, #14
  402658:	68fb      	ldr	r3, [r7, #12]
  40265a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  40265e:	bf00      	nop
  402660:	3714      	adds	r7, #20
  402662:	46bd      	mov	sp, r7
  402664:	bc80      	pop	{r7}
  402666:	4770      	bx	lr

00402668 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  402668:	b480      	push	{r7}
  40266a:	b087      	sub	sp, #28
  40266c:	af00      	add	r7, sp, #0
  40266e:	60f8      	str	r0, [r7, #12]
  402670:	60b9      	str	r1, [r7, #8]
  402672:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  402674:	68fb      	ldr	r3, [r7, #12]
  402676:	687a      	ldr	r2, [r7, #4]
  402678:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40267a:	68bb      	ldr	r3, [r7, #8]
  40267c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402680:	d04a      	beq.n	402718 <pio_set_peripheral+0xb0>
  402682:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402686:	d808      	bhi.n	40269a <pio_set_peripheral+0x32>
  402688:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40268c:	d016      	beq.n	4026bc <pio_set_peripheral+0x54>
  40268e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402692:	d02c      	beq.n	4026ee <pio_set_peripheral+0x86>
  402694:	2b00      	cmp	r3, #0
  402696:	d069      	beq.n	40276c <pio_set_peripheral+0x104>
  402698:	e064      	b.n	402764 <pio_set_peripheral+0xfc>
  40269a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40269e:	d065      	beq.n	40276c <pio_set_peripheral+0x104>
  4026a0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4026a4:	d803      	bhi.n	4026ae <pio_set_peripheral+0x46>
  4026a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4026aa:	d04a      	beq.n	402742 <pio_set_peripheral+0xda>
  4026ac:	e05a      	b.n	402764 <pio_set_peripheral+0xfc>
  4026ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4026b2:	d05b      	beq.n	40276c <pio_set_peripheral+0x104>
  4026b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4026b8:	d058      	beq.n	40276c <pio_set_peripheral+0x104>
  4026ba:	e053      	b.n	402764 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4026bc:	68fb      	ldr	r3, [r7, #12]
  4026be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4026c0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4026c2:	68fb      	ldr	r3, [r7, #12]
  4026c4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4026c6:	687b      	ldr	r3, [r7, #4]
  4026c8:	43d9      	mvns	r1, r3
  4026ca:	697b      	ldr	r3, [r7, #20]
  4026cc:	400b      	ands	r3, r1
  4026ce:	401a      	ands	r2, r3
  4026d0:	68fb      	ldr	r3, [r7, #12]
  4026d2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4026d4:	68fb      	ldr	r3, [r7, #12]
  4026d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4026d8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4026da:	68fb      	ldr	r3, [r7, #12]
  4026dc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4026de:	687b      	ldr	r3, [r7, #4]
  4026e0:	43d9      	mvns	r1, r3
  4026e2:	697b      	ldr	r3, [r7, #20]
  4026e4:	400b      	ands	r3, r1
  4026e6:	401a      	ands	r2, r3
  4026e8:	68fb      	ldr	r3, [r7, #12]
  4026ea:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4026ec:	e03a      	b.n	402764 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4026ee:	68fb      	ldr	r3, [r7, #12]
  4026f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4026f2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4026f4:	687a      	ldr	r2, [r7, #4]
  4026f6:	697b      	ldr	r3, [r7, #20]
  4026f8:	431a      	orrs	r2, r3
  4026fa:	68fb      	ldr	r3, [r7, #12]
  4026fc:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4026fe:	68fb      	ldr	r3, [r7, #12]
  402700:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402702:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402704:	68fb      	ldr	r3, [r7, #12]
  402706:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402708:	687b      	ldr	r3, [r7, #4]
  40270a:	43d9      	mvns	r1, r3
  40270c:	697b      	ldr	r3, [r7, #20]
  40270e:	400b      	ands	r3, r1
  402710:	401a      	ands	r2, r3
  402712:	68fb      	ldr	r3, [r7, #12]
  402714:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402716:	e025      	b.n	402764 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402718:	68fb      	ldr	r3, [r7, #12]
  40271a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40271c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40271e:	68fb      	ldr	r3, [r7, #12]
  402720:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402722:	687b      	ldr	r3, [r7, #4]
  402724:	43d9      	mvns	r1, r3
  402726:	697b      	ldr	r3, [r7, #20]
  402728:	400b      	ands	r3, r1
  40272a:	401a      	ands	r2, r3
  40272c:	68fb      	ldr	r3, [r7, #12]
  40272e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402730:	68fb      	ldr	r3, [r7, #12]
  402732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402734:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402736:	687a      	ldr	r2, [r7, #4]
  402738:	697b      	ldr	r3, [r7, #20]
  40273a:	431a      	orrs	r2, r3
  40273c:	68fb      	ldr	r3, [r7, #12]
  40273e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402740:	e010      	b.n	402764 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402742:	68fb      	ldr	r3, [r7, #12]
  402744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402746:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402748:	687a      	ldr	r2, [r7, #4]
  40274a:	697b      	ldr	r3, [r7, #20]
  40274c:	431a      	orrs	r2, r3
  40274e:	68fb      	ldr	r3, [r7, #12]
  402750:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402752:	68fb      	ldr	r3, [r7, #12]
  402754:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402756:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402758:	687a      	ldr	r2, [r7, #4]
  40275a:	697b      	ldr	r3, [r7, #20]
  40275c:	431a      	orrs	r2, r3
  40275e:	68fb      	ldr	r3, [r7, #12]
  402760:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402762:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402764:	68fb      	ldr	r3, [r7, #12]
  402766:	687a      	ldr	r2, [r7, #4]
  402768:	605a      	str	r2, [r3, #4]
  40276a:	e000      	b.n	40276e <pio_set_peripheral+0x106>
		return;
  40276c:	bf00      	nop
}
  40276e:	371c      	adds	r7, #28
  402770:	46bd      	mov	sp, r7
  402772:	bc80      	pop	{r7}
  402774:	4770      	bx	lr
	...

00402778 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  402778:	b580      	push	{r7, lr}
  40277a:	b084      	sub	sp, #16
  40277c:	af00      	add	r7, sp, #0
  40277e:	60f8      	str	r0, [r7, #12]
  402780:	60b9      	str	r1, [r7, #8]
  402782:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  402784:	68b9      	ldr	r1, [r7, #8]
  402786:	68f8      	ldr	r0, [r7, #12]
  402788:	4b19      	ldr	r3, [pc, #100]	; (4027f0 <pio_set_input+0x78>)
  40278a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  40278c:	687b      	ldr	r3, [r7, #4]
  40278e:	f003 0301 	and.w	r3, r3, #1
  402792:	461a      	mov	r2, r3
  402794:	68b9      	ldr	r1, [r7, #8]
  402796:	68f8      	ldr	r0, [r7, #12]
  402798:	4b16      	ldr	r3, [pc, #88]	; (4027f4 <pio_set_input+0x7c>)
  40279a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40279c:	687b      	ldr	r3, [r7, #4]
  40279e:	f003 030a 	and.w	r3, r3, #10
  4027a2:	2b00      	cmp	r3, #0
  4027a4:	d003      	beq.n	4027ae <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4027a6:	68fb      	ldr	r3, [r7, #12]
  4027a8:	68ba      	ldr	r2, [r7, #8]
  4027aa:	621a      	str	r2, [r3, #32]
  4027ac:	e002      	b.n	4027b4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4027ae:	68fb      	ldr	r3, [r7, #12]
  4027b0:	68ba      	ldr	r2, [r7, #8]
  4027b2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4027b4:	687b      	ldr	r3, [r7, #4]
  4027b6:	f003 0302 	and.w	r3, r3, #2
  4027ba:	2b00      	cmp	r3, #0
  4027bc:	d004      	beq.n	4027c8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4027be:	68fb      	ldr	r3, [r7, #12]
  4027c0:	68ba      	ldr	r2, [r7, #8]
  4027c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4027c6:	e008      	b.n	4027da <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4027c8:	687b      	ldr	r3, [r7, #4]
  4027ca:	f003 0308 	and.w	r3, r3, #8
  4027ce:	2b00      	cmp	r3, #0
  4027d0:	d003      	beq.n	4027da <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4027d2:	68fb      	ldr	r3, [r7, #12]
  4027d4:	68ba      	ldr	r2, [r7, #8]
  4027d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4027da:	68fb      	ldr	r3, [r7, #12]
  4027dc:	68ba      	ldr	r2, [r7, #8]
  4027de:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4027e0:	68fb      	ldr	r3, [r7, #12]
  4027e2:	68ba      	ldr	r2, [r7, #8]
  4027e4:	601a      	str	r2, [r3, #0]
}
  4027e6:	bf00      	nop
  4027e8:	3710      	adds	r7, #16
  4027ea:	46bd      	mov	sp, r7
  4027ec:	bd80      	pop	{r7, pc}
  4027ee:	bf00      	nop
  4027f0:	004028e1 	.word	0x004028e1
  4027f4:	00402609 	.word	0x00402609

004027f8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4027f8:	b580      	push	{r7, lr}
  4027fa:	b084      	sub	sp, #16
  4027fc:	af00      	add	r7, sp, #0
  4027fe:	60f8      	str	r0, [r7, #12]
  402800:	60b9      	str	r1, [r7, #8]
  402802:	607a      	str	r2, [r7, #4]
  402804:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  402806:	68b9      	ldr	r1, [r7, #8]
  402808:	68f8      	ldr	r0, [r7, #12]
  40280a:	4b12      	ldr	r3, [pc, #72]	; (402854 <pio_set_output+0x5c>)
  40280c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40280e:	69ba      	ldr	r2, [r7, #24]
  402810:	68b9      	ldr	r1, [r7, #8]
  402812:	68f8      	ldr	r0, [r7, #12]
  402814:	4b10      	ldr	r3, [pc, #64]	; (402858 <pio_set_output+0x60>)
  402816:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  402818:	683b      	ldr	r3, [r7, #0]
  40281a:	2b00      	cmp	r3, #0
  40281c:	d003      	beq.n	402826 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40281e:	68fb      	ldr	r3, [r7, #12]
  402820:	68ba      	ldr	r2, [r7, #8]
  402822:	651a      	str	r2, [r3, #80]	; 0x50
  402824:	e002      	b.n	40282c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  402826:	68fb      	ldr	r3, [r7, #12]
  402828:	68ba      	ldr	r2, [r7, #8]
  40282a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40282c:	687b      	ldr	r3, [r7, #4]
  40282e:	2b00      	cmp	r3, #0
  402830:	d003      	beq.n	40283a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  402832:	68fb      	ldr	r3, [r7, #12]
  402834:	68ba      	ldr	r2, [r7, #8]
  402836:	631a      	str	r2, [r3, #48]	; 0x30
  402838:	e002      	b.n	402840 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40283a:	68fb      	ldr	r3, [r7, #12]
  40283c:	68ba      	ldr	r2, [r7, #8]
  40283e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402840:	68fb      	ldr	r3, [r7, #12]
  402842:	68ba      	ldr	r2, [r7, #8]
  402844:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  402846:	68fb      	ldr	r3, [r7, #12]
  402848:	68ba      	ldr	r2, [r7, #8]
  40284a:	601a      	str	r2, [r3, #0]
}
  40284c:	bf00      	nop
  40284e:	3710      	adds	r7, #16
  402850:	46bd      	mov	sp, r7
  402852:	bd80      	pop	{r7, pc}
  402854:	004028e1 	.word	0x004028e1
  402858:	00402609 	.word	0x00402609

0040285c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  40285c:	b480      	push	{r7}
  40285e:	b085      	sub	sp, #20
  402860:	af00      	add	r7, sp, #0
  402862:	60f8      	str	r0, [r7, #12]
  402864:	60b9      	str	r1, [r7, #8]
  402866:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  402868:	687b      	ldr	r3, [r7, #4]
  40286a:	f003 0310 	and.w	r3, r3, #16
  40286e:	2b00      	cmp	r3, #0
  402870:	d020      	beq.n	4028b4 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  402872:	68fb      	ldr	r3, [r7, #12]
  402874:	68ba      	ldr	r2, [r7, #8]
  402876:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40287a:	687b      	ldr	r3, [r7, #4]
  40287c:	f003 0320 	and.w	r3, r3, #32
  402880:	2b00      	cmp	r3, #0
  402882:	d004      	beq.n	40288e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402884:	68fb      	ldr	r3, [r7, #12]
  402886:	68ba      	ldr	r2, [r7, #8]
  402888:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40288c:	e003      	b.n	402896 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40288e:	68fb      	ldr	r3, [r7, #12]
  402890:	68ba      	ldr	r2, [r7, #8]
  402892:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  402896:	687b      	ldr	r3, [r7, #4]
  402898:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40289c:	2b00      	cmp	r3, #0
  40289e:	d004      	beq.n	4028aa <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4028a0:	68fb      	ldr	r3, [r7, #12]
  4028a2:	68ba      	ldr	r2, [r7, #8]
  4028a4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4028a8:	e008      	b.n	4028bc <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4028aa:	68fb      	ldr	r3, [r7, #12]
  4028ac:	68ba      	ldr	r2, [r7, #8]
  4028ae:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4028b2:	e003      	b.n	4028bc <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4028b4:	68fb      	ldr	r3, [r7, #12]
  4028b6:	68ba      	ldr	r2, [r7, #8]
  4028b8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4028bc:	bf00      	nop
  4028be:	3714      	adds	r7, #20
  4028c0:	46bd      	mov	sp, r7
  4028c2:	bc80      	pop	{r7}
  4028c4:	4770      	bx	lr

004028c6 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4028c6:	b480      	push	{r7}
  4028c8:	b083      	sub	sp, #12
  4028ca:	af00      	add	r7, sp, #0
  4028cc:	6078      	str	r0, [r7, #4]
  4028ce:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4028d0:	687b      	ldr	r3, [r7, #4]
  4028d2:	683a      	ldr	r2, [r7, #0]
  4028d4:	641a      	str	r2, [r3, #64]	; 0x40
}
  4028d6:	bf00      	nop
  4028d8:	370c      	adds	r7, #12
  4028da:	46bd      	mov	sp, r7
  4028dc:	bc80      	pop	{r7}
  4028de:	4770      	bx	lr

004028e0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4028e0:	b480      	push	{r7}
  4028e2:	b083      	sub	sp, #12
  4028e4:	af00      	add	r7, sp, #0
  4028e6:	6078      	str	r0, [r7, #4]
  4028e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4028ea:	687b      	ldr	r3, [r7, #4]
  4028ec:	683a      	ldr	r2, [r7, #0]
  4028ee:	645a      	str	r2, [r3, #68]	; 0x44
}
  4028f0:	bf00      	nop
  4028f2:	370c      	adds	r7, #12
  4028f4:	46bd      	mov	sp, r7
  4028f6:	bc80      	pop	{r7}
  4028f8:	4770      	bx	lr

004028fa <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4028fa:	b480      	push	{r7}
  4028fc:	b083      	sub	sp, #12
  4028fe:	af00      	add	r7, sp, #0
  402900:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402902:	687b      	ldr	r3, [r7, #4]
  402904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  402906:	4618      	mov	r0, r3
  402908:	370c      	adds	r7, #12
  40290a:	46bd      	mov	sp, r7
  40290c:	bc80      	pop	{r7}
  40290e:	4770      	bx	lr

00402910 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402910:	b480      	push	{r7}
  402912:	b083      	sub	sp, #12
  402914:	af00      	add	r7, sp, #0
  402916:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402918:	687b      	ldr	r3, [r7, #4]
  40291a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40291c:	4618      	mov	r0, r3
  40291e:	370c      	adds	r7, #12
  402920:	46bd      	mov	sp, r7
  402922:	bc80      	pop	{r7}
  402924:	4770      	bx	lr
	...

00402928 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  402928:	b590      	push	{r4, r7, lr}
  40292a:	b087      	sub	sp, #28
  40292c:	af02      	add	r7, sp, #8
  40292e:	6078      	str	r0, [r7, #4]
  402930:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402932:	6878      	ldr	r0, [r7, #4]
  402934:	4b63      	ldr	r3, [pc, #396]	; (402ac4 <pio_configure_pin+0x19c>)
  402936:	4798      	blx	r3
  402938:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40293a:	683b      	ldr	r3, [r7, #0]
  40293c:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  402940:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402944:	d067      	beq.n	402a16 <pio_configure_pin+0xee>
  402946:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40294a:	d809      	bhi.n	402960 <pio_configure_pin+0x38>
  40294c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402950:	d02b      	beq.n	4029aa <pio_configure_pin+0x82>
  402952:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402956:	d043      	beq.n	4029e0 <pio_configure_pin+0xb8>
  402958:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40295c:	d00a      	beq.n	402974 <pio_configure_pin+0x4c>
  40295e:	e0a9      	b.n	402ab4 <pio_configure_pin+0x18c>
  402960:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402964:	d07e      	beq.n	402a64 <pio_configure_pin+0x13c>
  402966:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40296a:	d07b      	beq.n	402a64 <pio_configure_pin+0x13c>
  40296c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402970:	d06c      	beq.n	402a4c <pio_configure_pin+0x124>
  402972:	e09f      	b.n	402ab4 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  402974:	687b      	ldr	r3, [r7, #4]
  402976:	f003 031f 	and.w	r3, r3, #31
  40297a:	2201      	movs	r2, #1
  40297c:	fa02 f303 	lsl.w	r3, r2, r3
  402980:	461a      	mov	r2, r3
  402982:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402986:	68f8      	ldr	r0, [r7, #12]
  402988:	4b4f      	ldr	r3, [pc, #316]	; (402ac8 <pio_configure_pin+0x1a0>)
  40298a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40298c:	687b      	ldr	r3, [r7, #4]
  40298e:	f003 031f 	and.w	r3, r3, #31
  402992:	2201      	movs	r2, #1
  402994:	fa02 f303 	lsl.w	r3, r2, r3
  402998:	4619      	mov	r1, r3
  40299a:	683b      	ldr	r3, [r7, #0]
  40299c:	f003 0301 	and.w	r3, r3, #1
  4029a0:	461a      	mov	r2, r3
  4029a2:	68f8      	ldr	r0, [r7, #12]
  4029a4:	4b49      	ldr	r3, [pc, #292]	; (402acc <pio_configure_pin+0x1a4>)
  4029a6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4029a8:	e086      	b.n	402ab8 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4029aa:	687b      	ldr	r3, [r7, #4]
  4029ac:	f003 031f 	and.w	r3, r3, #31
  4029b0:	2201      	movs	r2, #1
  4029b2:	fa02 f303 	lsl.w	r3, r2, r3
  4029b6:	461a      	mov	r2, r3
  4029b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4029bc:	68f8      	ldr	r0, [r7, #12]
  4029be:	4b42      	ldr	r3, [pc, #264]	; (402ac8 <pio_configure_pin+0x1a0>)
  4029c0:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4029c2:	687b      	ldr	r3, [r7, #4]
  4029c4:	f003 031f 	and.w	r3, r3, #31
  4029c8:	2201      	movs	r2, #1
  4029ca:	fa02 f303 	lsl.w	r3, r2, r3
  4029ce:	4619      	mov	r1, r3
  4029d0:	683b      	ldr	r3, [r7, #0]
  4029d2:	f003 0301 	and.w	r3, r3, #1
  4029d6:	461a      	mov	r2, r3
  4029d8:	68f8      	ldr	r0, [r7, #12]
  4029da:	4b3c      	ldr	r3, [pc, #240]	; (402acc <pio_configure_pin+0x1a4>)
  4029dc:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4029de:	e06b      	b.n	402ab8 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4029e0:	687b      	ldr	r3, [r7, #4]
  4029e2:	f003 031f 	and.w	r3, r3, #31
  4029e6:	2201      	movs	r2, #1
  4029e8:	fa02 f303 	lsl.w	r3, r2, r3
  4029ec:	461a      	mov	r2, r3
  4029ee:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4029f2:	68f8      	ldr	r0, [r7, #12]
  4029f4:	4b34      	ldr	r3, [pc, #208]	; (402ac8 <pio_configure_pin+0x1a0>)
  4029f6:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4029f8:	687b      	ldr	r3, [r7, #4]
  4029fa:	f003 031f 	and.w	r3, r3, #31
  4029fe:	2201      	movs	r2, #1
  402a00:	fa02 f303 	lsl.w	r3, r2, r3
  402a04:	4619      	mov	r1, r3
  402a06:	683b      	ldr	r3, [r7, #0]
  402a08:	f003 0301 	and.w	r3, r3, #1
  402a0c:	461a      	mov	r2, r3
  402a0e:	68f8      	ldr	r0, [r7, #12]
  402a10:	4b2e      	ldr	r3, [pc, #184]	; (402acc <pio_configure_pin+0x1a4>)
  402a12:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  402a14:	e050      	b.n	402ab8 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  402a16:	687b      	ldr	r3, [r7, #4]
  402a18:	f003 031f 	and.w	r3, r3, #31
  402a1c:	2201      	movs	r2, #1
  402a1e:	fa02 f303 	lsl.w	r3, r2, r3
  402a22:	461a      	mov	r2, r3
  402a24:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402a28:	68f8      	ldr	r0, [r7, #12]
  402a2a:	4b27      	ldr	r3, [pc, #156]	; (402ac8 <pio_configure_pin+0x1a0>)
  402a2c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  402a2e:	687b      	ldr	r3, [r7, #4]
  402a30:	f003 031f 	and.w	r3, r3, #31
  402a34:	2201      	movs	r2, #1
  402a36:	fa02 f303 	lsl.w	r3, r2, r3
  402a3a:	4619      	mov	r1, r3
  402a3c:	683b      	ldr	r3, [r7, #0]
  402a3e:	f003 0301 	and.w	r3, r3, #1
  402a42:	461a      	mov	r2, r3
  402a44:	68f8      	ldr	r0, [r7, #12]
  402a46:	4b21      	ldr	r3, [pc, #132]	; (402acc <pio_configure_pin+0x1a4>)
  402a48:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  402a4a:	e035      	b.n	402ab8 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  402a4c:	687b      	ldr	r3, [r7, #4]
  402a4e:	f003 031f 	and.w	r3, r3, #31
  402a52:	2201      	movs	r2, #1
  402a54:	fa02 f303 	lsl.w	r3, r2, r3
  402a58:	683a      	ldr	r2, [r7, #0]
  402a5a:	4619      	mov	r1, r3
  402a5c:	68f8      	ldr	r0, [r7, #12]
  402a5e:	4b1c      	ldr	r3, [pc, #112]	; (402ad0 <pio_configure_pin+0x1a8>)
  402a60:	4798      	blx	r3
		break;
  402a62:	e029      	b.n	402ab8 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  402a64:	687b      	ldr	r3, [r7, #4]
  402a66:	f003 031f 	and.w	r3, r3, #31
  402a6a:	2201      	movs	r2, #1
  402a6c:	fa02 f303 	lsl.w	r3, r2, r3
  402a70:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  402a72:	683b      	ldr	r3, [r7, #0]
  402a74:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  402a78:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402a7c:	bf0c      	ite	eq
  402a7e:	2301      	moveq	r3, #1
  402a80:	2300      	movne	r3, #0
  402a82:	b2db      	uxtb	r3, r3
  402a84:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  402a86:	683b      	ldr	r3, [r7, #0]
  402a88:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  402a8c:	2b00      	cmp	r3, #0
  402a8e:	bf14      	ite	ne
  402a90:	2301      	movne	r3, #1
  402a92:	2300      	moveq	r3, #0
  402a94:	b2db      	uxtb	r3, r3
  402a96:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  402a98:	683b      	ldr	r3, [r7, #0]
  402a9a:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  402a9e:	2b00      	cmp	r3, #0
  402aa0:	bf14      	ite	ne
  402aa2:	2301      	movne	r3, #1
  402aa4:	2300      	moveq	r3, #0
  402aa6:	b2db      	uxtb	r3, r3
  402aa8:	9300      	str	r3, [sp, #0]
  402aaa:	4603      	mov	r3, r0
  402aac:	68f8      	ldr	r0, [r7, #12]
  402aae:	4c09      	ldr	r4, [pc, #36]	; (402ad4 <pio_configure_pin+0x1ac>)
  402ab0:	47a0      	blx	r4
		break;
  402ab2:	e001      	b.n	402ab8 <pio_configure_pin+0x190>

	default:
		return 0;
  402ab4:	2300      	movs	r3, #0
  402ab6:	e000      	b.n	402aba <pio_configure_pin+0x192>
	}

	return 1;
  402ab8:	2301      	movs	r3, #1
}
  402aba:	4618      	mov	r0, r3
  402abc:	3714      	adds	r7, #20
  402abe:	46bd      	mov	sp, r7
  402ac0:	bd90      	pop	{r4, r7, pc}
  402ac2:	bf00      	nop
  402ac4:	00402ad9 	.word	0x00402ad9
  402ac8:	00402669 	.word	0x00402669
  402acc:	00402609 	.word	0x00402609
  402ad0:	00402779 	.word	0x00402779
  402ad4:	004027f9 	.word	0x004027f9

00402ad8 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  402ad8:	b480      	push	{r7}
  402ada:	b085      	sub	sp, #20
  402adc:	af00      	add	r7, sp, #0
  402ade:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  402ae0:	687b      	ldr	r3, [r7, #4]
  402ae2:	095b      	lsrs	r3, r3, #5
  402ae4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402ae8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402aec:	025b      	lsls	r3, r3, #9
  402aee:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  402af0:	68fb      	ldr	r3, [r7, #12]
}
  402af2:	4618      	mov	r0, r3
  402af4:	3714      	adds	r7, #20
  402af6:	46bd      	mov	sp, r7
  402af8:	bc80      	pop	{r7}
  402afa:	4770      	bx	lr

00402afc <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402afc:	b480      	push	{r7}
  402afe:	b085      	sub	sp, #20
  402b00:	af00      	add	r7, sp, #0
  402b02:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402b04:	491c      	ldr	r1, [pc, #112]	; (402b78 <pmc_switch_mck_to_pllack+0x7c>)
  402b06:	4b1c      	ldr	r3, [pc, #112]	; (402b78 <pmc_switch_mck_to_pllack+0x7c>)
  402b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b0a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402b0e:	687b      	ldr	r3, [r7, #4]
  402b10:	4313      	orrs	r3, r2
  402b12:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402b14:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402b18:	60fb      	str	r3, [r7, #12]
  402b1a:	e007      	b.n	402b2c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402b1c:	68fb      	ldr	r3, [r7, #12]
  402b1e:	2b00      	cmp	r3, #0
  402b20:	d101      	bne.n	402b26 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  402b22:	2301      	movs	r3, #1
  402b24:	e023      	b.n	402b6e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402b26:	68fb      	ldr	r3, [r7, #12]
  402b28:	3b01      	subs	r3, #1
  402b2a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402b2c:	4b12      	ldr	r3, [pc, #72]	; (402b78 <pmc_switch_mck_to_pllack+0x7c>)
  402b2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b30:	f003 0308 	and.w	r3, r3, #8
  402b34:	2b00      	cmp	r3, #0
  402b36:	d0f1      	beq.n	402b1c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402b38:	4a0f      	ldr	r2, [pc, #60]	; (402b78 <pmc_switch_mck_to_pllack+0x7c>)
  402b3a:	4b0f      	ldr	r3, [pc, #60]	; (402b78 <pmc_switch_mck_to_pllack+0x7c>)
  402b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b3e:	f023 0303 	bic.w	r3, r3, #3
  402b42:	f043 0302 	orr.w	r3, r3, #2
  402b46:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402b48:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402b4c:	60fb      	str	r3, [r7, #12]
  402b4e:	e007      	b.n	402b60 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402b50:	68fb      	ldr	r3, [r7, #12]
  402b52:	2b00      	cmp	r3, #0
  402b54:	d101      	bne.n	402b5a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  402b56:	2301      	movs	r3, #1
  402b58:	e009      	b.n	402b6e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402b5a:	68fb      	ldr	r3, [r7, #12]
  402b5c:	3b01      	subs	r3, #1
  402b5e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402b60:	4b05      	ldr	r3, [pc, #20]	; (402b78 <pmc_switch_mck_to_pllack+0x7c>)
  402b62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b64:	f003 0308 	and.w	r3, r3, #8
  402b68:	2b00      	cmp	r3, #0
  402b6a:	d0f1      	beq.n	402b50 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402b6c:	2300      	movs	r3, #0
}
  402b6e:	4618      	mov	r0, r3
  402b70:	3714      	adds	r7, #20
  402b72:	46bd      	mov	sp, r7
  402b74:	bc80      	pop	{r7}
  402b76:	4770      	bx	lr
  402b78:	400e0400 	.word	0x400e0400

00402b7c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402b7c:	b480      	push	{r7}
  402b7e:	b083      	sub	sp, #12
  402b80:	af00      	add	r7, sp, #0
  402b82:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402b84:	687b      	ldr	r3, [r7, #4]
  402b86:	2b01      	cmp	r3, #1
  402b88:	d107      	bne.n	402b9a <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  402b8a:	4a08      	ldr	r2, [pc, #32]	; (402bac <pmc_switch_sclk_to_32kxtal+0x30>)
  402b8c:	4b07      	ldr	r3, [pc, #28]	; (402bac <pmc_switch_sclk_to_32kxtal+0x30>)
  402b8e:	689b      	ldr	r3, [r3, #8]
  402b90:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  402b94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402b98:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  402b9a:	4b04      	ldr	r3, [pc, #16]	; (402bac <pmc_switch_sclk_to_32kxtal+0x30>)
  402b9c:	4a04      	ldr	r2, [pc, #16]	; (402bb0 <pmc_switch_sclk_to_32kxtal+0x34>)
  402b9e:	601a      	str	r2, [r3, #0]
}
  402ba0:	bf00      	nop
  402ba2:	370c      	adds	r7, #12
  402ba4:	46bd      	mov	sp, r7
  402ba6:	bc80      	pop	{r7}
  402ba8:	4770      	bx	lr
  402baa:	bf00      	nop
  402bac:	400e1410 	.word	0x400e1410
  402bb0:	a5000008 	.word	0xa5000008

00402bb4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402bb4:	b480      	push	{r7}
  402bb6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402bb8:	4b09      	ldr	r3, [pc, #36]	; (402be0 <pmc_osc_is_ready_32kxtal+0x2c>)
  402bba:	695b      	ldr	r3, [r3, #20]
  402bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402bc0:	2b00      	cmp	r3, #0
  402bc2:	d007      	beq.n	402bd4 <pmc_osc_is_ready_32kxtal+0x20>
  402bc4:	4b07      	ldr	r3, [pc, #28]	; (402be4 <pmc_osc_is_ready_32kxtal+0x30>)
  402bc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402bcc:	2b00      	cmp	r3, #0
  402bce:	d001      	beq.n	402bd4 <pmc_osc_is_ready_32kxtal+0x20>
  402bd0:	2301      	movs	r3, #1
  402bd2:	e000      	b.n	402bd6 <pmc_osc_is_ready_32kxtal+0x22>
  402bd4:	2300      	movs	r3, #0
}
  402bd6:	4618      	mov	r0, r3
  402bd8:	46bd      	mov	sp, r7
  402bda:	bc80      	pop	{r7}
  402bdc:	4770      	bx	lr
  402bde:	bf00      	nop
  402be0:	400e1410 	.word	0x400e1410
  402be4:	400e0400 	.word	0x400e0400

00402be8 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402be8:	b480      	push	{r7}
  402bea:	b083      	sub	sp, #12
  402bec:	af00      	add	r7, sp, #0
  402bee:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402bf0:	4a18      	ldr	r2, [pc, #96]	; (402c54 <pmc_switch_mainck_to_fastrc+0x6c>)
  402bf2:	4b18      	ldr	r3, [pc, #96]	; (402c54 <pmc_switch_mainck_to_fastrc+0x6c>)
  402bf4:	6a1b      	ldr	r3, [r3, #32]
  402bf6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402bfa:	f043 0308 	orr.w	r3, r3, #8
  402bfe:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402c00:	bf00      	nop
  402c02:	4b14      	ldr	r3, [pc, #80]	; (402c54 <pmc_switch_mainck_to_fastrc+0x6c>)
  402c04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402c0a:	2b00      	cmp	r3, #0
  402c0c:	d0f9      	beq.n	402c02 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402c0e:	4911      	ldr	r1, [pc, #68]	; (402c54 <pmc_switch_mainck_to_fastrc+0x6c>)
  402c10:	4b10      	ldr	r3, [pc, #64]	; (402c54 <pmc_switch_mainck_to_fastrc+0x6c>)
  402c12:	6a1b      	ldr	r3, [r3, #32]
  402c14:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402c18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402c1c:	687a      	ldr	r2, [r7, #4]
  402c1e:	4313      	orrs	r3, r2
  402c20:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402c24:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402c26:	bf00      	nop
  402c28:	4b0a      	ldr	r3, [pc, #40]	; (402c54 <pmc_switch_mainck_to_fastrc+0x6c>)
  402c2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402c30:	2b00      	cmp	r3, #0
  402c32:	d0f9      	beq.n	402c28 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402c34:	4a07      	ldr	r2, [pc, #28]	; (402c54 <pmc_switch_mainck_to_fastrc+0x6c>)
  402c36:	4b07      	ldr	r3, [pc, #28]	; (402c54 <pmc_switch_mainck_to_fastrc+0x6c>)
  402c38:	6a1b      	ldr	r3, [r3, #32]
  402c3a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  402c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  402c42:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402c46:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402c48:	bf00      	nop
  402c4a:	370c      	adds	r7, #12
  402c4c:	46bd      	mov	sp, r7
  402c4e:	bc80      	pop	{r7}
  402c50:	4770      	bx	lr
  402c52:	bf00      	nop
  402c54:	400e0400 	.word	0x400e0400

00402c58 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402c58:	b480      	push	{r7}
  402c5a:	b083      	sub	sp, #12
  402c5c:	af00      	add	r7, sp, #0
  402c5e:	6078      	str	r0, [r7, #4]
  402c60:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402c62:	687b      	ldr	r3, [r7, #4]
  402c64:	2b00      	cmp	r3, #0
  402c66:	d008      	beq.n	402c7a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402c68:	4916      	ldr	r1, [pc, #88]	; (402cc4 <pmc_switch_mainck_to_xtal+0x6c>)
  402c6a:	4b16      	ldr	r3, [pc, #88]	; (402cc4 <pmc_switch_mainck_to_xtal+0x6c>)
  402c6c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402c6e:	4a16      	ldr	r2, [pc, #88]	; (402cc8 <pmc_switch_mainck_to_xtal+0x70>)
  402c70:	401a      	ands	r2, r3
  402c72:	4b16      	ldr	r3, [pc, #88]	; (402ccc <pmc_switch_mainck_to_xtal+0x74>)
  402c74:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402c76:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402c78:	e01e      	b.n	402cb8 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402c7a:	4912      	ldr	r1, [pc, #72]	; (402cc4 <pmc_switch_mainck_to_xtal+0x6c>)
  402c7c:	4b11      	ldr	r3, [pc, #68]	; (402cc4 <pmc_switch_mainck_to_xtal+0x6c>)
  402c7e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402c80:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402c84:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402c88:	683a      	ldr	r2, [r7, #0]
  402c8a:	0212      	lsls	r2, r2, #8
  402c8c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402c8e:	4313      	orrs	r3, r2
  402c90:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402c94:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402c98:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402c9a:	bf00      	nop
  402c9c:	4b09      	ldr	r3, [pc, #36]	; (402cc4 <pmc_switch_mainck_to_xtal+0x6c>)
  402c9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402ca0:	f003 0301 	and.w	r3, r3, #1
  402ca4:	2b00      	cmp	r3, #0
  402ca6:	d0f9      	beq.n	402c9c <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402ca8:	4a06      	ldr	r2, [pc, #24]	; (402cc4 <pmc_switch_mainck_to_xtal+0x6c>)
  402caa:	4b06      	ldr	r3, [pc, #24]	; (402cc4 <pmc_switch_mainck_to_xtal+0x6c>)
  402cac:	6a1b      	ldr	r3, [r3, #32]
  402cae:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  402cb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  402cb6:	6213      	str	r3, [r2, #32]
}
  402cb8:	bf00      	nop
  402cba:	370c      	adds	r7, #12
  402cbc:	46bd      	mov	sp, r7
  402cbe:	bc80      	pop	{r7}
  402cc0:	4770      	bx	lr
  402cc2:	bf00      	nop
  402cc4:	400e0400 	.word	0x400e0400
  402cc8:	fec8fffc 	.word	0xfec8fffc
  402ccc:	01370002 	.word	0x01370002

00402cd0 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402cd0:	b480      	push	{r7}
  402cd2:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402cd4:	4b03      	ldr	r3, [pc, #12]	; (402ce4 <pmc_osc_is_ready_mainck+0x14>)
  402cd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402cd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402cdc:	4618      	mov	r0, r3
  402cde:	46bd      	mov	sp, r7
  402ce0:	bc80      	pop	{r7}
  402ce2:	4770      	bx	lr
  402ce4:	400e0400 	.word	0x400e0400

00402ce8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402ce8:	b480      	push	{r7}
  402cea:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402cec:	4b03      	ldr	r3, [pc, #12]	; (402cfc <pmc_disable_pllack+0x14>)
  402cee:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402cf2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402cf4:	bf00      	nop
  402cf6:	46bd      	mov	sp, r7
  402cf8:	bc80      	pop	{r7}
  402cfa:	4770      	bx	lr
  402cfc:	400e0400 	.word	0x400e0400

00402d00 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402d00:	b480      	push	{r7}
  402d02:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402d04:	4b03      	ldr	r3, [pc, #12]	; (402d14 <pmc_is_locked_pllack+0x14>)
  402d06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402d08:	f003 0302 	and.w	r3, r3, #2
}
  402d0c:	4618      	mov	r0, r3
  402d0e:	46bd      	mov	sp, r7
  402d10:	bc80      	pop	{r7}
  402d12:	4770      	bx	lr
  402d14:	400e0400 	.word	0x400e0400

00402d18 <pmc_enable_pllbck>:
 * \param mulb PLLB multiplier.
 * \param pllbcount PLLB counter.
 * \param divb Divider.
 */
void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb)
{
  402d18:	b580      	push	{r7, lr}
  402d1a:	b084      	sub	sp, #16
  402d1c:	af00      	add	r7, sp, #0
  402d1e:	60f8      	str	r0, [r7, #12]
  402d20:	60b9      	str	r1, [r7, #8]
  402d22:	607a      	str	r2, [r7, #4]
	/* first disable the PLL to unlock the lock */
	pmc_disable_pllbck();
  402d24:	4b0d      	ldr	r3, [pc, #52]	; (402d5c <pmc_enable_pllbck+0x44>)
  402d26:	4798      	blx	r3

#if SAMG55
	PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(divb) |
		CKGR_PLLAR_PLLACOUNT(pllbcount) | CKGR_PLLAR_MULA(mulb);
#else
	PMC->CKGR_PLLBR =
  402d28:	480d      	ldr	r0, [pc, #52]	; (402d60 <pmc_enable_pllbck+0x48>)
			CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount)
  402d2a:	687b      	ldr	r3, [r7, #4]
  402d2c:	b2da      	uxtb	r2, r3
  402d2e:	68bb      	ldr	r3, [r7, #8]
  402d30:	021b      	lsls	r3, r3, #8
  402d32:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  402d36:	431a      	orrs	r2, r3
			| CKGR_PLLBR_MULB(mulb);
  402d38:	68fb      	ldr	r3, [r7, #12]
  402d3a:	0419      	lsls	r1, r3, #16
  402d3c:	4b09      	ldr	r3, [pc, #36]	; (402d64 <pmc_enable_pllbck+0x4c>)
  402d3e:	400b      	ands	r3, r1
  402d40:	4313      	orrs	r3, r2
	PMC->CKGR_PLLBR =
  402d42:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif
	while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0);
  402d44:	bf00      	nop
  402d46:	4b06      	ldr	r3, [pc, #24]	; (402d60 <pmc_enable_pllbck+0x48>)
  402d48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402d4a:	f003 0304 	and.w	r3, r3, #4
  402d4e:	2b00      	cmp	r3, #0
  402d50:	d0f9      	beq.n	402d46 <pmc_enable_pllbck+0x2e>
}
  402d52:	bf00      	nop
  402d54:	3710      	adds	r7, #16
  402d56:	46bd      	mov	sp, r7
  402d58:	bd80      	pop	{r7, pc}
  402d5a:	bf00      	nop
  402d5c:	00402d69 	.word	0x00402d69
  402d60:	400e0400 	.word	0x400e0400
  402d64:	07ff0000 	.word	0x07ff0000

00402d68 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  402d68:	b480      	push	{r7}
  402d6a:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  402d6c:	4b03      	ldr	r3, [pc, #12]	; (402d7c <pmc_disable_pllbck+0x14>)
  402d6e:	2200      	movs	r2, #0
  402d70:	62da      	str	r2, [r3, #44]	; 0x2c
}
  402d72:	bf00      	nop
  402d74:	46bd      	mov	sp, r7
  402d76:	bc80      	pop	{r7}
  402d78:	4770      	bx	lr
  402d7a:	bf00      	nop
  402d7c:	400e0400 	.word	0x400e0400

00402d80 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  402d80:	b480      	push	{r7}
  402d82:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  402d84:	4b03      	ldr	r3, [pc, #12]	; (402d94 <pmc_is_locked_pllbck+0x14>)
  402d86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402d88:	f003 0304 	and.w	r3, r3, #4
}
  402d8c:	4618      	mov	r0, r3
  402d8e:	46bd      	mov	sp, r7
  402d90:	bc80      	pop	{r7}
  402d92:	4770      	bx	lr
  402d94:	400e0400 	.word	0x400e0400

00402d98 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402d98:	b480      	push	{r7}
  402d9a:	b083      	sub	sp, #12
  402d9c:	af00      	add	r7, sp, #0
  402d9e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402da0:	687b      	ldr	r3, [r7, #4]
  402da2:	2b22      	cmp	r3, #34	; 0x22
  402da4:	d901      	bls.n	402daa <pmc_enable_periph_clk+0x12>
		return 1;
  402da6:	2301      	movs	r3, #1
  402da8:	e02f      	b.n	402e0a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  402daa:	687b      	ldr	r3, [r7, #4]
  402dac:	2b1f      	cmp	r3, #31
  402dae:	d813      	bhi.n	402dd8 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402db0:	4b18      	ldr	r3, [pc, #96]	; (402e14 <pmc_enable_periph_clk+0x7c>)
  402db2:	699a      	ldr	r2, [r3, #24]
  402db4:	2101      	movs	r1, #1
  402db6:	687b      	ldr	r3, [r7, #4]
  402db8:	fa01 f303 	lsl.w	r3, r1, r3
  402dbc:	401a      	ands	r2, r3
  402dbe:	2101      	movs	r1, #1
  402dc0:	687b      	ldr	r3, [r7, #4]
  402dc2:	fa01 f303 	lsl.w	r3, r1, r3
  402dc6:	429a      	cmp	r2, r3
  402dc8:	d01e      	beq.n	402e08 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402dca:	4a12      	ldr	r2, [pc, #72]	; (402e14 <pmc_enable_periph_clk+0x7c>)
  402dcc:	2101      	movs	r1, #1
  402dce:	687b      	ldr	r3, [r7, #4]
  402dd0:	fa01 f303 	lsl.w	r3, r1, r3
  402dd4:	6113      	str	r3, [r2, #16]
  402dd6:	e017      	b.n	402e08 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402dd8:	687b      	ldr	r3, [r7, #4]
  402dda:	3b20      	subs	r3, #32
  402ddc:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402dde:	4b0d      	ldr	r3, [pc, #52]	; (402e14 <pmc_enable_periph_clk+0x7c>)
  402de0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402de4:	2101      	movs	r1, #1
  402de6:	687b      	ldr	r3, [r7, #4]
  402de8:	fa01 f303 	lsl.w	r3, r1, r3
  402dec:	401a      	ands	r2, r3
  402dee:	2101      	movs	r1, #1
  402df0:	687b      	ldr	r3, [r7, #4]
  402df2:	fa01 f303 	lsl.w	r3, r1, r3
  402df6:	429a      	cmp	r2, r3
  402df8:	d006      	beq.n	402e08 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402dfa:	4a06      	ldr	r2, [pc, #24]	; (402e14 <pmc_enable_periph_clk+0x7c>)
  402dfc:	2101      	movs	r1, #1
  402dfe:	687b      	ldr	r3, [r7, #4]
  402e00:	fa01 f303 	lsl.w	r3, r1, r3
  402e04:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402e08:	2300      	movs	r3, #0
}
  402e0a:	4618      	mov	r0, r3
  402e0c:	370c      	adds	r7, #12
  402e0e:	46bd      	mov	sp, r7
  402e10:	bc80      	pop	{r7}
  402e12:	4770      	bx	lr
  402e14:	400e0400 	.word	0x400e0400

00402e18 <sysclk_enable_peripheral_clock>:
{
  402e18:	b580      	push	{r7, lr}
  402e1a:	b082      	sub	sp, #8
  402e1c:	af00      	add	r7, sp, #0
  402e1e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402e20:	6878      	ldr	r0, [r7, #4]
  402e22:	4b03      	ldr	r3, [pc, #12]	; (402e30 <sysclk_enable_peripheral_clock+0x18>)
  402e24:	4798      	blx	r3
}
  402e26:	bf00      	nop
  402e28:	3708      	adds	r7, #8
  402e2a:	46bd      	mov	sp, r7
  402e2c:	bd80      	pop	{r7, pc}
  402e2e:	bf00      	nop
  402e30:	00402d99 	.word	0x00402d99

00402e34 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  402e34:	b580      	push	{r7, lr}
  402e36:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  402e38:	200b      	movs	r0, #11
  402e3a:	4b03      	ldr	r3, [pc, #12]	; (402e48 <ioport_init+0x14>)
  402e3c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  402e3e:	200c      	movs	r0, #12
  402e40:	4b01      	ldr	r3, [pc, #4]	; (402e48 <ioport_init+0x14>)
  402e42:	4798      	blx	r3
	arch_ioport_init();
}
  402e44:	bf00      	nop
  402e46:	bd80      	pop	{r7, pc}
  402e48:	00402e19 	.word	0x00402e19

00402e4c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  402e4c:	b480      	push	{r7}
  402e4e:	b08d      	sub	sp, #52	; 0x34
  402e50:	af00      	add	r7, sp, #0
  402e52:	6078      	str	r0, [r7, #4]
  402e54:	6039      	str	r1, [r7, #0]
  402e56:	687b      	ldr	r3, [r7, #4]
  402e58:	62fb      	str	r3, [r7, #44]	; 0x2c
  402e5a:	683b      	ldr	r3, [r7, #0]
  402e5c:	62bb      	str	r3, [r7, #40]	; 0x28
  402e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402e60:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  402e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402e64:	095a      	lsrs	r2, r3, #5
  402e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402e68:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  402e6a:	6a3b      	ldr	r3, [r7, #32]
  402e6c:	f003 031f 	and.w	r3, r3, #31
  402e70:	2101      	movs	r1, #1
  402e72:	fa01 f303 	lsl.w	r3, r1, r3
  402e76:	61fa      	str	r2, [r7, #28]
  402e78:	61bb      	str	r3, [r7, #24]
  402e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402e7c:	617b      	str	r3, [r7, #20]
  402e7e:	69fb      	ldr	r3, [r7, #28]
  402e80:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402e82:	693b      	ldr	r3, [r7, #16]
  402e84:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402e88:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402e8c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  402e8e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  402e90:	697b      	ldr	r3, [r7, #20]
  402e92:	f003 0308 	and.w	r3, r3, #8
  402e96:	2b00      	cmp	r3, #0
  402e98:	d003      	beq.n	402ea2 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
  402e9a:	68fb      	ldr	r3, [r7, #12]
  402e9c:	69ba      	ldr	r2, [r7, #24]
  402e9e:	665a      	str	r2, [r3, #100]	; 0x64
  402ea0:	e002      	b.n	402ea8 <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
  402ea2:	68fb      	ldr	r3, [r7, #12]
  402ea4:	69ba      	ldr	r2, [r7, #24]
  402ea6:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  402ea8:	697b      	ldr	r3, [r7, #20]
  402eaa:	f003 0310 	and.w	r3, r3, #16
  402eae:	2b00      	cmp	r3, #0
  402eb0:	d004      	beq.n	402ebc <ioport_set_pin_mode+0x70>
		base->PIO_PPDER = mask;
  402eb2:	68fb      	ldr	r3, [r7, #12]
  402eb4:	69ba      	ldr	r2, [r7, #24]
  402eb6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  402eba:	e003      	b.n	402ec4 <ioport_set_pin_mode+0x78>
	} else {
		base->PIO_PPDDR = mask;
  402ebc:	68fb      	ldr	r3, [r7, #12]
  402ebe:	69ba      	ldr	r2, [r7, #24]
  402ec0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  402ec4:	697b      	ldr	r3, [r7, #20]
  402ec6:	f003 0320 	and.w	r3, r3, #32
  402eca:	2b00      	cmp	r3, #0
  402ecc:	d003      	beq.n	402ed6 <ioport_set_pin_mode+0x8a>
		base->PIO_MDER = mask;
  402ece:	68fb      	ldr	r3, [r7, #12]
  402ed0:	69ba      	ldr	r2, [r7, #24]
  402ed2:	651a      	str	r2, [r3, #80]	; 0x50
  402ed4:	e002      	b.n	402edc <ioport_set_pin_mode+0x90>
	} else {
		base->PIO_MDDR = mask;
  402ed6:	68fb      	ldr	r3, [r7, #12]
  402ed8:	69ba      	ldr	r2, [r7, #24]
  402eda:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  402edc:	697b      	ldr	r3, [r7, #20]
  402ede:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  402ee2:	2b00      	cmp	r3, #0
  402ee4:	d003      	beq.n	402eee <ioport_set_pin_mode+0xa2>
		base->PIO_IFER = mask;
  402ee6:	68fb      	ldr	r3, [r7, #12]
  402ee8:	69ba      	ldr	r2, [r7, #24]
  402eea:	621a      	str	r2, [r3, #32]
  402eec:	e002      	b.n	402ef4 <ioport_set_pin_mode+0xa8>
	} else {
		base->PIO_IFDR = mask;
  402eee:	68fb      	ldr	r3, [r7, #12]
  402ef0:	69ba      	ldr	r2, [r7, #24]
  402ef2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  402ef4:	697b      	ldr	r3, [r7, #20]
  402ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402efa:	2b00      	cmp	r3, #0
  402efc:	d004      	beq.n	402f08 <ioport_set_pin_mode+0xbc>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  402efe:	68fb      	ldr	r3, [r7, #12]
  402f00:	69ba      	ldr	r2, [r7, #24]
  402f02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  402f06:	e003      	b.n	402f10 <ioport_set_pin_mode+0xc4>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  402f08:	68fb      	ldr	r3, [r7, #12]
  402f0a:	69ba      	ldr	r2, [r7, #24]
  402f0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  402f10:	697b      	ldr	r3, [r7, #20]
  402f12:	f003 0301 	and.w	r3, r3, #1
  402f16:	2b00      	cmp	r3, #0
  402f18:	d006      	beq.n	402f28 <ioport_set_pin_mode+0xdc>
		base->PIO_ABCDSR[0] |= mask;
  402f1a:	68fb      	ldr	r3, [r7, #12]
  402f1c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402f1e:	69bb      	ldr	r3, [r7, #24]
  402f20:	431a      	orrs	r2, r3
  402f22:	68fb      	ldr	r3, [r7, #12]
  402f24:	671a      	str	r2, [r3, #112]	; 0x70
  402f26:	e006      	b.n	402f36 <ioport_set_pin_mode+0xea>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  402f28:	68fb      	ldr	r3, [r7, #12]
  402f2a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402f2c:	69bb      	ldr	r3, [r7, #24]
  402f2e:	43db      	mvns	r3, r3
  402f30:	401a      	ands	r2, r3
  402f32:	68fb      	ldr	r3, [r7, #12]
  402f34:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  402f36:	697b      	ldr	r3, [r7, #20]
  402f38:	f003 0302 	and.w	r3, r3, #2
  402f3c:	2b00      	cmp	r3, #0
  402f3e:	d006      	beq.n	402f4e <ioport_set_pin_mode+0x102>
		base->PIO_ABCDSR[1] |= mask;
  402f40:	68fb      	ldr	r3, [r7, #12]
  402f42:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402f44:	69bb      	ldr	r3, [r7, #24]
  402f46:	431a      	orrs	r2, r3
  402f48:	68fb      	ldr	r3, [r7, #12]
  402f4a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  402f4c:	e006      	b.n	402f5c <ioport_set_pin_mode+0x110>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  402f4e:	68fb      	ldr	r3, [r7, #12]
  402f50:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402f52:	69bb      	ldr	r3, [r7, #24]
  402f54:	43db      	mvns	r3, r3
  402f56:	401a      	ands	r2, r3
  402f58:	68fb      	ldr	r3, [r7, #12]
  402f5a:	675a      	str	r2, [r3, #116]	; 0x74
  402f5c:	bf00      	nop
  402f5e:	3734      	adds	r7, #52	; 0x34
  402f60:	46bd      	mov	sp, r7
  402f62:	bc80      	pop	{r7}
  402f64:	4770      	bx	lr

00402f66 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402f66:	b480      	push	{r7}
  402f68:	b08d      	sub	sp, #52	; 0x34
  402f6a:	af00      	add	r7, sp, #0
  402f6c:	6078      	str	r0, [r7, #4]
  402f6e:	460b      	mov	r3, r1
  402f70:	70fb      	strb	r3, [r7, #3]
  402f72:	687b      	ldr	r3, [r7, #4]
  402f74:	62fb      	str	r3, [r7, #44]	; 0x2c
  402f76:	78fb      	ldrb	r3, [r7, #3]
  402f78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402f7e:	627b      	str	r3, [r7, #36]	; 0x24
  402f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402f82:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  402f84:	6a3b      	ldr	r3, [r7, #32]
  402f86:	095b      	lsrs	r3, r3, #5
  402f88:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402f8a:	69fb      	ldr	r3, [r7, #28]
  402f8c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402f90:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402f94:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402f96:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402f98:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402f9c:	2b01      	cmp	r3, #1
  402f9e:	d109      	bne.n	402fb4 <ioport_set_pin_dir+0x4e>
  402fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402fa2:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  402fa4:	697b      	ldr	r3, [r7, #20]
  402fa6:	f003 031f 	and.w	r3, r3, #31
  402faa:	2201      	movs	r2, #1
  402fac:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402fae:	69bb      	ldr	r3, [r7, #24]
  402fb0:	611a      	str	r2, [r3, #16]
  402fb2:	e00c      	b.n	402fce <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  402fb4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402fb8:	2b00      	cmp	r3, #0
  402fba:	d108      	bne.n	402fce <ioport_set_pin_dir+0x68>
  402fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402fbe:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  402fc0:	693b      	ldr	r3, [r7, #16]
  402fc2:	f003 031f 	and.w	r3, r3, #31
  402fc6:	2201      	movs	r2, #1
  402fc8:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402fca:	69bb      	ldr	r3, [r7, #24]
  402fcc:	615a      	str	r2, [r3, #20]
  402fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402fd0:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402fd2:	68fb      	ldr	r3, [r7, #12]
  402fd4:	f003 031f 	and.w	r3, r3, #31
  402fd8:	2201      	movs	r2, #1
  402fda:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402fdc:	69bb      	ldr	r3, [r7, #24]
  402fde:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402fe2:	bf00      	nop
  402fe4:	3734      	adds	r7, #52	; 0x34
  402fe6:	46bd      	mov	sp, r7
  402fe8:	bc80      	pop	{r7}
  402fea:	4770      	bx	lr

00402fec <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402fec:	b480      	push	{r7}
  402fee:	b08b      	sub	sp, #44	; 0x2c
  402ff0:	af00      	add	r7, sp, #0
  402ff2:	6078      	str	r0, [r7, #4]
  402ff4:	460b      	mov	r3, r1
  402ff6:	70fb      	strb	r3, [r7, #3]
  402ff8:	687b      	ldr	r3, [r7, #4]
  402ffa:	627b      	str	r3, [r7, #36]	; 0x24
  402ffc:	78fb      	ldrb	r3, [r7, #3]
  402ffe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  403002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403004:	61fb      	str	r3, [r7, #28]
  403006:	69fb      	ldr	r3, [r7, #28]
  403008:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40300a:	69bb      	ldr	r3, [r7, #24]
  40300c:	095b      	lsrs	r3, r3, #5
  40300e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403010:	697b      	ldr	r3, [r7, #20]
  403012:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403016:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40301a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40301c:	613b      	str	r3, [r7, #16]

	if (level) {
  40301e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  403022:	2b00      	cmp	r3, #0
  403024:	d009      	beq.n	40303a <ioport_set_pin_level+0x4e>
  403026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403028:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40302a:	68fb      	ldr	r3, [r7, #12]
  40302c:	f003 031f 	and.w	r3, r3, #31
  403030:	2201      	movs	r2, #1
  403032:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403034:	693b      	ldr	r3, [r7, #16]
  403036:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  403038:	e008      	b.n	40304c <ioport_set_pin_level+0x60>
  40303a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40303c:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40303e:	68bb      	ldr	r3, [r7, #8]
  403040:	f003 031f 	and.w	r3, r3, #31
  403044:	2201      	movs	r2, #1
  403046:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403048:	693b      	ldr	r3, [r7, #16]
  40304a:	635a      	str	r2, [r3, #52]	; 0x34
  40304c:	bf00      	nop
  40304e:	372c      	adds	r7, #44	; 0x2c
  403050:	46bd      	mov	sp, r7
  403052:	bc80      	pop	{r7}
  403054:	4770      	bx	lr
	...

00403058 <board_init>:
#include <conf_board.h>
#include "camera.h"
#include "microphone.h"

void board_init(void)
{
  403058:	b580      	push	{r7, lr}
  40305a:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	
	wdt_disable(WDT);
  40305c:	484b      	ldr	r0, [pc, #300]	; (40318c <board_init+0x134>)
  40305e:	4b4c      	ldr	r3, [pc, #304]	; (403190 <board_init+0x138>)
  403060:	4798      	blx	r3
	
	ioport_init();
  403062:	4b4c      	ldr	r3, [pc, #304]	; (403194 <board_init+0x13c>)
  403064:	4798      	blx	r3
		
	// initialize test LED pin
	gpio_configure_pin(LED_PIN, LED_FLAGS);
  403066:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40306a:	2009      	movs	r0, #9
  40306c:	4b4a      	ldr	r3, [pc, #296]	; (403198 <board_init+0x140>)
  40306e:	4798      	blx	r3
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  403070:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403074:	2009      	movs	r0, #9
  403076:	4b48      	ldr	r3, [pc, #288]	; (403198 <board_init+0x140>)
  403078:	4798      	blx	r3
	ioport_set_pin_dir(LED_PIN, IOPORT_DIR_OUTPUT);
  40307a:	2101      	movs	r1, #1
  40307c:	2009      	movs	r0, #9
  40307e:	4b47      	ldr	r3, [pc, #284]	; (40319c <board_init+0x144>)
  403080:	4798      	blx	r3
	ioport_set_pin_level(LED_PIN, false);
  403082:	2100      	movs	r1, #0
  403084:	2009      	movs	r0, #9
  403086:	4b46      	ldr	r3, [pc, #280]	; (4031a0 <board_init+0x148>)
  403088:	4798      	blx	r3
	
	// initialize MCU RTS as a gpio and drive it low
	gpio_configure_pin(RTS_LOW, RTS_LOW_FLAGS);
  40308a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40308e:	2007      	movs	r0, #7
  403090:	4b41      	ldr	r3, [pc, #260]	; (403198 <board_init+0x140>)
  403092:	4798      	blx	r3
	gpio_configure_pin(RTS_LOW_GPIO, RTS_LOW_GPIO_FLAGS);
  403094:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403098:	2007      	movs	r0, #7
  40309a:	4b3f      	ldr	r3, [pc, #252]	; (403198 <board_init+0x140>)
  40309c:	4798      	blx	r3
	ioport_set_pin_dir(RTS_LOW, IOPORT_DIR_OUTPUT);
  40309e:	2101      	movs	r1, #1
  4030a0:	2007      	movs	r0, #7
  4030a2:	4b3e      	ldr	r3, [pc, #248]	; (40319c <board_init+0x144>)
  4030a4:	4798      	blx	r3
	ioport_set_pin_level(RTS_LOW, false);
  4030a6:	2100      	movs	r1, #0
  4030a8:	2007      	movs	r0, #7
  4030aa:	4b3d      	ldr	r3, [pc, #244]	; (4031a0 <board_init+0x148>)
  4030ac:	4798      	blx	r3

	// initialize network status pin
	gpio_configure_pin(NET_PIN, NET_PIN_FLAGS);
  4030ae:	493d      	ldr	r1, [pc, #244]	; (4031a4 <board_init+0x14c>)
  4030b0:	2021      	movs	r0, #33	; 0x21
  4030b2:	4b39      	ldr	r3, [pc, #228]	; (403198 <board_init+0x140>)
  4030b4:	4798      	blx	r3
	ioport_set_pin_dir(NET_PIN, IOPORT_DIR_INPUT);
  4030b6:	2100      	movs	r1, #0
  4030b8:	2021      	movs	r0, #33	; 0x21
  4030ba:	4b38      	ldr	r3, [pc, #224]	; (40319c <board_init+0x144>)
  4030bc:	4798      	blx	r3
	ioport_set_pin_mode(NET_PIN, IOPORT_MODE_PULLUP);
  4030be:	2108      	movs	r1, #8
  4030c0:	2021      	movs	r0, #33	; 0x21
  4030c2:	4b39      	ldr	r3, [pc, #228]	; (4031a8 <board_init+0x150>)
  4030c4:	4798      	blx	r3
	
	// initialize USART pins
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  4030c6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4030ca:	2005      	movs	r0, #5
  4030cc:	4b32      	ldr	r3, [pc, #200]	; (403198 <board_init+0x140>)
  4030ce:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  4030d0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4030d4:	2006      	movs	r0, #6
  4030d6:	4b30      	ldr	r3, [pc, #192]	; (403198 <board_init+0x140>)
  4030d8:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
  4030da:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4030de:	2008      	movs	r0, #8
  4030e0:	4b2d      	ldr	r3, [pc, #180]	; (403198 <board_init+0x140>)
  4030e2:	4798      	blx	r3
	//gpio_configure_pin(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);	// don't configure RTS pin as RTS
	
	// initialize camera communication pins
	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  4030e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4030e8:	2011      	movs	r0, #17
  4030ea:	4b2b      	ldr	r3, [pc, #172]	; (403198 <board_init+0x140>)
  4030ec:	4798      	blx	r3
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4030ee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4030f2:	2003      	movs	r0, #3
  4030f4:	4b28      	ldr	r3, [pc, #160]	; (403198 <board_init+0x140>)
  4030f6:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4030f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4030fc:	2004      	movs	r0, #4
  4030fe:	4b26      	ldr	r3, [pc, #152]	; (403198 <board_init+0x140>)
  403100:	4798      	blx	r3
	gpio_configure_pin(CAM_RST, CAM_RST_FLAGS);
  403102:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403106:	200a      	movs	r0, #10
  403108:	4b23      	ldr	r3, [pc, #140]	; (403198 <board_init+0x140>)
  40310a:	4798      	blx	r3
	ioport_set_pin_dir(CAM_RST, IOPORT_DIR_OUTPUT);
  40310c:	2101      	movs	r1, #1
  40310e:	200a      	movs	r0, #10
  403110:	4b22      	ldr	r3, [pc, #136]	; (40319c <board_init+0x144>)
  403112:	4798      	blx	r3
	ioport_set_pin_level(CAM_RST, false);
  403114:	2100      	movs	r1, #0
  403116:	200a      	movs	r0, #10
  403118:	4b21      	ldr	r3, [pc, #132]	; (4031a0 <board_init+0x148>)
  40311a:	4798      	blx	r3
	
	// initialize camera data transmission pins
	gpio_configure_pin(OV_HSYNC_GPIO, OV_HSYNC_FLAGS);
  40311c:	2171      	movs	r1, #113	; 0x71
  40311e:	2010      	movs	r0, #16
  403120:	4b1d      	ldr	r3, [pc, #116]	; (403198 <board_init+0x140>)
  403122:	4798      	blx	r3
	gpio_configure_pin(OV_VSYNC_GPIO, OV_VSYNC_FLAGS);
  403124:	2171      	movs	r1, #113	; 0x71
  403126:	200f      	movs	r0, #15
  403128:	4b1b      	ldr	r3, [pc, #108]	; (403198 <board_init+0x140>)
  40312a:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D2, OV_DATA_BUS_FLAGS);
  40312c:	491f      	ldr	r1, [pc, #124]	; (4031ac <board_init+0x154>)
  40312e:	2018      	movs	r0, #24
  403130:	4b19      	ldr	r3, [pc, #100]	; (403198 <board_init+0x140>)
  403132:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D3, OV_DATA_BUS_FLAGS);
  403134:	491d      	ldr	r1, [pc, #116]	; (4031ac <board_init+0x154>)
  403136:	2019      	movs	r0, #25
  403138:	4b17      	ldr	r3, [pc, #92]	; (403198 <board_init+0x140>)
  40313a:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D4, OV_DATA_BUS_FLAGS);
  40313c:	491b      	ldr	r1, [pc, #108]	; (4031ac <board_init+0x154>)
  40313e:	201a      	movs	r0, #26
  403140:	4b15      	ldr	r3, [pc, #84]	; (403198 <board_init+0x140>)
  403142:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D5, OV_DATA_BUS_FLAGS);
  403144:	4919      	ldr	r1, [pc, #100]	; (4031ac <board_init+0x154>)
  403146:	201b      	movs	r0, #27
  403148:	4b13      	ldr	r3, [pc, #76]	; (403198 <board_init+0x140>)
  40314a:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
  40314c:	4917      	ldr	r1, [pc, #92]	; (4031ac <board_init+0x154>)
  40314e:	201c      	movs	r0, #28
  403150:	4b11      	ldr	r3, [pc, #68]	; (403198 <board_init+0x140>)
  403152:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
  403154:	4915      	ldr	r1, [pc, #84]	; (4031ac <board_init+0x154>)
  403156:	201d      	movs	r0, #29
  403158:	4b0f      	ldr	r3, [pc, #60]	; (403198 <board_init+0x140>)
  40315a:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D8, OV_DATA_BUS_FLAGS);
  40315c:	4913      	ldr	r1, [pc, #76]	; (4031ac <board_init+0x154>)
  40315e:	201e      	movs	r0, #30
  403160:	4b0d      	ldr	r3, [pc, #52]	; (403198 <board_init+0x140>)
  403162:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D9, OV_DATA_BUS_FLAGS);
  403164:	4911      	ldr	r1, [pc, #68]	; (4031ac <board_init+0x154>)
  403166:	201f      	movs	r0, #31
  403168:	4b0b      	ldr	r3, [pc, #44]	; (403198 <board_init+0x140>)
  40316a:	4798      	blx	r3
	
	// microphone initialization
	gpio_configure_pin(RD_GPIO, RD_FLAGS);
  40316c:	2171      	movs	r1, #113	; 0x71
  40316e:	2012      	movs	r0, #18
  403170:	4b09      	ldr	r3, [pc, #36]	; (403198 <board_init+0x140>)
  403172:	4798      	blx	r3
	gpio_configure_pin(RF_GPIO, RF_FLAGS);
  403174:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403178:	2013      	movs	r0, #19
  40317a:	4b07      	ldr	r3, [pc, #28]	; (403198 <board_init+0x140>)
  40317c:	4798      	blx	r3
	gpio_configure_pin(RK_GPIO, RK_FLAGS);
  40317e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403182:	2014      	movs	r0, #20
  403184:	4b04      	ldr	r3, [pc, #16]	; (403198 <board_init+0x140>)
  403186:	4798      	blx	r3
}
  403188:	bf00      	nop
  40318a:	bd80      	pop	{r7, pc}
  40318c:	400e1450 	.word	0x400e1450
  403190:	0040054d 	.word	0x0040054d
  403194:	00402e35 	.word	0x00402e35
  403198:	00402929 	.word	0x00402929
  40319c:	00402f67 	.word	0x00402f67
  4031a0:	00402fed 	.word	0x00402fed
  4031a4:	28000079 	.word	0x28000079
  4031a8:	00402e4d 	.word	0x00402e4d
  4031ac:	28000001 	.word	0x28000001

004031b0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4031b0:	b580      	push	{r7, lr}
  4031b2:	b084      	sub	sp, #16
  4031b4:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  4031b6:	4b27      	ldr	r3, [pc, #156]	; (403254 <Reset_Handler+0xa4>)
  4031b8:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  4031ba:	4b27      	ldr	r3, [pc, #156]	; (403258 <Reset_Handler+0xa8>)
  4031bc:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  4031be:	68fa      	ldr	r2, [r7, #12]
  4031c0:	68bb      	ldr	r3, [r7, #8]
  4031c2:	429a      	cmp	r2, r3
  4031c4:	d90d      	bls.n	4031e2 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4031c6:	e007      	b.n	4031d8 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4031c8:	68bb      	ldr	r3, [r7, #8]
  4031ca:	1d1a      	adds	r2, r3, #4
  4031cc:	60ba      	str	r2, [r7, #8]
  4031ce:	68fa      	ldr	r2, [r7, #12]
  4031d0:	1d11      	adds	r1, r2, #4
  4031d2:	60f9      	str	r1, [r7, #12]
  4031d4:	6812      	ldr	r2, [r2, #0]
  4031d6:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  4031d8:	68bb      	ldr	r3, [r7, #8]
  4031da:	4a20      	ldr	r2, [pc, #128]	; (40325c <Reset_Handler+0xac>)
  4031dc:	4293      	cmp	r3, r2
  4031de:	d3f3      	bcc.n	4031c8 <Reset_Handler+0x18>
  4031e0:	e020      	b.n	403224 <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  4031e2:	68fa      	ldr	r2, [r7, #12]
  4031e4:	68bb      	ldr	r3, [r7, #8]
  4031e6:	429a      	cmp	r2, r3
  4031e8:	d21c      	bcs.n	403224 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4031ea:	4a1c      	ldr	r2, [pc, #112]	; (40325c <Reset_Handler+0xac>)
  4031ec:	4b1a      	ldr	r3, [pc, #104]	; (403258 <Reset_Handler+0xa8>)
  4031ee:	1ad3      	subs	r3, r2, r3
  4031f0:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4031f2:	68fa      	ldr	r2, [r7, #12]
  4031f4:	687b      	ldr	r3, [r7, #4]
  4031f6:	4413      	add	r3, r2
  4031f8:	3b04      	subs	r3, #4
  4031fa:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  4031fc:	68ba      	ldr	r2, [r7, #8]
  4031fe:	687b      	ldr	r3, [r7, #4]
  403200:	4413      	add	r3, r2
  403202:	3b04      	subs	r3, #4
  403204:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  403206:	e00a      	b.n	40321e <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  403208:	68bb      	ldr	r3, [r7, #8]
  40320a:	1f1a      	subs	r2, r3, #4
  40320c:	60ba      	str	r2, [r7, #8]
  40320e:	68fa      	ldr	r2, [r7, #12]
  403210:	1f11      	subs	r1, r2, #4
  403212:	60f9      	str	r1, [r7, #12]
  403214:	6812      	ldr	r2, [r2, #0]
  403216:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  403218:	687b      	ldr	r3, [r7, #4]
  40321a:	3b04      	subs	r3, #4
  40321c:	607b      	str	r3, [r7, #4]
  40321e:	687b      	ldr	r3, [r7, #4]
  403220:	2b00      	cmp	r3, #0
  403222:	d1f1      	bne.n	403208 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  403224:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  403226:	4b0e      	ldr	r3, [pc, #56]	; (403260 <Reset_Handler+0xb0>)
  403228:	60bb      	str	r3, [r7, #8]
  40322a:	e004      	b.n	403236 <Reset_Handler+0x86>
		*pDest++ = 0;
  40322c:	68bb      	ldr	r3, [r7, #8]
  40322e:	1d1a      	adds	r2, r3, #4
  403230:	60ba      	str	r2, [r7, #8]
  403232:	2200      	movs	r2, #0
  403234:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  403236:	68bb      	ldr	r3, [r7, #8]
  403238:	4a0a      	ldr	r2, [pc, #40]	; (403264 <Reset_Handler+0xb4>)
  40323a:	4293      	cmp	r3, r2
  40323c:	d3f6      	bcc.n	40322c <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  40323e:	4b0a      	ldr	r3, [pc, #40]	; (403268 <Reset_Handler+0xb8>)
  403240:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  403242:	4a0a      	ldr	r2, [pc, #40]	; (40326c <Reset_Handler+0xbc>)
  403244:	68fb      	ldr	r3, [r7, #12]
  403246:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  403248:	4b09      	ldr	r3, [pc, #36]	; (403270 <Reset_Handler+0xc0>)
  40324a:	4798      	blx	r3

	/* Branch to main function */
	main();
  40324c:	4b09      	ldr	r3, [pc, #36]	; (403274 <Reset_Handler+0xc4>)
  40324e:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  403250:	e7fe      	b.n	403250 <Reset_Handler+0xa0>
  403252:	bf00      	nop
  403254:	00409784 	.word	0x00409784
  403258:	20000000 	.word	0x20000000
  40325c:	200009bc 	.word	0x200009bc
  403260:	200009bc 	.word	0x200009bc
  403264:	200089b0 	.word	0x200089b0
  403268:	00400000 	.word	0x00400000
  40326c:	e000ed00 	.word	0xe000ed00
  403270:	00403a79 	.word	0x00403a79
  403274:	004035a9 	.word	0x004035a9

00403278 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  403278:	b480      	push	{r7}
  40327a:	af00      	add	r7, sp, #0
	while (1) {
  40327c:	e7fe      	b.n	40327c <Dummy_Handler+0x4>
	...

00403280 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  403280:	b480      	push	{r7}
  403282:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  403284:	4b5d      	ldr	r3, [pc, #372]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  403286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403288:	f003 0303 	and.w	r3, r3, #3
  40328c:	2b03      	cmp	r3, #3
  40328e:	f200 8096 	bhi.w	4033be <SystemCoreClockUpdate+0x13e>
  403292:	a201      	add	r2, pc, #4	; (adr r2, 403298 <SystemCoreClockUpdate+0x18>)
  403294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403298:	004032a9 	.word	0x004032a9
  40329c:	004032c9 	.word	0x004032c9
  4032a0:	00403313 	.word	0x00403313
  4032a4:	00403313 	.word	0x00403313
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4032a8:	4b55      	ldr	r3, [pc, #340]	; (403400 <SystemCoreClockUpdate+0x180>)
  4032aa:	695b      	ldr	r3, [r3, #20]
  4032ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4032b0:	2b00      	cmp	r3, #0
  4032b2:	d004      	beq.n	4032be <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4032b4:	4b53      	ldr	r3, [pc, #332]	; (403404 <SystemCoreClockUpdate+0x184>)
  4032b6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4032ba:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  4032bc:	e080      	b.n	4033c0 <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4032be:	4b51      	ldr	r3, [pc, #324]	; (403404 <SystemCoreClockUpdate+0x184>)
  4032c0:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4032c4:	601a      	str	r2, [r3, #0]
		break;
  4032c6:	e07b      	b.n	4033c0 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4032c8:	4b4c      	ldr	r3, [pc, #304]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  4032ca:	6a1b      	ldr	r3, [r3, #32]
  4032cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4032d0:	2b00      	cmp	r3, #0
  4032d2:	d003      	beq.n	4032dc <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4032d4:	4b4b      	ldr	r3, [pc, #300]	; (403404 <SystemCoreClockUpdate+0x184>)
  4032d6:	4a4c      	ldr	r2, [pc, #304]	; (403408 <SystemCoreClockUpdate+0x188>)
  4032d8:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  4032da:	e071      	b.n	4033c0 <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4032dc:	4b49      	ldr	r3, [pc, #292]	; (403404 <SystemCoreClockUpdate+0x184>)
  4032de:	4a4b      	ldr	r2, [pc, #300]	; (40340c <SystemCoreClockUpdate+0x18c>)
  4032e0:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4032e2:	4b46      	ldr	r3, [pc, #280]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  4032e4:	6a1b      	ldr	r3, [r3, #32]
  4032e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4032ea:	2b10      	cmp	r3, #16
  4032ec:	d008      	beq.n	403300 <SystemCoreClockUpdate+0x80>
  4032ee:	2b20      	cmp	r3, #32
  4032f0:	d00a      	beq.n	403308 <SystemCoreClockUpdate+0x88>
  4032f2:	2b00      	cmp	r3, #0
  4032f4:	d000      	beq.n	4032f8 <SystemCoreClockUpdate+0x78>
			break;
  4032f6:	e00b      	b.n	403310 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4032f8:	4b42      	ldr	r3, [pc, #264]	; (403404 <SystemCoreClockUpdate+0x184>)
  4032fa:	4a44      	ldr	r2, [pc, #272]	; (40340c <SystemCoreClockUpdate+0x18c>)
  4032fc:	601a      	str	r2, [r3, #0]
			break;
  4032fe:	e007      	b.n	403310 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  403300:	4b40      	ldr	r3, [pc, #256]	; (403404 <SystemCoreClockUpdate+0x184>)
  403302:	4a43      	ldr	r2, [pc, #268]	; (403410 <SystemCoreClockUpdate+0x190>)
  403304:	601a      	str	r2, [r3, #0]
			break;
  403306:	e003      	b.n	403310 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  403308:	4b3e      	ldr	r3, [pc, #248]	; (403404 <SystemCoreClockUpdate+0x184>)
  40330a:	4a3f      	ldr	r2, [pc, #252]	; (403408 <SystemCoreClockUpdate+0x188>)
  40330c:	601a      	str	r2, [r3, #0]
			break;
  40330e:	bf00      	nop
		break;
  403310:	e056      	b.n	4033c0 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  403312:	4b3a      	ldr	r3, [pc, #232]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  403314:	6a1b      	ldr	r3, [r3, #32]
  403316:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40331a:	2b00      	cmp	r3, #0
  40331c:	d003      	beq.n	403326 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40331e:	4b39      	ldr	r3, [pc, #228]	; (403404 <SystemCoreClockUpdate+0x184>)
  403320:	4a39      	ldr	r2, [pc, #228]	; (403408 <SystemCoreClockUpdate+0x188>)
  403322:	601a      	str	r2, [r3, #0]
  403324:	e019      	b.n	40335a <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403326:	4b37      	ldr	r3, [pc, #220]	; (403404 <SystemCoreClockUpdate+0x184>)
  403328:	4a38      	ldr	r2, [pc, #224]	; (40340c <SystemCoreClockUpdate+0x18c>)
  40332a:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40332c:	4b33      	ldr	r3, [pc, #204]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  40332e:	6a1b      	ldr	r3, [r3, #32]
  403330:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403334:	2b10      	cmp	r3, #16
  403336:	d008      	beq.n	40334a <SystemCoreClockUpdate+0xca>
  403338:	2b20      	cmp	r3, #32
  40333a:	d00a      	beq.n	403352 <SystemCoreClockUpdate+0xd2>
  40333c:	2b00      	cmp	r3, #0
  40333e:	d000      	beq.n	403342 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  403340:	e00b      	b.n	40335a <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403342:	4b30      	ldr	r3, [pc, #192]	; (403404 <SystemCoreClockUpdate+0x184>)
  403344:	4a31      	ldr	r2, [pc, #196]	; (40340c <SystemCoreClockUpdate+0x18c>)
  403346:	601a      	str	r2, [r3, #0]
					break;
  403348:	e007      	b.n	40335a <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40334a:	4b2e      	ldr	r3, [pc, #184]	; (403404 <SystemCoreClockUpdate+0x184>)
  40334c:	4a30      	ldr	r2, [pc, #192]	; (403410 <SystemCoreClockUpdate+0x190>)
  40334e:	601a      	str	r2, [r3, #0]
					break;
  403350:	e003      	b.n	40335a <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  403352:	4b2c      	ldr	r3, [pc, #176]	; (403404 <SystemCoreClockUpdate+0x184>)
  403354:	4a2c      	ldr	r2, [pc, #176]	; (403408 <SystemCoreClockUpdate+0x188>)
  403356:	601a      	str	r2, [r3, #0]
					break;
  403358:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40335a:	4b28      	ldr	r3, [pc, #160]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  40335c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40335e:	f003 0303 	and.w	r3, r3, #3
  403362:	2b02      	cmp	r3, #2
  403364:	d115      	bne.n	403392 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  403366:	4b25      	ldr	r3, [pc, #148]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  403368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  40336a:	0c1b      	lsrs	r3, r3, #16
  40336c:	f3c3 030a 	ubfx	r3, r3, #0, #11
  403370:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  403372:	4a24      	ldr	r2, [pc, #144]	; (403404 <SystemCoreClockUpdate+0x184>)
  403374:	6812      	ldr	r2, [r2, #0]
  403376:	fb02 f303 	mul.w	r3, r2, r3
  40337a:	4a22      	ldr	r2, [pc, #136]	; (403404 <SystemCoreClockUpdate+0x184>)
  40337c:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40337e:	4b1f      	ldr	r3, [pc, #124]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  403380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  403382:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  403384:	4a1f      	ldr	r2, [pc, #124]	; (403404 <SystemCoreClockUpdate+0x184>)
  403386:	6812      	ldr	r2, [r2, #0]
  403388:	fbb2 f3f3 	udiv	r3, r2, r3
  40338c:	4a1d      	ldr	r2, [pc, #116]	; (403404 <SystemCoreClockUpdate+0x184>)
  40338e:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  403390:	e016      	b.n	4033c0 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  403392:	4b1a      	ldr	r3, [pc, #104]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  403394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  403396:	0c1b      	lsrs	r3, r3, #16
  403398:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40339c:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40339e:	4a19      	ldr	r2, [pc, #100]	; (403404 <SystemCoreClockUpdate+0x184>)
  4033a0:	6812      	ldr	r2, [r2, #0]
  4033a2:	fb02 f303 	mul.w	r3, r2, r3
  4033a6:	4a17      	ldr	r2, [pc, #92]	; (403404 <SystemCoreClockUpdate+0x184>)
  4033a8:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4033aa:	4b14      	ldr	r3, [pc, #80]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  4033ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  4033ae:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4033b0:	4a14      	ldr	r2, [pc, #80]	; (403404 <SystemCoreClockUpdate+0x184>)
  4033b2:	6812      	ldr	r2, [r2, #0]
  4033b4:	fbb2 f3f3 	udiv	r3, r2, r3
  4033b8:	4a12      	ldr	r2, [pc, #72]	; (403404 <SystemCoreClockUpdate+0x184>)
  4033ba:	6013      	str	r3, [r2, #0]
		break;
  4033bc:	e000      	b.n	4033c0 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  4033be:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4033c0:	4b0e      	ldr	r3, [pc, #56]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  4033c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4033c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4033c8:	2b70      	cmp	r3, #112	; 0x70
  4033ca:	d108      	bne.n	4033de <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  4033cc:	4b0d      	ldr	r3, [pc, #52]	; (403404 <SystemCoreClockUpdate+0x184>)
  4033ce:	681b      	ldr	r3, [r3, #0]
  4033d0:	4a10      	ldr	r2, [pc, #64]	; (403414 <SystemCoreClockUpdate+0x194>)
  4033d2:	fba2 2303 	umull	r2, r3, r2, r3
  4033d6:	085b      	lsrs	r3, r3, #1
  4033d8:	4a0a      	ldr	r2, [pc, #40]	; (403404 <SystemCoreClockUpdate+0x184>)
  4033da:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  4033dc:	e00a      	b.n	4033f4 <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4033de:	4b07      	ldr	r3, [pc, #28]	; (4033fc <SystemCoreClockUpdate+0x17c>)
  4033e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4033e2:	091b      	lsrs	r3, r3, #4
  4033e4:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  4033e8:	4a06      	ldr	r2, [pc, #24]	; (403404 <SystemCoreClockUpdate+0x184>)
  4033ea:	6812      	ldr	r2, [r2, #0]
  4033ec:	fa22 f303 	lsr.w	r3, r2, r3
  4033f0:	4a04      	ldr	r2, [pc, #16]	; (403404 <SystemCoreClockUpdate+0x184>)
  4033f2:	6013      	str	r3, [r2, #0]
}
  4033f4:	bf00      	nop
  4033f6:	46bd      	mov	sp, r7
  4033f8:	bc80      	pop	{r7}
  4033fa:	4770      	bx	lr
  4033fc:	400e0400 	.word	0x400e0400
  403400:	400e1410 	.word	0x400e1410
  403404:	2000000c 	.word	0x2000000c
  403408:	00b71b00 	.word	0x00b71b00
  40340c:	003d0900 	.word	0x003d0900
  403410:	007a1200 	.word	0x007a1200
  403414:	aaaaaaab 	.word	0xaaaaaaab

00403418 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  403418:	b480      	push	{r7}
  40341a:	b083      	sub	sp, #12
  40341c:	af00      	add	r7, sp, #0
  40341e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  403420:	687b      	ldr	r3, [r7, #4]
  403422:	4a18      	ldr	r2, [pc, #96]	; (403484 <system_init_flash+0x6c>)
  403424:	4293      	cmp	r3, r2
  403426:	d804      	bhi.n	403432 <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403428:	4b17      	ldr	r3, [pc, #92]	; (403488 <system_init_flash+0x70>)
  40342a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40342e:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  403430:	e023      	b.n	40347a <system_init_flash+0x62>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  403432:	687b      	ldr	r3, [r7, #4]
  403434:	4a15      	ldr	r2, [pc, #84]	; (40348c <system_init_flash+0x74>)
  403436:	4293      	cmp	r3, r2
  403438:	d803      	bhi.n	403442 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40343a:	4b13      	ldr	r3, [pc, #76]	; (403488 <system_init_flash+0x70>)
  40343c:	4a14      	ldr	r2, [pc, #80]	; (403490 <system_init_flash+0x78>)
  40343e:	601a      	str	r2, [r3, #0]
}
  403440:	e01b      	b.n	40347a <system_init_flash+0x62>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  403442:	687b      	ldr	r3, [r7, #4]
  403444:	4a13      	ldr	r2, [pc, #76]	; (403494 <system_init_flash+0x7c>)
  403446:	4293      	cmp	r3, r2
  403448:	d803      	bhi.n	403452 <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40344a:	4b0f      	ldr	r3, [pc, #60]	; (403488 <system_init_flash+0x70>)
  40344c:	4a12      	ldr	r2, [pc, #72]	; (403498 <system_init_flash+0x80>)
  40344e:	601a      	str	r2, [r3, #0]
}
  403450:	e013      	b.n	40347a <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  403452:	687b      	ldr	r3, [r7, #4]
  403454:	4a11      	ldr	r2, [pc, #68]	; (40349c <system_init_flash+0x84>)
  403456:	4293      	cmp	r3, r2
  403458:	d803      	bhi.n	403462 <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40345a:	4b0b      	ldr	r3, [pc, #44]	; (403488 <system_init_flash+0x70>)
  40345c:	4a10      	ldr	r2, [pc, #64]	; (4034a0 <system_init_flash+0x88>)
  40345e:	601a      	str	r2, [r3, #0]
}
  403460:	e00b      	b.n	40347a <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  403462:	687b      	ldr	r3, [r7, #4]
  403464:	4a0f      	ldr	r2, [pc, #60]	; (4034a4 <system_init_flash+0x8c>)
  403466:	4293      	cmp	r3, r2
  403468:	d804      	bhi.n	403474 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40346a:	4b07      	ldr	r3, [pc, #28]	; (403488 <system_init_flash+0x70>)
  40346c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  403470:	601a      	str	r2, [r3, #0]
}
  403472:	e002      	b.n	40347a <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403474:	4b04      	ldr	r3, [pc, #16]	; (403488 <system_init_flash+0x70>)
  403476:	4a0c      	ldr	r2, [pc, #48]	; (4034a8 <system_init_flash+0x90>)
  403478:	601a      	str	r2, [r3, #0]
}
  40347a:	bf00      	nop
  40347c:	370c      	adds	r7, #12
  40347e:	46bd      	mov	sp, r7
  403480:	bc80      	pop	{r7}
  403482:	4770      	bx	lr
  403484:	01312cff 	.word	0x01312cff
  403488:	400e0a00 	.word	0x400e0a00
  40348c:	026259ff 	.word	0x026259ff
  403490:	04000100 	.word	0x04000100
  403494:	039386ff 	.word	0x039386ff
  403498:	04000200 	.word	0x04000200
  40349c:	04c4b3ff 	.word	0x04c4b3ff
  4034a0:	04000300 	.word	0x04000300
  4034a4:	05f5e0ff 	.word	0x05f5e0ff
  4034a8:	04000500 	.word	0x04000500

004034ac <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4034ac:	b480      	push	{r7}
  4034ae:	b085      	sub	sp, #20
  4034b0:	af00      	add	r7, sp, #0
  4034b2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4034b4:	4b10      	ldr	r3, [pc, #64]	; (4034f8 <_sbrk+0x4c>)
  4034b6:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4034b8:	4b10      	ldr	r3, [pc, #64]	; (4034fc <_sbrk+0x50>)
  4034ba:	681b      	ldr	r3, [r3, #0]
  4034bc:	2b00      	cmp	r3, #0
  4034be:	d102      	bne.n	4034c6 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4034c0:	4b0e      	ldr	r3, [pc, #56]	; (4034fc <_sbrk+0x50>)
  4034c2:	4a0f      	ldr	r2, [pc, #60]	; (403500 <_sbrk+0x54>)
  4034c4:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4034c6:	4b0d      	ldr	r3, [pc, #52]	; (4034fc <_sbrk+0x50>)
  4034c8:	681b      	ldr	r3, [r3, #0]
  4034ca:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4034cc:	68ba      	ldr	r2, [r7, #8]
  4034ce:	687b      	ldr	r3, [r7, #4]
  4034d0:	441a      	add	r2, r3
  4034d2:	68fb      	ldr	r3, [r7, #12]
  4034d4:	429a      	cmp	r2, r3
  4034d6:	dd02      	ble.n	4034de <_sbrk+0x32>
		return (caddr_t) -1;	
  4034d8:	f04f 33ff 	mov.w	r3, #4294967295
  4034dc:	e006      	b.n	4034ec <_sbrk+0x40>
	}

	heap += incr;
  4034de:	4b07      	ldr	r3, [pc, #28]	; (4034fc <_sbrk+0x50>)
  4034e0:	681a      	ldr	r2, [r3, #0]
  4034e2:	687b      	ldr	r3, [r7, #4]
  4034e4:	4413      	add	r3, r2
  4034e6:	4a05      	ldr	r2, [pc, #20]	; (4034fc <_sbrk+0x50>)
  4034e8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4034ea:	68bb      	ldr	r3, [r7, #8]
}
  4034ec:	4618      	mov	r0, r3
  4034ee:	3714      	adds	r7, #20
  4034f0:	46bd      	mov	sp, r7
  4034f2:	bc80      	pop	{r7}
  4034f4:	4770      	bx	lr
  4034f6:	bf00      	nop
  4034f8:	2001fffc 	.word	0x2001fffc
  4034fc:	2000896c 	.word	0x2000896c
  403500:	2000b9b0 	.word	0x2000b9b0

00403504 <osc_get_rate>:
{
  403504:	b480      	push	{r7}
  403506:	b083      	sub	sp, #12
  403508:	af00      	add	r7, sp, #0
  40350a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40350c:	687b      	ldr	r3, [r7, #4]
  40350e:	2b07      	cmp	r3, #7
  403510:	d825      	bhi.n	40355e <osc_get_rate+0x5a>
  403512:	a201      	add	r2, pc, #4	; (adr r2, 403518 <osc_get_rate+0x14>)
  403514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403518:	00403539 	.word	0x00403539
  40351c:	0040353f 	.word	0x0040353f
  403520:	00403545 	.word	0x00403545
  403524:	0040354b 	.word	0x0040354b
  403528:	0040354f 	.word	0x0040354f
  40352c:	00403553 	.word	0x00403553
  403530:	00403557 	.word	0x00403557
  403534:	0040355b 	.word	0x0040355b
		return OSC_SLCK_32K_RC_HZ;
  403538:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40353c:	e010      	b.n	403560 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40353e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403542:	e00d      	b.n	403560 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  403544:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403548:	e00a      	b.n	403560 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40354a:	4b08      	ldr	r3, [pc, #32]	; (40356c <osc_get_rate+0x68>)
  40354c:	e008      	b.n	403560 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40354e:	4b08      	ldr	r3, [pc, #32]	; (403570 <osc_get_rate+0x6c>)
  403550:	e006      	b.n	403560 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  403552:	4b08      	ldr	r3, [pc, #32]	; (403574 <osc_get_rate+0x70>)
  403554:	e004      	b.n	403560 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  403556:	4b07      	ldr	r3, [pc, #28]	; (403574 <osc_get_rate+0x70>)
  403558:	e002      	b.n	403560 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40355a:	4b06      	ldr	r3, [pc, #24]	; (403574 <osc_get_rate+0x70>)
  40355c:	e000      	b.n	403560 <osc_get_rate+0x5c>
	return 0;
  40355e:	2300      	movs	r3, #0
}
  403560:	4618      	mov	r0, r3
  403562:	370c      	adds	r7, #12
  403564:	46bd      	mov	sp, r7
  403566:	bc80      	pop	{r7}
  403568:	4770      	bx	lr
  40356a:	bf00      	nop
  40356c:	003d0900 	.word	0x003d0900
  403570:	007a1200 	.word	0x007a1200
  403574:	00b71b00 	.word	0x00b71b00

00403578 <sysclk_get_main_hz>:
{
  403578:	b580      	push	{r7, lr}
  40357a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40357c:	2006      	movs	r0, #6
  40357e:	4b04      	ldr	r3, [pc, #16]	; (403590 <sysclk_get_main_hz+0x18>)
  403580:	4798      	blx	r3
  403582:	4602      	mov	r2, r0
  403584:	4613      	mov	r3, r2
  403586:	009b      	lsls	r3, r3, #2
  403588:	4413      	add	r3, r2
  40358a:	009b      	lsls	r3, r3, #2
}
  40358c:	4618      	mov	r0, r3
  40358e:	bd80      	pop	{r7, pc}
  403590:	00403505 	.word	0x00403505

00403594 <sysclk_get_cpu_hz>:
{
  403594:	b580      	push	{r7, lr}
  403596:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403598:	4b02      	ldr	r3, [pc, #8]	; (4035a4 <sysclk_get_cpu_hz+0x10>)
  40359a:	4798      	blx	r3
  40359c:	4603      	mov	r3, r0
  40359e:	085b      	lsrs	r3, r3, #1
}
  4035a0:	4618      	mov	r0, r3
  4035a2:	bd80      	pop	{r7, pc}
  4035a4:	00403579 	.word	0x00403579

004035a8 <main>:
		}
	}
}

int main (void)
{
  4035a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035ac:	b087      	sub	sp, #28
  4035ae:	af00      	add	r7, sp, #0
	// system level initialization calls
	sysclk_init();
  4035b0:	4b55      	ldr	r3, [pc, #340]	; (403708 <main+0x160>)
  4035b2:	4798      	blx	r3
	board_init();
  4035b4:	4b55      	ldr	r3, [pc, #340]	; (40370c <main+0x164>)
  4035b6:	4798      	blx	r3
	configure_tc();
  4035b8:	4b55      	ldr	r3, [pc, #340]	; (403710 <main+0x168>)
  4035ba:	4798      	blx	r3
	tc_start(TC0, 0);
  4035bc:	2100      	movs	r1, #0
  4035be:	4855      	ldr	r0, [pc, #340]	; (403714 <main+0x16c>)
  4035c0:	4b55      	ldr	r3, [pc, #340]	; (403718 <main+0x170>)
  4035c2:	4798      	blx	r3
		
	// Custom configuration calls
	configure_wifi();		// configures and initializes wifi 
  4035c4:	4b55      	ldr	r3, [pc, #340]	; (40371c <main+0x174>)
  4035c6:	4798      	blx	r3
	configure_camera();		// configures and initializes camera module
  4035c8:	4b55      	ldr	r3, [pc, #340]	; (403720 <main+0x178>)
  4035ca:	4798      	blx	r3
	
	uint8_t status_code = 0;
  4035cc:	2300      	movs	r3, #0
  4035ce:	75bb      	strb	r3, [r7, #22]
	
	while(write_wifi_command_safe("reboot\r\n", "Associated]", 20000,0)){}
  4035d0:	bf00      	nop
  4035d2:	2300      	movs	r3, #0
  4035d4:	f644 6220 	movw	r2, #20000	; 0x4e20
  4035d8:	4952      	ldr	r1, [pc, #328]	; (403724 <main+0x17c>)
  4035da:	4853      	ldr	r0, [pc, #332]	; (403728 <main+0x180>)
  4035dc:	4c53      	ldr	r4, [pc, #332]	; (40372c <main+0x184>)
  4035de:	47a0      	blx	r4
  4035e0:	4603      	mov	r3, r0
  4035e2:	2b00      	cmp	r3, #0
  4035e4:	d1f5      	bne.n	4035d2 <main+0x2a>
	
	status_code = write_wifi_command_safe("set sy c p off\r\n","Set OK",100,0);
  4035e6:	2300      	movs	r3, #0
  4035e8:	2264      	movs	r2, #100	; 0x64
  4035ea:	4951      	ldr	r1, [pc, #324]	; (403730 <main+0x188>)
  4035ec:	4851      	ldr	r0, [pc, #324]	; (403734 <main+0x18c>)
  4035ee:	4c4f      	ldr	r4, [pc, #316]	; (40372c <main+0x184>)
  4035f0:	47a0      	blx	r4
  4035f2:	4603      	mov	r3, r0
  4035f4:	75bb      	strb	r3, [r7, #22]
	
	status_code = write_wifi_command_safe("set sy c e off\r\n","Set OK", 100, 0);
  4035f6:	2300      	movs	r3, #0
  4035f8:	2264      	movs	r2, #100	; 0x64
  4035fa:	494d      	ldr	r1, [pc, #308]	; (403730 <main+0x188>)
  4035fc:	484e      	ldr	r0, [pc, #312]	; (403738 <main+0x190>)
  4035fe:	4c4b      	ldr	r4, [pc, #300]	; (40372c <main+0x184>)
  403600:	47a0      	blx	r4
  403602:	4603      	mov	r3, r0
  403604:	75bb      	strb	r3, [r7, #22]
	
	configure_i2s(); // microphone configuration
  403606:	4b4d      	ldr	r3, [pc, #308]	; (40373c <main+0x194>)
  403608:	4798      	blx	r3
	
	uint8_t audio_ws_handle = open_websocket(5); // try 5 times to open the socket
  40360a:	2005      	movs	r0, #5
  40360c:	4b4c      	ldr	r3, [pc, #304]	; (403740 <main+0x198>)
  40360e:	4798      	blx	r3
  403610:	4603      	mov	r3, r0
  403612:	75fb      	strb	r3, [r7, #23]
	//uint8_t image_ws_handle = open_websocket(5);

	start_i2s_capture();
  403614:	4b4b      	ldr	r3, [pc, #300]	; (403744 <main+0x19c>)
  403616:	4798      	blx	r3
		
	while(1) {
		/*if(wifi_setup_flag) {	// if the user pressed the wifi setup button, 
			setup_wifi();		// the wifi chip tries to reassociate to a new network
		}*/
		if (audio_ws_handle != NO_WEBSOCKET_OPEN){
  403618:	7dfb      	ldrb	r3, [r7, #23]
  40361a:	2b0a      	cmp	r3, #10
  40361c:	d01c      	beq.n	403658 <main+0xb0>
			//websocket open
			status_code = send_data_ws(i2s_rec_buf, audio_ws_handle);
  40361e:	7dfb      	ldrb	r3, [r7, #23]
  403620:	4619      	mov	r1, r3
  403622:	4849      	ldr	r0, [pc, #292]	; (403748 <main+0x1a0>)
  403624:	4b49      	ldr	r3, [pc, #292]	; (40374c <main+0x1a4>)
  403626:	4798      	blx	r3
  403628:	4603      	mov	r3, r0
  40362a:	75bb      	strb	r3, [r7, #22]
			if(status_code == COMMAND_STCLOSE){
  40362c:	7dbb      	ldrb	r3, [r7, #22]
  40362e:	2b03      	cmp	r3, #3
  403630:	d102      	bne.n	403638 <main+0x90>
				audio_ws_handle = NO_WEBSOCKET_OPEN;
  403632:	230a      	movs	r3, #10
  403634:	75fb      	strb	r3, [r7, #23]
  403636:	e7ef      	b.n	403618 <main+0x70>
			} else if (status_code == COMMAND_FAILURE){
  403638:	7dbb      	ldrb	r3, [r7, #22]
  40363a:	2b01      	cmp	r3, #1
  40363c:	d1ec      	bne.n	403618 <main+0x70>
				if(check_ws_handle(audio_ws_handle) != COMMAND_SUCCESS){
  40363e:	7dfb      	ldrb	r3, [r7, #23]
  403640:	4618      	mov	r0, r3
  403642:	4b43      	ldr	r3, [pc, #268]	; (403750 <main+0x1a8>)
  403644:	4798      	blx	r3
  403646:	4603      	mov	r3, r0
  403648:	2b00      	cmp	r3, #0
  40364a:	d0e5      	beq.n	403618 <main+0x70>
					audio_ws_handle = open_websocket(3);
  40364c:	2003      	movs	r0, #3
  40364e:	4b3c      	ldr	r3, [pc, #240]	; (403740 <main+0x198>)
  403650:	4798      	blx	r3
  403652:	4603      	mov	r3, r0
  403654:	75fb      	strb	r3, [r7, #23]
  403656:	e7df      	b.n	403618 <main+0x70>
			}
		} else{
			// websocket not open
			// wait a minute, then try to reopen
			// (for now, less than a minute)
			write_wifi_command_safe("close all\r\n","Success",100,0);
  403658:	2300      	movs	r3, #0
  40365a:	2264      	movs	r2, #100	; 0x64
  40365c:	493d      	ldr	r1, [pc, #244]	; (403754 <main+0x1ac>)
  40365e:	483e      	ldr	r0, [pc, #248]	; (403758 <main+0x1b0>)
  403660:	4c32      	ldr	r4, [pc, #200]	; (40372c <main+0x184>)
  403662:	47a0      	blx	r4
			delay_ms(20000);
  403664:	4b3d      	ldr	r3, [pc, #244]	; (40375c <main+0x1b4>)
  403666:	4798      	blx	r3
  403668:	4603      	mov	r3, r0
  40366a:	4619      	mov	r1, r3
  40366c:	f04f 0200 	mov.w	r2, #0
  403670:	460b      	mov	r3, r1
  403672:	4614      	mov	r4, r2
  403674:	00a0      	lsls	r0, r4, #2
  403676:	60f8      	str	r0, [r7, #12]
  403678:	68f8      	ldr	r0, [r7, #12]
  40367a:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  40367e:	60f8      	str	r0, [r7, #12]
  403680:	009b      	lsls	r3, r3, #2
  403682:	60bb      	str	r3, [r7, #8]
  403684:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  403688:	185b      	adds	r3, r3, r1
  40368a:	eb44 0402 	adc.w	r4, r4, r2
  40368e:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  403692:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  403696:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  40369a:	4643      	mov	r3, r8
  40369c:	464c      	mov	r4, r9
  40369e:	1a5b      	subs	r3, r3, r1
  4036a0:	eb64 0402 	sbc.w	r4, r4, r2
  4036a4:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  4036a8:	ea4b 7b13 	orr.w	fp, fp, r3, lsr #28
  4036ac:	ea4f 1a03 	mov.w	sl, r3, lsl #4
  4036b0:	4653      	mov	r3, sl
  4036b2:	465c      	mov	r4, fp
  4036b4:	185b      	adds	r3, r3, r1
  4036b6:	eb44 0402 	adc.w	r4, r4, r2
  4036ba:	0162      	lsls	r2, r4, #5
  4036bc:	607a      	str	r2, [r7, #4]
  4036be:	687a      	ldr	r2, [r7, #4]
  4036c0:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
  4036c4:	607a      	str	r2, [r7, #4]
  4036c6:	015b      	lsls	r3, r3, #5
  4036c8:	603b      	str	r3, [r7, #0]
  4036ca:	e9d7 3400 	ldrd	r3, r4, [r7]
  4036ce:	4619      	mov	r1, r3
  4036d0:	4622      	mov	r2, r4
  4036d2:	f243 63af 	movw	r3, #13999	; 0x36af
  4036d6:	f04f 0400 	mov.w	r4, #0
  4036da:	18cd      	adds	r5, r1, r3
  4036dc:	eb42 0604 	adc.w	r6, r2, r4
  4036e0:	4628      	mov	r0, r5
  4036e2:	4631      	mov	r1, r6
  4036e4:	4c1e      	ldr	r4, [pc, #120]	; (403760 <main+0x1b8>)
  4036e6:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4036ea:	f04f 0300 	mov.w	r3, #0
  4036ee:	47a0      	blx	r4
  4036f0:	4603      	mov	r3, r0
  4036f2:	460c      	mov	r4, r1
  4036f4:	4618      	mov	r0, r3
  4036f6:	4b1b      	ldr	r3, [pc, #108]	; (403764 <main+0x1bc>)
  4036f8:	4798      	blx	r3
			audio_ws_handle = open_websocket(5); // try 5 times to open the socket
  4036fa:	2005      	movs	r0, #5
  4036fc:	4b10      	ldr	r3, [pc, #64]	; (403740 <main+0x198>)
  4036fe:	4798      	blx	r3
  403700:	4603      	mov	r3, r0
  403702:	75fb      	strb	r3, [r7, #23]
		if (audio_ws_handle != NO_WEBSOCKET_OPEN){
  403704:	e788      	b.n	403618 <main+0x70>
  403706:	bf00      	nop
  403708:	00402599 	.word	0x00402599
  40370c:	00403059 	.word	0x00403059
  403710:	00401af9 	.word	0x00401af9
  403714:	40010000 	.word	0x40010000
  403718:	0040041d 	.word	0x0040041d
  40371c:	00402281 	.word	0x00402281
  403720:	00401441 	.word	0x00401441
  403724:	00409474 	.word	0x00409474
  403728:	00409480 	.word	0x00409480
  40372c:	00402069 	.word	0x00402069
  403730:	0040948c 	.word	0x0040948c
  403734:	00409494 	.word	0x00409494
  403738:	004094a8 	.word	0x004094a8
  40373c:	004007b1 	.word	0x004007b1
  403740:	0040218d 	.word	0x0040218d
  403744:	004006f9 	.word	0x004006f9
  403748:	200009dc 	.word	0x200009dc
  40374c:	004021fd 	.word	0x004021fd
  403750:	0040222d 	.word	0x0040222d
  403754:	004094bc 	.word	0x004094bc
  403758:	004094c4 	.word	0x004094c4
  40375c:	00403595 	.word	0x00403595
  403760:	00403769 	.word	0x00403769
  403764:	20000001 	.word	0x20000001

00403768 <__aeabi_uldivmod>:
  403768:	b953      	cbnz	r3, 403780 <__aeabi_uldivmod+0x18>
  40376a:	b94a      	cbnz	r2, 403780 <__aeabi_uldivmod+0x18>
  40376c:	2900      	cmp	r1, #0
  40376e:	bf08      	it	eq
  403770:	2800      	cmpeq	r0, #0
  403772:	bf1c      	itt	ne
  403774:	f04f 31ff 	movne.w	r1, #4294967295
  403778:	f04f 30ff 	movne.w	r0, #4294967295
  40377c:	f000 b97a 	b.w	403a74 <__aeabi_idiv0>
  403780:	f1ad 0c08 	sub.w	ip, sp, #8
  403784:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403788:	f000 f806 	bl	403798 <__udivmoddi4>
  40378c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403790:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403794:	b004      	add	sp, #16
  403796:	4770      	bx	lr

00403798 <__udivmoddi4>:
  403798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40379c:	468c      	mov	ip, r1
  40379e:	460d      	mov	r5, r1
  4037a0:	4604      	mov	r4, r0
  4037a2:	9e08      	ldr	r6, [sp, #32]
  4037a4:	2b00      	cmp	r3, #0
  4037a6:	d151      	bne.n	40384c <__udivmoddi4+0xb4>
  4037a8:	428a      	cmp	r2, r1
  4037aa:	4617      	mov	r7, r2
  4037ac:	d96d      	bls.n	40388a <__udivmoddi4+0xf2>
  4037ae:	fab2 fe82 	clz	lr, r2
  4037b2:	f1be 0f00 	cmp.w	lr, #0
  4037b6:	d00b      	beq.n	4037d0 <__udivmoddi4+0x38>
  4037b8:	f1ce 0c20 	rsb	ip, lr, #32
  4037bc:	fa01 f50e 	lsl.w	r5, r1, lr
  4037c0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4037c4:	fa02 f70e 	lsl.w	r7, r2, lr
  4037c8:	ea4c 0c05 	orr.w	ip, ip, r5
  4037cc:	fa00 f40e 	lsl.w	r4, r0, lr
  4037d0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4037d4:	0c25      	lsrs	r5, r4, #16
  4037d6:	fbbc f8fa 	udiv	r8, ip, sl
  4037da:	fa1f f987 	uxth.w	r9, r7
  4037de:	fb0a cc18 	mls	ip, sl, r8, ip
  4037e2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4037e6:	fb08 f309 	mul.w	r3, r8, r9
  4037ea:	42ab      	cmp	r3, r5
  4037ec:	d90a      	bls.n	403804 <__udivmoddi4+0x6c>
  4037ee:	19ed      	adds	r5, r5, r7
  4037f0:	f108 32ff 	add.w	r2, r8, #4294967295
  4037f4:	f080 8123 	bcs.w	403a3e <__udivmoddi4+0x2a6>
  4037f8:	42ab      	cmp	r3, r5
  4037fa:	f240 8120 	bls.w	403a3e <__udivmoddi4+0x2a6>
  4037fe:	f1a8 0802 	sub.w	r8, r8, #2
  403802:	443d      	add	r5, r7
  403804:	1aed      	subs	r5, r5, r3
  403806:	b2a4      	uxth	r4, r4
  403808:	fbb5 f0fa 	udiv	r0, r5, sl
  40380c:	fb0a 5510 	mls	r5, sl, r0, r5
  403810:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403814:	fb00 f909 	mul.w	r9, r0, r9
  403818:	45a1      	cmp	r9, r4
  40381a:	d909      	bls.n	403830 <__udivmoddi4+0x98>
  40381c:	19e4      	adds	r4, r4, r7
  40381e:	f100 33ff 	add.w	r3, r0, #4294967295
  403822:	f080 810a 	bcs.w	403a3a <__udivmoddi4+0x2a2>
  403826:	45a1      	cmp	r9, r4
  403828:	f240 8107 	bls.w	403a3a <__udivmoddi4+0x2a2>
  40382c:	3802      	subs	r0, #2
  40382e:	443c      	add	r4, r7
  403830:	eba4 0409 	sub.w	r4, r4, r9
  403834:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403838:	2100      	movs	r1, #0
  40383a:	2e00      	cmp	r6, #0
  40383c:	d061      	beq.n	403902 <__udivmoddi4+0x16a>
  40383e:	fa24 f40e 	lsr.w	r4, r4, lr
  403842:	2300      	movs	r3, #0
  403844:	6034      	str	r4, [r6, #0]
  403846:	6073      	str	r3, [r6, #4]
  403848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40384c:	428b      	cmp	r3, r1
  40384e:	d907      	bls.n	403860 <__udivmoddi4+0xc8>
  403850:	2e00      	cmp	r6, #0
  403852:	d054      	beq.n	4038fe <__udivmoddi4+0x166>
  403854:	2100      	movs	r1, #0
  403856:	e886 0021 	stmia.w	r6, {r0, r5}
  40385a:	4608      	mov	r0, r1
  40385c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403860:	fab3 f183 	clz	r1, r3
  403864:	2900      	cmp	r1, #0
  403866:	f040 808e 	bne.w	403986 <__udivmoddi4+0x1ee>
  40386a:	42ab      	cmp	r3, r5
  40386c:	d302      	bcc.n	403874 <__udivmoddi4+0xdc>
  40386e:	4282      	cmp	r2, r0
  403870:	f200 80fa 	bhi.w	403a68 <__udivmoddi4+0x2d0>
  403874:	1a84      	subs	r4, r0, r2
  403876:	eb65 0503 	sbc.w	r5, r5, r3
  40387a:	2001      	movs	r0, #1
  40387c:	46ac      	mov	ip, r5
  40387e:	2e00      	cmp	r6, #0
  403880:	d03f      	beq.n	403902 <__udivmoddi4+0x16a>
  403882:	e886 1010 	stmia.w	r6, {r4, ip}
  403886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40388a:	b912      	cbnz	r2, 403892 <__udivmoddi4+0xfa>
  40388c:	2701      	movs	r7, #1
  40388e:	fbb7 f7f2 	udiv	r7, r7, r2
  403892:	fab7 fe87 	clz	lr, r7
  403896:	f1be 0f00 	cmp.w	lr, #0
  40389a:	d134      	bne.n	403906 <__udivmoddi4+0x16e>
  40389c:	1beb      	subs	r3, r5, r7
  40389e:	0c3a      	lsrs	r2, r7, #16
  4038a0:	fa1f fc87 	uxth.w	ip, r7
  4038a4:	2101      	movs	r1, #1
  4038a6:	fbb3 f8f2 	udiv	r8, r3, r2
  4038aa:	0c25      	lsrs	r5, r4, #16
  4038ac:	fb02 3318 	mls	r3, r2, r8, r3
  4038b0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4038b4:	fb0c f308 	mul.w	r3, ip, r8
  4038b8:	42ab      	cmp	r3, r5
  4038ba:	d907      	bls.n	4038cc <__udivmoddi4+0x134>
  4038bc:	19ed      	adds	r5, r5, r7
  4038be:	f108 30ff 	add.w	r0, r8, #4294967295
  4038c2:	d202      	bcs.n	4038ca <__udivmoddi4+0x132>
  4038c4:	42ab      	cmp	r3, r5
  4038c6:	f200 80d1 	bhi.w	403a6c <__udivmoddi4+0x2d4>
  4038ca:	4680      	mov	r8, r0
  4038cc:	1aed      	subs	r5, r5, r3
  4038ce:	b2a3      	uxth	r3, r4
  4038d0:	fbb5 f0f2 	udiv	r0, r5, r2
  4038d4:	fb02 5510 	mls	r5, r2, r0, r5
  4038d8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4038dc:	fb0c fc00 	mul.w	ip, ip, r0
  4038e0:	45a4      	cmp	ip, r4
  4038e2:	d907      	bls.n	4038f4 <__udivmoddi4+0x15c>
  4038e4:	19e4      	adds	r4, r4, r7
  4038e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4038ea:	d202      	bcs.n	4038f2 <__udivmoddi4+0x15a>
  4038ec:	45a4      	cmp	ip, r4
  4038ee:	f200 80b8 	bhi.w	403a62 <__udivmoddi4+0x2ca>
  4038f2:	4618      	mov	r0, r3
  4038f4:	eba4 040c 	sub.w	r4, r4, ip
  4038f8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4038fc:	e79d      	b.n	40383a <__udivmoddi4+0xa2>
  4038fe:	4631      	mov	r1, r6
  403900:	4630      	mov	r0, r6
  403902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403906:	f1ce 0420 	rsb	r4, lr, #32
  40390a:	fa05 f30e 	lsl.w	r3, r5, lr
  40390e:	fa07 f70e 	lsl.w	r7, r7, lr
  403912:	fa20 f804 	lsr.w	r8, r0, r4
  403916:	0c3a      	lsrs	r2, r7, #16
  403918:	fa25 f404 	lsr.w	r4, r5, r4
  40391c:	ea48 0803 	orr.w	r8, r8, r3
  403920:	fbb4 f1f2 	udiv	r1, r4, r2
  403924:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403928:	fb02 4411 	mls	r4, r2, r1, r4
  40392c:	fa1f fc87 	uxth.w	ip, r7
  403930:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403934:	fb01 f30c 	mul.w	r3, r1, ip
  403938:	42ab      	cmp	r3, r5
  40393a:	fa00 f40e 	lsl.w	r4, r0, lr
  40393e:	d909      	bls.n	403954 <__udivmoddi4+0x1bc>
  403940:	19ed      	adds	r5, r5, r7
  403942:	f101 30ff 	add.w	r0, r1, #4294967295
  403946:	f080 808a 	bcs.w	403a5e <__udivmoddi4+0x2c6>
  40394a:	42ab      	cmp	r3, r5
  40394c:	f240 8087 	bls.w	403a5e <__udivmoddi4+0x2c6>
  403950:	3902      	subs	r1, #2
  403952:	443d      	add	r5, r7
  403954:	1aeb      	subs	r3, r5, r3
  403956:	fa1f f588 	uxth.w	r5, r8
  40395a:	fbb3 f0f2 	udiv	r0, r3, r2
  40395e:	fb02 3310 	mls	r3, r2, r0, r3
  403962:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403966:	fb00 f30c 	mul.w	r3, r0, ip
  40396a:	42ab      	cmp	r3, r5
  40396c:	d907      	bls.n	40397e <__udivmoddi4+0x1e6>
  40396e:	19ed      	adds	r5, r5, r7
  403970:	f100 38ff 	add.w	r8, r0, #4294967295
  403974:	d26f      	bcs.n	403a56 <__udivmoddi4+0x2be>
  403976:	42ab      	cmp	r3, r5
  403978:	d96d      	bls.n	403a56 <__udivmoddi4+0x2be>
  40397a:	3802      	subs	r0, #2
  40397c:	443d      	add	r5, r7
  40397e:	1aeb      	subs	r3, r5, r3
  403980:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403984:	e78f      	b.n	4038a6 <__udivmoddi4+0x10e>
  403986:	f1c1 0720 	rsb	r7, r1, #32
  40398a:	fa22 f807 	lsr.w	r8, r2, r7
  40398e:	408b      	lsls	r3, r1
  403990:	fa05 f401 	lsl.w	r4, r5, r1
  403994:	ea48 0303 	orr.w	r3, r8, r3
  403998:	fa20 fe07 	lsr.w	lr, r0, r7
  40399c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4039a0:	40fd      	lsrs	r5, r7
  4039a2:	ea4e 0e04 	orr.w	lr, lr, r4
  4039a6:	fbb5 f9fc 	udiv	r9, r5, ip
  4039aa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4039ae:	fb0c 5519 	mls	r5, ip, r9, r5
  4039b2:	fa1f f883 	uxth.w	r8, r3
  4039b6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4039ba:	fb09 f408 	mul.w	r4, r9, r8
  4039be:	42ac      	cmp	r4, r5
  4039c0:	fa02 f201 	lsl.w	r2, r2, r1
  4039c4:	fa00 fa01 	lsl.w	sl, r0, r1
  4039c8:	d908      	bls.n	4039dc <__udivmoddi4+0x244>
  4039ca:	18ed      	adds	r5, r5, r3
  4039cc:	f109 30ff 	add.w	r0, r9, #4294967295
  4039d0:	d243      	bcs.n	403a5a <__udivmoddi4+0x2c2>
  4039d2:	42ac      	cmp	r4, r5
  4039d4:	d941      	bls.n	403a5a <__udivmoddi4+0x2c2>
  4039d6:	f1a9 0902 	sub.w	r9, r9, #2
  4039da:	441d      	add	r5, r3
  4039dc:	1b2d      	subs	r5, r5, r4
  4039de:	fa1f fe8e 	uxth.w	lr, lr
  4039e2:	fbb5 f0fc 	udiv	r0, r5, ip
  4039e6:	fb0c 5510 	mls	r5, ip, r0, r5
  4039ea:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4039ee:	fb00 f808 	mul.w	r8, r0, r8
  4039f2:	45a0      	cmp	r8, r4
  4039f4:	d907      	bls.n	403a06 <__udivmoddi4+0x26e>
  4039f6:	18e4      	adds	r4, r4, r3
  4039f8:	f100 35ff 	add.w	r5, r0, #4294967295
  4039fc:	d229      	bcs.n	403a52 <__udivmoddi4+0x2ba>
  4039fe:	45a0      	cmp	r8, r4
  403a00:	d927      	bls.n	403a52 <__udivmoddi4+0x2ba>
  403a02:	3802      	subs	r0, #2
  403a04:	441c      	add	r4, r3
  403a06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403a0a:	eba4 0408 	sub.w	r4, r4, r8
  403a0e:	fba0 8902 	umull	r8, r9, r0, r2
  403a12:	454c      	cmp	r4, r9
  403a14:	46c6      	mov	lr, r8
  403a16:	464d      	mov	r5, r9
  403a18:	d315      	bcc.n	403a46 <__udivmoddi4+0x2ae>
  403a1a:	d012      	beq.n	403a42 <__udivmoddi4+0x2aa>
  403a1c:	b156      	cbz	r6, 403a34 <__udivmoddi4+0x29c>
  403a1e:	ebba 030e 	subs.w	r3, sl, lr
  403a22:	eb64 0405 	sbc.w	r4, r4, r5
  403a26:	fa04 f707 	lsl.w	r7, r4, r7
  403a2a:	40cb      	lsrs	r3, r1
  403a2c:	431f      	orrs	r7, r3
  403a2e:	40cc      	lsrs	r4, r1
  403a30:	6037      	str	r7, [r6, #0]
  403a32:	6074      	str	r4, [r6, #4]
  403a34:	2100      	movs	r1, #0
  403a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a3a:	4618      	mov	r0, r3
  403a3c:	e6f8      	b.n	403830 <__udivmoddi4+0x98>
  403a3e:	4690      	mov	r8, r2
  403a40:	e6e0      	b.n	403804 <__udivmoddi4+0x6c>
  403a42:	45c2      	cmp	sl, r8
  403a44:	d2ea      	bcs.n	403a1c <__udivmoddi4+0x284>
  403a46:	ebb8 0e02 	subs.w	lr, r8, r2
  403a4a:	eb69 0503 	sbc.w	r5, r9, r3
  403a4e:	3801      	subs	r0, #1
  403a50:	e7e4      	b.n	403a1c <__udivmoddi4+0x284>
  403a52:	4628      	mov	r0, r5
  403a54:	e7d7      	b.n	403a06 <__udivmoddi4+0x26e>
  403a56:	4640      	mov	r0, r8
  403a58:	e791      	b.n	40397e <__udivmoddi4+0x1e6>
  403a5a:	4681      	mov	r9, r0
  403a5c:	e7be      	b.n	4039dc <__udivmoddi4+0x244>
  403a5e:	4601      	mov	r1, r0
  403a60:	e778      	b.n	403954 <__udivmoddi4+0x1bc>
  403a62:	3802      	subs	r0, #2
  403a64:	443c      	add	r4, r7
  403a66:	e745      	b.n	4038f4 <__udivmoddi4+0x15c>
  403a68:	4608      	mov	r0, r1
  403a6a:	e708      	b.n	40387e <__udivmoddi4+0xe6>
  403a6c:	f1a8 0802 	sub.w	r8, r8, #2
  403a70:	443d      	add	r5, r7
  403a72:	e72b      	b.n	4038cc <__udivmoddi4+0x134>

00403a74 <__aeabi_idiv0>:
  403a74:	4770      	bx	lr
  403a76:	bf00      	nop

00403a78 <__libc_init_array>:
  403a78:	b570      	push	{r4, r5, r6, lr}
  403a7a:	4e0f      	ldr	r6, [pc, #60]	; (403ab8 <__libc_init_array+0x40>)
  403a7c:	4d0f      	ldr	r5, [pc, #60]	; (403abc <__libc_init_array+0x44>)
  403a7e:	1b76      	subs	r6, r6, r5
  403a80:	10b6      	asrs	r6, r6, #2
  403a82:	bf18      	it	ne
  403a84:	2400      	movne	r4, #0
  403a86:	d005      	beq.n	403a94 <__libc_init_array+0x1c>
  403a88:	3401      	adds	r4, #1
  403a8a:	f855 3b04 	ldr.w	r3, [r5], #4
  403a8e:	4798      	blx	r3
  403a90:	42a6      	cmp	r6, r4
  403a92:	d1f9      	bne.n	403a88 <__libc_init_array+0x10>
  403a94:	4e0a      	ldr	r6, [pc, #40]	; (403ac0 <__libc_init_array+0x48>)
  403a96:	4d0b      	ldr	r5, [pc, #44]	; (403ac4 <__libc_init_array+0x4c>)
  403a98:	1b76      	subs	r6, r6, r5
  403a9a:	f005 fe5d 	bl	409758 <_init>
  403a9e:	10b6      	asrs	r6, r6, #2
  403aa0:	bf18      	it	ne
  403aa2:	2400      	movne	r4, #0
  403aa4:	d006      	beq.n	403ab4 <__libc_init_array+0x3c>
  403aa6:	3401      	adds	r4, #1
  403aa8:	f855 3b04 	ldr.w	r3, [r5], #4
  403aac:	4798      	blx	r3
  403aae:	42a6      	cmp	r6, r4
  403ab0:	d1f9      	bne.n	403aa6 <__libc_init_array+0x2e>
  403ab2:	bd70      	pop	{r4, r5, r6, pc}
  403ab4:	bd70      	pop	{r4, r5, r6, pc}
  403ab6:	bf00      	nop
  403ab8:	00409764 	.word	0x00409764
  403abc:	00409764 	.word	0x00409764
  403ac0:	0040976c 	.word	0x0040976c
  403ac4:	00409764 	.word	0x00409764

00403ac8 <memset>:
  403ac8:	b470      	push	{r4, r5, r6}
  403aca:	0786      	lsls	r6, r0, #30
  403acc:	d046      	beq.n	403b5c <memset+0x94>
  403ace:	1e54      	subs	r4, r2, #1
  403ad0:	2a00      	cmp	r2, #0
  403ad2:	d041      	beq.n	403b58 <memset+0x90>
  403ad4:	b2ca      	uxtb	r2, r1
  403ad6:	4603      	mov	r3, r0
  403ad8:	e002      	b.n	403ae0 <memset+0x18>
  403ada:	f114 34ff 	adds.w	r4, r4, #4294967295
  403ade:	d33b      	bcc.n	403b58 <memset+0x90>
  403ae0:	f803 2b01 	strb.w	r2, [r3], #1
  403ae4:	079d      	lsls	r5, r3, #30
  403ae6:	d1f8      	bne.n	403ada <memset+0x12>
  403ae8:	2c03      	cmp	r4, #3
  403aea:	d92e      	bls.n	403b4a <memset+0x82>
  403aec:	b2cd      	uxtb	r5, r1
  403aee:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403af2:	2c0f      	cmp	r4, #15
  403af4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403af8:	d919      	bls.n	403b2e <memset+0x66>
  403afa:	f103 0210 	add.w	r2, r3, #16
  403afe:	4626      	mov	r6, r4
  403b00:	3e10      	subs	r6, #16
  403b02:	2e0f      	cmp	r6, #15
  403b04:	f842 5c10 	str.w	r5, [r2, #-16]
  403b08:	f842 5c0c 	str.w	r5, [r2, #-12]
  403b0c:	f842 5c08 	str.w	r5, [r2, #-8]
  403b10:	f842 5c04 	str.w	r5, [r2, #-4]
  403b14:	f102 0210 	add.w	r2, r2, #16
  403b18:	d8f2      	bhi.n	403b00 <memset+0x38>
  403b1a:	f1a4 0210 	sub.w	r2, r4, #16
  403b1e:	f022 020f 	bic.w	r2, r2, #15
  403b22:	f004 040f 	and.w	r4, r4, #15
  403b26:	3210      	adds	r2, #16
  403b28:	2c03      	cmp	r4, #3
  403b2a:	4413      	add	r3, r2
  403b2c:	d90d      	bls.n	403b4a <memset+0x82>
  403b2e:	461e      	mov	r6, r3
  403b30:	4622      	mov	r2, r4
  403b32:	3a04      	subs	r2, #4
  403b34:	2a03      	cmp	r2, #3
  403b36:	f846 5b04 	str.w	r5, [r6], #4
  403b3a:	d8fa      	bhi.n	403b32 <memset+0x6a>
  403b3c:	1f22      	subs	r2, r4, #4
  403b3e:	f022 0203 	bic.w	r2, r2, #3
  403b42:	3204      	adds	r2, #4
  403b44:	4413      	add	r3, r2
  403b46:	f004 0403 	and.w	r4, r4, #3
  403b4a:	b12c      	cbz	r4, 403b58 <memset+0x90>
  403b4c:	b2c9      	uxtb	r1, r1
  403b4e:	441c      	add	r4, r3
  403b50:	f803 1b01 	strb.w	r1, [r3], #1
  403b54:	429c      	cmp	r4, r3
  403b56:	d1fb      	bne.n	403b50 <memset+0x88>
  403b58:	bc70      	pop	{r4, r5, r6}
  403b5a:	4770      	bx	lr
  403b5c:	4614      	mov	r4, r2
  403b5e:	4603      	mov	r3, r0
  403b60:	e7c2      	b.n	403ae8 <memset+0x20>
  403b62:	bf00      	nop

00403b64 <sprintf>:
  403b64:	b40e      	push	{r1, r2, r3}
  403b66:	b5f0      	push	{r4, r5, r6, r7, lr}
  403b68:	b09c      	sub	sp, #112	; 0x70
  403b6a:	ab21      	add	r3, sp, #132	; 0x84
  403b6c:	490f      	ldr	r1, [pc, #60]	; (403bac <sprintf+0x48>)
  403b6e:	f853 2b04 	ldr.w	r2, [r3], #4
  403b72:	9301      	str	r3, [sp, #4]
  403b74:	4605      	mov	r5, r0
  403b76:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403b7a:	6808      	ldr	r0, [r1, #0]
  403b7c:	9502      	str	r5, [sp, #8]
  403b7e:	f44f 7702 	mov.w	r7, #520	; 0x208
  403b82:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403b86:	a902      	add	r1, sp, #8
  403b88:	9506      	str	r5, [sp, #24]
  403b8a:	f8ad 7014 	strh.w	r7, [sp, #20]
  403b8e:	9404      	str	r4, [sp, #16]
  403b90:	9407      	str	r4, [sp, #28]
  403b92:	f8ad 6016 	strh.w	r6, [sp, #22]
  403b96:	f000 fae5 	bl	404164 <_svfprintf_r>
  403b9a:	9b02      	ldr	r3, [sp, #8]
  403b9c:	2200      	movs	r2, #0
  403b9e:	701a      	strb	r2, [r3, #0]
  403ba0:	b01c      	add	sp, #112	; 0x70
  403ba2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403ba6:	b003      	add	sp, #12
  403ba8:	4770      	bx	lr
  403baa:	bf00      	nop
  403bac:	20000010 	.word	0x20000010
	...

00403bc0 <strlen>:
  403bc0:	f890 f000 	pld	[r0]
  403bc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403bc8:	f020 0107 	bic.w	r1, r0, #7
  403bcc:	f06f 0c00 	mvn.w	ip, #0
  403bd0:	f010 0407 	ands.w	r4, r0, #7
  403bd4:	f891 f020 	pld	[r1, #32]
  403bd8:	f040 8049 	bne.w	403c6e <strlen+0xae>
  403bdc:	f04f 0400 	mov.w	r4, #0
  403be0:	f06f 0007 	mvn.w	r0, #7
  403be4:	e9d1 2300 	ldrd	r2, r3, [r1]
  403be8:	f891 f040 	pld	[r1, #64]	; 0x40
  403bec:	f100 0008 	add.w	r0, r0, #8
  403bf0:	fa82 f24c 	uadd8	r2, r2, ip
  403bf4:	faa4 f28c 	sel	r2, r4, ip
  403bf8:	fa83 f34c 	uadd8	r3, r3, ip
  403bfc:	faa2 f38c 	sel	r3, r2, ip
  403c00:	bb4b      	cbnz	r3, 403c56 <strlen+0x96>
  403c02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403c06:	fa82 f24c 	uadd8	r2, r2, ip
  403c0a:	f100 0008 	add.w	r0, r0, #8
  403c0e:	faa4 f28c 	sel	r2, r4, ip
  403c12:	fa83 f34c 	uadd8	r3, r3, ip
  403c16:	faa2 f38c 	sel	r3, r2, ip
  403c1a:	b9e3      	cbnz	r3, 403c56 <strlen+0x96>
  403c1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403c20:	fa82 f24c 	uadd8	r2, r2, ip
  403c24:	f100 0008 	add.w	r0, r0, #8
  403c28:	faa4 f28c 	sel	r2, r4, ip
  403c2c:	fa83 f34c 	uadd8	r3, r3, ip
  403c30:	faa2 f38c 	sel	r3, r2, ip
  403c34:	b97b      	cbnz	r3, 403c56 <strlen+0x96>
  403c36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403c3a:	f101 0120 	add.w	r1, r1, #32
  403c3e:	fa82 f24c 	uadd8	r2, r2, ip
  403c42:	f100 0008 	add.w	r0, r0, #8
  403c46:	faa4 f28c 	sel	r2, r4, ip
  403c4a:	fa83 f34c 	uadd8	r3, r3, ip
  403c4e:	faa2 f38c 	sel	r3, r2, ip
  403c52:	2b00      	cmp	r3, #0
  403c54:	d0c6      	beq.n	403be4 <strlen+0x24>
  403c56:	2a00      	cmp	r2, #0
  403c58:	bf04      	itt	eq
  403c5a:	3004      	addeq	r0, #4
  403c5c:	461a      	moveq	r2, r3
  403c5e:	ba12      	rev	r2, r2
  403c60:	fab2 f282 	clz	r2, r2
  403c64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403c68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403c6c:	4770      	bx	lr
  403c6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  403c72:	f004 0503 	and.w	r5, r4, #3
  403c76:	f1c4 0000 	rsb	r0, r4, #0
  403c7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403c7e:	f014 0f04 	tst.w	r4, #4
  403c82:	f891 f040 	pld	[r1, #64]	; 0x40
  403c86:	fa0c f505 	lsl.w	r5, ip, r5
  403c8a:	ea62 0205 	orn	r2, r2, r5
  403c8e:	bf1c      	itt	ne
  403c90:	ea63 0305 	ornne	r3, r3, r5
  403c94:	4662      	movne	r2, ip
  403c96:	f04f 0400 	mov.w	r4, #0
  403c9a:	e7a9      	b.n	403bf0 <strlen+0x30>

00403c9c <critical_factorization>:
  403c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403ca0:	f04f 0e01 	mov.w	lr, #1
  403ca4:	4674      	mov	r4, lr
  403ca6:	2500      	movs	r5, #0
  403ca8:	f04f 36ff 	mov.w	r6, #4294967295
  403cac:	192b      	adds	r3, r5, r4
  403cae:	428b      	cmp	r3, r1
  403cb0:	eb00 0706 	add.w	r7, r0, r6
  403cb4:	d20d      	bcs.n	403cd2 <critical_factorization+0x36>
  403cb6:	5d3f      	ldrb	r7, [r7, r4]
  403cb8:	f810 c003 	ldrb.w	ip, [r0, r3]
  403cbc:	45bc      	cmp	ip, r7
  403cbe:	d22d      	bcs.n	403d1c <critical_factorization+0x80>
  403cc0:	461d      	mov	r5, r3
  403cc2:	2401      	movs	r4, #1
  403cc4:	eba3 0e06 	sub.w	lr, r3, r6
  403cc8:	192b      	adds	r3, r5, r4
  403cca:	428b      	cmp	r3, r1
  403ccc:	eb00 0706 	add.w	r7, r0, r6
  403cd0:	d3f1      	bcc.n	403cb6 <critical_factorization+0x1a>
  403cd2:	f04f 0801 	mov.w	r8, #1
  403cd6:	f8c2 e000 	str.w	lr, [r2]
  403cda:	4644      	mov	r4, r8
  403cdc:	2500      	movs	r5, #0
  403cde:	f04f 37ff 	mov.w	r7, #4294967295
  403ce2:	192b      	adds	r3, r5, r4
  403ce4:	4299      	cmp	r1, r3
  403ce6:	eb00 0e07 	add.w	lr, r0, r7
  403cea:	d90e      	bls.n	403d0a <critical_factorization+0x6e>
  403cec:	f81e e004 	ldrb.w	lr, [lr, r4]
  403cf0:	f810 c003 	ldrb.w	ip, [r0, r3]
  403cf4:	45f4      	cmp	ip, lr
  403cf6:	d918      	bls.n	403d2a <critical_factorization+0x8e>
  403cf8:	461d      	mov	r5, r3
  403cfa:	2401      	movs	r4, #1
  403cfc:	eba3 0807 	sub.w	r8, r3, r7
  403d00:	192b      	adds	r3, r5, r4
  403d02:	4299      	cmp	r1, r3
  403d04:	eb00 0e07 	add.w	lr, r0, r7
  403d08:	d8f0      	bhi.n	403cec <critical_factorization+0x50>
  403d0a:	3701      	adds	r7, #1
  403d0c:	1c70      	adds	r0, r6, #1
  403d0e:	4287      	cmp	r7, r0
  403d10:	bf24      	itt	cs
  403d12:	f8c2 8000 	strcs.w	r8, [r2]
  403d16:	4638      	movcs	r0, r7
  403d18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d1c:	d00c      	beq.n	403d38 <critical_factorization+0x9c>
  403d1e:	f04f 0e01 	mov.w	lr, #1
  403d22:	462e      	mov	r6, r5
  403d24:	4674      	mov	r4, lr
  403d26:	4475      	add	r5, lr
  403d28:	e7c0      	b.n	403cac <critical_factorization+0x10>
  403d2a:	d00b      	beq.n	403d44 <critical_factorization+0xa8>
  403d2c:	f04f 0801 	mov.w	r8, #1
  403d30:	462f      	mov	r7, r5
  403d32:	4644      	mov	r4, r8
  403d34:	4445      	add	r5, r8
  403d36:	e7d4      	b.n	403ce2 <critical_factorization+0x46>
  403d38:	4574      	cmp	r4, lr
  403d3a:	bf12      	itee	ne
  403d3c:	3401      	addne	r4, #1
  403d3e:	461d      	moveq	r5, r3
  403d40:	2401      	moveq	r4, #1
  403d42:	e7b3      	b.n	403cac <critical_factorization+0x10>
  403d44:	4544      	cmp	r4, r8
  403d46:	bf12      	itee	ne
  403d48:	3401      	addne	r4, #1
  403d4a:	461d      	moveq	r5, r3
  403d4c:	2401      	moveq	r4, #1
  403d4e:	e7c8      	b.n	403ce2 <critical_factorization+0x46>

00403d50 <two_way_long_needle>:
  403d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d54:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  403d58:	4616      	mov	r6, r2
  403d5a:	4605      	mov	r5, r0
  403d5c:	468b      	mov	fp, r1
  403d5e:	4610      	mov	r0, r2
  403d60:	4619      	mov	r1, r3
  403d62:	aa03      	add	r2, sp, #12
  403d64:	461c      	mov	r4, r3
  403d66:	f7ff ff99 	bl	403c9c <critical_factorization>
  403d6a:	ab03      	add	r3, sp, #12
  403d6c:	4681      	mov	r9, r0
  403d6e:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  403d72:	f843 4f04 	str.w	r4, [r3, #4]!
  403d76:	4293      	cmp	r3, r2
  403d78:	d1fb      	bne.n	403d72 <two_way_long_needle+0x22>
  403d7a:	b14c      	cbz	r4, 403d90 <two_way_long_needle+0x40>
  403d7c:	1e63      	subs	r3, r4, #1
  403d7e:	1e72      	subs	r2, r6, #1
  403d80:	a804      	add	r0, sp, #16
  403d82:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403d86:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  403d8a:	f113 33ff 	adds.w	r3, r3, #4294967295
  403d8e:	d2f8      	bcs.n	403d82 <two_way_long_needle+0x32>
  403d90:	9903      	ldr	r1, [sp, #12]
  403d92:	464a      	mov	r2, r9
  403d94:	4431      	add	r1, r6
  403d96:	4630      	mov	r0, r6
  403d98:	f003 f852 	bl	406e40 <memcmp>
  403d9c:	2800      	cmp	r0, #0
  403d9e:	d16f      	bne.n	403e80 <two_way_long_needle+0x130>
  403da0:	f109 33ff 	add.w	r3, r9, #4294967295
  403da4:	9300      	str	r3, [sp, #0]
  403da6:	18f3      	adds	r3, r6, r3
  403da8:	4682      	mov	sl, r0
  403daa:	9301      	str	r3, [sp, #4]
  403dac:	4623      	mov	r3, r4
  403dae:	4680      	mov	r8, r0
  403db0:	4654      	mov	r4, sl
  403db2:	4658      	mov	r0, fp
  403db4:	469a      	mov	sl, r3
  403db6:	eb08 070a 	add.w	r7, r8, sl
  403dba:	1a3a      	subs	r2, r7, r0
  403dbc:	2100      	movs	r1, #0
  403dbe:	4428      	add	r0, r5
  403dc0:	f002 ffee 	bl	406da0 <memchr>
  403dc4:	2800      	cmp	r0, #0
  403dc6:	d156      	bne.n	403e76 <two_way_long_needle+0x126>
  403dc8:	2f00      	cmp	r7, #0
  403dca:	d054      	beq.n	403e76 <two_way_long_needle+0x126>
  403dcc:	19eb      	adds	r3, r5, r7
  403dce:	aa04      	add	r2, sp, #16
  403dd0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403dd8:	b14b      	cbz	r3, 403dee <two_way_long_needle+0x9e>
  403dda:	b124      	cbz	r4, 403de6 <two_way_long_needle+0x96>
  403ddc:	9a03      	ldr	r2, [sp, #12]
  403dde:	4293      	cmp	r3, r2
  403de0:	d201      	bcs.n	403de6 <two_way_long_needle+0x96>
  403de2:	ebaa 0302 	sub.w	r3, sl, r2
  403de6:	4498      	add	r8, r3
  403de8:	2400      	movs	r4, #0
  403dea:	4638      	mov	r0, r7
  403dec:	e7e3      	b.n	403db6 <two_way_long_needle+0x66>
  403dee:	454c      	cmp	r4, r9
  403df0:	4623      	mov	r3, r4
  403df2:	f10a 3eff 	add.w	lr, sl, #4294967295
  403df6:	bf38      	it	cc
  403df8:	464b      	movcc	r3, r9
  403dfa:	4573      	cmp	r3, lr
  403dfc:	d213      	bcs.n	403e26 <two_way_long_needle+0xd6>
  403dfe:	eb08 0203 	add.w	r2, r8, r3
  403e02:	f816 c003 	ldrb.w	ip, [r6, r3]
  403e06:	5ca8      	ldrb	r0, [r5, r2]
  403e08:	4584      	cmp	ip, r0
  403e0a:	442a      	add	r2, r5
  403e0c:	eb06 0103 	add.w	r1, r6, r3
  403e10:	d006      	beq.n	403e20 <two_way_long_needle+0xd0>
  403e12:	e02c      	b.n	403e6e <two_way_long_needle+0x11e>
  403e14:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  403e18:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403e1c:	4584      	cmp	ip, r0
  403e1e:	d126      	bne.n	403e6e <two_way_long_needle+0x11e>
  403e20:	3301      	adds	r3, #1
  403e22:	4573      	cmp	r3, lr
  403e24:	d3f6      	bcc.n	403e14 <two_way_long_needle+0xc4>
  403e26:	454c      	cmp	r4, r9
  403e28:	9900      	ldr	r1, [sp, #0]
  403e2a:	f080 8089 	bcs.w	403f40 <two_way_long_needle+0x1f0>
  403e2e:	9b00      	ldr	r3, [sp, #0]
  403e30:	eb08 0203 	add.w	r2, r8, r3
  403e34:	9b01      	ldr	r3, [sp, #4]
  403e36:	5ca8      	ldrb	r0, [r5, r2]
  403e38:	781b      	ldrb	r3, [r3, #0]
  403e3a:	4298      	cmp	r0, r3
  403e3c:	442a      	add	r2, r5
  403e3e:	d17f      	bne.n	403f40 <two_way_long_needle+0x1f0>
  403e40:	9801      	ldr	r0, [sp, #4]
  403e42:	f104 3bff 	add.w	fp, r4, #4294967295
  403e46:	e006      	b.n	403e56 <two_way_long_needle+0x106>
  403e48:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403e4c:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403e50:	45f4      	cmp	ip, lr
  403e52:	d103      	bne.n	403e5c <two_way_long_needle+0x10c>
  403e54:	4619      	mov	r1, r3
  403e56:	1e4b      	subs	r3, r1, #1
  403e58:	459b      	cmp	fp, r3
  403e5a:	d1f5      	bne.n	403e48 <two_way_long_needle+0xf8>
  403e5c:	3401      	adds	r4, #1
  403e5e:	428c      	cmp	r4, r1
  403e60:	d870      	bhi.n	403f44 <two_way_long_needle+0x1f4>
  403e62:	9c03      	ldr	r4, [sp, #12]
  403e64:	4638      	mov	r0, r7
  403e66:	44a0      	add	r8, r4
  403e68:	ebaa 0404 	sub.w	r4, sl, r4
  403e6c:	e7a3      	b.n	403db6 <two_way_long_needle+0x66>
  403e6e:	f1c9 0201 	rsb	r2, r9, #1
  403e72:	4490      	add	r8, r2
  403e74:	e7b7      	b.n	403de6 <two_way_long_needle+0x96>
  403e76:	2000      	movs	r0, #0
  403e78:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e80:	eba4 0309 	sub.w	r3, r4, r9
  403e84:	454b      	cmp	r3, r9
  403e86:	bf38      	it	cc
  403e88:	464b      	movcc	r3, r9
  403e8a:	3301      	adds	r3, #1
  403e8c:	f109 38ff 	add.w	r8, r9, #4294967295
  403e90:	9303      	str	r3, [sp, #12]
  403e92:	eb06 0308 	add.w	r3, r6, r8
  403e96:	4658      	mov	r0, fp
  403e98:	f04f 0a00 	mov.w	sl, #0
  403e9c:	46cb      	mov	fp, r9
  403e9e:	4699      	mov	r9, r3
  403ea0:	eb0a 0704 	add.w	r7, sl, r4
  403ea4:	1a3a      	subs	r2, r7, r0
  403ea6:	2100      	movs	r1, #0
  403ea8:	4428      	add	r0, r5
  403eaa:	f002 ff79 	bl	406da0 <memchr>
  403eae:	2800      	cmp	r0, #0
  403eb0:	d1e1      	bne.n	403e76 <two_way_long_needle+0x126>
  403eb2:	2f00      	cmp	r7, #0
  403eb4:	d0df      	beq.n	403e76 <two_way_long_needle+0x126>
  403eb6:	19eb      	adds	r3, r5, r7
  403eb8:	aa04      	add	r2, sp, #16
  403eba:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403ec2:	bba3      	cbnz	r3, 403f2e <two_way_long_needle+0x1de>
  403ec4:	1e61      	subs	r1, r4, #1
  403ec6:	458b      	cmp	fp, r1
  403ec8:	d215      	bcs.n	403ef6 <two_way_long_needle+0x1a6>
  403eca:	eb0a 020b 	add.w	r2, sl, fp
  403ece:	f816 300b 	ldrb.w	r3, [r6, fp]
  403ed2:	f815 e002 	ldrb.w	lr, [r5, r2]
  403ed6:	459e      	cmp	lr, r3
  403ed8:	442a      	add	r2, r5
  403eda:	eb06 000b 	add.w	r0, r6, fp
  403ede:	465b      	mov	r3, fp
  403ee0:	d006      	beq.n	403ef0 <two_way_long_needle+0x1a0>
  403ee2:	e027      	b.n	403f34 <two_way_long_needle+0x1e4>
  403ee4:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  403ee8:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  403eec:	45f4      	cmp	ip, lr
  403eee:	d121      	bne.n	403f34 <two_way_long_needle+0x1e4>
  403ef0:	3301      	adds	r3, #1
  403ef2:	428b      	cmp	r3, r1
  403ef4:	d3f6      	bcc.n	403ee4 <two_way_long_needle+0x194>
  403ef6:	f1b8 3fff 	cmp.w	r8, #4294967295
  403efa:	d011      	beq.n	403f20 <two_way_long_needle+0x1d0>
  403efc:	eb0a 0208 	add.w	r2, sl, r8
  403f00:	f899 1000 	ldrb.w	r1, [r9]
  403f04:	5cab      	ldrb	r3, [r5, r2]
  403f06:	4299      	cmp	r1, r3
  403f08:	442a      	add	r2, r5
  403f0a:	d10f      	bne.n	403f2c <two_way_long_needle+0x1dc>
  403f0c:	464b      	mov	r3, r9
  403f0e:	e005      	b.n	403f1c <two_way_long_needle+0x1cc>
  403f10:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403f14:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403f18:	4288      	cmp	r0, r1
  403f1a:	d107      	bne.n	403f2c <two_way_long_needle+0x1dc>
  403f1c:	42b3      	cmp	r3, r6
  403f1e:	d1f7      	bne.n	403f10 <two_way_long_needle+0x1c0>
  403f20:	eb05 000a 	add.w	r0, r5, sl
  403f24:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f2c:	9b03      	ldr	r3, [sp, #12]
  403f2e:	449a      	add	sl, r3
  403f30:	4638      	mov	r0, r7
  403f32:	e7b5      	b.n	403ea0 <two_way_long_needle+0x150>
  403f34:	f1cb 0201 	rsb	r2, fp, #1
  403f38:	4492      	add	sl, r2
  403f3a:	449a      	add	sl, r3
  403f3c:	4638      	mov	r0, r7
  403f3e:	e7af      	b.n	403ea0 <two_way_long_needle+0x150>
  403f40:	4649      	mov	r1, r9
  403f42:	e78b      	b.n	403e5c <two_way_long_needle+0x10c>
  403f44:	eb05 0008 	add.w	r0, r5, r8
  403f48:	e796      	b.n	403e78 <two_way_long_needle+0x128>
  403f4a:	bf00      	nop

00403f4c <strstr>:
  403f4c:	7802      	ldrb	r2, [r0, #0]
  403f4e:	2a00      	cmp	r2, #0
  403f50:	f000 8101 	beq.w	404156 <strstr+0x20a>
  403f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f58:	f891 8000 	ldrb.w	r8, [r1]
  403f5c:	b085      	sub	sp, #20
  403f5e:	4644      	mov	r4, r8
  403f60:	f1b8 0f00 	cmp.w	r8, #0
  403f64:	d016      	beq.n	403f94 <strstr+0x48>
  403f66:	4686      	mov	lr, r0
  403f68:	f101 0c01 	add.w	ip, r1, #1
  403f6c:	2701      	movs	r7, #1
  403f6e:	e003      	b.n	403f78 <strstr+0x2c>
  403f70:	f813 4b01 	ldrb.w	r4, [r3], #1
  403f74:	b16c      	cbz	r4, 403f92 <strstr+0x46>
  403f76:	469c      	mov	ip, r3
  403f78:	42a2      	cmp	r2, r4
  403f7a:	bf14      	ite	ne
  403f7c:	2700      	movne	r7, #0
  403f7e:	f007 0701 	andeq.w	r7, r7, #1
  403f82:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  403f86:	4663      	mov	r3, ip
  403f88:	2a00      	cmp	r2, #0
  403f8a:	d1f1      	bne.n	403f70 <strstr+0x24>
  403f8c:	f89c 3000 	ldrb.w	r3, [ip]
  403f90:	b9fb      	cbnz	r3, 403fd2 <strstr+0x86>
  403f92:	b117      	cbz	r7, 403f9a <strstr+0x4e>
  403f94:	b005      	add	sp, #20
  403f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f9a:	460e      	mov	r6, r1
  403f9c:	4605      	mov	r5, r0
  403f9e:	4641      	mov	r1, r8
  403fa0:	3001      	adds	r0, #1
  403fa2:	ebac 0406 	sub.w	r4, ip, r6
  403fa6:	f003 fd2f 	bl	407a08 <strchr>
  403faa:	4607      	mov	r7, r0
  403fac:	b188      	cbz	r0, 403fd2 <strstr+0x86>
  403fae:	2c01      	cmp	r4, #1
  403fb0:	d0f0      	beq.n	403f94 <strstr+0x48>
  403fb2:	1928      	adds	r0, r5, r4
  403fb4:	4287      	cmp	r7, r0
  403fb6:	bf94      	ite	ls
  403fb8:	1bc1      	subls	r1, r0, r7
  403fba:	2101      	movhi	r1, #1
  403fbc:	2c1f      	cmp	r4, #31
  403fbe:	468b      	mov	fp, r1
  403fc0:	d90b      	bls.n	403fda <strstr+0x8e>
  403fc2:	4623      	mov	r3, r4
  403fc4:	4632      	mov	r2, r6
  403fc6:	4638      	mov	r0, r7
  403fc8:	f7ff fec2 	bl	403d50 <two_way_long_needle>
  403fcc:	b005      	add	sp, #20
  403fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fd2:	2000      	movs	r0, #0
  403fd4:	b005      	add	sp, #20
  403fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fda:	aa03      	add	r2, sp, #12
  403fdc:	4621      	mov	r1, r4
  403fde:	4630      	mov	r0, r6
  403fe0:	f7ff fe5c 	bl	403c9c <critical_factorization>
  403fe4:	9903      	ldr	r1, [sp, #12]
  403fe6:	4680      	mov	r8, r0
  403fe8:	4602      	mov	r2, r0
  403fea:	4431      	add	r1, r6
  403fec:	4630      	mov	r0, r6
  403fee:	f002 ff27 	bl	406e40 <memcmp>
  403ff2:	2800      	cmp	r0, #0
  403ff4:	d157      	bne.n	4040a6 <strstr+0x15a>
  403ff6:	f108 33ff 	add.w	r3, r8, #4294967295
  403ffa:	9300      	str	r3, [sp, #0]
  403ffc:	18f3      	adds	r3, r6, r3
  403ffe:	4681      	mov	r9, r0
  404000:	4605      	mov	r5, r0
  404002:	9301      	str	r3, [sp, #4]
  404004:	4658      	mov	r0, fp
  404006:	46b2      	mov	sl, r6
  404008:	1966      	adds	r6, r4, r5
  40400a:	1a32      	subs	r2, r6, r0
  40400c:	2100      	movs	r1, #0
  40400e:	4438      	add	r0, r7
  404010:	f002 fec6 	bl	406da0 <memchr>
  404014:	2800      	cmp	r0, #0
  404016:	d1dc      	bne.n	403fd2 <strstr+0x86>
  404018:	2e00      	cmp	r6, #0
  40401a:	d0da      	beq.n	403fd2 <strstr+0x86>
  40401c:	45c8      	cmp	r8, r9
  40401e:	4643      	mov	r3, r8
  404020:	bf38      	it	cc
  404022:	464b      	movcc	r3, r9
  404024:	429c      	cmp	r4, r3
  404026:	d912      	bls.n	40404e <strstr+0x102>
  404028:	195a      	adds	r2, r3, r5
  40402a:	f81a 1003 	ldrb.w	r1, [sl, r3]
  40402e:	5cb8      	ldrb	r0, [r7, r2]
  404030:	4281      	cmp	r1, r0
  404032:	443a      	add	r2, r7
  404034:	eb0a 0e03 	add.w	lr, sl, r3
  404038:	d006      	beq.n	404048 <strstr+0xfc>
  40403a:	e02c      	b.n	404096 <strstr+0x14a>
  40403c:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  404040:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  404044:	4288      	cmp	r0, r1
  404046:	d126      	bne.n	404096 <strstr+0x14a>
  404048:	3301      	adds	r3, #1
  40404a:	429c      	cmp	r4, r3
  40404c:	d1f6      	bne.n	40403c <strstr+0xf0>
  40404e:	45c8      	cmp	r8, r9
  404050:	9900      	ldr	r1, [sp, #0]
  404052:	f240 8083 	bls.w	40415c <strstr+0x210>
  404056:	9b00      	ldr	r3, [sp, #0]
  404058:	18ea      	adds	r2, r5, r3
  40405a:	9b01      	ldr	r3, [sp, #4]
  40405c:	5cb8      	ldrb	r0, [r7, r2]
  40405e:	781b      	ldrb	r3, [r3, #0]
  404060:	4298      	cmp	r0, r3
  404062:	443a      	add	r2, r7
  404064:	d17a      	bne.n	40415c <strstr+0x210>
  404066:	9801      	ldr	r0, [sp, #4]
  404068:	f109 3bff 	add.w	fp, r9, #4294967295
  40406c:	e006      	b.n	40407c <strstr+0x130>
  40406e:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  404072:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  404076:	45f4      	cmp	ip, lr
  404078:	d103      	bne.n	404082 <strstr+0x136>
  40407a:	4619      	mov	r1, r3
  40407c:	1e4b      	subs	r3, r1, #1
  40407e:	455b      	cmp	r3, fp
  404080:	d1f5      	bne.n	40406e <strstr+0x122>
  404082:	f109 0901 	add.w	r9, r9, #1
  404086:	4589      	cmp	r9, r1
  404088:	d857      	bhi.n	40413a <strstr+0x1ee>
  40408a:	9b03      	ldr	r3, [sp, #12]
  40408c:	4630      	mov	r0, r6
  40408e:	441d      	add	r5, r3
  404090:	eba4 0903 	sub.w	r9, r4, r3
  404094:	e7b8      	b.n	404008 <strstr+0xbc>
  404096:	f1c8 0201 	rsb	r2, r8, #1
  40409a:	4415      	add	r5, r2
  40409c:	441d      	add	r5, r3
  40409e:	f04f 0900 	mov.w	r9, #0
  4040a2:	4630      	mov	r0, r6
  4040a4:	e7b0      	b.n	404008 <strstr+0xbc>
  4040a6:	eba4 0308 	sub.w	r3, r4, r8
  4040aa:	4543      	cmp	r3, r8
  4040ac:	bf38      	it	cc
  4040ae:	4643      	movcc	r3, r8
  4040b0:	3301      	adds	r3, #1
  4040b2:	f108 39ff 	add.w	r9, r8, #4294967295
  4040b6:	9303      	str	r3, [sp, #12]
  4040b8:	eb06 0309 	add.w	r3, r6, r9
  4040bc:	4658      	mov	r0, fp
  4040be:	2500      	movs	r5, #0
  4040c0:	46bb      	mov	fp, r7
  4040c2:	469a      	mov	sl, r3
  4040c4:	1967      	adds	r7, r4, r5
  4040c6:	1a3a      	subs	r2, r7, r0
  4040c8:	2100      	movs	r1, #0
  4040ca:	4458      	add	r0, fp
  4040cc:	f002 fe68 	bl	406da0 <memchr>
  4040d0:	2800      	cmp	r0, #0
  4040d2:	f47f af7e 	bne.w	403fd2 <strstr+0x86>
  4040d6:	2f00      	cmp	r7, #0
  4040d8:	f43f af7b 	beq.w	403fd2 <strstr+0x86>
  4040dc:	4544      	cmp	r4, r8
  4040de:	d915      	bls.n	40410c <strstr+0x1c0>
  4040e0:	eb08 0205 	add.w	r2, r8, r5
  4040e4:	f816 3008 	ldrb.w	r3, [r6, r8]
  4040e8:	f81b 0002 	ldrb.w	r0, [fp, r2]
  4040ec:	4298      	cmp	r0, r3
  4040ee:	445a      	add	r2, fp
  4040f0:	eb06 0108 	add.w	r1, r6, r8
  4040f4:	4643      	mov	r3, r8
  4040f6:	d006      	beq.n	404106 <strstr+0x1ba>
  4040f8:	e023      	b.n	404142 <strstr+0x1f6>
  4040fa:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  4040fe:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  404102:	4586      	cmp	lr, r0
  404104:	d11d      	bne.n	404142 <strstr+0x1f6>
  404106:	3301      	adds	r3, #1
  404108:	429c      	cmp	r4, r3
  40410a:	d1f6      	bne.n	4040fa <strstr+0x1ae>
  40410c:	f1b9 3fff 	cmp.w	r9, #4294967295
  404110:	d012      	beq.n	404138 <strstr+0x1ec>
  404112:	eb05 0209 	add.w	r2, r5, r9
  404116:	f89a 3000 	ldrb.w	r3, [sl]
  40411a:	f81b 1002 	ldrb.w	r1, [fp, r2]
  40411e:	4299      	cmp	r1, r3
  404120:	445a      	add	r2, fp
  404122:	d114      	bne.n	40414e <strstr+0x202>
  404124:	4653      	mov	r3, sl
  404126:	e005      	b.n	404134 <strstr+0x1e8>
  404128:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  40412c:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  404130:	4288      	cmp	r0, r1
  404132:	d10c      	bne.n	40414e <strstr+0x202>
  404134:	42b3      	cmp	r3, r6
  404136:	d1f7      	bne.n	404128 <strstr+0x1dc>
  404138:	465f      	mov	r7, fp
  40413a:	1978      	adds	r0, r7, r5
  40413c:	b005      	add	sp, #20
  40413e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404142:	f1c8 0201 	rsb	r2, r8, #1
  404146:	4415      	add	r5, r2
  404148:	441d      	add	r5, r3
  40414a:	4638      	mov	r0, r7
  40414c:	e7ba      	b.n	4040c4 <strstr+0x178>
  40414e:	9b03      	ldr	r3, [sp, #12]
  404150:	4638      	mov	r0, r7
  404152:	441d      	add	r5, r3
  404154:	e7b6      	b.n	4040c4 <strstr+0x178>
  404156:	780b      	ldrb	r3, [r1, #0]
  404158:	b913      	cbnz	r3, 404160 <strstr+0x214>
  40415a:	4770      	bx	lr
  40415c:	4641      	mov	r1, r8
  40415e:	e790      	b.n	404082 <strstr+0x136>
  404160:	2000      	movs	r0, #0
  404162:	4770      	bx	lr

00404164 <_svfprintf_r>:
  404164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404168:	b0c3      	sub	sp, #268	; 0x10c
  40416a:	460c      	mov	r4, r1
  40416c:	910b      	str	r1, [sp, #44]	; 0x2c
  40416e:	4692      	mov	sl, r2
  404170:	930f      	str	r3, [sp, #60]	; 0x3c
  404172:	900c      	str	r0, [sp, #48]	; 0x30
  404174:	f002 fb3a 	bl	4067ec <_localeconv_r>
  404178:	6803      	ldr	r3, [r0, #0]
  40417a:	931a      	str	r3, [sp, #104]	; 0x68
  40417c:	4618      	mov	r0, r3
  40417e:	f7ff fd1f 	bl	403bc0 <strlen>
  404182:	89a3      	ldrh	r3, [r4, #12]
  404184:	9019      	str	r0, [sp, #100]	; 0x64
  404186:	0619      	lsls	r1, r3, #24
  404188:	d503      	bpl.n	404192 <_svfprintf_r+0x2e>
  40418a:	6923      	ldr	r3, [r4, #16]
  40418c:	2b00      	cmp	r3, #0
  40418e:	f001 8001 	beq.w	405194 <_svfprintf_r+0x1030>
  404192:	2300      	movs	r3, #0
  404194:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  404198:	9313      	str	r3, [sp, #76]	; 0x4c
  40419a:	9314      	str	r3, [sp, #80]	; 0x50
  40419c:	9315      	str	r3, [sp, #84]	; 0x54
  40419e:	9327      	str	r3, [sp, #156]	; 0x9c
  4041a0:	9326      	str	r3, [sp, #152]	; 0x98
  4041a2:	9318      	str	r3, [sp, #96]	; 0x60
  4041a4:	931b      	str	r3, [sp, #108]	; 0x6c
  4041a6:	9309      	str	r3, [sp, #36]	; 0x24
  4041a8:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4041ac:	46c8      	mov	r8, r9
  4041ae:	9316      	str	r3, [sp, #88]	; 0x58
  4041b0:	9317      	str	r3, [sp, #92]	; 0x5c
  4041b2:	f89a 3000 	ldrb.w	r3, [sl]
  4041b6:	4654      	mov	r4, sl
  4041b8:	b1e3      	cbz	r3, 4041f4 <_svfprintf_r+0x90>
  4041ba:	2b25      	cmp	r3, #37	; 0x25
  4041bc:	d102      	bne.n	4041c4 <_svfprintf_r+0x60>
  4041be:	e019      	b.n	4041f4 <_svfprintf_r+0x90>
  4041c0:	2b25      	cmp	r3, #37	; 0x25
  4041c2:	d003      	beq.n	4041cc <_svfprintf_r+0x68>
  4041c4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4041c8:	2b00      	cmp	r3, #0
  4041ca:	d1f9      	bne.n	4041c0 <_svfprintf_r+0x5c>
  4041cc:	eba4 050a 	sub.w	r5, r4, sl
  4041d0:	b185      	cbz	r5, 4041f4 <_svfprintf_r+0x90>
  4041d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041d4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4041d6:	f8c8 a000 	str.w	sl, [r8]
  4041da:	3301      	adds	r3, #1
  4041dc:	442a      	add	r2, r5
  4041de:	2b07      	cmp	r3, #7
  4041e0:	f8c8 5004 	str.w	r5, [r8, #4]
  4041e4:	9227      	str	r2, [sp, #156]	; 0x9c
  4041e6:	9326      	str	r3, [sp, #152]	; 0x98
  4041e8:	dc7f      	bgt.n	4042ea <_svfprintf_r+0x186>
  4041ea:	f108 0808 	add.w	r8, r8, #8
  4041ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4041f0:	442b      	add	r3, r5
  4041f2:	9309      	str	r3, [sp, #36]	; 0x24
  4041f4:	7823      	ldrb	r3, [r4, #0]
  4041f6:	2b00      	cmp	r3, #0
  4041f8:	d07f      	beq.n	4042fa <_svfprintf_r+0x196>
  4041fa:	2300      	movs	r3, #0
  4041fc:	461a      	mov	r2, r3
  4041fe:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404202:	4619      	mov	r1, r3
  404204:	930d      	str	r3, [sp, #52]	; 0x34
  404206:	469b      	mov	fp, r3
  404208:	f04f 30ff 	mov.w	r0, #4294967295
  40420c:	7863      	ldrb	r3, [r4, #1]
  40420e:	900a      	str	r0, [sp, #40]	; 0x28
  404210:	f104 0a01 	add.w	sl, r4, #1
  404214:	f10a 0a01 	add.w	sl, sl, #1
  404218:	f1a3 0020 	sub.w	r0, r3, #32
  40421c:	2858      	cmp	r0, #88	; 0x58
  40421e:	f200 83c0 	bhi.w	4049a2 <_svfprintf_r+0x83e>
  404222:	e8df f010 	tbh	[pc, r0, lsl #1]
  404226:	0238      	.short	0x0238
  404228:	03be03be 	.word	0x03be03be
  40422c:	03be0240 	.word	0x03be0240
  404230:	03be03be 	.word	0x03be03be
  404234:	03be03be 	.word	0x03be03be
  404238:	024503be 	.word	0x024503be
  40423c:	03be0203 	.word	0x03be0203
  404240:	026b005d 	.word	0x026b005d
  404244:	028603be 	.word	0x028603be
  404248:	039c039c 	.word	0x039c039c
  40424c:	039c039c 	.word	0x039c039c
  404250:	039c039c 	.word	0x039c039c
  404254:	039c039c 	.word	0x039c039c
  404258:	03be039c 	.word	0x03be039c
  40425c:	03be03be 	.word	0x03be03be
  404260:	03be03be 	.word	0x03be03be
  404264:	03be03be 	.word	0x03be03be
  404268:	03be03be 	.word	0x03be03be
  40426c:	033703be 	.word	0x033703be
  404270:	03be0357 	.word	0x03be0357
  404274:	03be0357 	.word	0x03be0357
  404278:	03be03be 	.word	0x03be03be
  40427c:	039703be 	.word	0x039703be
  404280:	03be03be 	.word	0x03be03be
  404284:	03be03ac 	.word	0x03be03ac
  404288:	03be03be 	.word	0x03be03be
  40428c:	03be03be 	.word	0x03be03be
  404290:	03be0259 	.word	0x03be0259
  404294:	031e03be 	.word	0x031e03be
  404298:	03be03be 	.word	0x03be03be
  40429c:	03be03be 	.word	0x03be03be
  4042a0:	03be03be 	.word	0x03be03be
  4042a4:	03be03be 	.word	0x03be03be
  4042a8:	03be03be 	.word	0x03be03be
  4042ac:	02db02c6 	.word	0x02db02c6
  4042b0:	03570357 	.word	0x03570357
  4042b4:	028b0357 	.word	0x028b0357
  4042b8:	03be02db 	.word	0x03be02db
  4042bc:	029003be 	.word	0x029003be
  4042c0:	029d03be 	.word	0x029d03be
  4042c4:	02b401cc 	.word	0x02b401cc
  4042c8:	03be0208 	.word	0x03be0208
  4042cc:	03be01e1 	.word	0x03be01e1
  4042d0:	03be007e 	.word	0x03be007e
  4042d4:	020d03be 	.word	0x020d03be
  4042d8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4042da:	930f      	str	r3, [sp, #60]	; 0x3c
  4042dc:	4240      	negs	r0, r0
  4042de:	900d      	str	r0, [sp, #52]	; 0x34
  4042e0:	f04b 0b04 	orr.w	fp, fp, #4
  4042e4:	f89a 3000 	ldrb.w	r3, [sl]
  4042e8:	e794      	b.n	404214 <_svfprintf_r+0xb0>
  4042ea:	aa25      	add	r2, sp, #148	; 0x94
  4042ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042f0:	f003 fbfe 	bl	407af0 <__ssprint_r>
  4042f4:	b940      	cbnz	r0, 404308 <_svfprintf_r+0x1a4>
  4042f6:	46c8      	mov	r8, r9
  4042f8:	e779      	b.n	4041ee <_svfprintf_r+0x8a>
  4042fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4042fc:	b123      	cbz	r3, 404308 <_svfprintf_r+0x1a4>
  4042fe:	980c      	ldr	r0, [sp, #48]	; 0x30
  404300:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404302:	aa25      	add	r2, sp, #148	; 0x94
  404304:	f003 fbf4 	bl	407af0 <__ssprint_r>
  404308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40430a:	899b      	ldrh	r3, [r3, #12]
  40430c:	f013 0f40 	tst.w	r3, #64	; 0x40
  404310:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404312:	bf18      	it	ne
  404314:	f04f 33ff 	movne.w	r3, #4294967295
  404318:	9309      	str	r3, [sp, #36]	; 0x24
  40431a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40431c:	b043      	add	sp, #268	; 0x10c
  40431e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404322:	f01b 0f20 	tst.w	fp, #32
  404326:	9311      	str	r3, [sp, #68]	; 0x44
  404328:	f040 81dd 	bne.w	4046e6 <_svfprintf_r+0x582>
  40432c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40432e:	f01b 0f10 	tst.w	fp, #16
  404332:	4613      	mov	r3, r2
  404334:	f040 856c 	bne.w	404e10 <_svfprintf_r+0xcac>
  404338:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40433c:	f000 8568 	beq.w	404e10 <_svfprintf_r+0xcac>
  404340:	8814      	ldrh	r4, [r2, #0]
  404342:	3204      	adds	r2, #4
  404344:	2500      	movs	r5, #0
  404346:	2301      	movs	r3, #1
  404348:	920f      	str	r2, [sp, #60]	; 0x3c
  40434a:	2700      	movs	r7, #0
  40434c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404350:	990a      	ldr	r1, [sp, #40]	; 0x28
  404352:	1c4a      	adds	r2, r1, #1
  404354:	f000 8265 	beq.w	404822 <_svfprintf_r+0x6be>
  404358:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40435c:	9207      	str	r2, [sp, #28]
  40435e:	ea54 0205 	orrs.w	r2, r4, r5
  404362:	f040 8264 	bne.w	40482e <_svfprintf_r+0x6ca>
  404366:	2900      	cmp	r1, #0
  404368:	f040 8439 	bne.w	404bde <_svfprintf_r+0xa7a>
  40436c:	2b00      	cmp	r3, #0
  40436e:	f040 84d4 	bne.w	404d1a <_svfprintf_r+0xbb6>
  404372:	f01b 0301 	ands.w	r3, fp, #1
  404376:	930e      	str	r3, [sp, #56]	; 0x38
  404378:	f000 8602 	beq.w	404f80 <_svfprintf_r+0xe1c>
  40437c:	ae42      	add	r6, sp, #264	; 0x108
  40437e:	2330      	movs	r3, #48	; 0x30
  404380:	f806 3d41 	strb.w	r3, [r6, #-65]!
  404384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404386:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404388:	4293      	cmp	r3, r2
  40438a:	bfb8      	it	lt
  40438c:	4613      	movlt	r3, r2
  40438e:	9308      	str	r3, [sp, #32]
  404390:	2300      	movs	r3, #0
  404392:	9312      	str	r3, [sp, #72]	; 0x48
  404394:	b117      	cbz	r7, 40439c <_svfprintf_r+0x238>
  404396:	9b08      	ldr	r3, [sp, #32]
  404398:	3301      	adds	r3, #1
  40439a:	9308      	str	r3, [sp, #32]
  40439c:	9b07      	ldr	r3, [sp, #28]
  40439e:	f013 0302 	ands.w	r3, r3, #2
  4043a2:	9310      	str	r3, [sp, #64]	; 0x40
  4043a4:	d002      	beq.n	4043ac <_svfprintf_r+0x248>
  4043a6:	9b08      	ldr	r3, [sp, #32]
  4043a8:	3302      	adds	r3, #2
  4043aa:	9308      	str	r3, [sp, #32]
  4043ac:	9b07      	ldr	r3, [sp, #28]
  4043ae:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4043b2:	f040 830d 	bne.w	4049d0 <_svfprintf_r+0x86c>
  4043b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4043b8:	9a08      	ldr	r2, [sp, #32]
  4043ba:	eba3 0b02 	sub.w	fp, r3, r2
  4043be:	f1bb 0f00 	cmp.w	fp, #0
  4043c2:	f340 8305 	ble.w	4049d0 <_svfprintf_r+0x86c>
  4043c6:	f1bb 0f10 	cmp.w	fp, #16
  4043ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043cc:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4043ce:	dd29      	ble.n	404424 <_svfprintf_r+0x2c0>
  4043d0:	4643      	mov	r3, r8
  4043d2:	4621      	mov	r1, r4
  4043d4:	46a8      	mov	r8, r5
  4043d6:	2710      	movs	r7, #16
  4043d8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4043da:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4043dc:	e006      	b.n	4043ec <_svfprintf_r+0x288>
  4043de:	f1ab 0b10 	sub.w	fp, fp, #16
  4043e2:	f1bb 0f10 	cmp.w	fp, #16
  4043e6:	f103 0308 	add.w	r3, r3, #8
  4043ea:	dd18      	ble.n	40441e <_svfprintf_r+0x2ba>
  4043ec:	3201      	adds	r2, #1
  4043ee:	48b7      	ldr	r0, [pc, #732]	; (4046cc <_svfprintf_r+0x568>)
  4043f0:	9226      	str	r2, [sp, #152]	; 0x98
  4043f2:	3110      	adds	r1, #16
  4043f4:	2a07      	cmp	r2, #7
  4043f6:	9127      	str	r1, [sp, #156]	; 0x9c
  4043f8:	e883 0081 	stmia.w	r3, {r0, r7}
  4043fc:	ddef      	ble.n	4043de <_svfprintf_r+0x27a>
  4043fe:	aa25      	add	r2, sp, #148	; 0x94
  404400:	4629      	mov	r1, r5
  404402:	4620      	mov	r0, r4
  404404:	f003 fb74 	bl	407af0 <__ssprint_r>
  404408:	2800      	cmp	r0, #0
  40440a:	f47f af7d 	bne.w	404308 <_svfprintf_r+0x1a4>
  40440e:	f1ab 0b10 	sub.w	fp, fp, #16
  404412:	f1bb 0f10 	cmp.w	fp, #16
  404416:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404418:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40441a:	464b      	mov	r3, r9
  40441c:	dce6      	bgt.n	4043ec <_svfprintf_r+0x288>
  40441e:	4645      	mov	r5, r8
  404420:	460c      	mov	r4, r1
  404422:	4698      	mov	r8, r3
  404424:	3201      	adds	r2, #1
  404426:	4ba9      	ldr	r3, [pc, #676]	; (4046cc <_svfprintf_r+0x568>)
  404428:	9226      	str	r2, [sp, #152]	; 0x98
  40442a:	445c      	add	r4, fp
  40442c:	2a07      	cmp	r2, #7
  40442e:	9427      	str	r4, [sp, #156]	; 0x9c
  404430:	e888 0808 	stmia.w	r8, {r3, fp}
  404434:	f300 8495 	bgt.w	404d62 <_svfprintf_r+0xbfe>
  404438:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40443c:	f108 0808 	add.w	r8, r8, #8
  404440:	b177      	cbz	r7, 404460 <_svfprintf_r+0x2fc>
  404442:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404444:	3301      	adds	r3, #1
  404446:	3401      	adds	r4, #1
  404448:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40444c:	2201      	movs	r2, #1
  40444e:	2b07      	cmp	r3, #7
  404450:	9427      	str	r4, [sp, #156]	; 0x9c
  404452:	9326      	str	r3, [sp, #152]	; 0x98
  404454:	e888 0006 	stmia.w	r8, {r1, r2}
  404458:	f300 83d8 	bgt.w	404c0c <_svfprintf_r+0xaa8>
  40445c:	f108 0808 	add.w	r8, r8, #8
  404460:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404462:	b16b      	cbz	r3, 404480 <_svfprintf_r+0x31c>
  404464:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404466:	3301      	adds	r3, #1
  404468:	3402      	adds	r4, #2
  40446a:	a91e      	add	r1, sp, #120	; 0x78
  40446c:	2202      	movs	r2, #2
  40446e:	2b07      	cmp	r3, #7
  404470:	9427      	str	r4, [sp, #156]	; 0x9c
  404472:	9326      	str	r3, [sp, #152]	; 0x98
  404474:	e888 0006 	stmia.w	r8, {r1, r2}
  404478:	f300 83d3 	bgt.w	404c22 <_svfprintf_r+0xabe>
  40447c:	f108 0808 	add.w	r8, r8, #8
  404480:	2d80      	cmp	r5, #128	; 0x80
  404482:	f000 8313 	beq.w	404aac <_svfprintf_r+0x948>
  404486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404488:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40448a:	1a9f      	subs	r7, r3, r2
  40448c:	2f00      	cmp	r7, #0
  40448e:	dd36      	ble.n	4044fe <_svfprintf_r+0x39a>
  404490:	2f10      	cmp	r7, #16
  404492:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404494:	4d8e      	ldr	r5, [pc, #568]	; (4046d0 <_svfprintf_r+0x56c>)
  404496:	dd27      	ble.n	4044e8 <_svfprintf_r+0x384>
  404498:	4642      	mov	r2, r8
  40449a:	4621      	mov	r1, r4
  40449c:	46b0      	mov	r8, r6
  40449e:	f04f 0b10 	mov.w	fp, #16
  4044a2:	462e      	mov	r6, r5
  4044a4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4044a6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4044a8:	e004      	b.n	4044b4 <_svfprintf_r+0x350>
  4044aa:	3f10      	subs	r7, #16
  4044ac:	2f10      	cmp	r7, #16
  4044ae:	f102 0208 	add.w	r2, r2, #8
  4044b2:	dd15      	ble.n	4044e0 <_svfprintf_r+0x37c>
  4044b4:	3301      	adds	r3, #1
  4044b6:	3110      	adds	r1, #16
  4044b8:	2b07      	cmp	r3, #7
  4044ba:	9127      	str	r1, [sp, #156]	; 0x9c
  4044bc:	9326      	str	r3, [sp, #152]	; 0x98
  4044be:	e882 0840 	stmia.w	r2, {r6, fp}
  4044c2:	ddf2      	ble.n	4044aa <_svfprintf_r+0x346>
  4044c4:	aa25      	add	r2, sp, #148	; 0x94
  4044c6:	4629      	mov	r1, r5
  4044c8:	4620      	mov	r0, r4
  4044ca:	f003 fb11 	bl	407af0 <__ssprint_r>
  4044ce:	2800      	cmp	r0, #0
  4044d0:	f47f af1a 	bne.w	404308 <_svfprintf_r+0x1a4>
  4044d4:	3f10      	subs	r7, #16
  4044d6:	2f10      	cmp	r7, #16
  4044d8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4044da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4044dc:	464a      	mov	r2, r9
  4044de:	dce9      	bgt.n	4044b4 <_svfprintf_r+0x350>
  4044e0:	4635      	mov	r5, r6
  4044e2:	460c      	mov	r4, r1
  4044e4:	4646      	mov	r6, r8
  4044e6:	4690      	mov	r8, r2
  4044e8:	3301      	adds	r3, #1
  4044ea:	443c      	add	r4, r7
  4044ec:	2b07      	cmp	r3, #7
  4044ee:	9427      	str	r4, [sp, #156]	; 0x9c
  4044f0:	9326      	str	r3, [sp, #152]	; 0x98
  4044f2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4044f6:	f300 837e 	bgt.w	404bf6 <_svfprintf_r+0xa92>
  4044fa:	f108 0808 	add.w	r8, r8, #8
  4044fe:	9b07      	ldr	r3, [sp, #28]
  404500:	05df      	lsls	r7, r3, #23
  404502:	f100 8267 	bmi.w	4049d4 <_svfprintf_r+0x870>
  404506:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404508:	990e      	ldr	r1, [sp, #56]	; 0x38
  40450a:	f8c8 6000 	str.w	r6, [r8]
  40450e:	3301      	adds	r3, #1
  404510:	440c      	add	r4, r1
  404512:	2b07      	cmp	r3, #7
  404514:	9427      	str	r4, [sp, #156]	; 0x9c
  404516:	f8c8 1004 	str.w	r1, [r8, #4]
  40451a:	9326      	str	r3, [sp, #152]	; 0x98
  40451c:	f300 834a 	bgt.w	404bb4 <_svfprintf_r+0xa50>
  404520:	f108 0808 	add.w	r8, r8, #8
  404524:	9b07      	ldr	r3, [sp, #28]
  404526:	075b      	lsls	r3, r3, #29
  404528:	d53a      	bpl.n	4045a0 <_svfprintf_r+0x43c>
  40452a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40452c:	9a08      	ldr	r2, [sp, #32]
  40452e:	1a9d      	subs	r5, r3, r2
  404530:	2d00      	cmp	r5, #0
  404532:	dd35      	ble.n	4045a0 <_svfprintf_r+0x43c>
  404534:	2d10      	cmp	r5, #16
  404536:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404538:	dd20      	ble.n	40457c <_svfprintf_r+0x418>
  40453a:	2610      	movs	r6, #16
  40453c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40453e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  404542:	e004      	b.n	40454e <_svfprintf_r+0x3ea>
  404544:	3d10      	subs	r5, #16
  404546:	2d10      	cmp	r5, #16
  404548:	f108 0808 	add.w	r8, r8, #8
  40454c:	dd16      	ble.n	40457c <_svfprintf_r+0x418>
  40454e:	3301      	adds	r3, #1
  404550:	4a5e      	ldr	r2, [pc, #376]	; (4046cc <_svfprintf_r+0x568>)
  404552:	9326      	str	r3, [sp, #152]	; 0x98
  404554:	3410      	adds	r4, #16
  404556:	2b07      	cmp	r3, #7
  404558:	9427      	str	r4, [sp, #156]	; 0x9c
  40455a:	e888 0044 	stmia.w	r8, {r2, r6}
  40455e:	ddf1      	ble.n	404544 <_svfprintf_r+0x3e0>
  404560:	aa25      	add	r2, sp, #148	; 0x94
  404562:	4659      	mov	r1, fp
  404564:	4638      	mov	r0, r7
  404566:	f003 fac3 	bl	407af0 <__ssprint_r>
  40456a:	2800      	cmp	r0, #0
  40456c:	f47f aecc 	bne.w	404308 <_svfprintf_r+0x1a4>
  404570:	3d10      	subs	r5, #16
  404572:	2d10      	cmp	r5, #16
  404574:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404576:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404578:	46c8      	mov	r8, r9
  40457a:	dce8      	bgt.n	40454e <_svfprintf_r+0x3ea>
  40457c:	3301      	adds	r3, #1
  40457e:	4a53      	ldr	r2, [pc, #332]	; (4046cc <_svfprintf_r+0x568>)
  404580:	9326      	str	r3, [sp, #152]	; 0x98
  404582:	442c      	add	r4, r5
  404584:	2b07      	cmp	r3, #7
  404586:	9427      	str	r4, [sp, #156]	; 0x9c
  404588:	e888 0024 	stmia.w	r8, {r2, r5}
  40458c:	dd08      	ble.n	4045a0 <_svfprintf_r+0x43c>
  40458e:	aa25      	add	r2, sp, #148	; 0x94
  404590:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404592:	980c      	ldr	r0, [sp, #48]	; 0x30
  404594:	f003 faac 	bl	407af0 <__ssprint_r>
  404598:	2800      	cmp	r0, #0
  40459a:	f47f aeb5 	bne.w	404308 <_svfprintf_r+0x1a4>
  40459e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4045a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4045a4:	9908      	ldr	r1, [sp, #32]
  4045a6:	428a      	cmp	r2, r1
  4045a8:	bfac      	ite	ge
  4045aa:	189b      	addge	r3, r3, r2
  4045ac:	185b      	addlt	r3, r3, r1
  4045ae:	9309      	str	r3, [sp, #36]	; 0x24
  4045b0:	2c00      	cmp	r4, #0
  4045b2:	f040 830a 	bne.w	404bca <_svfprintf_r+0xa66>
  4045b6:	2300      	movs	r3, #0
  4045b8:	9326      	str	r3, [sp, #152]	; 0x98
  4045ba:	46c8      	mov	r8, r9
  4045bc:	e5f9      	b.n	4041b2 <_svfprintf_r+0x4e>
  4045be:	9311      	str	r3, [sp, #68]	; 0x44
  4045c0:	f01b 0320 	ands.w	r3, fp, #32
  4045c4:	f040 81e2 	bne.w	40498c <_svfprintf_r+0x828>
  4045c8:	f01b 0210 	ands.w	r2, fp, #16
  4045cc:	f040 842c 	bne.w	404e28 <_svfprintf_r+0xcc4>
  4045d0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4045d4:	f000 8428 	beq.w	404e28 <_svfprintf_r+0xcc4>
  4045d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4045da:	4613      	mov	r3, r2
  4045dc:	460a      	mov	r2, r1
  4045de:	3204      	adds	r2, #4
  4045e0:	880c      	ldrh	r4, [r1, #0]
  4045e2:	920f      	str	r2, [sp, #60]	; 0x3c
  4045e4:	2500      	movs	r5, #0
  4045e6:	e6b0      	b.n	40434a <_svfprintf_r+0x1e6>
  4045e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4045ea:	9311      	str	r3, [sp, #68]	; 0x44
  4045ec:	6816      	ldr	r6, [r2, #0]
  4045ee:	2400      	movs	r4, #0
  4045f0:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4045f4:	1d15      	adds	r5, r2, #4
  4045f6:	2e00      	cmp	r6, #0
  4045f8:	f000 86a5 	beq.w	405346 <_svfprintf_r+0x11e2>
  4045fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4045fe:	1c53      	adds	r3, r2, #1
  404600:	f000 8607 	beq.w	405212 <_svfprintf_r+0x10ae>
  404604:	4621      	mov	r1, r4
  404606:	4630      	mov	r0, r6
  404608:	f002 fbca 	bl	406da0 <memchr>
  40460c:	2800      	cmp	r0, #0
  40460e:	f000 86df 	beq.w	4053d0 <_svfprintf_r+0x126c>
  404612:	1b83      	subs	r3, r0, r6
  404614:	930e      	str	r3, [sp, #56]	; 0x38
  404616:	940a      	str	r4, [sp, #40]	; 0x28
  404618:	950f      	str	r5, [sp, #60]	; 0x3c
  40461a:	f8cd b01c 	str.w	fp, [sp, #28]
  40461e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404622:	9308      	str	r3, [sp, #32]
  404624:	9412      	str	r4, [sp, #72]	; 0x48
  404626:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40462a:	e6b3      	b.n	404394 <_svfprintf_r+0x230>
  40462c:	f89a 3000 	ldrb.w	r3, [sl]
  404630:	2201      	movs	r2, #1
  404632:	212b      	movs	r1, #43	; 0x2b
  404634:	e5ee      	b.n	404214 <_svfprintf_r+0xb0>
  404636:	f04b 0b20 	orr.w	fp, fp, #32
  40463a:	f89a 3000 	ldrb.w	r3, [sl]
  40463e:	e5e9      	b.n	404214 <_svfprintf_r+0xb0>
  404640:	9311      	str	r3, [sp, #68]	; 0x44
  404642:	2a00      	cmp	r2, #0
  404644:	f040 878d 	bne.w	405562 <_svfprintf_r+0x13fe>
  404648:	4b22      	ldr	r3, [pc, #136]	; (4046d4 <_svfprintf_r+0x570>)
  40464a:	9318      	str	r3, [sp, #96]	; 0x60
  40464c:	f01b 0f20 	tst.w	fp, #32
  404650:	f040 8111 	bne.w	404876 <_svfprintf_r+0x712>
  404654:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404656:	f01b 0f10 	tst.w	fp, #16
  40465a:	4613      	mov	r3, r2
  40465c:	f040 83df 	bne.w	404e1e <_svfprintf_r+0xcba>
  404660:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404664:	f000 83db 	beq.w	404e1e <_svfprintf_r+0xcba>
  404668:	3304      	adds	r3, #4
  40466a:	8814      	ldrh	r4, [r2, #0]
  40466c:	930f      	str	r3, [sp, #60]	; 0x3c
  40466e:	2500      	movs	r5, #0
  404670:	f01b 0f01 	tst.w	fp, #1
  404674:	f000 810c 	beq.w	404890 <_svfprintf_r+0x72c>
  404678:	ea54 0305 	orrs.w	r3, r4, r5
  40467c:	f000 8108 	beq.w	404890 <_svfprintf_r+0x72c>
  404680:	2330      	movs	r3, #48	; 0x30
  404682:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404686:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40468a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40468e:	f04b 0b02 	orr.w	fp, fp, #2
  404692:	2302      	movs	r3, #2
  404694:	e659      	b.n	40434a <_svfprintf_r+0x1e6>
  404696:	f89a 3000 	ldrb.w	r3, [sl]
  40469a:	2900      	cmp	r1, #0
  40469c:	f47f adba 	bne.w	404214 <_svfprintf_r+0xb0>
  4046a0:	2201      	movs	r2, #1
  4046a2:	2120      	movs	r1, #32
  4046a4:	e5b6      	b.n	404214 <_svfprintf_r+0xb0>
  4046a6:	f04b 0b01 	orr.w	fp, fp, #1
  4046aa:	f89a 3000 	ldrb.w	r3, [sl]
  4046ae:	e5b1      	b.n	404214 <_svfprintf_r+0xb0>
  4046b0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4046b2:	6823      	ldr	r3, [r4, #0]
  4046b4:	930d      	str	r3, [sp, #52]	; 0x34
  4046b6:	4618      	mov	r0, r3
  4046b8:	2800      	cmp	r0, #0
  4046ba:	4623      	mov	r3, r4
  4046bc:	f103 0304 	add.w	r3, r3, #4
  4046c0:	f6ff ae0a 	blt.w	4042d8 <_svfprintf_r+0x174>
  4046c4:	930f      	str	r3, [sp, #60]	; 0x3c
  4046c6:	f89a 3000 	ldrb.w	r3, [sl]
  4046ca:	e5a3      	b.n	404214 <_svfprintf_r+0xb0>
  4046cc:	00409518 	.word	0x00409518
  4046d0:	00409528 	.word	0x00409528
  4046d4:	004094f8 	.word	0x004094f8
  4046d8:	f04b 0b10 	orr.w	fp, fp, #16
  4046dc:	f01b 0f20 	tst.w	fp, #32
  4046e0:	9311      	str	r3, [sp, #68]	; 0x44
  4046e2:	f43f ae23 	beq.w	40432c <_svfprintf_r+0x1c8>
  4046e6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4046e8:	3507      	adds	r5, #7
  4046ea:	f025 0307 	bic.w	r3, r5, #7
  4046ee:	f103 0208 	add.w	r2, r3, #8
  4046f2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4046f6:	920f      	str	r2, [sp, #60]	; 0x3c
  4046f8:	2301      	movs	r3, #1
  4046fa:	e626      	b.n	40434a <_svfprintf_r+0x1e6>
  4046fc:	f89a 3000 	ldrb.w	r3, [sl]
  404700:	2b2a      	cmp	r3, #42	; 0x2a
  404702:	f10a 0401 	add.w	r4, sl, #1
  404706:	f000 871f 	beq.w	405548 <_svfprintf_r+0x13e4>
  40470a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40470e:	2809      	cmp	r0, #9
  404710:	46a2      	mov	sl, r4
  404712:	f200 86ab 	bhi.w	40546c <_svfprintf_r+0x1308>
  404716:	2300      	movs	r3, #0
  404718:	461c      	mov	r4, r3
  40471a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40471e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404722:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404726:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40472a:	2809      	cmp	r0, #9
  40472c:	d9f5      	bls.n	40471a <_svfprintf_r+0x5b6>
  40472e:	940a      	str	r4, [sp, #40]	; 0x28
  404730:	e572      	b.n	404218 <_svfprintf_r+0xb4>
  404732:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404736:	f89a 3000 	ldrb.w	r3, [sl]
  40473a:	e56b      	b.n	404214 <_svfprintf_r+0xb0>
  40473c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404740:	f89a 3000 	ldrb.w	r3, [sl]
  404744:	e566      	b.n	404214 <_svfprintf_r+0xb0>
  404746:	f89a 3000 	ldrb.w	r3, [sl]
  40474a:	2b6c      	cmp	r3, #108	; 0x6c
  40474c:	bf03      	ittte	eq
  40474e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  404752:	f04b 0b20 	orreq.w	fp, fp, #32
  404756:	f10a 0a01 	addeq.w	sl, sl, #1
  40475a:	f04b 0b10 	orrne.w	fp, fp, #16
  40475e:	e559      	b.n	404214 <_svfprintf_r+0xb0>
  404760:	2a00      	cmp	r2, #0
  404762:	f040 8709 	bne.w	405578 <_svfprintf_r+0x1414>
  404766:	f01b 0f20 	tst.w	fp, #32
  40476a:	f040 84f7 	bne.w	40515c <_svfprintf_r+0xff8>
  40476e:	f01b 0f10 	tst.w	fp, #16
  404772:	f040 84aa 	bne.w	4050ca <_svfprintf_r+0xf66>
  404776:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40477a:	f000 84a6 	beq.w	4050ca <_svfprintf_r+0xf66>
  40477e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404780:	6813      	ldr	r3, [r2, #0]
  404782:	3204      	adds	r2, #4
  404784:	920f      	str	r2, [sp, #60]	; 0x3c
  404786:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40478a:	801a      	strh	r2, [r3, #0]
  40478c:	e511      	b.n	4041b2 <_svfprintf_r+0x4e>
  40478e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404790:	4bb2      	ldr	r3, [pc, #712]	; (404a5c <_svfprintf_r+0x8f8>)
  404792:	680c      	ldr	r4, [r1, #0]
  404794:	9318      	str	r3, [sp, #96]	; 0x60
  404796:	2230      	movs	r2, #48	; 0x30
  404798:	2378      	movs	r3, #120	; 0x78
  40479a:	3104      	adds	r1, #4
  40479c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4047a0:	9311      	str	r3, [sp, #68]	; 0x44
  4047a2:	f04b 0b02 	orr.w	fp, fp, #2
  4047a6:	910f      	str	r1, [sp, #60]	; 0x3c
  4047a8:	2500      	movs	r5, #0
  4047aa:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4047ae:	2302      	movs	r3, #2
  4047b0:	e5cb      	b.n	40434a <_svfprintf_r+0x1e6>
  4047b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4047b4:	9311      	str	r3, [sp, #68]	; 0x44
  4047b6:	680a      	ldr	r2, [r1, #0]
  4047b8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4047bc:	2300      	movs	r3, #0
  4047be:	460a      	mov	r2, r1
  4047c0:	461f      	mov	r7, r3
  4047c2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4047c6:	3204      	adds	r2, #4
  4047c8:	2301      	movs	r3, #1
  4047ca:	9308      	str	r3, [sp, #32]
  4047cc:	f8cd b01c 	str.w	fp, [sp, #28]
  4047d0:	970a      	str	r7, [sp, #40]	; 0x28
  4047d2:	9712      	str	r7, [sp, #72]	; 0x48
  4047d4:	920f      	str	r2, [sp, #60]	; 0x3c
  4047d6:	930e      	str	r3, [sp, #56]	; 0x38
  4047d8:	ae28      	add	r6, sp, #160	; 0xa0
  4047da:	e5df      	b.n	40439c <_svfprintf_r+0x238>
  4047dc:	9311      	str	r3, [sp, #68]	; 0x44
  4047de:	2a00      	cmp	r2, #0
  4047e0:	f040 86e2 	bne.w	4055a8 <_svfprintf_r+0x1444>
  4047e4:	f01b 0f20 	tst.w	fp, #32
  4047e8:	d15d      	bne.n	4048a6 <_svfprintf_r+0x742>
  4047ea:	f01b 0f10 	tst.w	fp, #16
  4047ee:	f040 8306 	bne.w	404dfe <_svfprintf_r+0xc9a>
  4047f2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4047f6:	f000 8302 	beq.w	404dfe <_svfprintf_r+0xc9a>
  4047fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4047fc:	f9b1 4000 	ldrsh.w	r4, [r1]
  404800:	3104      	adds	r1, #4
  404802:	17e5      	asrs	r5, r4, #31
  404804:	4622      	mov	r2, r4
  404806:	462b      	mov	r3, r5
  404808:	910f      	str	r1, [sp, #60]	; 0x3c
  40480a:	2a00      	cmp	r2, #0
  40480c:	f173 0300 	sbcs.w	r3, r3, #0
  404810:	db58      	blt.n	4048c4 <_svfprintf_r+0x760>
  404812:	990a      	ldr	r1, [sp, #40]	; 0x28
  404814:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404818:	1c4a      	adds	r2, r1, #1
  40481a:	f04f 0301 	mov.w	r3, #1
  40481e:	f47f ad9b 	bne.w	404358 <_svfprintf_r+0x1f4>
  404822:	ea54 0205 	orrs.w	r2, r4, r5
  404826:	f000 81dc 	beq.w	404be2 <_svfprintf_r+0xa7e>
  40482a:	f8cd b01c 	str.w	fp, [sp, #28]
  40482e:	2b01      	cmp	r3, #1
  404830:	f000 8278 	beq.w	404d24 <_svfprintf_r+0xbc0>
  404834:	2b02      	cmp	r3, #2
  404836:	f040 8203 	bne.w	404c40 <_svfprintf_r+0xadc>
  40483a:	9818      	ldr	r0, [sp, #96]	; 0x60
  40483c:	464e      	mov	r6, r9
  40483e:	0923      	lsrs	r3, r4, #4
  404840:	f004 010f 	and.w	r1, r4, #15
  404844:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404848:	092a      	lsrs	r2, r5, #4
  40484a:	461c      	mov	r4, r3
  40484c:	4615      	mov	r5, r2
  40484e:	5c43      	ldrb	r3, [r0, r1]
  404850:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404854:	ea54 0305 	orrs.w	r3, r4, r5
  404858:	d1f1      	bne.n	40483e <_svfprintf_r+0x6da>
  40485a:	eba9 0306 	sub.w	r3, r9, r6
  40485e:	930e      	str	r3, [sp, #56]	; 0x38
  404860:	e590      	b.n	404384 <_svfprintf_r+0x220>
  404862:	9311      	str	r3, [sp, #68]	; 0x44
  404864:	2a00      	cmp	r2, #0
  404866:	f040 869b 	bne.w	4055a0 <_svfprintf_r+0x143c>
  40486a:	4b7d      	ldr	r3, [pc, #500]	; (404a60 <_svfprintf_r+0x8fc>)
  40486c:	9318      	str	r3, [sp, #96]	; 0x60
  40486e:	f01b 0f20 	tst.w	fp, #32
  404872:	f43f aeef 	beq.w	404654 <_svfprintf_r+0x4f0>
  404876:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404878:	3507      	adds	r5, #7
  40487a:	f025 0307 	bic.w	r3, r5, #7
  40487e:	f103 0208 	add.w	r2, r3, #8
  404882:	f01b 0f01 	tst.w	fp, #1
  404886:	920f      	str	r2, [sp, #60]	; 0x3c
  404888:	e9d3 4500 	ldrd	r4, r5, [r3]
  40488c:	f47f aef4 	bne.w	404678 <_svfprintf_r+0x514>
  404890:	2302      	movs	r3, #2
  404892:	e55a      	b.n	40434a <_svfprintf_r+0x1e6>
  404894:	9311      	str	r3, [sp, #68]	; 0x44
  404896:	2a00      	cmp	r2, #0
  404898:	f040 867e 	bne.w	405598 <_svfprintf_r+0x1434>
  40489c:	f04b 0b10 	orr.w	fp, fp, #16
  4048a0:	f01b 0f20 	tst.w	fp, #32
  4048a4:	d0a1      	beq.n	4047ea <_svfprintf_r+0x686>
  4048a6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4048a8:	3507      	adds	r5, #7
  4048aa:	f025 0507 	bic.w	r5, r5, #7
  4048ae:	e9d5 2300 	ldrd	r2, r3, [r5]
  4048b2:	2a00      	cmp	r2, #0
  4048b4:	f105 0108 	add.w	r1, r5, #8
  4048b8:	461d      	mov	r5, r3
  4048ba:	f173 0300 	sbcs.w	r3, r3, #0
  4048be:	910f      	str	r1, [sp, #60]	; 0x3c
  4048c0:	4614      	mov	r4, r2
  4048c2:	daa6      	bge.n	404812 <_svfprintf_r+0x6ae>
  4048c4:	272d      	movs	r7, #45	; 0x2d
  4048c6:	4264      	negs	r4, r4
  4048c8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4048cc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4048d0:	2301      	movs	r3, #1
  4048d2:	e53d      	b.n	404350 <_svfprintf_r+0x1ec>
  4048d4:	9311      	str	r3, [sp, #68]	; 0x44
  4048d6:	2a00      	cmp	r2, #0
  4048d8:	f040 865a 	bne.w	405590 <_svfprintf_r+0x142c>
  4048dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4048de:	3507      	adds	r5, #7
  4048e0:	f025 0307 	bic.w	r3, r5, #7
  4048e4:	f103 0208 	add.w	r2, r3, #8
  4048e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4048ea:	681a      	ldr	r2, [r3, #0]
  4048ec:	9214      	str	r2, [sp, #80]	; 0x50
  4048ee:	685b      	ldr	r3, [r3, #4]
  4048f0:	9315      	str	r3, [sp, #84]	; 0x54
  4048f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4048f4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4048f6:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4048fa:	4628      	mov	r0, r5
  4048fc:	4621      	mov	r1, r4
  4048fe:	f04f 32ff 	mov.w	r2, #4294967295
  404902:	4b58      	ldr	r3, [pc, #352]	; (404a64 <_svfprintf_r+0x900>)
  404904:	f003 fe54 	bl	4085b0 <__aeabi_dcmpun>
  404908:	2800      	cmp	r0, #0
  40490a:	f040 8348 	bne.w	404f9e <_svfprintf_r+0xe3a>
  40490e:	4628      	mov	r0, r5
  404910:	4621      	mov	r1, r4
  404912:	f04f 32ff 	mov.w	r2, #4294967295
  404916:	4b53      	ldr	r3, [pc, #332]	; (404a64 <_svfprintf_r+0x900>)
  404918:	f003 fe2c 	bl	408574 <__aeabi_dcmple>
  40491c:	2800      	cmp	r0, #0
  40491e:	f040 833e 	bne.w	404f9e <_svfprintf_r+0xe3a>
  404922:	a814      	add	r0, sp, #80	; 0x50
  404924:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  404926:	f003 fe1b 	bl	408560 <__aeabi_dcmplt>
  40492a:	2800      	cmp	r0, #0
  40492c:	f040 852f 	bne.w	40538e <_svfprintf_r+0x122a>
  404930:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404934:	4e4c      	ldr	r6, [pc, #304]	; (404a68 <_svfprintf_r+0x904>)
  404936:	4b4d      	ldr	r3, [pc, #308]	; (404a6c <_svfprintf_r+0x908>)
  404938:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40493c:	9007      	str	r0, [sp, #28]
  40493e:	9811      	ldr	r0, [sp, #68]	; 0x44
  404940:	2203      	movs	r2, #3
  404942:	2100      	movs	r1, #0
  404944:	9208      	str	r2, [sp, #32]
  404946:	910a      	str	r1, [sp, #40]	; 0x28
  404948:	2847      	cmp	r0, #71	; 0x47
  40494a:	bfd8      	it	le
  40494c:	461e      	movle	r6, r3
  40494e:	920e      	str	r2, [sp, #56]	; 0x38
  404950:	9112      	str	r1, [sp, #72]	; 0x48
  404952:	e51f      	b.n	404394 <_svfprintf_r+0x230>
  404954:	f04b 0b08 	orr.w	fp, fp, #8
  404958:	f89a 3000 	ldrb.w	r3, [sl]
  40495c:	e45a      	b.n	404214 <_svfprintf_r+0xb0>
  40495e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404962:	2300      	movs	r3, #0
  404964:	461c      	mov	r4, r3
  404966:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40496a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40496e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404972:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404976:	2809      	cmp	r0, #9
  404978:	d9f5      	bls.n	404966 <_svfprintf_r+0x802>
  40497a:	940d      	str	r4, [sp, #52]	; 0x34
  40497c:	e44c      	b.n	404218 <_svfprintf_r+0xb4>
  40497e:	f04b 0b10 	orr.w	fp, fp, #16
  404982:	9311      	str	r3, [sp, #68]	; 0x44
  404984:	f01b 0320 	ands.w	r3, fp, #32
  404988:	f43f ae1e 	beq.w	4045c8 <_svfprintf_r+0x464>
  40498c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40498e:	3507      	adds	r5, #7
  404990:	f025 0307 	bic.w	r3, r5, #7
  404994:	f103 0208 	add.w	r2, r3, #8
  404998:	e9d3 4500 	ldrd	r4, r5, [r3]
  40499c:	920f      	str	r2, [sp, #60]	; 0x3c
  40499e:	2300      	movs	r3, #0
  4049a0:	e4d3      	b.n	40434a <_svfprintf_r+0x1e6>
  4049a2:	9311      	str	r3, [sp, #68]	; 0x44
  4049a4:	2a00      	cmp	r2, #0
  4049a6:	f040 85e0 	bne.w	40556a <_svfprintf_r+0x1406>
  4049aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049ac:	2a00      	cmp	r2, #0
  4049ae:	f43f aca4 	beq.w	4042fa <_svfprintf_r+0x196>
  4049b2:	2300      	movs	r3, #0
  4049b4:	2101      	movs	r1, #1
  4049b6:	461f      	mov	r7, r3
  4049b8:	9108      	str	r1, [sp, #32]
  4049ba:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4049be:	f8cd b01c 	str.w	fp, [sp, #28]
  4049c2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4049c6:	930a      	str	r3, [sp, #40]	; 0x28
  4049c8:	9312      	str	r3, [sp, #72]	; 0x48
  4049ca:	910e      	str	r1, [sp, #56]	; 0x38
  4049cc:	ae28      	add	r6, sp, #160	; 0xa0
  4049ce:	e4e5      	b.n	40439c <_svfprintf_r+0x238>
  4049d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4049d2:	e535      	b.n	404440 <_svfprintf_r+0x2dc>
  4049d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4049d6:	2b65      	cmp	r3, #101	; 0x65
  4049d8:	f340 80a6 	ble.w	404b28 <_svfprintf_r+0x9c4>
  4049dc:	a814      	add	r0, sp, #80	; 0x50
  4049de:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4049e0:	f003 fdb4 	bl	40854c <__aeabi_dcmpeq>
  4049e4:	2800      	cmp	r0, #0
  4049e6:	f000 814f 	beq.w	404c88 <_svfprintf_r+0xb24>
  4049ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049ec:	4a20      	ldr	r2, [pc, #128]	; (404a70 <_svfprintf_r+0x90c>)
  4049ee:	f8c8 2000 	str.w	r2, [r8]
  4049f2:	3301      	adds	r3, #1
  4049f4:	3401      	adds	r4, #1
  4049f6:	2201      	movs	r2, #1
  4049f8:	2b07      	cmp	r3, #7
  4049fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4049fc:	9326      	str	r3, [sp, #152]	; 0x98
  4049fe:	f8c8 2004 	str.w	r2, [r8, #4]
  404a02:	f300 836a 	bgt.w	4050da <_svfprintf_r+0xf76>
  404a06:	f108 0808 	add.w	r8, r8, #8
  404a0a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404a0c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404a0e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a10:	4293      	cmp	r3, r2
  404a12:	db03      	blt.n	404a1c <_svfprintf_r+0x8b8>
  404a14:	9b07      	ldr	r3, [sp, #28]
  404a16:	07dd      	lsls	r5, r3, #31
  404a18:	f57f ad84 	bpl.w	404524 <_svfprintf_r+0x3c0>
  404a1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a1e:	9919      	ldr	r1, [sp, #100]	; 0x64
  404a20:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404a22:	f8c8 2000 	str.w	r2, [r8]
  404a26:	3301      	adds	r3, #1
  404a28:	440c      	add	r4, r1
  404a2a:	2b07      	cmp	r3, #7
  404a2c:	f8c8 1004 	str.w	r1, [r8, #4]
  404a30:	9427      	str	r4, [sp, #156]	; 0x9c
  404a32:	9326      	str	r3, [sp, #152]	; 0x98
  404a34:	f300 839e 	bgt.w	405174 <_svfprintf_r+0x1010>
  404a38:	f108 0808 	add.w	r8, r8, #8
  404a3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404a3e:	1e5e      	subs	r6, r3, #1
  404a40:	2e00      	cmp	r6, #0
  404a42:	f77f ad6f 	ble.w	404524 <_svfprintf_r+0x3c0>
  404a46:	2e10      	cmp	r6, #16
  404a48:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a4a:	4d0a      	ldr	r5, [pc, #40]	; (404a74 <_svfprintf_r+0x910>)
  404a4c:	f340 81f5 	ble.w	404e3a <_svfprintf_r+0xcd6>
  404a50:	4622      	mov	r2, r4
  404a52:	2710      	movs	r7, #16
  404a54:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404a58:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404a5a:	e013      	b.n	404a84 <_svfprintf_r+0x920>
  404a5c:	004094f8 	.word	0x004094f8
  404a60:	004094e4 	.word	0x004094e4
  404a64:	7fefffff 	.word	0x7fefffff
  404a68:	004094d8 	.word	0x004094d8
  404a6c:	004094d4 	.word	0x004094d4
  404a70:	00409514 	.word	0x00409514
  404a74:	00409528 	.word	0x00409528
  404a78:	f108 0808 	add.w	r8, r8, #8
  404a7c:	3e10      	subs	r6, #16
  404a7e:	2e10      	cmp	r6, #16
  404a80:	f340 81da 	ble.w	404e38 <_svfprintf_r+0xcd4>
  404a84:	3301      	adds	r3, #1
  404a86:	3210      	adds	r2, #16
  404a88:	2b07      	cmp	r3, #7
  404a8a:	9227      	str	r2, [sp, #156]	; 0x9c
  404a8c:	9326      	str	r3, [sp, #152]	; 0x98
  404a8e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404a92:	ddf1      	ble.n	404a78 <_svfprintf_r+0x914>
  404a94:	aa25      	add	r2, sp, #148	; 0x94
  404a96:	4621      	mov	r1, r4
  404a98:	4658      	mov	r0, fp
  404a9a:	f003 f829 	bl	407af0 <__ssprint_r>
  404a9e:	2800      	cmp	r0, #0
  404aa0:	f47f ac32 	bne.w	404308 <_svfprintf_r+0x1a4>
  404aa4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404aa6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404aa8:	46c8      	mov	r8, r9
  404aaa:	e7e7      	b.n	404a7c <_svfprintf_r+0x918>
  404aac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404aae:	9a08      	ldr	r2, [sp, #32]
  404ab0:	1a9f      	subs	r7, r3, r2
  404ab2:	2f00      	cmp	r7, #0
  404ab4:	f77f ace7 	ble.w	404486 <_svfprintf_r+0x322>
  404ab8:	2f10      	cmp	r7, #16
  404aba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404abc:	4db6      	ldr	r5, [pc, #728]	; (404d98 <_svfprintf_r+0xc34>)
  404abe:	dd27      	ble.n	404b10 <_svfprintf_r+0x9ac>
  404ac0:	4642      	mov	r2, r8
  404ac2:	4621      	mov	r1, r4
  404ac4:	46b0      	mov	r8, r6
  404ac6:	f04f 0b10 	mov.w	fp, #16
  404aca:	462e      	mov	r6, r5
  404acc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404ace:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404ad0:	e004      	b.n	404adc <_svfprintf_r+0x978>
  404ad2:	3f10      	subs	r7, #16
  404ad4:	2f10      	cmp	r7, #16
  404ad6:	f102 0208 	add.w	r2, r2, #8
  404ada:	dd15      	ble.n	404b08 <_svfprintf_r+0x9a4>
  404adc:	3301      	adds	r3, #1
  404ade:	3110      	adds	r1, #16
  404ae0:	2b07      	cmp	r3, #7
  404ae2:	9127      	str	r1, [sp, #156]	; 0x9c
  404ae4:	9326      	str	r3, [sp, #152]	; 0x98
  404ae6:	e882 0840 	stmia.w	r2, {r6, fp}
  404aea:	ddf2      	ble.n	404ad2 <_svfprintf_r+0x96e>
  404aec:	aa25      	add	r2, sp, #148	; 0x94
  404aee:	4629      	mov	r1, r5
  404af0:	4620      	mov	r0, r4
  404af2:	f002 fffd 	bl	407af0 <__ssprint_r>
  404af6:	2800      	cmp	r0, #0
  404af8:	f47f ac06 	bne.w	404308 <_svfprintf_r+0x1a4>
  404afc:	3f10      	subs	r7, #16
  404afe:	2f10      	cmp	r7, #16
  404b00:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404b02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404b04:	464a      	mov	r2, r9
  404b06:	dce9      	bgt.n	404adc <_svfprintf_r+0x978>
  404b08:	4635      	mov	r5, r6
  404b0a:	460c      	mov	r4, r1
  404b0c:	4646      	mov	r6, r8
  404b0e:	4690      	mov	r8, r2
  404b10:	3301      	adds	r3, #1
  404b12:	443c      	add	r4, r7
  404b14:	2b07      	cmp	r3, #7
  404b16:	9427      	str	r4, [sp, #156]	; 0x9c
  404b18:	9326      	str	r3, [sp, #152]	; 0x98
  404b1a:	e888 00a0 	stmia.w	r8, {r5, r7}
  404b1e:	f300 8232 	bgt.w	404f86 <_svfprintf_r+0xe22>
  404b22:	f108 0808 	add.w	r8, r8, #8
  404b26:	e4ae      	b.n	404486 <_svfprintf_r+0x322>
  404b28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b2a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404b2c:	2b01      	cmp	r3, #1
  404b2e:	f340 81fe 	ble.w	404f2e <_svfprintf_r+0xdca>
  404b32:	3701      	adds	r7, #1
  404b34:	3401      	adds	r4, #1
  404b36:	2301      	movs	r3, #1
  404b38:	2f07      	cmp	r7, #7
  404b3a:	9427      	str	r4, [sp, #156]	; 0x9c
  404b3c:	9726      	str	r7, [sp, #152]	; 0x98
  404b3e:	f8c8 6000 	str.w	r6, [r8]
  404b42:	f8c8 3004 	str.w	r3, [r8, #4]
  404b46:	f300 8203 	bgt.w	404f50 <_svfprintf_r+0xdec>
  404b4a:	f108 0808 	add.w	r8, r8, #8
  404b4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404b50:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  404b52:	f8c8 3000 	str.w	r3, [r8]
  404b56:	3701      	adds	r7, #1
  404b58:	4414      	add	r4, r2
  404b5a:	2f07      	cmp	r7, #7
  404b5c:	9427      	str	r4, [sp, #156]	; 0x9c
  404b5e:	9726      	str	r7, [sp, #152]	; 0x98
  404b60:	f8c8 2004 	str.w	r2, [r8, #4]
  404b64:	f300 8200 	bgt.w	404f68 <_svfprintf_r+0xe04>
  404b68:	f108 0808 	add.w	r8, r8, #8
  404b6c:	a814      	add	r0, sp, #80	; 0x50
  404b6e:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  404b70:	f003 fcec 	bl	40854c <__aeabi_dcmpeq>
  404b74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b76:	2800      	cmp	r0, #0
  404b78:	f040 8101 	bne.w	404d7e <_svfprintf_r+0xc1a>
  404b7c:	3b01      	subs	r3, #1
  404b7e:	3701      	adds	r7, #1
  404b80:	3601      	adds	r6, #1
  404b82:	441c      	add	r4, r3
  404b84:	2f07      	cmp	r7, #7
  404b86:	9726      	str	r7, [sp, #152]	; 0x98
  404b88:	9427      	str	r4, [sp, #156]	; 0x9c
  404b8a:	f8c8 6000 	str.w	r6, [r8]
  404b8e:	f8c8 3004 	str.w	r3, [r8, #4]
  404b92:	f300 8128 	bgt.w	404de6 <_svfprintf_r+0xc82>
  404b96:	f108 0808 	add.w	r8, r8, #8
  404b9a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  404b9c:	f8c8 2004 	str.w	r2, [r8, #4]
  404ba0:	3701      	adds	r7, #1
  404ba2:	4414      	add	r4, r2
  404ba4:	ab21      	add	r3, sp, #132	; 0x84
  404ba6:	2f07      	cmp	r7, #7
  404ba8:	9427      	str	r4, [sp, #156]	; 0x9c
  404baa:	9726      	str	r7, [sp, #152]	; 0x98
  404bac:	f8c8 3000 	str.w	r3, [r8]
  404bb0:	f77f acb6 	ble.w	404520 <_svfprintf_r+0x3bc>
  404bb4:	aa25      	add	r2, sp, #148	; 0x94
  404bb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bba:	f002 ff99 	bl	407af0 <__ssprint_r>
  404bbe:	2800      	cmp	r0, #0
  404bc0:	f47f aba2 	bne.w	404308 <_svfprintf_r+0x1a4>
  404bc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bc6:	46c8      	mov	r8, r9
  404bc8:	e4ac      	b.n	404524 <_svfprintf_r+0x3c0>
  404bca:	aa25      	add	r2, sp, #148	; 0x94
  404bcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bce:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bd0:	f002 ff8e 	bl	407af0 <__ssprint_r>
  404bd4:	2800      	cmp	r0, #0
  404bd6:	f43f acee 	beq.w	4045b6 <_svfprintf_r+0x452>
  404bda:	f7ff bb95 	b.w	404308 <_svfprintf_r+0x1a4>
  404bde:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404be2:	2b01      	cmp	r3, #1
  404be4:	f000 8135 	beq.w	404e52 <_svfprintf_r+0xcee>
  404be8:	2b02      	cmp	r3, #2
  404bea:	d125      	bne.n	404c38 <_svfprintf_r+0xad4>
  404bec:	f8cd b01c 	str.w	fp, [sp, #28]
  404bf0:	2400      	movs	r4, #0
  404bf2:	2500      	movs	r5, #0
  404bf4:	e621      	b.n	40483a <_svfprintf_r+0x6d6>
  404bf6:	aa25      	add	r2, sp, #148	; 0x94
  404bf8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bfa:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bfc:	f002 ff78 	bl	407af0 <__ssprint_r>
  404c00:	2800      	cmp	r0, #0
  404c02:	f47f ab81 	bne.w	404308 <_svfprintf_r+0x1a4>
  404c06:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c08:	46c8      	mov	r8, r9
  404c0a:	e478      	b.n	4044fe <_svfprintf_r+0x39a>
  404c0c:	aa25      	add	r2, sp, #148	; 0x94
  404c0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c10:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c12:	f002 ff6d 	bl	407af0 <__ssprint_r>
  404c16:	2800      	cmp	r0, #0
  404c18:	f47f ab76 	bne.w	404308 <_svfprintf_r+0x1a4>
  404c1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c1e:	46c8      	mov	r8, r9
  404c20:	e41e      	b.n	404460 <_svfprintf_r+0x2fc>
  404c22:	aa25      	add	r2, sp, #148	; 0x94
  404c24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c26:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c28:	f002 ff62 	bl	407af0 <__ssprint_r>
  404c2c:	2800      	cmp	r0, #0
  404c2e:	f47f ab6b 	bne.w	404308 <_svfprintf_r+0x1a4>
  404c32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c34:	46c8      	mov	r8, r9
  404c36:	e423      	b.n	404480 <_svfprintf_r+0x31c>
  404c38:	f8cd b01c 	str.w	fp, [sp, #28]
  404c3c:	2400      	movs	r4, #0
  404c3e:	2500      	movs	r5, #0
  404c40:	4649      	mov	r1, r9
  404c42:	e000      	b.n	404c46 <_svfprintf_r+0xae2>
  404c44:	4631      	mov	r1, r6
  404c46:	08e2      	lsrs	r2, r4, #3
  404c48:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404c4c:	08e8      	lsrs	r0, r5, #3
  404c4e:	f004 0307 	and.w	r3, r4, #7
  404c52:	4605      	mov	r5, r0
  404c54:	4614      	mov	r4, r2
  404c56:	3330      	adds	r3, #48	; 0x30
  404c58:	ea54 0205 	orrs.w	r2, r4, r5
  404c5c:	f801 3c01 	strb.w	r3, [r1, #-1]
  404c60:	f101 36ff 	add.w	r6, r1, #4294967295
  404c64:	d1ee      	bne.n	404c44 <_svfprintf_r+0xae0>
  404c66:	9a07      	ldr	r2, [sp, #28]
  404c68:	07d2      	lsls	r2, r2, #31
  404c6a:	f57f adf6 	bpl.w	40485a <_svfprintf_r+0x6f6>
  404c6e:	2b30      	cmp	r3, #48	; 0x30
  404c70:	f43f adf3 	beq.w	40485a <_svfprintf_r+0x6f6>
  404c74:	3902      	subs	r1, #2
  404c76:	2330      	movs	r3, #48	; 0x30
  404c78:	f806 3c01 	strb.w	r3, [r6, #-1]
  404c7c:	eba9 0301 	sub.w	r3, r9, r1
  404c80:	930e      	str	r3, [sp, #56]	; 0x38
  404c82:	460e      	mov	r6, r1
  404c84:	f7ff bb7e 	b.w	404384 <_svfprintf_r+0x220>
  404c88:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404c8a:	2900      	cmp	r1, #0
  404c8c:	f340 822f 	ble.w	4050ee <_svfprintf_r+0xf8a>
  404c90:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404c92:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404c94:	4293      	cmp	r3, r2
  404c96:	bfa8      	it	ge
  404c98:	4613      	movge	r3, r2
  404c9a:	2b00      	cmp	r3, #0
  404c9c:	461f      	mov	r7, r3
  404c9e:	dd0d      	ble.n	404cbc <_svfprintf_r+0xb58>
  404ca0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ca2:	f8c8 6000 	str.w	r6, [r8]
  404ca6:	3301      	adds	r3, #1
  404ca8:	443c      	add	r4, r7
  404caa:	2b07      	cmp	r3, #7
  404cac:	9427      	str	r4, [sp, #156]	; 0x9c
  404cae:	f8c8 7004 	str.w	r7, [r8, #4]
  404cb2:	9326      	str	r3, [sp, #152]	; 0x98
  404cb4:	f300 8320 	bgt.w	4052f8 <_svfprintf_r+0x1194>
  404cb8:	f108 0808 	add.w	r8, r8, #8
  404cbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404cbe:	2f00      	cmp	r7, #0
  404cc0:	bfa8      	it	ge
  404cc2:	1bdb      	subge	r3, r3, r7
  404cc4:	2b00      	cmp	r3, #0
  404cc6:	461f      	mov	r7, r3
  404cc8:	f340 80d7 	ble.w	404e7a <_svfprintf_r+0xd16>
  404ccc:	2f10      	cmp	r7, #16
  404cce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404cd0:	4d31      	ldr	r5, [pc, #196]	; (404d98 <_svfprintf_r+0xc34>)
  404cd2:	f340 81ee 	ble.w	4050b2 <_svfprintf_r+0xf4e>
  404cd6:	4642      	mov	r2, r8
  404cd8:	4621      	mov	r1, r4
  404cda:	46b0      	mov	r8, r6
  404cdc:	f04f 0b10 	mov.w	fp, #16
  404ce0:	462e      	mov	r6, r5
  404ce2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404ce4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404ce6:	e004      	b.n	404cf2 <_svfprintf_r+0xb8e>
  404ce8:	3208      	adds	r2, #8
  404cea:	3f10      	subs	r7, #16
  404cec:	2f10      	cmp	r7, #16
  404cee:	f340 81dc 	ble.w	4050aa <_svfprintf_r+0xf46>
  404cf2:	3301      	adds	r3, #1
  404cf4:	3110      	adds	r1, #16
  404cf6:	2b07      	cmp	r3, #7
  404cf8:	9127      	str	r1, [sp, #156]	; 0x9c
  404cfa:	9326      	str	r3, [sp, #152]	; 0x98
  404cfc:	e882 0840 	stmia.w	r2, {r6, fp}
  404d00:	ddf2      	ble.n	404ce8 <_svfprintf_r+0xb84>
  404d02:	aa25      	add	r2, sp, #148	; 0x94
  404d04:	4629      	mov	r1, r5
  404d06:	4620      	mov	r0, r4
  404d08:	f002 fef2 	bl	407af0 <__ssprint_r>
  404d0c:	2800      	cmp	r0, #0
  404d0e:	f47f aafb 	bne.w	404308 <_svfprintf_r+0x1a4>
  404d12:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404d14:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d16:	464a      	mov	r2, r9
  404d18:	e7e7      	b.n	404cea <_svfprintf_r+0xb86>
  404d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d1c:	930e      	str	r3, [sp, #56]	; 0x38
  404d1e:	464e      	mov	r6, r9
  404d20:	f7ff bb30 	b.w	404384 <_svfprintf_r+0x220>
  404d24:	2d00      	cmp	r5, #0
  404d26:	bf08      	it	eq
  404d28:	2c0a      	cmpeq	r4, #10
  404d2a:	f0c0 8090 	bcc.w	404e4e <_svfprintf_r+0xcea>
  404d2e:	464e      	mov	r6, r9
  404d30:	4620      	mov	r0, r4
  404d32:	4629      	mov	r1, r5
  404d34:	220a      	movs	r2, #10
  404d36:	2300      	movs	r3, #0
  404d38:	f7fe fd16 	bl	403768 <__aeabi_uldivmod>
  404d3c:	3230      	adds	r2, #48	; 0x30
  404d3e:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404d42:	4620      	mov	r0, r4
  404d44:	4629      	mov	r1, r5
  404d46:	2300      	movs	r3, #0
  404d48:	220a      	movs	r2, #10
  404d4a:	f7fe fd0d 	bl	403768 <__aeabi_uldivmod>
  404d4e:	4604      	mov	r4, r0
  404d50:	460d      	mov	r5, r1
  404d52:	ea54 0305 	orrs.w	r3, r4, r5
  404d56:	d1eb      	bne.n	404d30 <_svfprintf_r+0xbcc>
  404d58:	eba9 0306 	sub.w	r3, r9, r6
  404d5c:	930e      	str	r3, [sp, #56]	; 0x38
  404d5e:	f7ff bb11 	b.w	404384 <_svfprintf_r+0x220>
  404d62:	aa25      	add	r2, sp, #148	; 0x94
  404d64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d66:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d68:	f002 fec2 	bl	407af0 <__ssprint_r>
  404d6c:	2800      	cmp	r0, #0
  404d6e:	f47f aacb 	bne.w	404308 <_svfprintf_r+0x1a4>
  404d72:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404d76:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d78:	46c8      	mov	r8, r9
  404d7a:	f7ff bb61 	b.w	404440 <_svfprintf_r+0x2dc>
  404d7e:	1e5e      	subs	r6, r3, #1
  404d80:	2e00      	cmp	r6, #0
  404d82:	f77f af0a 	ble.w	404b9a <_svfprintf_r+0xa36>
  404d86:	2e10      	cmp	r6, #16
  404d88:	4d03      	ldr	r5, [pc, #12]	; (404d98 <_svfprintf_r+0xc34>)
  404d8a:	dd23      	ble.n	404dd4 <_svfprintf_r+0xc70>
  404d8c:	4622      	mov	r2, r4
  404d8e:	f04f 0b10 	mov.w	fp, #16
  404d92:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404d94:	e007      	b.n	404da6 <_svfprintf_r+0xc42>
  404d96:	bf00      	nop
  404d98:	00409528 	.word	0x00409528
  404d9c:	3e10      	subs	r6, #16
  404d9e:	2e10      	cmp	r6, #16
  404da0:	f108 0808 	add.w	r8, r8, #8
  404da4:	dd15      	ble.n	404dd2 <_svfprintf_r+0xc6e>
  404da6:	3701      	adds	r7, #1
  404da8:	3210      	adds	r2, #16
  404daa:	2f07      	cmp	r7, #7
  404dac:	9227      	str	r2, [sp, #156]	; 0x9c
  404dae:	9726      	str	r7, [sp, #152]	; 0x98
  404db0:	e888 0820 	stmia.w	r8, {r5, fp}
  404db4:	ddf2      	ble.n	404d9c <_svfprintf_r+0xc38>
  404db6:	aa25      	add	r2, sp, #148	; 0x94
  404db8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404dba:	4620      	mov	r0, r4
  404dbc:	f002 fe98 	bl	407af0 <__ssprint_r>
  404dc0:	2800      	cmp	r0, #0
  404dc2:	f47f aaa1 	bne.w	404308 <_svfprintf_r+0x1a4>
  404dc6:	3e10      	subs	r6, #16
  404dc8:	2e10      	cmp	r6, #16
  404dca:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404dcc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404dce:	46c8      	mov	r8, r9
  404dd0:	dce9      	bgt.n	404da6 <_svfprintf_r+0xc42>
  404dd2:	4614      	mov	r4, r2
  404dd4:	3701      	adds	r7, #1
  404dd6:	4434      	add	r4, r6
  404dd8:	2f07      	cmp	r7, #7
  404dda:	9427      	str	r4, [sp, #156]	; 0x9c
  404ddc:	9726      	str	r7, [sp, #152]	; 0x98
  404dde:	e888 0060 	stmia.w	r8, {r5, r6}
  404de2:	f77f aed8 	ble.w	404b96 <_svfprintf_r+0xa32>
  404de6:	aa25      	add	r2, sp, #148	; 0x94
  404de8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404dea:	980c      	ldr	r0, [sp, #48]	; 0x30
  404dec:	f002 fe80 	bl	407af0 <__ssprint_r>
  404df0:	2800      	cmp	r0, #0
  404df2:	f47f aa89 	bne.w	404308 <_svfprintf_r+0x1a4>
  404df6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404df8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404dfa:	46c8      	mov	r8, r9
  404dfc:	e6cd      	b.n	404b9a <_svfprintf_r+0xa36>
  404dfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e00:	6814      	ldr	r4, [r2, #0]
  404e02:	4613      	mov	r3, r2
  404e04:	3304      	adds	r3, #4
  404e06:	17e5      	asrs	r5, r4, #31
  404e08:	930f      	str	r3, [sp, #60]	; 0x3c
  404e0a:	4622      	mov	r2, r4
  404e0c:	462b      	mov	r3, r5
  404e0e:	e4fc      	b.n	40480a <_svfprintf_r+0x6a6>
  404e10:	3204      	adds	r2, #4
  404e12:	681c      	ldr	r4, [r3, #0]
  404e14:	920f      	str	r2, [sp, #60]	; 0x3c
  404e16:	2301      	movs	r3, #1
  404e18:	2500      	movs	r5, #0
  404e1a:	f7ff ba96 	b.w	40434a <_svfprintf_r+0x1e6>
  404e1e:	681c      	ldr	r4, [r3, #0]
  404e20:	3304      	adds	r3, #4
  404e22:	930f      	str	r3, [sp, #60]	; 0x3c
  404e24:	2500      	movs	r5, #0
  404e26:	e423      	b.n	404670 <_svfprintf_r+0x50c>
  404e28:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404e2a:	460a      	mov	r2, r1
  404e2c:	3204      	adds	r2, #4
  404e2e:	680c      	ldr	r4, [r1, #0]
  404e30:	920f      	str	r2, [sp, #60]	; 0x3c
  404e32:	2500      	movs	r5, #0
  404e34:	f7ff ba89 	b.w	40434a <_svfprintf_r+0x1e6>
  404e38:	4614      	mov	r4, r2
  404e3a:	3301      	adds	r3, #1
  404e3c:	4434      	add	r4, r6
  404e3e:	2b07      	cmp	r3, #7
  404e40:	9427      	str	r4, [sp, #156]	; 0x9c
  404e42:	9326      	str	r3, [sp, #152]	; 0x98
  404e44:	e888 0060 	stmia.w	r8, {r5, r6}
  404e48:	f77f ab6a 	ble.w	404520 <_svfprintf_r+0x3bc>
  404e4c:	e6b2      	b.n	404bb4 <_svfprintf_r+0xa50>
  404e4e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404e52:	f8cd b01c 	str.w	fp, [sp, #28]
  404e56:	ae42      	add	r6, sp, #264	; 0x108
  404e58:	3430      	adds	r4, #48	; 0x30
  404e5a:	2301      	movs	r3, #1
  404e5c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404e60:	930e      	str	r3, [sp, #56]	; 0x38
  404e62:	f7ff ba8f 	b.w	404384 <_svfprintf_r+0x220>
  404e66:	aa25      	add	r2, sp, #148	; 0x94
  404e68:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e6c:	f002 fe40 	bl	407af0 <__ssprint_r>
  404e70:	2800      	cmp	r0, #0
  404e72:	f47f aa49 	bne.w	404308 <_svfprintf_r+0x1a4>
  404e76:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e78:	46c8      	mov	r8, r9
  404e7a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404e7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e7e:	429a      	cmp	r2, r3
  404e80:	db44      	blt.n	404f0c <_svfprintf_r+0xda8>
  404e82:	9b07      	ldr	r3, [sp, #28]
  404e84:	07d9      	lsls	r1, r3, #31
  404e86:	d441      	bmi.n	404f0c <_svfprintf_r+0xda8>
  404e88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e8a:	9812      	ldr	r0, [sp, #72]	; 0x48
  404e8c:	1a9a      	subs	r2, r3, r2
  404e8e:	1a1d      	subs	r5, r3, r0
  404e90:	4295      	cmp	r5, r2
  404e92:	bfa8      	it	ge
  404e94:	4615      	movge	r5, r2
  404e96:	2d00      	cmp	r5, #0
  404e98:	dd0e      	ble.n	404eb8 <_svfprintf_r+0xd54>
  404e9a:	9926      	ldr	r1, [sp, #152]	; 0x98
  404e9c:	f8c8 5004 	str.w	r5, [r8, #4]
  404ea0:	3101      	adds	r1, #1
  404ea2:	4406      	add	r6, r0
  404ea4:	442c      	add	r4, r5
  404ea6:	2907      	cmp	r1, #7
  404ea8:	f8c8 6000 	str.w	r6, [r8]
  404eac:	9427      	str	r4, [sp, #156]	; 0x9c
  404eae:	9126      	str	r1, [sp, #152]	; 0x98
  404eb0:	f300 823b 	bgt.w	40532a <_svfprintf_r+0x11c6>
  404eb4:	f108 0808 	add.w	r8, r8, #8
  404eb8:	2d00      	cmp	r5, #0
  404eba:	bfac      	ite	ge
  404ebc:	1b56      	subge	r6, r2, r5
  404ebe:	4616      	movlt	r6, r2
  404ec0:	2e00      	cmp	r6, #0
  404ec2:	f77f ab2f 	ble.w	404524 <_svfprintf_r+0x3c0>
  404ec6:	2e10      	cmp	r6, #16
  404ec8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404eca:	4db0      	ldr	r5, [pc, #704]	; (40518c <_svfprintf_r+0x1028>)
  404ecc:	ddb5      	ble.n	404e3a <_svfprintf_r+0xcd6>
  404ece:	4622      	mov	r2, r4
  404ed0:	2710      	movs	r7, #16
  404ed2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404ed6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404ed8:	e004      	b.n	404ee4 <_svfprintf_r+0xd80>
  404eda:	f108 0808 	add.w	r8, r8, #8
  404ede:	3e10      	subs	r6, #16
  404ee0:	2e10      	cmp	r6, #16
  404ee2:	dda9      	ble.n	404e38 <_svfprintf_r+0xcd4>
  404ee4:	3301      	adds	r3, #1
  404ee6:	3210      	adds	r2, #16
  404ee8:	2b07      	cmp	r3, #7
  404eea:	9227      	str	r2, [sp, #156]	; 0x9c
  404eec:	9326      	str	r3, [sp, #152]	; 0x98
  404eee:	e888 00a0 	stmia.w	r8, {r5, r7}
  404ef2:	ddf2      	ble.n	404eda <_svfprintf_r+0xd76>
  404ef4:	aa25      	add	r2, sp, #148	; 0x94
  404ef6:	4621      	mov	r1, r4
  404ef8:	4658      	mov	r0, fp
  404efa:	f002 fdf9 	bl	407af0 <__ssprint_r>
  404efe:	2800      	cmp	r0, #0
  404f00:	f47f aa02 	bne.w	404308 <_svfprintf_r+0x1a4>
  404f04:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404f06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f08:	46c8      	mov	r8, r9
  404f0a:	e7e8      	b.n	404ede <_svfprintf_r+0xd7a>
  404f0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f0e:	9819      	ldr	r0, [sp, #100]	; 0x64
  404f10:	991a      	ldr	r1, [sp, #104]	; 0x68
  404f12:	f8c8 1000 	str.w	r1, [r8]
  404f16:	3301      	adds	r3, #1
  404f18:	4404      	add	r4, r0
  404f1a:	2b07      	cmp	r3, #7
  404f1c:	9427      	str	r4, [sp, #156]	; 0x9c
  404f1e:	f8c8 0004 	str.w	r0, [r8, #4]
  404f22:	9326      	str	r3, [sp, #152]	; 0x98
  404f24:	f300 81f5 	bgt.w	405312 <_svfprintf_r+0x11ae>
  404f28:	f108 0808 	add.w	r8, r8, #8
  404f2c:	e7ac      	b.n	404e88 <_svfprintf_r+0xd24>
  404f2e:	9b07      	ldr	r3, [sp, #28]
  404f30:	07da      	lsls	r2, r3, #31
  404f32:	f53f adfe 	bmi.w	404b32 <_svfprintf_r+0x9ce>
  404f36:	3701      	adds	r7, #1
  404f38:	3401      	adds	r4, #1
  404f3a:	2301      	movs	r3, #1
  404f3c:	2f07      	cmp	r7, #7
  404f3e:	9427      	str	r4, [sp, #156]	; 0x9c
  404f40:	9726      	str	r7, [sp, #152]	; 0x98
  404f42:	f8c8 6000 	str.w	r6, [r8]
  404f46:	f8c8 3004 	str.w	r3, [r8, #4]
  404f4a:	f77f ae24 	ble.w	404b96 <_svfprintf_r+0xa32>
  404f4e:	e74a      	b.n	404de6 <_svfprintf_r+0xc82>
  404f50:	aa25      	add	r2, sp, #148	; 0x94
  404f52:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f54:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f56:	f002 fdcb 	bl	407af0 <__ssprint_r>
  404f5a:	2800      	cmp	r0, #0
  404f5c:	f47f a9d4 	bne.w	404308 <_svfprintf_r+0x1a4>
  404f60:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404f62:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404f64:	46c8      	mov	r8, r9
  404f66:	e5f2      	b.n	404b4e <_svfprintf_r+0x9ea>
  404f68:	aa25      	add	r2, sp, #148	; 0x94
  404f6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f6c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f6e:	f002 fdbf 	bl	407af0 <__ssprint_r>
  404f72:	2800      	cmp	r0, #0
  404f74:	f47f a9c8 	bne.w	404308 <_svfprintf_r+0x1a4>
  404f78:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404f7a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404f7c:	46c8      	mov	r8, r9
  404f7e:	e5f5      	b.n	404b6c <_svfprintf_r+0xa08>
  404f80:	464e      	mov	r6, r9
  404f82:	f7ff b9ff 	b.w	404384 <_svfprintf_r+0x220>
  404f86:	aa25      	add	r2, sp, #148	; 0x94
  404f88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f8c:	f002 fdb0 	bl	407af0 <__ssprint_r>
  404f90:	2800      	cmp	r0, #0
  404f92:	f47f a9b9 	bne.w	404308 <_svfprintf_r+0x1a4>
  404f96:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404f98:	46c8      	mov	r8, r9
  404f9a:	f7ff ba74 	b.w	404486 <_svfprintf_r+0x322>
  404f9e:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404fa0:	4622      	mov	r2, r4
  404fa2:	4620      	mov	r0, r4
  404fa4:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404fa6:	4623      	mov	r3, r4
  404fa8:	4621      	mov	r1, r4
  404faa:	f003 fb01 	bl	4085b0 <__aeabi_dcmpun>
  404fae:	2800      	cmp	r0, #0
  404fb0:	f040 8286 	bne.w	4054c0 <_svfprintf_r+0x135c>
  404fb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404fb6:	3301      	adds	r3, #1
  404fb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404fba:	f023 0320 	bic.w	r3, r3, #32
  404fbe:	930e      	str	r3, [sp, #56]	; 0x38
  404fc0:	f000 81e2 	beq.w	405388 <_svfprintf_r+0x1224>
  404fc4:	2b47      	cmp	r3, #71	; 0x47
  404fc6:	f000 811e 	beq.w	405206 <_svfprintf_r+0x10a2>
  404fca:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404fce:	9307      	str	r3, [sp, #28]
  404fd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404fd2:	1e1f      	subs	r7, r3, #0
  404fd4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404fd6:	9308      	str	r3, [sp, #32]
  404fd8:	bfbb      	ittet	lt
  404fda:	463b      	movlt	r3, r7
  404fdc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404fe0:	2300      	movge	r3, #0
  404fe2:	232d      	movlt	r3, #45	; 0x2d
  404fe4:	9310      	str	r3, [sp, #64]	; 0x40
  404fe6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404fe8:	2b66      	cmp	r3, #102	; 0x66
  404fea:	f000 81bb 	beq.w	405364 <_svfprintf_r+0x1200>
  404fee:	2b46      	cmp	r3, #70	; 0x46
  404ff0:	f000 80df 	beq.w	4051b2 <_svfprintf_r+0x104e>
  404ff4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404ff6:	9a08      	ldr	r2, [sp, #32]
  404ff8:	2b45      	cmp	r3, #69	; 0x45
  404ffa:	bf0c      	ite	eq
  404ffc:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404ffe:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  405000:	a823      	add	r0, sp, #140	; 0x8c
  405002:	a920      	add	r1, sp, #128	; 0x80
  405004:	bf08      	it	eq
  405006:	1c5d      	addeq	r5, r3, #1
  405008:	9004      	str	r0, [sp, #16]
  40500a:	9103      	str	r1, [sp, #12]
  40500c:	a81f      	add	r0, sp, #124	; 0x7c
  40500e:	2102      	movs	r1, #2
  405010:	463b      	mov	r3, r7
  405012:	9002      	str	r0, [sp, #8]
  405014:	9501      	str	r5, [sp, #4]
  405016:	9100      	str	r1, [sp, #0]
  405018:	980c      	ldr	r0, [sp, #48]	; 0x30
  40501a:	f000 fb6d 	bl	4056f8 <_dtoa_r>
  40501e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405020:	2b67      	cmp	r3, #103	; 0x67
  405022:	4606      	mov	r6, r0
  405024:	f040 81e0 	bne.w	4053e8 <_svfprintf_r+0x1284>
  405028:	f01b 0f01 	tst.w	fp, #1
  40502c:	f000 8246 	beq.w	4054bc <_svfprintf_r+0x1358>
  405030:	1974      	adds	r4, r6, r5
  405032:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405034:	9808      	ldr	r0, [sp, #32]
  405036:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405038:	4639      	mov	r1, r7
  40503a:	f003 fa87 	bl	40854c <__aeabi_dcmpeq>
  40503e:	2800      	cmp	r0, #0
  405040:	f040 8165 	bne.w	40530e <_svfprintf_r+0x11aa>
  405044:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405046:	42a3      	cmp	r3, r4
  405048:	d206      	bcs.n	405058 <_svfprintf_r+0xef4>
  40504a:	2130      	movs	r1, #48	; 0x30
  40504c:	1c5a      	adds	r2, r3, #1
  40504e:	9223      	str	r2, [sp, #140]	; 0x8c
  405050:	7019      	strb	r1, [r3, #0]
  405052:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405054:	429c      	cmp	r4, r3
  405056:	d8f9      	bhi.n	40504c <_svfprintf_r+0xee8>
  405058:	1b9b      	subs	r3, r3, r6
  40505a:	9313      	str	r3, [sp, #76]	; 0x4c
  40505c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40505e:	2b47      	cmp	r3, #71	; 0x47
  405060:	f000 80e9 	beq.w	405236 <_svfprintf_r+0x10d2>
  405064:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405066:	2b65      	cmp	r3, #101	; 0x65
  405068:	f340 81cd 	ble.w	405406 <_svfprintf_r+0x12a2>
  40506c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40506e:	2b66      	cmp	r3, #102	; 0x66
  405070:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405072:	9312      	str	r3, [sp, #72]	; 0x48
  405074:	f000 819e 	beq.w	4053b4 <_svfprintf_r+0x1250>
  405078:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40507a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40507c:	4619      	mov	r1, r3
  40507e:	4291      	cmp	r1, r2
  405080:	f300 818a 	bgt.w	405398 <_svfprintf_r+0x1234>
  405084:	f01b 0f01 	tst.w	fp, #1
  405088:	f040 8213 	bne.w	4054b2 <_svfprintf_r+0x134e>
  40508c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405090:	9308      	str	r3, [sp, #32]
  405092:	2367      	movs	r3, #103	; 0x67
  405094:	920e      	str	r2, [sp, #56]	; 0x38
  405096:	9311      	str	r3, [sp, #68]	; 0x44
  405098:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40509a:	2b00      	cmp	r3, #0
  40509c:	f040 80c4 	bne.w	405228 <_svfprintf_r+0x10c4>
  4050a0:	930a      	str	r3, [sp, #40]	; 0x28
  4050a2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4050a6:	f7ff b975 	b.w	404394 <_svfprintf_r+0x230>
  4050aa:	4635      	mov	r5, r6
  4050ac:	460c      	mov	r4, r1
  4050ae:	4646      	mov	r6, r8
  4050b0:	4690      	mov	r8, r2
  4050b2:	3301      	adds	r3, #1
  4050b4:	443c      	add	r4, r7
  4050b6:	2b07      	cmp	r3, #7
  4050b8:	9427      	str	r4, [sp, #156]	; 0x9c
  4050ba:	9326      	str	r3, [sp, #152]	; 0x98
  4050bc:	e888 00a0 	stmia.w	r8, {r5, r7}
  4050c0:	f73f aed1 	bgt.w	404e66 <_svfprintf_r+0xd02>
  4050c4:	f108 0808 	add.w	r8, r8, #8
  4050c8:	e6d7      	b.n	404e7a <_svfprintf_r+0xd16>
  4050ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4050cc:	6813      	ldr	r3, [r2, #0]
  4050ce:	3204      	adds	r2, #4
  4050d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4050d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4050d4:	601a      	str	r2, [r3, #0]
  4050d6:	f7ff b86c 	b.w	4041b2 <_svfprintf_r+0x4e>
  4050da:	aa25      	add	r2, sp, #148	; 0x94
  4050dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4050de:	980c      	ldr	r0, [sp, #48]	; 0x30
  4050e0:	f002 fd06 	bl	407af0 <__ssprint_r>
  4050e4:	2800      	cmp	r0, #0
  4050e6:	f47f a90f 	bne.w	404308 <_svfprintf_r+0x1a4>
  4050ea:	46c8      	mov	r8, r9
  4050ec:	e48d      	b.n	404a0a <_svfprintf_r+0x8a6>
  4050ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4050f0:	4a27      	ldr	r2, [pc, #156]	; (405190 <_svfprintf_r+0x102c>)
  4050f2:	f8c8 2000 	str.w	r2, [r8]
  4050f6:	3301      	adds	r3, #1
  4050f8:	3401      	adds	r4, #1
  4050fa:	2201      	movs	r2, #1
  4050fc:	2b07      	cmp	r3, #7
  4050fe:	9427      	str	r4, [sp, #156]	; 0x9c
  405100:	9326      	str	r3, [sp, #152]	; 0x98
  405102:	f8c8 2004 	str.w	r2, [r8, #4]
  405106:	dc72      	bgt.n	4051ee <_svfprintf_r+0x108a>
  405108:	f108 0808 	add.w	r8, r8, #8
  40510c:	b929      	cbnz	r1, 40511a <_svfprintf_r+0xfb6>
  40510e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405110:	b91b      	cbnz	r3, 40511a <_svfprintf_r+0xfb6>
  405112:	9b07      	ldr	r3, [sp, #28]
  405114:	07d8      	lsls	r0, r3, #31
  405116:	f57f aa05 	bpl.w	404524 <_svfprintf_r+0x3c0>
  40511a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40511c:	9819      	ldr	r0, [sp, #100]	; 0x64
  40511e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  405120:	f8c8 2000 	str.w	r2, [r8]
  405124:	3301      	adds	r3, #1
  405126:	4602      	mov	r2, r0
  405128:	4422      	add	r2, r4
  40512a:	2b07      	cmp	r3, #7
  40512c:	9227      	str	r2, [sp, #156]	; 0x9c
  40512e:	f8c8 0004 	str.w	r0, [r8, #4]
  405132:	9326      	str	r3, [sp, #152]	; 0x98
  405134:	f300 818d 	bgt.w	405452 <_svfprintf_r+0x12ee>
  405138:	f108 0808 	add.w	r8, r8, #8
  40513c:	2900      	cmp	r1, #0
  40513e:	f2c0 8165 	blt.w	40540c <_svfprintf_r+0x12a8>
  405142:	9913      	ldr	r1, [sp, #76]	; 0x4c
  405144:	f8c8 6000 	str.w	r6, [r8]
  405148:	3301      	adds	r3, #1
  40514a:	188c      	adds	r4, r1, r2
  40514c:	2b07      	cmp	r3, #7
  40514e:	9427      	str	r4, [sp, #156]	; 0x9c
  405150:	9326      	str	r3, [sp, #152]	; 0x98
  405152:	f8c8 1004 	str.w	r1, [r8, #4]
  405156:	f77f a9e3 	ble.w	404520 <_svfprintf_r+0x3bc>
  40515a:	e52b      	b.n	404bb4 <_svfprintf_r+0xa50>
  40515c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40515e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405160:	6813      	ldr	r3, [r2, #0]
  405162:	17cd      	asrs	r5, r1, #31
  405164:	4608      	mov	r0, r1
  405166:	3204      	adds	r2, #4
  405168:	4629      	mov	r1, r5
  40516a:	920f      	str	r2, [sp, #60]	; 0x3c
  40516c:	e9c3 0100 	strd	r0, r1, [r3]
  405170:	f7ff b81f 	b.w	4041b2 <_svfprintf_r+0x4e>
  405174:	aa25      	add	r2, sp, #148	; 0x94
  405176:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405178:	980c      	ldr	r0, [sp, #48]	; 0x30
  40517a:	f002 fcb9 	bl	407af0 <__ssprint_r>
  40517e:	2800      	cmp	r0, #0
  405180:	f47f a8c2 	bne.w	404308 <_svfprintf_r+0x1a4>
  405184:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405186:	46c8      	mov	r8, r9
  405188:	e458      	b.n	404a3c <_svfprintf_r+0x8d8>
  40518a:	bf00      	nop
  40518c:	00409528 	.word	0x00409528
  405190:	00409514 	.word	0x00409514
  405194:	2140      	movs	r1, #64	; 0x40
  405196:	980c      	ldr	r0, [sp, #48]	; 0x30
  405198:	f001 fb36 	bl	406808 <_malloc_r>
  40519c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40519e:	6010      	str	r0, [r2, #0]
  4051a0:	6110      	str	r0, [r2, #16]
  4051a2:	2800      	cmp	r0, #0
  4051a4:	f000 81ec 	beq.w	405580 <_svfprintf_r+0x141c>
  4051a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4051aa:	2340      	movs	r3, #64	; 0x40
  4051ac:	6153      	str	r3, [r2, #20]
  4051ae:	f7fe bff0 	b.w	404192 <_svfprintf_r+0x2e>
  4051b2:	a823      	add	r0, sp, #140	; 0x8c
  4051b4:	a920      	add	r1, sp, #128	; 0x80
  4051b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4051b8:	9004      	str	r0, [sp, #16]
  4051ba:	9103      	str	r1, [sp, #12]
  4051bc:	a81f      	add	r0, sp, #124	; 0x7c
  4051be:	2103      	movs	r1, #3
  4051c0:	9002      	str	r0, [sp, #8]
  4051c2:	9a08      	ldr	r2, [sp, #32]
  4051c4:	9401      	str	r4, [sp, #4]
  4051c6:	463b      	mov	r3, r7
  4051c8:	9100      	str	r1, [sp, #0]
  4051ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4051cc:	f000 fa94 	bl	4056f8 <_dtoa_r>
  4051d0:	4625      	mov	r5, r4
  4051d2:	4606      	mov	r6, r0
  4051d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4051d6:	2b46      	cmp	r3, #70	; 0x46
  4051d8:	eb06 0405 	add.w	r4, r6, r5
  4051dc:	f47f af29 	bne.w	405032 <_svfprintf_r+0xece>
  4051e0:	7833      	ldrb	r3, [r6, #0]
  4051e2:	2b30      	cmp	r3, #48	; 0x30
  4051e4:	f000 8172 	beq.w	4054cc <_svfprintf_r+0x1368>
  4051e8:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4051ea:	442c      	add	r4, r5
  4051ec:	e721      	b.n	405032 <_svfprintf_r+0xece>
  4051ee:	aa25      	add	r2, sp, #148	; 0x94
  4051f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4051f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4051f4:	f002 fc7c 	bl	407af0 <__ssprint_r>
  4051f8:	2800      	cmp	r0, #0
  4051fa:	f47f a885 	bne.w	404308 <_svfprintf_r+0x1a4>
  4051fe:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405200:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405202:	46c8      	mov	r8, r9
  405204:	e782      	b.n	40510c <_svfprintf_r+0xfa8>
  405206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405208:	2b00      	cmp	r3, #0
  40520a:	bf08      	it	eq
  40520c:	2301      	moveq	r3, #1
  40520e:	930a      	str	r3, [sp, #40]	; 0x28
  405210:	e6db      	b.n	404fca <_svfprintf_r+0xe66>
  405212:	4630      	mov	r0, r6
  405214:	940a      	str	r4, [sp, #40]	; 0x28
  405216:	f7fe fcd3 	bl	403bc0 <strlen>
  40521a:	950f      	str	r5, [sp, #60]	; 0x3c
  40521c:	900e      	str	r0, [sp, #56]	; 0x38
  40521e:	f8cd b01c 	str.w	fp, [sp, #28]
  405222:	4603      	mov	r3, r0
  405224:	f7ff b9fb 	b.w	40461e <_svfprintf_r+0x4ba>
  405228:	272d      	movs	r7, #45	; 0x2d
  40522a:	2300      	movs	r3, #0
  40522c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405230:	930a      	str	r3, [sp, #40]	; 0x28
  405232:	f7ff b8b0 	b.w	404396 <_svfprintf_r+0x232>
  405236:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405238:	9312      	str	r3, [sp, #72]	; 0x48
  40523a:	461a      	mov	r2, r3
  40523c:	3303      	adds	r3, #3
  40523e:	db04      	blt.n	40524a <_svfprintf_r+0x10e6>
  405240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405242:	4619      	mov	r1, r3
  405244:	4291      	cmp	r1, r2
  405246:	f6bf af17 	bge.w	405078 <_svfprintf_r+0xf14>
  40524a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40524c:	3b02      	subs	r3, #2
  40524e:	9311      	str	r3, [sp, #68]	; 0x44
  405250:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  405254:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  405258:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40525a:	3b01      	subs	r3, #1
  40525c:	2b00      	cmp	r3, #0
  40525e:	931f      	str	r3, [sp, #124]	; 0x7c
  405260:	bfbd      	ittte	lt
  405262:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  405264:	f1c3 0301 	rsblt	r3, r3, #1
  405268:	222d      	movlt	r2, #45	; 0x2d
  40526a:	222b      	movge	r2, #43	; 0x2b
  40526c:	2b09      	cmp	r3, #9
  40526e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  405272:	f340 8116 	ble.w	4054a2 <_svfprintf_r+0x133e>
  405276:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40527a:	4620      	mov	r0, r4
  40527c:	4dad      	ldr	r5, [pc, #692]	; (405534 <_svfprintf_r+0x13d0>)
  40527e:	e000      	b.n	405282 <_svfprintf_r+0x111e>
  405280:	4610      	mov	r0, r2
  405282:	fb85 1203 	smull	r1, r2, r5, r3
  405286:	17d9      	asrs	r1, r3, #31
  405288:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40528c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  405290:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  405294:	3230      	adds	r2, #48	; 0x30
  405296:	2909      	cmp	r1, #9
  405298:	f800 2c01 	strb.w	r2, [r0, #-1]
  40529c:	460b      	mov	r3, r1
  40529e:	f100 32ff 	add.w	r2, r0, #4294967295
  4052a2:	dced      	bgt.n	405280 <_svfprintf_r+0x111c>
  4052a4:	3330      	adds	r3, #48	; 0x30
  4052a6:	3802      	subs	r0, #2
  4052a8:	b2d9      	uxtb	r1, r3
  4052aa:	4284      	cmp	r4, r0
  4052ac:	f802 1c01 	strb.w	r1, [r2, #-1]
  4052b0:	f240 815f 	bls.w	405572 <_svfprintf_r+0x140e>
  4052b4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4052b8:	4613      	mov	r3, r2
  4052ba:	e001      	b.n	4052c0 <_svfprintf_r+0x115c>
  4052bc:	f813 1b01 	ldrb.w	r1, [r3], #1
  4052c0:	f800 1b01 	strb.w	r1, [r0], #1
  4052c4:	42a3      	cmp	r3, r4
  4052c6:	d1f9      	bne.n	4052bc <_svfprintf_r+0x1158>
  4052c8:	3301      	adds	r3, #1
  4052ca:	1a9b      	subs	r3, r3, r2
  4052cc:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4052d0:	4413      	add	r3, r2
  4052d2:	aa21      	add	r2, sp, #132	; 0x84
  4052d4:	1a9b      	subs	r3, r3, r2
  4052d6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4052d8:	931b      	str	r3, [sp, #108]	; 0x6c
  4052da:	2a01      	cmp	r2, #1
  4052dc:	4413      	add	r3, r2
  4052de:	930e      	str	r3, [sp, #56]	; 0x38
  4052e0:	f340 8113 	ble.w	40550a <_svfprintf_r+0x13a6>
  4052e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4052e6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4052e8:	4413      	add	r3, r2
  4052ea:	930e      	str	r3, [sp, #56]	; 0x38
  4052ec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4052f0:	9308      	str	r3, [sp, #32]
  4052f2:	2300      	movs	r3, #0
  4052f4:	9312      	str	r3, [sp, #72]	; 0x48
  4052f6:	e6cf      	b.n	405098 <_svfprintf_r+0xf34>
  4052f8:	aa25      	add	r2, sp, #148	; 0x94
  4052fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4052fc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4052fe:	f002 fbf7 	bl	407af0 <__ssprint_r>
  405302:	2800      	cmp	r0, #0
  405304:	f47f a800 	bne.w	404308 <_svfprintf_r+0x1a4>
  405308:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40530a:	46c8      	mov	r8, r9
  40530c:	e4d6      	b.n	404cbc <_svfprintf_r+0xb58>
  40530e:	4623      	mov	r3, r4
  405310:	e6a2      	b.n	405058 <_svfprintf_r+0xef4>
  405312:	aa25      	add	r2, sp, #148	; 0x94
  405314:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405316:	980c      	ldr	r0, [sp, #48]	; 0x30
  405318:	f002 fbea 	bl	407af0 <__ssprint_r>
  40531c:	2800      	cmp	r0, #0
  40531e:	f47e aff3 	bne.w	404308 <_svfprintf_r+0x1a4>
  405322:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405324:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405326:	46c8      	mov	r8, r9
  405328:	e5ae      	b.n	404e88 <_svfprintf_r+0xd24>
  40532a:	aa25      	add	r2, sp, #148	; 0x94
  40532c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40532e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405330:	f002 fbde 	bl	407af0 <__ssprint_r>
  405334:	2800      	cmp	r0, #0
  405336:	f47e afe7 	bne.w	404308 <_svfprintf_r+0x1a4>
  40533a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40533c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40533e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405340:	1a9a      	subs	r2, r3, r2
  405342:	46c8      	mov	r8, r9
  405344:	e5b8      	b.n	404eb8 <_svfprintf_r+0xd54>
  405346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405348:	9612      	str	r6, [sp, #72]	; 0x48
  40534a:	2b06      	cmp	r3, #6
  40534c:	bf28      	it	cs
  40534e:	2306      	movcs	r3, #6
  405350:	960a      	str	r6, [sp, #40]	; 0x28
  405352:	4637      	mov	r7, r6
  405354:	9308      	str	r3, [sp, #32]
  405356:	950f      	str	r5, [sp, #60]	; 0x3c
  405358:	f8cd b01c 	str.w	fp, [sp, #28]
  40535c:	930e      	str	r3, [sp, #56]	; 0x38
  40535e:	4e76      	ldr	r6, [pc, #472]	; (405538 <_svfprintf_r+0x13d4>)
  405360:	f7ff b818 	b.w	404394 <_svfprintf_r+0x230>
  405364:	a823      	add	r0, sp, #140	; 0x8c
  405366:	a920      	add	r1, sp, #128	; 0x80
  405368:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40536a:	9004      	str	r0, [sp, #16]
  40536c:	9103      	str	r1, [sp, #12]
  40536e:	a81f      	add	r0, sp, #124	; 0x7c
  405370:	2103      	movs	r1, #3
  405372:	9002      	str	r0, [sp, #8]
  405374:	9a08      	ldr	r2, [sp, #32]
  405376:	9501      	str	r5, [sp, #4]
  405378:	463b      	mov	r3, r7
  40537a:	9100      	str	r1, [sp, #0]
  40537c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40537e:	f000 f9bb 	bl	4056f8 <_dtoa_r>
  405382:	4606      	mov	r6, r0
  405384:	1944      	adds	r4, r0, r5
  405386:	e72b      	b.n	4051e0 <_svfprintf_r+0x107c>
  405388:	2306      	movs	r3, #6
  40538a:	930a      	str	r3, [sp, #40]	; 0x28
  40538c:	e61d      	b.n	404fca <_svfprintf_r+0xe66>
  40538e:	272d      	movs	r7, #45	; 0x2d
  405390:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405394:	f7ff bace 	b.w	404934 <_svfprintf_r+0x7d0>
  405398:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40539a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40539c:	4413      	add	r3, r2
  40539e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4053a0:	930e      	str	r3, [sp, #56]	; 0x38
  4053a2:	2a00      	cmp	r2, #0
  4053a4:	f340 80aa 	ble.w	4054fc <_svfprintf_r+0x1398>
  4053a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4053ac:	9308      	str	r3, [sp, #32]
  4053ae:	2367      	movs	r3, #103	; 0x67
  4053b0:	9311      	str	r3, [sp, #68]	; 0x44
  4053b2:	e671      	b.n	405098 <_svfprintf_r+0xf34>
  4053b4:	2b00      	cmp	r3, #0
  4053b6:	f340 80b2 	ble.w	40551e <_svfprintf_r+0x13ba>
  4053ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4053bc:	2a00      	cmp	r2, #0
  4053be:	f040 8093 	bne.w	4054e8 <_svfprintf_r+0x1384>
  4053c2:	f01b 0f01 	tst.w	fp, #1
  4053c6:	f040 808f 	bne.w	4054e8 <_svfprintf_r+0x1384>
  4053ca:	9308      	str	r3, [sp, #32]
  4053cc:	930e      	str	r3, [sp, #56]	; 0x38
  4053ce:	e663      	b.n	405098 <_svfprintf_r+0xf34>
  4053d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053d2:	9308      	str	r3, [sp, #32]
  4053d4:	930e      	str	r3, [sp, #56]	; 0x38
  4053d6:	900a      	str	r0, [sp, #40]	; 0x28
  4053d8:	950f      	str	r5, [sp, #60]	; 0x3c
  4053da:	f8cd b01c 	str.w	fp, [sp, #28]
  4053de:	9012      	str	r0, [sp, #72]	; 0x48
  4053e0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4053e4:	f7fe bfd6 	b.w	404394 <_svfprintf_r+0x230>
  4053e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4053ea:	2b47      	cmp	r3, #71	; 0x47
  4053ec:	f47f ae20 	bne.w	405030 <_svfprintf_r+0xecc>
  4053f0:	f01b 0f01 	tst.w	fp, #1
  4053f4:	f47f aeee 	bne.w	4051d4 <_svfprintf_r+0x1070>
  4053f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4053fa:	1b9b      	subs	r3, r3, r6
  4053fc:	9313      	str	r3, [sp, #76]	; 0x4c
  4053fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405400:	2b47      	cmp	r3, #71	; 0x47
  405402:	f43f af18 	beq.w	405236 <_svfprintf_r+0x10d2>
  405406:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405408:	9312      	str	r3, [sp, #72]	; 0x48
  40540a:	e721      	b.n	405250 <_svfprintf_r+0x10ec>
  40540c:	424f      	negs	r7, r1
  40540e:	3110      	adds	r1, #16
  405410:	4d4a      	ldr	r5, [pc, #296]	; (40553c <_svfprintf_r+0x13d8>)
  405412:	da2f      	bge.n	405474 <_svfprintf_r+0x1310>
  405414:	2410      	movs	r4, #16
  405416:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40541a:	e004      	b.n	405426 <_svfprintf_r+0x12c2>
  40541c:	f108 0808 	add.w	r8, r8, #8
  405420:	3f10      	subs	r7, #16
  405422:	2f10      	cmp	r7, #16
  405424:	dd26      	ble.n	405474 <_svfprintf_r+0x1310>
  405426:	3301      	adds	r3, #1
  405428:	3210      	adds	r2, #16
  40542a:	2b07      	cmp	r3, #7
  40542c:	9227      	str	r2, [sp, #156]	; 0x9c
  40542e:	9326      	str	r3, [sp, #152]	; 0x98
  405430:	f8c8 5000 	str.w	r5, [r8]
  405434:	f8c8 4004 	str.w	r4, [r8, #4]
  405438:	ddf0      	ble.n	40541c <_svfprintf_r+0x12b8>
  40543a:	aa25      	add	r2, sp, #148	; 0x94
  40543c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40543e:	4658      	mov	r0, fp
  405440:	f002 fb56 	bl	407af0 <__ssprint_r>
  405444:	2800      	cmp	r0, #0
  405446:	f47e af5f 	bne.w	404308 <_svfprintf_r+0x1a4>
  40544a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40544c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40544e:	46c8      	mov	r8, r9
  405450:	e7e6      	b.n	405420 <_svfprintf_r+0x12bc>
  405452:	aa25      	add	r2, sp, #148	; 0x94
  405454:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405456:	980c      	ldr	r0, [sp, #48]	; 0x30
  405458:	f002 fb4a 	bl	407af0 <__ssprint_r>
  40545c:	2800      	cmp	r0, #0
  40545e:	f47e af53 	bne.w	404308 <_svfprintf_r+0x1a4>
  405462:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405464:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405466:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405468:	46c8      	mov	r8, r9
  40546a:	e667      	b.n	40513c <_svfprintf_r+0xfd8>
  40546c:	2000      	movs	r0, #0
  40546e:	900a      	str	r0, [sp, #40]	; 0x28
  405470:	f7fe bed2 	b.w	404218 <_svfprintf_r+0xb4>
  405474:	3301      	adds	r3, #1
  405476:	443a      	add	r2, r7
  405478:	2b07      	cmp	r3, #7
  40547a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40547e:	9227      	str	r2, [sp, #156]	; 0x9c
  405480:	9326      	str	r3, [sp, #152]	; 0x98
  405482:	f108 0808 	add.w	r8, r8, #8
  405486:	f77f ae5c 	ble.w	405142 <_svfprintf_r+0xfde>
  40548a:	aa25      	add	r2, sp, #148	; 0x94
  40548c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40548e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405490:	f002 fb2e 	bl	407af0 <__ssprint_r>
  405494:	2800      	cmp	r0, #0
  405496:	f47e af37 	bne.w	404308 <_svfprintf_r+0x1a4>
  40549a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40549c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40549e:	46c8      	mov	r8, r9
  4054a0:	e64f      	b.n	405142 <_svfprintf_r+0xfde>
  4054a2:	3330      	adds	r3, #48	; 0x30
  4054a4:	2230      	movs	r2, #48	; 0x30
  4054a6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4054aa:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4054ae:	ab22      	add	r3, sp, #136	; 0x88
  4054b0:	e70f      	b.n	4052d2 <_svfprintf_r+0x116e>
  4054b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054b4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4054b6:	4413      	add	r3, r2
  4054b8:	930e      	str	r3, [sp, #56]	; 0x38
  4054ba:	e775      	b.n	4053a8 <_svfprintf_r+0x1244>
  4054bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4054be:	e5cb      	b.n	405058 <_svfprintf_r+0xef4>
  4054c0:	4e1f      	ldr	r6, [pc, #124]	; (405540 <_svfprintf_r+0x13dc>)
  4054c2:	4b20      	ldr	r3, [pc, #128]	; (405544 <_svfprintf_r+0x13e0>)
  4054c4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4054c8:	f7ff ba36 	b.w	404938 <_svfprintf_r+0x7d4>
  4054cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4054ce:	9808      	ldr	r0, [sp, #32]
  4054d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4054d2:	4639      	mov	r1, r7
  4054d4:	f003 f83a 	bl	40854c <__aeabi_dcmpeq>
  4054d8:	2800      	cmp	r0, #0
  4054da:	f47f ae85 	bne.w	4051e8 <_svfprintf_r+0x1084>
  4054de:	f1c5 0501 	rsb	r5, r5, #1
  4054e2:	951f      	str	r5, [sp, #124]	; 0x7c
  4054e4:	442c      	add	r4, r5
  4054e6:	e5a4      	b.n	405032 <_svfprintf_r+0xece>
  4054e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4054ec:	4413      	add	r3, r2
  4054ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4054f0:	441a      	add	r2, r3
  4054f2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4054f6:	920e      	str	r2, [sp, #56]	; 0x38
  4054f8:	9308      	str	r3, [sp, #32]
  4054fa:	e5cd      	b.n	405098 <_svfprintf_r+0xf34>
  4054fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405500:	f1c3 0301 	rsb	r3, r3, #1
  405504:	441a      	add	r2, r3
  405506:	4613      	mov	r3, r2
  405508:	e7d6      	b.n	4054b8 <_svfprintf_r+0x1354>
  40550a:	f01b 0301 	ands.w	r3, fp, #1
  40550e:	9312      	str	r3, [sp, #72]	; 0x48
  405510:	f47f aee8 	bne.w	4052e4 <_svfprintf_r+0x1180>
  405514:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405516:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40551a:	9308      	str	r3, [sp, #32]
  40551c:	e5bc      	b.n	405098 <_svfprintf_r+0xf34>
  40551e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405520:	b913      	cbnz	r3, 405528 <_svfprintf_r+0x13c4>
  405522:	f01b 0f01 	tst.w	fp, #1
  405526:	d002      	beq.n	40552e <_svfprintf_r+0x13ca>
  405528:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40552a:	3301      	adds	r3, #1
  40552c:	e7df      	b.n	4054ee <_svfprintf_r+0x138a>
  40552e:	2301      	movs	r3, #1
  405530:	e74b      	b.n	4053ca <_svfprintf_r+0x1266>
  405532:	bf00      	nop
  405534:	66666667 	.word	0x66666667
  405538:	0040950c 	.word	0x0040950c
  40553c:	00409528 	.word	0x00409528
  405540:	004094e0 	.word	0x004094e0
  405544:	004094dc 	.word	0x004094dc
  405548:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40554a:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40554e:	6828      	ldr	r0, [r5, #0]
  405550:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405554:	900a      	str	r0, [sp, #40]	; 0x28
  405556:	4628      	mov	r0, r5
  405558:	3004      	adds	r0, #4
  40555a:	46a2      	mov	sl, r4
  40555c:	900f      	str	r0, [sp, #60]	; 0x3c
  40555e:	f7fe be59 	b.w	404214 <_svfprintf_r+0xb0>
  405562:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405566:	f7ff b86f 	b.w	404648 <_svfprintf_r+0x4e4>
  40556a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40556e:	f7ff ba1c 	b.w	4049aa <_svfprintf_r+0x846>
  405572:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  405576:	e6ac      	b.n	4052d2 <_svfprintf_r+0x116e>
  405578:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40557c:	f7ff b8f3 	b.w	404766 <_svfprintf_r+0x602>
  405580:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405582:	230c      	movs	r3, #12
  405584:	6013      	str	r3, [r2, #0]
  405586:	f04f 33ff 	mov.w	r3, #4294967295
  40558a:	9309      	str	r3, [sp, #36]	; 0x24
  40558c:	f7fe bec5 	b.w	40431a <_svfprintf_r+0x1b6>
  405590:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405594:	f7ff b9a2 	b.w	4048dc <_svfprintf_r+0x778>
  405598:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40559c:	f7ff b97e 	b.w	40489c <_svfprintf_r+0x738>
  4055a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4055a4:	f7ff b961 	b.w	40486a <_svfprintf_r+0x706>
  4055a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4055ac:	f7ff b91a 	b.w	4047e4 <_svfprintf_r+0x680>

004055b0 <register_fini>:
  4055b0:	4b02      	ldr	r3, [pc, #8]	; (4055bc <register_fini+0xc>)
  4055b2:	b113      	cbz	r3, 4055ba <register_fini+0xa>
  4055b4:	4802      	ldr	r0, [pc, #8]	; (4055c0 <register_fini+0x10>)
  4055b6:	f000 b805 	b.w	4055c4 <atexit>
  4055ba:	4770      	bx	lr
  4055bc:	00000000 	.word	0x00000000
  4055c0:	0040654d 	.word	0x0040654d

004055c4 <atexit>:
  4055c4:	2300      	movs	r3, #0
  4055c6:	4601      	mov	r1, r0
  4055c8:	461a      	mov	r2, r3
  4055ca:	4618      	mov	r0, r3
  4055cc:	f002 bb1c 	b.w	407c08 <__register_exitproc>

004055d0 <quorem>:
  4055d0:	6902      	ldr	r2, [r0, #16]
  4055d2:	690b      	ldr	r3, [r1, #16]
  4055d4:	4293      	cmp	r3, r2
  4055d6:	f300 808d 	bgt.w	4056f4 <quorem+0x124>
  4055da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055de:	f103 38ff 	add.w	r8, r3, #4294967295
  4055e2:	f101 0714 	add.w	r7, r1, #20
  4055e6:	f100 0b14 	add.w	fp, r0, #20
  4055ea:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4055ee:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4055f2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4055f6:	b083      	sub	sp, #12
  4055f8:	3201      	adds	r2, #1
  4055fa:	fbb3 f9f2 	udiv	r9, r3, r2
  4055fe:	eb0b 0304 	add.w	r3, fp, r4
  405602:	9400      	str	r4, [sp, #0]
  405604:	eb07 0a04 	add.w	sl, r7, r4
  405608:	9301      	str	r3, [sp, #4]
  40560a:	f1b9 0f00 	cmp.w	r9, #0
  40560e:	d039      	beq.n	405684 <quorem+0xb4>
  405610:	2500      	movs	r5, #0
  405612:	462e      	mov	r6, r5
  405614:	46bc      	mov	ip, r7
  405616:	46de      	mov	lr, fp
  405618:	f85c 4b04 	ldr.w	r4, [ip], #4
  40561c:	f8de 3000 	ldr.w	r3, [lr]
  405620:	b2a2      	uxth	r2, r4
  405622:	fb09 5502 	mla	r5, r9, r2, r5
  405626:	0c22      	lsrs	r2, r4, #16
  405628:	0c2c      	lsrs	r4, r5, #16
  40562a:	fb09 4202 	mla	r2, r9, r2, r4
  40562e:	b2ad      	uxth	r5, r5
  405630:	1b75      	subs	r5, r6, r5
  405632:	b296      	uxth	r6, r2
  405634:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405638:	fa15 f383 	uxtah	r3, r5, r3
  40563c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405640:	b29b      	uxth	r3, r3
  405642:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405646:	45e2      	cmp	sl, ip
  405648:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40564c:	f84e 3b04 	str.w	r3, [lr], #4
  405650:	ea4f 4626 	mov.w	r6, r6, asr #16
  405654:	d2e0      	bcs.n	405618 <quorem+0x48>
  405656:	9b00      	ldr	r3, [sp, #0]
  405658:	f85b 3003 	ldr.w	r3, [fp, r3]
  40565c:	b993      	cbnz	r3, 405684 <quorem+0xb4>
  40565e:	9c01      	ldr	r4, [sp, #4]
  405660:	1f23      	subs	r3, r4, #4
  405662:	459b      	cmp	fp, r3
  405664:	d20c      	bcs.n	405680 <quorem+0xb0>
  405666:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40566a:	b94b      	cbnz	r3, 405680 <quorem+0xb0>
  40566c:	f1a4 0308 	sub.w	r3, r4, #8
  405670:	e002      	b.n	405678 <quorem+0xa8>
  405672:	681a      	ldr	r2, [r3, #0]
  405674:	3b04      	subs	r3, #4
  405676:	b91a      	cbnz	r2, 405680 <quorem+0xb0>
  405678:	459b      	cmp	fp, r3
  40567a:	f108 38ff 	add.w	r8, r8, #4294967295
  40567e:	d3f8      	bcc.n	405672 <quorem+0xa2>
  405680:	f8c0 8010 	str.w	r8, [r0, #16]
  405684:	4604      	mov	r4, r0
  405686:	f001 ff0b 	bl	4074a0 <__mcmp>
  40568a:	2800      	cmp	r0, #0
  40568c:	db2e      	blt.n	4056ec <quorem+0x11c>
  40568e:	f109 0901 	add.w	r9, r9, #1
  405692:	465d      	mov	r5, fp
  405694:	2300      	movs	r3, #0
  405696:	f857 1b04 	ldr.w	r1, [r7], #4
  40569a:	6828      	ldr	r0, [r5, #0]
  40569c:	b28a      	uxth	r2, r1
  40569e:	1a9a      	subs	r2, r3, r2
  4056a0:	0c0b      	lsrs	r3, r1, #16
  4056a2:	fa12 f280 	uxtah	r2, r2, r0
  4056a6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4056aa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4056ae:	b292      	uxth	r2, r2
  4056b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4056b4:	45ba      	cmp	sl, r7
  4056b6:	f845 2b04 	str.w	r2, [r5], #4
  4056ba:	ea4f 4323 	mov.w	r3, r3, asr #16
  4056be:	d2ea      	bcs.n	405696 <quorem+0xc6>
  4056c0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4056c4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4056c8:	b982      	cbnz	r2, 4056ec <quorem+0x11c>
  4056ca:	1f1a      	subs	r2, r3, #4
  4056cc:	4593      	cmp	fp, r2
  4056ce:	d20b      	bcs.n	4056e8 <quorem+0x118>
  4056d0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4056d4:	b942      	cbnz	r2, 4056e8 <quorem+0x118>
  4056d6:	3b08      	subs	r3, #8
  4056d8:	e002      	b.n	4056e0 <quorem+0x110>
  4056da:	681a      	ldr	r2, [r3, #0]
  4056dc:	3b04      	subs	r3, #4
  4056de:	b91a      	cbnz	r2, 4056e8 <quorem+0x118>
  4056e0:	459b      	cmp	fp, r3
  4056e2:	f108 38ff 	add.w	r8, r8, #4294967295
  4056e6:	d3f8      	bcc.n	4056da <quorem+0x10a>
  4056e8:	f8c4 8010 	str.w	r8, [r4, #16]
  4056ec:	4648      	mov	r0, r9
  4056ee:	b003      	add	sp, #12
  4056f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056f4:	2000      	movs	r0, #0
  4056f6:	4770      	bx	lr

004056f8 <_dtoa_r>:
  4056f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056fc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4056fe:	b09b      	sub	sp, #108	; 0x6c
  405700:	4604      	mov	r4, r0
  405702:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405704:	4692      	mov	sl, r2
  405706:	469b      	mov	fp, r3
  405708:	b141      	cbz	r1, 40571c <_dtoa_r+0x24>
  40570a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40570c:	604a      	str	r2, [r1, #4]
  40570e:	2301      	movs	r3, #1
  405710:	4093      	lsls	r3, r2
  405712:	608b      	str	r3, [r1, #8]
  405714:	f001 fcec 	bl	4070f0 <_Bfree>
  405718:	2300      	movs	r3, #0
  40571a:	6423      	str	r3, [r4, #64]	; 0x40
  40571c:	f1bb 0f00 	cmp.w	fp, #0
  405720:	465d      	mov	r5, fp
  405722:	db35      	blt.n	405790 <_dtoa_r+0x98>
  405724:	2300      	movs	r3, #0
  405726:	6033      	str	r3, [r6, #0]
  405728:	4b9d      	ldr	r3, [pc, #628]	; (4059a0 <_dtoa_r+0x2a8>)
  40572a:	43ab      	bics	r3, r5
  40572c:	d015      	beq.n	40575a <_dtoa_r+0x62>
  40572e:	4650      	mov	r0, sl
  405730:	4659      	mov	r1, fp
  405732:	2200      	movs	r2, #0
  405734:	2300      	movs	r3, #0
  405736:	f002 ff09 	bl	40854c <__aeabi_dcmpeq>
  40573a:	4680      	mov	r8, r0
  40573c:	2800      	cmp	r0, #0
  40573e:	d02d      	beq.n	40579c <_dtoa_r+0xa4>
  405740:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405742:	2301      	movs	r3, #1
  405744:	6013      	str	r3, [r2, #0]
  405746:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405748:	2b00      	cmp	r3, #0
  40574a:	f000 80bd 	beq.w	4058c8 <_dtoa_r+0x1d0>
  40574e:	4895      	ldr	r0, [pc, #596]	; (4059a4 <_dtoa_r+0x2ac>)
  405750:	6018      	str	r0, [r3, #0]
  405752:	3801      	subs	r0, #1
  405754:	b01b      	add	sp, #108	; 0x6c
  405756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40575a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40575c:	f242 730f 	movw	r3, #9999	; 0x270f
  405760:	6013      	str	r3, [r2, #0]
  405762:	f1ba 0f00 	cmp.w	sl, #0
  405766:	d10d      	bne.n	405784 <_dtoa_r+0x8c>
  405768:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40576c:	b955      	cbnz	r5, 405784 <_dtoa_r+0x8c>
  40576e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405770:	488d      	ldr	r0, [pc, #564]	; (4059a8 <_dtoa_r+0x2b0>)
  405772:	2b00      	cmp	r3, #0
  405774:	d0ee      	beq.n	405754 <_dtoa_r+0x5c>
  405776:	f100 0308 	add.w	r3, r0, #8
  40577a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40577c:	6013      	str	r3, [r2, #0]
  40577e:	b01b      	add	sp, #108	; 0x6c
  405780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405784:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405786:	4889      	ldr	r0, [pc, #548]	; (4059ac <_dtoa_r+0x2b4>)
  405788:	2b00      	cmp	r3, #0
  40578a:	d0e3      	beq.n	405754 <_dtoa_r+0x5c>
  40578c:	1cc3      	adds	r3, r0, #3
  40578e:	e7f4      	b.n	40577a <_dtoa_r+0x82>
  405790:	2301      	movs	r3, #1
  405792:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405796:	6033      	str	r3, [r6, #0]
  405798:	46ab      	mov	fp, r5
  40579a:	e7c5      	b.n	405728 <_dtoa_r+0x30>
  40579c:	aa18      	add	r2, sp, #96	; 0x60
  40579e:	ab19      	add	r3, sp, #100	; 0x64
  4057a0:	9201      	str	r2, [sp, #4]
  4057a2:	9300      	str	r3, [sp, #0]
  4057a4:	4652      	mov	r2, sl
  4057a6:	465b      	mov	r3, fp
  4057a8:	4620      	mov	r0, r4
  4057aa:	f001 ff19 	bl	4075e0 <__d2b>
  4057ae:	0d2b      	lsrs	r3, r5, #20
  4057b0:	4681      	mov	r9, r0
  4057b2:	d071      	beq.n	405898 <_dtoa_r+0x1a0>
  4057b4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4057b8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4057bc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4057be:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4057c2:	4650      	mov	r0, sl
  4057c4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4057c8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4057cc:	2200      	movs	r2, #0
  4057ce:	4b78      	ldr	r3, [pc, #480]	; (4059b0 <_dtoa_r+0x2b8>)
  4057d0:	f002 faa0 	bl	407d14 <__aeabi_dsub>
  4057d4:	a36c      	add	r3, pc, #432	; (adr r3, 405988 <_dtoa_r+0x290>)
  4057d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4057da:	f002 fc4f 	bl	40807c <__aeabi_dmul>
  4057de:	a36c      	add	r3, pc, #432	; (adr r3, 405990 <_dtoa_r+0x298>)
  4057e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4057e4:	f002 fa98 	bl	407d18 <__adddf3>
  4057e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4057ec:	4630      	mov	r0, r6
  4057ee:	f002 fbdf 	bl	407fb0 <__aeabi_i2d>
  4057f2:	a369      	add	r3, pc, #420	; (adr r3, 405998 <_dtoa_r+0x2a0>)
  4057f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4057f8:	f002 fc40 	bl	40807c <__aeabi_dmul>
  4057fc:	4602      	mov	r2, r0
  4057fe:	460b      	mov	r3, r1
  405800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405804:	f002 fa88 	bl	407d18 <__adddf3>
  405808:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40580c:	f002 fee6 	bl	4085dc <__aeabi_d2iz>
  405810:	2200      	movs	r2, #0
  405812:	9002      	str	r0, [sp, #8]
  405814:	2300      	movs	r3, #0
  405816:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40581a:	f002 fea1 	bl	408560 <__aeabi_dcmplt>
  40581e:	2800      	cmp	r0, #0
  405820:	f040 8173 	bne.w	405b0a <_dtoa_r+0x412>
  405824:	9d02      	ldr	r5, [sp, #8]
  405826:	2d16      	cmp	r5, #22
  405828:	f200 815d 	bhi.w	405ae6 <_dtoa_r+0x3ee>
  40582c:	4b61      	ldr	r3, [pc, #388]	; (4059b4 <_dtoa_r+0x2bc>)
  40582e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405832:	e9d3 0100 	ldrd	r0, r1, [r3]
  405836:	4652      	mov	r2, sl
  405838:	465b      	mov	r3, fp
  40583a:	f002 feaf 	bl	40859c <__aeabi_dcmpgt>
  40583e:	2800      	cmp	r0, #0
  405840:	f000 81c5 	beq.w	405bce <_dtoa_r+0x4d6>
  405844:	1e6b      	subs	r3, r5, #1
  405846:	9302      	str	r3, [sp, #8]
  405848:	2300      	movs	r3, #0
  40584a:	930e      	str	r3, [sp, #56]	; 0x38
  40584c:	1bbf      	subs	r7, r7, r6
  40584e:	1e7b      	subs	r3, r7, #1
  405850:	9306      	str	r3, [sp, #24]
  405852:	f100 8154 	bmi.w	405afe <_dtoa_r+0x406>
  405856:	2300      	movs	r3, #0
  405858:	9308      	str	r3, [sp, #32]
  40585a:	9b02      	ldr	r3, [sp, #8]
  40585c:	2b00      	cmp	r3, #0
  40585e:	f2c0 8145 	blt.w	405aec <_dtoa_r+0x3f4>
  405862:	9a06      	ldr	r2, [sp, #24]
  405864:	930d      	str	r3, [sp, #52]	; 0x34
  405866:	4611      	mov	r1, r2
  405868:	4419      	add	r1, r3
  40586a:	2300      	movs	r3, #0
  40586c:	9106      	str	r1, [sp, #24]
  40586e:	930c      	str	r3, [sp, #48]	; 0x30
  405870:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405872:	2b09      	cmp	r3, #9
  405874:	d82a      	bhi.n	4058cc <_dtoa_r+0x1d4>
  405876:	2b05      	cmp	r3, #5
  405878:	f340 865b 	ble.w	406532 <_dtoa_r+0xe3a>
  40587c:	3b04      	subs	r3, #4
  40587e:	9324      	str	r3, [sp, #144]	; 0x90
  405880:	2500      	movs	r5, #0
  405882:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405884:	3b02      	subs	r3, #2
  405886:	2b03      	cmp	r3, #3
  405888:	f200 8642 	bhi.w	406510 <_dtoa_r+0xe18>
  40588c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405890:	02c903d4 	.word	0x02c903d4
  405894:	046103df 	.word	0x046103df
  405898:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40589a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40589c:	443e      	add	r6, r7
  40589e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4058a2:	2b20      	cmp	r3, #32
  4058a4:	f340 818e 	ble.w	405bc4 <_dtoa_r+0x4cc>
  4058a8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4058ac:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4058b0:	409d      	lsls	r5, r3
  4058b2:	fa2a f000 	lsr.w	r0, sl, r0
  4058b6:	4328      	orrs	r0, r5
  4058b8:	f002 fb6a 	bl	407f90 <__aeabi_ui2d>
  4058bc:	2301      	movs	r3, #1
  4058be:	3e01      	subs	r6, #1
  4058c0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4058c4:	9314      	str	r3, [sp, #80]	; 0x50
  4058c6:	e781      	b.n	4057cc <_dtoa_r+0xd4>
  4058c8:	483b      	ldr	r0, [pc, #236]	; (4059b8 <_dtoa_r+0x2c0>)
  4058ca:	e743      	b.n	405754 <_dtoa_r+0x5c>
  4058cc:	2100      	movs	r1, #0
  4058ce:	6461      	str	r1, [r4, #68]	; 0x44
  4058d0:	4620      	mov	r0, r4
  4058d2:	9125      	str	r1, [sp, #148]	; 0x94
  4058d4:	f001 fbe6 	bl	4070a4 <_Balloc>
  4058d8:	f04f 33ff 	mov.w	r3, #4294967295
  4058dc:	930a      	str	r3, [sp, #40]	; 0x28
  4058de:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4058e0:	930f      	str	r3, [sp, #60]	; 0x3c
  4058e2:	2301      	movs	r3, #1
  4058e4:	9004      	str	r0, [sp, #16]
  4058e6:	6420      	str	r0, [r4, #64]	; 0x40
  4058e8:	9224      	str	r2, [sp, #144]	; 0x90
  4058ea:	930b      	str	r3, [sp, #44]	; 0x2c
  4058ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4058ee:	2b00      	cmp	r3, #0
  4058f0:	f2c0 80d9 	blt.w	405aa6 <_dtoa_r+0x3ae>
  4058f4:	9a02      	ldr	r2, [sp, #8]
  4058f6:	2a0e      	cmp	r2, #14
  4058f8:	f300 80d5 	bgt.w	405aa6 <_dtoa_r+0x3ae>
  4058fc:	4b2d      	ldr	r3, [pc, #180]	; (4059b4 <_dtoa_r+0x2bc>)
  4058fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405902:	e9d3 2300 	ldrd	r2, r3, [r3]
  405906:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40590a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40590c:	2b00      	cmp	r3, #0
  40590e:	f2c0 83ba 	blt.w	406086 <_dtoa_r+0x98e>
  405912:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405916:	4650      	mov	r0, sl
  405918:	462a      	mov	r2, r5
  40591a:	4633      	mov	r3, r6
  40591c:	4659      	mov	r1, fp
  40591e:	f002 fcd7 	bl	4082d0 <__aeabi_ddiv>
  405922:	f002 fe5b 	bl	4085dc <__aeabi_d2iz>
  405926:	4680      	mov	r8, r0
  405928:	f002 fb42 	bl	407fb0 <__aeabi_i2d>
  40592c:	462a      	mov	r2, r5
  40592e:	4633      	mov	r3, r6
  405930:	f002 fba4 	bl	40807c <__aeabi_dmul>
  405934:	460b      	mov	r3, r1
  405936:	4602      	mov	r2, r0
  405938:	4659      	mov	r1, fp
  40593a:	4650      	mov	r0, sl
  40593c:	f002 f9ea 	bl	407d14 <__aeabi_dsub>
  405940:	9d04      	ldr	r5, [sp, #16]
  405942:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405946:	702b      	strb	r3, [r5, #0]
  405948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40594a:	2b01      	cmp	r3, #1
  40594c:	4606      	mov	r6, r0
  40594e:	460f      	mov	r7, r1
  405950:	f105 0501 	add.w	r5, r5, #1
  405954:	d068      	beq.n	405a28 <_dtoa_r+0x330>
  405956:	2200      	movs	r2, #0
  405958:	4b18      	ldr	r3, [pc, #96]	; (4059bc <_dtoa_r+0x2c4>)
  40595a:	f002 fb8f 	bl	40807c <__aeabi_dmul>
  40595e:	2200      	movs	r2, #0
  405960:	2300      	movs	r3, #0
  405962:	4606      	mov	r6, r0
  405964:	460f      	mov	r7, r1
  405966:	f002 fdf1 	bl	40854c <__aeabi_dcmpeq>
  40596a:	2800      	cmp	r0, #0
  40596c:	f040 8088 	bne.w	405a80 <_dtoa_r+0x388>
  405970:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405974:	f04f 0a00 	mov.w	sl, #0
  405978:	f8df b040 	ldr.w	fp, [pc, #64]	; 4059bc <_dtoa_r+0x2c4>
  40597c:	940c      	str	r4, [sp, #48]	; 0x30
  40597e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405982:	e028      	b.n	4059d6 <_dtoa_r+0x2de>
  405984:	f3af 8000 	nop.w
  405988:	636f4361 	.word	0x636f4361
  40598c:	3fd287a7 	.word	0x3fd287a7
  405990:	8b60c8b3 	.word	0x8b60c8b3
  405994:	3fc68a28 	.word	0x3fc68a28
  405998:	509f79fb 	.word	0x509f79fb
  40599c:	3fd34413 	.word	0x3fd34413
  4059a0:	7ff00000 	.word	0x7ff00000
  4059a4:	00409515 	.word	0x00409515
  4059a8:	00409538 	.word	0x00409538
  4059ac:	00409544 	.word	0x00409544
  4059b0:	3ff80000 	.word	0x3ff80000
  4059b4:	00409580 	.word	0x00409580
  4059b8:	00409514 	.word	0x00409514
  4059bc:	40240000 	.word	0x40240000
  4059c0:	f002 fb5c 	bl	40807c <__aeabi_dmul>
  4059c4:	2200      	movs	r2, #0
  4059c6:	2300      	movs	r3, #0
  4059c8:	4606      	mov	r6, r0
  4059ca:	460f      	mov	r7, r1
  4059cc:	f002 fdbe 	bl	40854c <__aeabi_dcmpeq>
  4059d0:	2800      	cmp	r0, #0
  4059d2:	f040 83c1 	bne.w	406158 <_dtoa_r+0xa60>
  4059d6:	4642      	mov	r2, r8
  4059d8:	464b      	mov	r3, r9
  4059da:	4630      	mov	r0, r6
  4059dc:	4639      	mov	r1, r7
  4059de:	f002 fc77 	bl	4082d0 <__aeabi_ddiv>
  4059e2:	f002 fdfb 	bl	4085dc <__aeabi_d2iz>
  4059e6:	4604      	mov	r4, r0
  4059e8:	f002 fae2 	bl	407fb0 <__aeabi_i2d>
  4059ec:	4642      	mov	r2, r8
  4059ee:	464b      	mov	r3, r9
  4059f0:	f002 fb44 	bl	40807c <__aeabi_dmul>
  4059f4:	4602      	mov	r2, r0
  4059f6:	460b      	mov	r3, r1
  4059f8:	4630      	mov	r0, r6
  4059fa:	4639      	mov	r1, r7
  4059fc:	f002 f98a 	bl	407d14 <__aeabi_dsub>
  405a00:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405a04:	9e04      	ldr	r6, [sp, #16]
  405a06:	f805 eb01 	strb.w	lr, [r5], #1
  405a0a:	eba5 0e06 	sub.w	lr, r5, r6
  405a0e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405a10:	45b6      	cmp	lr, r6
  405a12:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405a16:	4652      	mov	r2, sl
  405a18:	465b      	mov	r3, fp
  405a1a:	d1d1      	bne.n	4059c0 <_dtoa_r+0x2c8>
  405a1c:	46a0      	mov	r8, r4
  405a1e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405a22:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405a24:	4606      	mov	r6, r0
  405a26:	460f      	mov	r7, r1
  405a28:	4632      	mov	r2, r6
  405a2a:	463b      	mov	r3, r7
  405a2c:	4630      	mov	r0, r6
  405a2e:	4639      	mov	r1, r7
  405a30:	f002 f972 	bl	407d18 <__adddf3>
  405a34:	4606      	mov	r6, r0
  405a36:	460f      	mov	r7, r1
  405a38:	4602      	mov	r2, r0
  405a3a:	460b      	mov	r3, r1
  405a3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405a40:	f002 fd8e 	bl	408560 <__aeabi_dcmplt>
  405a44:	b948      	cbnz	r0, 405a5a <_dtoa_r+0x362>
  405a46:	4632      	mov	r2, r6
  405a48:	463b      	mov	r3, r7
  405a4a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405a4e:	f002 fd7d 	bl	40854c <__aeabi_dcmpeq>
  405a52:	b1a8      	cbz	r0, 405a80 <_dtoa_r+0x388>
  405a54:	f018 0f01 	tst.w	r8, #1
  405a58:	d012      	beq.n	405a80 <_dtoa_r+0x388>
  405a5a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405a5e:	9a04      	ldr	r2, [sp, #16]
  405a60:	1e6b      	subs	r3, r5, #1
  405a62:	e004      	b.n	405a6e <_dtoa_r+0x376>
  405a64:	429a      	cmp	r2, r3
  405a66:	f000 8401 	beq.w	40626c <_dtoa_r+0xb74>
  405a6a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405a6e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405a72:	f103 0501 	add.w	r5, r3, #1
  405a76:	d0f5      	beq.n	405a64 <_dtoa_r+0x36c>
  405a78:	f108 0801 	add.w	r8, r8, #1
  405a7c:	f883 8000 	strb.w	r8, [r3]
  405a80:	4649      	mov	r1, r9
  405a82:	4620      	mov	r0, r4
  405a84:	f001 fb34 	bl	4070f0 <_Bfree>
  405a88:	2200      	movs	r2, #0
  405a8a:	9b02      	ldr	r3, [sp, #8]
  405a8c:	702a      	strb	r2, [r5, #0]
  405a8e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405a90:	3301      	adds	r3, #1
  405a92:	6013      	str	r3, [r2, #0]
  405a94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405a96:	2b00      	cmp	r3, #0
  405a98:	f000 839e 	beq.w	4061d8 <_dtoa_r+0xae0>
  405a9c:	9804      	ldr	r0, [sp, #16]
  405a9e:	601d      	str	r5, [r3, #0]
  405aa0:	b01b      	add	sp, #108	; 0x6c
  405aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405aa6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405aa8:	2a00      	cmp	r2, #0
  405aaa:	d03e      	beq.n	405b2a <_dtoa_r+0x432>
  405aac:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405aae:	2a01      	cmp	r2, #1
  405ab0:	f340 8311 	ble.w	4060d6 <_dtoa_r+0x9de>
  405ab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ab6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405ab8:	1e5f      	subs	r7, r3, #1
  405aba:	42ba      	cmp	r2, r7
  405abc:	f2c0 838f 	blt.w	4061de <_dtoa_r+0xae6>
  405ac0:	1bd7      	subs	r7, r2, r7
  405ac2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ac4:	2b00      	cmp	r3, #0
  405ac6:	f2c0 848b 	blt.w	4063e0 <_dtoa_r+0xce8>
  405aca:	9d08      	ldr	r5, [sp, #32]
  405acc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ace:	9a08      	ldr	r2, [sp, #32]
  405ad0:	441a      	add	r2, r3
  405ad2:	9208      	str	r2, [sp, #32]
  405ad4:	9a06      	ldr	r2, [sp, #24]
  405ad6:	2101      	movs	r1, #1
  405ad8:	441a      	add	r2, r3
  405ada:	4620      	mov	r0, r4
  405adc:	9206      	str	r2, [sp, #24]
  405ade:	f001 fba1 	bl	407224 <__i2b>
  405ae2:	4606      	mov	r6, r0
  405ae4:	e024      	b.n	405b30 <_dtoa_r+0x438>
  405ae6:	2301      	movs	r3, #1
  405ae8:	930e      	str	r3, [sp, #56]	; 0x38
  405aea:	e6af      	b.n	40584c <_dtoa_r+0x154>
  405aec:	9a08      	ldr	r2, [sp, #32]
  405aee:	9b02      	ldr	r3, [sp, #8]
  405af0:	1ad2      	subs	r2, r2, r3
  405af2:	425b      	negs	r3, r3
  405af4:	930c      	str	r3, [sp, #48]	; 0x30
  405af6:	2300      	movs	r3, #0
  405af8:	9208      	str	r2, [sp, #32]
  405afa:	930d      	str	r3, [sp, #52]	; 0x34
  405afc:	e6b8      	b.n	405870 <_dtoa_r+0x178>
  405afe:	f1c7 0301 	rsb	r3, r7, #1
  405b02:	9308      	str	r3, [sp, #32]
  405b04:	2300      	movs	r3, #0
  405b06:	9306      	str	r3, [sp, #24]
  405b08:	e6a7      	b.n	40585a <_dtoa_r+0x162>
  405b0a:	9d02      	ldr	r5, [sp, #8]
  405b0c:	4628      	mov	r0, r5
  405b0e:	f002 fa4f 	bl	407fb0 <__aeabi_i2d>
  405b12:	4602      	mov	r2, r0
  405b14:	460b      	mov	r3, r1
  405b16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405b1a:	f002 fd17 	bl	40854c <__aeabi_dcmpeq>
  405b1e:	2800      	cmp	r0, #0
  405b20:	f47f ae80 	bne.w	405824 <_dtoa_r+0x12c>
  405b24:	1e6b      	subs	r3, r5, #1
  405b26:	9302      	str	r3, [sp, #8]
  405b28:	e67c      	b.n	405824 <_dtoa_r+0x12c>
  405b2a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405b2c:	9d08      	ldr	r5, [sp, #32]
  405b2e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405b30:	2d00      	cmp	r5, #0
  405b32:	dd0c      	ble.n	405b4e <_dtoa_r+0x456>
  405b34:	9906      	ldr	r1, [sp, #24]
  405b36:	2900      	cmp	r1, #0
  405b38:	460b      	mov	r3, r1
  405b3a:	dd08      	ble.n	405b4e <_dtoa_r+0x456>
  405b3c:	42a9      	cmp	r1, r5
  405b3e:	9a08      	ldr	r2, [sp, #32]
  405b40:	bfa8      	it	ge
  405b42:	462b      	movge	r3, r5
  405b44:	1ad2      	subs	r2, r2, r3
  405b46:	1aed      	subs	r5, r5, r3
  405b48:	1acb      	subs	r3, r1, r3
  405b4a:	9208      	str	r2, [sp, #32]
  405b4c:	9306      	str	r3, [sp, #24]
  405b4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405b50:	b1d3      	cbz	r3, 405b88 <_dtoa_r+0x490>
  405b52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405b54:	2b00      	cmp	r3, #0
  405b56:	f000 82b7 	beq.w	4060c8 <_dtoa_r+0x9d0>
  405b5a:	2f00      	cmp	r7, #0
  405b5c:	dd10      	ble.n	405b80 <_dtoa_r+0x488>
  405b5e:	4631      	mov	r1, r6
  405b60:	463a      	mov	r2, r7
  405b62:	4620      	mov	r0, r4
  405b64:	f001 fbfa 	bl	40735c <__pow5mult>
  405b68:	464a      	mov	r2, r9
  405b6a:	4601      	mov	r1, r0
  405b6c:	4606      	mov	r6, r0
  405b6e:	4620      	mov	r0, r4
  405b70:	f001 fb62 	bl	407238 <__multiply>
  405b74:	4649      	mov	r1, r9
  405b76:	4680      	mov	r8, r0
  405b78:	4620      	mov	r0, r4
  405b7a:	f001 fab9 	bl	4070f0 <_Bfree>
  405b7e:	46c1      	mov	r9, r8
  405b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405b82:	1bda      	subs	r2, r3, r7
  405b84:	f040 82a1 	bne.w	4060ca <_dtoa_r+0x9d2>
  405b88:	2101      	movs	r1, #1
  405b8a:	4620      	mov	r0, r4
  405b8c:	f001 fb4a 	bl	407224 <__i2b>
  405b90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405b92:	2b00      	cmp	r3, #0
  405b94:	4680      	mov	r8, r0
  405b96:	dd1c      	ble.n	405bd2 <_dtoa_r+0x4da>
  405b98:	4601      	mov	r1, r0
  405b9a:	461a      	mov	r2, r3
  405b9c:	4620      	mov	r0, r4
  405b9e:	f001 fbdd 	bl	40735c <__pow5mult>
  405ba2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ba4:	2b01      	cmp	r3, #1
  405ba6:	4680      	mov	r8, r0
  405ba8:	f340 8254 	ble.w	406054 <_dtoa_r+0x95c>
  405bac:	2300      	movs	r3, #0
  405bae:	930c      	str	r3, [sp, #48]	; 0x30
  405bb0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405bb4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405bb8:	6918      	ldr	r0, [r3, #16]
  405bba:	f001 fae3 	bl	407184 <__hi0bits>
  405bbe:	f1c0 0020 	rsb	r0, r0, #32
  405bc2:	e010      	b.n	405be6 <_dtoa_r+0x4ee>
  405bc4:	f1c3 0520 	rsb	r5, r3, #32
  405bc8:	fa0a f005 	lsl.w	r0, sl, r5
  405bcc:	e674      	b.n	4058b8 <_dtoa_r+0x1c0>
  405bce:	900e      	str	r0, [sp, #56]	; 0x38
  405bd0:	e63c      	b.n	40584c <_dtoa_r+0x154>
  405bd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bd4:	2b01      	cmp	r3, #1
  405bd6:	f340 8287 	ble.w	4060e8 <_dtoa_r+0x9f0>
  405bda:	2300      	movs	r3, #0
  405bdc:	930c      	str	r3, [sp, #48]	; 0x30
  405bde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405be0:	2001      	movs	r0, #1
  405be2:	2b00      	cmp	r3, #0
  405be4:	d1e4      	bne.n	405bb0 <_dtoa_r+0x4b8>
  405be6:	9a06      	ldr	r2, [sp, #24]
  405be8:	4410      	add	r0, r2
  405bea:	f010 001f 	ands.w	r0, r0, #31
  405bee:	f000 80a1 	beq.w	405d34 <_dtoa_r+0x63c>
  405bf2:	f1c0 0320 	rsb	r3, r0, #32
  405bf6:	2b04      	cmp	r3, #4
  405bf8:	f340 849e 	ble.w	406538 <_dtoa_r+0xe40>
  405bfc:	9b08      	ldr	r3, [sp, #32]
  405bfe:	f1c0 001c 	rsb	r0, r0, #28
  405c02:	4403      	add	r3, r0
  405c04:	9308      	str	r3, [sp, #32]
  405c06:	4613      	mov	r3, r2
  405c08:	4403      	add	r3, r0
  405c0a:	4405      	add	r5, r0
  405c0c:	9306      	str	r3, [sp, #24]
  405c0e:	9b08      	ldr	r3, [sp, #32]
  405c10:	2b00      	cmp	r3, #0
  405c12:	dd05      	ble.n	405c20 <_dtoa_r+0x528>
  405c14:	4649      	mov	r1, r9
  405c16:	461a      	mov	r2, r3
  405c18:	4620      	mov	r0, r4
  405c1a:	f001 fbef 	bl	4073fc <__lshift>
  405c1e:	4681      	mov	r9, r0
  405c20:	9b06      	ldr	r3, [sp, #24]
  405c22:	2b00      	cmp	r3, #0
  405c24:	dd05      	ble.n	405c32 <_dtoa_r+0x53a>
  405c26:	4641      	mov	r1, r8
  405c28:	461a      	mov	r2, r3
  405c2a:	4620      	mov	r0, r4
  405c2c:	f001 fbe6 	bl	4073fc <__lshift>
  405c30:	4680      	mov	r8, r0
  405c32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405c34:	2b00      	cmp	r3, #0
  405c36:	f040 8086 	bne.w	405d46 <_dtoa_r+0x64e>
  405c3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c3c:	2b00      	cmp	r3, #0
  405c3e:	f340 8266 	ble.w	40610e <_dtoa_r+0xa16>
  405c42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405c44:	2b00      	cmp	r3, #0
  405c46:	f000 8098 	beq.w	405d7a <_dtoa_r+0x682>
  405c4a:	2d00      	cmp	r5, #0
  405c4c:	dd05      	ble.n	405c5a <_dtoa_r+0x562>
  405c4e:	4631      	mov	r1, r6
  405c50:	462a      	mov	r2, r5
  405c52:	4620      	mov	r0, r4
  405c54:	f001 fbd2 	bl	4073fc <__lshift>
  405c58:	4606      	mov	r6, r0
  405c5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405c5c:	2b00      	cmp	r3, #0
  405c5e:	f040 8337 	bne.w	4062d0 <_dtoa_r+0xbd8>
  405c62:	9606      	str	r6, [sp, #24]
  405c64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c66:	9a04      	ldr	r2, [sp, #16]
  405c68:	f8dd b018 	ldr.w	fp, [sp, #24]
  405c6c:	3b01      	subs	r3, #1
  405c6e:	18d3      	adds	r3, r2, r3
  405c70:	930b      	str	r3, [sp, #44]	; 0x2c
  405c72:	f00a 0301 	and.w	r3, sl, #1
  405c76:	930c      	str	r3, [sp, #48]	; 0x30
  405c78:	4617      	mov	r7, r2
  405c7a:	46c2      	mov	sl, r8
  405c7c:	4651      	mov	r1, sl
  405c7e:	4648      	mov	r0, r9
  405c80:	f7ff fca6 	bl	4055d0 <quorem>
  405c84:	4631      	mov	r1, r6
  405c86:	4605      	mov	r5, r0
  405c88:	4648      	mov	r0, r9
  405c8a:	f001 fc09 	bl	4074a0 <__mcmp>
  405c8e:	465a      	mov	r2, fp
  405c90:	900a      	str	r0, [sp, #40]	; 0x28
  405c92:	4651      	mov	r1, sl
  405c94:	4620      	mov	r0, r4
  405c96:	f001 fc1f 	bl	4074d8 <__mdiff>
  405c9a:	68c2      	ldr	r2, [r0, #12]
  405c9c:	4680      	mov	r8, r0
  405c9e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405ca2:	2a00      	cmp	r2, #0
  405ca4:	f040 822b 	bne.w	4060fe <_dtoa_r+0xa06>
  405ca8:	4601      	mov	r1, r0
  405caa:	4648      	mov	r0, r9
  405cac:	9308      	str	r3, [sp, #32]
  405cae:	f001 fbf7 	bl	4074a0 <__mcmp>
  405cb2:	4641      	mov	r1, r8
  405cb4:	9006      	str	r0, [sp, #24]
  405cb6:	4620      	mov	r0, r4
  405cb8:	f001 fa1a 	bl	4070f0 <_Bfree>
  405cbc:	9a06      	ldr	r2, [sp, #24]
  405cbe:	9b08      	ldr	r3, [sp, #32]
  405cc0:	b932      	cbnz	r2, 405cd0 <_dtoa_r+0x5d8>
  405cc2:	9924      	ldr	r1, [sp, #144]	; 0x90
  405cc4:	b921      	cbnz	r1, 405cd0 <_dtoa_r+0x5d8>
  405cc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405cc8:	2a00      	cmp	r2, #0
  405cca:	f000 83ef 	beq.w	4064ac <_dtoa_r+0xdb4>
  405cce:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405cd0:	990a      	ldr	r1, [sp, #40]	; 0x28
  405cd2:	2900      	cmp	r1, #0
  405cd4:	f2c0 829f 	blt.w	406216 <_dtoa_r+0xb1e>
  405cd8:	d105      	bne.n	405ce6 <_dtoa_r+0x5ee>
  405cda:	9924      	ldr	r1, [sp, #144]	; 0x90
  405cdc:	b919      	cbnz	r1, 405ce6 <_dtoa_r+0x5ee>
  405cde:	990c      	ldr	r1, [sp, #48]	; 0x30
  405ce0:	2900      	cmp	r1, #0
  405ce2:	f000 8298 	beq.w	406216 <_dtoa_r+0xb1e>
  405ce6:	2a00      	cmp	r2, #0
  405ce8:	f300 8306 	bgt.w	4062f8 <_dtoa_r+0xc00>
  405cec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405cee:	703b      	strb	r3, [r7, #0]
  405cf0:	f107 0801 	add.w	r8, r7, #1
  405cf4:	4297      	cmp	r7, r2
  405cf6:	4645      	mov	r5, r8
  405cf8:	f000 830c 	beq.w	406314 <_dtoa_r+0xc1c>
  405cfc:	4649      	mov	r1, r9
  405cfe:	2300      	movs	r3, #0
  405d00:	220a      	movs	r2, #10
  405d02:	4620      	mov	r0, r4
  405d04:	f001 f9fe 	bl	407104 <__multadd>
  405d08:	455e      	cmp	r6, fp
  405d0a:	4681      	mov	r9, r0
  405d0c:	4631      	mov	r1, r6
  405d0e:	f04f 0300 	mov.w	r3, #0
  405d12:	f04f 020a 	mov.w	r2, #10
  405d16:	4620      	mov	r0, r4
  405d18:	f000 81eb 	beq.w	4060f2 <_dtoa_r+0x9fa>
  405d1c:	f001 f9f2 	bl	407104 <__multadd>
  405d20:	4659      	mov	r1, fp
  405d22:	4606      	mov	r6, r0
  405d24:	2300      	movs	r3, #0
  405d26:	220a      	movs	r2, #10
  405d28:	4620      	mov	r0, r4
  405d2a:	f001 f9eb 	bl	407104 <__multadd>
  405d2e:	4647      	mov	r7, r8
  405d30:	4683      	mov	fp, r0
  405d32:	e7a3      	b.n	405c7c <_dtoa_r+0x584>
  405d34:	201c      	movs	r0, #28
  405d36:	9b08      	ldr	r3, [sp, #32]
  405d38:	4403      	add	r3, r0
  405d3a:	9308      	str	r3, [sp, #32]
  405d3c:	9b06      	ldr	r3, [sp, #24]
  405d3e:	4403      	add	r3, r0
  405d40:	4405      	add	r5, r0
  405d42:	9306      	str	r3, [sp, #24]
  405d44:	e763      	b.n	405c0e <_dtoa_r+0x516>
  405d46:	4641      	mov	r1, r8
  405d48:	4648      	mov	r0, r9
  405d4a:	f001 fba9 	bl	4074a0 <__mcmp>
  405d4e:	2800      	cmp	r0, #0
  405d50:	f6bf af73 	bge.w	405c3a <_dtoa_r+0x542>
  405d54:	9f02      	ldr	r7, [sp, #8]
  405d56:	4649      	mov	r1, r9
  405d58:	2300      	movs	r3, #0
  405d5a:	220a      	movs	r2, #10
  405d5c:	4620      	mov	r0, r4
  405d5e:	3f01      	subs	r7, #1
  405d60:	9702      	str	r7, [sp, #8]
  405d62:	f001 f9cf 	bl	407104 <__multadd>
  405d66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405d68:	4681      	mov	r9, r0
  405d6a:	2b00      	cmp	r3, #0
  405d6c:	f040 83b6 	bne.w	4064dc <_dtoa_r+0xde4>
  405d70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405d72:	2b00      	cmp	r3, #0
  405d74:	f340 83bf 	ble.w	4064f6 <_dtoa_r+0xdfe>
  405d78:	930a      	str	r3, [sp, #40]	; 0x28
  405d7a:	f8dd b010 	ldr.w	fp, [sp, #16]
  405d7e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405d80:	465d      	mov	r5, fp
  405d82:	e002      	b.n	405d8a <_dtoa_r+0x692>
  405d84:	f001 f9be 	bl	407104 <__multadd>
  405d88:	4681      	mov	r9, r0
  405d8a:	4641      	mov	r1, r8
  405d8c:	4648      	mov	r0, r9
  405d8e:	f7ff fc1f 	bl	4055d0 <quorem>
  405d92:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405d96:	f805 ab01 	strb.w	sl, [r5], #1
  405d9a:	eba5 030b 	sub.w	r3, r5, fp
  405d9e:	42bb      	cmp	r3, r7
  405da0:	f04f 020a 	mov.w	r2, #10
  405da4:	f04f 0300 	mov.w	r3, #0
  405da8:	4649      	mov	r1, r9
  405daa:	4620      	mov	r0, r4
  405dac:	dbea      	blt.n	405d84 <_dtoa_r+0x68c>
  405dae:	9b04      	ldr	r3, [sp, #16]
  405db0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405db2:	2a01      	cmp	r2, #1
  405db4:	bfac      	ite	ge
  405db6:	189b      	addge	r3, r3, r2
  405db8:	3301      	addlt	r3, #1
  405dba:	461d      	mov	r5, r3
  405dbc:	f04f 0b00 	mov.w	fp, #0
  405dc0:	4649      	mov	r1, r9
  405dc2:	2201      	movs	r2, #1
  405dc4:	4620      	mov	r0, r4
  405dc6:	f001 fb19 	bl	4073fc <__lshift>
  405dca:	4641      	mov	r1, r8
  405dcc:	4681      	mov	r9, r0
  405dce:	f001 fb67 	bl	4074a0 <__mcmp>
  405dd2:	2800      	cmp	r0, #0
  405dd4:	f340 823d 	ble.w	406252 <_dtoa_r+0xb5a>
  405dd8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405ddc:	9904      	ldr	r1, [sp, #16]
  405dde:	1e6b      	subs	r3, r5, #1
  405de0:	e004      	b.n	405dec <_dtoa_r+0x6f4>
  405de2:	428b      	cmp	r3, r1
  405de4:	f000 81ae 	beq.w	406144 <_dtoa_r+0xa4c>
  405de8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405dec:	2a39      	cmp	r2, #57	; 0x39
  405dee:	f103 0501 	add.w	r5, r3, #1
  405df2:	d0f6      	beq.n	405de2 <_dtoa_r+0x6ea>
  405df4:	3201      	adds	r2, #1
  405df6:	701a      	strb	r2, [r3, #0]
  405df8:	4641      	mov	r1, r8
  405dfa:	4620      	mov	r0, r4
  405dfc:	f001 f978 	bl	4070f0 <_Bfree>
  405e00:	2e00      	cmp	r6, #0
  405e02:	f43f ae3d 	beq.w	405a80 <_dtoa_r+0x388>
  405e06:	f1bb 0f00 	cmp.w	fp, #0
  405e0a:	d005      	beq.n	405e18 <_dtoa_r+0x720>
  405e0c:	45b3      	cmp	fp, r6
  405e0e:	d003      	beq.n	405e18 <_dtoa_r+0x720>
  405e10:	4659      	mov	r1, fp
  405e12:	4620      	mov	r0, r4
  405e14:	f001 f96c 	bl	4070f0 <_Bfree>
  405e18:	4631      	mov	r1, r6
  405e1a:	4620      	mov	r0, r4
  405e1c:	f001 f968 	bl	4070f0 <_Bfree>
  405e20:	e62e      	b.n	405a80 <_dtoa_r+0x388>
  405e22:	2300      	movs	r3, #0
  405e24:	930b      	str	r3, [sp, #44]	; 0x2c
  405e26:	9b02      	ldr	r3, [sp, #8]
  405e28:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405e2a:	4413      	add	r3, r2
  405e2c:	930f      	str	r3, [sp, #60]	; 0x3c
  405e2e:	3301      	adds	r3, #1
  405e30:	2b01      	cmp	r3, #1
  405e32:	461f      	mov	r7, r3
  405e34:	461e      	mov	r6, r3
  405e36:	930a      	str	r3, [sp, #40]	; 0x28
  405e38:	bfb8      	it	lt
  405e3a:	2701      	movlt	r7, #1
  405e3c:	2100      	movs	r1, #0
  405e3e:	2f17      	cmp	r7, #23
  405e40:	6461      	str	r1, [r4, #68]	; 0x44
  405e42:	d90a      	bls.n	405e5a <_dtoa_r+0x762>
  405e44:	2201      	movs	r2, #1
  405e46:	2304      	movs	r3, #4
  405e48:	005b      	lsls	r3, r3, #1
  405e4a:	f103 0014 	add.w	r0, r3, #20
  405e4e:	4287      	cmp	r7, r0
  405e50:	4611      	mov	r1, r2
  405e52:	f102 0201 	add.w	r2, r2, #1
  405e56:	d2f7      	bcs.n	405e48 <_dtoa_r+0x750>
  405e58:	6461      	str	r1, [r4, #68]	; 0x44
  405e5a:	4620      	mov	r0, r4
  405e5c:	f001 f922 	bl	4070a4 <_Balloc>
  405e60:	2e0e      	cmp	r6, #14
  405e62:	9004      	str	r0, [sp, #16]
  405e64:	6420      	str	r0, [r4, #64]	; 0x40
  405e66:	f63f ad41 	bhi.w	4058ec <_dtoa_r+0x1f4>
  405e6a:	2d00      	cmp	r5, #0
  405e6c:	f43f ad3e 	beq.w	4058ec <_dtoa_r+0x1f4>
  405e70:	9902      	ldr	r1, [sp, #8]
  405e72:	2900      	cmp	r1, #0
  405e74:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405e78:	f340 8202 	ble.w	406280 <_dtoa_r+0xb88>
  405e7c:	4bb8      	ldr	r3, [pc, #736]	; (406160 <_dtoa_r+0xa68>)
  405e7e:	f001 020f 	and.w	r2, r1, #15
  405e82:	110d      	asrs	r5, r1, #4
  405e84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405e88:	06e9      	lsls	r1, r5, #27
  405e8a:	e9d3 6700 	ldrd	r6, r7, [r3]
  405e8e:	f140 81ae 	bpl.w	4061ee <_dtoa_r+0xaf6>
  405e92:	4bb4      	ldr	r3, [pc, #720]	; (406164 <_dtoa_r+0xa6c>)
  405e94:	4650      	mov	r0, sl
  405e96:	4659      	mov	r1, fp
  405e98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405e9c:	f002 fa18 	bl	4082d0 <__aeabi_ddiv>
  405ea0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405ea4:	f005 050f 	and.w	r5, r5, #15
  405ea8:	f04f 0a03 	mov.w	sl, #3
  405eac:	b18d      	cbz	r5, 405ed2 <_dtoa_r+0x7da>
  405eae:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 406164 <_dtoa_r+0xa6c>
  405eb2:	07ea      	lsls	r2, r5, #31
  405eb4:	d509      	bpl.n	405eca <_dtoa_r+0x7d2>
  405eb6:	4630      	mov	r0, r6
  405eb8:	4639      	mov	r1, r7
  405eba:	e9d8 2300 	ldrd	r2, r3, [r8]
  405ebe:	f002 f8dd 	bl	40807c <__aeabi_dmul>
  405ec2:	f10a 0a01 	add.w	sl, sl, #1
  405ec6:	4606      	mov	r6, r0
  405ec8:	460f      	mov	r7, r1
  405eca:	106d      	asrs	r5, r5, #1
  405ecc:	f108 0808 	add.w	r8, r8, #8
  405ed0:	d1ef      	bne.n	405eb2 <_dtoa_r+0x7ba>
  405ed2:	463b      	mov	r3, r7
  405ed4:	4632      	mov	r2, r6
  405ed6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405eda:	f002 f9f9 	bl	4082d0 <__aeabi_ddiv>
  405ede:	4607      	mov	r7, r0
  405ee0:	4688      	mov	r8, r1
  405ee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405ee4:	b143      	cbz	r3, 405ef8 <_dtoa_r+0x800>
  405ee6:	2200      	movs	r2, #0
  405ee8:	4b9f      	ldr	r3, [pc, #636]	; (406168 <_dtoa_r+0xa70>)
  405eea:	4638      	mov	r0, r7
  405eec:	4641      	mov	r1, r8
  405eee:	f002 fb37 	bl	408560 <__aeabi_dcmplt>
  405ef2:	2800      	cmp	r0, #0
  405ef4:	f040 8286 	bne.w	406404 <_dtoa_r+0xd0c>
  405ef8:	4650      	mov	r0, sl
  405efa:	f002 f859 	bl	407fb0 <__aeabi_i2d>
  405efe:	463a      	mov	r2, r7
  405f00:	4643      	mov	r3, r8
  405f02:	f002 f8bb 	bl	40807c <__aeabi_dmul>
  405f06:	4b99      	ldr	r3, [pc, #612]	; (40616c <_dtoa_r+0xa74>)
  405f08:	2200      	movs	r2, #0
  405f0a:	f001 ff05 	bl	407d18 <__adddf3>
  405f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f10:	4605      	mov	r5, r0
  405f12:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405f16:	2b00      	cmp	r3, #0
  405f18:	f000 813e 	beq.w	406198 <_dtoa_r+0xaa0>
  405f1c:	9b02      	ldr	r3, [sp, #8]
  405f1e:	9315      	str	r3, [sp, #84]	; 0x54
  405f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f22:	9312      	str	r3, [sp, #72]	; 0x48
  405f24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405f26:	2b00      	cmp	r3, #0
  405f28:	f000 81fa 	beq.w	406320 <_dtoa_r+0xc28>
  405f2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405f2e:	4b8c      	ldr	r3, [pc, #560]	; (406160 <_dtoa_r+0xa68>)
  405f30:	498f      	ldr	r1, [pc, #572]	; (406170 <_dtoa_r+0xa78>)
  405f32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f36:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405f3a:	2000      	movs	r0, #0
  405f3c:	f002 f9c8 	bl	4082d0 <__aeabi_ddiv>
  405f40:	462a      	mov	r2, r5
  405f42:	4633      	mov	r3, r6
  405f44:	f001 fee6 	bl	407d14 <__aeabi_dsub>
  405f48:	4682      	mov	sl, r0
  405f4a:	468b      	mov	fp, r1
  405f4c:	4638      	mov	r0, r7
  405f4e:	4641      	mov	r1, r8
  405f50:	f002 fb44 	bl	4085dc <__aeabi_d2iz>
  405f54:	4605      	mov	r5, r0
  405f56:	f002 f82b 	bl	407fb0 <__aeabi_i2d>
  405f5a:	4602      	mov	r2, r0
  405f5c:	460b      	mov	r3, r1
  405f5e:	4638      	mov	r0, r7
  405f60:	4641      	mov	r1, r8
  405f62:	f001 fed7 	bl	407d14 <__aeabi_dsub>
  405f66:	3530      	adds	r5, #48	; 0x30
  405f68:	fa5f f885 	uxtb.w	r8, r5
  405f6c:	9d04      	ldr	r5, [sp, #16]
  405f6e:	4606      	mov	r6, r0
  405f70:	460f      	mov	r7, r1
  405f72:	f885 8000 	strb.w	r8, [r5]
  405f76:	4602      	mov	r2, r0
  405f78:	460b      	mov	r3, r1
  405f7a:	4650      	mov	r0, sl
  405f7c:	4659      	mov	r1, fp
  405f7e:	3501      	adds	r5, #1
  405f80:	f002 fb0c 	bl	40859c <__aeabi_dcmpgt>
  405f84:	2800      	cmp	r0, #0
  405f86:	d154      	bne.n	406032 <_dtoa_r+0x93a>
  405f88:	4632      	mov	r2, r6
  405f8a:	463b      	mov	r3, r7
  405f8c:	2000      	movs	r0, #0
  405f8e:	4976      	ldr	r1, [pc, #472]	; (406168 <_dtoa_r+0xa70>)
  405f90:	f001 fec0 	bl	407d14 <__aeabi_dsub>
  405f94:	4602      	mov	r2, r0
  405f96:	460b      	mov	r3, r1
  405f98:	4650      	mov	r0, sl
  405f9a:	4659      	mov	r1, fp
  405f9c:	f002 fafe 	bl	40859c <__aeabi_dcmpgt>
  405fa0:	2800      	cmp	r0, #0
  405fa2:	f040 8270 	bne.w	406486 <_dtoa_r+0xd8e>
  405fa6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405fa8:	2a01      	cmp	r2, #1
  405faa:	f000 8111 	beq.w	4061d0 <_dtoa_r+0xad8>
  405fae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405fb0:	9a04      	ldr	r2, [sp, #16]
  405fb2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405fb6:	4413      	add	r3, r2
  405fb8:	4699      	mov	r9, r3
  405fba:	e00d      	b.n	405fd8 <_dtoa_r+0x8e0>
  405fbc:	2000      	movs	r0, #0
  405fbe:	496a      	ldr	r1, [pc, #424]	; (406168 <_dtoa_r+0xa70>)
  405fc0:	f001 fea8 	bl	407d14 <__aeabi_dsub>
  405fc4:	4652      	mov	r2, sl
  405fc6:	465b      	mov	r3, fp
  405fc8:	f002 faca 	bl	408560 <__aeabi_dcmplt>
  405fcc:	2800      	cmp	r0, #0
  405fce:	f040 8258 	bne.w	406482 <_dtoa_r+0xd8a>
  405fd2:	454d      	cmp	r5, r9
  405fd4:	f000 80fa 	beq.w	4061cc <_dtoa_r+0xad4>
  405fd8:	4650      	mov	r0, sl
  405fda:	4659      	mov	r1, fp
  405fdc:	2200      	movs	r2, #0
  405fde:	4b65      	ldr	r3, [pc, #404]	; (406174 <_dtoa_r+0xa7c>)
  405fe0:	f002 f84c 	bl	40807c <__aeabi_dmul>
  405fe4:	2200      	movs	r2, #0
  405fe6:	4b63      	ldr	r3, [pc, #396]	; (406174 <_dtoa_r+0xa7c>)
  405fe8:	4682      	mov	sl, r0
  405fea:	468b      	mov	fp, r1
  405fec:	4630      	mov	r0, r6
  405fee:	4639      	mov	r1, r7
  405ff0:	f002 f844 	bl	40807c <__aeabi_dmul>
  405ff4:	460f      	mov	r7, r1
  405ff6:	4606      	mov	r6, r0
  405ff8:	f002 faf0 	bl	4085dc <__aeabi_d2iz>
  405ffc:	4680      	mov	r8, r0
  405ffe:	f001 ffd7 	bl	407fb0 <__aeabi_i2d>
  406002:	4602      	mov	r2, r0
  406004:	460b      	mov	r3, r1
  406006:	4630      	mov	r0, r6
  406008:	4639      	mov	r1, r7
  40600a:	f001 fe83 	bl	407d14 <__aeabi_dsub>
  40600e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406012:	fa5f f888 	uxtb.w	r8, r8
  406016:	4652      	mov	r2, sl
  406018:	465b      	mov	r3, fp
  40601a:	f805 8b01 	strb.w	r8, [r5], #1
  40601e:	4606      	mov	r6, r0
  406020:	460f      	mov	r7, r1
  406022:	f002 fa9d 	bl	408560 <__aeabi_dcmplt>
  406026:	4632      	mov	r2, r6
  406028:	463b      	mov	r3, r7
  40602a:	2800      	cmp	r0, #0
  40602c:	d0c6      	beq.n	405fbc <_dtoa_r+0x8c4>
  40602e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406032:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406034:	9302      	str	r3, [sp, #8]
  406036:	e523      	b.n	405a80 <_dtoa_r+0x388>
  406038:	2300      	movs	r3, #0
  40603a:	930b      	str	r3, [sp, #44]	; 0x2c
  40603c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40603e:	2b00      	cmp	r3, #0
  406040:	f340 80dc 	ble.w	4061fc <_dtoa_r+0xb04>
  406044:	461f      	mov	r7, r3
  406046:	461e      	mov	r6, r3
  406048:	930f      	str	r3, [sp, #60]	; 0x3c
  40604a:	930a      	str	r3, [sp, #40]	; 0x28
  40604c:	e6f6      	b.n	405e3c <_dtoa_r+0x744>
  40604e:	2301      	movs	r3, #1
  406050:	930b      	str	r3, [sp, #44]	; 0x2c
  406052:	e7f3      	b.n	40603c <_dtoa_r+0x944>
  406054:	f1ba 0f00 	cmp.w	sl, #0
  406058:	f47f ada8 	bne.w	405bac <_dtoa_r+0x4b4>
  40605c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406060:	2b00      	cmp	r3, #0
  406062:	f47f adba 	bne.w	405bda <_dtoa_r+0x4e2>
  406066:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40606a:	0d3f      	lsrs	r7, r7, #20
  40606c:	053f      	lsls	r7, r7, #20
  40606e:	2f00      	cmp	r7, #0
  406070:	f000 820d 	beq.w	40648e <_dtoa_r+0xd96>
  406074:	9b08      	ldr	r3, [sp, #32]
  406076:	3301      	adds	r3, #1
  406078:	9308      	str	r3, [sp, #32]
  40607a:	9b06      	ldr	r3, [sp, #24]
  40607c:	3301      	adds	r3, #1
  40607e:	9306      	str	r3, [sp, #24]
  406080:	2301      	movs	r3, #1
  406082:	930c      	str	r3, [sp, #48]	; 0x30
  406084:	e5ab      	b.n	405bde <_dtoa_r+0x4e6>
  406086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406088:	2b00      	cmp	r3, #0
  40608a:	f73f ac42 	bgt.w	405912 <_dtoa_r+0x21a>
  40608e:	f040 8221 	bne.w	4064d4 <_dtoa_r+0xddc>
  406092:	2200      	movs	r2, #0
  406094:	4b38      	ldr	r3, [pc, #224]	; (406178 <_dtoa_r+0xa80>)
  406096:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40609a:	f001 ffef 	bl	40807c <__aeabi_dmul>
  40609e:	4652      	mov	r2, sl
  4060a0:	465b      	mov	r3, fp
  4060a2:	f002 fa71 	bl	408588 <__aeabi_dcmpge>
  4060a6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4060aa:	4646      	mov	r6, r8
  4060ac:	2800      	cmp	r0, #0
  4060ae:	d041      	beq.n	406134 <_dtoa_r+0xa3c>
  4060b0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4060b2:	9d04      	ldr	r5, [sp, #16]
  4060b4:	43db      	mvns	r3, r3
  4060b6:	9302      	str	r3, [sp, #8]
  4060b8:	4641      	mov	r1, r8
  4060ba:	4620      	mov	r0, r4
  4060bc:	f001 f818 	bl	4070f0 <_Bfree>
  4060c0:	2e00      	cmp	r6, #0
  4060c2:	f43f acdd 	beq.w	405a80 <_dtoa_r+0x388>
  4060c6:	e6a7      	b.n	405e18 <_dtoa_r+0x720>
  4060c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4060ca:	4649      	mov	r1, r9
  4060cc:	4620      	mov	r0, r4
  4060ce:	f001 f945 	bl	40735c <__pow5mult>
  4060d2:	4681      	mov	r9, r0
  4060d4:	e558      	b.n	405b88 <_dtoa_r+0x490>
  4060d6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4060d8:	2a00      	cmp	r2, #0
  4060da:	f000 8187 	beq.w	4063ec <_dtoa_r+0xcf4>
  4060de:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4060e2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4060e4:	9d08      	ldr	r5, [sp, #32]
  4060e6:	e4f2      	b.n	405ace <_dtoa_r+0x3d6>
  4060e8:	f1ba 0f00 	cmp.w	sl, #0
  4060ec:	f47f ad75 	bne.w	405bda <_dtoa_r+0x4e2>
  4060f0:	e7b4      	b.n	40605c <_dtoa_r+0x964>
  4060f2:	f001 f807 	bl	407104 <__multadd>
  4060f6:	4647      	mov	r7, r8
  4060f8:	4606      	mov	r6, r0
  4060fa:	4683      	mov	fp, r0
  4060fc:	e5be      	b.n	405c7c <_dtoa_r+0x584>
  4060fe:	4601      	mov	r1, r0
  406100:	4620      	mov	r0, r4
  406102:	9306      	str	r3, [sp, #24]
  406104:	f000 fff4 	bl	4070f0 <_Bfree>
  406108:	2201      	movs	r2, #1
  40610a:	9b06      	ldr	r3, [sp, #24]
  40610c:	e5e0      	b.n	405cd0 <_dtoa_r+0x5d8>
  40610e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406110:	2b02      	cmp	r3, #2
  406112:	f77f ad96 	ble.w	405c42 <_dtoa_r+0x54a>
  406116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406118:	2b00      	cmp	r3, #0
  40611a:	d1c9      	bne.n	4060b0 <_dtoa_r+0x9b8>
  40611c:	4641      	mov	r1, r8
  40611e:	2205      	movs	r2, #5
  406120:	4620      	mov	r0, r4
  406122:	f000 ffef 	bl	407104 <__multadd>
  406126:	4601      	mov	r1, r0
  406128:	4680      	mov	r8, r0
  40612a:	4648      	mov	r0, r9
  40612c:	f001 f9b8 	bl	4074a0 <__mcmp>
  406130:	2800      	cmp	r0, #0
  406132:	ddbd      	ble.n	4060b0 <_dtoa_r+0x9b8>
  406134:	9a02      	ldr	r2, [sp, #8]
  406136:	9904      	ldr	r1, [sp, #16]
  406138:	2331      	movs	r3, #49	; 0x31
  40613a:	3201      	adds	r2, #1
  40613c:	9202      	str	r2, [sp, #8]
  40613e:	700b      	strb	r3, [r1, #0]
  406140:	1c4d      	adds	r5, r1, #1
  406142:	e7b9      	b.n	4060b8 <_dtoa_r+0x9c0>
  406144:	9a02      	ldr	r2, [sp, #8]
  406146:	3201      	adds	r2, #1
  406148:	9202      	str	r2, [sp, #8]
  40614a:	9a04      	ldr	r2, [sp, #16]
  40614c:	2331      	movs	r3, #49	; 0x31
  40614e:	7013      	strb	r3, [r2, #0]
  406150:	e652      	b.n	405df8 <_dtoa_r+0x700>
  406152:	2301      	movs	r3, #1
  406154:	930b      	str	r3, [sp, #44]	; 0x2c
  406156:	e666      	b.n	405e26 <_dtoa_r+0x72e>
  406158:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40615c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40615e:	e48f      	b.n	405a80 <_dtoa_r+0x388>
  406160:	00409580 	.word	0x00409580
  406164:	00409558 	.word	0x00409558
  406168:	3ff00000 	.word	0x3ff00000
  40616c:	401c0000 	.word	0x401c0000
  406170:	3fe00000 	.word	0x3fe00000
  406174:	40240000 	.word	0x40240000
  406178:	40140000 	.word	0x40140000
  40617c:	4650      	mov	r0, sl
  40617e:	f001 ff17 	bl	407fb0 <__aeabi_i2d>
  406182:	463a      	mov	r2, r7
  406184:	4643      	mov	r3, r8
  406186:	f001 ff79 	bl	40807c <__aeabi_dmul>
  40618a:	2200      	movs	r2, #0
  40618c:	4bc1      	ldr	r3, [pc, #772]	; (406494 <_dtoa_r+0xd9c>)
  40618e:	f001 fdc3 	bl	407d18 <__adddf3>
  406192:	4605      	mov	r5, r0
  406194:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406198:	4641      	mov	r1, r8
  40619a:	2200      	movs	r2, #0
  40619c:	4bbe      	ldr	r3, [pc, #760]	; (406498 <_dtoa_r+0xda0>)
  40619e:	4638      	mov	r0, r7
  4061a0:	f001 fdb8 	bl	407d14 <__aeabi_dsub>
  4061a4:	462a      	mov	r2, r5
  4061a6:	4633      	mov	r3, r6
  4061a8:	4682      	mov	sl, r0
  4061aa:	468b      	mov	fp, r1
  4061ac:	f002 f9f6 	bl	40859c <__aeabi_dcmpgt>
  4061b0:	4680      	mov	r8, r0
  4061b2:	2800      	cmp	r0, #0
  4061b4:	f040 8110 	bne.w	4063d8 <_dtoa_r+0xce0>
  4061b8:	462a      	mov	r2, r5
  4061ba:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4061be:	4650      	mov	r0, sl
  4061c0:	4659      	mov	r1, fp
  4061c2:	f002 f9cd 	bl	408560 <__aeabi_dcmplt>
  4061c6:	b118      	cbz	r0, 4061d0 <_dtoa_r+0xad8>
  4061c8:	4646      	mov	r6, r8
  4061ca:	e771      	b.n	4060b0 <_dtoa_r+0x9b8>
  4061cc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4061d0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4061d4:	f7ff bb8a 	b.w	4058ec <_dtoa_r+0x1f4>
  4061d8:	9804      	ldr	r0, [sp, #16]
  4061da:	f7ff babb 	b.w	405754 <_dtoa_r+0x5c>
  4061de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4061e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4061e2:	970c      	str	r7, [sp, #48]	; 0x30
  4061e4:	1afb      	subs	r3, r7, r3
  4061e6:	441a      	add	r2, r3
  4061e8:	920d      	str	r2, [sp, #52]	; 0x34
  4061ea:	2700      	movs	r7, #0
  4061ec:	e469      	b.n	405ac2 <_dtoa_r+0x3ca>
  4061ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4061f2:	f04f 0a02 	mov.w	sl, #2
  4061f6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4061fa:	e657      	b.n	405eac <_dtoa_r+0x7b4>
  4061fc:	2100      	movs	r1, #0
  4061fe:	2301      	movs	r3, #1
  406200:	6461      	str	r1, [r4, #68]	; 0x44
  406202:	4620      	mov	r0, r4
  406204:	9325      	str	r3, [sp, #148]	; 0x94
  406206:	f000 ff4d 	bl	4070a4 <_Balloc>
  40620a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40620c:	9004      	str	r0, [sp, #16]
  40620e:	6420      	str	r0, [r4, #64]	; 0x40
  406210:	930a      	str	r3, [sp, #40]	; 0x28
  406212:	930f      	str	r3, [sp, #60]	; 0x3c
  406214:	e629      	b.n	405e6a <_dtoa_r+0x772>
  406216:	2a00      	cmp	r2, #0
  406218:	46d0      	mov	r8, sl
  40621a:	f8cd b018 	str.w	fp, [sp, #24]
  40621e:	469a      	mov	sl, r3
  406220:	dd11      	ble.n	406246 <_dtoa_r+0xb4e>
  406222:	4649      	mov	r1, r9
  406224:	2201      	movs	r2, #1
  406226:	4620      	mov	r0, r4
  406228:	f001 f8e8 	bl	4073fc <__lshift>
  40622c:	4641      	mov	r1, r8
  40622e:	4681      	mov	r9, r0
  406230:	f001 f936 	bl	4074a0 <__mcmp>
  406234:	2800      	cmp	r0, #0
  406236:	f340 8146 	ble.w	4064c6 <_dtoa_r+0xdce>
  40623a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40623e:	f000 8106 	beq.w	40644e <_dtoa_r+0xd56>
  406242:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406246:	46b3      	mov	fp, r6
  406248:	f887 a000 	strb.w	sl, [r7]
  40624c:	1c7d      	adds	r5, r7, #1
  40624e:	9e06      	ldr	r6, [sp, #24]
  406250:	e5d2      	b.n	405df8 <_dtoa_r+0x700>
  406252:	d104      	bne.n	40625e <_dtoa_r+0xb66>
  406254:	f01a 0f01 	tst.w	sl, #1
  406258:	d001      	beq.n	40625e <_dtoa_r+0xb66>
  40625a:	e5bd      	b.n	405dd8 <_dtoa_r+0x6e0>
  40625c:	4615      	mov	r5, r2
  40625e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406262:	2b30      	cmp	r3, #48	; 0x30
  406264:	f105 32ff 	add.w	r2, r5, #4294967295
  406268:	d0f8      	beq.n	40625c <_dtoa_r+0xb64>
  40626a:	e5c5      	b.n	405df8 <_dtoa_r+0x700>
  40626c:	9904      	ldr	r1, [sp, #16]
  40626e:	2230      	movs	r2, #48	; 0x30
  406270:	700a      	strb	r2, [r1, #0]
  406272:	9a02      	ldr	r2, [sp, #8]
  406274:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406278:	3201      	adds	r2, #1
  40627a:	9202      	str	r2, [sp, #8]
  40627c:	f7ff bbfc 	b.w	405a78 <_dtoa_r+0x380>
  406280:	f000 80bb 	beq.w	4063fa <_dtoa_r+0xd02>
  406284:	9b02      	ldr	r3, [sp, #8]
  406286:	425d      	negs	r5, r3
  406288:	4b84      	ldr	r3, [pc, #528]	; (40649c <_dtoa_r+0xda4>)
  40628a:	f005 020f 	and.w	r2, r5, #15
  40628e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406292:	e9d3 2300 	ldrd	r2, r3, [r3]
  406296:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40629a:	f001 feef 	bl	40807c <__aeabi_dmul>
  40629e:	112d      	asrs	r5, r5, #4
  4062a0:	4607      	mov	r7, r0
  4062a2:	4688      	mov	r8, r1
  4062a4:	f000 812c 	beq.w	406500 <_dtoa_r+0xe08>
  4062a8:	4e7d      	ldr	r6, [pc, #500]	; (4064a0 <_dtoa_r+0xda8>)
  4062aa:	f04f 0a02 	mov.w	sl, #2
  4062ae:	07eb      	lsls	r3, r5, #31
  4062b0:	d509      	bpl.n	4062c6 <_dtoa_r+0xbce>
  4062b2:	4638      	mov	r0, r7
  4062b4:	4641      	mov	r1, r8
  4062b6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4062ba:	f001 fedf 	bl	40807c <__aeabi_dmul>
  4062be:	f10a 0a01 	add.w	sl, sl, #1
  4062c2:	4607      	mov	r7, r0
  4062c4:	4688      	mov	r8, r1
  4062c6:	106d      	asrs	r5, r5, #1
  4062c8:	f106 0608 	add.w	r6, r6, #8
  4062cc:	d1ef      	bne.n	4062ae <_dtoa_r+0xbb6>
  4062ce:	e608      	b.n	405ee2 <_dtoa_r+0x7ea>
  4062d0:	6871      	ldr	r1, [r6, #4]
  4062d2:	4620      	mov	r0, r4
  4062d4:	f000 fee6 	bl	4070a4 <_Balloc>
  4062d8:	6933      	ldr	r3, [r6, #16]
  4062da:	3302      	adds	r3, #2
  4062dc:	009a      	lsls	r2, r3, #2
  4062de:	4605      	mov	r5, r0
  4062e0:	f106 010c 	add.w	r1, r6, #12
  4062e4:	300c      	adds	r0, #12
  4062e6:	f000 fddb 	bl	406ea0 <memcpy>
  4062ea:	4629      	mov	r1, r5
  4062ec:	2201      	movs	r2, #1
  4062ee:	4620      	mov	r0, r4
  4062f0:	f001 f884 	bl	4073fc <__lshift>
  4062f4:	9006      	str	r0, [sp, #24]
  4062f6:	e4b5      	b.n	405c64 <_dtoa_r+0x56c>
  4062f8:	2b39      	cmp	r3, #57	; 0x39
  4062fa:	f8cd b018 	str.w	fp, [sp, #24]
  4062fe:	46d0      	mov	r8, sl
  406300:	f000 80a5 	beq.w	40644e <_dtoa_r+0xd56>
  406304:	f103 0a01 	add.w	sl, r3, #1
  406308:	46b3      	mov	fp, r6
  40630a:	f887 a000 	strb.w	sl, [r7]
  40630e:	1c7d      	adds	r5, r7, #1
  406310:	9e06      	ldr	r6, [sp, #24]
  406312:	e571      	b.n	405df8 <_dtoa_r+0x700>
  406314:	465a      	mov	r2, fp
  406316:	46d0      	mov	r8, sl
  406318:	46b3      	mov	fp, r6
  40631a:	469a      	mov	sl, r3
  40631c:	4616      	mov	r6, r2
  40631e:	e54f      	b.n	405dc0 <_dtoa_r+0x6c8>
  406320:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406322:	495e      	ldr	r1, [pc, #376]	; (40649c <_dtoa_r+0xda4>)
  406324:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406328:	462a      	mov	r2, r5
  40632a:	4633      	mov	r3, r6
  40632c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406330:	f001 fea4 	bl	40807c <__aeabi_dmul>
  406334:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406338:	4638      	mov	r0, r7
  40633a:	4641      	mov	r1, r8
  40633c:	f002 f94e 	bl	4085dc <__aeabi_d2iz>
  406340:	4605      	mov	r5, r0
  406342:	f001 fe35 	bl	407fb0 <__aeabi_i2d>
  406346:	460b      	mov	r3, r1
  406348:	4602      	mov	r2, r0
  40634a:	4641      	mov	r1, r8
  40634c:	4638      	mov	r0, r7
  40634e:	f001 fce1 	bl	407d14 <__aeabi_dsub>
  406352:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406354:	460f      	mov	r7, r1
  406356:	9904      	ldr	r1, [sp, #16]
  406358:	3530      	adds	r5, #48	; 0x30
  40635a:	2b01      	cmp	r3, #1
  40635c:	700d      	strb	r5, [r1, #0]
  40635e:	4606      	mov	r6, r0
  406360:	f101 0501 	add.w	r5, r1, #1
  406364:	d026      	beq.n	4063b4 <_dtoa_r+0xcbc>
  406366:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406368:	9a04      	ldr	r2, [sp, #16]
  40636a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4064a8 <_dtoa_r+0xdb0>
  40636e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406372:	4413      	add	r3, r2
  406374:	f04f 0a00 	mov.w	sl, #0
  406378:	4699      	mov	r9, r3
  40637a:	4652      	mov	r2, sl
  40637c:	465b      	mov	r3, fp
  40637e:	4630      	mov	r0, r6
  406380:	4639      	mov	r1, r7
  406382:	f001 fe7b 	bl	40807c <__aeabi_dmul>
  406386:	460f      	mov	r7, r1
  406388:	4606      	mov	r6, r0
  40638a:	f002 f927 	bl	4085dc <__aeabi_d2iz>
  40638e:	4680      	mov	r8, r0
  406390:	f001 fe0e 	bl	407fb0 <__aeabi_i2d>
  406394:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406398:	4602      	mov	r2, r0
  40639a:	460b      	mov	r3, r1
  40639c:	4630      	mov	r0, r6
  40639e:	4639      	mov	r1, r7
  4063a0:	f001 fcb8 	bl	407d14 <__aeabi_dsub>
  4063a4:	f805 8b01 	strb.w	r8, [r5], #1
  4063a8:	454d      	cmp	r5, r9
  4063aa:	4606      	mov	r6, r0
  4063ac:	460f      	mov	r7, r1
  4063ae:	d1e4      	bne.n	40637a <_dtoa_r+0xc82>
  4063b0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4063b4:	4b3b      	ldr	r3, [pc, #236]	; (4064a4 <_dtoa_r+0xdac>)
  4063b6:	2200      	movs	r2, #0
  4063b8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4063bc:	f001 fcac 	bl	407d18 <__adddf3>
  4063c0:	4632      	mov	r2, r6
  4063c2:	463b      	mov	r3, r7
  4063c4:	f002 f8cc 	bl	408560 <__aeabi_dcmplt>
  4063c8:	2800      	cmp	r0, #0
  4063ca:	d046      	beq.n	40645a <_dtoa_r+0xd62>
  4063cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4063ce:	9302      	str	r3, [sp, #8]
  4063d0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4063d4:	f7ff bb43 	b.w	405a5e <_dtoa_r+0x366>
  4063d8:	f04f 0800 	mov.w	r8, #0
  4063dc:	4646      	mov	r6, r8
  4063de:	e6a9      	b.n	406134 <_dtoa_r+0xa3c>
  4063e0:	9b08      	ldr	r3, [sp, #32]
  4063e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4063e4:	1a9d      	subs	r5, r3, r2
  4063e6:	2300      	movs	r3, #0
  4063e8:	f7ff bb71 	b.w	405ace <_dtoa_r+0x3d6>
  4063ec:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4063ee:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4063f0:	9d08      	ldr	r5, [sp, #32]
  4063f2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4063f6:	f7ff bb6a 	b.w	405ace <_dtoa_r+0x3d6>
  4063fa:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4063fe:	f04f 0a02 	mov.w	sl, #2
  406402:	e56e      	b.n	405ee2 <_dtoa_r+0x7ea>
  406404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406406:	2b00      	cmp	r3, #0
  406408:	f43f aeb8 	beq.w	40617c <_dtoa_r+0xa84>
  40640c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40640e:	2b00      	cmp	r3, #0
  406410:	f77f aede 	ble.w	4061d0 <_dtoa_r+0xad8>
  406414:	2200      	movs	r2, #0
  406416:	4b24      	ldr	r3, [pc, #144]	; (4064a8 <_dtoa_r+0xdb0>)
  406418:	4638      	mov	r0, r7
  40641a:	4641      	mov	r1, r8
  40641c:	f001 fe2e 	bl	40807c <__aeabi_dmul>
  406420:	4607      	mov	r7, r0
  406422:	4688      	mov	r8, r1
  406424:	f10a 0001 	add.w	r0, sl, #1
  406428:	f001 fdc2 	bl	407fb0 <__aeabi_i2d>
  40642c:	463a      	mov	r2, r7
  40642e:	4643      	mov	r3, r8
  406430:	f001 fe24 	bl	40807c <__aeabi_dmul>
  406434:	2200      	movs	r2, #0
  406436:	4b17      	ldr	r3, [pc, #92]	; (406494 <_dtoa_r+0xd9c>)
  406438:	f001 fc6e 	bl	407d18 <__adddf3>
  40643c:	9a02      	ldr	r2, [sp, #8]
  40643e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406440:	9312      	str	r3, [sp, #72]	; 0x48
  406442:	3a01      	subs	r2, #1
  406444:	4605      	mov	r5, r0
  406446:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40644a:	9215      	str	r2, [sp, #84]	; 0x54
  40644c:	e56a      	b.n	405f24 <_dtoa_r+0x82c>
  40644e:	2239      	movs	r2, #57	; 0x39
  406450:	46b3      	mov	fp, r6
  406452:	703a      	strb	r2, [r7, #0]
  406454:	9e06      	ldr	r6, [sp, #24]
  406456:	1c7d      	adds	r5, r7, #1
  406458:	e4c0      	b.n	405ddc <_dtoa_r+0x6e4>
  40645a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40645e:	2000      	movs	r0, #0
  406460:	4910      	ldr	r1, [pc, #64]	; (4064a4 <_dtoa_r+0xdac>)
  406462:	f001 fc57 	bl	407d14 <__aeabi_dsub>
  406466:	4632      	mov	r2, r6
  406468:	463b      	mov	r3, r7
  40646a:	f002 f897 	bl	40859c <__aeabi_dcmpgt>
  40646e:	b908      	cbnz	r0, 406474 <_dtoa_r+0xd7c>
  406470:	e6ae      	b.n	4061d0 <_dtoa_r+0xad8>
  406472:	4615      	mov	r5, r2
  406474:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406478:	2b30      	cmp	r3, #48	; 0x30
  40647a:	f105 32ff 	add.w	r2, r5, #4294967295
  40647e:	d0f8      	beq.n	406472 <_dtoa_r+0xd7a>
  406480:	e5d7      	b.n	406032 <_dtoa_r+0x93a>
  406482:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406486:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406488:	9302      	str	r3, [sp, #8]
  40648a:	f7ff bae8 	b.w	405a5e <_dtoa_r+0x366>
  40648e:	970c      	str	r7, [sp, #48]	; 0x30
  406490:	f7ff bba5 	b.w	405bde <_dtoa_r+0x4e6>
  406494:	401c0000 	.word	0x401c0000
  406498:	40140000 	.word	0x40140000
  40649c:	00409580 	.word	0x00409580
  4064a0:	00409558 	.word	0x00409558
  4064a4:	3fe00000 	.word	0x3fe00000
  4064a8:	40240000 	.word	0x40240000
  4064ac:	2b39      	cmp	r3, #57	; 0x39
  4064ae:	f8cd b018 	str.w	fp, [sp, #24]
  4064b2:	46d0      	mov	r8, sl
  4064b4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4064b8:	469a      	mov	sl, r3
  4064ba:	d0c8      	beq.n	40644e <_dtoa_r+0xd56>
  4064bc:	f1bb 0f00 	cmp.w	fp, #0
  4064c0:	f73f aebf 	bgt.w	406242 <_dtoa_r+0xb4a>
  4064c4:	e6bf      	b.n	406246 <_dtoa_r+0xb4e>
  4064c6:	f47f aebe 	bne.w	406246 <_dtoa_r+0xb4e>
  4064ca:	f01a 0f01 	tst.w	sl, #1
  4064ce:	f43f aeba 	beq.w	406246 <_dtoa_r+0xb4e>
  4064d2:	e6b2      	b.n	40623a <_dtoa_r+0xb42>
  4064d4:	f04f 0800 	mov.w	r8, #0
  4064d8:	4646      	mov	r6, r8
  4064da:	e5e9      	b.n	4060b0 <_dtoa_r+0x9b8>
  4064dc:	4631      	mov	r1, r6
  4064de:	2300      	movs	r3, #0
  4064e0:	220a      	movs	r2, #10
  4064e2:	4620      	mov	r0, r4
  4064e4:	f000 fe0e 	bl	407104 <__multadd>
  4064e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4064ea:	2b00      	cmp	r3, #0
  4064ec:	4606      	mov	r6, r0
  4064ee:	dd0a      	ble.n	406506 <_dtoa_r+0xe0e>
  4064f0:	930a      	str	r3, [sp, #40]	; 0x28
  4064f2:	f7ff bbaa 	b.w	405c4a <_dtoa_r+0x552>
  4064f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4064f8:	2b02      	cmp	r3, #2
  4064fa:	dc23      	bgt.n	406544 <_dtoa_r+0xe4c>
  4064fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4064fe:	e43b      	b.n	405d78 <_dtoa_r+0x680>
  406500:	f04f 0a02 	mov.w	sl, #2
  406504:	e4ed      	b.n	405ee2 <_dtoa_r+0x7ea>
  406506:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406508:	2b02      	cmp	r3, #2
  40650a:	dc1b      	bgt.n	406544 <_dtoa_r+0xe4c>
  40650c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40650e:	e7ef      	b.n	4064f0 <_dtoa_r+0xdf8>
  406510:	2500      	movs	r5, #0
  406512:	6465      	str	r5, [r4, #68]	; 0x44
  406514:	4629      	mov	r1, r5
  406516:	4620      	mov	r0, r4
  406518:	f000 fdc4 	bl	4070a4 <_Balloc>
  40651c:	f04f 33ff 	mov.w	r3, #4294967295
  406520:	930a      	str	r3, [sp, #40]	; 0x28
  406522:	930f      	str	r3, [sp, #60]	; 0x3c
  406524:	2301      	movs	r3, #1
  406526:	9004      	str	r0, [sp, #16]
  406528:	9525      	str	r5, [sp, #148]	; 0x94
  40652a:	6420      	str	r0, [r4, #64]	; 0x40
  40652c:	930b      	str	r3, [sp, #44]	; 0x2c
  40652e:	f7ff b9dd 	b.w	4058ec <_dtoa_r+0x1f4>
  406532:	2501      	movs	r5, #1
  406534:	f7ff b9a5 	b.w	405882 <_dtoa_r+0x18a>
  406538:	f43f ab69 	beq.w	405c0e <_dtoa_r+0x516>
  40653c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406540:	f7ff bbf9 	b.w	405d36 <_dtoa_r+0x63e>
  406544:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406546:	930a      	str	r3, [sp, #40]	; 0x28
  406548:	e5e5      	b.n	406116 <_dtoa_r+0xa1e>
  40654a:	bf00      	nop

0040654c <__libc_fini_array>:
  40654c:	b538      	push	{r3, r4, r5, lr}
  40654e:	4c0a      	ldr	r4, [pc, #40]	; (406578 <__libc_fini_array+0x2c>)
  406550:	4d0a      	ldr	r5, [pc, #40]	; (40657c <__libc_fini_array+0x30>)
  406552:	1b64      	subs	r4, r4, r5
  406554:	10a4      	asrs	r4, r4, #2
  406556:	d00a      	beq.n	40656e <__libc_fini_array+0x22>
  406558:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40655c:	3b01      	subs	r3, #1
  40655e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406562:	3c01      	subs	r4, #1
  406564:	f855 3904 	ldr.w	r3, [r5], #-4
  406568:	4798      	blx	r3
  40656a:	2c00      	cmp	r4, #0
  40656c:	d1f9      	bne.n	406562 <__libc_fini_array+0x16>
  40656e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406572:	f003 b8fb 	b.w	40976c <_fini>
  406576:	bf00      	nop
  406578:	0040977c 	.word	0x0040977c
  40657c:	00409778 	.word	0x00409778

00406580 <_malloc_trim_r>:
  406580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406582:	4f24      	ldr	r7, [pc, #144]	; (406614 <_malloc_trim_r+0x94>)
  406584:	460c      	mov	r4, r1
  406586:	4606      	mov	r6, r0
  406588:	f000 fd88 	bl	40709c <__malloc_lock>
  40658c:	68bb      	ldr	r3, [r7, #8]
  40658e:	685d      	ldr	r5, [r3, #4]
  406590:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406594:	310f      	adds	r1, #15
  406596:	f025 0503 	bic.w	r5, r5, #3
  40659a:	4429      	add	r1, r5
  40659c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4065a0:	f021 010f 	bic.w	r1, r1, #15
  4065a4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4065a8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4065ac:	db07      	blt.n	4065be <_malloc_trim_r+0x3e>
  4065ae:	2100      	movs	r1, #0
  4065b0:	4630      	mov	r0, r6
  4065b2:	f001 fa17 	bl	4079e4 <_sbrk_r>
  4065b6:	68bb      	ldr	r3, [r7, #8]
  4065b8:	442b      	add	r3, r5
  4065ba:	4298      	cmp	r0, r3
  4065bc:	d004      	beq.n	4065c8 <_malloc_trim_r+0x48>
  4065be:	4630      	mov	r0, r6
  4065c0:	f000 fd6e 	bl	4070a0 <__malloc_unlock>
  4065c4:	2000      	movs	r0, #0
  4065c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4065c8:	4261      	negs	r1, r4
  4065ca:	4630      	mov	r0, r6
  4065cc:	f001 fa0a 	bl	4079e4 <_sbrk_r>
  4065d0:	3001      	adds	r0, #1
  4065d2:	d00d      	beq.n	4065f0 <_malloc_trim_r+0x70>
  4065d4:	4b10      	ldr	r3, [pc, #64]	; (406618 <_malloc_trim_r+0x98>)
  4065d6:	68ba      	ldr	r2, [r7, #8]
  4065d8:	6819      	ldr	r1, [r3, #0]
  4065da:	1b2d      	subs	r5, r5, r4
  4065dc:	f045 0501 	orr.w	r5, r5, #1
  4065e0:	4630      	mov	r0, r6
  4065e2:	1b09      	subs	r1, r1, r4
  4065e4:	6055      	str	r5, [r2, #4]
  4065e6:	6019      	str	r1, [r3, #0]
  4065e8:	f000 fd5a 	bl	4070a0 <__malloc_unlock>
  4065ec:	2001      	movs	r0, #1
  4065ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4065f0:	2100      	movs	r1, #0
  4065f2:	4630      	mov	r0, r6
  4065f4:	f001 f9f6 	bl	4079e4 <_sbrk_r>
  4065f8:	68ba      	ldr	r2, [r7, #8]
  4065fa:	1a83      	subs	r3, r0, r2
  4065fc:	2b0f      	cmp	r3, #15
  4065fe:	ddde      	ble.n	4065be <_malloc_trim_r+0x3e>
  406600:	4c06      	ldr	r4, [pc, #24]	; (40661c <_malloc_trim_r+0x9c>)
  406602:	4905      	ldr	r1, [pc, #20]	; (406618 <_malloc_trim_r+0x98>)
  406604:	6824      	ldr	r4, [r4, #0]
  406606:	f043 0301 	orr.w	r3, r3, #1
  40660a:	1b00      	subs	r0, r0, r4
  40660c:	6053      	str	r3, [r2, #4]
  40660e:	6008      	str	r0, [r1, #0]
  406610:	e7d5      	b.n	4065be <_malloc_trim_r+0x3e>
  406612:	bf00      	nop
  406614:	200005ac 	.word	0x200005ac
  406618:	20008970 	.word	0x20008970
  40661c:	200009b4 	.word	0x200009b4

00406620 <_free_r>:
  406620:	2900      	cmp	r1, #0
  406622:	d044      	beq.n	4066ae <_free_r+0x8e>
  406624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406628:	460d      	mov	r5, r1
  40662a:	4680      	mov	r8, r0
  40662c:	f000 fd36 	bl	40709c <__malloc_lock>
  406630:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406634:	4969      	ldr	r1, [pc, #420]	; (4067dc <_free_r+0x1bc>)
  406636:	f027 0301 	bic.w	r3, r7, #1
  40663a:	f1a5 0408 	sub.w	r4, r5, #8
  40663e:	18e2      	adds	r2, r4, r3
  406640:	688e      	ldr	r6, [r1, #8]
  406642:	6850      	ldr	r0, [r2, #4]
  406644:	42b2      	cmp	r2, r6
  406646:	f020 0003 	bic.w	r0, r0, #3
  40664a:	d05e      	beq.n	40670a <_free_r+0xea>
  40664c:	07fe      	lsls	r6, r7, #31
  40664e:	6050      	str	r0, [r2, #4]
  406650:	d40b      	bmi.n	40666a <_free_r+0x4a>
  406652:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406656:	1be4      	subs	r4, r4, r7
  406658:	f101 0e08 	add.w	lr, r1, #8
  40665c:	68a5      	ldr	r5, [r4, #8]
  40665e:	4575      	cmp	r5, lr
  406660:	443b      	add	r3, r7
  406662:	d06d      	beq.n	406740 <_free_r+0x120>
  406664:	68e7      	ldr	r7, [r4, #12]
  406666:	60ef      	str	r7, [r5, #12]
  406668:	60bd      	str	r5, [r7, #8]
  40666a:	1815      	adds	r5, r2, r0
  40666c:	686d      	ldr	r5, [r5, #4]
  40666e:	07ed      	lsls	r5, r5, #31
  406670:	d53e      	bpl.n	4066f0 <_free_r+0xd0>
  406672:	f043 0201 	orr.w	r2, r3, #1
  406676:	6062      	str	r2, [r4, #4]
  406678:	50e3      	str	r3, [r4, r3]
  40667a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40667e:	d217      	bcs.n	4066b0 <_free_r+0x90>
  406680:	08db      	lsrs	r3, r3, #3
  406682:	1c58      	adds	r0, r3, #1
  406684:	109a      	asrs	r2, r3, #2
  406686:	684d      	ldr	r5, [r1, #4]
  406688:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40668c:	60a7      	str	r7, [r4, #8]
  40668e:	2301      	movs	r3, #1
  406690:	4093      	lsls	r3, r2
  406692:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406696:	432b      	orrs	r3, r5
  406698:	3a08      	subs	r2, #8
  40669a:	60e2      	str	r2, [r4, #12]
  40669c:	604b      	str	r3, [r1, #4]
  40669e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4066a2:	60fc      	str	r4, [r7, #12]
  4066a4:	4640      	mov	r0, r8
  4066a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4066aa:	f000 bcf9 	b.w	4070a0 <__malloc_unlock>
  4066ae:	4770      	bx	lr
  4066b0:	0a5a      	lsrs	r2, r3, #9
  4066b2:	2a04      	cmp	r2, #4
  4066b4:	d852      	bhi.n	40675c <_free_r+0x13c>
  4066b6:	099a      	lsrs	r2, r3, #6
  4066b8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4066bc:	00ff      	lsls	r7, r7, #3
  4066be:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4066c2:	19c8      	adds	r0, r1, r7
  4066c4:	59ca      	ldr	r2, [r1, r7]
  4066c6:	3808      	subs	r0, #8
  4066c8:	4290      	cmp	r0, r2
  4066ca:	d04f      	beq.n	40676c <_free_r+0x14c>
  4066cc:	6851      	ldr	r1, [r2, #4]
  4066ce:	f021 0103 	bic.w	r1, r1, #3
  4066d2:	428b      	cmp	r3, r1
  4066d4:	d232      	bcs.n	40673c <_free_r+0x11c>
  4066d6:	6892      	ldr	r2, [r2, #8]
  4066d8:	4290      	cmp	r0, r2
  4066da:	d1f7      	bne.n	4066cc <_free_r+0xac>
  4066dc:	68c3      	ldr	r3, [r0, #12]
  4066de:	60a0      	str	r0, [r4, #8]
  4066e0:	60e3      	str	r3, [r4, #12]
  4066e2:	609c      	str	r4, [r3, #8]
  4066e4:	60c4      	str	r4, [r0, #12]
  4066e6:	4640      	mov	r0, r8
  4066e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4066ec:	f000 bcd8 	b.w	4070a0 <__malloc_unlock>
  4066f0:	6895      	ldr	r5, [r2, #8]
  4066f2:	4f3b      	ldr	r7, [pc, #236]	; (4067e0 <_free_r+0x1c0>)
  4066f4:	42bd      	cmp	r5, r7
  4066f6:	4403      	add	r3, r0
  4066f8:	d040      	beq.n	40677c <_free_r+0x15c>
  4066fa:	68d0      	ldr	r0, [r2, #12]
  4066fc:	60e8      	str	r0, [r5, #12]
  4066fe:	f043 0201 	orr.w	r2, r3, #1
  406702:	6085      	str	r5, [r0, #8]
  406704:	6062      	str	r2, [r4, #4]
  406706:	50e3      	str	r3, [r4, r3]
  406708:	e7b7      	b.n	40667a <_free_r+0x5a>
  40670a:	07ff      	lsls	r7, r7, #31
  40670c:	4403      	add	r3, r0
  40670e:	d407      	bmi.n	406720 <_free_r+0x100>
  406710:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406714:	1aa4      	subs	r4, r4, r2
  406716:	4413      	add	r3, r2
  406718:	68a0      	ldr	r0, [r4, #8]
  40671a:	68e2      	ldr	r2, [r4, #12]
  40671c:	60c2      	str	r2, [r0, #12]
  40671e:	6090      	str	r0, [r2, #8]
  406720:	4a30      	ldr	r2, [pc, #192]	; (4067e4 <_free_r+0x1c4>)
  406722:	6812      	ldr	r2, [r2, #0]
  406724:	f043 0001 	orr.w	r0, r3, #1
  406728:	4293      	cmp	r3, r2
  40672a:	6060      	str	r0, [r4, #4]
  40672c:	608c      	str	r4, [r1, #8]
  40672e:	d3b9      	bcc.n	4066a4 <_free_r+0x84>
  406730:	4b2d      	ldr	r3, [pc, #180]	; (4067e8 <_free_r+0x1c8>)
  406732:	4640      	mov	r0, r8
  406734:	6819      	ldr	r1, [r3, #0]
  406736:	f7ff ff23 	bl	406580 <_malloc_trim_r>
  40673a:	e7b3      	b.n	4066a4 <_free_r+0x84>
  40673c:	4610      	mov	r0, r2
  40673e:	e7cd      	b.n	4066dc <_free_r+0xbc>
  406740:	1811      	adds	r1, r2, r0
  406742:	6849      	ldr	r1, [r1, #4]
  406744:	07c9      	lsls	r1, r1, #31
  406746:	d444      	bmi.n	4067d2 <_free_r+0x1b2>
  406748:	6891      	ldr	r1, [r2, #8]
  40674a:	68d2      	ldr	r2, [r2, #12]
  40674c:	60ca      	str	r2, [r1, #12]
  40674e:	4403      	add	r3, r0
  406750:	f043 0001 	orr.w	r0, r3, #1
  406754:	6091      	str	r1, [r2, #8]
  406756:	6060      	str	r0, [r4, #4]
  406758:	50e3      	str	r3, [r4, r3]
  40675a:	e7a3      	b.n	4066a4 <_free_r+0x84>
  40675c:	2a14      	cmp	r2, #20
  40675e:	d816      	bhi.n	40678e <_free_r+0x16e>
  406760:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406764:	00ff      	lsls	r7, r7, #3
  406766:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40676a:	e7aa      	b.n	4066c2 <_free_r+0xa2>
  40676c:	10aa      	asrs	r2, r5, #2
  40676e:	2301      	movs	r3, #1
  406770:	684d      	ldr	r5, [r1, #4]
  406772:	4093      	lsls	r3, r2
  406774:	432b      	orrs	r3, r5
  406776:	604b      	str	r3, [r1, #4]
  406778:	4603      	mov	r3, r0
  40677a:	e7b0      	b.n	4066de <_free_r+0xbe>
  40677c:	f043 0201 	orr.w	r2, r3, #1
  406780:	614c      	str	r4, [r1, #20]
  406782:	610c      	str	r4, [r1, #16]
  406784:	60e5      	str	r5, [r4, #12]
  406786:	60a5      	str	r5, [r4, #8]
  406788:	6062      	str	r2, [r4, #4]
  40678a:	50e3      	str	r3, [r4, r3]
  40678c:	e78a      	b.n	4066a4 <_free_r+0x84>
  40678e:	2a54      	cmp	r2, #84	; 0x54
  406790:	d806      	bhi.n	4067a0 <_free_r+0x180>
  406792:	0b1a      	lsrs	r2, r3, #12
  406794:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406798:	00ff      	lsls	r7, r7, #3
  40679a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40679e:	e790      	b.n	4066c2 <_free_r+0xa2>
  4067a0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4067a4:	d806      	bhi.n	4067b4 <_free_r+0x194>
  4067a6:	0bda      	lsrs	r2, r3, #15
  4067a8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4067ac:	00ff      	lsls	r7, r7, #3
  4067ae:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4067b2:	e786      	b.n	4066c2 <_free_r+0xa2>
  4067b4:	f240 5054 	movw	r0, #1364	; 0x554
  4067b8:	4282      	cmp	r2, r0
  4067ba:	d806      	bhi.n	4067ca <_free_r+0x1aa>
  4067bc:	0c9a      	lsrs	r2, r3, #18
  4067be:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4067c2:	00ff      	lsls	r7, r7, #3
  4067c4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4067c8:	e77b      	b.n	4066c2 <_free_r+0xa2>
  4067ca:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4067ce:	257e      	movs	r5, #126	; 0x7e
  4067d0:	e777      	b.n	4066c2 <_free_r+0xa2>
  4067d2:	f043 0101 	orr.w	r1, r3, #1
  4067d6:	6061      	str	r1, [r4, #4]
  4067d8:	6013      	str	r3, [r2, #0]
  4067da:	e763      	b.n	4066a4 <_free_r+0x84>
  4067dc:	200005ac 	.word	0x200005ac
  4067e0:	200005b4 	.word	0x200005b4
  4067e4:	200009b8 	.word	0x200009b8
  4067e8:	200089a0 	.word	0x200089a0

004067ec <_localeconv_r>:
  4067ec:	4a04      	ldr	r2, [pc, #16]	; (406800 <_localeconv_r+0x14>)
  4067ee:	4b05      	ldr	r3, [pc, #20]	; (406804 <_localeconv_r+0x18>)
  4067f0:	6812      	ldr	r2, [r2, #0]
  4067f2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4067f4:	2800      	cmp	r0, #0
  4067f6:	bf08      	it	eq
  4067f8:	4618      	moveq	r0, r3
  4067fa:	30f0      	adds	r0, #240	; 0xf0
  4067fc:	4770      	bx	lr
  4067fe:	bf00      	nop
  406800:	20000010 	.word	0x20000010
  406804:	20000440 	.word	0x20000440

00406808 <_malloc_r>:
  406808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40680c:	f101 060b 	add.w	r6, r1, #11
  406810:	2e16      	cmp	r6, #22
  406812:	b083      	sub	sp, #12
  406814:	4605      	mov	r5, r0
  406816:	f240 809e 	bls.w	406956 <_malloc_r+0x14e>
  40681a:	f036 0607 	bics.w	r6, r6, #7
  40681e:	f100 80bd 	bmi.w	40699c <_malloc_r+0x194>
  406822:	42b1      	cmp	r1, r6
  406824:	f200 80ba 	bhi.w	40699c <_malloc_r+0x194>
  406828:	f000 fc38 	bl	40709c <__malloc_lock>
  40682c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406830:	f0c0 8293 	bcc.w	406d5a <_malloc_r+0x552>
  406834:	0a73      	lsrs	r3, r6, #9
  406836:	f000 80b8 	beq.w	4069aa <_malloc_r+0x1a2>
  40683a:	2b04      	cmp	r3, #4
  40683c:	f200 8179 	bhi.w	406b32 <_malloc_r+0x32a>
  406840:	09b3      	lsrs	r3, r6, #6
  406842:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406846:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40684a:	00c3      	lsls	r3, r0, #3
  40684c:	4fbf      	ldr	r7, [pc, #764]	; (406b4c <_malloc_r+0x344>)
  40684e:	443b      	add	r3, r7
  406850:	f1a3 0108 	sub.w	r1, r3, #8
  406854:	685c      	ldr	r4, [r3, #4]
  406856:	42a1      	cmp	r1, r4
  406858:	d106      	bne.n	406868 <_malloc_r+0x60>
  40685a:	e00c      	b.n	406876 <_malloc_r+0x6e>
  40685c:	2a00      	cmp	r2, #0
  40685e:	f280 80aa 	bge.w	4069b6 <_malloc_r+0x1ae>
  406862:	68e4      	ldr	r4, [r4, #12]
  406864:	42a1      	cmp	r1, r4
  406866:	d006      	beq.n	406876 <_malloc_r+0x6e>
  406868:	6863      	ldr	r3, [r4, #4]
  40686a:	f023 0303 	bic.w	r3, r3, #3
  40686e:	1b9a      	subs	r2, r3, r6
  406870:	2a0f      	cmp	r2, #15
  406872:	ddf3      	ble.n	40685c <_malloc_r+0x54>
  406874:	4670      	mov	r0, lr
  406876:	693c      	ldr	r4, [r7, #16]
  406878:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406b60 <_malloc_r+0x358>
  40687c:	4574      	cmp	r4, lr
  40687e:	f000 81ab 	beq.w	406bd8 <_malloc_r+0x3d0>
  406882:	6863      	ldr	r3, [r4, #4]
  406884:	f023 0303 	bic.w	r3, r3, #3
  406888:	1b9a      	subs	r2, r3, r6
  40688a:	2a0f      	cmp	r2, #15
  40688c:	f300 8190 	bgt.w	406bb0 <_malloc_r+0x3a8>
  406890:	2a00      	cmp	r2, #0
  406892:	f8c7 e014 	str.w	lr, [r7, #20]
  406896:	f8c7 e010 	str.w	lr, [r7, #16]
  40689a:	f280 809d 	bge.w	4069d8 <_malloc_r+0x1d0>
  40689e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4068a2:	f080 8161 	bcs.w	406b68 <_malloc_r+0x360>
  4068a6:	08db      	lsrs	r3, r3, #3
  4068a8:	f103 0c01 	add.w	ip, r3, #1
  4068ac:	1099      	asrs	r1, r3, #2
  4068ae:	687a      	ldr	r2, [r7, #4]
  4068b0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4068b4:	f8c4 8008 	str.w	r8, [r4, #8]
  4068b8:	2301      	movs	r3, #1
  4068ba:	408b      	lsls	r3, r1
  4068bc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4068c0:	4313      	orrs	r3, r2
  4068c2:	3908      	subs	r1, #8
  4068c4:	60e1      	str	r1, [r4, #12]
  4068c6:	607b      	str	r3, [r7, #4]
  4068c8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4068cc:	f8c8 400c 	str.w	r4, [r8, #12]
  4068d0:	1082      	asrs	r2, r0, #2
  4068d2:	2401      	movs	r4, #1
  4068d4:	4094      	lsls	r4, r2
  4068d6:	429c      	cmp	r4, r3
  4068d8:	f200 808b 	bhi.w	4069f2 <_malloc_r+0x1ea>
  4068dc:	421c      	tst	r4, r3
  4068de:	d106      	bne.n	4068ee <_malloc_r+0xe6>
  4068e0:	f020 0003 	bic.w	r0, r0, #3
  4068e4:	0064      	lsls	r4, r4, #1
  4068e6:	421c      	tst	r4, r3
  4068e8:	f100 0004 	add.w	r0, r0, #4
  4068ec:	d0fa      	beq.n	4068e4 <_malloc_r+0xdc>
  4068ee:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4068f2:	46cc      	mov	ip, r9
  4068f4:	4680      	mov	r8, r0
  4068f6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4068fa:	459c      	cmp	ip, r3
  4068fc:	d107      	bne.n	40690e <_malloc_r+0x106>
  4068fe:	e16d      	b.n	406bdc <_malloc_r+0x3d4>
  406900:	2a00      	cmp	r2, #0
  406902:	f280 817b 	bge.w	406bfc <_malloc_r+0x3f4>
  406906:	68db      	ldr	r3, [r3, #12]
  406908:	459c      	cmp	ip, r3
  40690a:	f000 8167 	beq.w	406bdc <_malloc_r+0x3d4>
  40690e:	6859      	ldr	r1, [r3, #4]
  406910:	f021 0103 	bic.w	r1, r1, #3
  406914:	1b8a      	subs	r2, r1, r6
  406916:	2a0f      	cmp	r2, #15
  406918:	ddf2      	ble.n	406900 <_malloc_r+0xf8>
  40691a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40691e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406922:	9300      	str	r3, [sp, #0]
  406924:	199c      	adds	r4, r3, r6
  406926:	4628      	mov	r0, r5
  406928:	f046 0601 	orr.w	r6, r6, #1
  40692c:	f042 0501 	orr.w	r5, r2, #1
  406930:	605e      	str	r6, [r3, #4]
  406932:	f8c8 c00c 	str.w	ip, [r8, #12]
  406936:	f8cc 8008 	str.w	r8, [ip, #8]
  40693a:	617c      	str	r4, [r7, #20]
  40693c:	613c      	str	r4, [r7, #16]
  40693e:	f8c4 e00c 	str.w	lr, [r4, #12]
  406942:	f8c4 e008 	str.w	lr, [r4, #8]
  406946:	6065      	str	r5, [r4, #4]
  406948:	505a      	str	r2, [r3, r1]
  40694a:	f000 fba9 	bl	4070a0 <__malloc_unlock>
  40694e:	9b00      	ldr	r3, [sp, #0]
  406950:	f103 0408 	add.w	r4, r3, #8
  406954:	e01e      	b.n	406994 <_malloc_r+0x18c>
  406956:	2910      	cmp	r1, #16
  406958:	d820      	bhi.n	40699c <_malloc_r+0x194>
  40695a:	f000 fb9f 	bl	40709c <__malloc_lock>
  40695e:	2610      	movs	r6, #16
  406960:	2318      	movs	r3, #24
  406962:	2002      	movs	r0, #2
  406964:	4f79      	ldr	r7, [pc, #484]	; (406b4c <_malloc_r+0x344>)
  406966:	443b      	add	r3, r7
  406968:	f1a3 0208 	sub.w	r2, r3, #8
  40696c:	685c      	ldr	r4, [r3, #4]
  40696e:	4294      	cmp	r4, r2
  406970:	f000 813d 	beq.w	406bee <_malloc_r+0x3e6>
  406974:	6863      	ldr	r3, [r4, #4]
  406976:	68e1      	ldr	r1, [r4, #12]
  406978:	68a6      	ldr	r6, [r4, #8]
  40697a:	f023 0303 	bic.w	r3, r3, #3
  40697e:	4423      	add	r3, r4
  406980:	4628      	mov	r0, r5
  406982:	685a      	ldr	r2, [r3, #4]
  406984:	60f1      	str	r1, [r6, #12]
  406986:	f042 0201 	orr.w	r2, r2, #1
  40698a:	608e      	str	r6, [r1, #8]
  40698c:	605a      	str	r2, [r3, #4]
  40698e:	f000 fb87 	bl	4070a0 <__malloc_unlock>
  406992:	3408      	adds	r4, #8
  406994:	4620      	mov	r0, r4
  406996:	b003      	add	sp, #12
  406998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40699c:	2400      	movs	r4, #0
  40699e:	230c      	movs	r3, #12
  4069a0:	4620      	mov	r0, r4
  4069a2:	602b      	str	r3, [r5, #0]
  4069a4:	b003      	add	sp, #12
  4069a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069aa:	2040      	movs	r0, #64	; 0x40
  4069ac:	f44f 7300 	mov.w	r3, #512	; 0x200
  4069b0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4069b4:	e74a      	b.n	40684c <_malloc_r+0x44>
  4069b6:	4423      	add	r3, r4
  4069b8:	68e1      	ldr	r1, [r4, #12]
  4069ba:	685a      	ldr	r2, [r3, #4]
  4069bc:	68a6      	ldr	r6, [r4, #8]
  4069be:	f042 0201 	orr.w	r2, r2, #1
  4069c2:	60f1      	str	r1, [r6, #12]
  4069c4:	4628      	mov	r0, r5
  4069c6:	608e      	str	r6, [r1, #8]
  4069c8:	605a      	str	r2, [r3, #4]
  4069ca:	f000 fb69 	bl	4070a0 <__malloc_unlock>
  4069ce:	3408      	adds	r4, #8
  4069d0:	4620      	mov	r0, r4
  4069d2:	b003      	add	sp, #12
  4069d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069d8:	4423      	add	r3, r4
  4069da:	4628      	mov	r0, r5
  4069dc:	685a      	ldr	r2, [r3, #4]
  4069de:	f042 0201 	orr.w	r2, r2, #1
  4069e2:	605a      	str	r2, [r3, #4]
  4069e4:	f000 fb5c 	bl	4070a0 <__malloc_unlock>
  4069e8:	3408      	adds	r4, #8
  4069ea:	4620      	mov	r0, r4
  4069ec:	b003      	add	sp, #12
  4069ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069f2:	68bc      	ldr	r4, [r7, #8]
  4069f4:	6863      	ldr	r3, [r4, #4]
  4069f6:	f023 0803 	bic.w	r8, r3, #3
  4069fa:	45b0      	cmp	r8, r6
  4069fc:	d304      	bcc.n	406a08 <_malloc_r+0x200>
  4069fe:	eba8 0306 	sub.w	r3, r8, r6
  406a02:	2b0f      	cmp	r3, #15
  406a04:	f300 8085 	bgt.w	406b12 <_malloc_r+0x30a>
  406a08:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406b64 <_malloc_r+0x35c>
  406a0c:	4b50      	ldr	r3, [pc, #320]	; (406b50 <_malloc_r+0x348>)
  406a0e:	f8d9 2000 	ldr.w	r2, [r9]
  406a12:	681b      	ldr	r3, [r3, #0]
  406a14:	3201      	adds	r2, #1
  406a16:	4433      	add	r3, r6
  406a18:	eb04 0a08 	add.w	sl, r4, r8
  406a1c:	f000 8155 	beq.w	406cca <_malloc_r+0x4c2>
  406a20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406a24:	330f      	adds	r3, #15
  406a26:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406a2a:	f02b 0b0f 	bic.w	fp, fp, #15
  406a2e:	4659      	mov	r1, fp
  406a30:	4628      	mov	r0, r5
  406a32:	f000 ffd7 	bl	4079e4 <_sbrk_r>
  406a36:	1c41      	adds	r1, r0, #1
  406a38:	4602      	mov	r2, r0
  406a3a:	f000 80fc 	beq.w	406c36 <_malloc_r+0x42e>
  406a3e:	4582      	cmp	sl, r0
  406a40:	f200 80f7 	bhi.w	406c32 <_malloc_r+0x42a>
  406a44:	4b43      	ldr	r3, [pc, #268]	; (406b54 <_malloc_r+0x34c>)
  406a46:	6819      	ldr	r1, [r3, #0]
  406a48:	4459      	add	r1, fp
  406a4a:	6019      	str	r1, [r3, #0]
  406a4c:	f000 814d 	beq.w	406cea <_malloc_r+0x4e2>
  406a50:	f8d9 0000 	ldr.w	r0, [r9]
  406a54:	3001      	adds	r0, #1
  406a56:	bf1b      	ittet	ne
  406a58:	eba2 0a0a 	subne.w	sl, r2, sl
  406a5c:	4451      	addne	r1, sl
  406a5e:	f8c9 2000 	streq.w	r2, [r9]
  406a62:	6019      	strne	r1, [r3, #0]
  406a64:	f012 0107 	ands.w	r1, r2, #7
  406a68:	f000 8115 	beq.w	406c96 <_malloc_r+0x48e>
  406a6c:	f1c1 0008 	rsb	r0, r1, #8
  406a70:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406a74:	4402      	add	r2, r0
  406a76:	3108      	adds	r1, #8
  406a78:	eb02 090b 	add.w	r9, r2, fp
  406a7c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406a80:	eba1 0909 	sub.w	r9, r1, r9
  406a84:	4649      	mov	r1, r9
  406a86:	4628      	mov	r0, r5
  406a88:	9301      	str	r3, [sp, #4]
  406a8a:	9200      	str	r2, [sp, #0]
  406a8c:	f000 ffaa 	bl	4079e4 <_sbrk_r>
  406a90:	1c43      	adds	r3, r0, #1
  406a92:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406a96:	f000 8143 	beq.w	406d20 <_malloc_r+0x518>
  406a9a:	1a80      	subs	r0, r0, r2
  406a9c:	4448      	add	r0, r9
  406a9e:	f040 0001 	orr.w	r0, r0, #1
  406aa2:	6819      	ldr	r1, [r3, #0]
  406aa4:	60ba      	str	r2, [r7, #8]
  406aa6:	4449      	add	r1, r9
  406aa8:	42bc      	cmp	r4, r7
  406aaa:	6050      	str	r0, [r2, #4]
  406aac:	6019      	str	r1, [r3, #0]
  406aae:	d017      	beq.n	406ae0 <_malloc_r+0x2d8>
  406ab0:	f1b8 0f0f 	cmp.w	r8, #15
  406ab4:	f240 80fb 	bls.w	406cae <_malloc_r+0x4a6>
  406ab8:	6860      	ldr	r0, [r4, #4]
  406aba:	f1a8 020c 	sub.w	r2, r8, #12
  406abe:	f022 0207 	bic.w	r2, r2, #7
  406ac2:	eb04 0e02 	add.w	lr, r4, r2
  406ac6:	f000 0001 	and.w	r0, r0, #1
  406aca:	f04f 0c05 	mov.w	ip, #5
  406ace:	4310      	orrs	r0, r2
  406ad0:	2a0f      	cmp	r2, #15
  406ad2:	6060      	str	r0, [r4, #4]
  406ad4:	f8ce c004 	str.w	ip, [lr, #4]
  406ad8:	f8ce c008 	str.w	ip, [lr, #8]
  406adc:	f200 8117 	bhi.w	406d0e <_malloc_r+0x506>
  406ae0:	4b1d      	ldr	r3, [pc, #116]	; (406b58 <_malloc_r+0x350>)
  406ae2:	68bc      	ldr	r4, [r7, #8]
  406ae4:	681a      	ldr	r2, [r3, #0]
  406ae6:	4291      	cmp	r1, r2
  406ae8:	bf88      	it	hi
  406aea:	6019      	strhi	r1, [r3, #0]
  406aec:	4b1b      	ldr	r3, [pc, #108]	; (406b5c <_malloc_r+0x354>)
  406aee:	681a      	ldr	r2, [r3, #0]
  406af0:	4291      	cmp	r1, r2
  406af2:	6862      	ldr	r2, [r4, #4]
  406af4:	bf88      	it	hi
  406af6:	6019      	strhi	r1, [r3, #0]
  406af8:	f022 0203 	bic.w	r2, r2, #3
  406afc:	4296      	cmp	r6, r2
  406afe:	eba2 0306 	sub.w	r3, r2, r6
  406b02:	d801      	bhi.n	406b08 <_malloc_r+0x300>
  406b04:	2b0f      	cmp	r3, #15
  406b06:	dc04      	bgt.n	406b12 <_malloc_r+0x30a>
  406b08:	4628      	mov	r0, r5
  406b0a:	f000 fac9 	bl	4070a0 <__malloc_unlock>
  406b0e:	2400      	movs	r4, #0
  406b10:	e740      	b.n	406994 <_malloc_r+0x18c>
  406b12:	19a2      	adds	r2, r4, r6
  406b14:	f043 0301 	orr.w	r3, r3, #1
  406b18:	f046 0601 	orr.w	r6, r6, #1
  406b1c:	6066      	str	r6, [r4, #4]
  406b1e:	4628      	mov	r0, r5
  406b20:	60ba      	str	r2, [r7, #8]
  406b22:	6053      	str	r3, [r2, #4]
  406b24:	f000 fabc 	bl	4070a0 <__malloc_unlock>
  406b28:	3408      	adds	r4, #8
  406b2a:	4620      	mov	r0, r4
  406b2c:	b003      	add	sp, #12
  406b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b32:	2b14      	cmp	r3, #20
  406b34:	d971      	bls.n	406c1a <_malloc_r+0x412>
  406b36:	2b54      	cmp	r3, #84	; 0x54
  406b38:	f200 80a3 	bhi.w	406c82 <_malloc_r+0x47a>
  406b3c:	0b33      	lsrs	r3, r6, #12
  406b3e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406b42:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  406b46:	00c3      	lsls	r3, r0, #3
  406b48:	e680      	b.n	40684c <_malloc_r+0x44>
  406b4a:	bf00      	nop
  406b4c:	200005ac 	.word	0x200005ac
  406b50:	200089a0 	.word	0x200089a0
  406b54:	20008970 	.word	0x20008970
  406b58:	20008998 	.word	0x20008998
  406b5c:	2000899c 	.word	0x2000899c
  406b60:	200005b4 	.word	0x200005b4
  406b64:	200009b4 	.word	0x200009b4
  406b68:	0a5a      	lsrs	r2, r3, #9
  406b6a:	2a04      	cmp	r2, #4
  406b6c:	d95b      	bls.n	406c26 <_malloc_r+0x41e>
  406b6e:	2a14      	cmp	r2, #20
  406b70:	f200 80ae 	bhi.w	406cd0 <_malloc_r+0x4c8>
  406b74:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406b78:	00c9      	lsls	r1, r1, #3
  406b7a:	325b      	adds	r2, #91	; 0x5b
  406b7c:	eb07 0c01 	add.w	ip, r7, r1
  406b80:	5879      	ldr	r1, [r7, r1]
  406b82:	f1ac 0c08 	sub.w	ip, ip, #8
  406b86:	458c      	cmp	ip, r1
  406b88:	f000 8088 	beq.w	406c9c <_malloc_r+0x494>
  406b8c:	684a      	ldr	r2, [r1, #4]
  406b8e:	f022 0203 	bic.w	r2, r2, #3
  406b92:	4293      	cmp	r3, r2
  406b94:	d273      	bcs.n	406c7e <_malloc_r+0x476>
  406b96:	6889      	ldr	r1, [r1, #8]
  406b98:	458c      	cmp	ip, r1
  406b9a:	d1f7      	bne.n	406b8c <_malloc_r+0x384>
  406b9c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406ba0:	687b      	ldr	r3, [r7, #4]
  406ba2:	60e2      	str	r2, [r4, #12]
  406ba4:	f8c4 c008 	str.w	ip, [r4, #8]
  406ba8:	6094      	str	r4, [r2, #8]
  406baa:	f8cc 400c 	str.w	r4, [ip, #12]
  406bae:	e68f      	b.n	4068d0 <_malloc_r+0xc8>
  406bb0:	19a1      	adds	r1, r4, r6
  406bb2:	f046 0c01 	orr.w	ip, r6, #1
  406bb6:	f042 0601 	orr.w	r6, r2, #1
  406bba:	f8c4 c004 	str.w	ip, [r4, #4]
  406bbe:	4628      	mov	r0, r5
  406bc0:	6179      	str	r1, [r7, #20]
  406bc2:	6139      	str	r1, [r7, #16]
  406bc4:	f8c1 e00c 	str.w	lr, [r1, #12]
  406bc8:	f8c1 e008 	str.w	lr, [r1, #8]
  406bcc:	604e      	str	r6, [r1, #4]
  406bce:	50e2      	str	r2, [r4, r3]
  406bd0:	f000 fa66 	bl	4070a0 <__malloc_unlock>
  406bd4:	3408      	adds	r4, #8
  406bd6:	e6dd      	b.n	406994 <_malloc_r+0x18c>
  406bd8:	687b      	ldr	r3, [r7, #4]
  406bda:	e679      	b.n	4068d0 <_malloc_r+0xc8>
  406bdc:	f108 0801 	add.w	r8, r8, #1
  406be0:	f018 0f03 	tst.w	r8, #3
  406be4:	f10c 0c08 	add.w	ip, ip, #8
  406be8:	f47f ae85 	bne.w	4068f6 <_malloc_r+0xee>
  406bec:	e02d      	b.n	406c4a <_malloc_r+0x442>
  406bee:	68dc      	ldr	r4, [r3, #12]
  406bf0:	42a3      	cmp	r3, r4
  406bf2:	bf08      	it	eq
  406bf4:	3002      	addeq	r0, #2
  406bf6:	f43f ae3e 	beq.w	406876 <_malloc_r+0x6e>
  406bfa:	e6bb      	b.n	406974 <_malloc_r+0x16c>
  406bfc:	4419      	add	r1, r3
  406bfe:	461c      	mov	r4, r3
  406c00:	684a      	ldr	r2, [r1, #4]
  406c02:	68db      	ldr	r3, [r3, #12]
  406c04:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406c08:	f042 0201 	orr.w	r2, r2, #1
  406c0c:	604a      	str	r2, [r1, #4]
  406c0e:	4628      	mov	r0, r5
  406c10:	60f3      	str	r3, [r6, #12]
  406c12:	609e      	str	r6, [r3, #8]
  406c14:	f000 fa44 	bl	4070a0 <__malloc_unlock>
  406c18:	e6bc      	b.n	406994 <_malloc_r+0x18c>
  406c1a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406c1e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406c22:	00c3      	lsls	r3, r0, #3
  406c24:	e612      	b.n	40684c <_malloc_r+0x44>
  406c26:	099a      	lsrs	r2, r3, #6
  406c28:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406c2c:	00c9      	lsls	r1, r1, #3
  406c2e:	3238      	adds	r2, #56	; 0x38
  406c30:	e7a4      	b.n	406b7c <_malloc_r+0x374>
  406c32:	42bc      	cmp	r4, r7
  406c34:	d054      	beq.n	406ce0 <_malloc_r+0x4d8>
  406c36:	68bc      	ldr	r4, [r7, #8]
  406c38:	6862      	ldr	r2, [r4, #4]
  406c3a:	f022 0203 	bic.w	r2, r2, #3
  406c3e:	e75d      	b.n	406afc <_malloc_r+0x2f4>
  406c40:	f859 3908 	ldr.w	r3, [r9], #-8
  406c44:	4599      	cmp	r9, r3
  406c46:	f040 8086 	bne.w	406d56 <_malloc_r+0x54e>
  406c4a:	f010 0f03 	tst.w	r0, #3
  406c4e:	f100 30ff 	add.w	r0, r0, #4294967295
  406c52:	d1f5      	bne.n	406c40 <_malloc_r+0x438>
  406c54:	687b      	ldr	r3, [r7, #4]
  406c56:	ea23 0304 	bic.w	r3, r3, r4
  406c5a:	607b      	str	r3, [r7, #4]
  406c5c:	0064      	lsls	r4, r4, #1
  406c5e:	429c      	cmp	r4, r3
  406c60:	f63f aec7 	bhi.w	4069f2 <_malloc_r+0x1ea>
  406c64:	2c00      	cmp	r4, #0
  406c66:	f43f aec4 	beq.w	4069f2 <_malloc_r+0x1ea>
  406c6a:	421c      	tst	r4, r3
  406c6c:	4640      	mov	r0, r8
  406c6e:	f47f ae3e 	bne.w	4068ee <_malloc_r+0xe6>
  406c72:	0064      	lsls	r4, r4, #1
  406c74:	421c      	tst	r4, r3
  406c76:	f100 0004 	add.w	r0, r0, #4
  406c7a:	d0fa      	beq.n	406c72 <_malloc_r+0x46a>
  406c7c:	e637      	b.n	4068ee <_malloc_r+0xe6>
  406c7e:	468c      	mov	ip, r1
  406c80:	e78c      	b.n	406b9c <_malloc_r+0x394>
  406c82:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406c86:	d815      	bhi.n	406cb4 <_malloc_r+0x4ac>
  406c88:	0bf3      	lsrs	r3, r6, #15
  406c8a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406c8e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406c92:	00c3      	lsls	r3, r0, #3
  406c94:	e5da      	b.n	40684c <_malloc_r+0x44>
  406c96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406c9a:	e6ed      	b.n	406a78 <_malloc_r+0x270>
  406c9c:	687b      	ldr	r3, [r7, #4]
  406c9e:	1092      	asrs	r2, r2, #2
  406ca0:	2101      	movs	r1, #1
  406ca2:	fa01 f202 	lsl.w	r2, r1, r2
  406ca6:	4313      	orrs	r3, r2
  406ca8:	607b      	str	r3, [r7, #4]
  406caa:	4662      	mov	r2, ip
  406cac:	e779      	b.n	406ba2 <_malloc_r+0x39a>
  406cae:	2301      	movs	r3, #1
  406cb0:	6053      	str	r3, [r2, #4]
  406cb2:	e729      	b.n	406b08 <_malloc_r+0x300>
  406cb4:	f240 5254 	movw	r2, #1364	; 0x554
  406cb8:	4293      	cmp	r3, r2
  406cba:	d822      	bhi.n	406d02 <_malloc_r+0x4fa>
  406cbc:	0cb3      	lsrs	r3, r6, #18
  406cbe:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406cc2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406cc6:	00c3      	lsls	r3, r0, #3
  406cc8:	e5c0      	b.n	40684c <_malloc_r+0x44>
  406cca:	f103 0b10 	add.w	fp, r3, #16
  406cce:	e6ae      	b.n	406a2e <_malloc_r+0x226>
  406cd0:	2a54      	cmp	r2, #84	; 0x54
  406cd2:	d829      	bhi.n	406d28 <_malloc_r+0x520>
  406cd4:	0b1a      	lsrs	r2, r3, #12
  406cd6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406cda:	00c9      	lsls	r1, r1, #3
  406cdc:	326e      	adds	r2, #110	; 0x6e
  406cde:	e74d      	b.n	406b7c <_malloc_r+0x374>
  406ce0:	4b20      	ldr	r3, [pc, #128]	; (406d64 <_malloc_r+0x55c>)
  406ce2:	6819      	ldr	r1, [r3, #0]
  406ce4:	4459      	add	r1, fp
  406ce6:	6019      	str	r1, [r3, #0]
  406ce8:	e6b2      	b.n	406a50 <_malloc_r+0x248>
  406cea:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406cee:	2800      	cmp	r0, #0
  406cf0:	f47f aeae 	bne.w	406a50 <_malloc_r+0x248>
  406cf4:	eb08 030b 	add.w	r3, r8, fp
  406cf8:	68ba      	ldr	r2, [r7, #8]
  406cfa:	f043 0301 	orr.w	r3, r3, #1
  406cfe:	6053      	str	r3, [r2, #4]
  406d00:	e6ee      	b.n	406ae0 <_malloc_r+0x2d8>
  406d02:	207f      	movs	r0, #127	; 0x7f
  406d04:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406d08:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406d0c:	e59e      	b.n	40684c <_malloc_r+0x44>
  406d0e:	f104 0108 	add.w	r1, r4, #8
  406d12:	4628      	mov	r0, r5
  406d14:	9300      	str	r3, [sp, #0]
  406d16:	f7ff fc83 	bl	406620 <_free_r>
  406d1a:	9b00      	ldr	r3, [sp, #0]
  406d1c:	6819      	ldr	r1, [r3, #0]
  406d1e:	e6df      	b.n	406ae0 <_malloc_r+0x2d8>
  406d20:	2001      	movs	r0, #1
  406d22:	f04f 0900 	mov.w	r9, #0
  406d26:	e6bc      	b.n	406aa2 <_malloc_r+0x29a>
  406d28:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406d2c:	d805      	bhi.n	406d3a <_malloc_r+0x532>
  406d2e:	0bda      	lsrs	r2, r3, #15
  406d30:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406d34:	00c9      	lsls	r1, r1, #3
  406d36:	3277      	adds	r2, #119	; 0x77
  406d38:	e720      	b.n	406b7c <_malloc_r+0x374>
  406d3a:	f240 5154 	movw	r1, #1364	; 0x554
  406d3e:	428a      	cmp	r2, r1
  406d40:	d805      	bhi.n	406d4e <_malloc_r+0x546>
  406d42:	0c9a      	lsrs	r2, r3, #18
  406d44:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406d48:	00c9      	lsls	r1, r1, #3
  406d4a:	327c      	adds	r2, #124	; 0x7c
  406d4c:	e716      	b.n	406b7c <_malloc_r+0x374>
  406d4e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406d52:	227e      	movs	r2, #126	; 0x7e
  406d54:	e712      	b.n	406b7c <_malloc_r+0x374>
  406d56:	687b      	ldr	r3, [r7, #4]
  406d58:	e780      	b.n	406c5c <_malloc_r+0x454>
  406d5a:	08f0      	lsrs	r0, r6, #3
  406d5c:	f106 0308 	add.w	r3, r6, #8
  406d60:	e600      	b.n	406964 <_malloc_r+0x15c>
  406d62:	bf00      	nop
  406d64:	20008970 	.word	0x20008970

00406d68 <__ascii_mbtowc>:
  406d68:	b082      	sub	sp, #8
  406d6a:	b149      	cbz	r1, 406d80 <__ascii_mbtowc+0x18>
  406d6c:	b15a      	cbz	r2, 406d86 <__ascii_mbtowc+0x1e>
  406d6e:	b16b      	cbz	r3, 406d8c <__ascii_mbtowc+0x24>
  406d70:	7813      	ldrb	r3, [r2, #0]
  406d72:	600b      	str	r3, [r1, #0]
  406d74:	7812      	ldrb	r2, [r2, #0]
  406d76:	1c10      	adds	r0, r2, #0
  406d78:	bf18      	it	ne
  406d7a:	2001      	movne	r0, #1
  406d7c:	b002      	add	sp, #8
  406d7e:	4770      	bx	lr
  406d80:	a901      	add	r1, sp, #4
  406d82:	2a00      	cmp	r2, #0
  406d84:	d1f3      	bne.n	406d6e <__ascii_mbtowc+0x6>
  406d86:	4610      	mov	r0, r2
  406d88:	b002      	add	sp, #8
  406d8a:	4770      	bx	lr
  406d8c:	f06f 0001 	mvn.w	r0, #1
  406d90:	e7f4      	b.n	406d7c <__ascii_mbtowc+0x14>
  406d92:	bf00      	nop
	...

00406da0 <memchr>:
  406da0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406da4:	2a10      	cmp	r2, #16
  406da6:	db2b      	blt.n	406e00 <memchr+0x60>
  406da8:	f010 0f07 	tst.w	r0, #7
  406dac:	d008      	beq.n	406dc0 <memchr+0x20>
  406dae:	f810 3b01 	ldrb.w	r3, [r0], #1
  406db2:	3a01      	subs	r2, #1
  406db4:	428b      	cmp	r3, r1
  406db6:	d02d      	beq.n	406e14 <memchr+0x74>
  406db8:	f010 0f07 	tst.w	r0, #7
  406dbc:	b342      	cbz	r2, 406e10 <memchr+0x70>
  406dbe:	d1f6      	bne.n	406dae <memchr+0xe>
  406dc0:	b4f0      	push	{r4, r5, r6, r7}
  406dc2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406dc6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406dca:	f022 0407 	bic.w	r4, r2, #7
  406dce:	f07f 0700 	mvns.w	r7, #0
  406dd2:	2300      	movs	r3, #0
  406dd4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406dd8:	3c08      	subs	r4, #8
  406dda:	ea85 0501 	eor.w	r5, r5, r1
  406dde:	ea86 0601 	eor.w	r6, r6, r1
  406de2:	fa85 f547 	uadd8	r5, r5, r7
  406de6:	faa3 f587 	sel	r5, r3, r7
  406dea:	fa86 f647 	uadd8	r6, r6, r7
  406dee:	faa5 f687 	sel	r6, r5, r7
  406df2:	b98e      	cbnz	r6, 406e18 <memchr+0x78>
  406df4:	d1ee      	bne.n	406dd4 <memchr+0x34>
  406df6:	bcf0      	pop	{r4, r5, r6, r7}
  406df8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406dfc:	f002 0207 	and.w	r2, r2, #7
  406e00:	b132      	cbz	r2, 406e10 <memchr+0x70>
  406e02:	f810 3b01 	ldrb.w	r3, [r0], #1
  406e06:	3a01      	subs	r2, #1
  406e08:	ea83 0301 	eor.w	r3, r3, r1
  406e0c:	b113      	cbz	r3, 406e14 <memchr+0x74>
  406e0e:	d1f8      	bne.n	406e02 <memchr+0x62>
  406e10:	2000      	movs	r0, #0
  406e12:	4770      	bx	lr
  406e14:	3801      	subs	r0, #1
  406e16:	4770      	bx	lr
  406e18:	2d00      	cmp	r5, #0
  406e1a:	bf06      	itte	eq
  406e1c:	4635      	moveq	r5, r6
  406e1e:	3803      	subeq	r0, #3
  406e20:	3807      	subne	r0, #7
  406e22:	f015 0f01 	tst.w	r5, #1
  406e26:	d107      	bne.n	406e38 <memchr+0x98>
  406e28:	3001      	adds	r0, #1
  406e2a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406e2e:	bf02      	ittt	eq
  406e30:	3001      	addeq	r0, #1
  406e32:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406e36:	3001      	addeq	r0, #1
  406e38:	bcf0      	pop	{r4, r5, r6, r7}
  406e3a:	3801      	subs	r0, #1
  406e3c:	4770      	bx	lr
  406e3e:	bf00      	nop

00406e40 <memcmp>:
  406e40:	2a03      	cmp	r2, #3
  406e42:	b470      	push	{r4, r5, r6}
  406e44:	d922      	bls.n	406e8c <memcmp+0x4c>
  406e46:	ea40 0301 	orr.w	r3, r0, r1
  406e4a:	079b      	lsls	r3, r3, #30
  406e4c:	d011      	beq.n	406e72 <memcmp+0x32>
  406e4e:	7803      	ldrb	r3, [r0, #0]
  406e50:	780c      	ldrb	r4, [r1, #0]
  406e52:	42a3      	cmp	r3, r4
  406e54:	d11d      	bne.n	406e92 <memcmp+0x52>
  406e56:	440a      	add	r2, r1
  406e58:	3101      	adds	r1, #1
  406e5a:	e005      	b.n	406e68 <memcmp+0x28>
  406e5c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406e60:	f811 4b01 	ldrb.w	r4, [r1], #1
  406e64:	42a3      	cmp	r3, r4
  406e66:	d114      	bne.n	406e92 <memcmp+0x52>
  406e68:	4291      	cmp	r1, r2
  406e6a:	d1f7      	bne.n	406e5c <memcmp+0x1c>
  406e6c:	2000      	movs	r0, #0
  406e6e:	bc70      	pop	{r4, r5, r6}
  406e70:	4770      	bx	lr
  406e72:	680d      	ldr	r5, [r1, #0]
  406e74:	6806      	ldr	r6, [r0, #0]
  406e76:	42ae      	cmp	r6, r5
  406e78:	460c      	mov	r4, r1
  406e7a:	4603      	mov	r3, r0
  406e7c:	f101 0104 	add.w	r1, r1, #4
  406e80:	f100 0004 	add.w	r0, r0, #4
  406e84:	d108      	bne.n	406e98 <memcmp+0x58>
  406e86:	3a04      	subs	r2, #4
  406e88:	2a03      	cmp	r2, #3
  406e8a:	d8f2      	bhi.n	406e72 <memcmp+0x32>
  406e8c:	2a00      	cmp	r2, #0
  406e8e:	d1de      	bne.n	406e4e <memcmp+0xe>
  406e90:	e7ec      	b.n	406e6c <memcmp+0x2c>
  406e92:	1b18      	subs	r0, r3, r4
  406e94:	bc70      	pop	{r4, r5, r6}
  406e96:	4770      	bx	lr
  406e98:	4621      	mov	r1, r4
  406e9a:	4618      	mov	r0, r3
  406e9c:	e7d7      	b.n	406e4e <memcmp+0xe>
  406e9e:	bf00      	nop

00406ea0 <memcpy>:
  406ea0:	4684      	mov	ip, r0
  406ea2:	ea41 0300 	orr.w	r3, r1, r0
  406ea6:	f013 0303 	ands.w	r3, r3, #3
  406eaa:	d16d      	bne.n	406f88 <memcpy+0xe8>
  406eac:	3a40      	subs	r2, #64	; 0x40
  406eae:	d341      	bcc.n	406f34 <memcpy+0x94>
  406eb0:	f851 3b04 	ldr.w	r3, [r1], #4
  406eb4:	f840 3b04 	str.w	r3, [r0], #4
  406eb8:	f851 3b04 	ldr.w	r3, [r1], #4
  406ebc:	f840 3b04 	str.w	r3, [r0], #4
  406ec0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ec4:	f840 3b04 	str.w	r3, [r0], #4
  406ec8:	f851 3b04 	ldr.w	r3, [r1], #4
  406ecc:	f840 3b04 	str.w	r3, [r0], #4
  406ed0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ed4:	f840 3b04 	str.w	r3, [r0], #4
  406ed8:	f851 3b04 	ldr.w	r3, [r1], #4
  406edc:	f840 3b04 	str.w	r3, [r0], #4
  406ee0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ee4:	f840 3b04 	str.w	r3, [r0], #4
  406ee8:	f851 3b04 	ldr.w	r3, [r1], #4
  406eec:	f840 3b04 	str.w	r3, [r0], #4
  406ef0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ef4:	f840 3b04 	str.w	r3, [r0], #4
  406ef8:	f851 3b04 	ldr.w	r3, [r1], #4
  406efc:	f840 3b04 	str.w	r3, [r0], #4
  406f00:	f851 3b04 	ldr.w	r3, [r1], #4
  406f04:	f840 3b04 	str.w	r3, [r0], #4
  406f08:	f851 3b04 	ldr.w	r3, [r1], #4
  406f0c:	f840 3b04 	str.w	r3, [r0], #4
  406f10:	f851 3b04 	ldr.w	r3, [r1], #4
  406f14:	f840 3b04 	str.w	r3, [r0], #4
  406f18:	f851 3b04 	ldr.w	r3, [r1], #4
  406f1c:	f840 3b04 	str.w	r3, [r0], #4
  406f20:	f851 3b04 	ldr.w	r3, [r1], #4
  406f24:	f840 3b04 	str.w	r3, [r0], #4
  406f28:	f851 3b04 	ldr.w	r3, [r1], #4
  406f2c:	f840 3b04 	str.w	r3, [r0], #4
  406f30:	3a40      	subs	r2, #64	; 0x40
  406f32:	d2bd      	bcs.n	406eb0 <memcpy+0x10>
  406f34:	3230      	adds	r2, #48	; 0x30
  406f36:	d311      	bcc.n	406f5c <memcpy+0xbc>
  406f38:	f851 3b04 	ldr.w	r3, [r1], #4
  406f3c:	f840 3b04 	str.w	r3, [r0], #4
  406f40:	f851 3b04 	ldr.w	r3, [r1], #4
  406f44:	f840 3b04 	str.w	r3, [r0], #4
  406f48:	f851 3b04 	ldr.w	r3, [r1], #4
  406f4c:	f840 3b04 	str.w	r3, [r0], #4
  406f50:	f851 3b04 	ldr.w	r3, [r1], #4
  406f54:	f840 3b04 	str.w	r3, [r0], #4
  406f58:	3a10      	subs	r2, #16
  406f5a:	d2ed      	bcs.n	406f38 <memcpy+0x98>
  406f5c:	320c      	adds	r2, #12
  406f5e:	d305      	bcc.n	406f6c <memcpy+0xcc>
  406f60:	f851 3b04 	ldr.w	r3, [r1], #4
  406f64:	f840 3b04 	str.w	r3, [r0], #4
  406f68:	3a04      	subs	r2, #4
  406f6a:	d2f9      	bcs.n	406f60 <memcpy+0xc0>
  406f6c:	3204      	adds	r2, #4
  406f6e:	d008      	beq.n	406f82 <memcpy+0xe2>
  406f70:	07d2      	lsls	r2, r2, #31
  406f72:	bf1c      	itt	ne
  406f74:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406f78:	f800 3b01 	strbne.w	r3, [r0], #1
  406f7c:	d301      	bcc.n	406f82 <memcpy+0xe2>
  406f7e:	880b      	ldrh	r3, [r1, #0]
  406f80:	8003      	strh	r3, [r0, #0]
  406f82:	4660      	mov	r0, ip
  406f84:	4770      	bx	lr
  406f86:	bf00      	nop
  406f88:	2a08      	cmp	r2, #8
  406f8a:	d313      	bcc.n	406fb4 <memcpy+0x114>
  406f8c:	078b      	lsls	r3, r1, #30
  406f8e:	d08d      	beq.n	406eac <memcpy+0xc>
  406f90:	f010 0303 	ands.w	r3, r0, #3
  406f94:	d08a      	beq.n	406eac <memcpy+0xc>
  406f96:	f1c3 0304 	rsb	r3, r3, #4
  406f9a:	1ad2      	subs	r2, r2, r3
  406f9c:	07db      	lsls	r3, r3, #31
  406f9e:	bf1c      	itt	ne
  406fa0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406fa4:	f800 3b01 	strbne.w	r3, [r0], #1
  406fa8:	d380      	bcc.n	406eac <memcpy+0xc>
  406faa:	f831 3b02 	ldrh.w	r3, [r1], #2
  406fae:	f820 3b02 	strh.w	r3, [r0], #2
  406fb2:	e77b      	b.n	406eac <memcpy+0xc>
  406fb4:	3a04      	subs	r2, #4
  406fb6:	d3d9      	bcc.n	406f6c <memcpy+0xcc>
  406fb8:	3a01      	subs	r2, #1
  406fba:	f811 3b01 	ldrb.w	r3, [r1], #1
  406fbe:	f800 3b01 	strb.w	r3, [r0], #1
  406fc2:	d2f9      	bcs.n	406fb8 <memcpy+0x118>
  406fc4:	780b      	ldrb	r3, [r1, #0]
  406fc6:	7003      	strb	r3, [r0, #0]
  406fc8:	784b      	ldrb	r3, [r1, #1]
  406fca:	7043      	strb	r3, [r0, #1]
  406fcc:	788b      	ldrb	r3, [r1, #2]
  406fce:	7083      	strb	r3, [r0, #2]
  406fd0:	4660      	mov	r0, ip
  406fd2:	4770      	bx	lr

00406fd4 <memmove>:
  406fd4:	4288      	cmp	r0, r1
  406fd6:	b5f0      	push	{r4, r5, r6, r7, lr}
  406fd8:	d90d      	bls.n	406ff6 <memmove+0x22>
  406fda:	188b      	adds	r3, r1, r2
  406fdc:	4298      	cmp	r0, r3
  406fde:	d20a      	bcs.n	406ff6 <memmove+0x22>
  406fe0:	1884      	adds	r4, r0, r2
  406fe2:	2a00      	cmp	r2, #0
  406fe4:	d051      	beq.n	40708a <memmove+0xb6>
  406fe6:	4622      	mov	r2, r4
  406fe8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406fec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406ff0:	4299      	cmp	r1, r3
  406ff2:	d1f9      	bne.n	406fe8 <memmove+0x14>
  406ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ff6:	2a0f      	cmp	r2, #15
  406ff8:	d948      	bls.n	40708c <memmove+0xb8>
  406ffa:	ea41 0300 	orr.w	r3, r1, r0
  406ffe:	079b      	lsls	r3, r3, #30
  407000:	d146      	bne.n	407090 <memmove+0xbc>
  407002:	f100 0410 	add.w	r4, r0, #16
  407006:	f101 0310 	add.w	r3, r1, #16
  40700a:	4615      	mov	r5, r2
  40700c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407010:	f844 6c10 	str.w	r6, [r4, #-16]
  407014:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407018:	f844 6c0c 	str.w	r6, [r4, #-12]
  40701c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407020:	f844 6c08 	str.w	r6, [r4, #-8]
  407024:	3d10      	subs	r5, #16
  407026:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40702a:	f844 6c04 	str.w	r6, [r4, #-4]
  40702e:	2d0f      	cmp	r5, #15
  407030:	f103 0310 	add.w	r3, r3, #16
  407034:	f104 0410 	add.w	r4, r4, #16
  407038:	d8e8      	bhi.n	40700c <memmove+0x38>
  40703a:	f1a2 0310 	sub.w	r3, r2, #16
  40703e:	f023 030f 	bic.w	r3, r3, #15
  407042:	f002 0e0f 	and.w	lr, r2, #15
  407046:	3310      	adds	r3, #16
  407048:	f1be 0f03 	cmp.w	lr, #3
  40704c:	4419      	add	r1, r3
  40704e:	4403      	add	r3, r0
  407050:	d921      	bls.n	407096 <memmove+0xc2>
  407052:	1f1e      	subs	r6, r3, #4
  407054:	460d      	mov	r5, r1
  407056:	4674      	mov	r4, lr
  407058:	3c04      	subs	r4, #4
  40705a:	f855 7b04 	ldr.w	r7, [r5], #4
  40705e:	f846 7f04 	str.w	r7, [r6, #4]!
  407062:	2c03      	cmp	r4, #3
  407064:	d8f8      	bhi.n	407058 <memmove+0x84>
  407066:	f1ae 0404 	sub.w	r4, lr, #4
  40706a:	f024 0403 	bic.w	r4, r4, #3
  40706e:	3404      	adds	r4, #4
  407070:	4421      	add	r1, r4
  407072:	4423      	add	r3, r4
  407074:	f002 0203 	and.w	r2, r2, #3
  407078:	b162      	cbz	r2, 407094 <memmove+0xc0>
  40707a:	3b01      	subs	r3, #1
  40707c:	440a      	add	r2, r1
  40707e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407082:	f803 4f01 	strb.w	r4, [r3, #1]!
  407086:	428a      	cmp	r2, r1
  407088:	d1f9      	bne.n	40707e <memmove+0xaa>
  40708a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40708c:	4603      	mov	r3, r0
  40708e:	e7f3      	b.n	407078 <memmove+0xa4>
  407090:	4603      	mov	r3, r0
  407092:	e7f2      	b.n	40707a <memmove+0xa6>
  407094:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407096:	4672      	mov	r2, lr
  407098:	e7ee      	b.n	407078 <memmove+0xa4>
  40709a:	bf00      	nop

0040709c <__malloc_lock>:
  40709c:	4770      	bx	lr
  40709e:	bf00      	nop

004070a0 <__malloc_unlock>:
  4070a0:	4770      	bx	lr
  4070a2:	bf00      	nop

004070a4 <_Balloc>:
  4070a4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4070a6:	b570      	push	{r4, r5, r6, lr}
  4070a8:	4605      	mov	r5, r0
  4070aa:	460c      	mov	r4, r1
  4070ac:	b14b      	cbz	r3, 4070c2 <_Balloc+0x1e>
  4070ae:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4070b2:	b180      	cbz	r0, 4070d6 <_Balloc+0x32>
  4070b4:	6802      	ldr	r2, [r0, #0]
  4070b6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4070ba:	2300      	movs	r3, #0
  4070bc:	6103      	str	r3, [r0, #16]
  4070be:	60c3      	str	r3, [r0, #12]
  4070c0:	bd70      	pop	{r4, r5, r6, pc}
  4070c2:	2221      	movs	r2, #33	; 0x21
  4070c4:	2104      	movs	r1, #4
  4070c6:	f000 fdf1 	bl	407cac <_calloc_r>
  4070ca:	64e8      	str	r0, [r5, #76]	; 0x4c
  4070cc:	4603      	mov	r3, r0
  4070ce:	2800      	cmp	r0, #0
  4070d0:	d1ed      	bne.n	4070ae <_Balloc+0xa>
  4070d2:	2000      	movs	r0, #0
  4070d4:	bd70      	pop	{r4, r5, r6, pc}
  4070d6:	2101      	movs	r1, #1
  4070d8:	fa01 f604 	lsl.w	r6, r1, r4
  4070dc:	1d72      	adds	r2, r6, #5
  4070de:	4628      	mov	r0, r5
  4070e0:	0092      	lsls	r2, r2, #2
  4070e2:	f000 fde3 	bl	407cac <_calloc_r>
  4070e6:	2800      	cmp	r0, #0
  4070e8:	d0f3      	beq.n	4070d2 <_Balloc+0x2e>
  4070ea:	6044      	str	r4, [r0, #4]
  4070ec:	6086      	str	r6, [r0, #8]
  4070ee:	e7e4      	b.n	4070ba <_Balloc+0x16>

004070f0 <_Bfree>:
  4070f0:	b131      	cbz	r1, 407100 <_Bfree+0x10>
  4070f2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4070f4:	684a      	ldr	r2, [r1, #4]
  4070f6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4070fa:	6008      	str	r0, [r1, #0]
  4070fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407100:	4770      	bx	lr
  407102:	bf00      	nop

00407104 <__multadd>:
  407104:	b5f0      	push	{r4, r5, r6, r7, lr}
  407106:	690c      	ldr	r4, [r1, #16]
  407108:	b083      	sub	sp, #12
  40710a:	460d      	mov	r5, r1
  40710c:	4606      	mov	r6, r0
  40710e:	f101 0e14 	add.w	lr, r1, #20
  407112:	2700      	movs	r7, #0
  407114:	f8de 0000 	ldr.w	r0, [lr]
  407118:	b281      	uxth	r1, r0
  40711a:	fb02 3301 	mla	r3, r2, r1, r3
  40711e:	0c01      	lsrs	r1, r0, #16
  407120:	0c18      	lsrs	r0, r3, #16
  407122:	fb02 0101 	mla	r1, r2, r1, r0
  407126:	b29b      	uxth	r3, r3
  407128:	3701      	adds	r7, #1
  40712a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40712e:	42bc      	cmp	r4, r7
  407130:	f84e 3b04 	str.w	r3, [lr], #4
  407134:	ea4f 4311 	mov.w	r3, r1, lsr #16
  407138:	dcec      	bgt.n	407114 <__multadd+0x10>
  40713a:	b13b      	cbz	r3, 40714c <__multadd+0x48>
  40713c:	68aa      	ldr	r2, [r5, #8]
  40713e:	4294      	cmp	r4, r2
  407140:	da07      	bge.n	407152 <__multadd+0x4e>
  407142:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  407146:	3401      	adds	r4, #1
  407148:	6153      	str	r3, [r2, #20]
  40714a:	612c      	str	r4, [r5, #16]
  40714c:	4628      	mov	r0, r5
  40714e:	b003      	add	sp, #12
  407150:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407152:	6869      	ldr	r1, [r5, #4]
  407154:	9301      	str	r3, [sp, #4]
  407156:	3101      	adds	r1, #1
  407158:	4630      	mov	r0, r6
  40715a:	f7ff ffa3 	bl	4070a4 <_Balloc>
  40715e:	692a      	ldr	r2, [r5, #16]
  407160:	3202      	adds	r2, #2
  407162:	f105 010c 	add.w	r1, r5, #12
  407166:	4607      	mov	r7, r0
  407168:	0092      	lsls	r2, r2, #2
  40716a:	300c      	adds	r0, #12
  40716c:	f7ff fe98 	bl	406ea0 <memcpy>
  407170:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407172:	6869      	ldr	r1, [r5, #4]
  407174:	9b01      	ldr	r3, [sp, #4]
  407176:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40717a:	6028      	str	r0, [r5, #0]
  40717c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407180:	463d      	mov	r5, r7
  407182:	e7de      	b.n	407142 <__multadd+0x3e>

00407184 <__hi0bits>:
  407184:	0c02      	lsrs	r2, r0, #16
  407186:	0412      	lsls	r2, r2, #16
  407188:	4603      	mov	r3, r0
  40718a:	b9b2      	cbnz	r2, 4071ba <__hi0bits+0x36>
  40718c:	0403      	lsls	r3, r0, #16
  40718e:	2010      	movs	r0, #16
  407190:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407194:	bf04      	itt	eq
  407196:	021b      	lsleq	r3, r3, #8
  407198:	3008      	addeq	r0, #8
  40719a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40719e:	bf04      	itt	eq
  4071a0:	011b      	lsleq	r3, r3, #4
  4071a2:	3004      	addeq	r0, #4
  4071a4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4071a8:	bf04      	itt	eq
  4071aa:	009b      	lsleq	r3, r3, #2
  4071ac:	3002      	addeq	r0, #2
  4071ae:	2b00      	cmp	r3, #0
  4071b0:	db02      	blt.n	4071b8 <__hi0bits+0x34>
  4071b2:	005b      	lsls	r3, r3, #1
  4071b4:	d403      	bmi.n	4071be <__hi0bits+0x3a>
  4071b6:	2020      	movs	r0, #32
  4071b8:	4770      	bx	lr
  4071ba:	2000      	movs	r0, #0
  4071bc:	e7e8      	b.n	407190 <__hi0bits+0xc>
  4071be:	3001      	adds	r0, #1
  4071c0:	4770      	bx	lr
  4071c2:	bf00      	nop

004071c4 <__lo0bits>:
  4071c4:	6803      	ldr	r3, [r0, #0]
  4071c6:	f013 0207 	ands.w	r2, r3, #7
  4071ca:	4601      	mov	r1, r0
  4071cc:	d007      	beq.n	4071de <__lo0bits+0x1a>
  4071ce:	07da      	lsls	r2, r3, #31
  4071d0:	d421      	bmi.n	407216 <__lo0bits+0x52>
  4071d2:	0798      	lsls	r0, r3, #30
  4071d4:	d421      	bmi.n	40721a <__lo0bits+0x56>
  4071d6:	089b      	lsrs	r3, r3, #2
  4071d8:	600b      	str	r3, [r1, #0]
  4071da:	2002      	movs	r0, #2
  4071dc:	4770      	bx	lr
  4071de:	b298      	uxth	r0, r3
  4071e0:	b198      	cbz	r0, 40720a <__lo0bits+0x46>
  4071e2:	4610      	mov	r0, r2
  4071e4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4071e8:	bf04      	itt	eq
  4071ea:	0a1b      	lsreq	r3, r3, #8
  4071ec:	3008      	addeq	r0, #8
  4071ee:	071a      	lsls	r2, r3, #28
  4071f0:	bf04      	itt	eq
  4071f2:	091b      	lsreq	r3, r3, #4
  4071f4:	3004      	addeq	r0, #4
  4071f6:	079a      	lsls	r2, r3, #30
  4071f8:	bf04      	itt	eq
  4071fa:	089b      	lsreq	r3, r3, #2
  4071fc:	3002      	addeq	r0, #2
  4071fe:	07da      	lsls	r2, r3, #31
  407200:	d407      	bmi.n	407212 <__lo0bits+0x4e>
  407202:	085b      	lsrs	r3, r3, #1
  407204:	d104      	bne.n	407210 <__lo0bits+0x4c>
  407206:	2020      	movs	r0, #32
  407208:	4770      	bx	lr
  40720a:	0c1b      	lsrs	r3, r3, #16
  40720c:	2010      	movs	r0, #16
  40720e:	e7e9      	b.n	4071e4 <__lo0bits+0x20>
  407210:	3001      	adds	r0, #1
  407212:	600b      	str	r3, [r1, #0]
  407214:	4770      	bx	lr
  407216:	2000      	movs	r0, #0
  407218:	4770      	bx	lr
  40721a:	085b      	lsrs	r3, r3, #1
  40721c:	600b      	str	r3, [r1, #0]
  40721e:	2001      	movs	r0, #1
  407220:	4770      	bx	lr
  407222:	bf00      	nop

00407224 <__i2b>:
  407224:	b510      	push	{r4, lr}
  407226:	460c      	mov	r4, r1
  407228:	2101      	movs	r1, #1
  40722a:	f7ff ff3b 	bl	4070a4 <_Balloc>
  40722e:	2201      	movs	r2, #1
  407230:	6144      	str	r4, [r0, #20]
  407232:	6102      	str	r2, [r0, #16]
  407234:	bd10      	pop	{r4, pc}
  407236:	bf00      	nop

00407238 <__multiply>:
  407238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40723c:	690c      	ldr	r4, [r1, #16]
  40723e:	6915      	ldr	r5, [r2, #16]
  407240:	42ac      	cmp	r4, r5
  407242:	b083      	sub	sp, #12
  407244:	468b      	mov	fp, r1
  407246:	4616      	mov	r6, r2
  407248:	da04      	bge.n	407254 <__multiply+0x1c>
  40724a:	4622      	mov	r2, r4
  40724c:	46b3      	mov	fp, r6
  40724e:	462c      	mov	r4, r5
  407250:	460e      	mov	r6, r1
  407252:	4615      	mov	r5, r2
  407254:	f8db 3008 	ldr.w	r3, [fp, #8]
  407258:	f8db 1004 	ldr.w	r1, [fp, #4]
  40725c:	eb04 0805 	add.w	r8, r4, r5
  407260:	4598      	cmp	r8, r3
  407262:	bfc8      	it	gt
  407264:	3101      	addgt	r1, #1
  407266:	f7ff ff1d 	bl	4070a4 <_Balloc>
  40726a:	f100 0914 	add.w	r9, r0, #20
  40726e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  407272:	45d1      	cmp	r9, sl
  407274:	9000      	str	r0, [sp, #0]
  407276:	d205      	bcs.n	407284 <__multiply+0x4c>
  407278:	464b      	mov	r3, r9
  40727a:	2100      	movs	r1, #0
  40727c:	f843 1b04 	str.w	r1, [r3], #4
  407280:	459a      	cmp	sl, r3
  407282:	d8fb      	bhi.n	40727c <__multiply+0x44>
  407284:	f106 0c14 	add.w	ip, r6, #20
  407288:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40728c:	f10b 0b14 	add.w	fp, fp, #20
  407290:	459c      	cmp	ip, r3
  407292:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407296:	d24c      	bcs.n	407332 <__multiply+0xfa>
  407298:	f8cd a004 	str.w	sl, [sp, #4]
  40729c:	469a      	mov	sl, r3
  40729e:	f8dc 5000 	ldr.w	r5, [ip]
  4072a2:	b2af      	uxth	r7, r5
  4072a4:	b1ef      	cbz	r7, 4072e2 <__multiply+0xaa>
  4072a6:	2100      	movs	r1, #0
  4072a8:	464d      	mov	r5, r9
  4072aa:	465e      	mov	r6, fp
  4072ac:	460c      	mov	r4, r1
  4072ae:	f856 2b04 	ldr.w	r2, [r6], #4
  4072b2:	6828      	ldr	r0, [r5, #0]
  4072b4:	b293      	uxth	r3, r2
  4072b6:	b281      	uxth	r1, r0
  4072b8:	fb07 1303 	mla	r3, r7, r3, r1
  4072bc:	0c12      	lsrs	r2, r2, #16
  4072be:	0c01      	lsrs	r1, r0, #16
  4072c0:	4423      	add	r3, r4
  4072c2:	fb07 1102 	mla	r1, r7, r2, r1
  4072c6:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4072ca:	b29b      	uxth	r3, r3
  4072cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4072d0:	45b6      	cmp	lr, r6
  4072d2:	f845 3b04 	str.w	r3, [r5], #4
  4072d6:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4072da:	d8e8      	bhi.n	4072ae <__multiply+0x76>
  4072dc:	602c      	str	r4, [r5, #0]
  4072de:	f8dc 5000 	ldr.w	r5, [ip]
  4072e2:	0c2d      	lsrs	r5, r5, #16
  4072e4:	d01d      	beq.n	407322 <__multiply+0xea>
  4072e6:	f8d9 3000 	ldr.w	r3, [r9]
  4072ea:	4648      	mov	r0, r9
  4072ec:	461c      	mov	r4, r3
  4072ee:	4659      	mov	r1, fp
  4072f0:	2200      	movs	r2, #0
  4072f2:	880e      	ldrh	r6, [r1, #0]
  4072f4:	0c24      	lsrs	r4, r4, #16
  4072f6:	fb05 4406 	mla	r4, r5, r6, r4
  4072fa:	4422      	add	r2, r4
  4072fc:	b29b      	uxth	r3, r3
  4072fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407302:	f840 3b04 	str.w	r3, [r0], #4
  407306:	f851 3b04 	ldr.w	r3, [r1], #4
  40730a:	6804      	ldr	r4, [r0, #0]
  40730c:	0c1b      	lsrs	r3, r3, #16
  40730e:	b2a6      	uxth	r6, r4
  407310:	fb05 6303 	mla	r3, r5, r3, r6
  407314:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407318:	458e      	cmp	lr, r1
  40731a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40731e:	d8e8      	bhi.n	4072f2 <__multiply+0xba>
  407320:	6003      	str	r3, [r0, #0]
  407322:	f10c 0c04 	add.w	ip, ip, #4
  407326:	45e2      	cmp	sl, ip
  407328:	f109 0904 	add.w	r9, r9, #4
  40732c:	d8b7      	bhi.n	40729e <__multiply+0x66>
  40732e:	f8dd a004 	ldr.w	sl, [sp, #4]
  407332:	f1b8 0f00 	cmp.w	r8, #0
  407336:	dd0b      	ble.n	407350 <__multiply+0x118>
  407338:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40733c:	f1aa 0a04 	sub.w	sl, sl, #4
  407340:	b11b      	cbz	r3, 40734a <__multiply+0x112>
  407342:	e005      	b.n	407350 <__multiply+0x118>
  407344:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407348:	b913      	cbnz	r3, 407350 <__multiply+0x118>
  40734a:	f1b8 0801 	subs.w	r8, r8, #1
  40734e:	d1f9      	bne.n	407344 <__multiply+0x10c>
  407350:	9800      	ldr	r0, [sp, #0]
  407352:	f8c0 8010 	str.w	r8, [r0, #16]
  407356:	b003      	add	sp, #12
  407358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040735c <__pow5mult>:
  40735c:	f012 0303 	ands.w	r3, r2, #3
  407360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407364:	4614      	mov	r4, r2
  407366:	4607      	mov	r7, r0
  407368:	d12e      	bne.n	4073c8 <__pow5mult+0x6c>
  40736a:	460d      	mov	r5, r1
  40736c:	10a4      	asrs	r4, r4, #2
  40736e:	d01c      	beq.n	4073aa <__pow5mult+0x4e>
  407370:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  407372:	b396      	cbz	r6, 4073da <__pow5mult+0x7e>
  407374:	07e3      	lsls	r3, r4, #31
  407376:	f04f 0800 	mov.w	r8, #0
  40737a:	d406      	bmi.n	40738a <__pow5mult+0x2e>
  40737c:	1064      	asrs	r4, r4, #1
  40737e:	d014      	beq.n	4073aa <__pow5mult+0x4e>
  407380:	6830      	ldr	r0, [r6, #0]
  407382:	b1a8      	cbz	r0, 4073b0 <__pow5mult+0x54>
  407384:	4606      	mov	r6, r0
  407386:	07e3      	lsls	r3, r4, #31
  407388:	d5f8      	bpl.n	40737c <__pow5mult+0x20>
  40738a:	4632      	mov	r2, r6
  40738c:	4629      	mov	r1, r5
  40738e:	4638      	mov	r0, r7
  407390:	f7ff ff52 	bl	407238 <__multiply>
  407394:	b1b5      	cbz	r5, 4073c4 <__pow5mult+0x68>
  407396:	686a      	ldr	r2, [r5, #4]
  407398:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40739a:	1064      	asrs	r4, r4, #1
  40739c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4073a0:	6029      	str	r1, [r5, #0]
  4073a2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4073a6:	4605      	mov	r5, r0
  4073a8:	d1ea      	bne.n	407380 <__pow5mult+0x24>
  4073aa:	4628      	mov	r0, r5
  4073ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073b0:	4632      	mov	r2, r6
  4073b2:	4631      	mov	r1, r6
  4073b4:	4638      	mov	r0, r7
  4073b6:	f7ff ff3f 	bl	407238 <__multiply>
  4073ba:	6030      	str	r0, [r6, #0]
  4073bc:	f8c0 8000 	str.w	r8, [r0]
  4073c0:	4606      	mov	r6, r0
  4073c2:	e7e0      	b.n	407386 <__pow5mult+0x2a>
  4073c4:	4605      	mov	r5, r0
  4073c6:	e7d9      	b.n	40737c <__pow5mult+0x20>
  4073c8:	1e5a      	subs	r2, r3, #1
  4073ca:	4d0b      	ldr	r5, [pc, #44]	; (4073f8 <__pow5mult+0x9c>)
  4073cc:	2300      	movs	r3, #0
  4073ce:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4073d2:	f7ff fe97 	bl	407104 <__multadd>
  4073d6:	4605      	mov	r5, r0
  4073d8:	e7c8      	b.n	40736c <__pow5mult+0x10>
  4073da:	2101      	movs	r1, #1
  4073dc:	4638      	mov	r0, r7
  4073de:	f7ff fe61 	bl	4070a4 <_Balloc>
  4073e2:	f240 2171 	movw	r1, #625	; 0x271
  4073e6:	2201      	movs	r2, #1
  4073e8:	2300      	movs	r3, #0
  4073ea:	6141      	str	r1, [r0, #20]
  4073ec:	6102      	str	r2, [r0, #16]
  4073ee:	4606      	mov	r6, r0
  4073f0:	64b8      	str	r0, [r7, #72]	; 0x48
  4073f2:	6003      	str	r3, [r0, #0]
  4073f4:	e7be      	b.n	407374 <__pow5mult+0x18>
  4073f6:	bf00      	nop
  4073f8:	00409648 	.word	0x00409648

004073fc <__lshift>:
  4073fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407400:	4691      	mov	r9, r2
  407402:	690a      	ldr	r2, [r1, #16]
  407404:	688b      	ldr	r3, [r1, #8]
  407406:	ea4f 1469 	mov.w	r4, r9, asr #5
  40740a:	eb04 0802 	add.w	r8, r4, r2
  40740e:	f108 0501 	add.w	r5, r8, #1
  407412:	429d      	cmp	r5, r3
  407414:	460e      	mov	r6, r1
  407416:	4607      	mov	r7, r0
  407418:	6849      	ldr	r1, [r1, #4]
  40741a:	dd04      	ble.n	407426 <__lshift+0x2a>
  40741c:	005b      	lsls	r3, r3, #1
  40741e:	429d      	cmp	r5, r3
  407420:	f101 0101 	add.w	r1, r1, #1
  407424:	dcfa      	bgt.n	40741c <__lshift+0x20>
  407426:	4638      	mov	r0, r7
  407428:	f7ff fe3c 	bl	4070a4 <_Balloc>
  40742c:	2c00      	cmp	r4, #0
  40742e:	f100 0314 	add.w	r3, r0, #20
  407432:	dd06      	ble.n	407442 <__lshift+0x46>
  407434:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407438:	2100      	movs	r1, #0
  40743a:	f843 1b04 	str.w	r1, [r3], #4
  40743e:	429a      	cmp	r2, r3
  407440:	d1fb      	bne.n	40743a <__lshift+0x3e>
  407442:	6934      	ldr	r4, [r6, #16]
  407444:	f106 0114 	add.w	r1, r6, #20
  407448:	f019 091f 	ands.w	r9, r9, #31
  40744c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407450:	d01d      	beq.n	40748e <__lshift+0x92>
  407452:	f1c9 0c20 	rsb	ip, r9, #32
  407456:	2200      	movs	r2, #0
  407458:	680c      	ldr	r4, [r1, #0]
  40745a:	fa04 f409 	lsl.w	r4, r4, r9
  40745e:	4314      	orrs	r4, r2
  407460:	f843 4b04 	str.w	r4, [r3], #4
  407464:	f851 2b04 	ldr.w	r2, [r1], #4
  407468:	458e      	cmp	lr, r1
  40746a:	fa22 f20c 	lsr.w	r2, r2, ip
  40746e:	d8f3      	bhi.n	407458 <__lshift+0x5c>
  407470:	601a      	str	r2, [r3, #0]
  407472:	b10a      	cbz	r2, 407478 <__lshift+0x7c>
  407474:	f108 0502 	add.w	r5, r8, #2
  407478:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40747a:	6872      	ldr	r2, [r6, #4]
  40747c:	3d01      	subs	r5, #1
  40747e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407482:	6105      	str	r5, [r0, #16]
  407484:	6031      	str	r1, [r6, #0]
  407486:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40748a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40748e:	3b04      	subs	r3, #4
  407490:	f851 2b04 	ldr.w	r2, [r1], #4
  407494:	f843 2f04 	str.w	r2, [r3, #4]!
  407498:	458e      	cmp	lr, r1
  40749a:	d8f9      	bhi.n	407490 <__lshift+0x94>
  40749c:	e7ec      	b.n	407478 <__lshift+0x7c>
  40749e:	bf00      	nop

004074a0 <__mcmp>:
  4074a0:	b430      	push	{r4, r5}
  4074a2:	690b      	ldr	r3, [r1, #16]
  4074a4:	4605      	mov	r5, r0
  4074a6:	6900      	ldr	r0, [r0, #16]
  4074a8:	1ac0      	subs	r0, r0, r3
  4074aa:	d10f      	bne.n	4074cc <__mcmp+0x2c>
  4074ac:	009b      	lsls	r3, r3, #2
  4074ae:	3514      	adds	r5, #20
  4074b0:	3114      	adds	r1, #20
  4074b2:	4419      	add	r1, r3
  4074b4:	442b      	add	r3, r5
  4074b6:	e001      	b.n	4074bc <__mcmp+0x1c>
  4074b8:	429d      	cmp	r5, r3
  4074ba:	d207      	bcs.n	4074cc <__mcmp+0x2c>
  4074bc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4074c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4074c4:	4294      	cmp	r4, r2
  4074c6:	d0f7      	beq.n	4074b8 <__mcmp+0x18>
  4074c8:	d302      	bcc.n	4074d0 <__mcmp+0x30>
  4074ca:	2001      	movs	r0, #1
  4074cc:	bc30      	pop	{r4, r5}
  4074ce:	4770      	bx	lr
  4074d0:	f04f 30ff 	mov.w	r0, #4294967295
  4074d4:	e7fa      	b.n	4074cc <__mcmp+0x2c>
  4074d6:	bf00      	nop

004074d8 <__mdiff>:
  4074d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4074dc:	690f      	ldr	r7, [r1, #16]
  4074de:	460e      	mov	r6, r1
  4074e0:	6911      	ldr	r1, [r2, #16]
  4074e2:	1a7f      	subs	r7, r7, r1
  4074e4:	2f00      	cmp	r7, #0
  4074e6:	4690      	mov	r8, r2
  4074e8:	d117      	bne.n	40751a <__mdiff+0x42>
  4074ea:	0089      	lsls	r1, r1, #2
  4074ec:	f106 0514 	add.w	r5, r6, #20
  4074f0:	f102 0e14 	add.w	lr, r2, #20
  4074f4:	186b      	adds	r3, r5, r1
  4074f6:	4471      	add	r1, lr
  4074f8:	e001      	b.n	4074fe <__mdiff+0x26>
  4074fa:	429d      	cmp	r5, r3
  4074fc:	d25c      	bcs.n	4075b8 <__mdiff+0xe0>
  4074fe:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407502:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407506:	42a2      	cmp	r2, r4
  407508:	d0f7      	beq.n	4074fa <__mdiff+0x22>
  40750a:	d25e      	bcs.n	4075ca <__mdiff+0xf2>
  40750c:	4633      	mov	r3, r6
  40750e:	462c      	mov	r4, r5
  407510:	4646      	mov	r6, r8
  407512:	4675      	mov	r5, lr
  407514:	4698      	mov	r8, r3
  407516:	2701      	movs	r7, #1
  407518:	e005      	b.n	407526 <__mdiff+0x4e>
  40751a:	db58      	blt.n	4075ce <__mdiff+0xf6>
  40751c:	f106 0514 	add.w	r5, r6, #20
  407520:	f108 0414 	add.w	r4, r8, #20
  407524:	2700      	movs	r7, #0
  407526:	6871      	ldr	r1, [r6, #4]
  407528:	f7ff fdbc 	bl	4070a4 <_Balloc>
  40752c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407530:	6936      	ldr	r6, [r6, #16]
  407532:	60c7      	str	r7, [r0, #12]
  407534:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407538:	46a6      	mov	lr, r4
  40753a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40753e:	f100 0414 	add.w	r4, r0, #20
  407542:	2300      	movs	r3, #0
  407544:	f85e 1b04 	ldr.w	r1, [lr], #4
  407548:	f855 8b04 	ldr.w	r8, [r5], #4
  40754c:	b28a      	uxth	r2, r1
  40754e:	fa13 f388 	uxtah	r3, r3, r8
  407552:	0c09      	lsrs	r1, r1, #16
  407554:	1a9a      	subs	r2, r3, r2
  407556:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40755a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40755e:	b292      	uxth	r2, r2
  407560:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407564:	45f4      	cmp	ip, lr
  407566:	f844 2b04 	str.w	r2, [r4], #4
  40756a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40756e:	d8e9      	bhi.n	407544 <__mdiff+0x6c>
  407570:	42af      	cmp	r7, r5
  407572:	d917      	bls.n	4075a4 <__mdiff+0xcc>
  407574:	46a4      	mov	ip, r4
  407576:	46ae      	mov	lr, r5
  407578:	f85e 2b04 	ldr.w	r2, [lr], #4
  40757c:	fa13 f382 	uxtah	r3, r3, r2
  407580:	1419      	asrs	r1, r3, #16
  407582:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407586:	b29b      	uxth	r3, r3
  407588:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40758c:	4577      	cmp	r7, lr
  40758e:	f84c 2b04 	str.w	r2, [ip], #4
  407592:	ea4f 4321 	mov.w	r3, r1, asr #16
  407596:	d8ef      	bhi.n	407578 <__mdiff+0xa0>
  407598:	43ed      	mvns	r5, r5
  40759a:	442f      	add	r7, r5
  40759c:	f027 0703 	bic.w	r7, r7, #3
  4075a0:	3704      	adds	r7, #4
  4075a2:	443c      	add	r4, r7
  4075a4:	3c04      	subs	r4, #4
  4075a6:	b922      	cbnz	r2, 4075b2 <__mdiff+0xda>
  4075a8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4075ac:	3e01      	subs	r6, #1
  4075ae:	2b00      	cmp	r3, #0
  4075b0:	d0fa      	beq.n	4075a8 <__mdiff+0xd0>
  4075b2:	6106      	str	r6, [r0, #16]
  4075b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4075b8:	2100      	movs	r1, #0
  4075ba:	f7ff fd73 	bl	4070a4 <_Balloc>
  4075be:	2201      	movs	r2, #1
  4075c0:	2300      	movs	r3, #0
  4075c2:	6102      	str	r2, [r0, #16]
  4075c4:	6143      	str	r3, [r0, #20]
  4075c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4075ca:	4674      	mov	r4, lr
  4075cc:	e7ab      	b.n	407526 <__mdiff+0x4e>
  4075ce:	4633      	mov	r3, r6
  4075d0:	f106 0414 	add.w	r4, r6, #20
  4075d4:	f102 0514 	add.w	r5, r2, #20
  4075d8:	4616      	mov	r6, r2
  4075da:	2701      	movs	r7, #1
  4075dc:	4698      	mov	r8, r3
  4075de:	e7a2      	b.n	407526 <__mdiff+0x4e>

004075e0 <__d2b>:
  4075e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4075e4:	b082      	sub	sp, #8
  4075e6:	2101      	movs	r1, #1
  4075e8:	461c      	mov	r4, r3
  4075ea:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4075ee:	4615      	mov	r5, r2
  4075f0:	9e08      	ldr	r6, [sp, #32]
  4075f2:	f7ff fd57 	bl	4070a4 <_Balloc>
  4075f6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4075fa:	4680      	mov	r8, r0
  4075fc:	b10f      	cbz	r7, 407602 <__d2b+0x22>
  4075fe:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407602:	9401      	str	r4, [sp, #4]
  407604:	b31d      	cbz	r5, 40764e <__d2b+0x6e>
  407606:	a802      	add	r0, sp, #8
  407608:	f840 5d08 	str.w	r5, [r0, #-8]!
  40760c:	f7ff fdda 	bl	4071c4 <__lo0bits>
  407610:	2800      	cmp	r0, #0
  407612:	d134      	bne.n	40767e <__d2b+0x9e>
  407614:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407618:	f8c8 2014 	str.w	r2, [r8, #20]
  40761c:	2b00      	cmp	r3, #0
  40761e:	bf0c      	ite	eq
  407620:	2101      	moveq	r1, #1
  407622:	2102      	movne	r1, #2
  407624:	f8c8 3018 	str.w	r3, [r8, #24]
  407628:	f8c8 1010 	str.w	r1, [r8, #16]
  40762c:	b9df      	cbnz	r7, 407666 <__d2b+0x86>
  40762e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407632:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407636:	6030      	str	r0, [r6, #0]
  407638:	6918      	ldr	r0, [r3, #16]
  40763a:	f7ff fda3 	bl	407184 <__hi0bits>
  40763e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407640:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407644:	6018      	str	r0, [r3, #0]
  407646:	4640      	mov	r0, r8
  407648:	b002      	add	sp, #8
  40764a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40764e:	a801      	add	r0, sp, #4
  407650:	f7ff fdb8 	bl	4071c4 <__lo0bits>
  407654:	9b01      	ldr	r3, [sp, #4]
  407656:	f8c8 3014 	str.w	r3, [r8, #20]
  40765a:	2101      	movs	r1, #1
  40765c:	3020      	adds	r0, #32
  40765e:	f8c8 1010 	str.w	r1, [r8, #16]
  407662:	2f00      	cmp	r7, #0
  407664:	d0e3      	beq.n	40762e <__d2b+0x4e>
  407666:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407668:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40766c:	4407      	add	r7, r0
  40766e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407672:	6037      	str	r7, [r6, #0]
  407674:	6018      	str	r0, [r3, #0]
  407676:	4640      	mov	r0, r8
  407678:	b002      	add	sp, #8
  40767a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40767e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407682:	f1c0 0220 	rsb	r2, r0, #32
  407686:	fa03 f202 	lsl.w	r2, r3, r2
  40768a:	430a      	orrs	r2, r1
  40768c:	40c3      	lsrs	r3, r0
  40768e:	9301      	str	r3, [sp, #4]
  407690:	f8c8 2014 	str.w	r2, [r8, #20]
  407694:	e7c2      	b.n	40761c <__d2b+0x3c>
  407696:	bf00      	nop

00407698 <_realloc_r>:
  407698:	2900      	cmp	r1, #0
  40769a:	f000 8095 	beq.w	4077c8 <_realloc_r+0x130>
  40769e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4076a2:	460d      	mov	r5, r1
  4076a4:	4616      	mov	r6, r2
  4076a6:	b083      	sub	sp, #12
  4076a8:	4680      	mov	r8, r0
  4076aa:	f106 070b 	add.w	r7, r6, #11
  4076ae:	f7ff fcf5 	bl	40709c <__malloc_lock>
  4076b2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4076b6:	2f16      	cmp	r7, #22
  4076b8:	f02e 0403 	bic.w	r4, lr, #3
  4076bc:	f1a5 0908 	sub.w	r9, r5, #8
  4076c0:	d83c      	bhi.n	40773c <_realloc_r+0xa4>
  4076c2:	2210      	movs	r2, #16
  4076c4:	4617      	mov	r7, r2
  4076c6:	42be      	cmp	r6, r7
  4076c8:	d83d      	bhi.n	407746 <_realloc_r+0xae>
  4076ca:	4294      	cmp	r4, r2
  4076cc:	da43      	bge.n	407756 <_realloc_r+0xbe>
  4076ce:	4bc4      	ldr	r3, [pc, #784]	; (4079e0 <_realloc_r+0x348>)
  4076d0:	6899      	ldr	r1, [r3, #8]
  4076d2:	eb09 0004 	add.w	r0, r9, r4
  4076d6:	4288      	cmp	r0, r1
  4076d8:	f000 80b4 	beq.w	407844 <_realloc_r+0x1ac>
  4076dc:	6843      	ldr	r3, [r0, #4]
  4076de:	f023 0101 	bic.w	r1, r3, #1
  4076e2:	4401      	add	r1, r0
  4076e4:	6849      	ldr	r1, [r1, #4]
  4076e6:	07c9      	lsls	r1, r1, #31
  4076e8:	d54c      	bpl.n	407784 <_realloc_r+0xec>
  4076ea:	f01e 0f01 	tst.w	lr, #1
  4076ee:	f000 809b 	beq.w	407828 <_realloc_r+0x190>
  4076f2:	4631      	mov	r1, r6
  4076f4:	4640      	mov	r0, r8
  4076f6:	f7ff f887 	bl	406808 <_malloc_r>
  4076fa:	4606      	mov	r6, r0
  4076fc:	2800      	cmp	r0, #0
  4076fe:	d03a      	beq.n	407776 <_realloc_r+0xde>
  407700:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407704:	f023 0301 	bic.w	r3, r3, #1
  407708:	444b      	add	r3, r9
  40770a:	f1a0 0208 	sub.w	r2, r0, #8
  40770e:	429a      	cmp	r2, r3
  407710:	f000 8121 	beq.w	407956 <_realloc_r+0x2be>
  407714:	1f22      	subs	r2, r4, #4
  407716:	2a24      	cmp	r2, #36	; 0x24
  407718:	f200 8107 	bhi.w	40792a <_realloc_r+0x292>
  40771c:	2a13      	cmp	r2, #19
  40771e:	f200 80db 	bhi.w	4078d8 <_realloc_r+0x240>
  407722:	4603      	mov	r3, r0
  407724:	462a      	mov	r2, r5
  407726:	6811      	ldr	r1, [r2, #0]
  407728:	6019      	str	r1, [r3, #0]
  40772a:	6851      	ldr	r1, [r2, #4]
  40772c:	6059      	str	r1, [r3, #4]
  40772e:	6892      	ldr	r2, [r2, #8]
  407730:	609a      	str	r2, [r3, #8]
  407732:	4629      	mov	r1, r5
  407734:	4640      	mov	r0, r8
  407736:	f7fe ff73 	bl	406620 <_free_r>
  40773a:	e01c      	b.n	407776 <_realloc_r+0xde>
  40773c:	f027 0707 	bic.w	r7, r7, #7
  407740:	2f00      	cmp	r7, #0
  407742:	463a      	mov	r2, r7
  407744:	dabf      	bge.n	4076c6 <_realloc_r+0x2e>
  407746:	2600      	movs	r6, #0
  407748:	230c      	movs	r3, #12
  40774a:	4630      	mov	r0, r6
  40774c:	f8c8 3000 	str.w	r3, [r8]
  407750:	b003      	add	sp, #12
  407752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407756:	462e      	mov	r6, r5
  407758:	1be3      	subs	r3, r4, r7
  40775a:	2b0f      	cmp	r3, #15
  40775c:	d81e      	bhi.n	40779c <_realloc_r+0x104>
  40775e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407762:	f003 0301 	and.w	r3, r3, #1
  407766:	4323      	orrs	r3, r4
  407768:	444c      	add	r4, r9
  40776a:	f8c9 3004 	str.w	r3, [r9, #4]
  40776e:	6863      	ldr	r3, [r4, #4]
  407770:	f043 0301 	orr.w	r3, r3, #1
  407774:	6063      	str	r3, [r4, #4]
  407776:	4640      	mov	r0, r8
  407778:	f7ff fc92 	bl	4070a0 <__malloc_unlock>
  40777c:	4630      	mov	r0, r6
  40777e:	b003      	add	sp, #12
  407780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407784:	f023 0303 	bic.w	r3, r3, #3
  407788:	18e1      	adds	r1, r4, r3
  40778a:	4291      	cmp	r1, r2
  40778c:	db1f      	blt.n	4077ce <_realloc_r+0x136>
  40778e:	68c3      	ldr	r3, [r0, #12]
  407790:	6882      	ldr	r2, [r0, #8]
  407792:	462e      	mov	r6, r5
  407794:	60d3      	str	r3, [r2, #12]
  407796:	460c      	mov	r4, r1
  407798:	609a      	str	r2, [r3, #8]
  40779a:	e7dd      	b.n	407758 <_realloc_r+0xc0>
  40779c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4077a0:	eb09 0107 	add.w	r1, r9, r7
  4077a4:	f002 0201 	and.w	r2, r2, #1
  4077a8:	444c      	add	r4, r9
  4077aa:	f043 0301 	orr.w	r3, r3, #1
  4077ae:	4317      	orrs	r7, r2
  4077b0:	f8c9 7004 	str.w	r7, [r9, #4]
  4077b4:	604b      	str	r3, [r1, #4]
  4077b6:	6863      	ldr	r3, [r4, #4]
  4077b8:	f043 0301 	orr.w	r3, r3, #1
  4077bc:	3108      	adds	r1, #8
  4077be:	6063      	str	r3, [r4, #4]
  4077c0:	4640      	mov	r0, r8
  4077c2:	f7fe ff2d 	bl	406620 <_free_r>
  4077c6:	e7d6      	b.n	407776 <_realloc_r+0xde>
  4077c8:	4611      	mov	r1, r2
  4077ca:	f7ff b81d 	b.w	406808 <_malloc_r>
  4077ce:	f01e 0f01 	tst.w	lr, #1
  4077d2:	d18e      	bne.n	4076f2 <_realloc_r+0x5a>
  4077d4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4077d8:	eba9 0a01 	sub.w	sl, r9, r1
  4077dc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4077e0:	f021 0103 	bic.w	r1, r1, #3
  4077e4:	440b      	add	r3, r1
  4077e6:	4423      	add	r3, r4
  4077e8:	4293      	cmp	r3, r2
  4077ea:	db25      	blt.n	407838 <_realloc_r+0x1a0>
  4077ec:	68c2      	ldr	r2, [r0, #12]
  4077ee:	6881      	ldr	r1, [r0, #8]
  4077f0:	4656      	mov	r6, sl
  4077f2:	60ca      	str	r2, [r1, #12]
  4077f4:	6091      	str	r1, [r2, #8]
  4077f6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4077fa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4077fe:	1f22      	subs	r2, r4, #4
  407800:	2a24      	cmp	r2, #36	; 0x24
  407802:	60c1      	str	r1, [r0, #12]
  407804:	6088      	str	r0, [r1, #8]
  407806:	f200 8094 	bhi.w	407932 <_realloc_r+0x29a>
  40780a:	2a13      	cmp	r2, #19
  40780c:	d96f      	bls.n	4078ee <_realloc_r+0x256>
  40780e:	6829      	ldr	r1, [r5, #0]
  407810:	f8ca 1008 	str.w	r1, [sl, #8]
  407814:	6869      	ldr	r1, [r5, #4]
  407816:	f8ca 100c 	str.w	r1, [sl, #12]
  40781a:	2a1b      	cmp	r2, #27
  40781c:	f200 80a2 	bhi.w	407964 <_realloc_r+0x2cc>
  407820:	3508      	adds	r5, #8
  407822:	f10a 0210 	add.w	r2, sl, #16
  407826:	e063      	b.n	4078f0 <_realloc_r+0x258>
  407828:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40782c:	eba9 0a03 	sub.w	sl, r9, r3
  407830:	f8da 1004 	ldr.w	r1, [sl, #4]
  407834:	f021 0103 	bic.w	r1, r1, #3
  407838:	1863      	adds	r3, r4, r1
  40783a:	4293      	cmp	r3, r2
  40783c:	f6ff af59 	blt.w	4076f2 <_realloc_r+0x5a>
  407840:	4656      	mov	r6, sl
  407842:	e7d8      	b.n	4077f6 <_realloc_r+0x15e>
  407844:	6841      	ldr	r1, [r0, #4]
  407846:	f021 0b03 	bic.w	fp, r1, #3
  40784a:	44a3      	add	fp, r4
  40784c:	f107 0010 	add.w	r0, r7, #16
  407850:	4583      	cmp	fp, r0
  407852:	da56      	bge.n	407902 <_realloc_r+0x26a>
  407854:	f01e 0f01 	tst.w	lr, #1
  407858:	f47f af4b 	bne.w	4076f2 <_realloc_r+0x5a>
  40785c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407860:	eba9 0a01 	sub.w	sl, r9, r1
  407864:	f8da 1004 	ldr.w	r1, [sl, #4]
  407868:	f021 0103 	bic.w	r1, r1, #3
  40786c:	448b      	add	fp, r1
  40786e:	4558      	cmp	r0, fp
  407870:	dce2      	bgt.n	407838 <_realloc_r+0x1a0>
  407872:	4656      	mov	r6, sl
  407874:	f8da 100c 	ldr.w	r1, [sl, #12]
  407878:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40787c:	1f22      	subs	r2, r4, #4
  40787e:	2a24      	cmp	r2, #36	; 0x24
  407880:	60c1      	str	r1, [r0, #12]
  407882:	6088      	str	r0, [r1, #8]
  407884:	f200 808f 	bhi.w	4079a6 <_realloc_r+0x30e>
  407888:	2a13      	cmp	r2, #19
  40788a:	f240 808a 	bls.w	4079a2 <_realloc_r+0x30a>
  40788e:	6829      	ldr	r1, [r5, #0]
  407890:	f8ca 1008 	str.w	r1, [sl, #8]
  407894:	6869      	ldr	r1, [r5, #4]
  407896:	f8ca 100c 	str.w	r1, [sl, #12]
  40789a:	2a1b      	cmp	r2, #27
  40789c:	f200 808a 	bhi.w	4079b4 <_realloc_r+0x31c>
  4078a0:	3508      	adds	r5, #8
  4078a2:	f10a 0210 	add.w	r2, sl, #16
  4078a6:	6829      	ldr	r1, [r5, #0]
  4078a8:	6011      	str	r1, [r2, #0]
  4078aa:	6869      	ldr	r1, [r5, #4]
  4078ac:	6051      	str	r1, [r2, #4]
  4078ae:	68a9      	ldr	r1, [r5, #8]
  4078b0:	6091      	str	r1, [r2, #8]
  4078b2:	eb0a 0107 	add.w	r1, sl, r7
  4078b6:	ebab 0207 	sub.w	r2, fp, r7
  4078ba:	f042 0201 	orr.w	r2, r2, #1
  4078be:	6099      	str	r1, [r3, #8]
  4078c0:	604a      	str	r2, [r1, #4]
  4078c2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4078c6:	f003 0301 	and.w	r3, r3, #1
  4078ca:	431f      	orrs	r7, r3
  4078cc:	4640      	mov	r0, r8
  4078ce:	f8ca 7004 	str.w	r7, [sl, #4]
  4078d2:	f7ff fbe5 	bl	4070a0 <__malloc_unlock>
  4078d6:	e751      	b.n	40777c <_realloc_r+0xe4>
  4078d8:	682b      	ldr	r3, [r5, #0]
  4078da:	6003      	str	r3, [r0, #0]
  4078dc:	686b      	ldr	r3, [r5, #4]
  4078de:	6043      	str	r3, [r0, #4]
  4078e0:	2a1b      	cmp	r2, #27
  4078e2:	d82d      	bhi.n	407940 <_realloc_r+0x2a8>
  4078e4:	f100 0308 	add.w	r3, r0, #8
  4078e8:	f105 0208 	add.w	r2, r5, #8
  4078ec:	e71b      	b.n	407726 <_realloc_r+0x8e>
  4078ee:	4632      	mov	r2, r6
  4078f0:	6829      	ldr	r1, [r5, #0]
  4078f2:	6011      	str	r1, [r2, #0]
  4078f4:	6869      	ldr	r1, [r5, #4]
  4078f6:	6051      	str	r1, [r2, #4]
  4078f8:	68a9      	ldr	r1, [r5, #8]
  4078fa:	6091      	str	r1, [r2, #8]
  4078fc:	461c      	mov	r4, r3
  4078fe:	46d1      	mov	r9, sl
  407900:	e72a      	b.n	407758 <_realloc_r+0xc0>
  407902:	eb09 0107 	add.w	r1, r9, r7
  407906:	ebab 0b07 	sub.w	fp, fp, r7
  40790a:	f04b 0201 	orr.w	r2, fp, #1
  40790e:	6099      	str	r1, [r3, #8]
  407910:	604a      	str	r2, [r1, #4]
  407912:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407916:	f003 0301 	and.w	r3, r3, #1
  40791a:	431f      	orrs	r7, r3
  40791c:	4640      	mov	r0, r8
  40791e:	f845 7c04 	str.w	r7, [r5, #-4]
  407922:	f7ff fbbd 	bl	4070a0 <__malloc_unlock>
  407926:	462e      	mov	r6, r5
  407928:	e728      	b.n	40777c <_realloc_r+0xe4>
  40792a:	4629      	mov	r1, r5
  40792c:	f7ff fb52 	bl	406fd4 <memmove>
  407930:	e6ff      	b.n	407732 <_realloc_r+0x9a>
  407932:	4629      	mov	r1, r5
  407934:	4630      	mov	r0, r6
  407936:	461c      	mov	r4, r3
  407938:	46d1      	mov	r9, sl
  40793a:	f7ff fb4b 	bl	406fd4 <memmove>
  40793e:	e70b      	b.n	407758 <_realloc_r+0xc0>
  407940:	68ab      	ldr	r3, [r5, #8]
  407942:	6083      	str	r3, [r0, #8]
  407944:	68eb      	ldr	r3, [r5, #12]
  407946:	60c3      	str	r3, [r0, #12]
  407948:	2a24      	cmp	r2, #36	; 0x24
  40794a:	d017      	beq.n	40797c <_realloc_r+0x2e4>
  40794c:	f100 0310 	add.w	r3, r0, #16
  407950:	f105 0210 	add.w	r2, r5, #16
  407954:	e6e7      	b.n	407726 <_realloc_r+0x8e>
  407956:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40795a:	f023 0303 	bic.w	r3, r3, #3
  40795e:	441c      	add	r4, r3
  407960:	462e      	mov	r6, r5
  407962:	e6f9      	b.n	407758 <_realloc_r+0xc0>
  407964:	68a9      	ldr	r1, [r5, #8]
  407966:	f8ca 1010 	str.w	r1, [sl, #16]
  40796a:	68e9      	ldr	r1, [r5, #12]
  40796c:	f8ca 1014 	str.w	r1, [sl, #20]
  407970:	2a24      	cmp	r2, #36	; 0x24
  407972:	d00c      	beq.n	40798e <_realloc_r+0x2f6>
  407974:	3510      	adds	r5, #16
  407976:	f10a 0218 	add.w	r2, sl, #24
  40797a:	e7b9      	b.n	4078f0 <_realloc_r+0x258>
  40797c:	692b      	ldr	r3, [r5, #16]
  40797e:	6103      	str	r3, [r0, #16]
  407980:	696b      	ldr	r3, [r5, #20]
  407982:	6143      	str	r3, [r0, #20]
  407984:	f105 0218 	add.w	r2, r5, #24
  407988:	f100 0318 	add.w	r3, r0, #24
  40798c:	e6cb      	b.n	407726 <_realloc_r+0x8e>
  40798e:	692a      	ldr	r2, [r5, #16]
  407990:	f8ca 2018 	str.w	r2, [sl, #24]
  407994:	696a      	ldr	r2, [r5, #20]
  407996:	f8ca 201c 	str.w	r2, [sl, #28]
  40799a:	3518      	adds	r5, #24
  40799c:	f10a 0220 	add.w	r2, sl, #32
  4079a0:	e7a6      	b.n	4078f0 <_realloc_r+0x258>
  4079a2:	4632      	mov	r2, r6
  4079a4:	e77f      	b.n	4078a6 <_realloc_r+0x20e>
  4079a6:	4629      	mov	r1, r5
  4079a8:	4630      	mov	r0, r6
  4079aa:	9301      	str	r3, [sp, #4]
  4079ac:	f7ff fb12 	bl	406fd4 <memmove>
  4079b0:	9b01      	ldr	r3, [sp, #4]
  4079b2:	e77e      	b.n	4078b2 <_realloc_r+0x21a>
  4079b4:	68a9      	ldr	r1, [r5, #8]
  4079b6:	f8ca 1010 	str.w	r1, [sl, #16]
  4079ba:	68e9      	ldr	r1, [r5, #12]
  4079bc:	f8ca 1014 	str.w	r1, [sl, #20]
  4079c0:	2a24      	cmp	r2, #36	; 0x24
  4079c2:	d003      	beq.n	4079cc <_realloc_r+0x334>
  4079c4:	3510      	adds	r5, #16
  4079c6:	f10a 0218 	add.w	r2, sl, #24
  4079ca:	e76c      	b.n	4078a6 <_realloc_r+0x20e>
  4079cc:	692a      	ldr	r2, [r5, #16]
  4079ce:	f8ca 2018 	str.w	r2, [sl, #24]
  4079d2:	696a      	ldr	r2, [r5, #20]
  4079d4:	f8ca 201c 	str.w	r2, [sl, #28]
  4079d8:	3518      	adds	r5, #24
  4079da:	f10a 0220 	add.w	r2, sl, #32
  4079de:	e762      	b.n	4078a6 <_realloc_r+0x20e>
  4079e0:	200005ac 	.word	0x200005ac

004079e4 <_sbrk_r>:
  4079e4:	b538      	push	{r3, r4, r5, lr}
  4079e6:	4c07      	ldr	r4, [pc, #28]	; (407a04 <_sbrk_r+0x20>)
  4079e8:	2300      	movs	r3, #0
  4079ea:	4605      	mov	r5, r0
  4079ec:	4608      	mov	r0, r1
  4079ee:	6023      	str	r3, [r4, #0]
  4079f0:	f7fb fd5c 	bl	4034ac <_sbrk>
  4079f4:	1c43      	adds	r3, r0, #1
  4079f6:	d000      	beq.n	4079fa <_sbrk_r+0x16>
  4079f8:	bd38      	pop	{r3, r4, r5, pc}
  4079fa:	6823      	ldr	r3, [r4, #0]
  4079fc:	2b00      	cmp	r3, #0
  4079fe:	d0fb      	beq.n	4079f8 <_sbrk_r+0x14>
  407a00:	602b      	str	r3, [r5, #0]
  407a02:	bd38      	pop	{r3, r4, r5, pc}
  407a04:	200089ac 	.word	0x200089ac

00407a08 <strchr>:
  407a08:	b2c9      	uxtb	r1, r1
  407a0a:	2900      	cmp	r1, #0
  407a0c:	d041      	beq.n	407a92 <strchr+0x8a>
  407a0e:	0782      	lsls	r2, r0, #30
  407a10:	b4f0      	push	{r4, r5, r6, r7}
  407a12:	d067      	beq.n	407ae4 <strchr+0xdc>
  407a14:	7803      	ldrb	r3, [r0, #0]
  407a16:	2b00      	cmp	r3, #0
  407a18:	d068      	beq.n	407aec <strchr+0xe4>
  407a1a:	4299      	cmp	r1, r3
  407a1c:	d037      	beq.n	407a8e <strchr+0x86>
  407a1e:	1c43      	adds	r3, r0, #1
  407a20:	e004      	b.n	407a2c <strchr+0x24>
  407a22:	f813 0b01 	ldrb.w	r0, [r3], #1
  407a26:	b390      	cbz	r0, 407a8e <strchr+0x86>
  407a28:	4281      	cmp	r1, r0
  407a2a:	d02f      	beq.n	407a8c <strchr+0x84>
  407a2c:	079a      	lsls	r2, r3, #30
  407a2e:	461c      	mov	r4, r3
  407a30:	d1f7      	bne.n	407a22 <strchr+0x1a>
  407a32:	6825      	ldr	r5, [r4, #0]
  407a34:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  407a38:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  407a3c:	ea83 0605 	eor.w	r6, r3, r5
  407a40:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  407a44:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  407a48:	ea20 0006 	bic.w	r0, r0, r6
  407a4c:	ea22 0205 	bic.w	r2, r2, r5
  407a50:	4302      	orrs	r2, r0
  407a52:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407a56:	d111      	bne.n	407a7c <strchr+0x74>
  407a58:	4620      	mov	r0, r4
  407a5a:	f850 6f04 	ldr.w	r6, [r0, #4]!
  407a5e:	ea83 0706 	eor.w	r7, r3, r6
  407a62:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  407a66:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  407a6a:	ea25 0507 	bic.w	r5, r5, r7
  407a6e:	ea22 0206 	bic.w	r2, r2, r6
  407a72:	432a      	orrs	r2, r5
  407a74:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407a78:	d0ef      	beq.n	407a5a <strchr+0x52>
  407a7a:	4604      	mov	r4, r0
  407a7c:	7820      	ldrb	r0, [r4, #0]
  407a7e:	b918      	cbnz	r0, 407a88 <strchr+0x80>
  407a80:	e005      	b.n	407a8e <strchr+0x86>
  407a82:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  407a86:	b110      	cbz	r0, 407a8e <strchr+0x86>
  407a88:	4281      	cmp	r1, r0
  407a8a:	d1fa      	bne.n	407a82 <strchr+0x7a>
  407a8c:	4620      	mov	r0, r4
  407a8e:	bcf0      	pop	{r4, r5, r6, r7}
  407a90:	4770      	bx	lr
  407a92:	0783      	lsls	r3, r0, #30
  407a94:	d024      	beq.n	407ae0 <strchr+0xd8>
  407a96:	7803      	ldrb	r3, [r0, #0]
  407a98:	2b00      	cmp	r3, #0
  407a9a:	d0f9      	beq.n	407a90 <strchr+0x88>
  407a9c:	1c43      	adds	r3, r0, #1
  407a9e:	e003      	b.n	407aa8 <strchr+0xa0>
  407aa0:	7802      	ldrb	r2, [r0, #0]
  407aa2:	3301      	adds	r3, #1
  407aa4:	2a00      	cmp	r2, #0
  407aa6:	d0f3      	beq.n	407a90 <strchr+0x88>
  407aa8:	0799      	lsls	r1, r3, #30
  407aaa:	4618      	mov	r0, r3
  407aac:	d1f8      	bne.n	407aa0 <strchr+0x98>
  407aae:	6819      	ldr	r1, [r3, #0]
  407ab0:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  407ab4:	ea22 0201 	bic.w	r2, r2, r1
  407ab8:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407abc:	d108      	bne.n	407ad0 <strchr+0xc8>
  407abe:	f853 1f04 	ldr.w	r1, [r3, #4]!
  407ac2:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  407ac6:	ea22 0201 	bic.w	r2, r2, r1
  407aca:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407ace:	d0f6      	beq.n	407abe <strchr+0xb6>
  407ad0:	781a      	ldrb	r2, [r3, #0]
  407ad2:	4618      	mov	r0, r3
  407ad4:	b142      	cbz	r2, 407ae8 <strchr+0xe0>
  407ad6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  407ada:	2b00      	cmp	r3, #0
  407adc:	d1fb      	bne.n	407ad6 <strchr+0xce>
  407ade:	4770      	bx	lr
  407ae0:	4603      	mov	r3, r0
  407ae2:	e7e4      	b.n	407aae <strchr+0xa6>
  407ae4:	4604      	mov	r4, r0
  407ae6:	e7a4      	b.n	407a32 <strchr+0x2a>
  407ae8:	4618      	mov	r0, r3
  407aea:	4770      	bx	lr
  407aec:	4618      	mov	r0, r3
  407aee:	e7ce      	b.n	407a8e <strchr+0x86>

00407af0 <__ssprint_r>:
  407af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407af4:	6893      	ldr	r3, [r2, #8]
  407af6:	b083      	sub	sp, #12
  407af8:	4690      	mov	r8, r2
  407afa:	2b00      	cmp	r3, #0
  407afc:	d070      	beq.n	407be0 <__ssprint_r+0xf0>
  407afe:	4682      	mov	sl, r0
  407b00:	460c      	mov	r4, r1
  407b02:	6817      	ldr	r7, [r2, #0]
  407b04:	688d      	ldr	r5, [r1, #8]
  407b06:	6808      	ldr	r0, [r1, #0]
  407b08:	e042      	b.n	407b90 <__ssprint_r+0xa0>
  407b0a:	89a3      	ldrh	r3, [r4, #12]
  407b0c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407b10:	d02e      	beq.n	407b70 <__ssprint_r+0x80>
  407b12:	6965      	ldr	r5, [r4, #20]
  407b14:	6921      	ldr	r1, [r4, #16]
  407b16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407b1a:	eba0 0b01 	sub.w	fp, r0, r1
  407b1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  407b22:	f10b 0001 	add.w	r0, fp, #1
  407b26:	106d      	asrs	r5, r5, #1
  407b28:	4430      	add	r0, r6
  407b2a:	42a8      	cmp	r0, r5
  407b2c:	462a      	mov	r2, r5
  407b2e:	bf84      	itt	hi
  407b30:	4605      	movhi	r5, r0
  407b32:	462a      	movhi	r2, r5
  407b34:	055b      	lsls	r3, r3, #21
  407b36:	d538      	bpl.n	407baa <__ssprint_r+0xba>
  407b38:	4611      	mov	r1, r2
  407b3a:	4650      	mov	r0, sl
  407b3c:	f7fe fe64 	bl	406808 <_malloc_r>
  407b40:	2800      	cmp	r0, #0
  407b42:	d03c      	beq.n	407bbe <__ssprint_r+0xce>
  407b44:	465a      	mov	r2, fp
  407b46:	6921      	ldr	r1, [r4, #16]
  407b48:	9001      	str	r0, [sp, #4]
  407b4a:	f7ff f9a9 	bl	406ea0 <memcpy>
  407b4e:	89a2      	ldrh	r2, [r4, #12]
  407b50:	9b01      	ldr	r3, [sp, #4]
  407b52:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407b56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407b5a:	81a2      	strh	r2, [r4, #12]
  407b5c:	eba5 020b 	sub.w	r2, r5, fp
  407b60:	eb03 000b 	add.w	r0, r3, fp
  407b64:	6165      	str	r5, [r4, #20]
  407b66:	6123      	str	r3, [r4, #16]
  407b68:	6020      	str	r0, [r4, #0]
  407b6a:	60a2      	str	r2, [r4, #8]
  407b6c:	4635      	mov	r5, r6
  407b6e:	46b3      	mov	fp, r6
  407b70:	465a      	mov	r2, fp
  407b72:	4649      	mov	r1, r9
  407b74:	f7ff fa2e 	bl	406fd4 <memmove>
  407b78:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407b7c:	68a2      	ldr	r2, [r4, #8]
  407b7e:	6820      	ldr	r0, [r4, #0]
  407b80:	1b55      	subs	r5, r2, r5
  407b82:	4458      	add	r0, fp
  407b84:	1b9e      	subs	r6, r3, r6
  407b86:	60a5      	str	r5, [r4, #8]
  407b88:	6020      	str	r0, [r4, #0]
  407b8a:	f8c8 6008 	str.w	r6, [r8, #8]
  407b8e:	b33e      	cbz	r6, 407be0 <__ssprint_r+0xf0>
  407b90:	687e      	ldr	r6, [r7, #4]
  407b92:	463b      	mov	r3, r7
  407b94:	3708      	adds	r7, #8
  407b96:	2e00      	cmp	r6, #0
  407b98:	d0fa      	beq.n	407b90 <__ssprint_r+0xa0>
  407b9a:	42ae      	cmp	r6, r5
  407b9c:	f8d3 9000 	ldr.w	r9, [r3]
  407ba0:	46ab      	mov	fp, r5
  407ba2:	d2b2      	bcs.n	407b0a <__ssprint_r+0x1a>
  407ba4:	4635      	mov	r5, r6
  407ba6:	46b3      	mov	fp, r6
  407ba8:	e7e2      	b.n	407b70 <__ssprint_r+0x80>
  407baa:	4650      	mov	r0, sl
  407bac:	f7ff fd74 	bl	407698 <_realloc_r>
  407bb0:	4603      	mov	r3, r0
  407bb2:	2800      	cmp	r0, #0
  407bb4:	d1d2      	bne.n	407b5c <__ssprint_r+0x6c>
  407bb6:	6921      	ldr	r1, [r4, #16]
  407bb8:	4650      	mov	r0, sl
  407bba:	f7fe fd31 	bl	406620 <_free_r>
  407bbe:	230c      	movs	r3, #12
  407bc0:	f8ca 3000 	str.w	r3, [sl]
  407bc4:	89a3      	ldrh	r3, [r4, #12]
  407bc6:	2200      	movs	r2, #0
  407bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407bcc:	f04f 30ff 	mov.w	r0, #4294967295
  407bd0:	81a3      	strh	r3, [r4, #12]
  407bd2:	f8c8 2008 	str.w	r2, [r8, #8]
  407bd6:	f8c8 2004 	str.w	r2, [r8, #4]
  407bda:	b003      	add	sp, #12
  407bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407be0:	2000      	movs	r0, #0
  407be2:	f8c8 0004 	str.w	r0, [r8, #4]
  407be6:	b003      	add	sp, #12
  407be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407bec <__ascii_wctomb>:
  407bec:	b121      	cbz	r1, 407bf8 <__ascii_wctomb+0xc>
  407bee:	2aff      	cmp	r2, #255	; 0xff
  407bf0:	d804      	bhi.n	407bfc <__ascii_wctomb+0x10>
  407bf2:	700a      	strb	r2, [r1, #0]
  407bf4:	2001      	movs	r0, #1
  407bf6:	4770      	bx	lr
  407bf8:	4608      	mov	r0, r1
  407bfa:	4770      	bx	lr
  407bfc:	238a      	movs	r3, #138	; 0x8a
  407bfe:	6003      	str	r3, [r0, #0]
  407c00:	f04f 30ff 	mov.w	r0, #4294967295
  407c04:	4770      	bx	lr
  407c06:	bf00      	nop

00407c08 <__register_exitproc>:
  407c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407c0c:	4c25      	ldr	r4, [pc, #148]	; (407ca4 <__register_exitproc+0x9c>)
  407c0e:	6825      	ldr	r5, [r4, #0]
  407c10:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  407c14:	4606      	mov	r6, r0
  407c16:	4688      	mov	r8, r1
  407c18:	4692      	mov	sl, r2
  407c1a:	4699      	mov	r9, r3
  407c1c:	b3c4      	cbz	r4, 407c90 <__register_exitproc+0x88>
  407c1e:	6860      	ldr	r0, [r4, #4]
  407c20:	281f      	cmp	r0, #31
  407c22:	dc17      	bgt.n	407c54 <__register_exitproc+0x4c>
  407c24:	1c43      	adds	r3, r0, #1
  407c26:	b176      	cbz	r6, 407c46 <__register_exitproc+0x3e>
  407c28:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  407c2c:	2201      	movs	r2, #1
  407c2e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  407c32:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  407c36:	4082      	lsls	r2, r0
  407c38:	4311      	orrs	r1, r2
  407c3a:	2e02      	cmp	r6, #2
  407c3c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  407c40:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  407c44:	d01e      	beq.n	407c84 <__register_exitproc+0x7c>
  407c46:	3002      	adds	r0, #2
  407c48:	6063      	str	r3, [r4, #4]
  407c4a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  407c4e:	2000      	movs	r0, #0
  407c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407c54:	4b14      	ldr	r3, [pc, #80]	; (407ca8 <__register_exitproc+0xa0>)
  407c56:	b303      	cbz	r3, 407c9a <__register_exitproc+0x92>
  407c58:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407c5c:	f3af 8000 	nop.w
  407c60:	4604      	mov	r4, r0
  407c62:	b1d0      	cbz	r0, 407c9a <__register_exitproc+0x92>
  407c64:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  407c68:	2700      	movs	r7, #0
  407c6a:	e880 0088 	stmia.w	r0, {r3, r7}
  407c6e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407c72:	4638      	mov	r0, r7
  407c74:	2301      	movs	r3, #1
  407c76:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  407c7a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  407c7e:	2e00      	cmp	r6, #0
  407c80:	d0e1      	beq.n	407c46 <__register_exitproc+0x3e>
  407c82:	e7d1      	b.n	407c28 <__register_exitproc+0x20>
  407c84:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  407c88:	430a      	orrs	r2, r1
  407c8a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  407c8e:	e7da      	b.n	407c46 <__register_exitproc+0x3e>
  407c90:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  407c94:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407c98:	e7c1      	b.n	407c1e <__register_exitproc+0x16>
  407c9a:	f04f 30ff 	mov.w	r0, #4294967295
  407c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407ca2:	bf00      	nop
  407ca4:	004094d0 	.word	0x004094d0
  407ca8:	00000000 	.word	0x00000000

00407cac <_calloc_r>:
  407cac:	b510      	push	{r4, lr}
  407cae:	fb02 f101 	mul.w	r1, r2, r1
  407cb2:	f7fe fda9 	bl	406808 <_malloc_r>
  407cb6:	4604      	mov	r4, r0
  407cb8:	b1d8      	cbz	r0, 407cf2 <_calloc_r+0x46>
  407cba:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407cbe:	f022 0203 	bic.w	r2, r2, #3
  407cc2:	3a04      	subs	r2, #4
  407cc4:	2a24      	cmp	r2, #36	; 0x24
  407cc6:	d818      	bhi.n	407cfa <_calloc_r+0x4e>
  407cc8:	2a13      	cmp	r2, #19
  407cca:	d914      	bls.n	407cf6 <_calloc_r+0x4a>
  407ccc:	2300      	movs	r3, #0
  407cce:	2a1b      	cmp	r2, #27
  407cd0:	6003      	str	r3, [r0, #0]
  407cd2:	6043      	str	r3, [r0, #4]
  407cd4:	d916      	bls.n	407d04 <_calloc_r+0x58>
  407cd6:	2a24      	cmp	r2, #36	; 0x24
  407cd8:	6083      	str	r3, [r0, #8]
  407cda:	60c3      	str	r3, [r0, #12]
  407cdc:	bf11      	iteee	ne
  407cde:	f100 0210 	addne.w	r2, r0, #16
  407ce2:	6103      	streq	r3, [r0, #16]
  407ce4:	6143      	streq	r3, [r0, #20]
  407ce6:	f100 0218 	addeq.w	r2, r0, #24
  407cea:	2300      	movs	r3, #0
  407cec:	6013      	str	r3, [r2, #0]
  407cee:	6053      	str	r3, [r2, #4]
  407cf0:	6093      	str	r3, [r2, #8]
  407cf2:	4620      	mov	r0, r4
  407cf4:	bd10      	pop	{r4, pc}
  407cf6:	4602      	mov	r2, r0
  407cf8:	e7f7      	b.n	407cea <_calloc_r+0x3e>
  407cfa:	2100      	movs	r1, #0
  407cfc:	f7fb fee4 	bl	403ac8 <memset>
  407d00:	4620      	mov	r0, r4
  407d02:	bd10      	pop	{r4, pc}
  407d04:	f100 0208 	add.w	r2, r0, #8
  407d08:	e7ef      	b.n	407cea <_calloc_r+0x3e>
  407d0a:	bf00      	nop

00407d0c <__aeabi_drsub>:
  407d0c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407d10:	e002      	b.n	407d18 <__adddf3>
  407d12:	bf00      	nop

00407d14 <__aeabi_dsub>:
  407d14:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407d18 <__adddf3>:
  407d18:	b530      	push	{r4, r5, lr}
  407d1a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407d1e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407d22:	ea94 0f05 	teq	r4, r5
  407d26:	bf08      	it	eq
  407d28:	ea90 0f02 	teqeq	r0, r2
  407d2c:	bf1f      	itttt	ne
  407d2e:	ea54 0c00 	orrsne.w	ip, r4, r0
  407d32:	ea55 0c02 	orrsne.w	ip, r5, r2
  407d36:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407d3a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407d3e:	f000 80e2 	beq.w	407f06 <__adddf3+0x1ee>
  407d42:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407d46:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407d4a:	bfb8      	it	lt
  407d4c:	426d      	neglt	r5, r5
  407d4e:	dd0c      	ble.n	407d6a <__adddf3+0x52>
  407d50:	442c      	add	r4, r5
  407d52:	ea80 0202 	eor.w	r2, r0, r2
  407d56:	ea81 0303 	eor.w	r3, r1, r3
  407d5a:	ea82 0000 	eor.w	r0, r2, r0
  407d5e:	ea83 0101 	eor.w	r1, r3, r1
  407d62:	ea80 0202 	eor.w	r2, r0, r2
  407d66:	ea81 0303 	eor.w	r3, r1, r3
  407d6a:	2d36      	cmp	r5, #54	; 0x36
  407d6c:	bf88      	it	hi
  407d6e:	bd30      	pophi	{r4, r5, pc}
  407d70:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407d74:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407d78:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407d7c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407d80:	d002      	beq.n	407d88 <__adddf3+0x70>
  407d82:	4240      	negs	r0, r0
  407d84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407d88:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407d8c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407d90:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407d94:	d002      	beq.n	407d9c <__adddf3+0x84>
  407d96:	4252      	negs	r2, r2
  407d98:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407d9c:	ea94 0f05 	teq	r4, r5
  407da0:	f000 80a7 	beq.w	407ef2 <__adddf3+0x1da>
  407da4:	f1a4 0401 	sub.w	r4, r4, #1
  407da8:	f1d5 0e20 	rsbs	lr, r5, #32
  407dac:	db0d      	blt.n	407dca <__adddf3+0xb2>
  407dae:	fa02 fc0e 	lsl.w	ip, r2, lr
  407db2:	fa22 f205 	lsr.w	r2, r2, r5
  407db6:	1880      	adds	r0, r0, r2
  407db8:	f141 0100 	adc.w	r1, r1, #0
  407dbc:	fa03 f20e 	lsl.w	r2, r3, lr
  407dc0:	1880      	adds	r0, r0, r2
  407dc2:	fa43 f305 	asr.w	r3, r3, r5
  407dc6:	4159      	adcs	r1, r3
  407dc8:	e00e      	b.n	407de8 <__adddf3+0xd0>
  407dca:	f1a5 0520 	sub.w	r5, r5, #32
  407dce:	f10e 0e20 	add.w	lr, lr, #32
  407dd2:	2a01      	cmp	r2, #1
  407dd4:	fa03 fc0e 	lsl.w	ip, r3, lr
  407dd8:	bf28      	it	cs
  407dda:	f04c 0c02 	orrcs.w	ip, ip, #2
  407dde:	fa43 f305 	asr.w	r3, r3, r5
  407de2:	18c0      	adds	r0, r0, r3
  407de4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407de8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407dec:	d507      	bpl.n	407dfe <__adddf3+0xe6>
  407dee:	f04f 0e00 	mov.w	lr, #0
  407df2:	f1dc 0c00 	rsbs	ip, ip, #0
  407df6:	eb7e 0000 	sbcs.w	r0, lr, r0
  407dfa:	eb6e 0101 	sbc.w	r1, lr, r1
  407dfe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407e02:	d31b      	bcc.n	407e3c <__adddf3+0x124>
  407e04:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407e08:	d30c      	bcc.n	407e24 <__adddf3+0x10c>
  407e0a:	0849      	lsrs	r1, r1, #1
  407e0c:	ea5f 0030 	movs.w	r0, r0, rrx
  407e10:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407e14:	f104 0401 	add.w	r4, r4, #1
  407e18:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407e1c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407e20:	f080 809a 	bcs.w	407f58 <__adddf3+0x240>
  407e24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407e28:	bf08      	it	eq
  407e2a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407e2e:	f150 0000 	adcs.w	r0, r0, #0
  407e32:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407e36:	ea41 0105 	orr.w	r1, r1, r5
  407e3a:	bd30      	pop	{r4, r5, pc}
  407e3c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407e40:	4140      	adcs	r0, r0
  407e42:	eb41 0101 	adc.w	r1, r1, r1
  407e46:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407e4a:	f1a4 0401 	sub.w	r4, r4, #1
  407e4e:	d1e9      	bne.n	407e24 <__adddf3+0x10c>
  407e50:	f091 0f00 	teq	r1, #0
  407e54:	bf04      	itt	eq
  407e56:	4601      	moveq	r1, r0
  407e58:	2000      	moveq	r0, #0
  407e5a:	fab1 f381 	clz	r3, r1
  407e5e:	bf08      	it	eq
  407e60:	3320      	addeq	r3, #32
  407e62:	f1a3 030b 	sub.w	r3, r3, #11
  407e66:	f1b3 0220 	subs.w	r2, r3, #32
  407e6a:	da0c      	bge.n	407e86 <__adddf3+0x16e>
  407e6c:	320c      	adds	r2, #12
  407e6e:	dd08      	ble.n	407e82 <__adddf3+0x16a>
  407e70:	f102 0c14 	add.w	ip, r2, #20
  407e74:	f1c2 020c 	rsb	r2, r2, #12
  407e78:	fa01 f00c 	lsl.w	r0, r1, ip
  407e7c:	fa21 f102 	lsr.w	r1, r1, r2
  407e80:	e00c      	b.n	407e9c <__adddf3+0x184>
  407e82:	f102 0214 	add.w	r2, r2, #20
  407e86:	bfd8      	it	le
  407e88:	f1c2 0c20 	rsble	ip, r2, #32
  407e8c:	fa01 f102 	lsl.w	r1, r1, r2
  407e90:	fa20 fc0c 	lsr.w	ip, r0, ip
  407e94:	bfdc      	itt	le
  407e96:	ea41 010c 	orrle.w	r1, r1, ip
  407e9a:	4090      	lslle	r0, r2
  407e9c:	1ae4      	subs	r4, r4, r3
  407e9e:	bfa2      	ittt	ge
  407ea0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407ea4:	4329      	orrge	r1, r5
  407ea6:	bd30      	popge	{r4, r5, pc}
  407ea8:	ea6f 0404 	mvn.w	r4, r4
  407eac:	3c1f      	subs	r4, #31
  407eae:	da1c      	bge.n	407eea <__adddf3+0x1d2>
  407eb0:	340c      	adds	r4, #12
  407eb2:	dc0e      	bgt.n	407ed2 <__adddf3+0x1ba>
  407eb4:	f104 0414 	add.w	r4, r4, #20
  407eb8:	f1c4 0220 	rsb	r2, r4, #32
  407ebc:	fa20 f004 	lsr.w	r0, r0, r4
  407ec0:	fa01 f302 	lsl.w	r3, r1, r2
  407ec4:	ea40 0003 	orr.w	r0, r0, r3
  407ec8:	fa21 f304 	lsr.w	r3, r1, r4
  407ecc:	ea45 0103 	orr.w	r1, r5, r3
  407ed0:	bd30      	pop	{r4, r5, pc}
  407ed2:	f1c4 040c 	rsb	r4, r4, #12
  407ed6:	f1c4 0220 	rsb	r2, r4, #32
  407eda:	fa20 f002 	lsr.w	r0, r0, r2
  407ede:	fa01 f304 	lsl.w	r3, r1, r4
  407ee2:	ea40 0003 	orr.w	r0, r0, r3
  407ee6:	4629      	mov	r1, r5
  407ee8:	bd30      	pop	{r4, r5, pc}
  407eea:	fa21 f004 	lsr.w	r0, r1, r4
  407eee:	4629      	mov	r1, r5
  407ef0:	bd30      	pop	{r4, r5, pc}
  407ef2:	f094 0f00 	teq	r4, #0
  407ef6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407efa:	bf06      	itte	eq
  407efc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407f00:	3401      	addeq	r4, #1
  407f02:	3d01      	subne	r5, #1
  407f04:	e74e      	b.n	407da4 <__adddf3+0x8c>
  407f06:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407f0a:	bf18      	it	ne
  407f0c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407f10:	d029      	beq.n	407f66 <__adddf3+0x24e>
  407f12:	ea94 0f05 	teq	r4, r5
  407f16:	bf08      	it	eq
  407f18:	ea90 0f02 	teqeq	r0, r2
  407f1c:	d005      	beq.n	407f2a <__adddf3+0x212>
  407f1e:	ea54 0c00 	orrs.w	ip, r4, r0
  407f22:	bf04      	itt	eq
  407f24:	4619      	moveq	r1, r3
  407f26:	4610      	moveq	r0, r2
  407f28:	bd30      	pop	{r4, r5, pc}
  407f2a:	ea91 0f03 	teq	r1, r3
  407f2e:	bf1e      	ittt	ne
  407f30:	2100      	movne	r1, #0
  407f32:	2000      	movne	r0, #0
  407f34:	bd30      	popne	{r4, r5, pc}
  407f36:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407f3a:	d105      	bne.n	407f48 <__adddf3+0x230>
  407f3c:	0040      	lsls	r0, r0, #1
  407f3e:	4149      	adcs	r1, r1
  407f40:	bf28      	it	cs
  407f42:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407f46:	bd30      	pop	{r4, r5, pc}
  407f48:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407f4c:	bf3c      	itt	cc
  407f4e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407f52:	bd30      	popcc	{r4, r5, pc}
  407f54:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407f58:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407f5c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407f60:	f04f 0000 	mov.w	r0, #0
  407f64:	bd30      	pop	{r4, r5, pc}
  407f66:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407f6a:	bf1a      	itte	ne
  407f6c:	4619      	movne	r1, r3
  407f6e:	4610      	movne	r0, r2
  407f70:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407f74:	bf1c      	itt	ne
  407f76:	460b      	movne	r3, r1
  407f78:	4602      	movne	r2, r0
  407f7a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407f7e:	bf06      	itte	eq
  407f80:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407f84:	ea91 0f03 	teqeq	r1, r3
  407f88:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407f8c:	bd30      	pop	{r4, r5, pc}
  407f8e:	bf00      	nop

00407f90 <__aeabi_ui2d>:
  407f90:	f090 0f00 	teq	r0, #0
  407f94:	bf04      	itt	eq
  407f96:	2100      	moveq	r1, #0
  407f98:	4770      	bxeq	lr
  407f9a:	b530      	push	{r4, r5, lr}
  407f9c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407fa0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407fa4:	f04f 0500 	mov.w	r5, #0
  407fa8:	f04f 0100 	mov.w	r1, #0
  407fac:	e750      	b.n	407e50 <__adddf3+0x138>
  407fae:	bf00      	nop

00407fb0 <__aeabi_i2d>:
  407fb0:	f090 0f00 	teq	r0, #0
  407fb4:	bf04      	itt	eq
  407fb6:	2100      	moveq	r1, #0
  407fb8:	4770      	bxeq	lr
  407fba:	b530      	push	{r4, r5, lr}
  407fbc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407fc0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407fc4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407fc8:	bf48      	it	mi
  407fca:	4240      	negmi	r0, r0
  407fcc:	f04f 0100 	mov.w	r1, #0
  407fd0:	e73e      	b.n	407e50 <__adddf3+0x138>
  407fd2:	bf00      	nop

00407fd4 <__aeabi_f2d>:
  407fd4:	0042      	lsls	r2, r0, #1
  407fd6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407fda:	ea4f 0131 	mov.w	r1, r1, rrx
  407fde:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407fe2:	bf1f      	itttt	ne
  407fe4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407fe8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407fec:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407ff0:	4770      	bxne	lr
  407ff2:	f092 0f00 	teq	r2, #0
  407ff6:	bf14      	ite	ne
  407ff8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407ffc:	4770      	bxeq	lr
  407ffe:	b530      	push	{r4, r5, lr}
  408000:	f44f 7460 	mov.w	r4, #896	; 0x380
  408004:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408008:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40800c:	e720      	b.n	407e50 <__adddf3+0x138>
  40800e:	bf00      	nop

00408010 <__aeabi_ul2d>:
  408010:	ea50 0201 	orrs.w	r2, r0, r1
  408014:	bf08      	it	eq
  408016:	4770      	bxeq	lr
  408018:	b530      	push	{r4, r5, lr}
  40801a:	f04f 0500 	mov.w	r5, #0
  40801e:	e00a      	b.n	408036 <__aeabi_l2d+0x16>

00408020 <__aeabi_l2d>:
  408020:	ea50 0201 	orrs.w	r2, r0, r1
  408024:	bf08      	it	eq
  408026:	4770      	bxeq	lr
  408028:	b530      	push	{r4, r5, lr}
  40802a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40802e:	d502      	bpl.n	408036 <__aeabi_l2d+0x16>
  408030:	4240      	negs	r0, r0
  408032:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408036:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40803a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40803e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  408042:	f43f aedc 	beq.w	407dfe <__adddf3+0xe6>
  408046:	f04f 0203 	mov.w	r2, #3
  40804a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40804e:	bf18      	it	ne
  408050:	3203      	addne	r2, #3
  408052:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408056:	bf18      	it	ne
  408058:	3203      	addne	r2, #3
  40805a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40805e:	f1c2 0320 	rsb	r3, r2, #32
  408062:	fa00 fc03 	lsl.w	ip, r0, r3
  408066:	fa20 f002 	lsr.w	r0, r0, r2
  40806a:	fa01 fe03 	lsl.w	lr, r1, r3
  40806e:	ea40 000e 	orr.w	r0, r0, lr
  408072:	fa21 f102 	lsr.w	r1, r1, r2
  408076:	4414      	add	r4, r2
  408078:	e6c1      	b.n	407dfe <__adddf3+0xe6>
  40807a:	bf00      	nop

0040807c <__aeabi_dmul>:
  40807c:	b570      	push	{r4, r5, r6, lr}
  40807e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408082:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408086:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40808a:	bf1d      	ittte	ne
  40808c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408090:	ea94 0f0c 	teqne	r4, ip
  408094:	ea95 0f0c 	teqne	r5, ip
  408098:	f000 f8de 	bleq	408258 <__aeabi_dmul+0x1dc>
  40809c:	442c      	add	r4, r5
  40809e:	ea81 0603 	eor.w	r6, r1, r3
  4080a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4080a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4080aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4080ae:	bf18      	it	ne
  4080b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4080b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4080b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4080bc:	d038      	beq.n	408130 <__aeabi_dmul+0xb4>
  4080be:	fba0 ce02 	umull	ip, lr, r0, r2
  4080c2:	f04f 0500 	mov.w	r5, #0
  4080c6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4080ca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4080ce:	fbe0 e503 	umlal	lr, r5, r0, r3
  4080d2:	f04f 0600 	mov.w	r6, #0
  4080d6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4080da:	f09c 0f00 	teq	ip, #0
  4080de:	bf18      	it	ne
  4080e0:	f04e 0e01 	orrne.w	lr, lr, #1
  4080e4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4080e8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4080ec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4080f0:	d204      	bcs.n	4080fc <__aeabi_dmul+0x80>
  4080f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4080f6:	416d      	adcs	r5, r5
  4080f8:	eb46 0606 	adc.w	r6, r6, r6
  4080fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408100:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408104:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408108:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40810c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408110:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408114:	bf88      	it	hi
  408116:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40811a:	d81e      	bhi.n	40815a <__aeabi_dmul+0xde>
  40811c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408120:	bf08      	it	eq
  408122:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408126:	f150 0000 	adcs.w	r0, r0, #0
  40812a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40812e:	bd70      	pop	{r4, r5, r6, pc}
  408130:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408134:	ea46 0101 	orr.w	r1, r6, r1
  408138:	ea40 0002 	orr.w	r0, r0, r2
  40813c:	ea81 0103 	eor.w	r1, r1, r3
  408140:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408144:	bfc2      	ittt	gt
  408146:	ebd4 050c 	rsbsgt	r5, r4, ip
  40814a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40814e:	bd70      	popgt	{r4, r5, r6, pc}
  408150:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408154:	f04f 0e00 	mov.w	lr, #0
  408158:	3c01      	subs	r4, #1
  40815a:	f300 80ab 	bgt.w	4082b4 <__aeabi_dmul+0x238>
  40815e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408162:	bfde      	ittt	le
  408164:	2000      	movle	r0, #0
  408166:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40816a:	bd70      	pople	{r4, r5, r6, pc}
  40816c:	f1c4 0400 	rsb	r4, r4, #0
  408170:	3c20      	subs	r4, #32
  408172:	da35      	bge.n	4081e0 <__aeabi_dmul+0x164>
  408174:	340c      	adds	r4, #12
  408176:	dc1b      	bgt.n	4081b0 <__aeabi_dmul+0x134>
  408178:	f104 0414 	add.w	r4, r4, #20
  40817c:	f1c4 0520 	rsb	r5, r4, #32
  408180:	fa00 f305 	lsl.w	r3, r0, r5
  408184:	fa20 f004 	lsr.w	r0, r0, r4
  408188:	fa01 f205 	lsl.w	r2, r1, r5
  40818c:	ea40 0002 	orr.w	r0, r0, r2
  408190:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408194:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408198:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40819c:	fa21 f604 	lsr.w	r6, r1, r4
  4081a0:	eb42 0106 	adc.w	r1, r2, r6
  4081a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4081a8:	bf08      	it	eq
  4081aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4081ae:	bd70      	pop	{r4, r5, r6, pc}
  4081b0:	f1c4 040c 	rsb	r4, r4, #12
  4081b4:	f1c4 0520 	rsb	r5, r4, #32
  4081b8:	fa00 f304 	lsl.w	r3, r0, r4
  4081bc:	fa20 f005 	lsr.w	r0, r0, r5
  4081c0:	fa01 f204 	lsl.w	r2, r1, r4
  4081c4:	ea40 0002 	orr.w	r0, r0, r2
  4081c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4081cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4081d0:	f141 0100 	adc.w	r1, r1, #0
  4081d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4081d8:	bf08      	it	eq
  4081da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4081de:	bd70      	pop	{r4, r5, r6, pc}
  4081e0:	f1c4 0520 	rsb	r5, r4, #32
  4081e4:	fa00 f205 	lsl.w	r2, r0, r5
  4081e8:	ea4e 0e02 	orr.w	lr, lr, r2
  4081ec:	fa20 f304 	lsr.w	r3, r0, r4
  4081f0:	fa01 f205 	lsl.w	r2, r1, r5
  4081f4:	ea43 0302 	orr.w	r3, r3, r2
  4081f8:	fa21 f004 	lsr.w	r0, r1, r4
  4081fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408200:	fa21 f204 	lsr.w	r2, r1, r4
  408204:	ea20 0002 	bic.w	r0, r0, r2
  408208:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40820c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408210:	bf08      	it	eq
  408212:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408216:	bd70      	pop	{r4, r5, r6, pc}
  408218:	f094 0f00 	teq	r4, #0
  40821c:	d10f      	bne.n	40823e <__aeabi_dmul+0x1c2>
  40821e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408222:	0040      	lsls	r0, r0, #1
  408224:	eb41 0101 	adc.w	r1, r1, r1
  408228:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40822c:	bf08      	it	eq
  40822e:	3c01      	subeq	r4, #1
  408230:	d0f7      	beq.n	408222 <__aeabi_dmul+0x1a6>
  408232:	ea41 0106 	orr.w	r1, r1, r6
  408236:	f095 0f00 	teq	r5, #0
  40823a:	bf18      	it	ne
  40823c:	4770      	bxne	lr
  40823e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408242:	0052      	lsls	r2, r2, #1
  408244:	eb43 0303 	adc.w	r3, r3, r3
  408248:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40824c:	bf08      	it	eq
  40824e:	3d01      	subeq	r5, #1
  408250:	d0f7      	beq.n	408242 <__aeabi_dmul+0x1c6>
  408252:	ea43 0306 	orr.w	r3, r3, r6
  408256:	4770      	bx	lr
  408258:	ea94 0f0c 	teq	r4, ip
  40825c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408260:	bf18      	it	ne
  408262:	ea95 0f0c 	teqne	r5, ip
  408266:	d00c      	beq.n	408282 <__aeabi_dmul+0x206>
  408268:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40826c:	bf18      	it	ne
  40826e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408272:	d1d1      	bne.n	408218 <__aeabi_dmul+0x19c>
  408274:	ea81 0103 	eor.w	r1, r1, r3
  408278:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40827c:	f04f 0000 	mov.w	r0, #0
  408280:	bd70      	pop	{r4, r5, r6, pc}
  408282:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408286:	bf06      	itte	eq
  408288:	4610      	moveq	r0, r2
  40828a:	4619      	moveq	r1, r3
  40828c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408290:	d019      	beq.n	4082c6 <__aeabi_dmul+0x24a>
  408292:	ea94 0f0c 	teq	r4, ip
  408296:	d102      	bne.n	40829e <__aeabi_dmul+0x222>
  408298:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40829c:	d113      	bne.n	4082c6 <__aeabi_dmul+0x24a>
  40829e:	ea95 0f0c 	teq	r5, ip
  4082a2:	d105      	bne.n	4082b0 <__aeabi_dmul+0x234>
  4082a4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4082a8:	bf1c      	itt	ne
  4082aa:	4610      	movne	r0, r2
  4082ac:	4619      	movne	r1, r3
  4082ae:	d10a      	bne.n	4082c6 <__aeabi_dmul+0x24a>
  4082b0:	ea81 0103 	eor.w	r1, r1, r3
  4082b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4082b8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4082bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4082c0:	f04f 0000 	mov.w	r0, #0
  4082c4:	bd70      	pop	{r4, r5, r6, pc}
  4082c6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4082ca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4082ce:	bd70      	pop	{r4, r5, r6, pc}

004082d0 <__aeabi_ddiv>:
  4082d0:	b570      	push	{r4, r5, r6, lr}
  4082d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4082d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4082da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4082de:	bf1d      	ittte	ne
  4082e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4082e4:	ea94 0f0c 	teqne	r4, ip
  4082e8:	ea95 0f0c 	teqne	r5, ip
  4082ec:	f000 f8a7 	bleq	40843e <__aeabi_ddiv+0x16e>
  4082f0:	eba4 0405 	sub.w	r4, r4, r5
  4082f4:	ea81 0e03 	eor.w	lr, r1, r3
  4082f8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4082fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408300:	f000 8088 	beq.w	408414 <__aeabi_ddiv+0x144>
  408304:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408308:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40830c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408310:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408314:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408318:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40831c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408320:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408324:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408328:	429d      	cmp	r5, r3
  40832a:	bf08      	it	eq
  40832c:	4296      	cmpeq	r6, r2
  40832e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408332:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408336:	d202      	bcs.n	40833e <__aeabi_ddiv+0x6e>
  408338:	085b      	lsrs	r3, r3, #1
  40833a:	ea4f 0232 	mov.w	r2, r2, rrx
  40833e:	1ab6      	subs	r6, r6, r2
  408340:	eb65 0503 	sbc.w	r5, r5, r3
  408344:	085b      	lsrs	r3, r3, #1
  408346:	ea4f 0232 	mov.w	r2, r2, rrx
  40834a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40834e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408352:	ebb6 0e02 	subs.w	lr, r6, r2
  408356:	eb75 0e03 	sbcs.w	lr, r5, r3
  40835a:	bf22      	ittt	cs
  40835c:	1ab6      	subcs	r6, r6, r2
  40835e:	4675      	movcs	r5, lr
  408360:	ea40 000c 	orrcs.w	r0, r0, ip
  408364:	085b      	lsrs	r3, r3, #1
  408366:	ea4f 0232 	mov.w	r2, r2, rrx
  40836a:	ebb6 0e02 	subs.w	lr, r6, r2
  40836e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408372:	bf22      	ittt	cs
  408374:	1ab6      	subcs	r6, r6, r2
  408376:	4675      	movcs	r5, lr
  408378:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40837c:	085b      	lsrs	r3, r3, #1
  40837e:	ea4f 0232 	mov.w	r2, r2, rrx
  408382:	ebb6 0e02 	subs.w	lr, r6, r2
  408386:	eb75 0e03 	sbcs.w	lr, r5, r3
  40838a:	bf22      	ittt	cs
  40838c:	1ab6      	subcs	r6, r6, r2
  40838e:	4675      	movcs	r5, lr
  408390:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408394:	085b      	lsrs	r3, r3, #1
  408396:	ea4f 0232 	mov.w	r2, r2, rrx
  40839a:	ebb6 0e02 	subs.w	lr, r6, r2
  40839e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4083a2:	bf22      	ittt	cs
  4083a4:	1ab6      	subcs	r6, r6, r2
  4083a6:	4675      	movcs	r5, lr
  4083a8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4083ac:	ea55 0e06 	orrs.w	lr, r5, r6
  4083b0:	d018      	beq.n	4083e4 <__aeabi_ddiv+0x114>
  4083b2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4083b6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4083ba:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4083be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4083c2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4083c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4083ca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4083ce:	d1c0      	bne.n	408352 <__aeabi_ddiv+0x82>
  4083d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4083d4:	d10b      	bne.n	4083ee <__aeabi_ddiv+0x11e>
  4083d6:	ea41 0100 	orr.w	r1, r1, r0
  4083da:	f04f 0000 	mov.w	r0, #0
  4083de:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4083e2:	e7b6      	b.n	408352 <__aeabi_ddiv+0x82>
  4083e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4083e8:	bf04      	itt	eq
  4083ea:	4301      	orreq	r1, r0
  4083ec:	2000      	moveq	r0, #0
  4083ee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4083f2:	bf88      	it	hi
  4083f4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4083f8:	f63f aeaf 	bhi.w	40815a <__aeabi_dmul+0xde>
  4083fc:	ebb5 0c03 	subs.w	ip, r5, r3
  408400:	bf04      	itt	eq
  408402:	ebb6 0c02 	subseq.w	ip, r6, r2
  408406:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40840a:	f150 0000 	adcs.w	r0, r0, #0
  40840e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408412:	bd70      	pop	{r4, r5, r6, pc}
  408414:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408418:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40841c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408420:	bfc2      	ittt	gt
  408422:	ebd4 050c 	rsbsgt	r5, r4, ip
  408426:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40842a:	bd70      	popgt	{r4, r5, r6, pc}
  40842c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408430:	f04f 0e00 	mov.w	lr, #0
  408434:	3c01      	subs	r4, #1
  408436:	e690      	b.n	40815a <__aeabi_dmul+0xde>
  408438:	ea45 0e06 	orr.w	lr, r5, r6
  40843c:	e68d      	b.n	40815a <__aeabi_dmul+0xde>
  40843e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408442:	ea94 0f0c 	teq	r4, ip
  408446:	bf08      	it	eq
  408448:	ea95 0f0c 	teqeq	r5, ip
  40844c:	f43f af3b 	beq.w	4082c6 <__aeabi_dmul+0x24a>
  408450:	ea94 0f0c 	teq	r4, ip
  408454:	d10a      	bne.n	40846c <__aeabi_ddiv+0x19c>
  408456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40845a:	f47f af34 	bne.w	4082c6 <__aeabi_dmul+0x24a>
  40845e:	ea95 0f0c 	teq	r5, ip
  408462:	f47f af25 	bne.w	4082b0 <__aeabi_dmul+0x234>
  408466:	4610      	mov	r0, r2
  408468:	4619      	mov	r1, r3
  40846a:	e72c      	b.n	4082c6 <__aeabi_dmul+0x24a>
  40846c:	ea95 0f0c 	teq	r5, ip
  408470:	d106      	bne.n	408480 <__aeabi_ddiv+0x1b0>
  408472:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408476:	f43f aefd 	beq.w	408274 <__aeabi_dmul+0x1f8>
  40847a:	4610      	mov	r0, r2
  40847c:	4619      	mov	r1, r3
  40847e:	e722      	b.n	4082c6 <__aeabi_dmul+0x24a>
  408480:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408484:	bf18      	it	ne
  408486:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40848a:	f47f aec5 	bne.w	408218 <__aeabi_dmul+0x19c>
  40848e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408492:	f47f af0d 	bne.w	4082b0 <__aeabi_dmul+0x234>
  408496:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40849a:	f47f aeeb 	bne.w	408274 <__aeabi_dmul+0x1f8>
  40849e:	e712      	b.n	4082c6 <__aeabi_dmul+0x24a>

004084a0 <__gedf2>:
  4084a0:	f04f 3cff 	mov.w	ip, #4294967295
  4084a4:	e006      	b.n	4084b4 <__cmpdf2+0x4>
  4084a6:	bf00      	nop

004084a8 <__ledf2>:
  4084a8:	f04f 0c01 	mov.w	ip, #1
  4084ac:	e002      	b.n	4084b4 <__cmpdf2+0x4>
  4084ae:	bf00      	nop

004084b0 <__cmpdf2>:
  4084b0:	f04f 0c01 	mov.w	ip, #1
  4084b4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4084b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4084bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4084c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4084c4:	bf18      	it	ne
  4084c6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4084ca:	d01b      	beq.n	408504 <__cmpdf2+0x54>
  4084cc:	b001      	add	sp, #4
  4084ce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4084d2:	bf0c      	ite	eq
  4084d4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4084d8:	ea91 0f03 	teqne	r1, r3
  4084dc:	bf02      	ittt	eq
  4084de:	ea90 0f02 	teqeq	r0, r2
  4084e2:	2000      	moveq	r0, #0
  4084e4:	4770      	bxeq	lr
  4084e6:	f110 0f00 	cmn.w	r0, #0
  4084ea:	ea91 0f03 	teq	r1, r3
  4084ee:	bf58      	it	pl
  4084f0:	4299      	cmppl	r1, r3
  4084f2:	bf08      	it	eq
  4084f4:	4290      	cmpeq	r0, r2
  4084f6:	bf2c      	ite	cs
  4084f8:	17d8      	asrcs	r0, r3, #31
  4084fa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4084fe:	f040 0001 	orr.w	r0, r0, #1
  408502:	4770      	bx	lr
  408504:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408508:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40850c:	d102      	bne.n	408514 <__cmpdf2+0x64>
  40850e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408512:	d107      	bne.n	408524 <__cmpdf2+0x74>
  408514:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408518:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40851c:	d1d6      	bne.n	4084cc <__cmpdf2+0x1c>
  40851e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408522:	d0d3      	beq.n	4084cc <__cmpdf2+0x1c>
  408524:	f85d 0b04 	ldr.w	r0, [sp], #4
  408528:	4770      	bx	lr
  40852a:	bf00      	nop

0040852c <__aeabi_cdrcmple>:
  40852c:	4684      	mov	ip, r0
  40852e:	4610      	mov	r0, r2
  408530:	4662      	mov	r2, ip
  408532:	468c      	mov	ip, r1
  408534:	4619      	mov	r1, r3
  408536:	4663      	mov	r3, ip
  408538:	e000      	b.n	40853c <__aeabi_cdcmpeq>
  40853a:	bf00      	nop

0040853c <__aeabi_cdcmpeq>:
  40853c:	b501      	push	{r0, lr}
  40853e:	f7ff ffb7 	bl	4084b0 <__cmpdf2>
  408542:	2800      	cmp	r0, #0
  408544:	bf48      	it	mi
  408546:	f110 0f00 	cmnmi.w	r0, #0
  40854a:	bd01      	pop	{r0, pc}

0040854c <__aeabi_dcmpeq>:
  40854c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408550:	f7ff fff4 	bl	40853c <__aeabi_cdcmpeq>
  408554:	bf0c      	ite	eq
  408556:	2001      	moveq	r0, #1
  408558:	2000      	movne	r0, #0
  40855a:	f85d fb08 	ldr.w	pc, [sp], #8
  40855e:	bf00      	nop

00408560 <__aeabi_dcmplt>:
  408560:	f84d ed08 	str.w	lr, [sp, #-8]!
  408564:	f7ff ffea 	bl	40853c <__aeabi_cdcmpeq>
  408568:	bf34      	ite	cc
  40856a:	2001      	movcc	r0, #1
  40856c:	2000      	movcs	r0, #0
  40856e:	f85d fb08 	ldr.w	pc, [sp], #8
  408572:	bf00      	nop

00408574 <__aeabi_dcmple>:
  408574:	f84d ed08 	str.w	lr, [sp, #-8]!
  408578:	f7ff ffe0 	bl	40853c <__aeabi_cdcmpeq>
  40857c:	bf94      	ite	ls
  40857e:	2001      	movls	r0, #1
  408580:	2000      	movhi	r0, #0
  408582:	f85d fb08 	ldr.w	pc, [sp], #8
  408586:	bf00      	nop

00408588 <__aeabi_dcmpge>:
  408588:	f84d ed08 	str.w	lr, [sp, #-8]!
  40858c:	f7ff ffce 	bl	40852c <__aeabi_cdrcmple>
  408590:	bf94      	ite	ls
  408592:	2001      	movls	r0, #1
  408594:	2000      	movhi	r0, #0
  408596:	f85d fb08 	ldr.w	pc, [sp], #8
  40859a:	bf00      	nop

0040859c <__aeabi_dcmpgt>:
  40859c:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085a0:	f7ff ffc4 	bl	40852c <__aeabi_cdrcmple>
  4085a4:	bf34      	ite	cc
  4085a6:	2001      	movcc	r0, #1
  4085a8:	2000      	movcs	r0, #0
  4085aa:	f85d fb08 	ldr.w	pc, [sp], #8
  4085ae:	bf00      	nop

004085b0 <__aeabi_dcmpun>:
  4085b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4085b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085b8:	d102      	bne.n	4085c0 <__aeabi_dcmpun+0x10>
  4085ba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4085be:	d10a      	bne.n	4085d6 <__aeabi_dcmpun+0x26>
  4085c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4085c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085c8:	d102      	bne.n	4085d0 <__aeabi_dcmpun+0x20>
  4085ca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4085ce:	d102      	bne.n	4085d6 <__aeabi_dcmpun+0x26>
  4085d0:	f04f 0000 	mov.w	r0, #0
  4085d4:	4770      	bx	lr
  4085d6:	f04f 0001 	mov.w	r0, #1
  4085da:	4770      	bx	lr

004085dc <__aeabi_d2iz>:
  4085dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4085e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4085e4:	d215      	bcs.n	408612 <__aeabi_d2iz+0x36>
  4085e6:	d511      	bpl.n	40860c <__aeabi_d2iz+0x30>
  4085e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4085ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4085f0:	d912      	bls.n	408618 <__aeabi_d2iz+0x3c>
  4085f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4085f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4085fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4085fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408602:	fa23 f002 	lsr.w	r0, r3, r2
  408606:	bf18      	it	ne
  408608:	4240      	negne	r0, r0
  40860a:	4770      	bx	lr
  40860c:	f04f 0000 	mov.w	r0, #0
  408610:	4770      	bx	lr
  408612:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408616:	d105      	bne.n	408624 <__aeabi_d2iz+0x48>
  408618:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40861c:	bf08      	it	eq
  40861e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408622:	4770      	bx	lr
  408624:	f04f 0000 	mov.w	r0, #0
  408628:	4770      	bx	lr
  40862a:	bf00      	nop

0040862c <OV2640_JPEG_INIT>:
  40862c:	00ff ff2c df2e 01ff 323c 0311 0209 2804     ..,.....<2.....(
  40863c:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  40864c:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  40865c:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  40866c:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  40867c:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  40868c:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  40869c:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  4086ac:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  4086bc:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  4086cc:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  4086dc:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  4086ec:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  4086fc:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  40870c:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  40871c:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  40872c:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  40873c:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  40874c:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  40875c:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  40876c:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  40877c:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  40878c:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  40879c:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

004087ac <OV2640_YUV422>:
  4087ac:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  4087bc:	0000 ffff                                   ....

004087c0 <OV2640_JPEG>:
  4087c0:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  4087d0:	ffff 0000                                   ....

004087d4 <OV2640_JPEG_320x240>:
  4087d4:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  4087e4:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  4087f4:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  408804:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  408814:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

00408824 <OV2640_JPEG_640x480>:
  408824:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408834:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408844:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408854:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  408864:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  408874:	ffff 0000                                   ....

00408878 <OV2640_JPEG_800x600>:
  408878:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408888:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408898:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4088a8:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  4088b8:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  4088c8:	ffff 0000                                   ....

004088cc <OV2640_JPEG_1024x768>:
  4088cc:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4088dc:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4088ec:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4088fc:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  40890c:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

0040891c <OV2640_JPEG_1280x1024>:
  40891c:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  40892c:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  40893c:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  40894c:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  40895c:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  40896c:	ffff 0000                                   ....

00408970 <OV2640_JPEG_1600x1200>:
  408970:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408980:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408990:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4089a0:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  4089b0:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  4089c0:	ffff 0000                                   ....

004089c4 <OV2640_QVGA_YUV422_10FPS>:
  4089c4:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  4089d4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4089e4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4089f4:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408a04:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408a14:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408a24:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408a34:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408a44:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408a54:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408a64:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408a74:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408a84:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408a94:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408aa4:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408ab4 <OV2640_QVGA_YUV422_15FPS>:
  408ab4:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  408ac4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408ad4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408ae4:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408af4:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408b04:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408b14:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408b24:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408b34:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408b44:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408b54:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408b64:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408b74:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408b84:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408b94:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408ba4 <OV2640_QVGA_YUV422_20FPS>:
  408ba4:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408bb4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408bc4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408bd4:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408be4:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408bf4:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408c04:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408c14:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408c24:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408c34:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408c44:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408c54:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408c64:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408c74:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408c84:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408c94 <OV2640_QVGA_YUV422_30FPS>:
  408c94:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  408ca4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408cb4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408cc4:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408cd4:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408ce4:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408cf4:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408d04:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408d14:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408d24:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408d34:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408d44:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408d54:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408d64:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408d74:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408d84 <OV2640_QVGA_RGB888>:
  408d84:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408d94:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408da4:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408db4:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408dc4:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408dd4:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408de4:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408df4:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408e04:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408e14:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408e24:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408e34:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408e44:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408e54:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  408e64:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408e74:	0228 ffff                                   (...

00408e78 <OV2640_QQVGA_YUV422>:
  408e78:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  408e88:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  408e98:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  408ea8:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  408eb8:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  408ec8:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  408ed8:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  408ee8:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  408ef8:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  408f08:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408f18:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408f28:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408f38:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408f48:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  408f58:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  408f68:	00d9 ffff                                   ....

00408f6c <OV2640_QQVGA_RGB888>:
  408f6c:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408f7c:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408f8c:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408f9c:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408fac:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408fbc:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408fcc:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408fdc:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408fec:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408ffc:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  40900c:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  40901c:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  40902c:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  40903c:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  40904c:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  40905c:	0228 ffff                                   (...

00409060 <OV2640_TEST_PATTERN>:
  409060:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  409070:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  409080:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  409090:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4090a0:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4090b0:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4090c0:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  4090d0:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  4090e0:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  4090f0:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  409100:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  409110:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  409120:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  409130:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  409140:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  409150:	0228 ffff                                   (...

00409154 <OV2640_VGA_YUV422_20FPS>:
  409154:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  409164:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  409174:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  409184:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  409194:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4091a4:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4091b4:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4091c4:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4091d4:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4091e4:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4091f4:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  409204:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  409214:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  409224:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  409234:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...
  409244:	1000 000e 00c0 0000 0800 0000 0000 0000     ................
	...
  40925c:	435b 6f6c 6573 3a64 0020 0000 0a0d 0000     [Closed: .......
  40926c:	7277 7469 2065 6425 2520 0d64 000a 0000     write %d %d.....
  40927c:	6f43 6d6d 6e61 2064 6166 6c69 6465 0000     Command failed..
  40928c:	6c63 736f 2065 6c61 0d6c 000a 7468 7074     close all...http
  40929c:	705f 736f 2074 6f2d 6820 7474 7370 2f3a     _post -o https:/
  4092ac:	622f 6769 7262 746f 6568 7372 6565 2e73     /bigbrothersees.
  4092bc:	656d 702f 736f 5f74 6d69 6761 2065 7061     me/post_image ap
  4092cc:	6c70 6369 7461 6f69 2f6e 736a 6e6f 0a0d     plication/json..
  4092dc:	0000 0000 7468 7074 615f 6464 685f 6165     ....http_add_hea
  4092ec:	6564 2072 2030 656d 7373 6761 2d65 7974     der 0 message-ty
  4092fc:	6570 6920 616d 6567 622d 6e69 0a0d 0000     pe image-bin....
  40930c:	7277 7469 2065 2030 6425 0a0d 0000 0000     write 0 %d......
  40931c:	7468 7074 725f 6165 5f64 7473 7461 7375     http_read_status
  40932c:	3020 0a0d 0000 0000 704f 6e65 6465 0000      0......Opened..
  40933c:	704f 6e65 6465 203a 0000 0000 6577 7362     Opened: ....webs
  40934c:	636f 656b 5f74 6c63 6569 746e 2d20 2066     ocket_client -f 
  40935c:	6962 206e 7377 3a73 2f2f 6962 6267 6f72     bin wss://bigbro
  40936c:	6874 7265 6573 7365 6d2e 2f65 6f73 7275     thersees.me/sour
  40937c:	6563 615f 6475 6f69 735f 636f 656b 0d74     ce_audio_socket.
  40938c:	000a 0000 7553 6363 7365 0073 6466 2065     ....Success.fde 
  40939c:	6162 6d74 6e61 742e 7478 0a0d 0000 0000     batman.txt......
  4093ac:	6366 2072 6162 6d74 6e61 742e 7478 2520     fcr batman.txt %
  4093bc:	0d64 000a 6425 5720 4245 0043 696c 7473     d...%d WEBC.list
  4093cc:	0a0d 0000 6573 7574 2070 6577 0d62 000a     ....setup web...
  4093dc:	415b 7373 636f 6169 6574 5d64 0a0d 0000     [Associated]....
  4093ec:	6567 2074 7973 7473 6d65 732e 6661 6d65     get system.safem
  4093fc:	646f 2e65 7473 7461 7375 0a0d 0000 0000     ode.status......
  40940c:	6166 6c75 7374 705f 6972 746e 0a0d 0000     faults_print....
  40941c:	6166 6c75 7374 725f 7365 7465 0a0d 0000     faults_reset....
  40942c:	6572 6f62 746f 0a0d 0000 0000 6573 2074     reboot......set 
  40943c:	7973 6320 7020 6f20 6666 0a0d 0000 0000     sy c p off......
  40944c:	696c 7473 0a0d 0000 0023 0000 4557 5342     list....#...WEBS
  40945c:	0000 0000 7277 7469 2065 6325 3120 0a0d     ....write %c 1..
  40946c:	0000 0000 0030 0000 7341 6f73 6963 7461     ....0...Associat
  40947c:	6465 005d 6572 6f62 746f 0a0d 0000 0000     ed].reboot......
  40948c:	6553 2074 4b4f 0000 6573 2074 7973 6320     Set OK..set sy c
  40949c:	7020 6f20 6666 0a0d 0000 0000 6573 2074      p off......set 
  4094ac:	7973 6320 6520 6f20 6666 0a0d 0000 0000     sy c e off......
  4094bc:	7553 6363 7365 0073 6c63 736f 2065 6c61     Success.close al
  4094cc:	0d6c 000a                                   l...

004094d0 <_global_impure_ptr>:
  4094d0:	0018 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  4094e0:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  4094f0:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  409500:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  409510:	296c 0000 0030 0000                         l)..0...

00409518 <blanks.7208>:
  409518:	2020 2020 2020 2020 2020 2020 2020 2020                     

00409528 <zeroes.7209>:
  409528:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409538:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  409548:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

00409558 <__mprec_bigtens>:
  409558:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409568:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409578:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409580 <__mprec_tens>:
  409580:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409590:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4095a0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4095b0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4095c0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4095d0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4095e0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4095f0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409600:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409610:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409620:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409630:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409640:	9db4 79d9 7843 44ea                         ...yCx.D

00409648 <p05.6040>:
  409648:	0005 0000 0019 0000 007d 0000               ........}...

00409654 <_ctype_>:
  409654:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  409664:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409674:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  409684:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  409694:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4096a4:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4096b4:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4096c4:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4096d4:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00409758 <_init>:
  409758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40975a:	bf00      	nop
  40975c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40975e:	bc08      	pop	{r3}
  409760:	469e      	mov	lr, r3
  409762:	4770      	bx	lr

00409764 <__init_array_start>:
  409764:	004055b1 	.word	0x004055b1

00409768 <__frame_dummy_init_array_entry>:
  409768:	004000f1                                ..@.

0040976c <_fini>:
  40976c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40976e:	bf00      	nop
  409770:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409772:	bc08      	pop	{r3}
  409774:	469e      	mov	lr, r3
  409776:	4770      	bx	lr

00409778 <__fini_array_start>:
  409778:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__global_locale>:
20000440:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000460:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000480:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004a0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004c0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200004e0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000500:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000520:	7bed 0040 6d69 0040 0000 0000 9654 0040     .{@.im@.....T.@.
20000530:	9554 0040 94f4 0040 94f4 0040 94f4 0040     T.@...@...@...@.
20000540:	94f4 0040 94f4 0040 94f4 0040 94f4 0040     ..@...@...@...@.
20000550:	94f4 0040 94f4 0040 ffff ffff ffff ffff     ..@...@.........
20000560:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20000588:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

200005ac <__malloc_av_>:
	...
200005b4:	05ac 2000 05ac 2000 05b4 2000 05b4 2000     ... ... ... ... 
200005c4:	05bc 2000 05bc 2000 05c4 2000 05c4 2000     ... ... ... ... 
200005d4:	05cc 2000 05cc 2000 05d4 2000 05d4 2000     ... ... ... ... 
200005e4:	05dc 2000 05dc 2000 05e4 2000 05e4 2000     ... ... ... ... 
200005f4:	05ec 2000 05ec 2000 05f4 2000 05f4 2000     ... ... ... ... 
20000604:	05fc 2000 05fc 2000 0604 2000 0604 2000     ... ... ... ... 
20000614:	060c 2000 060c 2000 0614 2000 0614 2000     ... ... ... ... 
20000624:	061c 2000 061c 2000 0624 2000 0624 2000     ... ... $.. $.. 
20000634:	062c 2000 062c 2000 0634 2000 0634 2000     ,.. ,.. 4.. 4.. 
20000644:	063c 2000 063c 2000 0644 2000 0644 2000     <.. <.. D.. D.. 
20000654:	064c 2000 064c 2000 0654 2000 0654 2000     L.. L.. T.. T.. 
20000664:	065c 2000 065c 2000 0664 2000 0664 2000     \.. \.. d.. d.. 
20000674:	066c 2000 066c 2000 0674 2000 0674 2000     l.. l.. t.. t.. 
20000684:	067c 2000 067c 2000 0684 2000 0684 2000     |.. |.. ... ... 
20000694:	068c 2000 068c 2000 0694 2000 0694 2000     ... ... ... ... 
200006a4:	069c 2000 069c 2000 06a4 2000 06a4 2000     ... ... ... ... 
200006b4:	06ac 2000 06ac 2000 06b4 2000 06b4 2000     ... ... ... ... 
200006c4:	06bc 2000 06bc 2000 06c4 2000 06c4 2000     ... ... ... ... 
200006d4:	06cc 2000 06cc 2000 06d4 2000 06d4 2000     ... ... ... ... 
200006e4:	06dc 2000 06dc 2000 06e4 2000 06e4 2000     ... ... ... ... 
200006f4:	06ec 2000 06ec 2000 06f4 2000 06f4 2000     ... ... ... ... 
20000704:	06fc 2000 06fc 2000 0704 2000 0704 2000     ... ... ... ... 
20000714:	070c 2000 070c 2000 0714 2000 0714 2000     ... ... ... ... 
20000724:	071c 2000 071c 2000 0724 2000 0724 2000     ... ... $.. $.. 
20000734:	072c 2000 072c 2000 0734 2000 0734 2000     ,.. ,.. 4.. 4.. 
20000744:	073c 2000 073c 2000 0744 2000 0744 2000     <.. <.. D.. D.. 
20000754:	074c 2000 074c 2000 0754 2000 0754 2000     L.. L.. T.. T.. 
20000764:	075c 2000 075c 2000 0764 2000 0764 2000     \.. \.. d.. d.. 
20000774:	076c 2000 076c 2000 0774 2000 0774 2000     l.. l.. t.. t.. 
20000784:	077c 2000 077c 2000 0784 2000 0784 2000     |.. |.. ... ... 
20000794:	078c 2000 078c 2000 0794 2000 0794 2000     ... ... ... ... 
200007a4:	079c 2000 079c 2000 07a4 2000 07a4 2000     ... ... ... ... 
200007b4:	07ac 2000 07ac 2000 07b4 2000 07b4 2000     ... ... ... ... 
200007c4:	07bc 2000 07bc 2000 07c4 2000 07c4 2000     ... ... ... ... 
200007d4:	07cc 2000 07cc 2000 07d4 2000 07d4 2000     ... ... ... ... 
200007e4:	07dc 2000 07dc 2000 07e4 2000 07e4 2000     ... ... ... ... 
200007f4:	07ec 2000 07ec 2000 07f4 2000 07f4 2000     ... ... ... ... 
20000804:	07fc 2000 07fc 2000 0804 2000 0804 2000     ... ... ... ... 
20000814:	080c 2000 080c 2000 0814 2000 0814 2000     ... ... ... ... 
20000824:	081c 2000 081c 2000 0824 2000 0824 2000     ... ... $.. $.. 
20000834:	082c 2000 082c 2000 0834 2000 0834 2000     ,.. ,.. 4.. 4.. 
20000844:	083c 2000 083c 2000 0844 2000 0844 2000     <.. <.. D.. D.. 
20000854:	084c 2000 084c 2000 0854 2000 0854 2000     L.. L.. T.. T.. 
20000864:	085c 2000 085c 2000 0864 2000 0864 2000     \.. \.. d.. d.. 
20000874:	086c 2000 086c 2000 0874 2000 0874 2000     l.. l.. t.. t.. 
20000884:	087c 2000 087c 2000 0884 2000 0884 2000     |.. |.. ... ... 
20000894:	088c 2000 088c 2000 0894 2000 0894 2000     ... ... ... ... 
200008a4:	089c 2000 089c 2000 08a4 2000 08a4 2000     ... ... ... ... 
200008b4:	08ac 2000 08ac 2000 08b4 2000 08b4 2000     ... ... ... ... 
200008c4:	08bc 2000 08bc 2000 08c4 2000 08c4 2000     ... ... ... ... 
200008d4:	08cc 2000 08cc 2000 08d4 2000 08d4 2000     ... ... ... ... 
200008e4:	08dc 2000 08dc 2000 08e4 2000 08e4 2000     ... ... ... ... 
200008f4:	08ec 2000 08ec 2000 08f4 2000 08f4 2000     ... ... ... ... 
20000904:	08fc 2000 08fc 2000 0904 2000 0904 2000     ... ... ... ... 
20000914:	090c 2000 090c 2000 0914 2000 0914 2000     ... ... ... ... 
20000924:	091c 2000 091c 2000 0924 2000 0924 2000     ... ... $.. $.. 
20000934:	092c 2000 092c 2000 0934 2000 0934 2000     ,.. ,.. 4.. 4.. 
20000944:	093c 2000 093c 2000 0944 2000 0944 2000     <.. <.. D.. D.. 
20000954:	094c 2000 094c 2000 0954 2000 0954 2000     L.. L.. T.. T.. 
20000964:	095c 2000 095c 2000 0964 2000 0964 2000     \.. \.. d.. d.. 
20000974:	096c 2000 096c 2000 0974 2000 0974 2000     l.. l.. t.. t.. 
20000984:	097c 2000 097c 2000 0984 2000 0984 2000     |.. |.. ... ... 
20000994:	098c 2000 098c 2000 0994 2000 0994 2000     ... ... ... ... 
200009a4:	099c 2000 099c 2000 09a4 2000 09a4 2000     ... ... ... ... 

200009b4 <__malloc_sbrk_base>:
200009b4:	ffff ffff                                   ....

200009b8 <__malloc_trim_threshold>:
200009b8:	0000 0002                                   ....
