{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573810812839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573810812846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 10:40:12 2019 " "Processing started: Fri Nov 15 10:40:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573810812846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810812846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810812846 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810813081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573810813645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573810813645 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "PWM_system.qsys " "Elaborating Platform Designer system entity \"PWM_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573810832725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:42 Progress: Loading quartus/PWM_system.qsys " "2019.11.15.10:40:42 Progress: Loading quartus/PWM_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810842153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:43 Progress: Reading input file " "2019.11.15.10:40:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810843969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:44 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.11.15.10:40:44 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810844230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:46 Progress: Parameterizing module clk_0 " "2019.11.15.10:40:46 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810846306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:46 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\] " "2019.11.15.10:40:46 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810846311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:46 Progress: Parameterizing module epcs_flash_controller_0 " "2019.11.15.10:40:46 Progress: Parameterizing module epcs_flash_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810846703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:46 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.11.15.10:40:46 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810846707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:46 Progress: Parameterizing module jtag_uart_0 " "2019.11.15.10:40:46 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810846804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:46 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2019.11.15.10:40:46 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810846808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Parameterizing module nios2_gen2_0 " "2019.11.15.10:40:47 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2019.11.15.10:40:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Parameterizing module onchip_memory2_0 " "2019.11.15.10:40:47 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2019.11.15.10:40:47 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Parameterizing module pio_0 " "2019.11.15.10:40:47 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2019.11.15.10:40:47 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Parameterizing module pio_1 " "2019.11.15.10:40:47 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Adding pio_2 \[altera_avalon_pio 18.1\] " "2019.11.15.10:40:47 Progress: Adding pio_2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Parameterizing module pio_2 " "2019.11.15.10:40:47 Progress: Parameterizing module pio_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Adding pio_3 \[altera_avalon_pio 18.1\] " "2019.11.15.10:40:47 Progress: Adding pio_3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Parameterizing module pio_3 " "2019.11.15.10:40:47 Progress: Parameterizing module pio_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Building connections " "2019.11.15.10:40:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Parameterizing connections " "2019.11.15.10:40:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:47 Progress: Validating " "2019.11.15.10:40:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810847843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.15.10:40:51 Progress: Done reading input file " "2019.11.15.10:40:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810851079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PWM_system.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "PWM_system.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810854059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PWM_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "PWM_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810854059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PWM_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "PWM_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810854062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PWM_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "PWM_system.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810854063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PWM_system.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "PWM_system.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810854063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PWM_system: Generating PWM_system \"PWM_system\" for QUARTUS_SYNTH " "PWM_system: Generating PWM_system \"PWM_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810855628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Starting RTL generation for module 'PWM_system_epcs_flash_controller_0' " "Epcs_flash_controller_0: Starting RTL generation for module 'PWM_system_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810868615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=PWM_system_epcs_flash_controller_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0002_epcs_flash_controller_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0002_epcs_flash_controller_0_gen//PWM_system_epcs_flash_controller_0_component_configuration.pl\}  --do_build_sim=0  \] " "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=PWM_system_epcs_flash_controller_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0002_epcs_flash_controller_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0002_epcs_flash_controller_0_gen//PWM_system_epcs_flash_controller_0_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810868615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Done RTL generation for module 'PWM_system_epcs_flash_controller_0' " "Epcs_flash_controller_0: Done RTL generation for module 'PWM_system_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810869167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: \"PWM_system\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\" " "Epcs_flash_controller_0: \"PWM_system\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810869185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'PWM_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'PWM_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810869204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=PWM_system_jtag_uart_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0003_jtag_uart_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0003_jtag_uart_0_gen//PWM_system_jtag_uart_0_component_configuration.pl\}  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=PWM_system_jtag_uart_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0003_jtag_uart_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0003_jtag_uart_0_gen//PWM_system_jtag_uart_0_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810869205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'PWM_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'PWM_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810869555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"PWM_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"PWM_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810869569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"PWM_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"PWM_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810870666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'PWM_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'PWM_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810870685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=PWM_system_onchip_memory2_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0004_onchip_memory2_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0004_onchip_memory2_0_gen//PWM_system_onchip_memory2_0_component_configuration.pl\}  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=PWM_system_onchip_memory2_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0004_onchip_memory2_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0004_onchip_memory2_0_gen//PWM_system_onchip_memory2_0_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810870685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'PWM_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'PWM_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810871628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"PWM_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"PWM_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810871662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'PWM_system_pio_0' " "Pio_0: Starting RTL generation for module 'PWM_system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810871697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=PWM_system_pio_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0005_pio_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0005_pio_0_gen//PWM_system_pio_0_component_configuration.pl\}  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=PWM_system_pio_0 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0005_pio_0_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0005_pio_0_gen//PWM_system_pio_0_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810871697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'PWM_system_pio_0' " "Pio_0: Done RTL generation for module 'PWM_system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"PWM_system\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"PWM_system\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Starting RTL generation for module 'PWM_system_pio_2' " "Pio_2: Starting RTL generation for module 'PWM_system_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=PWM_system_pio_2 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0006_pio_2_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0006_pio_2_gen//PWM_system_pio_2_component_configuration.pl\}  --do_build_sim=0  \] " "Pio_2:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=PWM_system_pio_2 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0006_pio_2_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0006_pio_2_gen//PWM_system_pio_2_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: Done RTL generation for module 'PWM_system_pio_2' " "Pio_2: Done RTL generation for module 'PWM_system_pio_2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_2: \"PWM_system\" instantiated altera_avalon_pio \"pio_2\" " "Pio_2: \"PWM_system\" instantiated altera_avalon_pio \"pio_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_3: Starting RTL generation for module 'PWM_system_pio_3' " "Pio_3: Starting RTL generation for module 'PWM_system_pio_3'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_3:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=PWM_system_pio_3 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0007_pio_3_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0007_pio_3_gen//PWM_system_pio_3_component_configuration.pl\}  --do_build_sim=0  \] " "Pio_3:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=PWM_system_pio_3 \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0007_pio_3_gen/\} --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0007_pio_3_gen//PWM_system_pio_3_component_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_3: Done RTL generation for module 'PWM_system_pio_3' " "Pio_3: Done RTL generation for module 'PWM_system_pio_3'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_3: \"PWM_system\" instantiated altera_avalon_pio \"pio_3\" " "Pio_3: \"PWM_system\" instantiated altera_avalon_pio \"pio_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810872613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810880699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810881380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810882051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810882634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810883257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810884090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810885001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810885996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"PWM_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"PWM_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810895256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"PWM_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"PWM_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810895319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"PWM_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"PWM_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810895328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'PWM_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'PWM_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810895375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=PWM_system_nios2_gen2_0_cpu \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0010_cpu_gen/\} --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0010_cpu_gen//PWM_system_nios2_gen2_0_cpu_processor_configuration.pl\}  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=PWM_system_nios2_gen2_0_cpu \{--dir=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0010_cpu_gen/\} --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog \{--config=C:/Users/Abhi Kamboj/AppData/Local/Temp/alt8215_7936851708886757109.dir/0010_cpu_gen//PWM_system_nios2_gen2_0_cpu_processor_configuration.pl\}  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810895375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:36 (*) Starting Nios II generation " "Cpu: # 2019.11.15 10:41:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:36 (*)   Checking for plaintext license. " "Cpu: # 2019.11.15 10:41:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2019.11.15 10:41:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.15 10:41:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:37 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.11.15 10:41:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:37 (*)   Plaintext license not found. " "Cpu: # 2019.11.15 10:41:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:37 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.11.15 10:41:37 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2019.11.15 10:41:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.11.15 10:41:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:38 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.11.15 10:41:38 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:38 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.11.15 10:41:38 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:38 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.11.15 10:41:38 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:38 (*)   Creating all objects for CPU " "Cpu: # 2019.11.15 10:41:38 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:38 (*)     Testbench " "Cpu: # 2019.11.15 10:41:38 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:39 (*)     Instruction decoding " "Cpu: # 2019.11.15 10:41:39 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:39 (*)       Instruction fields " "Cpu: # 2019.11.15 10:41:39 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:39 (*)       Instruction decodes " "Cpu: # 2019.11.15 10:41:39 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:40 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.11.15 10:41:40 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:40 (*)       Instruction controls " "Cpu: # 2019.11.15 10:41:40 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:40 (*)     Pipeline frontend " "Cpu: # 2019.11.15 10:41:40 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:41 (*)     Pipeline backend " "Cpu: # 2019.11.15 10:41:41 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:46 (*)   Generating RTL from CPU objects " "Cpu: # 2019.11.15 10:41:46 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:50 (*)   Creating encrypted RTL " "Cpu: # 2019.11.15 10:41:50 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.11.15 10:41:51 (*) Done Nios II generation " "Cpu: # 2019.11.15 10:41:51 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'PWM_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'PWM_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810911991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/PWM/hw/quartus/db/ip/PWM_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810912720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810914449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810914467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PWM_system: Done \"PWM_system\" with 32 modules, 53 files " "PWM_system: Done \"PWM_system\" with 32 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810914470 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "PWM_system.qsys " "Finished elaborating Platform Designer system entity \"PWM_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573810916239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810916693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810916693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-rtl " "Found design unit 1: PWM-rtl" {  } { { "PWM.vhd" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/PWM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917654 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/PWM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/pwm_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/pwm_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system " "Found entity 1: PWM_system" {  } { { "db/ip/pwm_system/pwm_system.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/pwm_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_epcs_flash_controller_0_sub " "Found entity 1: PWM_system_epcs_flash_controller_0_sub" {  } { { "db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917675 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_PWM_system_epcs_flash_controller_0_atom " "Found entity 2: tornado_PWM_system_epcs_flash_controller_0_atom" {  } { { "db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917675 ""} { "Info" "ISGN_ENTITY_NAME" "3 PWM_system_epcs_flash_controller_0 " "Found entity 3: PWM_system_epcs_flash_controller_0" {  } { { "db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v" 484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_irq_mapper " "Found entity 1: PWM_system_irq_mapper" {  } { { "db/ip/pwm_system/submodules/pwm_system_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: PWM_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917695 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_system_jtag_uart_0_scfifo_w " "Found entity 2: PWM_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917695 ""} { "Info" "ISGN_ENTITY_NAME" "3 PWM_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: PWM_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917695 ""} { "Info" "ISGN_ENTITY_NAME" "4 PWM_system_jtag_uart_0_scfifo_r " "Found entity 4: PWM_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917695 ""} { "Info" "ISGN_ENTITY_NAME" "5 PWM_system_jtag_uart_0 " "Found entity 5: PWM_system_jtag_uart_0" {  } { { "db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0 " "Found entity 1: PWM_system_mm_interconnect_0" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: PWM_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: PWM_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_cmd_demux " "Found entity 1: PWM_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: PWM_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_cmd_mux " "Found entity 1: PWM_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: PWM_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pwm_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pwm_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573810917756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pwm_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pwm_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573810917760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_router_default_decode " "Found entity 1: PWM_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917764 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_system_mm_interconnect_0_router " "Found entity 2: PWM_system_mm_interconnect_0_router" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pwm_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pwm_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573810917769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pwm_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pwm_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573810917770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: PWM_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917775 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_system_mm_interconnect_0_router_001 " "Found entity 2: PWM_system_mm_interconnect_0_router_001" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pwm_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pwm_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573810917780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pwm_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pwm_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573810917780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: PWM_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917784 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_system_mm_interconnect_0_router_002 " "Found entity 2: PWM_system_mm_interconnect_0_router_002" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pwm_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at pwm_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573810917785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pwm_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at pwm_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573810917789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: PWM_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917791 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_system_mm_interconnect_0_router_003 " "Found entity 2: PWM_system_mm_interconnect_0_router_003" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_rsp_demux " "Found entity 1: PWM_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: PWM_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_rsp_mux " "Found entity 1: PWM_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: PWM_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_nios2_gen2_0 " "Found entity 1: PWM_system_nios2_gen2_0" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810917832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810917832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: PWM_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: PWM_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "3 PWM_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: PWM_system_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "4 PWM_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: PWM_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "5 PWM_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: PWM_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "6 PWM_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: PWM_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "7 PWM_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: PWM_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "8 PWM_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: PWM_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "9 PWM_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: PWM_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "10 PWM_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: PWM_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "11 PWM_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: PWM_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "12 PWM_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: PWM_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "13 PWM_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: PWM_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "14 PWM_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: PWM_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "15 PWM_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: PWM_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "16 PWM_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: PWM_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "17 PWM_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: PWM_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "18 PWM_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: PWM_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "19 PWM_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: PWM_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "20 PWM_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: PWM_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "21 PWM_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: PWM_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "22 PWM_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: PWM_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "23 PWM_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: PWM_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "24 PWM_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: PWM_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "25 PWM_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: PWM_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "26 PWM_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: PWM_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""} { "Info" "ISGN_ENTITY_NAME" "27 PWM_system_nios2_gen2_0_cpu " "Found entity 27: PWM_system_nios2_gen2_0_cpu" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: PWM_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: PWM_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: PWM_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: PWM_system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: PWM_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_onchip_memory2_0 " "Found entity 1: PWM_system_onchip_memory2_0" {  } { { "db/ip/pwm_system/submodules/pwm_system_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_pio_0 " "Found entity 1: PWM_system_pio_0" {  } { { "db/ip/pwm_system/submodules/pwm_system_pio_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_pio_2 " "Found entity 1: PWM_system_pio_2" {  } { { "db/ip/pwm_system/submodules/pwm_system_pio_2.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/pwm_system_pio_3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/pwm_system_pio_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_system_pio_3 " "Found entity 1: PWM_system_pio_3" {  } { { "db/ip/pwm_system/submodules/pwm_system_pio_3.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_pio_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/pwm_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/pwm_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pwm_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/pwm_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919174 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/pwm_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/pwm_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/pwm_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/pwm_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/pwm_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/pwm_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919196 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/pwm_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/pwm_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/pwm_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/pwm_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/pwm_system/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pwm_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pwm_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/pwm_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573810919221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810919221 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pwm_system_epcs_flash_controller_0.v(402) " "Verilog HDL or VHDL warning at pwm_system_epcs_flash_controller_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/db/ip/pwm_system/submodules/pwm_system_epcs_flash_controller_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1573810919225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573810919434 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0_nano_soc_baseline.v(140) " "Output port \"LED\" at de0_nano_soc_baseline.v(140) has no driver" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573810919434 "|de0_nano_soc_baseline"}
{ "Warning" "WSGN_EMPTY_SHELL" "de0_nano_soc_baseline " "Entity \"de0_nano_soc_baseline\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1573810919438 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12192 "\"%1!s!\" does not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1573810919897 ""}  } {  } 0 12191 "Some cores in this design do not support the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1573810919897 ""}  } {  } 0 12189 "Intel FPGA IP Evaluation Mode (Simulation-Only) feature is turned on for all cores in the design" 0 0 "Analysis & Synthesis" 0 -1 1573810919897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573810920164 "|de0_nano_soc_baseline|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573810920164 "|de0_nano_soc_baseline|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573810920164 "|de0_nano_soc_baseline|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573810920164 "|de0_nano_soc_baseline|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573810920164 "|de0_nano_soc_baseline|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573810920164 "|de0_nano_soc_baseline|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573810920164 "|de0_nano_soc_baseline|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573810920164 "|de0_nano_soc_baseline|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573810920164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system 19 " "Ignored 19 assignments for entity \"PWM_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920174 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_epcs_flash_controller_0 16 " "Ignored 16 assignments for entity \"PWM_system_epcs_flash_controller_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920174 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_irq_mapper 14 " "Ignored 14 assignments for entity \"PWM_system_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920174 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_jtag_uart_0 24 " "Ignored 24 assignments for entity \"PWM_system_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"PWM_system_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"PWM_system_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"PWM_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"PWM_system_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"PWM_system_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"PWM_system_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"PWM_system_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"PWM_system_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"PWM_system_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"PWM_system_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"PWM_system_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"PWM_system_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"PWM_system_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"PWM_system_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"PWM_system_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_nios2_gen2_0 172 " "Ignored 172 assignments for entity \"PWM_system_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"PWM_system_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"PWM_system_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_pio_0 23 " "Ignored 23 assignments for entity \"PWM_system_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_pio_2 23 " "Ignored 23 assignments for entity \"PWM_system_pio_2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PWM_system_pio_3 22 " "Ignored 22 assignments for entity \"PWM_system_pio_3\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920177 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920178 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920178 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920178 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1573810920178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/PWM/hw/quartus/output_files/PWM.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/PWM/hw/quartus/output_files/PWM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810920240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573810920607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573810920607 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK_50 " "No output dependent on input pin \"FPGA_CLK_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573810920751 "|de0_nano_soc_baseline|FPGA_CLK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573810920751 "|de0_nano_soc_baseline|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573810920751 "|de0_nano_soc_baseline|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573810920751 "|de0_nano_soc_baseline|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573810920751 "|de0_nano_soc_baseline|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573810920751 "|de0_nano_soc_baseline|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573810920751 "|de0_nano_soc_baseline|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573810920751 "|de0_nano_soc_baseline|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/intelFPGA_lite/PWM/hw/quartus/de0_nano_soc_baseline.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573810920751 "|de0_nano_soc_baseline|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573810920751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573810920751 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573810920751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573810920751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573810920827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 10:42:00 2019 " "Processing ended: Fri Nov 15 10:42:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573810920827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573810920827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:45 " "Total CPU time (on all processors): 00:02:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573810920827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573810920827 ""}
