fifo_32.v,verilog,xil_defaultlib,../../../../Lab1.srcs/sources_1/ip/fifo_32/sim/fifo_32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
