// Seed: 403108793
module module_0 (
    input supply1 id_0,
    input uwire   id_1,
    input supply0 id_2
);
  supply0 [-1 : 1] id_4;
  `define pp_5 0
  assign id_4 = 1;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1
);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
  parameter id_3 = 1 & 1;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  always @(posedge -1 or posedge {id_2{id_2}} && 1'h0) begin : LABEL_0
    wait (id_2[-1'b0]);
  end
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout logic [7:0] id_1;
  wire id_3;
  assign id_3 = id_3;
  parameter id_4 = (-1 != -1);
  module_2 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  assign #id_5 id_1[-1==?-1'b0 :-1'b0] = 1'b0;
endmodule
