+++ calling  ./simv_52144_ic_startup +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,ic_startup_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/ic_startup.vdb -lca   +fsdbfile+ic_startup.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/ic_startup
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ start    2025-05-06T21:25:43
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09-1_Full64; Runtime version S-2021.09-1_Full64;  May  6 23:25 2025
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)


 VCS Coverage Metrics Release S-2021.09-1_Full64 Copyright (c) 1991-2021 by Synopsys Inc.
ucli% source dump.tcl
*Verdi* Loading libsscore_vcsmx202109.so
FSDB Dumper for VCS-MX, Release Verdi_U-2023.03-1, Linux x86_64/64bit, 04/17/2023
(C) 1996 - 2023 by Synopsys, Inc.
*Verdi* : Create FSDB file 'ic_startup.fsdb'
*Verdi* : fsdbDumpon("glitch") - All FSDB files at 0 ps.
*Verdi* : Begin traversing the scope (top_tb), layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Flush all FSDB Files at 0 ps.
1
ucli% if { [info exists ::env(GATE_LEVEL)] } {
	source tcheck.tcl
}
ucli% run
*Verdi* Enable Verdi Message Catcher.
UVM_INFO /common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/verdi/uvm_custom_install_verdi_recorder.sv(283) @ 0: reporter [VERDI_TR_AUTO] +UVM_TR_RECORD implicitly enables recording_details to UVM_FULL for all components. For explicit control use +UVM_DISABLE_AUTO_COMPONENT and set recording_detail on components accordingly
UVM_INFO @ 0: reporter [RNTST] Running test top_test...

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VRR applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VREF applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx

<<SiDENSE_IPS_WARN [0]:\top_tb.th.i_dut_wrapper.xtop.xdigtop.i_logic_top.i_test.i_test_control.i_otp_wrapper.U_OTPWRAP_L3_TOP.U_OTPWRAP_L2_CPU.U_OTPWRAP_L1_JTAG.U_OTPWRAP_L0_ATPG.GEN_TSMC.U_OTP4KX12 .u_ips:   Not Allowed controls for VBG applied. {VRREN,MRR[15],MRR[12:7]} = x_x_xxxxxx
UVM_INFO @ 0: reporter [UVM_CMDLINE_PROC] Applying type override from the command line: +uvm_set_type_override=top_default_seq,ic_startup_seq
UVM_INFO   @       0.0000000us:  [UVM_VERDI_DPI]         uvm_verdi DPI routines are compiled off. Recompile without +define+UVM_NO_VERDI_DPI 
UVM_INFO   @       0.0000000us:  [ic_startup_seq]        ic_startup_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
*Verdi* Enable Verdi Recorder.
Info: Verdi UVM 1.2 Hooks File 06/17/2014 
UVM_INFO   @       0.0010000us:  [sim:task]              ic_startup 
UVM_INFO   @    2120.0010000us:  [sim:description]       '''Testcase for IC startup procedure''' 
UVM_INFO   @    2120.0010000us:  [sim:description:1]     *startup with under voltage at VCC 
UVM_INFO   @    4233.8410000us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @    4237.6810000us:  [sim:measure]           'TRIM_OSC' status = PASS 
UVM_INFO   @    4737.6810000us:  [single_crm_on_all_channels_seq] single_crm_on_all_channels_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    4737.6820000us:  [sim:description:2]     **single CRM transmit on all channels 
UVM_INFO   @    5351.1220000us:  [spec_measurement_command_stack_seq] spec_measurement_command_stack_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    5351.1230000us:  [sim:description:1]     *Measurement Command Stack Sequence 
UVM_INFO   @    5351.1230000us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    5408.8040000us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 344 us
  0 | Symbols:   8 | SID_4Bit | Start:    59 -    94  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @    6192.6374930us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 1 pulses and a PDCM period of 344  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @    6194.6374920us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 1 pulses and a PDCM period of 344  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @    6213.5687200us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @    6215.5687360us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @    6590.8692840us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |CRC|   |   |   |   |   8 symbols:  0xb2bf 0x0f8c
 channel 0b01 [  ] 1 packets
  0 |   |CRC|   |   |   |   |   8 symbols:  0xb2bf 0x0f8c  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @    6690.9742840us:  [sim:description:1]     *startup with under voltage at CLDO and IGNORE_UV 
UVM_INFO   @    8804.8142840us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @    8813.4942840us:  [sim:measure]           'SUP_HW_CTRL' status = PASS 
UVM_INFO   @    9113.4942840us:  [single_crm_on_all_channels_seq] single_crm_on_all_channels_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    9113.4952840us:  [sim:description:2]     **single CRM transmit on all channels 
UVM_INFO   @    9726.9352840us:  [spec_measurement_command_stack_seq] spec_measurement_command_stack_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    9726.9362840us:  [sim:description:1]     *Measurement Command Stack Sequence 
UVM_INFO   @    9726.9362840us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @    9784.6172840us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 191 us
  0 | Symbols:   8 | SID_4Bit | Start:    25 -    63  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @   10569.0542660us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 1 pulses and a PDCM period of 191  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   10571.0542110us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 1 pulses and a PDCM period of 191  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   10589.9864380us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @   10591.9864540us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @   10814.2870020us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0x3aca 0xf9d8
 channel 0b01 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0x3aca 0xf9d8  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @   11018.2320020us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @   11018.2320020us:  [sim:description:1]     *startup with under voltage at VRR 
UVM_INFO   @   13132.0720020us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @   13632.0720020us:  [single_crm_on_all_channels_seq] single_crm_on_all_channels_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   13632.0730020us:  [sim:description:2]     **single CRM transmit on all channels 
UVM_INFO   @   14245.5130020us:  [spec_measurement_command_stack_seq] spec_measurement_command_stack_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   14245.5140020us:  [sim:description:1]     *Measurement Command Stack Sequence 
UVM_INFO   @   14245.5140020us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   14303.1950020us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 222 us
  0 | Symbols:   8 | SID_8Bit | Start:    61 -    74  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @   15087.7008560us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 1 pulses and a PDCM period of 222  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   15089.7008230us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 1 pulses and a PDCM period of 222  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   15108.6330280us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @   15110.6330440us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @   15363.9336240us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0xf15b 0xcf9b
 channel 0b01 [  ] 1 packets
  0 |   |   | TE|   |   |   |   8 symbols:  0xf15b 0xcf9b  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @   15363.9336240us:  [m_master_transmission_checker_1] ignored TE (timing error) flag of packet index 0 because of gray zone timing  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1350) 
UVM_INFO   @   15464.0386240us:  [sim:description:1]     *startup with under voltage at VRR (REF_FAIL) and IGNORE_HWF 
UVM_INFO   @   17577.8786240us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @   17586.5586240us:  [sim:measure]           'SUP_HW_CTRL' status = PASS 
UVM_INFO   @   17886.5586240us:  [single_crm_on_all_channels_seq] single_crm_on_all_channels_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   17886.5596240us:  [sim:description:2]     **single CRM transmit on all channels 
UVM_INFO   @   18399.8946240us:  [m_master_transmission_checker_1] ignored TE (timing error) flag because of gray zone timing  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1350) 
UVM_INFO   @   18499.9996240us:  [spec_measurement_command_stack_seq] spec_measurement_command_stack_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   18500.0006240us:  [sim:description:1]     *Measurement Command Stack Sequence 
UVM_INFO   @   18500.0006240us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   18557.6816240us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 269 us
  0 | Symbols:   8 | SID_8Bit | Start:    25 -    71  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @   19342.2296780us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 1 pulses and a PDCM period of 269  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   19344.2296940us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 1 pulses and a PDCM period of 269  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   19363.1619220us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @   19365.1619090us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @   19665.4624620us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0x5490 0x5167
 channel 0b01 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0x5490 0x5167  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @   19869.4074620us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @   19869.4074620us:  [sim:description:1]     *start CRM before RFC 
UVM_INFO   @   21791.8874620us:  [sim:measure]           'SPI_IRQ_STAT' status = PASS 
UVM_ERROR  @   21800.5274620us:  [spi_status_word]       Unexpected SPI status word flags Flag SCI was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(59) 
UVM_INFO   @   21907.2874620us:  [single_crm_on_all_channels_seq] single_crm_on_all_channels_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   21907.2884620us:  [sim:description:2]     **single CRM transmit on all channels 
UVM_INFO   @   22520.7284620us:  [spec_measurement_command_stack_seq] spec_measurement_command_stack_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   22520.7294620us:  [sim:description:1]     *Measurement Command Stack Sequence 
UVM_INFO   @   22520.7294620us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   22578.4104620us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 254 us
  0 | Symbols:   8 | SID_8Bit | Start:    28 -    56  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @   23362.5975280us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 1 pulses and a PDCM period of 254  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   23364.5985440us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 1 pulses and a PDCM period of 254  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   23383.5307720us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @   23385.5307230us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @   23670.8313050us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |   | TE|   |   |   |   8 symbols:  0x5794 0x5b59
 channel 0b01 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0x5794 0x5b59  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @   23670.8313050us:  [m_master_transmission_checker_0] ignored TE (timing error) flag of packet index 0 because of gray zone timing  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1350) 
UVM_INFO   @   23770.9363050us:  [sim:description:1]     *start PDCM before RFC 
UVM_INFO   @   24691.4963050us:  [sim:measure]           'SPI_IRQ_STAT' status = PASS 
UVM_INFO   @   24696.1913050us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 - no TDMA scheme
 channel 0b01 - no TDMA scheme  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_ERROR  @   24696.2963050us:  [spi_status_word]       Unexpected SPI status word flags Flag SCI was not set correctly! Exp. 0 but got 1  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/spi/data/flags_container.svh(59) 
UVM_INFO   @   24803.0563050us:  [single_crm_on_all_channels_seq] single_crm_on_all_channels_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   24803.0573050us:  [sim:description:2]     **single CRM transmit on all channels 
UVM_INFO   @   25416.4973050us:  [spec_measurement_command_stack_seq] spec_measurement_command_stack_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   25416.4983050us:  [sim:description:1]     *Measurement Command Stack Sequence 
UVM_INFO   @   25416.4983050us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   25474.1793050us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 391 us
  0 | Symbols:   8 | SID_8Bit | Start:    65 -   115  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @   26258.0717980us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 1 pulses and a PDCM period of 391  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   26260.0718140us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 1 pulses and a PDCM period of 391  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   26279.0040420us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @   26281.0040580us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @   26703.3045570us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0xe06a 0x064d
 channel 0b01 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0xe06a 0x064d  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @   26803.4095570us:  [sim:description:1]     *startup with under voltage at VCC and IGNORE_HWF 
UVM_INFO   @   28917.2495570us:  [sim:measure]           'SUP_STAT' status = PASS 
UVM_INFO   @   28921.0895570us:  [sim:measure]           'TRIM_OSC' status = PASS 
UVM_INFO   @   28929.7695570us:  [sim:measure]           'SUP_HW_CTRL' status = PASS 
UVM_INFO   @   29429.7695570us:  [single_crm_on_all_channels_seq] single_crm_on_all_channels_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   29429.7705570us:  [sim:description:2]     **single CRM transmit on all channels 
UVM_INFO   @   30043.2105570us:  [spec_measurement_command_stack_seq] spec_measurement_command_stack_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   30043.2115570us:  [sim:description:1]     *Measurement Command Stack Sequence 
UVM_INFO   @   30043.2115570us:  [upload_tdma_scheme_seq] upload_tdma_scheme_seq sequence starting  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/top/includes/top_seq_inc.sv(92) 
UVM_INFO   @   30100.8925570us:  [upload_tdma_scheme_seq] uploaded TDMA scheme:
 TDMA Scheme: 1 packets, period = 318 us
  0 | Symbols:   8 | SID_16Bit_CRC | Start:    29 -    45  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/sequences/sub_sequences/pdcm/upload_tdma_scheme_seq.svh(36) 
UVM_INFO   @   30885.2672960us:  [dsi3_master_transmission_checker] start PDCM at channel 0 with 1 pulses and a PDCM period of 318  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   30887.2672850us:  [dsi3_master_transmission_checker] start PDCM at channel 1 with 1 pulses and a PDCM period of 318  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1074) 
UVM_INFO   @   30906.1994870us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 0' 
UVM_INFO   @   30908.1994840us:  [sim:measure]           't__DSI,BIT,8__' = '8.000000' condition = 'at channel 1' 
UVM_INFO   @   31257.5000400us:  [dsi3_master_transmission_checker] read PDCM frame: channels 0b11
 channel 0b00 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0xa8fd 0x2ea5
 channel 0b01 [  ] 1 packets
  0 |   |   |   |   |   |   |   8 symbols:  0xa8fd 0x2ea5  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1205) 
UVM_INFO   @   31257.5000400us:  [m_master_transmission_checker_0] ignored TE (timing error) flag of packet index 0 because of gray zone timing  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1350) 
UVM_INFO   @   31257.5000400us:  [m_master_transmission_checker_1] ignored TE (timing error) flag of packet index 0 because of gray zone timing  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/dut/dsi3_master_transmission_checker.svh(1350) 
UVM_INFO   @   31357.6050400us:  [sim:description:1]     *access RAM during startup 
UVM_INFO   @   32149.8450400us:  [sim:measure]           'ECC_IRQ_STAT' status = PASS 
UVM_INFO   @   32153.6850400us:  [sim:measure]           'IC_REV' = '1178' status = Tape out revision 
UVM_INFO   @   32253.6850400us:  [sim:status]            PASS 
UVM_INFO   @   32253.6850400us:  [sim:end]               ic_startup sequence completed 
UVM_INFO   @   32253.6850400us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   32253.6850400us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [dsi3_master_coverage]  Coverage score = 37.5%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/dsi3_master/dsi3_master_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [dsi3_master_coverage]  Coverage score = 37.5%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/dsi3_master/dsi3_master_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [dsi3_slave_coverage]   Coverage score = 18.5%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/dsi3_slave/dsi3_slave_coverage.sv(57) 
UVM_INFO   @   32253.6850400us:  [dsi3_slave_coverage]   Coverage score = 18.5%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/dsi3_slave/dsi3_slave_coverage.sv(57) 
UVM_INFO   @   32253.6850400us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   32253.6850400us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   32253.6850400us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [jtag_master_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/jtag_master/jtag_master_coverage.sv(57) 
UVM_INFO   @   32253.6850400us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   32253.6850400us:  [osc_coverage]          Coverage score = 25.8%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/osc/osc_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [digital_signal_coverage] Coverage score = 37.5%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [digital_signal_coverage] Coverage score = 75.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   32253.6850400us:  [digital_signal_coverage] Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/digital_signal/digital_signal_coverage.sv(52) 
UVM_INFO   @   32253.6850400us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   32253.6850400us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   32253.6850400us:  [real_signal_coverage]  Coverage score = 0.0%  	/nfs/wrk.zaa/52144/DIGITAL/tb_eugene/agents/real_signal/real_signal_coverage.sv(53) 
UVM_INFO   @   32253.6850400us:  [UVM/REPORT/CATCHER]    
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0
  	/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_report_catcher.svh(705) 
UVM_INFO   @   32253.6850400us:  [UVM/REPORT/SERVER]     
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  140
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[UVM_CMDLINE_PROC]     1
[UVM_VERDI_DPI]     1
[VERDI_TR_AUTO]     1
[digital_signal_coverage]     8
[dsi3_master_coverage]     2
[dsi3_master_transmission_checker]    22
[dsi3_slave_coverage]     2
[ic_startup_seq]     1
[jtag_master_coverage]     1
[m_master_transmission_checker_0]     2
[m_master_transmission_checker_1]     3
[osc_coverage]     1
[real_signal_coverage]     8
[sim:description]     1
[sim:description:1]    15
[sim:description:2]     7
[sim:end]     1
[sim:measure]    30
[sim:status]     1
[sim:task]     1
[single_crm_on_all_channels_seq]     7
[spec_measurement_command_stack_seq]     7
[spi_status_word]     2
[upload_tdma_scheme_seq]    14
  	/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_report_server.svh(904) 
$finish called from file "/common/run/synopsys/vcs/S-2021.09-1/etc/uvm-1.2/src/base/uvm_root.svh", line 527.
$finish at simulation time          32253685040
Reporting coverage at the end of simulation ...

---------------------------------------------------------------------------
VCS Coverage Metrics: during simulation line, cond, FSM, branch, tgl was monitored
---------------------------------------------------------------------------

 Coverage status: End of All Coverages ...

           V C S   S i m u l a t i o n   R e p o r t 
Time: 32253685040 ps

Simulation Performance Summary
==============================
Simulation started at :  Tue May  6 23:25:43 2025
Elapsed Time          :  69 sec
CPU Time              :  73.2 sec
Virtual memory size   :  869.5 MB
Resident set size     :  400.7 MB
Shared memory size    :  2.6 MB
Private memory size   :  398.1 MB
Major page faults     :  5
Machine name          :  ex04.elmos.de
==============================

Tue May  6 23:26:51 2025

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 ++ ready:   ./simv_52144_ic_startup +UVM_VERBOSITY=UVM_MEDIUM +bus_conflict_off +warn=noFCICIO -ucli -assert nopostproc +UVM_LOG_RECORD -verdi_opts '-ssr Verdi.ses' +uvm_set_type_override=top_default_seq,ic_startup_seq -i run.tcl -vcs_assert off +UVM_VERDI_TRACE="UVM_AWARE+RAL+TLM+MSG+HIER+PRINT" +UVM_LOG_RECORD +UVM_TESTNAME=top_test +UVM_TR_RECORD +vcs+lic+wait -reportstats -cm line+cond+fsm+tgl+branch+assert -cm_dir DIGITAL/results/vcs/ic_startup.vdb -lca   +fsdbfile+ic_startup.fsdb
 ++ in dir   /nfs/wrk.zaa/sim/52144/m52144a/ic_startup
 ++ on host  ex04.elmos.de
 ++ user     zaa
 ++ endtime  2025-05-06T21:26:51
 ++ took     68 seconds
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
