
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000617                       # Number of seconds simulated
sim_ticks                                   616896000                       # Number of ticks simulated
final_tick                                  616896000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150395                       # Simulator instruction rate (inst/s)
host_op_rate                                   293882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45482154                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448876                       # Number of bytes of host memory used
host_seconds                                    13.56                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          89408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         207296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             296704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        89408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           23552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                368                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         144932047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         336030709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             480962755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    144932047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        144932047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38178234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38178234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38178234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        144932047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        336030709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            519140990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000409108250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           74                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10194                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1134                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4637                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1249                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4637                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1249                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 292288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   76992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  296768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                79936                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     70                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     616894000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4637                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1249                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.596670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   205.842542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.037684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          334     30.90%     30.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          278     25.72%     56.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          124     11.47%     68.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      6.66%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      3.98%     78.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      3.24%     81.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      2.68%     84.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      2.50%     87.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          139     12.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1081                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           74                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.608108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.500504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.086345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             48     64.86%     64.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            11     14.86%     79.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      9.46%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.35%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      2.70%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.35%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.35%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      1.35%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.35%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      1.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            74                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.683681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               64     86.49%     86.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.70%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7      9.46%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            74                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       206272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        76992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 139433551.198257088661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 334370785.351177513599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124805477.746654212475                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3239                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1249                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52683000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    110976500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15242666250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37684.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34262.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12203896.12                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     78028250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               163659500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17085.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35835.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       473.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    481.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     104807.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5297880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2793120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20063400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4222980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39876630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1231680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       102362310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19549920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         63517440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              287188800                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            465.538438                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            526016000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1885000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    250851000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     50915250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      76826500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    224458250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2520420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1309275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12537840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2056680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42382920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1894080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       100599870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24447360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         60203280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              277454445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            449.758865                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            519009000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3267500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    234741500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     63663250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      82139500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    220604250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  194659                       # Number of BP lookups
system.cpu.branchPred.condPredicted            194659                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8256                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               148926                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24647                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                515                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          148926                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              76978                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            71948                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4139                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      817402                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      136365                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1417                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           126                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      229207                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           162                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       616896000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1233793                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             269944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2305428                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      194659                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             101625                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        875109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16666                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           244                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          129                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    229153                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2647                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1153834                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.879455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.695665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   483697     41.92%     41.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14311      1.24%     43.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52424      4.54%     47.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30535      2.65%     50.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    42515      3.68%     54.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    30708      2.66%     56.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14720      1.28%     57.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25829      2.24%     60.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   459095     39.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1153834                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.157773                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.868570                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   266868                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                235103                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    628296                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15234                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8333                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4399489                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8333                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   275698                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  132391                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4913                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    632808                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 99691                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4362336                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2641                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11518                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   9030                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74788                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4954540                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9621791                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4134925                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3338557                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   459872                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            105                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     66505                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               813273                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              141682                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37756                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16545                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4300330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 235                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4201418                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3245                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          314508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       457964                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            171                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1153834                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.641267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.818374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              274366     23.78%     23.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               65806      5.70%     29.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              121467     10.53%     40.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               93915      8.14%     48.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              127675     11.07%     59.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              110067      9.54%     68.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              106960      9.27%     78.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              120486     10.44%     88.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              133092     11.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1153834                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14509      7.04%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17316      8.41%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%     15.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2587      1.26%     16.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             82255     39.93%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49838     24.19%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2975      1.44%     82.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   702      0.34%     82.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35707     17.33%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               77      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8131      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1695399     40.35%     40.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10061      0.24%     40.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1620      0.04%     40.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551676     13.13%     53.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     53.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  685      0.02%     53.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21576      0.51%     54.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1686      0.04%     54.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380916      9.07%     63.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                726      0.02%     63.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317500      7.56%     71.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7524      0.18%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.19%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               258193      6.15%     83.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              101498      2.42%     86.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          548387     13.05%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35776      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4201418                       # Type of FU issued
system.cpu.iq.rate                           3.405286                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      205986                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.049028                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4592239                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2111442                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1680076                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5173662                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2503700                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2487541                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1717744                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2681529                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109650                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43961                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10412                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2505                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           570                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8333                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   88939                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6638                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4300565                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               319                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                813273                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               141682                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                151                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    735                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5475                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2416                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8171                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10587                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4183850                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                802285                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17568                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       938641                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   150134                       # Number of branches executed
system.cpu.iew.exec_stores                     136356                       # Number of stores executed
system.cpu.iew.exec_rate                     3.391047                       # Inst execution rate
system.cpu.iew.wb_sent                        4172660                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4167617                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2634537                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4172405                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.377890                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.631419                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          314520                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8281                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1106432                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.602622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.139476                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       299855     27.10%     27.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       129000     11.66%     38.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        68613      6.20%     44.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        69414      6.27%     51.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       101420      9.17%     60.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        72030      6.51%     66.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        64579      5.84%     72.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53884      4.87%     77.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       247637     22.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1106432                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                247637                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5159371                       # The number of ROB reads
system.cpu.rob.rob_writes                     8649099                       # The number of ROB writes
system.cpu.timesIdled                             784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.604838                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.604838                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.653334                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.653334                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3819945                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1440204                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3326493                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2451324                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    650170                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   815361                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1249809                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1977.191516                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               61416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               533                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.227017                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1977.191516                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.482713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.482713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2674                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.660645                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1672491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1672491                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       689739                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          689739                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130254                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       819993                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           819993                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       819993                       # number of overall hits
system.cpu.dcache.overall_hits::total          819993                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13614                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1019                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14633                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14633                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14633                       # number of overall misses
system.cpu.dcache.overall_misses::total         14633                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    732493000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    732493000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67008499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67008499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    799501499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    799501499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    799501499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    799501499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       703353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       703353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       834626                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       834626                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       834626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       834626                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019356                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019356                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007762                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017532                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53804.392537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53804.392537                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65759.076546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65759.076546                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54636.882321                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54636.882321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54636.882321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54636.882321                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12352                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           64                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               195                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.343590                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          368                       # number of writebacks
system.cpu.dcache.writebacks::total               368                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11391                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11391                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11394                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11394                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2223                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2223                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1016                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3239                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    147618000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    147618000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     65831499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65831499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    213449499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    213449499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    213449499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    213449499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003881                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003881                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003881                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003881                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66404.858300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66404.858300                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64794.782480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64794.782480                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65899.814449                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65899.814449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65899.814449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65899.814449                       # average overall mshr miss latency
system.cpu.dcache.replacements                    533                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           487.390221                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               72929                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               886                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.312641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.390221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            459703                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           459703                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       227285                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          227285                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       227285                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           227285                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       227285                       # number of overall hits
system.cpu.icache.overall_hits::total          227285                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1868                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1868                       # number of overall misses
system.cpu.icache.overall_misses::total          1868                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125629500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125629500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    125629500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125629500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125629500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125629500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       229153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       229153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       229153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       229153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       229153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       229153                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67253.479657                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67253.479657                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67253.479657                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67253.479657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67253.479657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67253.479657                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1419                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   109.153846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          886                       # number of writebacks
system.cpu.icache.writebacks::total               886                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          470                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          470                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          470                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          470                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          470                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          470                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1398                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1398                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1398                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1398                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1398                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97331500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97331500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97331500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97331500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97331500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97331500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006101                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69621.959943                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69621.959943                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69621.959943                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69621.959943                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69621.959943                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69621.959943                       # average overall mshr miss latency
system.cpu.icache.replacements                    886                       # number of replacements
system.membus.snoop_filter.tot_requests          6056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    616896000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3620                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          368                       # Transaction distribution
system.membus.trans_dist::WritebackClean          886                       # Transaction distribution
system.membus.trans_dist::CleanEvict              165                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1016                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1016                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1398                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2223                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       146112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       146112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       230848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       230848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  376960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4637                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.054870                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4623     99.70%     99.70% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.30%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4637                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11991500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7408248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17099748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
