INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Virupakshayya/Desktop/45-Days-RTL-Coding-Challenge/day9/rtl/dff_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Virupakshayya/Desktop/45-Days-RTL-Coding-Challenge/day9/tb/dff_en_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_en_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Virupakshayya/Desktop/45-Days-RTL-Coding-Challenge/day9/sim/dff_with_enable.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
