<html><head><title>Icestorm: STCLR (32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STCLR (32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stclr w0, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 3.000</p><p>Issues: 3.002</p><p>Integer unit issues: 1.003</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>73005</td><td>34375</td><td>3019</td><td>1015</td><td>2004</td><td>1002</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34102</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34095</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34119</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34122</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34108</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34107</td><td>3003</td><td>1003</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34108</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34119</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34119</td><td>3002</td><td>1002</td><td>2000</td><td>1000</td><td>2000</td><td>7762</td><td>10513</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1002</td><td>2000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stclr w0, [x6]
  add x6, x6, 4</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0063</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40207</td><td>30647</td><td>40390</td><td>20324</td><td>20066</td><td>20201</td><td>20007</td><td>116011</td><td>106424</td><td>40114</td><td>20207</td><td>20007</td><td>30206</td><td>40008</td><td>20009</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>30063</td><td>40116</td><td>20111</td><td>20005</td><td>20107</td><td>20007</td><td>116064</td><td>106526</td><td>40114</td><td>20207</td><td>20007</td><td>30206</td><td>40008</td><td>20009</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>30063</td><td>40110</td><td>20108</td><td>20002</td><td>20104</td><td>20004</td><td>116089</td><td>106317</td><td>40108</td><td>20204</td><td>20004</td><td>30206</td><td>40008</td><td>20009</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>30068</td><td>40112</td><td>20110</td><td>20002</td><td>20104</td><td>20004</td><td>116102</td><td>106326</td><td>40108</td><td>20204</td><td>20004</td><td>30206</td><td>40008</td><td>20010</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>30063</td><td>40111</td><td>20109</td><td>20002</td><td>20104</td><td>20004</td><td>116141</td><td>106356</td><td>40108</td><td>20204</td><td>20004</td><td>30206</td><td>40008</td><td>20009</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>30063</td><td>40111</td><td>20109</td><td>20002</td><td>20104</td><td>20004</td><td>116118</td><td>106354</td><td>40108</td><td>20204</td><td>20004</td><td>30206</td><td>40008</td><td>20009</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>30063</td><td>40111</td><td>20109</td><td>20002</td><td>20104</td><td>20036</td><td>110420</td><td>114970</td><td>40172</td><td>20236</td><td>20036</td><td>30206</td><td>40008</td><td>20008</td><td>20000</td><td>20100</td></tr><tr><td>40205</td><td>30141</td><td>40185</td><td>20152</td><td>20033</td><td>20137</td><td>20004</td><td>116090</td><td>106294</td><td>40108</td><td>20204</td><td>20004</td><td>30206</td><td>40008</td><td>20009</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>30063</td><td>40111</td><td>20109</td><td>20002</td><td>20104</td><td>20004</td><td>116068</td><td>106272</td><td>40108</td><td>20204</td><td>20004</td><td>30206</td><td>40008</td><td>20009</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>30063</td><td>40111</td><td>20109</td><td>20002</td><td>20104</td><td>20004</td><td>116099</td><td>106325</td><td>40108</td><td>20204</td><td>20004</td><td>30206</td><td>40008</td><td>20008</td><td>20000</td><td>20100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0056</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40027</td><td>30514</td><td>40225</td><td>20166</td><td>20059</td><td>20104</td><td>20004</td><td>115698</td><td>106084</td><td>40018</td><td>20024</td><td>20004</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>30058</td><td>40018</td><td>20018</td><td>20000</td><td>20010</td><td>20000</td><td>115728</td><td>106158</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>30056</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115752</td><td>106204</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>30056</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115733</td><td>106168</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>30059</td><td>40018</td><td>20018</td><td>20000</td><td>20010</td><td>20000</td><td>115709</td><td>106120</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20007</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>30056</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115705</td><td>106120</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20006</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>30058</td><td>40017</td><td>20017</td><td>20000</td><td>20010</td><td>20004</td><td>115500</td><td>107857</td><td>40018</td><td>20024</td><td>20004</td><td>30020</td><td>40000</td><td>20028</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>30059</td><td>40037</td><td>20037</td><td>20000</td><td>20010</td><td>20000</td><td>115974</td><td>106311</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20023</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>30059</td><td>40037</td><td>20037</td><td>20000</td><td>20010</td><td>20000</td><td>115999</td><td>106375</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20027</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>30059</td><td>40037</td><td>20037</td><td>20000</td><td>20010</td><td>20000</td><td>115998</td><td>106373</td><td>40010</td><td>20020</td><td>20000</td><td>30074</td><td>40072</td><td>20104</td><td>20000</td><td>20010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stclr w0, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 12.6476</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30205</td><td>127077</td><td>41237</td><td>21200</td><td>20037</td><td>10131</td><td>20000</td><td>2400951</td><td>2270397</td><td>30100</td><td>10200</td><td>20000</td><td>20200</td><td>40000</td><td>21102</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>126476</td><td>41202</td><td>21202</td><td>20000</td><td>10100</td><td>20000</td><td>2382436</td><td>2252308</td><td>30100</td><td>10200</td><td>20000</td><td>20200</td><td>40000</td><td>21101</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>126476</td><td>41202</td><td>21202</td><td>20000</td><td>10100</td><td>20051</td><td>2363121</td><td>2235503</td><td>30181</td><td>10230</td><td>20058</td><td>20200</td><td>40000</td><td>21097</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>126476</td><td>41202</td><td>21202</td><td>20000</td><td>10100</td><td>20000</td><td>2382436</td><td>2252308</td><td>30100</td><td>10200</td><td>20000</td><td>20200</td><td>40000</td><td>21101</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>126476</td><td>41202</td><td>21202</td><td>20000</td><td>10100</td><td>20000</td><td>2382436</td><td>2252308</td><td>30100</td><td>10200</td><td>20000</td><td>20200</td><td>40000</td><td>21101</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30205</td><td>122873</td><td>40889</td><td>20847</td><td>20042</td><td>10128</td><td>20000</td><td>2382436</td><td>2252308</td><td>30100</td><td>10200</td><td>20000</td><td>20200</td><td>40000</td><td>21101</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>126476</td><td>41202</td><td>21202</td><td>20000</td><td>10100</td><td>20000</td><td>2382436</td><td>2252308</td><td>30100</td><td>10200</td><td>20000</td><td>20200</td><td>40000</td><td>21101</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30205</td><td>125041</td><td>41000</td><td>20953</td><td>20047</td><td>10130</td><td>20000</td><td>2382436</td><td>2252308</td><td>30100</td><td>10200</td><td>20000</td><td>20200</td><td>40000</td><td>21101</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>126476</td><td>41202</td><td>21202</td><td>20000</td><td>10100</td><td>20000</td><td>2382436</td><td>2252308</td><td>30100</td><td>10200</td><td>20000</td><td>20200</td><td>40000</td><td>21101</td><td>20000</td><td>0</td><td>10100</td></tr><tr><td>30204</td><td>126317</td><td>41171</td><td>21171</td><td>20000</td><td>10100</td><td>20000</td><td>2381283</td><td>2251320</td><td>30100</td><td>10200</td><td>20000</td><td>20200</td><td>40000</td><td>21101</td><td>20000</td><td>0</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 12.9754</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30025</td><td>134184</td><td>41662</td><td>21626</td><td>20036</td><td>10041</td><td>20000</td><td>2520726</td><td>2370481</td><td>30010</td><td>10020</td><td>20000</td><td>20020</td><td>40000</td><td>21519</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>132965</td><td>41529</td><td>21529</td><td>20000</td><td>10010</td><td>20000</td><td>2520730</td><td>2370481</td><td>30010</td><td>10020</td><td>20000</td><td>20020</td><td>40000</td><td>21519</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>129754</td><td>41282</td><td>21282</td><td>20000</td><td>10010</td><td>20000</td><td>2456143</td><td>2312957</td><td>30010</td><td>10020</td><td>20000</td><td>20020</td><td>40000</td><td>21259</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>130466</td><td>41231</td><td>21231</td><td>20000</td><td>10010</td><td>20000</td><td>2470374</td><td>2325224</td><td>30010</td><td>10020</td><td>20000</td><td>20020</td><td>40000</td><td>21220</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>130454</td><td>41230</td><td>21230</td><td>20000</td><td>10010</td><td>20000</td><td>2456143</td><td>2312957</td><td>30010</td><td>10020</td><td>20000</td><td>20020</td><td>40000</td><td>21102</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>129764</td><td>41278</td><td>21278</td><td>20000</td><td>10010</td><td>20000</td><td>2455686</td><td>2312561</td><td>30010</td><td>10020</td><td>20000</td><td>20020</td><td>40000</td><td>21272</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>129754</td><td>41282</td><td>21282</td><td>20000</td><td>10010</td><td>20050</td><td>2392361</td><td>2257216</td><td>30088</td><td>10048</td><td>20056</td><td>20076</td><td>40110</td><td>21208</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>129761</td><td>41263</td><td>21263</td><td>20000</td><td>10010</td><td>20000</td><td>2455279</td><td>2312541</td><td>30010</td><td>10020</td><td>20000</td><td>20020</td><td>40000</td><td>21272</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>129754</td><td>41282</td><td>21282</td><td>20000</td><td>10010</td><td>20000</td><td>2456143</td><td>2312957</td><td>30010</td><td>10020</td><td>20000</td><td>20020</td><td>40000</td><td>21272</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>129754</td><td>41282</td><td>21282</td><td>20000</td><td>10010</td><td>20000</td><td>2456143</td><td>2312957</td><td>30010</td><td>10020</td><td>20000</td><td>20020</td><td>40000</td><td>21272</td><td>20000</td><td>10010</td></tr></table></div></div></div></div></body></html>