-- VHDL netlist generated by SCUBA Diamond (64-bit) 3.2.0.134
-- Module  Version: 5.7
--/d/jspc29/lattice/diamond/3.2_x64/ispfpga/bin/lin64/scuba -w -n cbmnet_fifo_18x32k_dp -lang vhdl -synth synplify -bus_exp 7 -bb -arch ep5c00 -type ebfifo -depth 32768 -width 18 -depth 32768 -rdata_width 18 -regout -no_enable -pe -1 -pf 32760 -pf2 506 

-- Wed Oct 15 12:28:36 2014

library IEEE;
use IEEE.std_logic_1164.all;
-- synopsys translate_off
library ecp3;
use ecp3.components.all;
-- synopsys translate_on

entity cbmnet_fifo_18x32k_dp is
    port (
        Data: in  std_logic_vector(17 downto 0); 
        WrClock: in  std_logic; 
        RdClock: in  std_logic; 
        WrEn: in  std_logic; 
        RdEn: in  std_logic; 
        Reset: in  std_logic; 
        RPReset: in  std_logic; 
        Q: out  std_logic_vector(17 downto 0); 
        Empty: out  std_logic; 
        Full: out  std_logic; 
        AlmostFull: out  std_logic);
end cbmnet_fifo_18x32k_dp;

architecture Structure of cbmnet_fifo_18x32k_dp is

    -- internal signal declarations
    signal invout_1: std_logic;
    signal invout_0: std_logic;
    signal wptr_14_inv: std_logic;
    signal rptr_14_inv: std_logic;
    signal wptr_13_inv: std_logic;
    signal rptr_13_inv: std_logic;
    signal wptr_12_inv: std_logic;
    signal rptr_12_inv: std_logic;
    signal wptr_11_inv: std_logic;
    signal rptr_11_inv: std_logic;
    signal w_g2b_xor_cluster_2_1: std_logic;
    signal w_g2b_xor_cluster_3_1: std_logic;
    signal w_g2b_xor_cluster_3_2: std_logic;
    signal w_g2b_xor_cluster_3: std_logic;
    signal w_g2b_xor_cluster_2: std_logic;
    signal w_g2b_xor_cluster_1: std_logic;
    signal r_g2b_xor_cluster_2_1: std_logic;
    signal r_g2b_xor_cluster_3_1: std_logic;
    signal r_g2b_xor_cluster_3_2: std_logic;
    signal r_g2b_xor_cluster_3: std_logic;
    signal r_g2b_xor_cluster_2: std_logic;
    signal r_g2b_xor_cluster_1: std_logic;
    signal dec1_r10: std_logic;
    signal dec0_p00: std_logic;
    signal dec3_r10: std_logic;
    signal dec2_p00: std_logic;
    signal dec5_r11: std_logic;
    signal dec4_p01: std_logic;
    signal dec7_r11: std_logic;
    signal dec6_p01: std_logic;
    signal dec9_r12: std_logic;
    signal dec8_p02: std_logic;
    signal dec11_r12: std_logic;
    signal dec10_p02: std_logic;
    signal dec13_r13: std_logic;
    signal dec12_p03: std_logic;
    signal dec15_r13: std_logic;
    signal dec14_p03: std_logic;
    signal dec17_r14: std_logic;
    signal dec16_p04: std_logic;
    signal dec19_r14: std_logic;
    signal dec18_p04: std_logic;
    signal dec21_r15: std_logic;
    signal dec20_p05: std_logic;
    signal dec23_r15: std_logic;
    signal dec22_p05: std_logic;
    signal dec25_r16: std_logic;
    signal dec24_p06: std_logic;
    signal dec27_r16: std_logic;
    signal dec26_p06: std_logic;
    signal dec29_r17: std_logic;
    signal dec28_p07: std_logic;
    signal dec31_r17: std_logic;
    signal dec30_p07: std_logic;
    signal dec33_r18: std_logic;
    signal dec32_p08: std_logic;
    signal dec35_r18: std_logic;
    signal dec34_p08: std_logic;
    signal dec37_r19: std_logic;
    signal dec36_p09: std_logic;
    signal dec39_r19: std_logic;
    signal dec38_p09: std_logic;
    signal dec41_r110: std_logic;
    signal dec40_p010: std_logic;
    signal dec43_r110: std_logic;
    signal dec42_p010: std_logic;
    signal dec45_r111: std_logic;
    signal dec44_p011: std_logic;
    signal dec47_r111: std_logic;
    signal dec46_p011: std_logic;
    signal dec49_r112: std_logic;
    signal dec48_p012: std_logic;
    signal dec51_r112: std_logic;
    signal dec50_p012: std_logic;
    signal dec53_r113: std_logic;
    signal dec52_p013: std_logic;
    signal dec55_r113: std_logic;
    signal dec54_p013: std_logic;
    signal dec57_r114: std_logic;
    signal dec56_p014: std_logic;
    signal dec59_r114: std_logic;
    signal dec58_p014: std_logic;
    signal dec61_r115: std_logic;
    signal dec60_p015: std_logic;
    signal dec63_r115: std_logic;
    signal dec62_p015: std_logic;
    signal w_gdata_0: std_logic;
    signal w_gdata_1: std_logic;
    signal w_gdata_2: std_logic;
    signal w_gdata_3: std_logic;
    signal w_gdata_4: std_logic;
    signal w_gdata_5: std_logic;
    signal w_gdata_6: std_logic;
    signal w_gdata_7: std_logic;
    signal w_gdata_8: std_logic;
    signal w_gdata_9: std_logic;
    signal w_gdata_10: std_logic;
    signal w_gdata_11: std_logic;
    signal w_gdata_12: std_logic;
    signal w_gdata_13: std_logic;
    signal w_gdata_14: std_logic;
    signal wptr_0: std_logic;
    signal wptr_1: std_logic;
    signal wptr_2: std_logic;
    signal wptr_3: std_logic;
    signal wptr_4: std_logic;
    signal wptr_5: std_logic;
    signal wptr_6: std_logic;
    signal wptr_7: std_logic;
    signal wptr_8: std_logic;
    signal wptr_9: std_logic;
    signal wptr_10: std_logic;
    signal wptr_11: std_logic;
    signal wptr_12: std_logic;
    signal wptr_13: std_logic;
    signal wptr_14: std_logic;
    signal wptr_15: std_logic;
    signal r_gdata_0: std_logic;
    signal r_gdata_1: std_logic;
    signal r_gdata_2: std_logic;
    signal r_gdata_3: std_logic;
    signal r_gdata_4: std_logic;
    signal r_gdata_5: std_logic;
    signal r_gdata_6: std_logic;
    signal r_gdata_7: std_logic;
    signal r_gdata_8: std_logic;
    signal r_gdata_9: std_logic;
    signal r_gdata_10: std_logic;
    signal r_gdata_11: std_logic;
    signal r_gdata_12: std_logic;
    signal r_gdata_13: std_logic;
    signal r_gdata_14: std_logic;
    signal rptr_0: std_logic;
    signal rptr_1: std_logic;
    signal rptr_2: std_logic;
    signal rptr_3: std_logic;
    signal rptr_4: std_logic;
    signal rptr_5: std_logic;
    signal rptr_6: std_logic;
    signal rptr_7: std_logic;
    signal rptr_8: std_logic;
    signal rptr_9: std_logic;
    signal rptr_10: std_logic;
    signal rptr_15: std_logic;
    signal rptr_11: std_logic;
    signal rptr_12: std_logic;
    signal rptr_13: std_logic;
    signal rptr_14: std_logic;
    signal rptr_11_ff: std_logic;
    signal rptr_12_ff: std_logic;
    signal rptr_13_ff: std_logic;
    signal rptr_14_ff: std_logic;
    signal w_gcount_0: std_logic;
    signal w_gcount_1: std_logic;
    signal w_gcount_2: std_logic;
    signal w_gcount_3: std_logic;
    signal w_gcount_4: std_logic;
    signal w_gcount_5: std_logic;
    signal w_gcount_6: std_logic;
    signal w_gcount_7: std_logic;
    signal w_gcount_8: std_logic;
    signal w_gcount_9: std_logic;
    signal w_gcount_10: std_logic;
    signal w_gcount_11: std_logic;
    signal w_gcount_12: std_logic;
    signal w_gcount_13: std_logic;
    signal w_gcount_14: std_logic;
    signal w_gcount_15: std_logic;
    signal r_gcount_0: std_logic;
    signal r_gcount_1: std_logic;
    signal r_gcount_2: std_logic;
    signal r_gcount_3: std_logic;
    signal r_gcount_4: std_logic;
    signal r_gcount_5: std_logic;
    signal r_gcount_6: std_logic;
    signal r_gcount_7: std_logic;
    signal r_gcount_8: std_logic;
    signal r_gcount_9: std_logic;
    signal r_gcount_10: std_logic;
    signal r_gcount_11: std_logic;
    signal r_gcount_12: std_logic;
    signal r_gcount_13: std_logic;
    signal r_gcount_14: std_logic;
    signal r_gcount_15: std_logic;
    signal w_gcount_r20: std_logic;
    signal w_gcount_r0: std_logic;
    signal w_gcount_r21: std_logic;
    signal w_gcount_r1: std_logic;
    signal w_gcount_r22: std_logic;
    signal w_gcount_r2: std_logic;
    signal w_gcount_r23: std_logic;
    signal w_gcount_r3: std_logic;
    signal w_gcount_r24: std_logic;
    signal w_gcount_r4: std_logic;
    signal w_gcount_r25: std_logic;
    signal w_gcount_r5: std_logic;
    signal w_gcount_r26: std_logic;
    signal w_gcount_r6: std_logic;
    signal w_gcount_r27: std_logic;
    signal w_gcount_r7: std_logic;
    signal w_gcount_r28: std_logic;
    signal w_gcount_r8: std_logic;
    signal w_gcount_r29: std_logic;
    signal w_gcount_r9: std_logic;
    signal w_gcount_r210: std_logic;
    signal w_gcount_r10: std_logic;
    signal w_gcount_r211: std_logic;
    signal w_gcount_r11: std_logic;
    signal w_gcount_r212: std_logic;
    signal w_gcount_r12: std_logic;
    signal w_gcount_r213: std_logic;
    signal w_gcount_r13: std_logic;
    signal w_gcount_r214: std_logic;
    signal w_gcount_r14: std_logic;
    signal w_gcount_r215: std_logic;
    signal w_gcount_r15: std_logic;
    signal r_gcount_w20: std_logic;
    signal r_gcount_w0: std_logic;
    signal r_gcount_w21: std_logic;
    signal r_gcount_w1: std_logic;
    signal r_gcount_w22: std_logic;
    signal r_gcount_w2: std_logic;
    signal r_gcount_w23: std_logic;
    signal r_gcount_w3: std_logic;
    signal r_gcount_w24: std_logic;
    signal r_gcount_w4: std_logic;
    signal r_gcount_w25: std_logic;
    signal r_gcount_w5: std_logic;
    signal r_gcount_w26: std_logic;
    signal r_gcount_w6: std_logic;
    signal r_gcount_w27: std_logic;
    signal r_gcount_w7: std_logic;
    signal r_gcount_w28: std_logic;
    signal r_gcount_w8: std_logic;
    signal r_gcount_w29: std_logic;
    signal r_gcount_w9: std_logic;
    signal r_gcount_w210: std_logic;
    signal r_gcount_w10: std_logic;
    signal r_gcount_w211: std_logic;
    signal r_gcount_w11: std_logic;
    signal r_gcount_w212: std_logic;
    signal r_gcount_w12: std_logic;
    signal r_gcount_w213: std_logic;
    signal r_gcount_w13: std_logic;
    signal r_gcount_w214: std_logic;
    signal r_gcount_w14: std_logic;
    signal r_gcount_w215: std_logic;
    signal r_gcount_w15: std_logic;
    signal empty_i: std_logic;
    signal rRst: std_logic;
    signal full_i: std_logic;
    signal af: std_logic;
    signal af_d: std_logic;
    signal iwcount_0: std_logic;
    signal iwcount_1: std_logic;
    signal w_gctr_ci: std_logic;
    signal iwcount_2: std_logic;
    signal iwcount_3: std_logic;
    signal co0: std_logic;
    signal iwcount_4: std_logic;
    signal iwcount_5: std_logic;
    signal co1: std_logic;
    signal iwcount_6: std_logic;
    signal iwcount_7: std_logic;
    signal co2: std_logic;
    signal iwcount_8: std_logic;
    signal iwcount_9: std_logic;
    signal co3: std_logic;
    signal iwcount_10: std_logic;
    signal iwcount_11: std_logic;
    signal co4: std_logic;
    signal iwcount_12: std_logic;
    signal iwcount_13: std_logic;
    signal co5: std_logic;
    signal iwcount_14: std_logic;
    signal iwcount_15: std_logic;
    signal co7: std_logic;
    signal co6: std_logic;
    signal wcount_15: std_logic;
    signal ircount_0: std_logic;
    signal ircount_1: std_logic;
    signal r_gctr_ci: std_logic;
    signal ircount_2: std_logic;
    signal ircount_3: std_logic;
    signal co0_1: std_logic;
    signal ircount_4: std_logic;
    signal ircount_5: std_logic;
    signal co1_1: std_logic;
    signal ircount_6: std_logic;
    signal ircount_7: std_logic;
    signal co2_1: std_logic;
    signal ircount_8: std_logic;
    signal ircount_9: std_logic;
    signal co3_1: std_logic;
    signal ircount_10: std_logic;
    signal ircount_11: std_logic;
    signal co4_1: std_logic;
    signal ircount_12: std_logic;
    signal ircount_13: std_logic;
    signal co5_1: std_logic;
    signal ircount_14: std_logic;
    signal ircount_15: std_logic;
    signal co7_1: std_logic;
    signal co6_1: std_logic;
    signal rcount_15: std_logic;
    signal mdout1_15_0: std_logic;
    signal mdout1_14_0: std_logic;
    signal mdout1_13_0: std_logic;
    signal mdout1_12_0: std_logic;
    signal mdout1_11_0: std_logic;
    signal mdout1_10_0: std_logic;
    signal mdout1_9_0: std_logic;
    signal mdout1_8_0: std_logic;
    signal mdout1_7_0: std_logic;
    signal mdout1_6_0: std_logic;
    signal mdout1_5_0: std_logic;
    signal mdout1_4_0: std_logic;
    signal mdout1_3_0: std_logic;
    signal mdout1_2_0: std_logic;
    signal mdout1_1_0: std_logic;
    signal mdout1_0_0: std_logic;
    signal mdout1_15_1: std_logic;
    signal mdout1_14_1: std_logic;
    signal mdout1_13_1: std_logic;
    signal mdout1_12_1: std_logic;
    signal mdout1_11_1: std_logic;
    signal mdout1_10_1: std_logic;
    signal mdout1_9_1: std_logic;
    signal mdout1_8_1: std_logic;
    signal mdout1_7_1: std_logic;
    signal mdout1_6_1: std_logic;
    signal mdout1_5_1: std_logic;
    signal mdout1_4_1: std_logic;
    signal mdout1_3_1: std_logic;
    signal mdout1_2_1: std_logic;
    signal mdout1_1_1: std_logic;
    signal mdout1_0_1: std_logic;
    signal mdout1_15_2: std_logic;
    signal mdout1_14_2: std_logic;
    signal mdout1_13_2: std_logic;
    signal mdout1_12_2: std_logic;
    signal mdout1_11_2: std_logic;
    signal mdout1_10_2: std_logic;
    signal mdout1_9_2: std_logic;
    signal mdout1_8_2: std_logic;
    signal mdout1_7_2: std_logic;
    signal mdout1_6_2: std_logic;
    signal mdout1_5_2: std_logic;
    signal mdout1_4_2: std_logic;
    signal mdout1_3_2: std_logic;
    signal mdout1_2_2: std_logic;
    signal mdout1_1_2: std_logic;
    signal mdout1_0_2: std_logic;
    signal mdout1_15_3: std_logic;
    signal mdout1_14_3: std_logic;
    signal mdout1_13_3: std_logic;
    signal mdout1_12_3: std_logic;
    signal mdout1_11_3: std_logic;
    signal mdout1_10_3: std_logic;
    signal mdout1_9_3: std_logic;
    signal mdout1_8_3: std_logic;
    signal mdout1_7_3: std_logic;
    signal mdout1_6_3: std_logic;
    signal mdout1_5_3: std_logic;
    signal mdout1_4_3: std_logic;
    signal mdout1_3_3: std_logic;
    signal mdout1_2_3: std_logic;
    signal mdout1_1_3: std_logic;
    signal mdout1_0_3: std_logic;
    signal mdout1_15_4: std_logic;
    signal mdout1_14_4: std_logic;
    signal mdout1_13_4: std_logic;
    signal mdout1_12_4: std_logic;
    signal mdout1_11_4: std_logic;
    signal mdout1_10_4: std_logic;
    signal mdout1_9_4: std_logic;
    signal mdout1_8_4: std_logic;
    signal mdout1_7_4: std_logic;
    signal mdout1_6_4: std_logic;
    signal mdout1_5_4: std_logic;
    signal mdout1_4_4: std_logic;
    signal mdout1_3_4: std_logic;
    signal mdout1_2_4: std_logic;
    signal mdout1_1_4: std_logic;
    signal mdout1_0_4: std_logic;
    signal mdout1_15_5: std_logic;
    signal mdout1_14_5: std_logic;
    signal mdout1_13_5: std_logic;
    signal mdout1_12_5: std_logic;
    signal mdout1_11_5: std_logic;
    signal mdout1_10_5: std_logic;
    signal mdout1_9_5: std_logic;
    signal mdout1_8_5: std_logic;
    signal mdout1_7_5: std_logic;
    signal mdout1_6_5: std_logic;
    signal mdout1_5_5: std_logic;
    signal mdout1_4_5: std_logic;
    signal mdout1_3_5: std_logic;
    signal mdout1_2_5: std_logic;
    signal mdout1_1_5: std_logic;
    signal mdout1_0_5: std_logic;
    signal mdout1_15_6: std_logic;
    signal mdout1_14_6: std_logic;
    signal mdout1_13_6: std_logic;
    signal mdout1_12_6: std_logic;
    signal mdout1_11_6: std_logic;
    signal mdout1_10_6: std_logic;
    signal mdout1_9_6: std_logic;
    signal mdout1_8_6: std_logic;
    signal mdout1_7_6: std_logic;
    signal mdout1_6_6: std_logic;
    signal mdout1_5_6: std_logic;
    signal mdout1_4_6: std_logic;
    signal mdout1_3_6: std_logic;
    signal mdout1_2_6: std_logic;
    signal mdout1_1_6: std_logic;
    signal mdout1_0_6: std_logic;
    signal mdout1_15_7: std_logic;
    signal mdout1_14_7: std_logic;
    signal mdout1_13_7: std_logic;
    signal mdout1_12_7: std_logic;
    signal mdout1_11_7: std_logic;
    signal mdout1_10_7: std_logic;
    signal mdout1_9_7: std_logic;
    signal mdout1_8_7: std_logic;
    signal mdout1_7_7: std_logic;
    signal mdout1_6_7: std_logic;
    signal mdout1_5_7: std_logic;
    signal mdout1_4_7: std_logic;
    signal mdout1_3_7: std_logic;
    signal mdout1_2_7: std_logic;
    signal mdout1_1_7: std_logic;
    signal mdout1_0_7: std_logic;
    signal mdout1_15_8: std_logic;
    signal mdout1_14_8: std_logic;
    signal mdout1_13_8: std_logic;
    signal mdout1_12_8: std_logic;
    signal mdout1_11_8: std_logic;
    signal mdout1_10_8: std_logic;
    signal mdout1_9_8: std_logic;
    signal mdout1_8_8: std_logic;
    signal mdout1_7_8: std_logic;
    signal mdout1_6_8: std_logic;
    signal mdout1_5_8: std_logic;
    signal mdout1_4_8: std_logic;
    signal mdout1_3_8: std_logic;
    signal mdout1_2_8: std_logic;
    signal mdout1_1_8: std_logic;
    signal mdout1_0_8: std_logic;
    signal mdout1_15_9: std_logic;
    signal mdout1_14_9: std_logic;
    signal mdout1_13_9: std_logic;
    signal mdout1_12_9: std_logic;
    signal mdout1_11_9: std_logic;
    signal mdout1_10_9: std_logic;
    signal mdout1_9_9: std_logic;
    signal mdout1_8_9: std_logic;
    signal mdout1_7_9: std_logic;
    signal mdout1_6_9: std_logic;
    signal mdout1_5_9: std_logic;
    signal mdout1_4_9: std_logic;
    signal mdout1_3_9: std_logic;
    signal mdout1_2_9: std_logic;
    signal mdout1_1_9: std_logic;
    signal mdout1_0_9: std_logic;
    signal mdout1_15_10: std_logic;
    signal mdout1_14_10: std_logic;
    signal mdout1_13_10: std_logic;
    signal mdout1_12_10: std_logic;
    signal mdout1_11_10: std_logic;
    signal mdout1_10_10: std_logic;
    signal mdout1_9_10: std_logic;
    signal mdout1_8_10: std_logic;
    signal mdout1_7_10: std_logic;
    signal mdout1_6_10: std_logic;
    signal mdout1_5_10: std_logic;
    signal mdout1_4_10: std_logic;
    signal mdout1_3_10: std_logic;
    signal mdout1_2_10: std_logic;
    signal mdout1_1_10: std_logic;
    signal mdout1_0_10: std_logic;
    signal mdout1_15_11: std_logic;
    signal mdout1_14_11: std_logic;
    signal mdout1_13_11: std_logic;
    signal mdout1_12_11: std_logic;
    signal mdout1_11_11: std_logic;
    signal mdout1_10_11: std_logic;
    signal mdout1_9_11: std_logic;
    signal mdout1_8_11: std_logic;
    signal mdout1_7_11: std_logic;
    signal mdout1_6_11: std_logic;
    signal mdout1_5_11: std_logic;
    signal mdout1_4_11: std_logic;
    signal mdout1_3_11: std_logic;
    signal mdout1_2_11: std_logic;
    signal mdout1_1_11: std_logic;
    signal mdout1_0_11: std_logic;
    signal mdout1_15_12: std_logic;
    signal mdout1_14_12: std_logic;
    signal mdout1_13_12: std_logic;
    signal mdout1_12_12: std_logic;
    signal mdout1_11_12: std_logic;
    signal mdout1_10_12: std_logic;
    signal mdout1_9_12: std_logic;
    signal mdout1_8_12: std_logic;
    signal mdout1_7_12: std_logic;
    signal mdout1_6_12: std_logic;
    signal mdout1_5_12: std_logic;
    signal mdout1_4_12: std_logic;
    signal mdout1_3_12: std_logic;
    signal mdout1_2_12: std_logic;
    signal mdout1_1_12: std_logic;
    signal mdout1_0_12: std_logic;
    signal mdout1_15_13: std_logic;
    signal mdout1_14_13: std_logic;
    signal mdout1_13_13: std_logic;
    signal mdout1_12_13: std_logic;
    signal mdout1_11_13: std_logic;
    signal mdout1_10_13: std_logic;
    signal mdout1_9_13: std_logic;
    signal mdout1_8_13: std_logic;
    signal mdout1_7_13: std_logic;
    signal mdout1_6_13: std_logic;
    signal mdout1_5_13: std_logic;
    signal mdout1_4_13: std_logic;
    signal mdout1_3_13: std_logic;
    signal mdout1_2_13: std_logic;
    signal mdout1_1_13: std_logic;
    signal mdout1_0_13: std_logic;
    signal mdout1_15_14: std_logic;
    signal mdout1_14_14: std_logic;
    signal mdout1_13_14: std_logic;
    signal mdout1_12_14: std_logic;
    signal mdout1_11_14: std_logic;
    signal mdout1_10_14: std_logic;
    signal mdout1_9_14: std_logic;
    signal mdout1_8_14: std_logic;
    signal mdout1_7_14: std_logic;
    signal mdout1_6_14: std_logic;
    signal mdout1_5_14: std_logic;
    signal mdout1_4_14: std_logic;
    signal mdout1_3_14: std_logic;
    signal mdout1_2_14: std_logic;
    signal mdout1_1_14: std_logic;
    signal mdout1_0_14: std_logic;
    signal mdout1_15_15: std_logic;
    signal mdout1_14_15: std_logic;
    signal mdout1_13_15: std_logic;
    signal mdout1_12_15: std_logic;
    signal mdout1_11_15: std_logic;
    signal mdout1_10_15: std_logic;
    signal mdout1_9_15: std_logic;
    signal mdout1_8_15: std_logic;
    signal mdout1_7_15: std_logic;
    signal mdout1_6_15: std_logic;
    signal mdout1_5_15: std_logic;
    signal mdout1_4_15: std_logic;
    signal mdout1_3_15: std_logic;
    signal mdout1_2_15: std_logic;
    signal mdout1_1_15: std_logic;
    signal mdout1_0_15: std_logic;
    signal mdout1_15_16: std_logic;
    signal mdout1_14_16: std_logic;
    signal mdout1_13_16: std_logic;
    signal mdout1_12_16: std_logic;
    signal mdout1_11_16: std_logic;
    signal mdout1_10_16: std_logic;
    signal mdout1_9_16: std_logic;
    signal mdout1_8_16: std_logic;
    signal mdout1_7_16: std_logic;
    signal mdout1_6_16: std_logic;
    signal mdout1_5_16: std_logic;
    signal mdout1_4_16: std_logic;
    signal mdout1_3_16: std_logic;
    signal mdout1_2_16: std_logic;
    signal mdout1_1_16: std_logic;
    signal mdout1_0_16: std_logic;
    signal rptr_14_ff2: std_logic;
    signal rptr_13_ff2: std_logic;
    signal rptr_12_ff2: std_logic;
    signal rptr_11_ff2: std_logic;
    signal mdout1_15_17: std_logic;
    signal mdout1_14_17: std_logic;
    signal mdout1_13_17: std_logic;
    signal mdout1_12_17: std_logic;
    signal mdout1_11_17: std_logic;
    signal mdout1_10_17: std_logic;
    signal mdout1_9_17: std_logic;
    signal mdout1_8_17: std_logic;
    signal mdout1_7_17: std_logic;
    signal mdout1_6_17: std_logic;
    signal mdout1_5_17: std_logic;
    signal mdout1_4_17: std_logic;
    signal mdout1_3_17: std_logic;
    signal mdout1_2_17: std_logic;
    signal mdout1_1_17: std_logic;
    signal mdout1_0_17: std_logic;
    signal rden_i: std_logic;
    signal cmp_ci: std_logic;
    signal wcount_r0: std_logic;
    signal wcount_r1: std_logic;
    signal rcount_0: std_logic;
    signal rcount_1: std_logic;
    signal co0_2: std_logic;
    signal wcount_r2: std_logic;
    signal wcount_r3: std_logic;
    signal rcount_2: std_logic;
    signal rcount_3: std_logic;
    signal co1_2: std_logic;
    signal wcount_r4: std_logic;
    signal wcount_r5: std_logic;
    signal rcount_4: std_logic;
    signal rcount_5: std_logic;
    signal co2_2: std_logic;
    signal wcount_r6: std_logic;
    signal wcount_r7: std_logic;
    signal rcount_6: std_logic;
    signal rcount_7: std_logic;
    signal co3_2: std_logic;
    signal wcount_r8: std_logic;
    signal wcount_r9: std_logic;
    signal rcount_8: std_logic;
    signal rcount_9: std_logic;
    signal co4_2: std_logic;
    signal wcount_r10: std_logic;
    signal wcount_r11: std_logic;
    signal rcount_10: std_logic;
    signal rcount_11: std_logic;
    signal co5_2: std_logic;
    signal w_g2b_xor_cluster_0: std_logic;
    signal wcount_r13: std_logic;
    signal rcount_12: std_logic;
    signal rcount_13: std_logic;
    signal co6_2: std_logic;
    signal wcount_r14: std_logic;
    signal empty_cmp_clr: std_logic;
    signal rcount_14: std_logic;
    signal empty_cmp_set: std_logic;
    signal empty_d: std_logic;
    signal empty_d_c: std_logic;
    signal cmp_ci_1: std_logic;
    signal wcount_0: std_logic;
    signal wcount_1: std_logic;
    signal co0_3: std_logic;
    signal wcount_2: std_logic;
    signal wcount_3: std_logic;
    signal co1_3: std_logic;
    signal wcount_4: std_logic;
    signal wcount_5: std_logic;
    signal co2_3: std_logic;
    signal wcount_6: std_logic;
    signal wcount_7: std_logic;
    signal co3_3: std_logic;
    signal wcount_8: std_logic;
    signal wcount_9: std_logic;
    signal co4_3: std_logic;
    signal wcount_10: std_logic;
    signal wcount_11: std_logic;
    signal co5_3: std_logic;
    signal wcount_12: std_logic;
    signal wcount_13: std_logic;
    signal co6_3: std_logic;
    signal full_cmp_clr: std_logic;
    signal wcount_14: std_logic;
    signal full_cmp_set: std_logic;
    signal full_d: std_logic;
    signal full_d_c: std_logic;
    signal iaf_setcount_0: std_logic;
    signal iaf_setcount_1: std_logic;
    signal af_set_ctr_ci: std_logic;
    signal iaf_setcount_2: std_logic;
    signal iaf_setcount_3: std_logic;
    signal co0_4: std_logic;
    signal iaf_setcount_4: std_logic;
    signal iaf_setcount_5: std_logic;
    signal co1_4: std_logic;
    signal iaf_setcount_6: std_logic;
    signal iaf_setcount_7: std_logic;
    signal co2_4: std_logic;
    signal iaf_setcount_8: std_logic;
    signal iaf_setcount_9: std_logic;
    signal co3_4: std_logic;
    signal iaf_setcount_10: std_logic;
    signal iaf_setcount_11: std_logic;
    signal co4_4: std_logic;
    signal iaf_setcount_12: std_logic;
    signal iaf_setcount_13: std_logic;
    signal co5_4: std_logic;
    signal iaf_setcount_14: std_logic;
    signal iaf_setcount_15: std_logic;
    signal co7_2: std_logic;
    signal co6_4: std_logic;
    signal af_setcount_15: std_logic;
    signal cmp_ci_2: std_logic;
    signal af_setcount_0: std_logic;
    signal af_setcount_1: std_logic;
    signal co0_5: std_logic;
    signal af_setcount_2: std_logic;
    signal af_setcount_3: std_logic;
    signal co1_5: std_logic;
    signal af_setcount_4: std_logic;
    signal af_setcount_5: std_logic;
    signal co2_5: std_logic;
    signal af_setcount_6: std_logic;
    signal af_setcount_7: std_logic;
    signal co3_5: std_logic;
    signal af_setcount_8: std_logic;
    signal af_setcount_9: std_logic;
    signal co4_5: std_logic;
    signal af_setcount_10: std_logic;
    signal af_setcount_11: std_logic;
    signal co5_5: std_logic;
    signal af_setcount_12: std_logic;
    signal af_setcount_13: std_logic;
    signal co6_5: std_logic;
    signal af_set_cmp_clr: std_logic;
    signal af_setcount_14: std_logic;
    signal af_set_cmp_set: std_logic;
    signal af_set: std_logic;
    signal af_set_c: std_logic;
    signal scuba_vhi: std_logic;
    signal iaf_clrcount_0: std_logic;
    signal iaf_clrcount_1: std_logic;
    signal af_clr_ctr_ci: std_logic;
    signal iaf_clrcount_2: std_logic;
    signal iaf_clrcount_3: std_logic;
    signal co0_6: std_logic;
    signal iaf_clrcount_4: std_logic;
    signal iaf_clrcount_5: std_logic;
    signal co1_6: std_logic;
    signal iaf_clrcount_6: std_logic;
    signal iaf_clrcount_7: std_logic;
    signal co2_6: std_logic;
    signal iaf_clrcount_8: std_logic;
    signal iaf_clrcount_9: std_logic;
    signal co3_6: std_logic;
    signal iaf_clrcount_10: std_logic;
    signal iaf_clrcount_11: std_logic;
    signal co4_6: std_logic;
    signal iaf_clrcount_12: std_logic;
    signal iaf_clrcount_13: std_logic;
    signal co5_6: std_logic;
    signal iaf_clrcount_14: std_logic;
    signal iaf_clrcount_15: std_logic;
    signal co7_3: std_logic;
    signal co6_6: std_logic;
    signal af_clrcount_15: std_logic;
    signal wren_i: std_logic;
    signal cmp_ci_3: std_logic;
    signal rcount_w0: std_logic;
    signal rcount_w1: std_logic;
    signal af_clrcount_0: std_logic;
    signal af_clrcount_1: std_logic;
    signal co0_7: std_logic;
    signal rcount_w2: std_logic;
    signal rcount_w3: std_logic;
    signal af_clrcount_2: std_logic;
    signal af_clrcount_3: std_logic;
    signal co1_7: std_logic;
    signal rcount_w4: std_logic;
    signal rcount_w5: std_logic;
    signal af_clrcount_4: std_logic;
    signal af_clrcount_5: std_logic;
    signal co2_7: std_logic;
    signal rcount_w6: std_logic;
    signal rcount_w7: std_logic;
    signal af_clrcount_6: std_logic;
    signal af_clrcount_7: std_logic;
    signal co3_7: std_logic;
    signal rcount_w8: std_logic;
    signal rcount_w9: std_logic;
    signal af_clrcount_8: std_logic;
    signal af_clrcount_9: std_logic;
    signal co4_7: std_logic;
    signal rcount_w10: std_logic;
    signal rcount_w11: std_logic;
    signal af_clrcount_10: std_logic;
    signal af_clrcount_11: std_logic;
    signal co5_7: std_logic;
    signal r_g2b_xor_cluster_0: std_logic;
    signal rcount_w13: std_logic;
    signal af_clrcount_12: std_logic;
    signal af_clrcount_13: std_logic;
    signal co6_7: std_logic;
    signal rcount_w14: std_logic;
    signal af_clr_cmp_clr: std_logic;
    signal af_clrcount_14: std_logic;
    signal af_clr_cmp_set: std_logic;
    signal af_clr: std_logic;
    signal af_clr_c: std_logic;
    signal scuba_vlo: std_logic;

    -- local component declarations
    component AGEB2
        port (A0: in  std_logic; A1: in  std_logic; B0: in  std_logic; 
            B1: in  std_logic; CI: in  std_logic; GE: out  std_logic);
    end component;
    component AND2
        port (A: in  std_logic; B: in  std_logic; Z: out  std_logic);
    end component;
    component CU2
        port (CI: in  std_logic; PC0: in  std_logic; PC1: in  std_logic; 
            CO: out  std_logic; NC0: out  std_logic; NC1: out  std_logic);
    end component;
    component FADD2B
        port (A0: in  std_logic; A1: in  std_logic; B0: in  std_logic; 
            B1: in  std_logic; CI: in  std_logic; COUT: out  std_logic; 
            S0: out  std_logic; S1: out  std_logic);
    end component;
    component FD1P3BX
        port (D: in  std_logic; SP: in  std_logic; CK: in  std_logic; 
            PD: in  std_logic; Q: out  std_logic);
    end component;
    component FD1P3DX
        port (D: in  std_logic; SP: in  std_logic; CK: in  std_logic; 
            CD: in  std_logic; Q: out  std_logic);
    end component;
    component FD1S3BX
        port (D: in  std_logic; CK: in  std_logic; PD: in  std_logic; 
            Q: out  std_logic);
    end component;
    component FD1S3DX
        port (D: in  std_logic; CK: in  std_logic; CD: in  std_logic; 
            Q: out  std_logic);
    end component;
    component INV
        port (A: in  std_logic; Z: out  std_logic);
    end component;
    component MUX161
        port (D0: in  std_logic; D1: in  std_logic; D2: in  std_logic; 
            D3: in  std_logic; D4: in  std_logic; D5: in  std_logic; 
            D6: in  std_logic; D7: in  std_logic; D8: in  std_logic; 
            D9: in  std_logic; D10: in  std_logic; D11: in  std_logic; 
            D12: in  std_logic; D13: in  std_logic; D14: in  std_logic; 
            D15: in  std_logic; SD1: in  std_logic; SD2: in  std_logic; 
            SD3: in  std_logic; SD4: in  std_logic; Z: out  std_logic);
    end component;
    component OR2
        port (A: in  std_logic; B: in  std_logic; Z: out  std_logic);
    end component;
    component ROM16X1A
        generic (INITVAL : in std_logic_vector(15 downto 0));
        port (AD3: in  std_logic; AD2: in  std_logic; AD1: in  std_logic; 
            AD0: in  std_logic; DO0: out  std_logic);
    end component;
    component VHI
        port (Z: out  std_logic);
    end component;
    component VLO
        port (Z: out  std_logic);
    end component;
    component XOR2
        port (A: in  std_logic; B: in  std_logic; Z: out  std_logic);
    end component;
    component DP16KC
        generic (GSR : in String; WRITEMODE_B : in String; 
                WRITEMODE_A : in String; CSDECODE_B : in String; 
                CSDECODE_A : in String; REGMODE_B : in String; 
                REGMODE_A : in String; DATA_WIDTH_B : in Integer; 
                DATA_WIDTH_A : in Integer);
        port (DIA0: in  std_logic; DIA1: in  std_logic; 
            DIA2: in  std_logic; DIA3: in  std_logic; 
            DIA4: in  std_logic; DIA5: in  std_logic; 
            DIA6: in  std_logic; DIA7: in  std_logic; 
            DIA8: in  std_logic; DIA9: in  std_logic; 
            DIA10: in  std_logic; DIA11: in  std_logic; 
            DIA12: in  std_logic; DIA13: in  std_logic; 
            DIA14: in  std_logic; DIA15: in  std_logic; 
            DIA16: in  std_logic; DIA17: in  std_logic; 
            ADA0: in  std_logic; ADA1: in  std_logic; 
            ADA2: in  std_logic; ADA3: in  std_logic; 
            ADA4: in  std_logic; ADA5: in  std_logic; 
            ADA6: in  std_logic; ADA7: in  std_logic; 
            ADA8: in  std_logic; ADA9: in  std_logic; 
            ADA10: in  std_logic; ADA11: in  std_logic; 
            ADA12: in  std_logic; ADA13: in  std_logic; 
            CEA: in  std_logic; CLKA: in  std_logic; OCEA: in  std_logic; 
            WEA: in  std_logic; CSA0: in  std_logic; CSA1: in  std_logic; 
            CSA2: in  std_logic; RSTA: in  std_logic; 
            DIB0: in  std_logic; DIB1: in  std_logic; 
            DIB2: in  std_logic; DIB3: in  std_logic; 
            DIB4: in  std_logic; DIB5: in  std_logic; 
            DIB6: in  std_logic; DIB7: in  std_logic; 
            DIB8: in  std_logic; DIB9: in  std_logic; 
            DIB10: in  std_logic; DIB11: in  std_logic; 
            DIB12: in  std_logic; DIB13: in  std_logic; 
            DIB14: in  std_logic; DIB15: in  std_logic; 
            DIB16: in  std_logic; DIB17: in  std_logic; 
            ADB0: in  std_logic; ADB1: in  std_logic; 
            ADB2: in  std_logic; ADB3: in  std_logic; 
            ADB4: in  std_logic; ADB5: in  std_logic; 
            ADB6: in  std_logic; ADB7: in  std_logic; 
            ADB8: in  std_logic; ADB9: in  std_logic; 
            ADB10: in  std_logic; ADB11: in  std_logic; 
            ADB12: in  std_logic; ADB13: in  std_logic; 
            CEB: in  std_logic; CLKB: in  std_logic; OCEB: in  std_logic; 
            WEB: in  std_logic; CSB0: in  std_logic; CSB1: in  std_logic; 
            CSB2: in  std_logic; RSTB: in  std_logic; 
            DOA0: out  std_logic; DOA1: out  std_logic; 
            DOA2: out  std_logic; DOA3: out  std_logic; 
            DOA4: out  std_logic; DOA5: out  std_logic; 
            DOA6: out  std_logic; DOA7: out  std_logic; 
            DOA8: out  std_logic; DOA9: out  std_logic; 
            DOA10: out  std_logic; DOA11: out  std_logic; 
            DOA12: out  std_logic; DOA13: out  std_logic; 
            DOA14: out  std_logic; DOA15: out  std_logic; 
            DOA16: out  std_logic; DOA17: out  std_logic; 
            DOB0: out  std_logic; DOB1: out  std_logic; 
            DOB2: out  std_logic; DOB3: out  std_logic; 
            DOB4: out  std_logic; DOB5: out  std_logic; 
            DOB6: out  std_logic; DOB7: out  std_logic; 
            DOB8: out  std_logic; DOB9: out  std_logic; 
            DOB10: out  std_logic; DOB11: out  std_logic; 
            DOB12: out  std_logic; DOB13: out  std_logic; 
            DOB14: out  std_logic; DOB15: out  std_logic; 
            DOB16: out  std_logic; DOB17: out  std_logic);
    end component;
    attribute MEM_LPC_FILE : string; 
    attribute MEM_INIT_FILE : string; 
    attribute RESETMODE : string; 
    attribute GSR : string; 
    attribute MEM_LPC_FILE of pdp_ram_0_0_31 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_0_31 : label is "";
    attribute RESETMODE of pdp_ram_0_0_31 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_0_1_30 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_0_1_30 : label is "";
    attribute RESETMODE of pdp_ram_0_1_30 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_1_0_29 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_0_29 : label is "";
    attribute RESETMODE of pdp_ram_1_0_29 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_1_1_28 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_1_1_28 : label is "";
    attribute RESETMODE of pdp_ram_1_1_28 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_2_0_27 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_0_27 : label is "";
    attribute RESETMODE of pdp_ram_2_0_27 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_2_1_26 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_2_1_26 : label is "";
    attribute RESETMODE of pdp_ram_2_1_26 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_3_0_25 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_0_25 : label is "";
    attribute RESETMODE of pdp_ram_3_0_25 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_3_1_24 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_3_1_24 : label is "";
    attribute RESETMODE of pdp_ram_3_1_24 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_4_0_23 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_0_23 : label is "";
    attribute RESETMODE of pdp_ram_4_0_23 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_4_1_22 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_4_1_22 : label is "";
    attribute RESETMODE of pdp_ram_4_1_22 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_5_0_21 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_0_21 : label is "";
    attribute RESETMODE of pdp_ram_5_0_21 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_5_1_20 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_5_1_20 : label is "";
    attribute RESETMODE of pdp_ram_5_1_20 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_6_0_19 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_0_19 : label is "";
    attribute RESETMODE of pdp_ram_6_0_19 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_6_1_18 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_6_1_18 : label is "";
    attribute RESETMODE of pdp_ram_6_1_18 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_7_0_17 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_0_17 : label is "";
    attribute RESETMODE of pdp_ram_7_0_17 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_7_1_16 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_7_1_16 : label is "";
    attribute RESETMODE of pdp_ram_7_1_16 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_8_0_15 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_8_0_15 : label is "";
    attribute RESETMODE of pdp_ram_8_0_15 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_8_1_14 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_8_1_14 : label is "";
    attribute RESETMODE of pdp_ram_8_1_14 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_9_0_13 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_9_0_13 : label is "";
    attribute RESETMODE of pdp_ram_9_0_13 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_9_1_12 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_9_1_12 : label is "";
    attribute RESETMODE of pdp_ram_9_1_12 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_10_0_11 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_10_0_11 : label is "";
    attribute RESETMODE of pdp_ram_10_0_11 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_10_1_10 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_10_1_10 : label is "";
    attribute RESETMODE of pdp_ram_10_1_10 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_11_0_9 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_11_0_9 : label is "";
    attribute RESETMODE of pdp_ram_11_0_9 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_11_1_8 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_11_1_8 : label is "";
    attribute RESETMODE of pdp_ram_11_1_8 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_12_0_7 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_12_0_7 : label is "";
    attribute RESETMODE of pdp_ram_12_0_7 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_12_1_6 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_12_1_6 : label is "";
    attribute RESETMODE of pdp_ram_12_1_6 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_13_0_5 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_13_0_5 : label is "";
    attribute RESETMODE of pdp_ram_13_0_5 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_13_1_4 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_13_1_4 : label is "";
    attribute RESETMODE of pdp_ram_13_1_4 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_14_0_3 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_14_0_3 : label is "";
    attribute RESETMODE of pdp_ram_14_0_3 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_14_1_2 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_14_1_2 : label is "";
    attribute RESETMODE of pdp_ram_14_1_2 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_15_0_1 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_15_0_1 : label is "";
    attribute RESETMODE of pdp_ram_15_0_1 : label is "SYNC";
    attribute MEM_LPC_FILE of pdp_ram_15_1_0 : label is "cbmnet_fifo_18x32k_dp.lpc";
    attribute MEM_INIT_FILE of pdp_ram_15_1_0 : label is "";
    attribute RESETMODE of pdp_ram_15_1_0 : label is "SYNC";
    attribute GSR of FF_202 : label is "ENABLED";
    attribute GSR of FF_201 : label is "ENABLED";
    attribute GSR of FF_200 : label is "ENABLED";
    attribute GSR of FF_199 : label is "ENABLED";
    attribute GSR of FF_198 : label is "ENABLED";
    attribute GSR of FF_197 : label is "ENABLED";
    attribute GSR of FF_196 : label is "ENABLED";
    attribute GSR of FF_195 : label is "ENABLED";
    attribute GSR of FF_194 : label is "ENABLED";
    attribute GSR of FF_193 : label is "ENABLED";
    attribute GSR of FF_192 : label is "ENABLED";
    attribute GSR of FF_191 : label is "ENABLED";
    attribute GSR of FF_190 : label is "ENABLED";
    attribute GSR of FF_189 : label is "ENABLED";
    attribute GSR of FF_188 : label is "ENABLED";
    attribute GSR of FF_187 : label is "ENABLED";
    attribute GSR of FF_186 : label is "ENABLED";
    attribute GSR of FF_185 : label is "ENABLED";
    attribute GSR of FF_184 : label is "ENABLED";
    attribute GSR of FF_183 : label is "ENABLED";
    attribute GSR of FF_182 : label is "ENABLED";
    attribute GSR of FF_181 : label is "ENABLED";
    attribute GSR of FF_180 : label is "ENABLED";
    attribute GSR of FF_179 : label is "ENABLED";
    attribute GSR of FF_178 : label is "ENABLED";
    attribute GSR of FF_177 : label is "ENABLED";
    attribute GSR of FF_176 : label is "ENABLED";
    attribute GSR of FF_175 : label is "ENABLED";
    attribute GSR of FF_174 : label is "ENABLED";
    attribute GSR of FF_173 : label is "ENABLED";
    attribute GSR of FF_172 : label is "ENABLED";
    attribute GSR of FF_171 : label is "ENABLED";
    attribute GSR of FF_170 : label is "ENABLED";
    attribute GSR of FF_169 : label is "ENABLED";
    attribute GSR of FF_168 : label is "ENABLED";
    attribute GSR of FF_167 : label is "ENABLED";
    attribute GSR of FF_166 : label is "ENABLED";
    attribute GSR of FF_165 : label is "ENABLED";
    attribute GSR of FF_164 : label is "ENABLED";
    attribute GSR of FF_163 : label is "ENABLED";
    attribute GSR of FF_162 : label is "ENABLED";
    attribute GSR of FF_161 : label is "ENABLED";
    attribute GSR of FF_160 : label is "ENABLED";
    attribute GSR of FF_159 : label is "ENABLED";
    attribute GSR of FF_158 : label is "ENABLED";
    attribute GSR of FF_157 : label is "ENABLED";
    attribute GSR of FF_156 : label is "ENABLED";
    attribute GSR of FF_155 : label is "ENABLED";
    attribute GSR of FF_154 : label is "ENABLED";
    attribute GSR of FF_153 : label is "ENABLED";
    attribute GSR of FF_152 : label is "ENABLED";
    attribute GSR of FF_151 : label is "ENABLED";
    attribute GSR of FF_150 : label is "ENABLED";
    attribute GSR of FF_149 : label is "ENABLED";
    attribute GSR of FF_148 : label is "ENABLED";
    attribute GSR of FF_147 : label is "ENABLED";
    attribute GSR of FF_146 : label is "ENABLED";
    attribute GSR of FF_145 : label is "ENABLED";
    attribute GSR of FF_144 : label is "ENABLED";
    attribute GSR of FF_143 : label is "ENABLED";
    attribute GSR of FF_142 : label is "ENABLED";
    attribute GSR of FF_141 : label is "ENABLED";
    attribute GSR of FF_140 : label is "ENABLED";
    attribute GSR of FF_139 : label is "ENABLED";
    attribute GSR of FF_138 : label is "ENABLED";
    attribute GSR of FF_137 : label is "ENABLED";
    attribute GSR of FF_136 : label is "ENABLED";
    attribute GSR of FF_135 : label is "ENABLED";
    attribute GSR of FF_134 : label is "ENABLED";
    attribute GSR of FF_133 : label is "ENABLED";
    attribute GSR of FF_132 : label is "ENABLED";
    attribute GSR of FF_131 : label is "ENABLED";
    attribute GSR of FF_130 : label is "ENABLED";
    attribute GSR of FF_129 : label is "ENABLED";
    attribute GSR of FF_128 : label is "ENABLED";
    attribute GSR of FF_127 : label is "ENABLED";
    attribute GSR of FF_126 : label is "ENABLED";
    attribute GSR of FF_125 : label is "ENABLED";
    attribute GSR of FF_124 : label is "ENABLED";
    attribute GSR of FF_123 : label is "ENABLED";
    attribute GSR of FF_122 : label is "ENABLED";
    attribute GSR of FF_121 : label is "ENABLED";
    attribute GSR of FF_120 : label is "ENABLED";
    attribute GSR of FF_119 : label is "ENABLED";
    attribute GSR of FF_118 : label is "ENABLED";
    attribute GSR of FF_117 : label is "ENABLED";
    attribute GSR of FF_116 : label is "ENABLED";
    attribute GSR of FF_115 : label is "ENABLED";
    attribute GSR of FF_114 : label is "ENABLED";
    attribute GSR of FF_113 : label is "ENABLED";
    attribute GSR of FF_112 : label is "ENABLED";
    attribute GSR of FF_111 : label is "ENABLED";
    attribute GSR of FF_110 : label is "ENABLED";
    attribute GSR of FF_109 : label is "ENABLED";
    attribute GSR of FF_108 : label is "ENABLED";
    attribute GSR of FF_107 : label is "ENABLED";
    attribute GSR of FF_106 : label is "ENABLED";
    attribute GSR of FF_105 : label is "ENABLED";
    attribute GSR of FF_104 : label is "ENABLED";
    attribute GSR of FF_103 : label is "ENABLED";
    attribute GSR of FF_102 : label is "ENABLED";
    attribute GSR of FF_101 : label is "ENABLED";
    attribute GSR of FF_100 : label is "ENABLED";
    attribute GSR of FF_99 : label is "ENABLED";
    attribute GSR of FF_98 : label is "ENABLED";
    attribute GSR of FF_97 : label is "ENABLED";
    attribute GSR of FF_96 : label is "ENABLED";
    attribute GSR of FF_95 : label is "ENABLED";
    attribute GSR of FF_94 : label is "ENABLED";
    attribute GSR of FF_93 : label is "ENABLED";
    attribute GSR of FF_92 : label is "ENABLED";
    attribute GSR of FF_91 : label is "ENABLED";
    attribute GSR of FF_90 : label is "ENABLED";
    attribute GSR of FF_89 : label is "ENABLED";
    attribute GSR of FF_88 : label is "ENABLED";
    attribute GSR of FF_87 : label is "ENABLED";
    attribute GSR of FF_86 : label is "ENABLED";
    attribute GSR of FF_85 : label is "ENABLED";
    attribute GSR of FF_84 : label is "ENABLED";
    attribute GSR of FF_83 : label is "ENABLED";
    attribute GSR of FF_82 : label is "ENABLED";
    attribute GSR of FF_81 : label is "ENABLED";
    attribute GSR of FF_80 : label is "ENABLED";
    attribute GSR of FF_79 : label is "ENABLED";
    attribute GSR of FF_78 : label is "ENABLED";
    attribute GSR of FF_77 : label is "ENABLED";
    attribute GSR of FF_76 : label is "ENABLED";
    attribute GSR of FF_75 : label is "ENABLED";
    attribute GSR of FF_74 : label is "ENABLED";
    attribute GSR of FF_73 : label is "ENABLED";
    attribute GSR of FF_72 : label is "ENABLED";
    attribute GSR of FF_71 : label is "ENABLED";
    attribute GSR of FF_70 : label is "ENABLED";
    attribute GSR of FF_69 : label is "ENABLED";
    attribute GSR of FF_68 : label is "ENABLED";
    attribute GSR of FF_67 : label is "ENABLED";
    attribute GSR of FF_66 : label is "ENABLED";
    attribute GSR of FF_65 : label is "ENABLED";
    attribute GSR of FF_64 : label is "ENABLED";
    attribute GSR of FF_63 : label is "ENABLED";
    attribute GSR of FF_62 : label is "ENABLED";
    attribute GSR of FF_61 : label is "ENABLED";
    attribute GSR of FF_60 : label is "ENABLED";
    attribute GSR of FF_59 : label is "ENABLED";
    attribute GSR of FF_58 : label is "ENABLED";
    attribute GSR of FF_57 : label is "ENABLED";
    attribute GSR of FF_56 : label is "ENABLED";
    attribute GSR of FF_55 : label is "ENABLED";
    attribute GSR of FF_54 : label is "ENABLED";
    attribute GSR of FF_53 : label is "ENABLED";
    attribute GSR of FF_52 : label is "ENABLED";
    attribute GSR of FF_51 : label is "ENABLED";
    attribute GSR of FF_50 : label is "ENABLED";
    attribute GSR of FF_49 : label is "ENABLED";
    attribute GSR of FF_48 : label is "ENABLED";
    attribute GSR of FF_47 : label is "ENABLED";
    attribute GSR of FF_46 : label is "ENABLED";
    attribute GSR of FF_45 : label is "ENABLED";
    attribute GSR of FF_44 : label is "ENABLED";
    attribute GSR of FF_43 : label is "ENABLED";
    attribute GSR of FF_42 : label is "ENABLED";
    attribute GSR of FF_41 : label is "ENABLED";
    attribute GSR of FF_40 : label is "ENABLED";
    attribute GSR of FF_39 : label is "ENABLED";
    attribute GSR of FF_38 : label is "ENABLED";
    attribute GSR of FF_37 : label is "ENABLED";
    attribute GSR of FF_36 : label is "ENABLED";
    attribute GSR of FF_35 : label is "ENABLED";
    attribute GSR of FF_34 : label is "ENABLED";
    attribute GSR of FF_33 : label is "ENABLED";
    attribute GSR of FF_32 : label is "ENABLED";
    attribute GSR of FF_31 : label is "ENABLED";
    attribute GSR of FF_30 : label is "ENABLED";
    attribute GSR of FF_29 : label is "ENABLED";
    attribute GSR of FF_28 : label is "ENABLED";
    attribute GSR of FF_27 : label is "ENABLED";
    attribute GSR of FF_26 : label is "ENABLED";
    attribute GSR of FF_25 : label is "ENABLED";
    attribute GSR of FF_24 : label is "ENABLED";
    attribute GSR of FF_23 : label is "ENABLED";
    attribute GSR of FF_22 : label is "ENABLED";
    attribute GSR of FF_21 : label is "ENABLED";
    attribute GSR of FF_20 : label is "ENABLED";
    attribute GSR of FF_19 : label is "ENABLED";
    attribute GSR of FF_18 : label is "ENABLED";
    attribute GSR of FF_17 : label is "ENABLED";
    attribute GSR of FF_16 : label is "ENABLED";
    attribute GSR of FF_15 : label is "ENABLED";
    attribute GSR of FF_14 : label is "ENABLED";
    attribute GSR of FF_13 : label is "ENABLED";
    attribute GSR of FF_12 : label is "ENABLED";
    attribute GSR of FF_11 : label is "ENABLED";
    attribute GSR of FF_10 : label is "ENABLED";
    attribute GSR of FF_9 : label is "ENABLED";
    attribute GSR of FF_8 : label is "ENABLED";
    attribute GSR of FF_7 : label is "ENABLED";
    attribute GSR of FF_6 : label is "ENABLED";
    attribute GSR of FF_5 : label is "ENABLED";
    attribute GSR of FF_4 : label is "ENABLED";
    attribute GSR of FF_3 : label is "ENABLED";
    attribute GSR of FF_2 : label is "ENABLED";
    attribute GSR of FF_1 : label is "ENABLED";
    attribute GSR of FF_0 : label is "ENABLED";
    attribute syn_keep : boolean;
    attribute NGD_DRC_MASK : integer;
    attribute NGD_DRC_MASK of Structure : architecture is 1;

begin
    -- component instantiation statements
    AND2_t32: AND2
        port map (A=>WrEn, B=>invout_1, Z=>wren_i);

    INV_9: INV
        port map (A=>full_i, Z=>invout_1);

    AND2_t31: AND2
        port map (A=>RdEn, B=>invout_0, Z=>rden_i);

    INV_8: INV
        port map (A=>empty_i, Z=>invout_0);

    OR2_t30: OR2
        port map (A=>Reset, B=>RPReset, Z=>rRst);

    XOR2_t29: XOR2
        port map (A=>wcount_0, B=>wcount_1, Z=>w_gdata_0);

    XOR2_t28: XOR2
        port map (A=>wcount_1, B=>wcount_2, Z=>w_gdata_1);

    XOR2_t27: XOR2
        port map (A=>wcount_2, B=>wcount_3, Z=>w_gdata_2);

    XOR2_t26: XOR2
        port map (A=>wcount_3, B=>wcount_4, Z=>w_gdata_3);

    XOR2_t25: XOR2
        port map (A=>wcount_4, B=>wcount_5, Z=>w_gdata_4);

    XOR2_t24: XOR2
        port map (A=>wcount_5, B=>wcount_6, Z=>w_gdata_5);

    XOR2_t23: XOR2
        port map (A=>wcount_6, B=>wcount_7, Z=>w_gdata_6);

    XOR2_t22: XOR2
        port map (A=>wcount_7, B=>wcount_8, Z=>w_gdata_7);

    XOR2_t21: XOR2
        port map (A=>wcount_8, B=>wcount_9, Z=>w_gdata_8);

    XOR2_t20: XOR2
        port map (A=>wcount_9, B=>wcount_10, Z=>w_gdata_9);

    XOR2_t19: XOR2
        port map (A=>wcount_10, B=>wcount_11, Z=>w_gdata_10);

    XOR2_t18: XOR2
        port map (A=>wcount_11, B=>wcount_12, Z=>w_gdata_11);

    XOR2_t17: XOR2
        port map (A=>wcount_12, B=>wcount_13, Z=>w_gdata_12);

    XOR2_t16: XOR2
        port map (A=>wcount_13, B=>wcount_14, Z=>w_gdata_13);

    XOR2_t15: XOR2
        port map (A=>wcount_14, B=>wcount_15, Z=>w_gdata_14);

    XOR2_t14: XOR2
        port map (A=>rcount_0, B=>rcount_1, Z=>r_gdata_0);

    XOR2_t13: XOR2
        port map (A=>rcount_1, B=>rcount_2, Z=>r_gdata_1);

    XOR2_t12: XOR2
        port map (A=>rcount_2, B=>rcount_3, Z=>r_gdata_2);

    XOR2_t11: XOR2
        port map (A=>rcount_3, B=>rcount_4, Z=>r_gdata_3);

    XOR2_t10: XOR2
        port map (A=>rcount_4, B=>rcount_5, Z=>r_gdata_4);

    XOR2_t9: XOR2
        port map (A=>rcount_5, B=>rcount_6, Z=>r_gdata_5);

    XOR2_t8: XOR2
        port map (A=>rcount_6, B=>rcount_7, Z=>r_gdata_6);

    XOR2_t7: XOR2
        port map (A=>rcount_7, B=>rcount_8, Z=>r_gdata_7);

    XOR2_t6: XOR2
        port map (A=>rcount_8, B=>rcount_9, Z=>r_gdata_8);

    XOR2_t5: XOR2
        port map (A=>rcount_9, B=>rcount_10, Z=>r_gdata_9);

    XOR2_t4: XOR2
        port map (A=>rcount_10, B=>rcount_11, Z=>r_gdata_10);

    XOR2_t3: XOR2
        port map (A=>rcount_11, B=>rcount_12, Z=>r_gdata_11);

    XOR2_t2: XOR2
        port map (A=>rcount_12, B=>rcount_13, Z=>r_gdata_12);

    XOR2_t1: XOR2
        port map (A=>rcount_13, B=>rcount_14, Z=>r_gdata_13);

    XOR2_t0: XOR2
        port map (A=>rcount_14, B=>rcount_15, Z=>r_gdata_14);

    INV_7: INV
        port map (A=>wptr_11, Z=>wptr_11_inv);

    INV_6: INV
        port map (A=>wptr_12, Z=>wptr_12_inv);

    INV_5: INV
        port map (A=>wptr_13, Z=>wptr_13_inv);

    INV_4: INV
        port map (A=>wptr_14, Z=>wptr_14_inv);

    LUT4_114: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec0_p00);

    INV_3: INV
        port map (A=>rptr_11, Z=>rptr_11_inv);

    INV_2: INV
        port map (A=>rptr_12, Z=>rptr_12_inv);

    INV_1: INV
        port map (A=>rptr_13, Z=>rptr_13_inv);

    INV_0: INV
        port map (A=>rptr_14, Z=>rptr_14_inv);

    LUT4_113: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec1_r10);

    LUT4_112: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec2_p00);

    LUT4_111: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec3_r10);

    LUT4_110: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec4_p01);

    LUT4_109: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec5_r11);

    LUT4_108: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec6_p01);

    LUT4_107: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec7_r11);

    LUT4_106: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec8_p02);

    LUT4_105: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec9_r12);

    LUT4_104: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec10_p02);

    LUT4_103: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec11_r12);

    LUT4_102: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec12_p03);

    LUT4_101: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec13_r13);

    LUT4_100: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14_inv, DO0=>dec14_p03);

    LUT4_99: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14_inv, DO0=>dec15_r13);

    LUT4_98: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec16_p04);

    LUT4_97: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec17_r14);

    LUT4_96: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec18_p04);

    LUT4_95: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec19_r14);

    LUT4_94: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec20_p05);

    LUT4_93: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec21_r15);

    LUT4_92: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec22_p05);

    LUT4_91: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec23_r15);

    LUT4_90: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec24_p06);

    LUT4_89: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec25_r16);

    LUT4_88: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec26_p06);

    LUT4_87: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec27_r16);

    LUT4_86: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec28_p07);

    LUT4_85: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec29_r17);

    LUT4_84: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14_inv, DO0=>dec30_p07);

    LUT4_83: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14_inv, DO0=>dec31_r17);

    LUT4_82: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec32_p08);

    LUT4_81: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec33_r18);

    LUT4_80: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec34_p08);

    LUT4_79: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec35_r18);

    LUT4_78: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec36_p09);

    LUT4_77: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec37_r19);

    LUT4_76: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec38_p09);

    LUT4_75: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec39_r19);

    LUT4_74: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec40_p010);

    LUT4_73: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec41_r110);

    LUT4_72: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec42_p010);

    LUT4_71: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec43_r110);

    LUT4_70: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec44_p011);

    LUT4_69: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec45_r111);

    LUT4_68: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13_inv, 
            AD0=>wptr_14, DO0=>dec46_p011);

    LUT4_67: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13_inv, 
            AD0=>rptr_14, DO0=>dec47_r111);

    LUT4_66: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec48_p012);

    LUT4_65: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec49_r112);

    LUT4_64: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec50_p012);

    LUT4_63: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec51_r112);

    LUT4_62: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec52_p013);

    LUT4_61: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec53_r113);

    LUT4_60: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12_inv, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec54_p013);

    LUT4_59: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12_inv, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec55_r113);

    LUT4_58: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec56_p014);

    LUT4_57: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec57_r114);

    LUT4_56: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11_inv, AD2=>wptr_12, AD1=>wptr_13, 
            AD0=>wptr_14, DO0=>dec58_p014);

    LUT4_55: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11_inv, AD2=>rptr_12, AD1=>rptr_13, 
            AD0=>rptr_14, DO0=>dec59_r114);

    LUT4_54: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, AD0=>wptr_14, 
            DO0=>dec60_p015);

    LUT4_53: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, AD0=>rptr_14, 
            DO0=>dec61_r115);

    LUT4_52: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>wptr_11, AD2=>wptr_12, AD1=>wptr_13, AD0=>wptr_14, 
            DO0=>dec62_p015);

    LUT4_51: ROM16X1A
        generic map (initval=> X"8000")
        port map (AD3=>rptr_11, AD2=>rptr_12, AD1=>rptr_13, AD0=>rptr_14, 
            DO0=>dec63_r115);

    LUT4_50: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r212, AD2=>w_gcount_r213, 
            AD1=>w_gcount_r214, AD0=>w_gcount_r215, 
            DO0=>w_g2b_xor_cluster_0);

    LUT4_49: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r28, AD2=>w_gcount_r29, 
            AD1=>w_gcount_r210, AD0=>w_gcount_r211, 
            DO0=>w_g2b_xor_cluster_1);

    LUT4_48: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r24, AD2=>w_gcount_r25, 
            AD1=>w_gcount_r26, AD0=>w_gcount_r27, 
            DO0=>w_g2b_xor_cluster_2);

    LUT4_47: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r20, AD2=>w_gcount_r21, 
            AD1=>w_gcount_r22, AD0=>w_gcount_r23, 
            DO0=>w_g2b_xor_cluster_3);

    LUT4_46: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r214, AD2=>w_gcount_r215, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>wcount_r14);

    LUT4_45: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r213, AD2=>w_gcount_r214, 
            AD1=>w_gcount_r215, AD0=>scuba_vlo, DO0=>wcount_r13);

    LUT4_44: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r211, AD2=>w_gcount_r212, 
            AD1=>w_gcount_r213, AD0=>wcount_r14, DO0=>wcount_r11);

    LUT4_43: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r210, AD2=>w_gcount_r211, 
            AD1=>w_gcount_r212, AD0=>wcount_r13, DO0=>wcount_r10);

    LUT4_42: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r29, AD2=>w_gcount_r210, 
            AD1=>w_gcount_r211, AD0=>w_g2b_xor_cluster_0, DO0=>wcount_r9);

    LUT4_41: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_g2b_xor_cluster_0, AD2=>w_g2b_xor_cluster_1, 
            AD1=>scuba_vlo, AD0=>scuba_vlo, DO0=>wcount_r8);

    LUT4_40: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_g2b_xor_cluster_0, AD2=>w_g2b_xor_cluster_1, 
            AD1=>w_gcount_r27, AD0=>scuba_vlo, DO0=>wcount_r7);

    LUT4_39: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_g2b_xor_cluster_0, AD2=>w_g2b_xor_cluster_1, 
            AD1=>w_gcount_r26, AD0=>w_gcount_r27, DO0=>wcount_r6);

    LUT4_38: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r25, AD2=>w_gcount_r26, 
            AD1=>w_gcount_r27, AD0=>scuba_vlo, 
            DO0=>w_g2b_xor_cluster_2_1);

    LUT4_37: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_g2b_xor_cluster_0, AD2=>w_g2b_xor_cluster_1, 
            AD1=>w_g2b_xor_cluster_2_1, AD0=>scuba_vlo, DO0=>wcount_r5);

    LUT4_36: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_g2b_xor_cluster_0, AD2=>w_g2b_xor_cluster_1, 
            AD1=>w_g2b_xor_cluster_2, AD0=>scuba_vlo, DO0=>wcount_r4);

    LUT4_35: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_g2b_xor_cluster_0, AD2=>w_g2b_xor_cluster_1, 
            AD1=>w_g2b_xor_cluster_2, AD0=>w_gcount_r23, DO0=>wcount_r3);

    LUT4_34: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r22, AD2=>w_gcount_r23, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>w_g2b_xor_cluster_3_1);

    LUT4_33: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_g2b_xor_cluster_0, AD2=>w_g2b_xor_cluster_1, 
            AD1=>w_g2b_xor_cluster_2, AD0=>w_g2b_xor_cluster_3_1, 
            DO0=>wcount_r2);

    LUT4_32: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_gcount_r21, AD2=>w_gcount_r22, 
            AD1=>w_gcount_r23, AD0=>scuba_vlo, 
            DO0=>w_g2b_xor_cluster_3_2);

    LUT4_31: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_g2b_xor_cluster_0, AD2=>w_g2b_xor_cluster_1, 
            AD1=>w_g2b_xor_cluster_2, AD0=>w_g2b_xor_cluster_3_2, 
            DO0=>wcount_r1);

    LUT4_30: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>w_g2b_xor_cluster_0, AD2=>w_g2b_xor_cluster_1, 
            AD1=>w_g2b_xor_cluster_2, AD0=>w_g2b_xor_cluster_3, 
            DO0=>wcount_r0);

    LUT4_29: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w212, AD2=>r_gcount_w213, 
            AD1=>r_gcount_w214, AD0=>r_gcount_w215, 
            DO0=>r_g2b_xor_cluster_0);

    LUT4_28: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w28, AD2=>r_gcount_w29, 
            AD1=>r_gcount_w210, AD0=>r_gcount_w211, 
            DO0=>r_g2b_xor_cluster_1);

    LUT4_27: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w24, AD2=>r_gcount_w25, 
            AD1=>r_gcount_w26, AD0=>r_gcount_w27, 
            DO0=>r_g2b_xor_cluster_2);

    LUT4_26: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w20, AD2=>r_gcount_w21, 
            AD1=>r_gcount_w22, AD0=>r_gcount_w23, 
            DO0=>r_g2b_xor_cluster_3);

    LUT4_25: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w214, AD2=>r_gcount_w215, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>rcount_w14);

    LUT4_24: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w213, AD2=>r_gcount_w214, 
            AD1=>r_gcount_w215, AD0=>scuba_vlo, DO0=>rcount_w13);

    LUT4_23: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w211, AD2=>r_gcount_w212, 
            AD1=>r_gcount_w213, AD0=>rcount_w14, DO0=>rcount_w11);

    LUT4_22: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w210, AD2=>r_gcount_w211, 
            AD1=>r_gcount_w212, AD0=>rcount_w13, DO0=>rcount_w10);

    LUT4_21: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w29, AD2=>r_gcount_w210, 
            AD1=>r_gcount_w211, AD0=>r_g2b_xor_cluster_0, DO0=>rcount_w9);

    LUT4_20: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_g2b_xor_cluster_0, AD2=>r_g2b_xor_cluster_1, 
            AD1=>scuba_vlo, AD0=>scuba_vlo, DO0=>rcount_w8);

    LUT4_19: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_g2b_xor_cluster_0, AD2=>r_g2b_xor_cluster_1, 
            AD1=>r_gcount_w27, AD0=>scuba_vlo, DO0=>rcount_w7);

    LUT4_18: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_g2b_xor_cluster_0, AD2=>r_g2b_xor_cluster_1, 
            AD1=>r_gcount_w26, AD0=>r_gcount_w27, DO0=>rcount_w6);

    LUT4_17: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w25, AD2=>r_gcount_w26, 
            AD1=>r_gcount_w27, AD0=>scuba_vlo, 
            DO0=>r_g2b_xor_cluster_2_1);

    LUT4_16: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_g2b_xor_cluster_0, AD2=>r_g2b_xor_cluster_1, 
            AD1=>r_g2b_xor_cluster_2_1, AD0=>scuba_vlo, DO0=>rcount_w5);

    LUT4_15: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_g2b_xor_cluster_0, AD2=>r_g2b_xor_cluster_1, 
            AD1=>r_g2b_xor_cluster_2, AD0=>scuba_vlo, DO0=>rcount_w4);

    LUT4_14: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_g2b_xor_cluster_0, AD2=>r_g2b_xor_cluster_1, 
            AD1=>r_g2b_xor_cluster_2, AD0=>r_gcount_w23, DO0=>rcount_w3);

    LUT4_13: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w22, AD2=>r_gcount_w23, AD1=>scuba_vlo, 
            AD0=>scuba_vlo, DO0=>r_g2b_xor_cluster_3_1);

    LUT4_12: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_g2b_xor_cluster_0, AD2=>r_g2b_xor_cluster_1, 
            AD1=>r_g2b_xor_cluster_2, AD0=>r_g2b_xor_cluster_3_1, 
            DO0=>rcount_w2);

    LUT4_11: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_gcount_w21, AD2=>r_gcount_w22, 
            AD1=>r_gcount_w23, AD0=>scuba_vlo, 
            DO0=>r_g2b_xor_cluster_3_2);

    LUT4_10: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_g2b_xor_cluster_0, AD2=>r_g2b_xor_cluster_1, 
            AD1=>r_g2b_xor_cluster_2, AD0=>r_g2b_xor_cluster_3_2, 
            DO0=>rcount_w1);

    LUT4_9: ROM16X1A
        generic map (initval=> X"6996")
        port map (AD3=>r_g2b_xor_cluster_0, AD2=>r_g2b_xor_cluster_1, 
            AD1=>r_g2b_xor_cluster_2, AD0=>r_g2b_xor_cluster_3, 
            DO0=>rcount_w0);

    LUT4_8: ROM16X1A
        generic map (initval=> X"0410")
        port map (AD3=>rptr_15, AD2=>rcount_15, AD1=>w_gcount_r215, 
            AD0=>scuba_vlo, DO0=>empty_cmp_set);

    LUT4_7: ROM16X1A
        generic map (initval=> X"1004")
        port map (AD3=>rptr_15, AD2=>rcount_15, AD1=>w_gcount_r215, 
            AD0=>scuba_vlo, DO0=>empty_cmp_clr);

    LUT4_6: ROM16X1A
        generic map (initval=> X"0140")
        port map (AD3=>wptr_15, AD2=>wcount_15, AD1=>r_gcount_w215, 
            AD0=>scuba_vlo, DO0=>full_cmp_set);

    LUT4_5: ROM16X1A
        generic map (initval=> X"4001")
        port map (AD3=>wptr_15, AD2=>wcount_15, AD1=>r_gcount_w215, 
            AD0=>scuba_vlo, DO0=>full_cmp_clr);

    LUT4_4: ROM16X1A
        generic map (initval=> X"4c32")
        port map (AD3=>af_setcount_15, AD2=>wcount_15, 
            AD1=>r_gcount_w215, AD0=>wptr_15, DO0=>af_set_cmp_set);

    LUT4_3: ROM16X1A
        generic map (initval=> X"8001")
        port map (AD3=>af_setcount_15, AD2=>wcount_15, 
            AD1=>r_gcount_w215, AD0=>wptr_15, DO0=>af_set_cmp_clr);

    LUT4_2: ROM16X1A
        generic map (initval=> X"4c32")
        port map (AD3=>af_clrcount_15, AD2=>wcount_15, 
            AD1=>r_gcount_w215, AD0=>wptr_15, DO0=>af_clr_cmp_set);

    LUT4_1: ROM16X1A
        generic map (initval=> X"8001")
        port map (AD3=>af_clrcount_15, AD2=>wcount_15, 
            AD1=>r_gcount_w215, AD0=>wptr_15, DO0=>af_clr_cmp_clr);

    LUT4_0: ROM16X1A
        generic map (initval=> X"4450")
        port map (AD3=>af, AD2=>af_set, AD1=>af_clr, AD0=>scuba_vlo, 
            DO0=>af_d);

    pdp_ram_0_0_31: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec0_p00, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec1_r10, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_0_0, DOB1=>mdout1_0_1, 
            DOB2=>mdout1_0_2, DOB3=>mdout1_0_3, DOB4=>mdout1_0_4, 
            DOB5=>mdout1_0_5, DOB6=>mdout1_0_6, DOB7=>mdout1_0_7, 
            DOB8=>mdout1_0_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_0_1_30: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec2_p00, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec3_r10, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_0_9, DOB1=>mdout1_0_10, 
            DOB2=>mdout1_0_11, DOB3=>mdout1_0_12, DOB4=>mdout1_0_13, 
            DOB5=>mdout1_0_14, DOB6=>mdout1_0_15, DOB7=>mdout1_0_16, 
            DOB8=>mdout1_0_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_1_0_29: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec4_p01, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec5_r11, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_1_0, DOB1=>mdout1_1_1, 
            DOB2=>mdout1_1_2, DOB3=>mdout1_1_3, DOB4=>mdout1_1_4, 
            DOB5=>mdout1_1_5, DOB6=>mdout1_1_6, DOB7=>mdout1_1_7, 
            DOB8=>mdout1_1_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_1_1_28: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec6_p01, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec7_r11, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_1_9, DOB1=>mdout1_1_10, 
            DOB2=>mdout1_1_11, DOB3=>mdout1_1_12, DOB4=>mdout1_1_13, 
            DOB5=>mdout1_1_14, DOB6=>mdout1_1_15, DOB7=>mdout1_1_16, 
            DOB8=>mdout1_1_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_2_0_27: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec8_p02, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec9_r12, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_2_0, DOB1=>mdout1_2_1, 
            DOB2=>mdout1_2_2, DOB3=>mdout1_2_3, DOB4=>mdout1_2_4, 
            DOB5=>mdout1_2_5, DOB6=>mdout1_2_6, DOB7=>mdout1_2_7, 
            DOB8=>mdout1_2_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_2_1_26: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec10_p02, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec11_r12, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_2_9, DOB1=>mdout1_2_10, 
            DOB2=>mdout1_2_11, DOB3=>mdout1_2_12, DOB4=>mdout1_2_13, 
            DOB5=>mdout1_2_14, DOB6=>mdout1_2_15, DOB7=>mdout1_2_16, 
            DOB8=>mdout1_2_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_3_0_25: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec12_p03, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec13_r13, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_3_0, DOB1=>mdout1_3_1, 
            DOB2=>mdout1_3_2, DOB3=>mdout1_3_3, DOB4=>mdout1_3_4, 
            DOB5=>mdout1_3_5, DOB6=>mdout1_3_6, DOB7=>mdout1_3_7, 
            DOB8=>mdout1_3_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_3_1_24: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec14_p03, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec15_r13, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_3_9, DOB1=>mdout1_3_10, 
            DOB2=>mdout1_3_11, DOB3=>mdout1_3_12, DOB4=>mdout1_3_13, 
            DOB5=>mdout1_3_14, DOB6=>mdout1_3_15, DOB7=>mdout1_3_16, 
            DOB8=>mdout1_3_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_4_0_23: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec16_p04, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec17_r14, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_4_0, DOB1=>mdout1_4_1, 
            DOB2=>mdout1_4_2, DOB3=>mdout1_4_3, DOB4=>mdout1_4_4, 
            DOB5=>mdout1_4_5, DOB6=>mdout1_4_6, DOB7=>mdout1_4_7, 
            DOB8=>mdout1_4_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_4_1_22: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec18_p04, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec19_r14, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_4_9, DOB1=>mdout1_4_10, 
            DOB2=>mdout1_4_11, DOB3=>mdout1_4_12, DOB4=>mdout1_4_13, 
            DOB5=>mdout1_4_14, DOB6=>mdout1_4_15, DOB7=>mdout1_4_16, 
            DOB8=>mdout1_4_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_5_0_21: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec20_p05, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec21_r15, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_5_0, DOB1=>mdout1_5_1, 
            DOB2=>mdout1_5_2, DOB3=>mdout1_5_3, DOB4=>mdout1_5_4, 
            DOB5=>mdout1_5_5, DOB6=>mdout1_5_6, DOB7=>mdout1_5_7, 
            DOB8=>mdout1_5_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_5_1_20: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec22_p05, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec23_r15, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_5_9, DOB1=>mdout1_5_10, 
            DOB2=>mdout1_5_11, DOB3=>mdout1_5_12, DOB4=>mdout1_5_13, 
            DOB5=>mdout1_5_14, DOB6=>mdout1_5_15, DOB7=>mdout1_5_16, 
            DOB8=>mdout1_5_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_6_0_19: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec24_p06, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec25_r16, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_6_0, DOB1=>mdout1_6_1, 
            DOB2=>mdout1_6_2, DOB3=>mdout1_6_3, DOB4=>mdout1_6_4, 
            DOB5=>mdout1_6_5, DOB6=>mdout1_6_6, DOB7=>mdout1_6_7, 
            DOB8=>mdout1_6_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_6_1_18: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec26_p06, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec27_r16, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_6_9, DOB1=>mdout1_6_10, 
            DOB2=>mdout1_6_11, DOB3=>mdout1_6_12, DOB4=>mdout1_6_13, 
            DOB5=>mdout1_6_14, DOB6=>mdout1_6_15, DOB7=>mdout1_6_16, 
            DOB8=>mdout1_6_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_7_0_17: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec28_p07, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec29_r17, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_7_0, DOB1=>mdout1_7_1, 
            DOB2=>mdout1_7_2, DOB3=>mdout1_7_3, DOB4=>mdout1_7_4, 
            DOB5=>mdout1_7_5, DOB6=>mdout1_7_6, DOB7=>mdout1_7_7, 
            DOB8=>mdout1_7_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_7_1_16: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec30_p07, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec31_r17, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_7_9, DOB1=>mdout1_7_10, 
            DOB2=>mdout1_7_11, DOB3=>mdout1_7_12, DOB4=>mdout1_7_13, 
            DOB5=>mdout1_7_14, DOB6=>mdout1_7_15, DOB7=>mdout1_7_16, 
            DOB8=>mdout1_7_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_8_0_15: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec32_p08, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec33_r18, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_8_0, DOB1=>mdout1_8_1, 
            DOB2=>mdout1_8_2, DOB3=>mdout1_8_3, DOB4=>mdout1_8_4, 
            DOB5=>mdout1_8_5, DOB6=>mdout1_8_6, DOB7=>mdout1_8_7, 
            DOB8=>mdout1_8_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_8_1_14: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec34_p08, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec35_r18, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_8_9, DOB1=>mdout1_8_10, 
            DOB2=>mdout1_8_11, DOB3=>mdout1_8_12, DOB4=>mdout1_8_13, 
            DOB5=>mdout1_8_14, DOB6=>mdout1_8_15, DOB7=>mdout1_8_16, 
            DOB8=>mdout1_8_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_9_0_13: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec36_p09, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec37_r19, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_9_0, DOB1=>mdout1_9_1, 
            DOB2=>mdout1_9_2, DOB3=>mdout1_9_3, DOB4=>mdout1_9_4, 
            DOB5=>mdout1_9_5, DOB6=>mdout1_9_6, DOB7=>mdout1_9_7, 
            DOB8=>mdout1_9_8, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_9_1_12: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, CSA0=>dec38_p09, 
            CSA1=>scuba_vlo, CSA2=>scuba_vlo, RSTA=>Reset, 
            DIB0=>scuba_vlo, DIB1=>scuba_vlo, DIB2=>scuba_vlo, 
            DIB3=>scuba_vlo, DIB4=>scuba_vlo, DIB5=>scuba_vlo, 
            DIB6=>scuba_vlo, DIB7=>scuba_vlo, DIB8=>scuba_vlo, 
            DIB9=>scuba_vlo, DIB10=>scuba_vlo, DIB11=>scuba_vlo, 
            DIB12=>scuba_vlo, DIB13=>scuba_vlo, DIB14=>scuba_vlo, 
            DIB15=>scuba_vlo, DIB16=>scuba_vlo, DIB17=>scuba_vlo, 
            ADB0=>scuba_vlo, ADB1=>scuba_vlo, ADB2=>scuba_vlo, 
            ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, ADB6=>rptr_3, 
            ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, ADB10=>rptr_7, 
            ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, CEB=>rden_i, 
            CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec39_r19, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_9_9, DOB1=>mdout1_9_10, 
            DOB2=>mdout1_9_11, DOB3=>mdout1_9_12, DOB4=>mdout1_9_13, 
            DOB5=>mdout1_9_14, DOB6=>mdout1_9_15, DOB7=>mdout1_9_16, 
            DOB8=>mdout1_9_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_10_0_11: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec40_p010, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec41_r110, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_10_0, 
            DOB1=>mdout1_10_1, DOB2=>mdout1_10_2, DOB3=>mdout1_10_3, 
            DOB4=>mdout1_10_4, DOB5=>mdout1_10_5, DOB6=>mdout1_10_6, 
            DOB7=>mdout1_10_7, DOB8=>mdout1_10_8, DOB9=>open, 
            DOB10=>open, DOB11=>open, DOB12=>open, DOB13=>open, 
            DOB14=>open, DOB15=>open, DOB16=>open, DOB17=>open);

    pdp_ram_10_1_10: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, 
            CSA0=>dec42_p010, CSA1=>scuba_vlo, CSA2=>scuba_vlo, 
            RSTA=>Reset, DIB0=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB3=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB6=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB9=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB12=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB15=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB17=>scuba_vlo, ADB0=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, 
            ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, 
            ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, 
            CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec43_r110, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_10_9, DOB1=>mdout1_10_10, 
            DOB2=>mdout1_10_11, DOB3=>mdout1_10_12, DOB4=>mdout1_10_13, 
            DOB5=>mdout1_10_14, DOB6=>mdout1_10_15, DOB7=>mdout1_10_16, 
            DOB8=>mdout1_10_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_11_0_9: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec44_p011, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec45_r111, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_11_0, 
            DOB1=>mdout1_11_1, DOB2=>mdout1_11_2, DOB3=>mdout1_11_3, 
            DOB4=>mdout1_11_4, DOB5=>mdout1_11_5, DOB6=>mdout1_11_6, 
            DOB7=>mdout1_11_7, DOB8=>mdout1_11_8, DOB9=>open, 
            DOB10=>open, DOB11=>open, DOB12=>open, DOB13=>open, 
            DOB14=>open, DOB15=>open, DOB16=>open, DOB17=>open);

    pdp_ram_11_1_8: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, 
            CSA0=>dec46_p011, CSA1=>scuba_vlo, CSA2=>scuba_vlo, 
            RSTA=>Reset, DIB0=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB3=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB6=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB9=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB12=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB15=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB17=>scuba_vlo, ADB0=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, 
            ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, 
            ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, 
            CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec47_r111, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_11_9, DOB1=>mdout1_11_10, 
            DOB2=>mdout1_11_11, DOB3=>mdout1_11_12, DOB4=>mdout1_11_13, 
            DOB5=>mdout1_11_14, DOB6=>mdout1_11_15, DOB7=>mdout1_11_16, 
            DOB8=>mdout1_11_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_12_0_7: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec48_p012, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec49_r112, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_12_0, 
            DOB1=>mdout1_12_1, DOB2=>mdout1_12_2, DOB3=>mdout1_12_3, 
            DOB4=>mdout1_12_4, DOB5=>mdout1_12_5, DOB6=>mdout1_12_6, 
            DOB7=>mdout1_12_7, DOB8=>mdout1_12_8, DOB9=>open, 
            DOB10=>open, DOB11=>open, DOB12=>open, DOB13=>open, 
            DOB14=>open, DOB15=>open, DOB16=>open, DOB17=>open);

    pdp_ram_12_1_6: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, 
            CSA0=>dec50_p012, CSA1=>scuba_vlo, CSA2=>scuba_vlo, 
            RSTA=>Reset, DIB0=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB3=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB6=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB9=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB12=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB15=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB17=>scuba_vlo, ADB0=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, 
            ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, 
            ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, 
            CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec51_r112, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_12_9, DOB1=>mdout1_12_10, 
            DOB2=>mdout1_12_11, DOB3=>mdout1_12_12, DOB4=>mdout1_12_13, 
            DOB5=>mdout1_12_14, DOB6=>mdout1_12_15, DOB7=>mdout1_12_16, 
            DOB8=>mdout1_12_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_13_0_5: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec52_p013, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec53_r113, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_13_0, 
            DOB1=>mdout1_13_1, DOB2=>mdout1_13_2, DOB3=>mdout1_13_3, 
            DOB4=>mdout1_13_4, DOB5=>mdout1_13_5, DOB6=>mdout1_13_6, 
            DOB7=>mdout1_13_7, DOB8=>mdout1_13_8, DOB9=>open, 
            DOB10=>open, DOB11=>open, DOB12=>open, DOB13=>open, 
            DOB14=>open, DOB15=>open, DOB16=>open, DOB17=>open);

    pdp_ram_13_1_4: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, 
            CSA0=>dec54_p013, CSA1=>scuba_vlo, CSA2=>scuba_vlo, 
            RSTA=>Reset, DIB0=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB3=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB6=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB9=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB12=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB15=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB17=>scuba_vlo, ADB0=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, 
            ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, 
            ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, 
            CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec55_r113, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_13_9, DOB1=>mdout1_13_10, 
            DOB2=>mdout1_13_11, DOB3=>mdout1_13_12, DOB4=>mdout1_13_13, 
            DOB5=>mdout1_13_14, DOB6=>mdout1_13_15, DOB7=>mdout1_13_16, 
            DOB8=>mdout1_13_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_14_0_3: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec56_p014, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec57_r114, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_14_0, 
            DOB1=>mdout1_14_1, DOB2=>mdout1_14_2, DOB3=>mdout1_14_3, 
            DOB4=>mdout1_14_4, DOB5=>mdout1_14_5, DOB6=>mdout1_14_6, 
            DOB7=>mdout1_14_7, DOB8=>mdout1_14_8, DOB9=>open, 
            DOB10=>open, DOB11=>open, DOB12=>open, DOB13=>open, 
            DOB14=>open, DOB15=>open, DOB16=>open, DOB17=>open);

    pdp_ram_14_1_2: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, 
            CSA0=>dec58_p014, CSA1=>scuba_vlo, CSA2=>scuba_vlo, 
            RSTA=>Reset, DIB0=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB3=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB6=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB9=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB12=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB15=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB17=>scuba_vlo, ADB0=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, 
            ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, 
            ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, 
            CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec59_r114, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_14_9, DOB1=>mdout1_14_10, 
            DOB2=>mdout1_14_11, DOB3=>mdout1_14_12, DOB4=>mdout1_14_13, 
            DOB5=>mdout1_14_14, DOB6=>mdout1_14_15, DOB7=>mdout1_14_16, 
            DOB8=>mdout1_14_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    pdp_ram_15_0_1: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(0), DIA1=>Data(1), DIA2=>Data(2), 
            DIA3=>Data(3), DIA4=>Data(4), DIA5=>Data(5), DIA6=>Data(6), 
            DIA7=>Data(7), DIA8=>Data(8), DIA9=>scuba_vlo, 
            DIA10=>scuba_vlo, DIA11=>scuba_vlo, DIA12=>scuba_vlo, 
            DIA13=>scuba_vlo, DIA14=>scuba_vlo, DIA15=>scuba_vlo, 
            DIA16=>scuba_vlo, DIA17=>scuba_vlo, ADA0=>scuba_vlo, 
            ADA1=>scuba_vlo, ADA2=>scuba_vlo, ADA3=>wptr_0, ADA4=>wptr_1, 
            ADA5=>wptr_2, ADA6=>wptr_3, ADA7=>wptr_4, ADA8=>wptr_5, 
            ADA9=>wptr_6, ADA10=>wptr_7, ADA11=>wptr_8, ADA12=>wptr_9, 
            ADA13=>wptr_10, CEA=>wren_i, CLKA=>WrClock, OCEA=>wren_i, 
            WEA=>scuba_vhi, CSA0=>dec60_p015, CSA1=>scuba_vlo, 
            CSA2=>scuba_vlo, RSTA=>Reset, DIB0=>scuba_vlo, 
            DIB1=>scuba_vlo, DIB2=>scuba_vlo, DIB3=>scuba_vlo, 
            DIB4=>scuba_vlo, DIB5=>scuba_vlo, DIB6=>scuba_vlo, 
            DIB7=>scuba_vlo, DIB8=>scuba_vlo, DIB9=>scuba_vlo, 
            DIB10=>scuba_vlo, DIB11=>scuba_vlo, DIB12=>scuba_vlo, 
            DIB13=>scuba_vlo, DIB14=>scuba_vlo, DIB15=>scuba_vlo, 
            DIB16=>scuba_vlo, DIB17=>scuba_vlo, ADB0=>scuba_vlo, 
            ADB1=>scuba_vlo, ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, 
            ADB5=>rptr_2, ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, 
            ADB9=>rptr_6, ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, 
            ADB13=>rptr_10, CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, 
            WEB=>scuba_vlo, CSB0=>dec61_r115, CSB1=>scuba_vlo, 
            CSB2=>scuba_vlo, RSTB=>Reset, DOA0=>open, DOA1=>open, 
            DOA2=>open, DOA3=>open, DOA4=>open, DOA5=>open, DOA6=>open, 
            DOA7=>open, DOA8=>open, DOA9=>open, DOA10=>open, DOA11=>open, 
            DOA12=>open, DOA13=>open, DOA14=>open, DOA15=>open, 
            DOA16=>open, DOA17=>open, DOB0=>mdout1_15_0, 
            DOB1=>mdout1_15_1, DOB2=>mdout1_15_2, DOB3=>mdout1_15_3, 
            DOB4=>mdout1_15_4, DOB5=>mdout1_15_5, DOB6=>mdout1_15_6, 
            DOB7=>mdout1_15_7, DOB8=>mdout1_15_8, DOB9=>open, 
            DOB10=>open, DOB11=>open, DOB12=>open, DOB13=>open, 
            DOB14=>open, DOB15=>open, DOB16=>open, DOB17=>open);

    pdp_ram_15_1_0: DP16KC
        generic map (CSDECODE_B=> "0b001", CSDECODE_A=> "0b001", 
        WRITEMODE_B=> "NORMAL", WRITEMODE_A=> "NORMAL", GSR=> "DISABLED", 
        REGMODE_B=> "OUTREG", REGMODE_A=> "OUTREG", DATA_WIDTH_B=>  9, 
        DATA_WIDTH_A=>  9)
        port map (DIA0=>Data(9), DIA1=>Data(10), DIA2=>Data(11), 
            DIA3=>Data(12), DIA4=>Data(13), DIA5=>Data(14), 
            DIA6=>Data(15), DIA7=>Data(16), DIA8=>Data(17), 
            DIA9=>scuba_vlo, DIA10=>scuba_vlo, DIA11=>scuba_vlo, 
            DIA12=>scuba_vlo, DIA13=>scuba_vlo, DIA14=>scuba_vlo, 
            DIA15=>scuba_vlo, DIA16=>scuba_vlo, DIA17=>scuba_vlo, 
            ADA0=>scuba_vlo, ADA1=>scuba_vlo, ADA2=>scuba_vlo, 
            ADA3=>wptr_0, ADA4=>wptr_1, ADA5=>wptr_2, ADA6=>wptr_3, 
            ADA7=>wptr_4, ADA8=>wptr_5, ADA9=>wptr_6, ADA10=>wptr_7, 
            ADA11=>wptr_8, ADA12=>wptr_9, ADA13=>wptr_10, CEA=>wren_i, 
            CLKA=>WrClock, OCEA=>wren_i, WEA=>scuba_vhi, 
            CSA0=>dec62_p015, CSA1=>scuba_vlo, CSA2=>scuba_vlo, 
            RSTA=>Reset, DIB0=>scuba_vlo, DIB1=>scuba_vlo, 
            DIB2=>scuba_vlo, DIB3=>scuba_vlo, DIB4=>scuba_vlo, 
            DIB5=>scuba_vlo, DIB6=>scuba_vlo, DIB7=>scuba_vlo, 
            DIB8=>scuba_vlo, DIB9=>scuba_vlo, DIB10=>scuba_vlo, 
            DIB11=>scuba_vlo, DIB12=>scuba_vlo, DIB13=>scuba_vlo, 
            DIB14=>scuba_vlo, DIB15=>scuba_vlo, DIB16=>scuba_vlo, 
            DIB17=>scuba_vlo, ADB0=>scuba_vlo, ADB1=>scuba_vlo, 
            ADB2=>scuba_vlo, ADB3=>rptr_0, ADB4=>rptr_1, ADB5=>rptr_2, 
            ADB6=>rptr_3, ADB7=>rptr_4, ADB8=>rptr_5, ADB9=>rptr_6, 
            ADB10=>rptr_7, ADB11=>rptr_8, ADB12=>rptr_9, ADB13=>rptr_10, 
            CEB=>rden_i, CLKB=>RdClock, OCEB=>scuba_vhi, WEB=>scuba_vlo, 
            CSB0=>dec63_r115, CSB1=>scuba_vlo, CSB2=>scuba_vlo, 
            RSTB=>Reset, DOA0=>open, DOA1=>open, DOA2=>open, DOA3=>open, 
            DOA4=>open, DOA5=>open, DOA6=>open, DOA7=>open, DOA8=>open, 
            DOA9=>open, DOA10=>open, DOA11=>open, DOA12=>open, 
            DOA13=>open, DOA14=>open, DOA15=>open, DOA16=>open, 
            DOA17=>open, DOB0=>mdout1_15_9, DOB1=>mdout1_15_10, 
            DOB2=>mdout1_15_11, DOB3=>mdout1_15_12, DOB4=>mdout1_15_13, 
            DOB5=>mdout1_15_14, DOB6=>mdout1_15_15, DOB7=>mdout1_15_16, 
            DOB8=>mdout1_15_17, DOB9=>open, DOB10=>open, DOB11=>open, 
            DOB12=>open, DOB13=>open, DOB14=>open, DOB15=>open, 
            DOB16=>open, DOB17=>open);

    FF_202: FD1P3BX
        port map (D=>iwcount_0, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>wcount_0);

    FF_201: FD1P3DX
        port map (D=>iwcount_1, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_1);

    FF_200: FD1P3DX
        port map (D=>iwcount_2, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_2);

    FF_199: FD1P3DX
        port map (D=>iwcount_3, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_3);

    FF_198: FD1P3DX
        port map (D=>iwcount_4, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_4);

    FF_197: FD1P3DX
        port map (D=>iwcount_5, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_5);

    FF_196: FD1P3DX
        port map (D=>iwcount_6, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_6);

    FF_195: FD1P3DX
        port map (D=>iwcount_7, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_7);

    FF_194: FD1P3DX
        port map (D=>iwcount_8, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_8);

    FF_193: FD1P3DX
        port map (D=>iwcount_9, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_9);

    FF_192: FD1P3DX
        port map (D=>iwcount_10, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_10);

    FF_191: FD1P3DX
        port map (D=>iwcount_11, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_11);

    FF_190: FD1P3DX
        port map (D=>iwcount_12, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_12);

    FF_189: FD1P3DX
        port map (D=>iwcount_13, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_13);

    FF_188: FD1P3DX
        port map (D=>iwcount_14, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_14);

    FF_187: FD1P3DX
        port map (D=>iwcount_15, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wcount_15);

    FF_186: FD1P3DX
        port map (D=>w_gdata_0, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_0);

    FF_185: FD1P3DX
        port map (D=>w_gdata_1, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_1);

    FF_184: FD1P3DX
        port map (D=>w_gdata_2, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_2);

    FF_183: FD1P3DX
        port map (D=>w_gdata_3, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_3);

    FF_182: FD1P3DX
        port map (D=>w_gdata_4, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_4);

    FF_181: FD1P3DX
        port map (D=>w_gdata_5, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_5);

    FF_180: FD1P3DX
        port map (D=>w_gdata_6, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_6);

    FF_179: FD1P3DX
        port map (D=>w_gdata_7, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_7);

    FF_178: FD1P3DX
        port map (D=>w_gdata_8, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_8);

    FF_177: FD1P3DX
        port map (D=>w_gdata_9, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_9);

    FF_176: FD1P3DX
        port map (D=>w_gdata_10, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_10);

    FF_175: FD1P3DX
        port map (D=>w_gdata_11, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_11);

    FF_174: FD1P3DX
        port map (D=>w_gdata_12, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_12);

    FF_173: FD1P3DX
        port map (D=>w_gdata_13, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_13);

    FF_172: FD1P3DX
        port map (D=>w_gdata_14, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_14);

    FF_171: FD1P3DX
        port map (D=>wcount_15, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>w_gcount_15);

    FF_170: FD1P3DX
        port map (D=>wcount_0, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_0);

    FF_169: FD1P3DX
        port map (D=>wcount_1, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_1);

    FF_168: FD1P3DX
        port map (D=>wcount_2, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_2);

    FF_167: FD1P3DX
        port map (D=>wcount_3, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_3);

    FF_166: FD1P3DX
        port map (D=>wcount_4, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_4);

    FF_165: FD1P3DX
        port map (D=>wcount_5, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_5);

    FF_164: FD1P3DX
        port map (D=>wcount_6, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_6);

    FF_163: FD1P3DX
        port map (D=>wcount_7, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_7);

    FF_162: FD1P3DX
        port map (D=>wcount_8, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_8);

    FF_161: FD1P3DX
        port map (D=>wcount_9, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_9);

    FF_160: FD1P3DX
        port map (D=>wcount_10, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_10);

    FF_159: FD1P3DX
        port map (D=>wcount_11, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_11);

    FF_158: FD1P3DX
        port map (D=>wcount_12, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_12);

    FF_157: FD1P3DX
        port map (D=>wcount_13, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_13);

    FF_156: FD1P3DX
        port map (D=>wcount_14, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_14);

    FF_155: FD1P3DX
        port map (D=>wcount_15, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>wptr_15);

    FF_154: FD1P3BX
        port map (D=>ircount_0, SP=>rden_i, CK=>RdClock, PD=>rRst, 
            Q=>rcount_0);

    FF_153: FD1P3DX
        port map (D=>ircount_1, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_1);

    FF_152: FD1P3DX
        port map (D=>ircount_2, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_2);

    FF_151: FD1P3DX
        port map (D=>ircount_3, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_3);

    FF_150: FD1P3DX
        port map (D=>ircount_4, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_4);

    FF_149: FD1P3DX
        port map (D=>ircount_5, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_5);

    FF_148: FD1P3DX
        port map (D=>ircount_6, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_6);

    FF_147: FD1P3DX
        port map (D=>ircount_7, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_7);

    FF_146: FD1P3DX
        port map (D=>ircount_8, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_8);

    FF_145: FD1P3DX
        port map (D=>ircount_9, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_9);

    FF_144: FD1P3DX
        port map (D=>ircount_10, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_10);

    FF_143: FD1P3DX
        port map (D=>ircount_11, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_11);

    FF_142: FD1P3DX
        port map (D=>ircount_12, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_12);

    FF_141: FD1P3DX
        port map (D=>ircount_13, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_13);

    FF_140: FD1P3DX
        port map (D=>ircount_14, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_14);

    FF_139: FD1P3DX
        port map (D=>ircount_15, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rcount_15);

    FF_138: FD1P3DX
        port map (D=>r_gdata_0, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_0);

    FF_137: FD1P3DX
        port map (D=>r_gdata_1, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_1);

    FF_136: FD1P3DX
        port map (D=>r_gdata_2, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_2);

    FF_135: FD1P3DX
        port map (D=>r_gdata_3, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_3);

    FF_134: FD1P3DX
        port map (D=>r_gdata_4, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_4);

    FF_133: FD1P3DX
        port map (D=>r_gdata_5, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_5);

    FF_132: FD1P3DX
        port map (D=>r_gdata_6, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_6);

    FF_131: FD1P3DX
        port map (D=>r_gdata_7, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_7);

    FF_130: FD1P3DX
        port map (D=>r_gdata_8, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_8);

    FF_129: FD1P3DX
        port map (D=>r_gdata_9, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_9);

    FF_128: FD1P3DX
        port map (D=>r_gdata_10, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_10);

    FF_127: FD1P3DX
        port map (D=>r_gdata_11, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_11);

    FF_126: FD1P3DX
        port map (D=>r_gdata_12, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_12);

    FF_125: FD1P3DX
        port map (D=>r_gdata_13, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_13);

    FF_124: FD1P3DX
        port map (D=>r_gdata_14, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_14);

    FF_123: FD1P3DX
        port map (D=>rcount_15, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>r_gcount_15);

    FF_122: FD1P3DX
        port map (D=>rcount_0, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_0);

    FF_121: FD1P3DX
        port map (D=>rcount_1, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_1);

    FF_120: FD1P3DX
        port map (D=>rcount_2, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_2);

    FF_119: FD1P3DX
        port map (D=>rcount_3, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_3);

    FF_118: FD1P3DX
        port map (D=>rcount_4, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_4);

    FF_117: FD1P3DX
        port map (D=>rcount_5, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_5);

    FF_116: FD1P3DX
        port map (D=>rcount_6, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_6);

    FF_115: FD1P3DX
        port map (D=>rcount_7, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_7);

    FF_114: FD1P3DX
        port map (D=>rcount_8, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_8);

    FF_113: FD1P3DX
        port map (D=>rcount_9, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_9);

    FF_112: FD1P3DX
        port map (D=>rcount_10, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_10);

    FF_111: FD1P3DX
        port map (D=>rcount_11, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_11);

    FF_110: FD1P3DX
        port map (D=>rcount_12, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_12);

    FF_109: FD1P3DX
        port map (D=>rcount_13, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_13);

    FF_108: FD1P3DX
        port map (D=>rcount_14, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_14);

    FF_107: FD1P3DX
        port map (D=>rcount_15, SP=>rden_i, CK=>RdClock, CD=>rRst, 
            Q=>rptr_15);

    FF_106: FD1P3DX
        port map (D=>rptr_11, SP=>rden_i, CK=>RdClock, CD=>scuba_vlo, 
            Q=>rptr_11_ff);

    FF_105: FD1P3DX
        port map (D=>rptr_12, SP=>rden_i, CK=>RdClock, CD=>scuba_vlo, 
            Q=>rptr_12_ff);

    FF_104: FD1P3DX
        port map (D=>rptr_13, SP=>rden_i, CK=>RdClock, CD=>scuba_vlo, 
            Q=>rptr_13_ff);

    FF_103: FD1P3DX
        port map (D=>rptr_14, SP=>rden_i, CK=>RdClock, CD=>scuba_vlo, 
            Q=>rptr_14_ff);

    FF_102: FD1P3DX
        port map (D=>rptr_11_ff, SP=>rden_i, CK=>RdClock, CD=>scuba_vlo, 
            Q=>rptr_11_ff2);

    FF_101: FD1P3DX
        port map (D=>rptr_12_ff, SP=>rden_i, CK=>RdClock, CD=>scuba_vlo, 
            Q=>rptr_12_ff2);

    FF_100: FD1P3DX
        port map (D=>rptr_13_ff, SP=>rden_i, CK=>RdClock, CD=>scuba_vlo, 
            Q=>rptr_13_ff2);

    FF_99: FD1P3DX
        port map (D=>rptr_14_ff, SP=>rden_i, CK=>RdClock, CD=>scuba_vlo, 
            Q=>rptr_14_ff2);

    FF_98: FD1S3DX
        port map (D=>w_gcount_0, CK=>RdClock, CD=>Reset, Q=>w_gcount_r0);

    FF_97: FD1S3DX
        port map (D=>w_gcount_1, CK=>RdClock, CD=>Reset, Q=>w_gcount_r1);

    FF_96: FD1S3DX
        port map (D=>w_gcount_2, CK=>RdClock, CD=>Reset, Q=>w_gcount_r2);

    FF_95: FD1S3DX
        port map (D=>w_gcount_3, CK=>RdClock, CD=>Reset, Q=>w_gcount_r3);

    FF_94: FD1S3DX
        port map (D=>w_gcount_4, CK=>RdClock, CD=>Reset, Q=>w_gcount_r4);

    FF_93: FD1S3DX
        port map (D=>w_gcount_5, CK=>RdClock, CD=>Reset, Q=>w_gcount_r5);

    FF_92: FD1S3DX
        port map (D=>w_gcount_6, CK=>RdClock, CD=>Reset, Q=>w_gcount_r6);

    FF_91: FD1S3DX
        port map (D=>w_gcount_7, CK=>RdClock, CD=>Reset, Q=>w_gcount_r7);

    FF_90: FD1S3DX
        port map (D=>w_gcount_8, CK=>RdClock, CD=>Reset, Q=>w_gcount_r8);

    FF_89: FD1S3DX
        port map (D=>w_gcount_9, CK=>RdClock, CD=>Reset, Q=>w_gcount_r9);

    FF_88: FD1S3DX
        port map (D=>w_gcount_10, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r10);

    FF_87: FD1S3DX
        port map (D=>w_gcount_11, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r11);

    FF_86: FD1S3DX
        port map (D=>w_gcount_12, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r12);

    FF_85: FD1S3DX
        port map (D=>w_gcount_13, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r13);

    FF_84: FD1S3DX
        port map (D=>w_gcount_14, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r14);

    FF_83: FD1S3DX
        port map (D=>w_gcount_15, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r15);

    FF_82: FD1S3DX
        port map (D=>r_gcount_0, CK=>WrClock, CD=>rRst, Q=>r_gcount_w0);

    FF_81: FD1S3DX
        port map (D=>r_gcount_1, CK=>WrClock, CD=>rRst, Q=>r_gcount_w1);

    FF_80: FD1S3DX
        port map (D=>r_gcount_2, CK=>WrClock, CD=>rRst, Q=>r_gcount_w2);

    FF_79: FD1S3DX
        port map (D=>r_gcount_3, CK=>WrClock, CD=>rRst, Q=>r_gcount_w3);

    FF_78: FD1S3DX
        port map (D=>r_gcount_4, CK=>WrClock, CD=>rRst, Q=>r_gcount_w4);

    FF_77: FD1S3DX
        port map (D=>r_gcount_5, CK=>WrClock, CD=>rRst, Q=>r_gcount_w5);

    FF_76: FD1S3DX
        port map (D=>r_gcount_6, CK=>WrClock, CD=>rRst, Q=>r_gcount_w6);

    FF_75: FD1S3DX
        port map (D=>r_gcount_7, CK=>WrClock, CD=>rRst, Q=>r_gcount_w7);

    FF_74: FD1S3DX
        port map (D=>r_gcount_8, CK=>WrClock, CD=>rRst, Q=>r_gcount_w8);

    FF_73: FD1S3DX
        port map (D=>r_gcount_9, CK=>WrClock, CD=>rRst, Q=>r_gcount_w9);

    FF_72: FD1S3DX
        port map (D=>r_gcount_10, CK=>WrClock, CD=>rRst, Q=>r_gcount_w10);

    FF_71: FD1S3DX
        port map (D=>r_gcount_11, CK=>WrClock, CD=>rRst, Q=>r_gcount_w11);

    FF_70: FD1S3DX
        port map (D=>r_gcount_12, CK=>WrClock, CD=>rRst, Q=>r_gcount_w12);

    FF_69: FD1S3DX
        port map (D=>r_gcount_13, CK=>WrClock, CD=>rRst, Q=>r_gcount_w13);

    FF_68: FD1S3DX
        port map (D=>r_gcount_14, CK=>WrClock, CD=>rRst, Q=>r_gcount_w14);

    FF_67: FD1S3DX
        port map (D=>r_gcount_15, CK=>WrClock, CD=>rRst, Q=>r_gcount_w15);

    FF_66: FD1S3DX
        port map (D=>w_gcount_r0, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r20);

    FF_65: FD1S3DX
        port map (D=>w_gcount_r1, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r21);

    FF_64: FD1S3DX
        port map (D=>w_gcount_r2, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r22);

    FF_63: FD1S3DX
        port map (D=>w_gcount_r3, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r23);

    FF_62: FD1S3DX
        port map (D=>w_gcount_r4, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r24);

    FF_61: FD1S3DX
        port map (D=>w_gcount_r5, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r25);

    FF_60: FD1S3DX
        port map (D=>w_gcount_r6, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r26);

    FF_59: FD1S3DX
        port map (D=>w_gcount_r7, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r27);

    FF_58: FD1S3DX
        port map (D=>w_gcount_r8, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r28);

    FF_57: FD1S3DX
        port map (D=>w_gcount_r9, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r29);

    FF_56: FD1S3DX
        port map (D=>w_gcount_r10, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r210);

    FF_55: FD1S3DX
        port map (D=>w_gcount_r11, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r211);

    FF_54: FD1S3DX
        port map (D=>w_gcount_r12, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r212);

    FF_53: FD1S3DX
        port map (D=>w_gcount_r13, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r213);

    FF_52: FD1S3DX
        port map (D=>w_gcount_r14, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r214);

    FF_51: FD1S3DX
        port map (D=>w_gcount_r15, CK=>RdClock, CD=>Reset, 
            Q=>w_gcount_r215);

    FF_50: FD1S3DX
        port map (D=>r_gcount_w0, CK=>WrClock, CD=>rRst, Q=>r_gcount_w20);

    FF_49: FD1S3DX
        port map (D=>r_gcount_w1, CK=>WrClock, CD=>rRst, Q=>r_gcount_w21);

    FF_48: FD1S3DX
        port map (D=>r_gcount_w2, CK=>WrClock, CD=>rRst, Q=>r_gcount_w22);

    FF_47: FD1S3DX
        port map (D=>r_gcount_w3, CK=>WrClock, CD=>rRst, Q=>r_gcount_w23);

    FF_46: FD1S3DX
        port map (D=>r_gcount_w4, CK=>WrClock, CD=>rRst, Q=>r_gcount_w24);

    FF_45: FD1S3DX
        port map (D=>r_gcount_w5, CK=>WrClock, CD=>rRst, Q=>r_gcount_w25);

    FF_44: FD1S3DX
        port map (D=>r_gcount_w6, CK=>WrClock, CD=>rRst, Q=>r_gcount_w26);

    FF_43: FD1S3DX
        port map (D=>r_gcount_w7, CK=>WrClock, CD=>rRst, Q=>r_gcount_w27);

    FF_42: FD1S3DX
        port map (D=>r_gcount_w8, CK=>WrClock, CD=>rRst, Q=>r_gcount_w28);

    FF_41: FD1S3DX
        port map (D=>r_gcount_w9, CK=>WrClock, CD=>rRst, Q=>r_gcount_w29);

    FF_40: FD1S3DX
        port map (D=>r_gcount_w10, CK=>WrClock, CD=>rRst, 
            Q=>r_gcount_w210);

    FF_39: FD1S3DX
        port map (D=>r_gcount_w11, CK=>WrClock, CD=>rRst, 
            Q=>r_gcount_w211);

    FF_38: FD1S3DX
        port map (D=>r_gcount_w12, CK=>WrClock, CD=>rRst, 
            Q=>r_gcount_w212);

    FF_37: FD1S3DX
        port map (D=>r_gcount_w13, CK=>WrClock, CD=>rRst, 
            Q=>r_gcount_w213);

    FF_36: FD1S3DX
        port map (D=>r_gcount_w14, CK=>WrClock, CD=>rRst, 
            Q=>r_gcount_w214);

    FF_35: FD1S3DX
        port map (D=>r_gcount_w15, CK=>WrClock, CD=>rRst, 
            Q=>r_gcount_w215);

    FF_34: FD1S3BX
        port map (D=>empty_d, CK=>RdClock, PD=>rRst, Q=>empty_i);

    FF_33: FD1S3DX
        port map (D=>full_d, CK=>WrClock, CD=>Reset, Q=>full_i);

    FF_32: FD1P3BX
        port map (D=>iaf_setcount_0, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_setcount_0);

    FF_31: FD1P3DX
        port map (D=>iaf_setcount_1, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_1);

    FF_30: FD1P3DX
        port map (D=>iaf_setcount_2, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_2);

    FF_29: FD1P3BX
        port map (D=>iaf_setcount_3, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_setcount_3);

    FF_28: FD1P3DX
        port map (D=>iaf_setcount_4, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_4);

    FF_27: FD1P3DX
        port map (D=>iaf_setcount_5, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_5);

    FF_26: FD1P3DX
        port map (D=>iaf_setcount_6, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_6);

    FF_25: FD1P3DX
        port map (D=>iaf_setcount_7, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_7);

    FF_24: FD1P3DX
        port map (D=>iaf_setcount_8, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_8);

    FF_23: FD1P3DX
        port map (D=>iaf_setcount_9, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_9);

    FF_22: FD1P3DX
        port map (D=>iaf_setcount_10, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_10);

    FF_21: FD1P3DX
        port map (D=>iaf_setcount_11, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_11);

    FF_20: FD1P3DX
        port map (D=>iaf_setcount_12, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_12);

    FF_19: FD1P3DX
        port map (D=>iaf_setcount_13, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_13);

    FF_18: FD1P3DX
        port map (D=>iaf_setcount_14, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_14);

    FF_17: FD1P3DX
        port map (D=>iaf_setcount_15, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_setcount_15);

    FF_16: FD1P3BX
        port map (D=>iaf_clrcount_0, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_clrcount_0);

    FF_15: FD1P3BX
        port map (D=>iaf_clrcount_1, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_clrcount_1);

    FF_14: FD1P3BX
        port map (D=>iaf_clrcount_2, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_clrcount_2);

    FF_13: FD1P3DX
        port map (D=>iaf_clrcount_3, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_clrcount_3);

    FF_12: FD1P3DX
        port map (D=>iaf_clrcount_4, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_clrcount_4);

    FF_11: FD1P3DX
        port map (D=>iaf_clrcount_5, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_clrcount_5);

    FF_10: FD1P3DX
        port map (D=>iaf_clrcount_6, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_clrcount_6);

    FF_9: FD1P3DX
        port map (D=>iaf_clrcount_7, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_clrcount_7);

    FF_8: FD1P3DX
        port map (D=>iaf_clrcount_8, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_clrcount_8);

    FF_7: FD1P3BX
        port map (D=>iaf_clrcount_9, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_clrcount_9);

    FF_6: FD1P3BX
        port map (D=>iaf_clrcount_10, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_clrcount_10);

    FF_5: FD1P3BX
        port map (D=>iaf_clrcount_11, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_clrcount_11);

    FF_4: FD1P3BX
        port map (D=>iaf_clrcount_12, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_clrcount_12);

    FF_3: FD1P3BX
        port map (D=>iaf_clrcount_13, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_clrcount_13);

    FF_2: FD1P3BX
        port map (D=>iaf_clrcount_14, SP=>wren_i, CK=>WrClock, PD=>Reset, 
            Q=>af_clrcount_14);

    FF_1: FD1P3DX
        port map (D=>iaf_clrcount_15, SP=>wren_i, CK=>WrClock, CD=>Reset, 
            Q=>af_clrcount_15);

    FF_0: FD1S3DX
        port map (D=>af_d, CK=>WrClock, CD=>Reset, Q=>af);

    w_gctr_cia: FADD2B
        port map (A0=>scuba_vlo, A1=>scuba_vhi, B0=>scuba_vlo, 
            B1=>scuba_vhi, CI=>scuba_vlo, COUT=>w_gctr_ci, S0=>open, 
            S1=>open);

    w_gctr_0: CU2
        port map (CI=>w_gctr_ci, PC0=>wcount_0, PC1=>wcount_1, CO=>co0, 
            NC0=>iwcount_0, NC1=>iwcount_1);

    w_gctr_1: CU2
        port map (CI=>co0, PC0=>wcount_2, PC1=>wcount_3, CO=>co1, 
            NC0=>iwcount_2, NC1=>iwcount_3);

    w_gctr_2: CU2
        port map (CI=>co1, PC0=>wcount_4, PC1=>wcount_5, CO=>co2, 
            NC0=>iwcount_4, NC1=>iwcount_5);

    w_gctr_3: CU2
        port map (CI=>co2, PC0=>wcount_6, PC1=>wcount_7, CO=>co3, 
            NC0=>iwcount_6, NC1=>iwcount_7);

    w_gctr_4: CU2
        port map (CI=>co3, PC0=>wcount_8, PC1=>wcount_9, CO=>co4, 
            NC0=>iwcount_8, NC1=>iwcount_9);

    w_gctr_5: CU2
        port map (CI=>co4, PC0=>wcount_10, PC1=>wcount_11, CO=>co5, 
            NC0=>iwcount_10, NC1=>iwcount_11);

    w_gctr_6: CU2
        port map (CI=>co5, PC0=>wcount_12, PC1=>wcount_13, CO=>co6, 
            NC0=>iwcount_12, NC1=>iwcount_13);

    w_gctr_7: CU2
        port map (CI=>co6, PC0=>wcount_14, PC1=>wcount_15, CO=>co7, 
            NC0=>iwcount_14, NC1=>iwcount_15);

    r_gctr_cia: FADD2B
        port map (A0=>scuba_vlo, A1=>scuba_vhi, B0=>scuba_vlo, 
            B1=>scuba_vhi, CI=>scuba_vlo, COUT=>r_gctr_ci, S0=>open, 
            S1=>open);

    r_gctr_0: CU2
        port map (CI=>r_gctr_ci, PC0=>rcount_0, PC1=>rcount_1, CO=>co0_1, 
            NC0=>ircount_0, NC1=>ircount_1);

    r_gctr_1: CU2
        port map (CI=>co0_1, PC0=>rcount_2, PC1=>rcount_3, CO=>co1_1, 
            NC0=>ircount_2, NC1=>ircount_3);

    r_gctr_2: CU2
        port map (CI=>co1_1, PC0=>rcount_4, PC1=>rcount_5, CO=>co2_1, 
            NC0=>ircount_4, NC1=>ircount_5);

    r_gctr_3: CU2
        port map (CI=>co2_1, PC0=>rcount_6, PC1=>rcount_7, CO=>co3_1, 
            NC0=>ircount_6, NC1=>ircount_7);

    r_gctr_4: CU2
        port map (CI=>co3_1, PC0=>rcount_8, PC1=>rcount_9, CO=>co4_1, 
            NC0=>ircount_8, NC1=>ircount_9);

    r_gctr_5: CU2
        port map (CI=>co4_1, PC0=>rcount_10, PC1=>rcount_11, CO=>co5_1, 
            NC0=>ircount_10, NC1=>ircount_11);

    r_gctr_6: CU2
        port map (CI=>co5_1, PC0=>rcount_12, PC1=>rcount_13, CO=>co6_1, 
            NC0=>ircount_12, NC1=>ircount_13);

    r_gctr_7: CU2
        port map (CI=>co6_1, PC0=>rcount_14, PC1=>rcount_15, CO=>co7_1, 
            NC0=>ircount_14, NC1=>ircount_15);

    mux_17: MUX161
        port map (D0=>mdout1_0_0, D1=>mdout1_1_0, D2=>mdout1_2_0, 
            D3=>mdout1_3_0, D4=>mdout1_4_0, D5=>mdout1_5_0, 
            D6=>mdout1_6_0, D7=>mdout1_7_0, D8=>mdout1_8_0, 
            D9=>mdout1_9_0, D10=>mdout1_10_0, D11=>mdout1_11_0, 
            D12=>mdout1_12_0, D13=>mdout1_13_0, D14=>mdout1_14_0, 
            D15=>mdout1_15_0, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(0));

    mux_16: MUX161
        port map (D0=>mdout1_0_1, D1=>mdout1_1_1, D2=>mdout1_2_1, 
            D3=>mdout1_3_1, D4=>mdout1_4_1, D5=>mdout1_5_1, 
            D6=>mdout1_6_1, D7=>mdout1_7_1, D8=>mdout1_8_1, 
            D9=>mdout1_9_1, D10=>mdout1_10_1, D11=>mdout1_11_1, 
            D12=>mdout1_12_1, D13=>mdout1_13_1, D14=>mdout1_14_1, 
            D15=>mdout1_15_1, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(1));

    mux_15: MUX161
        port map (D0=>mdout1_0_2, D1=>mdout1_1_2, D2=>mdout1_2_2, 
            D3=>mdout1_3_2, D4=>mdout1_4_2, D5=>mdout1_5_2, 
            D6=>mdout1_6_2, D7=>mdout1_7_2, D8=>mdout1_8_2, 
            D9=>mdout1_9_2, D10=>mdout1_10_2, D11=>mdout1_11_2, 
            D12=>mdout1_12_2, D13=>mdout1_13_2, D14=>mdout1_14_2, 
            D15=>mdout1_15_2, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(2));

    mux_14: MUX161
        port map (D0=>mdout1_0_3, D1=>mdout1_1_3, D2=>mdout1_2_3, 
            D3=>mdout1_3_3, D4=>mdout1_4_3, D5=>mdout1_5_3, 
            D6=>mdout1_6_3, D7=>mdout1_7_3, D8=>mdout1_8_3, 
            D9=>mdout1_9_3, D10=>mdout1_10_3, D11=>mdout1_11_3, 
            D12=>mdout1_12_3, D13=>mdout1_13_3, D14=>mdout1_14_3, 
            D15=>mdout1_15_3, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(3));

    mux_13: MUX161
        port map (D0=>mdout1_0_4, D1=>mdout1_1_4, D2=>mdout1_2_4, 
            D3=>mdout1_3_4, D4=>mdout1_4_4, D5=>mdout1_5_4, 
            D6=>mdout1_6_4, D7=>mdout1_7_4, D8=>mdout1_8_4, 
            D9=>mdout1_9_4, D10=>mdout1_10_4, D11=>mdout1_11_4, 
            D12=>mdout1_12_4, D13=>mdout1_13_4, D14=>mdout1_14_4, 
            D15=>mdout1_15_4, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(4));

    mux_12: MUX161
        port map (D0=>mdout1_0_5, D1=>mdout1_1_5, D2=>mdout1_2_5, 
            D3=>mdout1_3_5, D4=>mdout1_4_5, D5=>mdout1_5_5, 
            D6=>mdout1_6_5, D7=>mdout1_7_5, D8=>mdout1_8_5, 
            D9=>mdout1_9_5, D10=>mdout1_10_5, D11=>mdout1_11_5, 
            D12=>mdout1_12_5, D13=>mdout1_13_5, D14=>mdout1_14_5, 
            D15=>mdout1_15_5, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(5));

    mux_11: MUX161
        port map (D0=>mdout1_0_6, D1=>mdout1_1_6, D2=>mdout1_2_6, 
            D3=>mdout1_3_6, D4=>mdout1_4_6, D5=>mdout1_5_6, 
            D6=>mdout1_6_6, D7=>mdout1_7_6, D8=>mdout1_8_6, 
            D9=>mdout1_9_6, D10=>mdout1_10_6, D11=>mdout1_11_6, 
            D12=>mdout1_12_6, D13=>mdout1_13_6, D14=>mdout1_14_6, 
            D15=>mdout1_15_6, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(6));

    mux_10: MUX161
        port map (D0=>mdout1_0_7, D1=>mdout1_1_7, D2=>mdout1_2_7, 
            D3=>mdout1_3_7, D4=>mdout1_4_7, D5=>mdout1_5_7, 
            D6=>mdout1_6_7, D7=>mdout1_7_7, D8=>mdout1_8_7, 
            D9=>mdout1_9_7, D10=>mdout1_10_7, D11=>mdout1_11_7, 
            D12=>mdout1_12_7, D13=>mdout1_13_7, D14=>mdout1_14_7, 
            D15=>mdout1_15_7, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(7));

    mux_9: MUX161
        port map (D0=>mdout1_0_8, D1=>mdout1_1_8, D2=>mdout1_2_8, 
            D3=>mdout1_3_8, D4=>mdout1_4_8, D5=>mdout1_5_8, 
            D6=>mdout1_6_8, D7=>mdout1_7_8, D8=>mdout1_8_8, 
            D9=>mdout1_9_8, D10=>mdout1_10_8, D11=>mdout1_11_8, 
            D12=>mdout1_12_8, D13=>mdout1_13_8, D14=>mdout1_14_8, 
            D15=>mdout1_15_8, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(8));

    mux_8: MUX161
        port map (D0=>mdout1_0_9, D1=>mdout1_1_9, D2=>mdout1_2_9, 
            D3=>mdout1_3_9, D4=>mdout1_4_9, D5=>mdout1_5_9, 
            D6=>mdout1_6_9, D7=>mdout1_7_9, D8=>mdout1_8_9, 
            D9=>mdout1_9_9, D10=>mdout1_10_9, D11=>mdout1_11_9, 
            D12=>mdout1_12_9, D13=>mdout1_13_9, D14=>mdout1_14_9, 
            D15=>mdout1_15_9, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(9));

    mux_7: MUX161
        port map (D0=>mdout1_0_10, D1=>mdout1_1_10, D2=>mdout1_2_10, 
            D3=>mdout1_3_10, D4=>mdout1_4_10, D5=>mdout1_5_10, 
            D6=>mdout1_6_10, D7=>mdout1_7_10, D8=>mdout1_8_10, 
            D9=>mdout1_9_10, D10=>mdout1_10_10, D11=>mdout1_11_10, 
            D12=>mdout1_12_10, D13=>mdout1_13_10, D14=>mdout1_14_10, 
            D15=>mdout1_15_10, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(10));

    mux_6: MUX161
        port map (D0=>mdout1_0_11, D1=>mdout1_1_11, D2=>mdout1_2_11, 
            D3=>mdout1_3_11, D4=>mdout1_4_11, D5=>mdout1_5_11, 
            D6=>mdout1_6_11, D7=>mdout1_7_11, D8=>mdout1_8_11, 
            D9=>mdout1_9_11, D10=>mdout1_10_11, D11=>mdout1_11_11, 
            D12=>mdout1_12_11, D13=>mdout1_13_11, D14=>mdout1_14_11, 
            D15=>mdout1_15_11, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(11));

    mux_5: MUX161
        port map (D0=>mdout1_0_12, D1=>mdout1_1_12, D2=>mdout1_2_12, 
            D3=>mdout1_3_12, D4=>mdout1_4_12, D5=>mdout1_5_12, 
            D6=>mdout1_6_12, D7=>mdout1_7_12, D8=>mdout1_8_12, 
            D9=>mdout1_9_12, D10=>mdout1_10_12, D11=>mdout1_11_12, 
            D12=>mdout1_12_12, D13=>mdout1_13_12, D14=>mdout1_14_12, 
            D15=>mdout1_15_12, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(12));

    mux_4: MUX161
        port map (D0=>mdout1_0_13, D1=>mdout1_1_13, D2=>mdout1_2_13, 
            D3=>mdout1_3_13, D4=>mdout1_4_13, D5=>mdout1_5_13, 
            D6=>mdout1_6_13, D7=>mdout1_7_13, D8=>mdout1_8_13, 
            D9=>mdout1_9_13, D10=>mdout1_10_13, D11=>mdout1_11_13, 
            D12=>mdout1_12_13, D13=>mdout1_13_13, D14=>mdout1_14_13, 
            D15=>mdout1_15_13, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(13));

    mux_3: MUX161
        port map (D0=>mdout1_0_14, D1=>mdout1_1_14, D2=>mdout1_2_14, 
            D3=>mdout1_3_14, D4=>mdout1_4_14, D5=>mdout1_5_14, 
            D6=>mdout1_6_14, D7=>mdout1_7_14, D8=>mdout1_8_14, 
            D9=>mdout1_9_14, D10=>mdout1_10_14, D11=>mdout1_11_14, 
            D12=>mdout1_12_14, D13=>mdout1_13_14, D14=>mdout1_14_14, 
            D15=>mdout1_15_14, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(14));

    mux_2: MUX161
        port map (D0=>mdout1_0_15, D1=>mdout1_1_15, D2=>mdout1_2_15, 
            D3=>mdout1_3_15, D4=>mdout1_4_15, D5=>mdout1_5_15, 
            D6=>mdout1_6_15, D7=>mdout1_7_15, D8=>mdout1_8_15, 
            D9=>mdout1_9_15, D10=>mdout1_10_15, D11=>mdout1_11_15, 
            D12=>mdout1_12_15, D13=>mdout1_13_15, D14=>mdout1_14_15, 
            D15=>mdout1_15_15, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(15));

    mux_1: MUX161
        port map (D0=>mdout1_0_16, D1=>mdout1_1_16, D2=>mdout1_2_16, 
            D3=>mdout1_3_16, D4=>mdout1_4_16, D5=>mdout1_5_16, 
            D6=>mdout1_6_16, D7=>mdout1_7_16, D8=>mdout1_8_16, 
            D9=>mdout1_9_16, D10=>mdout1_10_16, D11=>mdout1_11_16, 
            D12=>mdout1_12_16, D13=>mdout1_13_16, D14=>mdout1_14_16, 
            D15=>mdout1_15_16, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(16));

    mux_0: MUX161
        port map (D0=>mdout1_0_17, D1=>mdout1_1_17, D2=>mdout1_2_17, 
            D3=>mdout1_3_17, D4=>mdout1_4_17, D5=>mdout1_5_17, 
            D6=>mdout1_6_17, D7=>mdout1_7_17, D8=>mdout1_8_17, 
            D9=>mdout1_9_17, D10=>mdout1_10_17, D11=>mdout1_11_17, 
            D12=>mdout1_12_17, D13=>mdout1_13_17, D14=>mdout1_14_17, 
            D15=>mdout1_15_17, SD1=>rptr_11_ff2, SD2=>rptr_12_ff2, 
            SD3=>rptr_13_ff2, SD4=>rptr_14_ff2, Z=>Q(17));

    empty_cmp_ci_a: FADD2B
        port map (A0=>scuba_vlo, A1=>rden_i, B0=>scuba_vlo, B1=>rden_i, 
            CI=>scuba_vlo, COUT=>cmp_ci, S0=>open, S1=>open);

    empty_cmp_0: AGEB2
        port map (A0=>rcount_0, A1=>rcount_1, B0=>wcount_r0, 
            B1=>wcount_r1, CI=>cmp_ci, GE=>co0_2);

    empty_cmp_1: AGEB2
        port map (A0=>rcount_2, A1=>rcount_3, B0=>wcount_r2, 
            B1=>wcount_r3, CI=>co0_2, GE=>co1_2);

    empty_cmp_2: AGEB2
        port map (A0=>rcount_4, A1=>rcount_5, B0=>wcount_r4, 
            B1=>wcount_r5, CI=>co1_2, GE=>co2_2);

    empty_cmp_3: AGEB2
        port map (A0=>rcount_6, A1=>rcount_7, B0=>wcount_r6, 
            B1=>wcount_r7, CI=>co2_2, GE=>co3_2);

    empty_cmp_4: AGEB2
        port map (A0=>rcount_8, A1=>rcount_9, B0=>wcount_r8, 
            B1=>wcount_r9, CI=>co3_2, GE=>co4_2);

    empty_cmp_5: AGEB2
        port map (A0=>rcount_10, A1=>rcount_11, B0=>wcount_r10, 
            B1=>wcount_r11, CI=>co4_2, GE=>co5_2);

    empty_cmp_6: AGEB2
        port map (A0=>rcount_12, A1=>rcount_13, B0=>w_g2b_xor_cluster_0, 
            B1=>wcount_r13, CI=>co5_2, GE=>co6_2);

    empty_cmp_7: AGEB2
        port map (A0=>rcount_14, A1=>empty_cmp_set, B0=>wcount_r14, 
            B1=>empty_cmp_clr, CI=>co6_2, GE=>empty_d_c);

    a0: FADD2B
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>scuba_vlo, 
            B1=>scuba_vlo, CI=>empty_d_c, COUT=>open, S0=>empty_d, 
            S1=>open);

    full_cmp_ci_a: FADD2B
        port map (A0=>scuba_vlo, A1=>wren_i, B0=>scuba_vlo, B1=>wren_i, 
            CI=>scuba_vlo, COUT=>cmp_ci_1, S0=>open, S1=>open);

    full_cmp_0: AGEB2
        port map (A0=>wcount_0, A1=>wcount_1, B0=>rcount_w0, 
            B1=>rcount_w1, CI=>cmp_ci_1, GE=>co0_3);

    full_cmp_1: AGEB2
        port map (A0=>wcount_2, A1=>wcount_3, B0=>rcount_w2, 
            B1=>rcount_w3, CI=>co0_3, GE=>co1_3);

    full_cmp_2: AGEB2
        port map (A0=>wcount_4, A1=>wcount_5, B0=>rcount_w4, 
            B1=>rcount_w5, CI=>co1_3, GE=>co2_3);

    full_cmp_3: AGEB2
        port map (A0=>wcount_6, A1=>wcount_7, B0=>rcount_w6, 
            B1=>rcount_w7, CI=>co2_3, GE=>co3_3);

    full_cmp_4: AGEB2
        port map (A0=>wcount_8, A1=>wcount_9, B0=>rcount_w8, 
            B1=>rcount_w9, CI=>co3_3, GE=>co4_3);

    full_cmp_5: AGEB2
        port map (A0=>wcount_10, A1=>wcount_11, B0=>rcount_w10, 
            B1=>rcount_w11, CI=>co4_3, GE=>co5_3);

    full_cmp_6: AGEB2
        port map (A0=>wcount_12, A1=>wcount_13, B0=>r_g2b_xor_cluster_0, 
            B1=>rcount_w13, CI=>co5_3, GE=>co6_3);

    full_cmp_7: AGEB2
        port map (A0=>wcount_14, A1=>full_cmp_set, B0=>rcount_w14, 
            B1=>full_cmp_clr, CI=>co6_3, GE=>full_d_c);

    a1: FADD2B
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>scuba_vlo, 
            B1=>scuba_vlo, CI=>full_d_c, COUT=>open, S0=>full_d, 
            S1=>open);

    af_set_ctr_cia: FADD2B
        port map (A0=>scuba_vlo, A1=>scuba_vhi, B0=>scuba_vlo, 
            B1=>scuba_vhi, CI=>scuba_vlo, COUT=>af_set_ctr_ci, S0=>open, 
            S1=>open);

    af_set_ctr_0: CU2
        port map (CI=>af_set_ctr_ci, PC0=>af_setcount_0, 
            PC1=>af_setcount_1, CO=>co0_4, NC0=>iaf_setcount_0, 
            NC1=>iaf_setcount_1);

    af_set_ctr_1: CU2
        port map (CI=>co0_4, PC0=>af_setcount_2, PC1=>af_setcount_3, 
            CO=>co1_4, NC0=>iaf_setcount_2, NC1=>iaf_setcount_3);

    af_set_ctr_2: CU2
        port map (CI=>co1_4, PC0=>af_setcount_4, PC1=>af_setcount_5, 
            CO=>co2_4, NC0=>iaf_setcount_4, NC1=>iaf_setcount_5);

    af_set_ctr_3: CU2
        port map (CI=>co2_4, PC0=>af_setcount_6, PC1=>af_setcount_7, 
            CO=>co3_4, NC0=>iaf_setcount_6, NC1=>iaf_setcount_7);

    af_set_ctr_4: CU2
        port map (CI=>co3_4, PC0=>af_setcount_8, PC1=>af_setcount_9, 
            CO=>co4_4, NC0=>iaf_setcount_8, NC1=>iaf_setcount_9);

    af_set_ctr_5: CU2
        port map (CI=>co4_4, PC0=>af_setcount_10, PC1=>af_setcount_11, 
            CO=>co5_4, NC0=>iaf_setcount_10, NC1=>iaf_setcount_11);

    af_set_ctr_6: CU2
        port map (CI=>co5_4, PC0=>af_setcount_12, PC1=>af_setcount_13, 
            CO=>co6_4, NC0=>iaf_setcount_12, NC1=>iaf_setcount_13);

    af_set_ctr_7: CU2
        port map (CI=>co6_4, PC0=>af_setcount_14, PC1=>af_setcount_15, 
            CO=>co7_2, NC0=>iaf_setcount_14, NC1=>iaf_setcount_15);

    af_set_cmp_ci_a: FADD2B
        port map (A0=>scuba_vlo, A1=>wren_i, B0=>scuba_vlo, B1=>wren_i, 
            CI=>scuba_vlo, COUT=>cmp_ci_2, S0=>open, S1=>open);

    af_set_cmp_0: AGEB2
        port map (A0=>af_setcount_0, A1=>af_setcount_1, B0=>rcount_w0, 
            B1=>rcount_w1, CI=>cmp_ci_2, GE=>co0_5);

    af_set_cmp_1: AGEB2
        port map (A0=>af_setcount_2, A1=>af_setcount_3, B0=>rcount_w2, 
            B1=>rcount_w3, CI=>co0_5, GE=>co1_5);

    af_set_cmp_2: AGEB2
        port map (A0=>af_setcount_4, A1=>af_setcount_5, B0=>rcount_w4, 
            B1=>rcount_w5, CI=>co1_5, GE=>co2_5);

    af_set_cmp_3: AGEB2
        port map (A0=>af_setcount_6, A1=>af_setcount_7, B0=>rcount_w6, 
            B1=>rcount_w7, CI=>co2_5, GE=>co3_5);

    af_set_cmp_4: AGEB2
        port map (A0=>af_setcount_8, A1=>af_setcount_9, B0=>rcount_w8, 
            B1=>rcount_w9, CI=>co3_5, GE=>co4_5);

    af_set_cmp_5: AGEB2
        port map (A0=>af_setcount_10, A1=>af_setcount_11, B0=>rcount_w10, 
            B1=>rcount_w11, CI=>co4_5, GE=>co5_5);

    af_set_cmp_6: AGEB2
        port map (A0=>af_setcount_12, A1=>af_setcount_13, 
            B0=>r_g2b_xor_cluster_0, B1=>rcount_w13, CI=>co5_5, 
            GE=>co6_5);

    af_set_cmp_7: AGEB2
        port map (A0=>af_setcount_14, A1=>af_set_cmp_set, B0=>rcount_w14, 
            B1=>af_set_cmp_clr, CI=>co6_5, GE=>af_set_c);

    a2: FADD2B
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>scuba_vlo, 
            B1=>scuba_vlo, CI=>af_set_c, COUT=>open, S0=>af_set, 
            S1=>open);

    scuba_vhi_inst: VHI
        port map (Z=>scuba_vhi);

    af_clr_ctr_cia: FADD2B
        port map (A0=>scuba_vlo, A1=>scuba_vhi, B0=>scuba_vlo, 
            B1=>scuba_vhi, CI=>scuba_vlo, COUT=>af_clr_ctr_ci, S0=>open, 
            S1=>open);

    af_clr_ctr_0: CU2
        port map (CI=>af_clr_ctr_ci, PC0=>af_clrcount_0, 
            PC1=>af_clrcount_1, CO=>co0_6, NC0=>iaf_clrcount_0, 
            NC1=>iaf_clrcount_1);

    af_clr_ctr_1: CU2
        port map (CI=>co0_6, PC0=>af_clrcount_2, PC1=>af_clrcount_3, 
            CO=>co1_6, NC0=>iaf_clrcount_2, NC1=>iaf_clrcount_3);

    af_clr_ctr_2: CU2
        port map (CI=>co1_6, PC0=>af_clrcount_4, PC1=>af_clrcount_5, 
            CO=>co2_6, NC0=>iaf_clrcount_4, NC1=>iaf_clrcount_5);

    af_clr_ctr_3: CU2
        port map (CI=>co2_6, PC0=>af_clrcount_6, PC1=>af_clrcount_7, 
            CO=>co3_6, NC0=>iaf_clrcount_6, NC1=>iaf_clrcount_7);

    af_clr_ctr_4: CU2
        port map (CI=>co3_6, PC0=>af_clrcount_8, PC1=>af_clrcount_9, 
            CO=>co4_6, NC0=>iaf_clrcount_8, NC1=>iaf_clrcount_9);

    af_clr_ctr_5: CU2
        port map (CI=>co4_6, PC0=>af_clrcount_10, PC1=>af_clrcount_11, 
            CO=>co5_6, NC0=>iaf_clrcount_10, NC1=>iaf_clrcount_11);

    af_clr_ctr_6: CU2
        port map (CI=>co5_6, PC0=>af_clrcount_12, PC1=>af_clrcount_13, 
            CO=>co6_6, NC0=>iaf_clrcount_12, NC1=>iaf_clrcount_13);

    af_clr_ctr_7: CU2
        port map (CI=>co6_6, PC0=>af_clrcount_14, PC1=>af_clrcount_15, 
            CO=>co7_3, NC0=>iaf_clrcount_14, NC1=>iaf_clrcount_15);

    af_clr_cmp_ci_a: FADD2B
        port map (A0=>scuba_vlo, A1=>wren_i, B0=>scuba_vlo, B1=>wren_i, 
            CI=>scuba_vlo, COUT=>cmp_ci_3, S0=>open, S1=>open);

    af_clr_cmp_0: AGEB2
        port map (A0=>af_clrcount_0, A1=>af_clrcount_1, B0=>rcount_w0, 
            B1=>rcount_w1, CI=>cmp_ci_3, GE=>co0_7);

    af_clr_cmp_1: AGEB2
        port map (A0=>af_clrcount_2, A1=>af_clrcount_3, B0=>rcount_w2, 
            B1=>rcount_w3, CI=>co0_7, GE=>co1_7);

    af_clr_cmp_2: AGEB2
        port map (A0=>af_clrcount_4, A1=>af_clrcount_5, B0=>rcount_w4, 
            B1=>rcount_w5, CI=>co1_7, GE=>co2_7);

    af_clr_cmp_3: AGEB2
        port map (A0=>af_clrcount_6, A1=>af_clrcount_7, B0=>rcount_w6, 
            B1=>rcount_w7, CI=>co2_7, GE=>co3_7);

    af_clr_cmp_4: AGEB2
        port map (A0=>af_clrcount_8, A1=>af_clrcount_9, B0=>rcount_w8, 
            B1=>rcount_w9, CI=>co3_7, GE=>co4_7);

    af_clr_cmp_5: AGEB2
        port map (A0=>af_clrcount_10, A1=>af_clrcount_11, B0=>rcount_w10, 
            B1=>rcount_w11, CI=>co4_7, GE=>co5_7);

    af_clr_cmp_6: AGEB2
        port map (A0=>af_clrcount_12, A1=>af_clrcount_13, 
            B0=>r_g2b_xor_cluster_0, B1=>rcount_w13, CI=>co5_7, 
            GE=>co6_7);

    af_clr_cmp_7: AGEB2
        port map (A0=>af_clrcount_14, A1=>af_clr_cmp_set, B0=>rcount_w14, 
            B1=>af_clr_cmp_clr, CI=>co6_7, GE=>af_clr_c);

    scuba_vlo_inst: VLO
        port map (Z=>scuba_vlo);

    a3: FADD2B
        port map (A0=>scuba_vlo, A1=>scuba_vlo, B0=>scuba_vlo, 
            B1=>scuba_vlo, CI=>af_clr_c, COUT=>open, S0=>af_clr, 
            S1=>open);

    Empty <= empty_i;
    Full <= full_i;
    AlmostFull <= af;
end Structure;

-- synopsys translate_off
library ecp3;
configuration Structure_CON of cbmnet_fifo_18x32k_dp is
    for Structure
        for all:AGEB2 use entity ecp3.AGEB2(V); end for;
        for all:AND2 use entity ecp3.AND2(V); end for;
        for all:CU2 use entity ecp3.CU2(V); end for;
        for all:FADD2B use entity ecp3.FADD2B(V); end for;
        for all:FD1P3BX use entity ecp3.FD1P3BX(V); end for;
        for all:FD1P3DX use entity ecp3.FD1P3DX(V); end for;
        for all:FD1S3BX use entity ecp3.FD1S3BX(V); end for;
        for all:FD1S3DX use entity ecp3.FD1S3DX(V); end for;
        for all:INV use entity ecp3.INV(V); end for;
        for all:MUX161 use entity ecp3.MUX161(V); end for;
        for all:OR2 use entity ecp3.OR2(V); end for;
        for all:ROM16X1A use entity ecp3.ROM16X1A(V); end for;
        for all:VHI use entity ecp3.VHI(V); end for;
        for all:VLO use entity ecp3.VLO(V); end for;
        for all:XOR2 use entity ecp3.XOR2(V); end for;
        for all:DP16KC use entity ecp3.DP16KC(V); end for;
    end for;
end Structure_CON;

-- synopsys translate_on
