// Seed: 1909472457
module module_0 (
    output wand id_0,
    input  tri  id_1,
    output tri1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply0 id_3,
    output logic id_4,
    input wor id_5,
    output wand id_6,
    input tri id_7,
    input supply1 id_8,
    output uwire id_9
);
  always_latch @(posedge -1 or -1) id_4 = id_7;
  logic id_11, id_12, id_13;
  wire id_14;
  supply0 id_15 = -1;
  xor primCall (id_4, id_12, id_15, id_13, id_7, id_0, id_1, id_5, id_11, id_8, id_14, id_2);
  assign id_13 = id_1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
