--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ram_test.twx ram_test.ncd -o ram_test.twr ram_test.pcf

Design file:              ram_test.ncd
Physical constraint file: ram_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
address<0>  |    0.573(R)|      FAST  |    0.480(R)|      SLOW  |clk_BUFGP         |   0.000|
address<1>  |    0.726(R)|      FAST  |    0.361(R)|      SLOW  |clk_BUFGP         |   0.000|
address<2>  |    0.775(R)|      FAST  |    0.220(R)|      SLOW  |clk_BUFGP         |   0.000|
address<3>  |    0.492(R)|      FAST  |    0.610(R)|      SLOW  |clk_BUFGP         |   0.000|
address<4>  |    0.598(R)|      FAST  |    0.498(R)|      SLOW  |clk_BUFGP         |   0.000|
address<5>  |    0.490(R)|      FAST  |    0.577(R)|      SLOW  |clk_BUFGP         |   0.000|
address<6>  |    0.327(R)|      FAST  |    0.789(R)|      SLOW  |clk_BUFGP         |   0.000|
address<7>  |    0.495(R)|      FAST  |    0.587(R)|      SLOW  |clk_BUFGP         |   0.000|
data_i<0>   |    0.752(R)|      FAST  |    0.162(R)|      SLOW  |clk_BUFGP         |   0.000|
data_i<1>   |    0.881(R)|      FAST  |   -0.012(R)|      SLOW  |clk_BUFGP         |   0.000|
data_i<2>   |    0.902(R)|      FAST  |   -0.022(R)|      SLOW  |clk_BUFGP         |   0.000|
data_i<3>   |    0.902(R)|      FAST  |   -0.059(R)|      SLOW  |clk_BUFGP         |   0.000|
data_i<4>   |    0.730(R)|      FAST  |    0.189(R)|      SLOW  |clk_BUFGP         |   0.000|
data_i<5>   |    0.553(R)|      FAST  |    0.505(R)|      SLOW  |clk_BUFGP         |   0.000|
data_i<6>   |    0.727(R)|      FAST  |    0.262(R)|      SLOW  |clk_BUFGP         |   0.000|
data_i<7>   |    0.606(R)|      FAST  |    0.373(R)|      SLOW  |clk_BUFGP         |   0.000|
we          |    1.056(R)|      FAST  |   -0.001(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_o<0>   |         8.599(R)|      SLOW  |         4.217(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<1>   |         8.641(R)|      SLOW  |         4.245(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<2>   |         8.911(R)|      SLOW  |         4.422(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<3>   |         8.649(R)|      SLOW  |         4.267(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<4>   |         8.562(R)|      SLOW  |         4.157(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<5>   |         8.590(R)|      SLOW  |         4.228(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<6>   |         8.803(R)|      SLOW  |         4.359(R)|      FAST  |clk_BUFGP         |   0.000|
data_o<7>   |         8.772(R)|      SLOW  |         4.303(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Mon Apr 16 23:52:17 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



