# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do VOTING_MACHINE_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/19.1/quartus_project/Voting\ Machine {C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:15 on Mar 17,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/19.1/quartus_project/Voting Machine" C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v 
# -- Compiling module buttoncontrol
# -- Compiling module votelogger
# -- Compiling module modecontrol
# -- Compiling module VOTING_MACHINE
# 
# Top level modules:
# 	VOTING_MACHINE
# End time: 17:34:15 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/19.1/quartus_project/Voting\ Machine {C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/Tb_Voting_Machine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:15 on Mar 17,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/19.1/quartus_project/Voting Machine" C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/Tb_Voting_Machine.v 
# -- Compiling module Tb_Voting_Machine
# 
# Top level modules:
# 	Tb_Voting_Machine
# End time: 17:34:15 on Mar 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Tb_Voting_Machine
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Tb_Voting_Machine 
# Start time: 17:34:15 on Mar 17,2023
# Loading work.Tb_Voting_Machine
# ** Error: (vsim-3033) C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/Tb_Voting_Machine.v(13): Instantiation of 'Voting_Machine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Tb_Voting_Machine File: C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/Tb_Voting_Machine.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/simulation/modelsim/rtl_work
#             C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./VOTING_MACHINE_run_msim_rtl_verilog.do PAUSED at line 12
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=\"+acc\" work.Tb_Voting_Machine
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" work.Tb_Voting_Machine 
# Start time: 17:34:15 on Mar 17,2023
# Loading work.Tb_Voting_Machine
# ** Error: (vsim-3033) C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/Tb_Voting_Machine.v(13): Instantiation of 'Voting_Machine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Tb_Voting_Machine File: C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/Tb_Voting_Machine.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/simulation/modelsim/rtl_work
#             C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./VOTING_MACHINE_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 17:35:04 on Mar 17,2023, Elapsed time: 0:00:49
# Errors: 2, Warnings: 0
