INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2018.2/lab_3_RF/lab_3_RF.srcs/sources_1/new/lab_3_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_3_RF
WARNING: [VRFC 10-756] identifier ADDR is used before its declaration [E:/Vivado/2018.2/lab_3_RF/lab_3_RF.srcs/sources_1/new/lab_3_RF.v:24]
WARNING: [VRFC 10-756] identifier ADDR is used before its declaration [E:/Vivado/2018.2/lab_3_RF/lab_3_RF.srcs/sources_1/new/lab_3_RF.v:25]
WARNING: [VRFC 10-756] identifier ADDR is used before its declaration [E:/Vivado/2018.2/lab_3_RF/lab_3_RF.srcs/sources_1/new/lab_3_RF.v:26]
WARNING: [VRFC 10-756] identifier SIZE is used before its declaration [E:/Vivado/2018.2/lab_3_RF/lab_3_RF.srcs/sources_1/new/lab_3_RF.v:27]
WARNING: [VRFC 10-756] identifier SIZE is used before its declaration [E:/Vivado/2018.2/lab_3_RF/lab_3_RF.srcs/sources_1/new/lab_3_RF.v:31]
WARNING: [VRFC 10-756] identifier SIZE is used before its declaration [E:/Vivado/2018.2/lab_3_RF/lab_3_RF.srcs/sources_1/new/lab_3_RF.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/2018.2/lab_3_RF/lab_3_RF.srcs/sim_1/new/RF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_tb
