###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Mon Mar 17 12:27:05 2025
#  Design:            sram_w8_160b
#  Command:           report_timing -max_paths 10 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin Q_reg_29_/CP 
Endpoint:   Q_reg_29_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]        (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.151
- Setup                         0.186
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.965
- Arrival Time                  2.035
= Slack Time                    1.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | A[0] v       |         |       |   0.200 |    2.130 | 
     | U889           | A2 v -> ZN ^ | CKND2D0 | 0.058 |   0.258 |    2.188 | 
     | U892           | A2 ^ -> ZN v | NR2D0   | 0.044 |   0.302 |    2.232 | 
     | FE_OFC13_n1275 | I v -> Z v   | CKBD2   | 0.201 |   0.503 |    2.433 | 
     | FE_OFC14_n1275 | I v -> Z v   | CKBD3   | 0.304 |   0.807 |    2.737 | 
     | FE_OFC15_n1275 | I v -> Z v   | CKBD3   | 0.295 |   1.103 |    3.033 | 
     | U1630          | A1 v -> ZN ^ | AOI22D0 | 0.166 |   1.269 |    3.199 | 
     | U1633          | A2 ^ -> ZN v | ND4D0   | 0.765 |   2.033 |    3.964 | 
     | Q_reg_29_      | D v          | EDFQD1  | 0.001 |   2.035 |    3.965 | 
     +----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Q_reg_40_/CP 
Endpoint:   Q_reg_40_/D (v) checked with  leading edge of 'CLK'
Beginpoint: A[0]        (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.154
- Setup                         0.190
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 3.964
- Arrival Time                  1.930
= Slack Time                    2.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   |  Delay | Arrival | Required | 
     |                |              |         |        |  Time   |   Time   | 
     |----------------+--------------+---------+--------+---------+----------| 
     |                | A[0] v       |         |        |   0.200 |    2.234 | 
     | U889           | A2 v -> ZN ^ | CKND2D0 |  0.058 |   0.258 |    2.292 | 
     | U892           | A2 ^ -> ZN v | NR2D0   |  0.044 |   0.302 |    2.336 | 
     | FE_OFC13_n1275 | I v -> Z v   | CKBD2   |  0.201 |   0.503 |    2.537 | 
     | FE_OFC14_n1275 | I v -> Z v   | CKBD3   |  0.304 |   0.807 |    2.841 | 
     | FE_OFC15_n1275 | I v -> Z v   | CKBD3   |  0.295 |   1.103 |    3.137 | 
     | U1428          | A1 v -> ZN ^ | AOI22D0 |  0.159 |   1.262 |    3.296 | 
     | U1431          | A2 ^ -> ZN v | ND4D0   |  0.673 |   1.935 |    3.969 | 
     | Q_reg_40_      | D v          | EDFQD1  | -0.005 |   1.930 |    3.964 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin memory4_reg_126_/CP 
Endpoint:   memory4_reg_126_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.153
- Setup                         0.135
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.018
- Arrival Time                  1.982
= Slack Time                    2.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    2.236 | 
     | U881             | A1 v -> ZN v | IND2D0  | 0.080 |   0.280 |    2.316 | 
     | U930             | A2 v -> ZN ^ | NR2XD1  | 0.306 |   0.586 |    2.622 | 
     | U932             | A1 ^ -> ZN ^ | INR2XD1 | 0.327 |   0.913 |    2.949 | 
     | FE_OFC24_N236    | I ^ -> Z ^   | CKBD3   | 0.346 |   1.259 |    3.295 | 
     | FE_OFC25_N236    | I ^ -> Z ^   | CKBD3   | 0.358 |   1.617 |    3.653 | 
     | FE_OFC26_N236    | I ^ -> Z ^   | CKBD3   | 0.352 |   1.968 |    4.004 | 
     | memory4_reg_126_ | E ^          | EDFQD1  | 0.013 |   1.982 |    4.018 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin memory4_reg_128_/CP 
Endpoint:   memory4_reg_128_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.153
- Setup                         0.135
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.017
- Arrival Time                  1.981
= Slack Time                    2.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    2.236 | 
     | U881             | A1 v -> ZN v | IND2D0  | 0.080 |   0.280 |    2.316 | 
     | U930             | A2 v -> ZN ^ | NR2XD1  | 0.306 |   0.586 |    2.622 | 
     | U932             | A1 ^ -> ZN ^ | INR2XD1 | 0.327 |   0.913 |    2.949 | 
     | FE_OFC24_N236    | I ^ -> Z ^   | CKBD3   | 0.346 |   1.259 |    3.295 | 
     | FE_OFC25_N236    | I ^ -> Z ^   | CKBD3   | 0.358 |   1.617 |    3.653 | 
     | FE_OFC26_N236    | I ^ -> Z ^   | CKBD3   | 0.352 |   1.968 |    4.004 | 
     | memory4_reg_128_ | E ^          | EDFQD1  | 0.013 |   1.981 |    4.017 | 
     +------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin memory4_reg_153_/CP 
Endpoint:   memory4_reg_153_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.155
- Setup                         0.137
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.018
- Arrival Time                  1.982
= Slack Time                    2.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    2.236 | 
     | U881             | A1 v -> ZN v | IND2D0  | 0.080 |   0.280 |    2.316 | 
     | U930             | A2 v -> ZN ^ | NR2XD1  | 0.306 |   0.586 |    2.622 | 
     | U932             | A1 ^ -> ZN ^ | INR2XD1 | 0.327 |   0.913 |    2.949 | 
     | FE_OFC24_N236    | I ^ -> Z ^   | CKBD3   | 0.346 |   1.259 |    3.295 | 
     | FE_OFC25_N236    | I ^ -> Z ^   | CKBD3   | 0.358 |   1.617 |    3.653 | 
     | FE_OFC26_N236    | I ^ -> Z ^   | CKBD3   | 0.352 |   1.969 |    4.005 | 
     | memory4_reg_153_ | E ^          | EDFQD1  | 0.014 |   1.982 |    4.018 | 
     +------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin memory4_reg_127_/CP 
Endpoint:   memory4_reg_127_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.153
- Setup                         0.135
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.018
- Arrival Time                  1.981
= Slack Time                    2.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    2.236 | 
     | U881             | A1 v -> ZN v | IND2D0  | 0.080 |   0.280 |    2.316 | 
     | U930             | A2 v -> ZN ^ | NR2XD1  | 0.306 |   0.586 |    2.622 | 
     | U932             | A1 ^ -> ZN ^ | INR2XD1 | 0.327 |   0.913 |    2.949 | 
     | FE_OFC24_N236    | I ^ -> Z ^   | CKBD3   | 0.346 |   1.259 |    3.295 | 
     | FE_OFC25_N236    | I ^ -> Z ^   | CKBD3   | 0.358 |   1.617 |    3.653 | 
     | FE_OFC26_N236    | I ^ -> Z ^   | CKBD3   | 0.352 |   1.968 |    4.005 | 
     | memory4_reg_127_ | E ^          | EDFQD1  | 0.013 |   1.981 |    4.018 | 
     +------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin memory4_reg_141_/CP 
Endpoint:   memory4_reg_141_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.153
- Setup                         0.135
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.018
- Arrival Time                  1.982
= Slack Time                    2.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    2.236 | 
     | U881             | A1 v -> ZN v | IND2D0  | 0.080 |   0.280 |    2.317 | 
     | U930             | A2 v -> ZN ^ | NR2XD1  | 0.306 |   0.586 |    2.622 | 
     | U932             | A1 ^ -> ZN ^ | INR2XD1 | 0.327 |   0.913 |    2.949 | 
     | FE_OFC24_N236    | I ^ -> Z ^   | CKBD3   | 0.346 |   1.259 |    3.295 | 
     | FE_OFC25_N236    | I ^ -> Z ^   | CKBD3   | 0.358 |   1.617 |    3.653 | 
     | FE_OFC26_N236    | I ^ -> Z ^   | CKBD3   | 0.352 |   1.969 |    4.005 | 
     | memory4_reg_141_ | E ^          | EDFQD1  | 0.013 |   1.982 |    4.018 | 
     +------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin memory4_reg_123_/CP 
Endpoint:   memory4_reg_123_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.150
- Setup                         0.135
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.015
- Arrival Time                  1.979
= Slack Time                    2.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    2.236 | 
     | U881             | A1 v -> ZN v | IND2D0  | 0.080 |   0.280 |    2.317 | 
     | U930             | A2 v -> ZN ^ | NR2XD1  | 0.306 |   0.586 |    2.622 | 
     | U932             | A1 ^ -> ZN ^ | INR2XD1 | 0.327 |   0.913 |    2.949 | 
     | FE_OFC24_N236    | I ^ -> Z ^   | CKBD3   | 0.346 |   1.259 |    3.295 | 
     | FE_OFC25_N236    | I ^ -> Z ^   | CKBD3   | 0.358 |   1.617 |    3.653 | 
     | FE_OFC26_N236    | I ^ -> Z ^   | CKBD3   | 0.352 |   1.968 |    4.005 | 
     | memory4_reg_123_ | E ^          | EDFQD1  | 0.010 |   1.979 |    4.015 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin memory4_reg_155_/CP 
Endpoint:   memory4_reg_155_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.156
- Setup                         0.137
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.019
- Arrival Time                  1.982
= Slack Time                    2.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    2.237 | 
     | U881             | A1 v -> ZN v | IND2D0  | 0.080 |   0.280 |    2.317 | 
     | U930             | A2 v -> ZN ^ | NR2XD1  | 0.306 |   0.586 |    2.623 | 
     | U932             | A1 ^ -> ZN ^ | INR2XD1 | 0.327 |   0.913 |    2.949 | 
     | FE_OFC24_N236    | I ^ -> Z ^   | CKBD3   | 0.346 |   1.259 |    3.296 | 
     | FE_OFC25_N236    | I ^ -> Z ^   | CKBD3   | 0.358 |   1.617 |    3.653 | 
     | FE_OFC26_N236    | I ^ -> Z ^   | CKBD3   | 0.352 |   1.968 |    4.005 | 
     | memory4_reg_155_ | E ^          | EDFQD1  | 0.014 |   1.982 |    4.019 | 
     +------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin memory4_reg_148_/CP 
Endpoint:   memory4_reg_148_/E (^) checked with  leading edge of 'CLK'
Beginpoint: A[1]               (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: WC_VIEW
Other End Arrival Time          0.157
- Setup                         0.137
+ Phase Shift                   4.000
+ CPPR Adjustment               0.000
= Required Time                 4.020
- Arrival Time                  1.982
= Slack Time                    2.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | A[1] v       |         |       |   0.200 |    2.238 | 
     | U881             | A1 v -> ZN v | IND2D0  | 0.080 |   0.280 |    2.318 | 
     | U930             | A2 v -> ZN ^ | NR2XD1  | 0.306 |   0.586 |    2.624 | 
     | U932             | A1 ^ -> ZN ^ | INR2XD1 | 0.327 |   0.913 |    2.951 | 
     | FE_OFC24_N236    | I ^ -> Z ^   | CKBD3   | 0.346 |   1.259 |    3.297 | 
     | FE_OFC25_N236    | I ^ -> Z ^   | CKBD3   | 0.358 |   1.617 |    3.655 | 
     | FE_OFC26_N236    | I ^ -> Z ^   | CKBD3   | 0.352 |   1.968 |    4.006 | 
     | memory4_reg_148_ | E ^          | EDFQD1  | 0.014 |   1.982 |    4.020 | 
     +------------------------------------------------------------------------+ 

