$date
	Sun Nov 18 01:29:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pipeline_test $end
$var wire 1 ! parity $end
$var wire 3 " enc_out [2:0] $end
$var wire 4 # alu_out [3:0] $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$var reg 1 & clk $end
$var reg 8 ' inp_code [7:0] $end
$var reg 1 ( reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
bx '
1&
bx %
bx $
bx #
bx "
x!
$end
#5
0&
#10
1&
1(
#15
0&
#20
1&
0!
b1011 #
b0 "
b1 '
b1010 %
b1 $
#25
0&
#30
1&
0!
b100 "
b10 #
b10000 '
b10 $
#35
0&
#40
1&
1!
b1111 #
b110 "
b1000000 '
b100 $
#45
0&
#50
1&
