#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 21 19:36:22 2019
# Process ID: 21768
# Current directory: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5340 D:\Github\FPGA\2019_FPGA_Design_Group_7\Lab04\hw4\hw4.xpr
# Log file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/vivado.log
# Journal file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/hw4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Documents/FPGA/hw4' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/ip_repo/LAB4_AXI_1.0', nor could it be found using path 'C:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/ip_repo/LAB4_AXI_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_LAB4_AXI_0_0

open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 713.871 ; gain = 142.660
update_compile_order -fileset sources_1
open_bd_design {D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:LAB4_AXI:1.0 - LAB4_AXI_0
Successfully read diagram <design_1> from BD file <D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab04/hw4/hw4.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 911.965 ; gain = 53.715
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 19:38:23 2019...
