
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 15acaac0c3d8

Implementation : impl1

# Written on Sun Jan 24 17:37:35 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                        Requested     Requested     Clock                                          Clock                   Clock
Level     Clock                                        Frequency     Period        Type                                           Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                       200.0 MHz     5.000         system                                         system_clkgroup         0    
                                                                                                                                                               
0 -       PLL_IP|CLKOP_inferred_clock                  200.0 MHz     5.000         inferred                                       Inferred_clkgroup_0     1    
1 .         PCS_IP|refclkdiv2_rx_ch3_derived_clock     200.0 MHz     5.000         derived (from PLL_IP|CLKOP_inferred_clock)     Inferred_clkgroup_0     33   
===============================================================================================================================================================


Clock Load Summary
******************

                                           Clock     Source                              Clock Pin                                Non-clock Pin     Non-clock Pin                     
Clock                                      Load      Pin                                 Seq Example                              Seq Example       Comb Example                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     0         -                                   -                                        -                 -                                 
                                                                                                                                                                                      
PLL_IP|CLKOP_inferred_clock                1         PLL1.PLLInst_0.CLKOP(EHXPLLF)       PCS.refclkdiv2_rx_ch3.C                  -                 -                                 
PCS_IP|refclkdiv2_rx_ch3_derived_clock     33        PCS.refclkdiv2_rx_ch3.Q[0](dff)     PCS.rx_reset_sm_ch3.rx_lol_los_int.C     -                 PCS.rx_reset_sm_ch3.cs_4.I[0](inv)
======================================================================================================================================================================================
