[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PE|PE>io_outC",
    "sources":[
      "~PE|PE>io_switch"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/harry09119/chisel/src/main/scala/SA/verilog"
  }
]